Checking out Encounter license ...
	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
	encblk		DENIED:		"Encounter_Block"
	fegxl		DENIED:		"First_Encounter_GXL"
	fexl		DENIED:		"FE_GPS"
	nru		DENIED:		"NanoRoute_Ultra"
	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
	vdi		DENIED:		"Virtuoso_Digital_Implem"
	fel		DENIED:		"First_Encounter_VIP"
	invsb		DENIED:		"Innovus_Impl_System_Basic"
	invs		CHECKED OUT:	"Innovus_Impl_System"
Innovus_Impl_System 15.1 license checkout succeeded.
You can run 8 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.28-s033_1 (64bit) 03/21/2016 13:34 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.28-s005 NR160313-1959/14_28-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.28-s006_1 (64bit) 03/08/2016 00:08:23 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.28-s002 (64bit) 03/21/2016 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.28-s007_1 (64bit) Mar  7 2016 23:11:05 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.28-s006
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.28-s033_1" on Fri Dec  2 17:40:49 2022 (mem=96.0M) ---
--- Running on Cadence_SERVER (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) ---
This version was compiled on Mon Mar 21 13:34:48 PDT 2016.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing tcl/tk file "../Scripts/integrator_PaR.tcl" ...
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set lsgOCPGainMult 1.000000
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> set timing_library_float_precision_tol 0.000010
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
<CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
<CMD> set lsgOCPGainMult 1.000000
<CMD> set pegDefaultResScaleFactor 1.000000
<CMD> set pegDetailResScaleFactor 1.000000
<CMD> set timing_library_float_precision_tol 0.000010
<CMD> set timing_library_load_pin_cap_indices {}
<CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../Outputs/Synthesis/Synth.v
<CMD> set init_mmmc_file ../Scripts/MMMC.tcl
<CMD> set init_io_file ../Scripts/Pinmap
<CMD> set init_pwr_net VDD
<CMD> init_design

Loading LEF file /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef ...

Loading LEF file /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef ...
Set DBUPerIGU to M2 pitch 630.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLP5_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLP2_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLNP2_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLN5_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.
**WARN: (ENCLF-200):	Pin 'A' in macro 'ANTENNACELLN2_5V' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man ENCLF-200' for more detail.

viaInitial starts at Fri Dec  2 17:40:50 2022
viaInitial ends at Fri Dec  2 17:40:50 2022
*** Begin netlist parsing (mem=334.7M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../Outputs/Synthesis/Synth.v'

*** Memory Usage v#1 (Current mem = 336.680M, initial mem = 96.047M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=336.7M) ***
Top level cell is Integrator.
Loading view definition file from ../Scripts/MMMC.tcl
Reading TYPlib timing library '/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/liberty_LP5MOS_MOS5/v5_0_0/PVT_3_30V_range/D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C.lib' ...
Read 301 cells in library 'D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C' 
Ignored 3 cells in library 'D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.07min, fe_real=0.07min, fe_mem=366.7M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell Integrator ...
*** Netlist is unique.
Set DBUPerIGU to techSite core_5v width 560.
** info: there are 304 modules.
** info: there are 420 stdCell insts.

*** Memory Usage v#1 (Current mem = 371.449M, initial mem = 96.047M) ***
Reading IO assignment file "../Scripts/Pinmap" ...
**WARN: (ENCFP-710):	File version 0 is too old.
IO file version '0' is too old, will try to place io cell any way.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_typ.capTbl ...
Cap table was created using Encounter 14.28-s033_1.
Process name: XT018.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: TYPview
    RC-Corner Name        : RCcornerTYP
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/capTbl/v5_0_1_2/xt018_xx43_MET4_METMID_METTHK_typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v7_0/QRC_pvs/v7_0_3/XT018_1243/QRC-Typ/qrcTechFile'
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../Scripts/integrator.sdc' ...
Current (total cpu=0:00:04.5, real=0:00:04.0, peak res=369.8M, current mem=469.1M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 11, 12 of File ../Scripts/integrator.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=376.7M, current mem=475.6M)
Current (total cpu=0:00:04.5, real=0:00:05.0, peak res=376.7M, current mem=475.6M)
Total number of combinational cells: 220
Total number of sequential cells: 72
Total number of tristate cells: 8
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BU_5VX1 BU_5VX0 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IN_5VX1 IN_5VX0 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1
Total number of identified usable delay cells: 4
List of identified unusable delay cells: STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3 ST_5VX4
Total number of identified unusable delay cells: 8

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   ENCFP-710            1  File version %s is too old.              
WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
*** Message Summary: 7 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -fplanOrigin center -site core_5v -r 0.965442930809 0.700001 20.0 20.0 20.0 20.0
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin vdd5 -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin vdd5 -inst * -module {}
<CMD> globalNetConnect VDD -type tielo -pin vdd5 -inst * -module {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin vdd5 -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin vdd5 -inst * -module {}
<CMD> globalNetConnect VDD -type tielo -pin vdd5 -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin gnd -inst * -module {}
<CMD> globalNetConnect VSS -type tiehi -pin gnd -inst * -module {}
<CMD> globalNetConnect VSS -type tielo -pin gnd -inst * -module {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin vdd5 -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -pin vdd5 -inst * -module {}
<CMD> globalNetConnect VDD -type tielo -pin vdd5 -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin gnd -inst * -module {}
<CMD> globalNetConnect VSS -type tiehi -pin gnd -inst * -module {}
<CMD> globalNetConnect VSS -type tielo -pin gnd -inst * -module {}
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer METTPL -type core_rings -jog_distance 3.15 -threshold 3.15 -nets {VDD VSS} -follow core -stacked_via_bottom_layer MET1 -layer {bottom MET1 top MET1 right MET2 left MET2} -width 3 -spacing {bottom 0.23 top 0.23 right 0.28 left 0.28} -offset 3.15
**WARN: (ENCPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (ENCPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 483.6M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit MET3 -max_same_layer_jog_length 6 -padcore_ring_bottom_layer_limit MET1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer METTPL -padcore_ring_top_layer_limit MET3 -spacing 2.5 -merge_stripes_value 3.15 -layer MET2 -block_ring_bottom_layer_limit MET1 -width 3 -nets {VDD VSS} -stacked_via_bottom_layer MET1
**WARN: (ENCPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (ENCPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-354):	The power planner did not generate vertical stripe at -87.36 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
Stripe generation is complete; vias are now being generated.
The power planner created 3 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 483.6M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1 METTPL } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1 METTPL } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1 METTPL }
*** Begin SPECIAL ROUTE on Fri Dec  2 17:40:51 2022 ***
SPECIAL ROUTE ran on directory: /home/student11/phanchien/DigitalASIC/Encounter
SPECIAL ROUTE ran on machine: Cadence_SERVER (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1055.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 301 macros, 23 used
Read in 18 components
  18 core components: 18 unplaced, 0 placed, 0 fixed
Read in 46 physical pins
  46 physical pins: 0 unplaced, 0 placed, 46 fixed
Read in 46 nets
Read in 2 special nets, 2 routed
Read in 82 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 78
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 39
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1062.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 153 via definition ...
 Updating DB with 46 io pins ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Dec  2 17:40:51 2022
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Dec  2 17:40:51 2022

sroute post-processing starts at Fri Dec  2 17:40:51 2022
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Dec  2 17:40:51 2022
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 8.30 megs
sroute: Total Peak Memory used = 484.00 megs
<CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer MET1 -add_vias 1 -top_layer METTPL

The editPowerVia process is running on the entire design.
The editPowerVia process started at Fri Dec  2 17:40:51 2022.
The editPowerVia process ended at Fri Dec  2 17:40:51 2022.
<CMD> set sprEpvLayers {}
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_prePlace -outDir ../Reports/timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view TYPview
Found active hold analysis view TYPview
siFlow : Timing analysis mode is single, using late cdB files
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=636.941 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.495  | 28.495  | 30.228  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ../Reports/timingReports
Total CPU time: 0.38 sec
Total Real time: 0.0 sec
Total Memory Usage: 585.445312 Mbytes
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.7898 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 593.7M, InitMEM = 593.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=639.938 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 639.9M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
*** Starting "NanoPlace(TM) placement v#1 (mem=631.9M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=631.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=631.9M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
#std cell=420 (0 fixed + 420 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=562 #term=1649 #term/net=2.93, #fixedIo=46, #floatIo=0, #fixedPin=45, #floatPin=0
stdCell: 420 single + 0 double + 0 multi
Total standard cell length = 4.7275 (mm), area = 0.0212 (mm^2)
Average module density = 0.780.
Density for the design = 0.780.
       = stdcell_area 8442 sites (21179 um^2) / alloc_area 10830 sites (27170 um^2).
Pin Density = 0.195.
            = total # of pins 1649 / total Instance area 8442.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.283e+04 (6.50e+03 6.33e+03)
              Est.  stn bbox = 1.386e+04 (7.07e+03 6.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 623.1M
Iteration  2: Total net bbox = 1.283e+04 (6.50e+03 6.33e+03)
              Est.  stn bbox = 1.386e+04 (7.07e+03 6.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 623.1M
Iteration  3: Total net bbox = 1.109e+04 (5.45e+03 5.65e+03)
              Est.  stn bbox = 1.243e+04 (6.18e+03 6.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 623.1M
Iteration  4: Total net bbox = 1.848e+04 (1.02e+04 8.26e+03)
              Est.  stn bbox = 2.050e+04 (1.13e+04 9.19e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 623.1M
Iteration  5: Total net bbox = 1.924e+04 (1.02e+04 9.02e+03)
              Est.  stn bbox = 2.136e+04 (1.14e+04 1.00e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 623.1M
Iteration  6: Total net bbox = 1.959e+04 (1.05e+04 9.09e+03)
              Est.  stn bbox = 2.169e+04 (1.16e+04 1.01e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 623.1M
Iteration  7: Total net bbox = 2.021e+04 (1.08e+04 9.38e+03)
              Est.  stn bbox = 2.230e+04 (1.20e+04 1.04e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 623.1M
Iteration  8: Total net bbox = 2.088e+04 (1.10e+04 9.86e+03)
              Est.  stn bbox = 2.297e+04 (1.21e+04 1.08e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 623.1M
Iteration  9: Total net bbox = 2.261e+04 (1.29e+04 9.69e+03)
              Est.  stn bbox = 2.470e+04 (1.40e+04 1.07e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 625.1M
Iteration 10: Total net bbox = 2.261e+04 (1.29e+04 9.69e+03)
              Est.  stn bbox = 2.470e+04 (1.40e+04 1.07e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 625.1M
*** cost = 2.261e+04 (1.29e+04 9.69e+03) (cpu for global=0:00:00.9) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.9 real: 0:00:01.0
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:00:06.8 mem=590.3M) ***
Total net length = 2.261e+04 (1.291e+04 9.694e+03) (ext = 5.255e+03)
Move report: Detail placement moves 420 insts, mean move: 4.32 um, max move: 25.76 um
	Max move on inst (csa_tree_add_110_31_groupi/g7497): (-49.31, 75.24) --> (-24.46, 76.16)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 590.3MB
Summary Report:
Instances move: 420 (out of 420 movable)
Mean displacement: 4.32 um
Max displacement: 25.76 um (Instance: csa_tree_add_110_31_groupi/g7497) (-49.306, 75.238) -> (-24.465, 76.16)
	Length: 12 sites, height: 1 rows, site name: core_5v, cell type: CAG_5VX1
Total net length = 2.024e+04 (1.045e+04 9.788e+03) (ext = 5.073e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 590.3MB
*** Finished refinePlace (0:00:06.9 mem=590.3M) ***
Total net length = 2.023e+04 (1.040e+04 9.824e+03) (ext = 5.077e+03)
*** End of Placement (cpu=0:00:01.6, real=0:00:03.0, mem=590.3M) ***
default core: bins with density >  0.75 = 43.8 % ( 7 / 16 )
Density distribution unevenness ratio = 3.489%
*** Free Virtual Timing Model ...(mem=590.3M)
Starting IO pin assignment...
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 598.3M, totSessionCpu=0:00:08 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
*** Starting trialRoute (mem=598.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 598.3M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 598.3M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 606.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	4	 0.27%	0	 0.00%
  5:	1492	99.73%	1496	100.00%


Total length: 2.373e+04um, number of vias: 2871
M1(H) length: 7.810e+02um, number of vias: 1605
M2(V) length: 1.183e+04um, number of vias: 1248
M3(H) length: 1.082e+04um, number of vias: 18
M4(V) length: 3.019e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 606.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=606.3M) ***

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'Integrator' of instances=420 and nets=581 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 606.301M)
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 606.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 606.3M) ***
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 613.3M, InitMEM = 613.3M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=663.512 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 663.5M) ***
Info: 1 clock net  excluded from IPO operation.
*info: There are 9 candidate Buffer cells
*info: There are 9 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 680.5M, totSessionCpu=0:00:09 **
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |    87   |     1   |      1  |     0   |     0   |     0   |     0   | 26.68 |          0|          0|  74.55  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 26.68 |          1|          1|  74.66  |   0:00:00.0|     810.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=810.2M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 695.7M, totSessionCpu=0:00:10 **
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 18 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+--------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point         |
+--------+--------+----------+------------+--------+----------+---------+--------------------------+
|   0.000|   0.000|    74.66%|   0:00:00.0|  810.2M|   TYPview|       NA| NA                       |
+--------+--------+----------+------------+--------+----------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=810.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=810.2M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 693.7M, totSessionCpu=0:00:11 **
*** Starting refinePlace (0:00:10.6 mem=693.7M) ***
Density distribution unevenness ratio = 3.539%
Move report: Detail placement moves 29 insts, mean move: 5.41 um, max move: 27.44 um
	Max move on inst (FE_OFC0_n_0): (84.73, -85.12) --> (84.17, -58.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 693.7MB
Summary Report:
Instances move: 29 (out of 421 movable)
Mean displacement: 5.41 um
Max displacement: 27.44 um (Instance: FE_OFC0_n_0) (84.735, -85.12) -> (84.175, -58.24)
	Length: 7 sites, height: 1 rows, site name: core_5v, cell type: BU_5VX2
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 693.7MB
*** Finished refinePlace (0:00:10.6 mem=693.7M) ***
Density distribution unevenness ratio = 3.515%
Re-routed 68 nets
Extraction called for design 'Integrator' of instances=421 and nets=582 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 693.719M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 683.7M, InitMEM = 683.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=718.613 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 718.6M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
*** Steiner Routed Nets: 12.0781527531%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=718.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 718.7M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 718.7M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 718.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	9	 0.60%	0	 0.00%
  5:	1487	99.40%	1496	100.00%


Total length: 2.388e+04um, number of vias: 2867
M1(H) length: 7.752e+02um, number of vias: 1607
M2(V) length: 1.195e+04um, number of vias: 1242
M3(H) length: 1.089e+04um, number of vias: 18
M4(V) length: 2.611e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 718.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=718.7M) ***

Extraction called for design 'Integrator' of instances=421 and nets=582 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 718.738M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 708.7M, InitMEM = 708.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=716.238 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 716.2M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 26.70 |          0|          0|  74.66  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 26.70 |          0|          0|  74.66  |   0:00:00.0|     807.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=807.8M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=731.5M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=731.5M) ***

Extraction called for design 'Integrator' of instances=421 and nets=582 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 723.453M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 721.5M, InitMEM = 721.5M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=718.238 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 718.2M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 680.1M, totSessionCpu=0:00:11 **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v#1 (mem=680.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=672.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=672.0M) ***
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=421 (0 fixed + 421 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=563 #term=1651 #term/net=2.93, #fixedIo=46, #floatIo=0, #fixedPin=45, #floatPin=0
stdCell: 421 single + 0 double + 0 multi
Total standard cell length = 4.7342 (mm), area = 0.0212 (mm^2)
Average module density = 0.781.
Density for the design = 0.781.
       = stdcell_area 8454 sites (21209 um^2) / alloc_area 10830 sites (27170 um^2).
Pin Density = 0.195.
            = total # of pins 1651 / total Instance area 8454.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  6: Total net bbox = 1.996e+04 (1.07e+04 9.26e+03)
              Est.  stn bbox = 2.227e+04 (1.19e+04 1.03e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 634.9M
Iteration  7: Total net bbox = 2.053e+04 (1.10e+04 9.57e+03)
              Est.  stn bbox = 2.283e+04 (1.22e+04 1.06e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 634.9M
Iteration  8: Total net bbox = 2.050e+04 (1.08e+04 9.70e+03)
              Est.  stn bbox = 2.278e+04 (1.20e+04 1.08e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 634.9M
Iteration  9: Total net bbox = 2.239e+04 (1.26e+04 9.74e+03)
              Est.  stn bbox = 2.465e+04 (1.38e+04 1.08e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 634.9M
Iteration 10: Total net bbox = 2.239e+04 (1.26e+04 9.74e+03)
              Est.  stn bbox = 2.465e+04 (1.38e+04 1.08e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 634.9M
*** cost = 2.239e+04 (1.26e+04 9.74e+03) (cpu for global=0:00:00.4) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.4 real: 0:00:00.0
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:00:12.4 mem=599.0M) ***
Total net length = 2.239e+04 (1.265e+04 9.740e+03) (ext = 5.232e+03)
Move report: Detail placement moves 421 insts, mean move: 3.40 um, max move: 26.05 um
	Max move on inst (csa_tree_add_110_31_groupi/g7474): (56.33, 62.59) --> (39.38, 71.68)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 599.0MB
Summary Report:
Instances move: 421 (out of 421 movable)
Mean displacement: 3.40 um
Max displacement: 26.05 um (Instance: csa_tree_add_110_31_groupi/g7474) (56.326, 62.586) -> (39.375, 71.68)
	Length: 22 sites, height: 1 rows, site name: core_5v, cell type: EO3_5VX1
Total net length = 2.013e+04 (1.026e+04 9.872e+03) (ext = 5.014e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 599.0MB
*** Finished refinePlace (0:00:12.5 mem=599.0M) ***
Total net length = 2.010e+04 (1.023e+04 9.874e+03) (ext = 5.025e+03)
*** End of Placement (cpu=0:00:01.2, real=0:00:01.0, mem=599.0M) ***
default core: bins with density >  0.75 = 56.2 % ( 9 / 16 )
Density distribution unevenness ratio = 3.810%
*** Free Virtual Timing Model ...(mem=599.0M)
Starting IO pin assignment...
Starting congestion repair ...
*** Starting trialRoute (mem=599.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 599.0M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 599.0M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 614.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	6	 0.40%	0	 0.00%
  5:	1490	99.60%	1496	100.00%


Total length: 2.324e+04um, number of vias: 2854
M1(H) length: 7.466e+02um, number of vias: 1606
M2(V) length: 1.173e+04um, number of vias: 1236
M3(H) length: 1.047e+04um, number of vias: 12
M4(V) length: 2.952e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 614.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=614.1M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 7, real = 0: 0: 9, mem = 606.1M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
WARNING   ENCEXT-3530          4  The process node is not set. Use the com...
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           2  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
*** Message Summary: 9 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_preCTS -outDir ../Reports/timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
*** Starting trialRoute (mem=606.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=606.1M) ***

Extraction called for design 'Integrator' of instances=421 and nets=582 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 606.051M)
Found active setup analysis view TYPview
Found active hold analysis view TYPview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=669.062 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.728  | 26.728  | 28.739  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.656%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../Reports/timingReports
Total CPU time: 0.27 sec
Total Real time: 0.0 sec
Total Memory Usage: 632.902344 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix Integrator_preCTS -outDir ../Reports/timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=621.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=621.3M) ***

Extraction called for design 'Integrator' of instances=421 and nets=582 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 621.340M)
Found active setup analysis view TYPview
Found active hold analysis view TYPview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=669.555 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.231  |  0.481  | -0.231  |
|           TNS (ns):| -4.829  |  0.000  | -4.829  |
|    Violating Paths:|   21    |    0    |   21    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

Density: 74.656%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../Reports/timingReports
Total CPU time: 0.23 sec
Total Real time: 0.0 sec
Total Memory Usage: 621.339844 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 627.4M, totSessionCpu=0:00:14 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=627.4M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=627.4M) ***

Found active setup analysis view TYPview
Found active hold analysis view TYPview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=671.402 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 26.728  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   172   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.656%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 635.2M, totSessionCpu=0:00:14 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 635.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 635.2M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 688.6M, totSessionCpu=0:00:15 **
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 18 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+--------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point         |
+--------+--------+----------+------------+--------+----------+---------+--------------------------+
|   0.000|   0.000|    74.66%|   0:00:00.0|  826.3M|   TYPview|       NA| NA                       |
+--------+--------+----------+------------+--------+----------+---------+--------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=826.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=826.3M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 701.8M, totSessionCpu=0:00:15 **
*** Starting refinePlace (0:00:15.5 mem=701.8M) ***
Density distribution unevenness ratio = 3.810%
Move report: Detail placement moves 2 insts, mean move: 4.48 um, max move: 4.48 um
	Max move on inst (csa_tree_add_110_31_groupi/g7552): (-11.03, 35.84) --> (-15.51, 35.84)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 701.8MB
Summary Report:
Instances move: 2 (out of 421 movable)
Mean displacement: 4.48 um
Max displacement: 4.48 um (Instance: csa_tree_add_110_31_groupi/g7552) (-11.025, 35.84) -> (-15.505, 35.84)
	Length: 3 sites, height: 1 rows, site name: core_5v, cell type: IN_5VX1
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 701.8MB
*** Finished refinePlace (0:00:15.5 mem=701.8M) ***
Density distribution unevenness ratio = 3.810%
Re-routed 4 nets
Extraction called for design 'Integrator' of instances=421 and nets=582 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 701.828M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 691.8M, InitMEM = 691.8M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=722.723 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 722.7M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
*** Starting trialRoute (mem=722.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 722.7M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 722.7M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 722.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	6	 0.40%	0	 0.00%
  5:	1490	99.60%	1496	100.00%


Total length: 2.324e+04um, number of vias: 2854
M1(H) length: 7.541e+02um, number of vias: 1606
M2(V) length: 1.173e+04um, number of vias: 1236
M3(H) length: 1.046e+04um, number of vias: 12
M4(V) length: 2.952e+02um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 722.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=722.7M) ***

Extraction called for design 'Integrator' of instances=421 and nets=582 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 722.723M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 712.7M, InitMEM = 712.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=722.723 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 722.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 26.73 |          0|          0|  74.66  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 26.73 |          0|          0|  74.66  |   0:00:00.0|     814.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=814.3M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
*** Starting trialRoute (mem=738.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=738.0M) ***

Extraction called for design 'Integrator' of instances=421 and nets=582 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 729.938M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 727.9M, InitMEM = 727.9M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=722.723 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 722.7M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 686.6M, totSessionCpu=0:00:16 **
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.728  | 26.728  | 28.739  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.656%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 684.6M, totSessionCpu=0:00:16 **
*** Finished optDesign ***
<CMD> createClockTreeSpec -bufferList {BU_5VX0 BU_5VX1 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1 IN_5VX0 IN_5VX1 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3 ST_5VX4} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BU_5VX0 BU_5VX1 BU_5VX12 BU_5VX16 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 DLY1_5VX1 DLY2_5VX1 DLY4_5VX1 DLY8_5VX1 IN_5VX0 IN_5VX1 IN_5VX12 IN_5VX16 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 STE_5VX1 STE_5VX2 STE_5VX3 STE_5VX4 ST_5VX1 ST_5VX2 ST_5VX3 ST_5VX4 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: TYPview.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View TYPview :
Est. Cap                : 0.125861(V=0.12415 H=0.127571) (ff/um) [0.000125861]
Est. Res                : 0.262594(V=0.262594 H=0.262594)(ohm/um) [0.000262594]
Est. Via Res            : 3.588(ohm) [6.67622]
Est. Via Cap            : 0.179084(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.127(ff/um) res=0.333(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.127(ff/um) res=0.263(ohm/um) viaRes=3.08822(ohm) viaCap=0.202876(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.128(ff/um) res=0.263(ohm/um) viaRes=3.588(ohm) viaCap=0.180473(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.124(ff/um) res=0.263(ohm/um) viaRes=3.588(ohm) viaCap=0.179084(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.14(ff/um) res=0.0768(ohm/um) viaRes=1.41943(ohm) viaCap=0.255096(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.21(ff/um) res=0.00305(ohm/um) viaRes=0.851143(ohm) viaCap=0.956649(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View TYPview :
Est. Cap                : 0.125861(V=0.12415 H=0.127571) (ff/um) [0.000125861]
Est. Res                : 0.262594(V=0.262594 H=0.262594)(ohm/um) [0.000262594]
Est. Via Res            : 3.588(ohm) [6.67622]
Est. Via Cap            : 0.179084(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.127(ff/um) res=0.333(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.127(ff/um) res=0.263(ohm/um) viaRes=3.08822(ohm) viaCap=0.202876(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.128(ff/um) res=0.263(ohm/um) viaRes=3.588(ohm) viaCap=0.180473(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.124(ff/um) res=0.263(ohm/um) viaRes=3.588(ohm) viaCap=0.179084(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.14(ff/um) res=0.0768(ohm/um) viaRes=1.41943(ohm) viaCap=0.255096(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.21(ff/um) res=0.00305(ohm/um) viaRes=0.851143(ohm) viaCap=0.956649(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 TYPview
Default Analysis Views is TYPview


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=684.6M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=684.6M) ***
<CMD> setCTSMode -engine ck
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 645.2M **
setCTSMode -engine ck -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View TYPview :
Est. Cap                : 0.125861(V=0.12415 H=0.127571) (ff/um) [0.000125861]
Est. Res                : 0.262594(V=0.262594 H=0.262594)(ohm/um) [0.000262594]
Est. Via Res            : 3.588(ohm) [6.67622]
Est. Via Cap            : 0.179084(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.127(ff/um) res=0.333(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.127(ff/um) res=0.263(ohm/um) viaRes=3.08822(ohm) viaCap=0.202876(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.128(ff/um) res=0.263(ohm/um) viaRes=3.588(ohm) viaCap=0.180473(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.124(ff/um) res=0.263(ohm/um) viaRes=3.588(ohm) viaCap=0.179084(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.14(ff/um) res=0.0768(ohm/um) viaRes=1.41943(ohm) viaCap=0.255096(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.21(ff/um) res=0.00305(ohm/um) viaRes=0.851143(ohm) viaCap=0.956649(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View TYPview :
Est. Cap                : 0.125861(V=0.12415 H=0.127571) (ff/um) [0.000125861]
Est. Res                : 0.262594(V=0.262594 H=0.262594)(ohm/um) [0.000262594]
Est. Via Res            : 3.588(ohm) [6.67622]
Est. Via Cap            : 0.179084(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.127(ff/um) res=0.333(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.127(ff/um) res=0.263(ohm/um) viaRes=3.08822(ohm) viaCap=0.202876(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.128(ff/um) res=0.263(ohm/um) viaRes=3.588(ohm) viaCap=0.180473(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.124(ff/um) res=0.263(ohm/um) viaRes=3.588(ohm) viaCap=0.179084(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.22(um) es=2(um) cap=0.14(ff/um) res=0.0768(ohm/um) viaRes=1.41943(ohm) viaCap=0.255096(ff)
M6(V) w=3(um) s=2.5(um) p=6.3(um) es=9.6(um) cap=0.21(ff/um) res=0.00305(ohm/um) viaRes=0.851143(ohm) viaCap=0.956649(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 TYPview
Default Analysis Views is TYPview


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=645.2M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (86) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=645.2M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V LGCN_5VX1 LGCN_5VX2 LGCN_5VX4 LGCP_5VX1 LGCP_5VX2 LGCP_5VX4 LSGCN_5VX1 LSGCN_5VX2 LSGCN_5VX4 LSGCP_5VX1 LSGCP_5VX2 LSGCP_5VX4 LSOGCN_5VX1 LSOGCN_5VX2 LSOGCN_5VX4 LSOGCP_5VX1 LSOGCP_5VX2 LSOGCP_5VX4 SIGNALHOLD_5V STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
List of dont touch cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V SIGNALHOLD_5V 
List of valid cells: BU_5VX0 BU_5VX1 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 BU_5VX12 BU_5VX16 DLY4_5VX1 DLY2_5VX1 DLY8_5VX1 DLY1_5VX1 STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 IN_5VX0 IN_5VX1 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 IN_5VX12 IN_5VX16 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 645.246M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=645.2M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V LGCN_5VX1 LGCN_5VX2 LGCN_5VX4 LGCP_5VX1 LGCP_5VX2 LGCP_5VX4 LSGCN_5VX1 LSGCN_5VX2 LSGCN_5VX4 LSGCP_5VX1 LSGCP_5VX2 LSGCP_5VX4 LSOGCN_5VX1 LSOGCN_5VX2 LSOGCN_5VX4 LSOGCP_5VX1 LSOGCP_5VX2 LSOGCP_5VX4 SIGNALHOLD_5V STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
List of dont touch cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V SIGNALHOLD_5V 
List of valid cells: BU_5VX0 BU_5VX1 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 BU_5VX12 BU_5VX16 DLY4_5VX1 DLY2_5VX1 DLY8_5VX1 DLY1_5VX1 STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 IN_5VX0 IN_5VX1 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 IN_5VX12 IN_5VX16 
***** Allocate Placement Memory Finished (MEM: 645.246M)

Start to trace clock trees ...
*** Begin Tracer (mem=645.2M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=645.2M) ***
***** Allocate Obstruction Memory  Finished (MEM: 645.246M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          13.44(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          105.6(ps) (derived from IN_5VX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================
**WARN: (ENCCK-6316):	The buffer cell choice DLY1_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice BU_5VX0 (library D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY2_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY4_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice DLY8_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice IN_5VX0 (library D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice STE_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.
**WARN: (ENCCK-6316):	The buffer cell choice ST_5VX1 (library D_CELLS_5V_LP5MOS_MOS5_typ_3_30V_25C clock clk) might not have sufficient strength to meet the maximum buffer transition constraint.


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          8
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          126(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          126(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          71.76 Ohm (user set)
   Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          105.6(ps) (derived from IN_5VX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          5.262500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 2000(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (DLY1_5VX1) (BU_5VX1) (IN_5VX1) (ST_5VX2) (BU_5VX2) (STE_5VX2) (IN_5VX2) (STE_5VX3) (ST_5VX3) (IN_5VX3) (BU_5VX3) (STE_5VX4) (ST_5VX4) (BU_5VX4) (IN_5VX4) (IN_5VX6) (BU_5VX6) (BU_5VX8) (IN_5VX8) (IN_5VX12) (BU_5VX12) (BU_5VX16) (IN_5VX16) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 86
Nr.          Rising  Sync Pins  : 86
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (86-leaf) (mem=653.2M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=15[989,1004*] N86 B7 G1 A24(23.5) L[3,3] score=107120 cpu=0:00:04.0 mem=647M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:04.1, real=0:00:05.0, mem=647.2M)



**** CK_START: Update Database (mem=647.2M)
7 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=647.2M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 5.262500 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:00:20.6 mem=647.2M) ***
Total net length = 2.101e+04 (1.072e+04 1.028e+04) (ext = 4.712e+03)
Move report: Detail placement moves 78 insts, mean move: 5.19 um, max move: 16.80 um
	Max move on inst (clk__L2_I2): (19.78, 0.00) --> (36.58, 0.00)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 647.2MB
Summary Report:
Instances move: 78 (out of 342 movable)
Mean displacement: 5.19 um
Max displacement: 16.80 um (Instance: clk__L2_I2) (19.775, 0) -> (36.575, 0)
	Length: 37 sites, height: 1 rows, site name: core_5v, cell type: IN_5VX16
Total net length = 2.101e+04 (1.072e+04 1.028e+04) (ext = 4.712e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 647.2MB
*** Finished refinePlace (0:00:20.8 mem=647.2M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.3  MEM: 647.246M)
**WARN: (ENCCK-6323):	The placement of clk__L2_I2 was moved by 16.8 microns during refinePlace. Original location : (19.775, 0), Refined location : (36.575, 0)
**WARN: (ENCCK-6323):	The placement of clk__L2_I0 was moved by 15.68 microns during refinePlace. Original location : (-11.025, 0), Refined location : (-26.705, 0)
**WARN: (ENCCK-6323):	The placement of csa_tree_add_110_31_groupi/g7432 was moved by 12.88 microns during refinePlace. Original location : (-24.465, 4.48), Refined location : (-32.865, 8.96)
**WARN: (ENCCK-6323):	The placement of csa_tree_add_110_31_groupi/g488 was moved by 12.32 microns during refinePlace. Original location : (38.255, 8.96), Refined location : (50.575, 8.96)
**WARN: (ENCCK-6323):	The placement of csa_tree_add_110_31_groupi/g7309 was moved by 12.32 microns during refinePlace. Original location : (-58.625, 8.96), Refined location : (-55.265, 17.92)
**WARN: (ENCCK-6323):	The placement of clk__L2_I5 was moved by 11.76 microns during refinePlace. Original location : (40.495, 0), Refined location : (33.215, -4.48)
**WARN: (ENCCK-6323):	The placement of clk__L2_I3 was moved by 11.2 microns during refinePlace. Original location : (19.775, 0), Refined location : (26.495, 4.48)
**WARN: (ENCCK-6323):	The placement of csa_tree_add_110_31_groupi/g7321 was moved by 11.2 microns during refinePlace. Original location : (-12.145, 17.92), Refined location : (-14.385, 8.96)
**WARN: (ENCCK-6323):	The placement of csa_tree_add_110_31_groupi/g499 was moved by 11.2 microns during refinePlace. Original location : (43.295, -13.44), Refined location : (36.575, -17.92)
**WARN: (ENCCK-6323):	The placement of csa_tree_add_110_31_groupi/g7271 was moved by 10.08 microns during refinePlace. Original location : (30.975, 8.96), Refined location : (36.575, 13.44)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 5.2625 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 29...


Refine place movement check finished, CPU=0:00:00.3 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=86	Sink=86)
Level 2 (Total=6	Sink=0	IN_5VX16=6)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 86

# Analysis View: TYPview
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 86
Nr. of Buffer                  : 7
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Delay1_out1_reg[13]/C 1003(ps)
Min trig. edge delay at sink(R): Delay2_reg_reg[0][7]/C 985.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 985.5~1003(ps)         0~10(ps)            
Fall Phase Delay               : 974.7~992.2(ps)        0~10(ps)            
Trig. Edge Skew                : 17.5(ps)               2000(ps)            
Rise Skew                      : 17.5(ps)               
Fall Skew                      : 17.5(ps)               
Max. Rise Buffer Tran.         : 142.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 130.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 142.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 131(ps)                200(ps)             
Min. Rise Buffer Tran.         : 142.1(ps)              0(ps)               
Min. Fall Buffer Tran.         : 130.1(ps)              0(ps)               
Min. Rise Sink Tran.           : 128.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 118.4(ps)              0(ps)               

view TYPview : skew = 17.5ps (required = 2000ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'TYPview'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'TYPview' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L2_I5' from (33215 -4480) to (-9905 -4480)
moving 'clk__L1_I0' from (-79905 -76160) to (-59185 -49280)
MaxTriggerDelay: 994.7 (ps)
MinTriggerDelay: 979.2 (ps)
Skew: 15.5 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=647.2M) ***
Reducing the skew of clock tree 'clk' in 'TYPview' view ...

MaxTriggerDelay: 994.7 (ps)
MinTriggerDelay: 979.2 (ps)
Skew: 15.5 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=647.2M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 2 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=647.2M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
*** Starting refinePlace (0:00:20.9 mem=647.2M) ***
Total net length = 2.120e+04 (1.087e+04 1.033e+04) (ext = 4.766e+03)
Move report: Detail placement moves 207 insts, mean move: 4.81 um, max move: 21.28 um
	Max move on inst (add_123_40/g532): (53.94, 4.48) --> (37.13, 0.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 647.2MB
Summary Report:
Instances move: 207 (out of 342 movable)
Mean displacement: 4.81 um
Max displacement: 21.28 um (Instance: add_123_40/g532) (53.935, 4.48) -> (37.135, 0)
	Length: 30 sites, height: 1 rows, site name: core_5v, cell type: FA_5VX1
Total net length = 2.120e+04 (1.087e+04 1.033e+04) (ext = 4.766e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 647.2MB
*** Finished refinePlace (0:00:20.9 mem=647.2M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 647.246M)

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=86	Sink=86)
Level 2 (Total=6	Sink=0	IN_5VX16=6)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 86

# Analysis View: TYPview
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 86
Nr. of Buffer                  : 7
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Delay1_out1_reg[18]/C 996.8(ps)
Min trig. edge delay at sink(R): Delay2_reg_reg[0][7]/C 980.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 980.6~996.8(ps)        0~10(ps)            
Fall Phase Delay               : 970.1~986.2(ps)        0~10(ps)            
Trig. Edge Skew                : 16.2(ps)               2000(ps)            
Rise Skew                      : 16.2(ps)               
Fall Skew                      : 16.1(ps)               
Max. Rise Buffer Tran.         : 138.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 127.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 142.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 131.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 138.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 127.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 128.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 118.4(ps)              0(ps)               

view TYPview : skew = 16.2ps (required = 2000ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.1 real=0:00:00.0 mem=647.2M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:00:21.0 mem=647.2M) ***
Total net length = 2.294e+04 (1.193e+04 1.101e+04) (ext = 5.039e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 647.2MB
Summary Report:
Instances move: 0 (out of 342 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 2.294e+04 (1.193e+04 1.101e+04) (ext = 5.039e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 647.2MB
*** Finished refinePlace (0:00:21.0 mem=647.2M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 647.246M)

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=86	Sink=86)
Level 2 (Total=6	Sink=0	IN_5VX16=6)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 86

# Analysis View: TYPview
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 86
Nr. of Buffer                  : 7
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Delay1_out1_reg[18]/C 996.8(ps)
Min trig. edge delay at sink(R): Delay2_reg_reg[0][7]/C 980.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 980.6~996.8(ps)        0~10(ps)            
Fall Phase Delay               : 970.1~986.2(ps)        0~10(ps)            
Trig. Edge Skew                : 16.2(ps)               2000(ps)            
Rise Skew                      : 16.2(ps)               
Fall Skew                      : 16.1(ps)               
Max. Rise Buffer Tran.         : 138.8(ps)              200(ps)             
Max. Fall Buffer Tran.         : 127.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 142.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 131.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 138.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 127.2(ps)              0(ps)               
Min. Rise Sink Tran.           : 128.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 118.4(ps)              0(ps)               

view TYPview : skew = 16.2ps (required = 2000ps)


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Dec  2 17:41:08 2022
#
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.300 - 3.300] has 1 net.
#Voltage range [0.000 - 3.300] has 587 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# METTP        H   Track-Pitch = 1.220    Line-2-Via Pitch = 0.950
# METTPL       V   Track-Pitch = 6.300    Line-2-Via Pitch = 5.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 641.63 (MB), peak = 641.64 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Dec  2 17:41:09 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Dec  2 17:41:09 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         323          22         506    47.04%
#  Metal 2        V         307          39         506     0.00%
#  Metal 3        H         345           0         506     0.00%
#  Metal 4        V         346           0         506     0.00%
#  Metal 5        H         172           0         506     0.00%
#  Metal 6        V          34           0         506     0.00%
#  --------------------------------------------------------------
#  Total                   1527       2.92%  3036     7.84%
#
#  8 nets (1.36%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 641.96 (MB), peak = 641.96 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 642.60 (MB), peak = 642.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 642.96 (MB), peak = 642.97 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
#Total number of selected nets for routing = 8.
#Total number of unselected nets (but routable) for routing = 562 (skipped).
#Total number of nets in the design = 589.
#
#562 skipped nets do not have any wires.
#8 routable nets have only global wires.
#8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  8               0  
#------------------------------------------------
#        Total                  8               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  8             562  
#------------------------------------------------
#        Total                  8             562  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 1720 um.
#Total half perimeter of net bounding box = 1358 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 0 um.
#Total wire length on LAYER MET3 = 954 um.
#Total wire length on LAYER MET4 = 765 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 235
#Up-Via Summary (total 235):
#           
#-----------------------
#  Metal 1          100
#  Metal 2           73
#  Metal 3           62
#-----------------------
#                   235 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 643.03 (MB), peak = 643.04 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Fri Dec  2 17:41:09 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 643.04 (MB), peak = 643.05 (MB)
#Start Track Assignment.
#Done with 50 horizontal wires in 1 hboxes and 47 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 1672 um.
#Total half perimeter of net bounding box = 1358 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 0 um.
#Total wire length on LAYER MET3 = 938 um.
#Total wire length on LAYER MET4 = 733 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 235
#Up-Via Summary (total 235):
#           
#-----------------------
#  Metal 1          100
#  Metal 2           73
#  Metal 3           62
#-----------------------
#                   235 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 610.31 (MB), peak = 643.27 (MB)
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.86 (MB)
#Total memory = 610.31 (MB)
#Peak memory = 643.27 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	MET1         16        2       18
#	Totals       16        2       18
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 651.21 (MB), peak = 652.49 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 652.78 (MB), peak = 652.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 1768 um.
#Total half perimeter of net bounding box = 1358 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 173 um.
#Total wire length on LAYER MET3 = 772 um.
#Total wire length on LAYER MET4 = 823 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 277
#Up-Via Summary (total 277):
#           
#-----------------------
#  Metal 1          100
#  Metal 2           80
#  Metal 3           97
#-----------------------
#                   277 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = 42.46 (MB)
#Total memory = 652.79 (MB)
#Peak memory = 652.80 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = 42.48 (MB)
#Total memory = 652.80 (MB)
#Peak memory = 652.80 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 63.96 (MB)
#Total memory = 644.86 (MB)
#Peak memory = 652.91 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  2 17:41:14 2022
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 126 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (ENCCK-6350):	Clock net clk__L1_N0 has 52.6277 percent resistance deviation between preRoute resistance (74.3609 ohm) and after route resistance (156.971 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N3 has 51.5486 percent resistance deviation between preRoute resistance (124.655 ohm) and after route resistance (257.278 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N0 has 48.6161 percent resistance deviation between preRoute resistance (160.529 ohm) and after route resistance (312.411 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N1 has 48.5564 percent resistance deviation between preRoute resistance (132.587 ohm) and after route resistance (257.733 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N4 has 46.7748 percent resistance deviation between preRoute resistance (144.302 ohm) and after route resistance (271.115 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N2 has 42.7525 percent resistance deviation between preRoute resistance (152.113 ohm) and after route resistance (265.711 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L2_N5 has 41.4504 percent resistance deviation between preRoute resistance (160.226 ohm) and after route resistance (273.659 ohm) values. This may indicate correlation issues like jogging in routing for this net.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=86	Sink=86)
Level 2 (Total=6	Sink=0	IN_5VX16=6)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 86

# Analysis View: TYPview
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 86
Nr. of Buffer                  : 7
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Delay1_out1_reg[18]/C 1004.6(ps)
Min trig. edge delay at sink(R): Delay2_reg_reg[0][7]/C 986.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 986.8~1004.6(ps)       0~10(ps)            
Fall Phase Delay               : 976.1~993.9(ps)        0~10(ps)            
Trig. Edge Skew                : 17.8(ps)               2000(ps)            
Rise Skew                      : 17.8(ps)               
Fall Skew                      : 17.8(ps)               
Max. Rise Buffer Tran.         : 141(ps)                200(ps)             
Max. Fall Buffer Tran.         : 129.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 144.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 132.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 141(ps)                0(ps)               
Min. Fall Buffer Tran.         : 129.1(ps)              0(ps)               
Min. Rise Sink Tran.           : 129(ps)                0(ps)               
Min. Fall Sink Tran.           : 119.2(ps)              0(ps)               

view TYPview : skew = 17.8ps (required = 2000ps)


Clock Analysis (CPU Time 0:00:00.0)


setting up for view 'TYPview'...
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=717.9M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=717.9M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'TYPview' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=86	Sink=86)
Level 2 (Total=6	Sink=0	IN_5VX16=6)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 86

# Analysis View: TYPview
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 86
Nr. of Buffer                  : 7
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Delay1_out1_reg[18]/C 1004.6(ps)
Min trig. edge delay at sink(R): Delay2_reg_reg[0][7]/C 986.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 986.8~1004.6(ps)       0~10(ps)            
Fall Phase Delay               : 976.1~993.9(ps)        0~10(ps)            
Trig. Edge Skew                : 17.8(ps)               2000(ps)            
Rise Skew                      : 17.8(ps)               
Fall Skew                      : 17.8(ps)               
Max. Rise Buffer Tran.         : 141(ps)                200(ps)             
Max. Fall Buffer Tran.         : 129.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 144.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 132.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 141(ps)                0(ps)               
Min. Fall Buffer Tran.         : 129.1(ps)              0(ps)               
Min. Rise Sink Tran.           : 129(ps)                0(ps)               
Min. Fall Sink Tran.           : 119.2(ps)              0(ps)               

view TYPview : skew = 17.8ps (required = 2000ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide Integrator.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          29
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          7

CONSTRAINTS
*** End ckSynthesis (cpu=0:00:10.2, real=0:00:11.0, mem=717.9M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V LGCN_5VX1 LGCN_5VX2 LGCN_5VX4 LGCP_5VX1 LGCP_5VX2 LGCP_5VX4 LSGCN_5VX1 LSGCN_5VX2 LSGCN_5VX4 LSGCP_5VX1 LSGCP_5VX2 LSGCP_5VX4 LSOGCN_5VX1 LSOGCN_5VX2 LSOGCN_5VX4 LSOGCP_5VX1 LSOGCP_5VX2 LSOGCP_5VX4 SIGNALHOLD_5V STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 
List of dont touch cells: ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V ANTENNACELLP5_5V DECAP10_5V DECAP15_5V DECAP25_5V DECAP5_5V DECAP7_5V FCNE10_5V FCNE11_5V FCNE12_5V FCNE13_5V FCNE14_5V FCNE15_5V FCNE16_5V FCNE17_5V FCNE18_5V FCNE19_5V FCNE20_5V FCNE21_5V FCNE22_5V FCNE23_5V FCNE24_5V FCNE25_5V FCNE26_5V FCNE27_5V FCNE28_5V FCNE29_5V FCNE2_5V FCNE30_5V FCNE31_5V FCNE32_5V FCNE3_5V FCNE4_5V FCNE5_5V FCNE6_5V FCNE7_5V FCNE8_5V FCNE9_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V FCNED15_5V FCNED16_5V FCNED17_5V FCNED18_5V FCNED19_5V FCNED20_5V FCNED21_5V FCNED22_5V FCNED23_5V FCNED24_5V FCNED25_5V FCNED26_5V FCNED27_5V FCNED28_5V FCNED29_5V FCNED30_5V FCNED31_5V FCNED32_5V FCNED5_5V FCNED6_5V FCNED7_5V FCNED8_5V FCNED9_5V FEED10_5V FEED15_5V FEED1_5V FEED25_5V FEED2_5V FEED3_5V FEED5_5V FEED7_5V SIGNALHOLD_5V 
List of valid cells: BU_5VX0 BU_5VX1 BU_5VX2 BU_5VX3 BU_5VX4 BU_5VX6 BU_5VX8 BU_5VX12 BU_5VX16 DLY4_5VX1 DLY2_5VX1 DLY8_5VX1 DLY1_5VX1 STE_5VX1 ST_5VX1 ST_5VX2 STE_5VX2 STE_5VX3 ST_5VX3 STE_5VX4 ST_5VX4 IN_5VX0 IN_5VX1 IN_5VX2 IN_5VX3 IN_5VX4 IN_5VX6 IN_5VX8 IN_5VX12 IN_5VX16 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=709.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 8

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 709.1M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 709.1M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 717.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	1	 0.07%	0	 0.00%
  3:	4	 0.27%	0	 0.00%
  4:	24	 1.60%	2	 0.13%
  5:	1467	98.06%	1494	99.87%


Total length: 2.612e+04um, number of vias: 3063
M1(H) length: 7.955e+02um, number of vias: 1620
M2(V) length: 1.186e+04um, number of vias: 1327
M3(H) length: 1.216e+04um, number of vias: 116
M4(V) length: 1.300e+03um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 717.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=717.1M) ***

Extraction called for design 'Integrator' of instances=428 and nets=589 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 717.082M)
setting up for view 'TYPview'...

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=86	Sink=86)
Level 2 (Total=6	Sink=0	IN_5VX16=6)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 86

# Analysis View: TYPview
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 86
Nr. of Buffer                  : 7
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Delay2_reg_reg[0][0]/C 1017.7(ps)
Min trig. edge delay at sink(R): Delay2_reg_reg[1][5]/C 1002.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1002.9~1017.7(ps)      0~10(ps)            
Fall Phase Delay               : 995.2~1009.6(ps)       0~10(ps)            
Trig. Edge Skew                : 14.8(ps)               2000(ps)            
Rise Skew                      : 14.8(ps)               
Fall Skew                      : 14.4(ps)               
Max. Rise Buffer Tran.         : 142.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 132(ps)                200(ps)             
Max. Rise Sink Tran.           : 147.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 136.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 142.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 132(ps)                0(ps)               
Min. Rise Sink Tran.           : 130.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 120.8(ps)              0(ps)               

view TYPview : skew = 14.8ps (required = 2000ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'TYPview' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=717.1M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=717.1M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=717.1M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'TYPview' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/A )
Level 3 (Total=86	Sink=86)
Level 2 (Total=6	Sink=0	IN_5VX16=6)
Level 1 (Total=1	Sink=0	IN_5VX16=1)
Total Sinks		: 86

# Analysis View: TYPview
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 86
Nr. of Buffer                  : 7
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): Delay2_reg_reg[0][0]/C 1017.7(ps)
Min trig. edge delay at sink(R): Delay2_reg_reg[1][5]/C 1002.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1002.9~1017.7(ps)      0~10(ps)            
Fall Phase Delay               : 995.2~1009.6(ps)       0~10(ps)            
Trig. Edge Skew                : 14.8(ps)               2000(ps)            
Rise Skew                      : 14.8(ps)               
Fall Skew                      : 14.4(ps)               
Max. Rise Buffer Tran.         : 142.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 132(ps)                200(ps)             
Max. Rise Sink Tran.           : 147.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 136.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 142.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 132(ps)                0(ps)               
Min. Rise Sink Tran.           : 130.2(ps)              0(ps)               
Min. Fall Sink Tran.           : 120.8(ps)              0(ps)               

view TYPview : skew = 14.8ps (required = 2000ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:00.2, real=0:00:00.0, mem=717.1M) ***
**clockDesign ... cpu = 0:00:10, real = 0:00:11, mem = 686.3M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
WARNING   ENCCK-6316           8  The buffer cell choice %s (library %s cl...
WARNING   ENCCK-6324           1  More than %d instances moved during refi...
WARNING   ENCCK-6323          10  The placement of %s was moved by %g micr...
WARNING   ENCCK-6350           7  Clock net %s has %g percent resistance d...
*** Message Summary: 27 warning(s), 0 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_postCTS -outDir ../Reports/timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=686.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=686.3M) ***

Extraction called for design 'Integrator' of instances=428 and nets=589 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 686.270M)
Found active setup analysis view TYPview
Found active hold analysis view TYPview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=722.473 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.522  | 26.522  | 29.578  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.943%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../Reports/timingReports
Total CPU time: 0.28 sec
Total Real time: 0.0 sec
Total Memory Usage: 684.3125 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postCTS -outDir ../Reports/timingReports
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=674.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=674.3M) ***

Extraction called for design 'Integrator' of instances=428 and nets=589 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 674.258M)
Found active setup analysis view TYPview
Found active hold analysis view TYPview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=722.473 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.220  |  0.482  | -1.220  |
|           TNS (ns):| -25.576 |  0.000  | -25.576 |
|    Violating Paths:|   21    |    0    |   21    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

Density: 76.943%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../Reports/timingReports
Total CPU time: 0.24 sec
Total Real time: 0.0 sec
Total Memory Usage: 674.257812 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 682.3M, totSessionCpu=0:00:28 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=682.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=682.3M) ***

Found active setup analysis view TYPview
Found active hold analysis view TYPview
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=767.555 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 26.522  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   172   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.943%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 731.4M, totSessionCpu=0:00:28 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 733.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 733.4M) ***
*** Starting optimizing excluded clock nets MEM= 733.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 733.4M) ***
Begin: GigaOpt Global Optimization
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 18 no-driver nets excluded.
*info: 8 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+--------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|        End Point         |
+--------+--------+----------+------------+--------+----------+---------+--------------------------+
|   0.000|   0.000|    76.94%|   0:00:00.0|  871.1M|   TYPview|       NA| NA                       |
+--------+--------+----------+------------+--------+----------+---------+--------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=871.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=871.1M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=750.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 26.522  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   172   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.943%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 750.7M, totSessionCpu=0:00:29 **
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 76.94
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    76.94%|        -|   0.100|   0.000|   0:00:00.0|  867.1M|
|    76.94%|        0|   0.100|   0.000|   0:00:00.0|  867.1M|
|    76.94%|        0|   0.100|   0.000|   0:00:00.0|  867.1M|
|    76.94%|        0|   0.100|   0.000|   0:00:00.0|  867.1M|
|    76.94%|        0|   0.100|   0.000|   0:00:00.0|  867.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 76.94
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Starting refinePlace (0:00:29.7 mem=790.8M) ***
Total net length = 2.369e+04 (1.241e+04 1.129e+04) (ext = 5.084e+03)
Density distribution unevenness ratio = 4.309%
Move report: Detail placement moves 60 insts, mean move: 9.17 um, max move: 33.60 um
	Max move on inst (add_123_40/g531): (70.73, 0.00) --> (37.13, 0.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 790.8MB
Summary Report:
Instances move: 60 (out of 421 movable)
Mean displacement: 9.17 um
Max displacement: 33.60 um (Instance: add_123_40/g531) (70.735, 0) -> (37.135, 0)
	Length: 30 sites, height: 1 rows, site name: core_5v, cell type: FA_5VX1
Total net length = 2.447e+04 (1.318e+04 1.129e+04) (ext = 5.109e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 790.8MB
*** Finished refinePlace (0:00:29.7 mem=790.8M) ***
Ripped up 125 affected routes.
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=752.68M, totSessionCpu=0:00:30).
*** Starting trialRoute (mem=752.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 8

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 752.7M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 752.7M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 760.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	1	 0.07%	0	 0.00%
  3:	5	 0.33%	0	 0.00%
  4:	27	 1.80%	2	 0.13%
  5:	1463	97.79%	1494	99.87%


Total length: 2.499e+04um, number of vias: 3003
M1(H) length: 7.011e+02um, number of vias: 1621
M2(V) length: 1.181e+04um, number of vias: 1260
M3(H) length: 1.120e+04um, number of vias: 122
M4(V) length: 1.281e+03um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um

Peak Memory Usage was 760.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=760.7M) ***

Extraction called for design 'Integrator' of instances=428 and nets=589 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 760.676M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 788.8M, InitMEM = 788.8M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=773.57 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 773.6M) ***
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=735.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 26.589  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   172   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.943%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 737.4M, totSessionCpu=0:00:30 **
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=733.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 26.589  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   172   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.943%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 733.4M, totSessionCpu=0:00:30 **
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 733.4M, totSessionCpu=0:00:30 **
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.589  | 26.589  | 29.611  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.943%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 731.4M, totSessionCpu=0:00:30 **
*** Finished optDesign ***
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 693.9M, totSessionCpu=0:00:31 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
*** Starting trialRoute (mem=693.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=693.9M) ***

GigaOpt Hold Optimizer is used
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:31.5 mem=896.7M ***
*info: Starting Blocking QThread with 1 CPU
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
Found active setup analysis view TYPview
Found active hold analysis view TYPview
Done building hold timer [849 node(s), 1499 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***

Done building cte setup timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:31.6 mem=896.7M ***
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.589  | 26.589  | 29.611  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.220  |  0.481  | -1.220  |
|           TNS (ns):| -25.571 |  0.000  | -25.571 |
|    Violating Paths:|   21    |    0    |   21    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.943%
------------------------------------------------------------
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:31.7 mem=867.1M density=76.943% ***
Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.220|   -25.57|      21|          0|       0(     0)|    76.94%|   0:00:01.0|   867.1M|
|   1|  -1.220|   -25.57|      21|          0|       0(     0)|    76.94%|   0:00:01.0|   867.1M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -1.220|   -25.57|      21|          0|       0(     0)|    76.94%|   0:00:01.0|   867.1M|
|   1|   0.000|     0.00|       0|         21|       0(     0)|    79.49%|   0:00:01.0|   868.9M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 21 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:32.0 mem=868.9M density=79.486% ***
*info:
*info: Added a total of 21 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'DLY1_5VX1' used
*info:           19 cells of type 'DLY2_5VX1' used
*info:
*** Starting refinePlace (0:00:32.0 mem=868.9M) ***
*** Starting refinePlace (0:00:32.0 mem=868.9M) ***
Total net length = 2.332e+04 (1.182e+04 1.150e+04) (ext = 4.900e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 868.9MB
Summary Report:
Instances move: 0 (out of 442 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 2.332e+04 (1.182e+04 1.150e+04) (ext = 4.900e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 868.9MB
*** Finished refinePlace (0:00:32.0 mem=868.9M) ***
*** maximum move = 0.00 um ***
*** Finished refinePlace (0:00:32.0 mem=868.9M) ***
*** Finished re-routing un-routed nets (868.9M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=868.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:32.0 mem=868.9M density=79.486%) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 754.4M, totSessionCpu=0:00:32 **
*** Steiner Routed Nets: 7.10659898477%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.100 -> 0.000 (bump = 0.1)
Begin: GigaOpt postEco optimization
Info: 8 nets with fixed/cover wires excluded.
Info: 8 clock nets excluded from IPO operation.
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 18 no-driver nets excluded.
*info: 8 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 79.49

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=868.9M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.100 -> 0.000 (bump = 0.1)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 7.10659898477%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 752.4M, totSessionCpu=0:00:33 **
Found active setup analysis view TYPview
Found active hold analysis view TYPview
*info: Starting Blocking QThread with 1 CPU
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.589  | 26.589  | 29.610  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.065  |  0.481  |  0.065  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.486%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 750.4M, totSessionCpu=0:00:33 **
*** Finished optDesign ***
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 666.70 (MB), peak = 681.99 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Begin checking placement ... (start mem=750.4M, init mem=750.4M)
*info: Placed = 449            (Fixed = 93)
*info: Unplaced = 0           
Placement Density:79.49%(22582/28410)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=750.4M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (8) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=750.4M) ***

globalDetailRoute

#setNanoRouteMode -drouteStartIteration 0
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Dec  2 17:41:20 2022
#
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST Delay1_out1_reg[13] connects to NET clk__L2_N5 at location (-28.700 68.905) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk__L2_N5 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.300 - 3.300] has 1 net.
#Voltage range [0.000 - 3.300] has 608 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# METTP        H   Track-Pitch = 1.220    Line-2-Via Pitch = 0.950
# METTPL       V   Track-Pitch = 6.300    Line-2-Via Pitch = 5.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 701.00 (MB), peak = 701.00 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN C at (-28.075 68.880) on MET1 for NET clk__L2_N5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#1 routed net are extracted.
#    1 (0.16%) extracted nets are partially routed.
#7 routed nets are imported.
#583 (95.57%) nets are without wires.
#19 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 610.
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done on Fri Dec  2 17:41:21 2022
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Dec  2 17:41:21 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         323          22         506    51.98%
#  Metal 2        V         307          39         506     0.00%
#  Metal 3        H         345           0         506     0.00%
#  Metal 4        V         346           0         506     0.00%
#  Metal 5        H         172           0         506     0.00%
#  Metal 6        V          34           0         506     0.00%
#  --------------------------------------------------------------
#  Total                   1527       2.92%  3036     8.66%
#
#  8 nets (1.31%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 701.05 (MB), peak = 701.05 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 702.30 (MB), peak = 702.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 702.39 (MB), peak = 702.40 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 19 (skipped).
#Total number of routable nets = 591.
#Total number of nets in the design = 610.
#
#584 routable nets have only global wires.
#7 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             583  
#------------------------------------------------
#        Total                  1             583  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  8             583  
#------------------------------------------------
#        Total                  8             583  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(0.20%)   (0.20%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 23442 um.
#Total half perimeter of net bounding box = 24495 um.
#Total wire length on LAYER MET1 = 143 um.
#Total wire length on LAYER MET2 = 10293 um.
#Total wire length on LAYER MET3 = 11351 um.
#Total wire length on LAYER MET4 = 1655 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 2790
#Up-Via Summary (total 2790):
#           
#-----------------------
#  Metal 1         1610
#  Metal 2         1054
#  Metal 3          126
#-----------------------
#                  2790 
#
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 702.39 (MB), peak = 702.40 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Fri Dec  2 17:41:21 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 702.39 (MB), peak = 702.40 (MB)
#Start Track Assignment.
#Done with 658 horizontal wires in 1 hboxes and 735 vertical wires in 1 hboxes.
#Done with 176 horizontal wires in 1 hboxes and 154 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 23138 um.
#Total half perimeter of net bounding box = 24495 um.
#Total wire length on LAYER MET1 = 128 um.
#Total wire length on LAYER MET2 = 10205 um.
#Total wire length on LAYER MET3 = 11163 um.
#Total wire length on LAYER MET4 = 1642 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 2790
#Up-Via Summary (total 2790):
#           
#-----------------------
#  Metal 1         1610
#  Metal 2         1054
#  Metal 3          126
#-----------------------
#                  2790 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 620.35 (MB), peak = 703.08 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -46.62 (MB)
#Total memory = 620.35 (MB)
#Peak memory = 703.08 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1         19       19
#	Totals       19       19
#127 out of 449 instances need to be verified(marked ipoed).
#    number of violations = 19
#
#    By Layer and Type :
#	         MetSpc   Totals
#	MET1         19       19
#	Totals       19       19
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 719.84 (MB), peak = 719.84 (MB)
#start 1st optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	MET1          0        0
#	MET2          2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.86 (MB), peak = 719.86 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.86 (MB), peak = 719.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 24664 um.
#Total half perimeter of net bounding box = 24495 um.
#Total wire length on LAYER MET1 = 1052 um.
#Total wire length on LAYER MET2 = 10133 um.
#Total wire length on LAYER MET3 = 10932 um.
#Total wire length on LAYER MET4 = 2547 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 3342
#Up-Via Summary (total 3342):
#           
#-----------------------
#  Metal 1         1717
#  Metal 2         1412
#  Metal 3          213
#-----------------------
#                  3342 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 99.51 (MB)
#Total memory = 719.86 (MB)
#Peak memory = 719.86 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 626.92 (MB), peak = 719.88 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 24664 um.
#Total half perimeter of net bounding box = 24495 um.
#Total wire length on LAYER MET1 = 1052 um.
#Total wire length on LAYER MET2 = 10133 um.
#Total wire length on LAYER MET3 = 10932 um.
#Total wire length on LAYER MET4 = 2547 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 3342
#Up-Via Summary (total 3342):
#           
#-----------------------
#  Metal 1         1717
#  Metal 2         1412
#  Metal 3          213
#-----------------------
#                  3342 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Dec  2 17:41:35 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 626.93 (MB), peak = 719.88 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 252 horizontal wires in 1 hboxes and 215 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 25168 um.
#Total half perimeter of net bounding box = 24495 um.
#Total wire length on LAYER MET1 = 1064 um.
#Total wire length on LAYER MET2 = 10324 um.
#Total wire length on LAYER MET3 = 11195 um.
#Total wire length on LAYER MET4 = 2585 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 3342
#Up-Via Summary (total 3342):
#           
#-----------------------
#  Metal 1         1717
#  Metal 2         1412
#  Metal 3          213
#-----------------------
#                  3342 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 627.08 (MB), peak = 719.88 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 25168 um.
#Total half perimeter of net bounding box = 24495 um.
#Total wire length on LAYER MET1 = 1064 um.
#Total wire length on LAYER MET2 = 10324 um.
#Total wire length on LAYER MET3 = 11195 um.
#Total wire length on LAYER MET4 = 2585 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 3342
#Up-Via Summary (total 3342):
#           
#-----------------------
#  Metal 1         1717
#  Metal 2         1412
#  Metal 3          213
#-----------------------
#                  3342 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.76 (MB), peak = 719.88 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.76 (MB), peak = 719.88 (MB)
#CELL_VIEW Integrator,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#detailRoute Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 69.41 (MB)
#Total memory = 689.76 (MB)
#Peak memory = 719.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 14.96 (MB)
#Total memory = 681.71 (MB)
#Peak memory = 719.88 (MB)
#Number of warnings = 3
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  2 17:41:39 2022
#
#routeDesign: cpu time = 00:00:18, elapsed time = 00:00:18, memory = 681.72 (MB), peak = 719.88 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation -skew true -clockPropagation sdcControl
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
Extraction called for design 'Integrator' of instances=449 and nets=610 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcornerTYP
extractDetailRC Option : -outfile ./Integrator_7898_pvNFyw.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 758.2M)
Extracted 10.0256% (CPU Time= 0:00:00.0  MEM= 765.3M)
Extracted 20.0329% (CPU Time= 0:00:00.0  MEM= 765.3M)
Extracted 30.022% (CPU Time= 0:00:00.0  MEM= 765.3M)
Extracted 40.0293% (CPU Time= 0:00:00.0  MEM= 765.3M)
Extracted 50.0366% (CPU Time= 0:00:00.0  MEM= 765.3M)
Extracted 60.0256% (CPU Time= 0:00:00.0  MEM= 765.3M)
Extracted 70.0329% (CPU Time= 0:00:00.0  MEM= 765.3M)
Extracted 80.022% (CPU Time= 0:00:00.0  MEM= 765.3M)
Extracted 90.0293% (CPU Time= 0:00:00.0  MEM= 765.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 765.3M)
Number of Extracted Resistors     : 8824
Number of Extracted Ground Cap.   : 9397
Number of Extracted Coupling Cap. : 17448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerTYP
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 718.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 718.066M)
Generate Setup TimingWindows
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 718.1M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 718.1M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 718.1M, InitMEM = 718.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=748.27 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 748.3M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 748.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 710.1M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=756.316 CPU=0:00:00.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 756.3M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.600  | 26.600  | 29.677  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.486%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ../Reports/timingReports
Total CPU time: 0.75 sec
Total Real time: 1.0 sec
Total Memory Usage: 718.160156 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
Extraction called for design 'Integrator' of instances=449 and nets=610 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcornerTYP
extractDetailRC Option : -outfile ./Integrator_7898_pvNFyw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 718.2M)
Extracted 10.0256% (CPU Time= 0:00:00.0  MEM= 788.2M)
Extracted 20.0329% (CPU Time= 0:00:00.0  MEM= 788.2M)
Extracted 30.022% (CPU Time= 0:00:00.0  MEM= 788.2M)
Extracted 40.0293% (CPU Time= 0:00:00.0  MEM= 788.2M)
Extracted 50.0366% (CPU Time= 0:00:00.0  MEM= 788.2M)
Extracted 60.0256% (CPU Time= 0:00:00.0  MEM= 788.2M)
Extracted 70.0329% (CPU Time= 0:00:00.0  MEM= 788.2M)
Extracted 80.022% (CPU Time= 0:00:00.0  MEM= 788.2M)
Extracted 90.0293% (CPU Time= 0:00:00.0  MEM= 788.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 788.2M)
Number of Extracted Resistors     : 8824
Number of Extracted Ground Cap.   : 9397
Number of Extracted Coupling Cap. : 17448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerTYP
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 746.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 751.176M)
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 725.1M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 725.1M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 725.1M, InitMEM = 725.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=751.277 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 751.3M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 751.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 713.1M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=759.324 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 759.3M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view TYPview
Found active hold analysis view TYPview
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=749.281 CPU=0:00:00.1 REAL=0:00:00.0)
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=757.328 CPU=0:00:00.2 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.434  |  0.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

Density: 79.486%
------------------------------------------------------------
Reported timing to dir ../Reports/timingReports
Total CPU time: 1.21 sec
Total Real time: 1.0 sec
Total Memory Usage: 693.066406 Mbytes
Reset AAE Options
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (ENCOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man ENCOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 703.1M, totSessionCpu=0:00:54 **
#Created 302 library cell signatures
#Created 610 NETS and 0 SPECIALNETS signatures
#Created 450 instance signatures
Begin checking placement ... (start mem=713.1M, init mem=713.1M)
*info: Placed = 449            (Fixed = 7)
*info: Unplaced = 0           
Placement Density:79.49%(22582/28410)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=713.1M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'Integrator' of instances=449 and nets=610 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcornerTYP
extractDetailRC Option : -outfile ./Integrator_7898_pvNFyw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 713.1M)
Extracted 10.0256% (CPU Time= 0:00:00.0  MEM= 767.1M)
Extracted 20.0329% (CPU Time= 0:00:00.0  MEM= 767.1M)
Extracted 30.022% (CPU Time= 0:00:00.0  MEM= 767.1M)
Extracted 40.0293% (CPU Time= 0:00:00.0  MEM= 767.1M)
Extracted 50.0366% (CPU Time= 0:00:00.0  MEM= 767.1M)
Extracted 60.0256% (CPU Time= 0:00:00.0  MEM= 767.1M)
Extracted 70.0329% (CPU Time= 0:00:00.0  MEM= 767.1M)
Extracted 80.022% (CPU Time= 0:00:00.0  MEM= 767.1M)
Extracted 90.0293% (CPU Time= 0:00:00.0  MEM= 767.1M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 767.1M)
Number of Extracted Resistors     : 8824
Number of Extracted Ground Cap.   : 9397
Number of Extracted Coupling Cap. : 17448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerTYP
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 725.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 728.113M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 728.1M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 728.1M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 728.1M, InitMEM = 728.1M)
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=751.301 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 751.3M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 751.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 713.1M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=759.348 CPU=0:00:00.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 759.3M) ***
*** Done Building Timing Graph (cpu=0:00:01, real=0:00:01, mem=721.19M, totSessionCpu=0:00:55).
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.600  | 26.600  | 29.677  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.486%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 723.2M, totSessionCpu=0:00:55 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 780.43M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 8 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 26.60 |          0|          0|  79.49  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 26.60 |          0|          0|  79.49  |   0:00:00.0|     970.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=970.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 845.9M, totSessionCpu=0:00:55 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 845.89M).
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=845.9M)                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.600  | 26.600  | 29.677  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.486%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 845.9M, totSessionCpu=0:00:55 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 26.600 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 26.600 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.600  | 26.600  | 29.677  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.486%
Total number of glitch violations: 0
------------------------------------------------------------
Active setup views: TYPview 
Active hold views: TYPview 
Latch borrow mode reset to max_borrow
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Dec  2 17:41:44 2022
#
#NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
#Loading the last recorded routing design signature
#Created 22 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.300 - 3.300] has 1 net.
#Voltage range [0.000 - 3.300] has 608 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# METTP        H   Track-Pitch = 1.220    Line-2-Via Pitch = 0.950
# METTPL       V   Track-Pitch = 6.300    Line-2-Via Pitch = 5.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 652.09 (MB), peak = 719.88 (MB)
#Merging special wires...
#22 routed nets are extracted.
#569 routed nets are imported.
#19 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 610.
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#
#Start data preparation for track assignment...
#
#Data preparation is done on Fri Dec  2 17:41:44 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 652.11 (MB), peak = 719.88 (MB)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 652.12 (MB), peak = 719.88 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.07 (MB)
#Total memory = 652.12 (MB)
#Peak memory = 719.88 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 655.24 (MB), peak = 719.88 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 655.24 (MB), peak = 719.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 25168 um.
#Total half perimeter of net bounding box = 24495 um.
#Total wire length on LAYER MET1 = 1064 um.
#Total wire length on LAYER MET2 = 10324 um.
#Total wire length on LAYER MET3 = 11195 um.
#Total wire length on LAYER MET4 = 2585 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 3342
#Up-Via Summary (total 3342):
#           
#-----------------------
#  Metal 1         1717
#  Metal 2         1412
#  Metal 3          213
#-----------------------
#                  3342 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 3.12 (MB)
#Total memory = 655.24 (MB)
#Peak memory = 719.88 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 655.25 (MB), peak = 719.88 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 8
#Total wire length = 25168 um.
#Total half perimeter of net bounding box = 24495 um.
#Total wire length on LAYER MET1 = 1064 um.
#Total wire length on LAYER MET2 = 10324 um.
#Total wire length on LAYER MET3 = 11195 um.
#Total wire length on LAYER MET4 = 2585 um.
#Total wire length on LAYER METTP = 0 um.
#Total wire length on LAYER METTPL = 0 um.
#Total number of vias = 3342
#Up-Via Summary (total 3342):
#           
#-----------------------
#  Metal 1         1717
#  Metal 2         1412
#  Metal 3          213
#-----------------------
#                  3342 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 3.12 (MB)
#Total memory = 655.25 (MB)
#Peak memory = 719.88 (MB)
#Updating routing design signature
#Created 302 library cell signatures
#Created 610 NETS and 0 SPECIALNETS signatures
#Created 450 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -18.29 (MB)
#Total memory = 629.82 (MB)
#Peak memory = 719.88 (MB)
#Number of warnings = 1
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  2 17:41:51 2022
#
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 716.4M, totSessionCpu=0:01:04 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'Integrator' of instances=449 and nets=610 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcornerTYP
extractDetailRC Option : -outfile ./Integrator_7898_pvNFyw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 716.4M)
Extracted 10.0256% (CPU Time= 0:00:00.0  MEM= 778.4M)
Extracted 20.0329% (CPU Time= 0:00:00.0  MEM= 778.4M)
Extracted 30.022% (CPU Time= 0:00:00.0  MEM= 778.4M)
Extracted 40.0293% (CPU Time= 0:00:00.0  MEM= 778.4M)
Extracted 50.0366% (CPU Time= 0:00:00.0  MEM= 778.4M)
Extracted 60.0256% (CPU Time= 0:00:00.0  MEM= 778.4M)
Extracted 70.0329% (CPU Time= 0:00:00.0  MEM= 778.4M)
Extracted 80.022% (CPU Time= 0:00:00.0  MEM= 778.4M)
Extracted 90.0293% (CPU Time= 0:00:00.0  MEM= 778.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 778.4M)
Number of Extracted Resistors     : 8824
Number of Extracted Ground Cap.   : 9397
Number of Extracted Coupling Cap. : 17448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerTYP
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 731.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 729.113M)
Finished Generating Timing Windows
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 727.1M, totSessionCpu=0:01:04 **
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 727.1M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 727.1M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 727.1M, InitMEM = 727.1M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=755.316 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 755.3M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 755.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 717.2M)
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=763.363 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 763.4M) ***
*** Done Building Timing Graph (cpu=0:00:01, real=0:00:00, mem=725.21M, totSessionCpu=0:01:04).
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 725.2M, totSessionCpu=0:01:04 **
Checking DRV degradation...
Skipping DRV degradation check as timing recovery is disabled or not needed
Skipping setup slack recovery as setup timing is met
*** Done Building Timing Graph (cpu=0:00:00, real=0:00:00, mem=725.21M, totSessionCpu=0:01:04).
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=725.21M, totSessionCpu=0:01:04 .
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 725.2M, totSessionCpu=0:01:04 **

Active setup views: TYPview 
Active hold views: TYPview 
Latch borrow mode reset to max_borrow
Active setup views: TYPview 
Active hold views: TYPview 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 725.2M, totSessionCpu=0:01:04 **
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.600  | 26.600  | 29.677  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.486%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 725.2M, totSessionCpu=0:01:04 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 725.2M, totSessionCpu=0:01:05 **
#Created 302 library cell signatures
#Created 610 NETS and 0 SPECIALNETS signatures
#Created 450 instance signatures
Begin checking placement ... (start mem=735.2M, init mem=735.2M)
*info: Placed = 449            (Fixed = 7)
*info: Unplaced = 0           
Placement Density:79.49%(22582/28410)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=735.2M)
Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'Integrator' of instances=449 and nets=610 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design Integrator.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcornerTYP
extractDetailRC Option : -outfile ./Integrator_7898_pvNFyw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 711.1M)
Extracted 10.0256% (CPU Time= 0:00:00.0  MEM= 761.4M)
Extracted 20.0329% (CPU Time= 0:00:00.0  MEM= 761.4M)
Extracted 30.022% (CPU Time= 0:00:00.0  MEM= 761.4M)
Extracted 40.0293% (CPU Time= 0:00:00.0  MEM= 761.4M)
Extracted 50.0366% (CPU Time= 0:00:00.0  MEM= 761.4M)
Extracted 60.0256% (CPU Time= 0:00:00.0  MEM= 761.4M)
Extracted 70.0329% (CPU Time= 0:00:00.0  MEM= 761.4M)
Extracted 80.022% (CPU Time= 0:00:00.0  MEM= 761.4M)
Extracted 90.0293% (CPU Time= 0:00:00.0  MEM= 761.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 761.4M)
Number of Extracted Resistors     : 8824
Number of Extracted Ground Cap.   : 9397
Number of Extracted Coupling Cap. : 17448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: RCcornerTYP
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 719.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 719.340M)
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*info: Run optDesign holdfix with 1 thread.
Starting initialization (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:06 mem=909.3M ***
*info: Starting Blocking QThread with 1 CPU
SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
Found active setup analysis view TYPview
Found active hold analysis view TYPview
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.6 mem=0.0M ***
Timing Data dump into file .holdtw.TYPview.7898.twf, for view: TYPview 
	 Dumping view 0 TYPview 

SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 907.3M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 907.3M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 907.3M, InitMEM = 907.3M)
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=928.602 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 928.6M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 928.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 890.4M)

Executing IPO callback for view pruning ..
SI iteration 2 ... 
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=936.648 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 936.6M) ***
Done building cte setup timing graph (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:06 mem=936.6M ***
Found active setup analysis view TYPview
Found active hold analysis view TYPview
Loading timing data from .holdtw.TYPview.7898.twf 
	 Loading view 0 TYPview 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.600  | 26.600  | 29.677  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.434  |  0.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.486%
------------------------------------------------------------
Info: 8 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 786.0M, totSessionCpu=0:01:07 **
Active setup views: TYPview 
Active hold views: TYPview 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 786.0M, totSessionCpu=0:01:07 **
Found active setup analysis view TYPview
Found active hold analysis view TYPview
*info: Starting Blocking QThread with 1 CPU
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)


------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.600  | 26.600  | 29.677  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.434  |  0.015  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.486%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 784.0M, totSessionCpu=0:01:07 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FEED7_5V FEED5_5V FEED3_5V FEED2_5V FEED25_5V FEED1_5V FEED15_5V -prefix FILLER
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 28 filler insts (cell FEED25_5V / prefix FILLER).
*INFO:   Added 78 filler insts (cell FEED15_5V / prefix FILLER).
*INFO:   Added 63 filler insts (cell FEED7_5V / prefix FILLER).
*INFO:   Added 48 filler insts (cell FEED5_5V / prefix FILLER).
*INFO:   Added 68 filler insts (cell FEED3_5V / prefix FILLER).
*INFO:   Added 69 filler insts (cell FEED2_5V / prefix FILLER).
*INFO:   Added 152 filler insts (cell FEED1_5V / prefix FILLER).
*INFO: Total 506 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 506 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 784.0) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 3680
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 42.1M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verify_drc -report Integrator.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 826.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 1.5M) ***

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec  2 17:41:57 2022

Design Name: Integrator
Database Units: 1000
Design Boundary: (-109.0250, -105.2500) (109.0250, 105.2500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net In[21]: Found a geometry with bounding box (108.89,104.52) (109.17,105.25) outside the design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Dec  2 17:41:57 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> setExtractRCMode -engine postRoute -effortLevel signoff
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'Integrator' of instances=955 and nets=610 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Writing DEF file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/qrc.def.gz', current time is Fri Dec  2 17:41:57 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/qrc.def.gz' is written, current time is Fri Dec  2 17:41:57 2022 ...
WARNING: HOST <Cadence_SERVER> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
         For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_7898_20221202_17:41:57.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A" \
	 -file_name "Integrator" \
	 -temporary_directory_name "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A"
process_technology \
	 -technology_corner \
		"RCcornerTYP" \
	 -technology_library_file "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25




INFO (EXTGRMP-102) : Starting at 2022-Dec-02 17:41:57 (2022-Dec-02 14:41:57 GMT) on host
Cadence_SERVER with pid 9002.
Running binary as: 
 /home/Software/EDA/Cadence/EXT/EXT_17.12.000/tools.lnx86/extraction/bin/64bit/qrc
-cmd /home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/qrc.cmd
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/qrc.def.gz  

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/qrc.cmd"
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_7898_20221202_17:41:57.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "Integrator"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef
/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Dec  2 17:41:57 2022.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 41
macro definitions did not include any obstruction data. The first 10 were:
 ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V
ANTENNACELLP5_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/qrc.def.gz

INFO (EXTGRMP-195) : Line 122: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 122: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 988: reading COMPONENTS section. Expecting 955.

INFO (EXTGRMP-195) : Line 988: reading COMPONENTS section. Expecting 955.

INFO (EXTGRMP-195) : Line 2901: reading PINS section. Expecting 46.

INFO (EXTGRMP-195) : Line 2901: reading PINS section. Expecting 46.

INFO (EXTGRMP-195) : Line 3042: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 3042: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 3329: reading NETS section. Expecting 592.

INFO (EXTGRMP-195) : Line 3329: reading NETS section. Expecting 592.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Dec  2 17:42:02 2022.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Dec  2 17:42:02 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Dec  2 17:42:09 2022.

INFO (EXTHPY-175) : Output generation started at Fri Dec  2 17:42:09 2022.

INFO (EXTGRMP-103) : Output Driver started at: Fri Dec  2 17:42:09 2022

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Fri Dec  2 17:42:10 2022

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Dec  2 17:42:11 2022.

Ending at 2022-Dec-02 17:42:11 (2022-Dec-02 14:42:11 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:               
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/_qrc_techdir/RCcornerTYP/qrcTechFile
; version: s15.2.7638hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               student11
 Host Name:               Cadence_SERVER
 Host OS Release:         Linux 2.6.32-754.35.1.el6.x86_64
 Host OS Version:         #1 SMP Sat Nov 7 12:42:14 UTC 2020
 Run duration:            00:00:01 CPU time, 00:00:14 clock time
 Max (Total) memory used: 445 MB
 Max (CPU) memory used:   405 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               2131K nets/CPU-hr, 152K nets/clock-hr
 Design data:
    Components:           955
    Phy components:       506
    Nets:                 592
    Unconnected pins:     0
 Warning messages:        24
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2022-Dec-02
17:42:11 (2022-Dec-02 14:42:11 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner RCcornerTYP /home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/Integrator.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 827.613M)


SPEF files for RC Corner RCcornerTYP:
Top-level spef file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/Integrator.spef.gz'.

Reading TopLevel spef file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_lM9j7A/Integrator.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  5722
Number of Ground Caps   :  4493
Number of Coupling Caps :  746
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 757.574M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
This command "timeDesign -signoff -pathReports -drvReports -slackReports ..." required an extra checkout of license tpsxl.
Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'Integrator' of instances=955 and nets=610 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Writing DEF file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/qrc.def.gz', current time is Fri Dec  2 17:42:18 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/qrc.def.gz' is written, current time is Fri Dec  2 17:42:18 2022 ...
WARNING: HOST <Cadence_SERVER> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
         For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_7898_20221202_17:42:17.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f" \
	 -file_name "Integrator" \
	 -temporary_directory_name "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f"
process_technology \
	 -technology_corner \
		"RCcornerTYP" \
	 -technology_library_file "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25




INFO (EXTGRMP-102) : Starting at 2022-Dec-02 17:42:18 (2022-Dec-02 14:42:18 GMT) on host
Cadence_SERVER with pid 10680.
Running binary as: 
 /home/Software/EDA/Cadence/EXT/EXT_17.12.000/tools.lnx86/extraction/bin/64bit/qrc
-cmd /home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/qrc.cmd
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/qrc.def.gz  

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/qrc.cmd"
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_7898_20221202_17:42:17.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "Integrator"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef
/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Dec  2 17:42:18 2022.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 41
macro definitions did not include any obstruction data. The first 10 were:
 ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V
ANTENNACELLP5_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/qrc.def.gz

INFO (EXTGRMP-195) : Line 122: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 122: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 988: reading COMPONENTS section. Expecting 955.

INFO (EXTGRMP-195) : Line 988: reading COMPONENTS section. Expecting 955.

INFO (EXTGRMP-195) : Line 2901: reading PINS section. Expecting 46.

INFO (EXTGRMP-195) : Line 2901: reading PINS section. Expecting 46.

INFO (EXTGRMP-195) : Line 3042: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 3042: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 3329: reading NETS section. Expecting 592.

INFO (EXTGRMP-195) : Line 3329: reading NETS section. Expecting 592.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Dec  2 17:42:22 2022.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Dec  2 17:42:22 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Dec  2 17:42:30 2022.

INFO (EXTHPY-175) : Output generation started at Fri Dec  2 17:42:30 2022.

INFO (EXTGRMP-103) : Output Driver started at: Fri Dec  2 17:42:30 2022

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Fri Dec  2 17:42:30 2022

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Dec  2 17:42:32 2022.

Ending at 2022-Dec-02 17:42:32 (2022-Dec-02 14:42:32 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:               
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/_qrc_techdir/RCcornerTYP/qrcTechFile
; version: s15.2.7638hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               student11
 Host Name:               Cadence_SERVER
 Host OS Release:         Linux 2.6.32-754.35.1.el6.x86_64
 Host OS Version:         #1 SMP Sat Nov 7 12:42:14 UTC 2020
 Run duration:            00:00:01 CPU time, 00:00:14 clock time
 Max (Total) memory used: 445 MB
 Max (CPU) memory used:   405 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               2131K nets/CPU-hr, 152K nets/clock-hr
 Design data:
    Components:           955
    Phy components:       506
    Nets:                 592
    Unconnected pins:     0
 Warning messages:        24
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2022-Dec-02
17:42:32 (2022-Dec-02 14:42:32 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner RCcornerTYP /home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/Integrator.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 733.480M)


SPEF files for RC Corner RCcornerTYP:
Top-level spef file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/Integrator.spef.gz'.

Reading TopLevel spef file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_b7Yn6f/Integrator.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  5741
Number of Ground Caps   :  4503
Number of Coupling Caps :  744
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 729.473M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Generate Setup TimingWindows
SI flow with analysisType aae and Signoff SI using infinite TWs ...
SI iteration 1 ... 
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 727.5M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 727.5M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 727.5M, InitMEM = 727.5M)
 Report inititialization with DMWrite ... (0, Worst)
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=757.668 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 757.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 757.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 719.5M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
 Report inititialization with DMUpdate ... (1, Worst)
AAE_INFO-618: Total number of nets in the design is 610,  0.3 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=765.715 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 765.7M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view TYPview
Found active hold analysis view TYPview

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.627  | 26.627  | 29.697  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 106.376%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ../Reports/timingReports
Total CPU time: 20.64 sec
Total Real time: 22.0 sec
Total Memory Usage: 727.558594 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_signOff -outDir ../Reports/timingReports
The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
 Reset EOS DB
Resetting the settings 
Ignoring AAE DB Resetting ...
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'Integrator' of instances=955 and nets=610 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
Writing DEF file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/qrc.def.gz', current time is Fri Dec  2 17:42:39 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/qrc.def.gz' is written, current time is Fri Dec  2 17:42:39 2022 ...
WARNING: HOST <Cadence_SERVER> DOES NOT APPEAR TO BE A CADENCE SUPPORTED LINUX CONFIGURATION.
         For More Info,  Please Run '<cdsroot>/tools.lnx86/bin/checkSysConf' <productId>.



  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.



INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_7898_20221202_17:42:39.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq" \
	 -file_name "Integrator" \
	 -temporary_directory_name "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq"
process_technology \
	 -technology_corner \
		"RCcornerTYP" \
	 -technology_library_file "/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25




INFO (EXTGRMP-102) : Starting at 2022-Dec-02 17:42:39 (2022-Dec-02 14:42:39 GMT) on host
Cadence_SERVER with pid 12243.
Running binary as: 
 /home/Software/EDA/Cadence/EXT/EXT_17.12.000/tools.lnx86/extraction/bin/64bit/qrc
-cmd /home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/qrc.cmd
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/qrc.def.gz  

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/qrc.cmd"
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_7898_20221202_17:42:39.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option user_comment = ""

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "Integrator"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option output_incomplete_nets_type = "no_pin one_pin disconnected_pin
multiple_partitions floating_resistors"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"

INFO (EXTGRMP-143) : Option strict_error_reporting = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef
/Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.

INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.

INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Fri Dec  2 17:42:39 2022.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/cadence/v5_0/techLEF/v5_0_2/xt018_xx43_MET4_METMID_METTHK.lef

WARNING (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED1" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED1" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED2" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED2" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED3" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED3" will not be extracted and will be ignored. 


WARNING (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required.

INFO (EXTGRMP-330) : LEF layer "LOCKED4" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required.

WARNING (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "LOCKED4" will not be extracted and will be ignored. 


WARNING (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 

INFO (EXTGRMP-605) : Layer "POLY1" will not be extracted and will be ignored. 


INFO (EXTGRMP-338) : /Cadence/Libs/X_FAB/XKIT/xt018/diglibs/D_CELLS_5V/v5_0/LEF/v5_0_1/xt018_D_CELLS_5V.lef

WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 41
macro definitions did not include any obstruction data. The first 10 were:
 ANTENNACELLN2_5V ANTENNACELLN5_5V ANTENNACELLNP2_5V ANTENNACELLP2_5V
ANTENNACELLP5_5V FCNED10_5V FCNED11_5V FCNED12_5V FCNED13_5V FCNED14_5V
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/qrc.def.gz

INFO (EXTGRMP-195) : Line 122: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 122: reading VIAS section. Expecting 153.

INFO (EXTGRMP-195) : Line 988: reading COMPONENTS section. Expecting 955.

INFO (EXTGRMP-195) : Line 988: reading COMPONENTS section. Expecting 955.

INFO (EXTGRMP-195) : Line 2901: reading PINS section. Expecting 46.

INFO (EXTGRMP-195) : Line 2901: reading PINS section. Expecting 46.

INFO (EXTGRMP-195) : Line 3042: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 3042: reading SPECIALNETS section. Expecting 2.

INFO (EXTGRMP-195) : Line 3329: reading NETS section. Expecting 592.

INFO (EXTGRMP-195) : Line 3329: reading NETS section. Expecting 592.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does NOT contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : n/a 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 17%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 22%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 27%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 52%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 57%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 87%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 92%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 97%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Fri Dec  2 17:42:44 2022.

INFO (EXTHPY-173) : Capacitance extraction started at Fri Dec  2 17:42:44 2022.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Fri Dec  2 17:42:51 2022.

INFO (EXTHPY-175) : Output generation started at Fri Dec  2 17:42:51 2022.

INFO (EXTGRMP-103) : Output Driver started at: Fri Dec  2 17:42:52 2022

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    10%

INFO (EXTSNZ-156) :    20%

INFO (EXTSNZ-156) :    30%

INFO (EXTSNZ-156) :    40%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    60%

INFO (EXTSNZ-156) :    70%

INFO (EXTSNZ-156) :    80%

INFO (EXTSNZ-156) :    90%

INFO (EXTGRMP-103) : Output Driver ended at: Fri Dec  2 17:42:52 2022

WARNING (EXTGRMP-574) : There are 1 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Fri Dec  2 17:42:53 2022.

Ending at 2022-Dec-02 17:42:53 (2022-Dec-02 14:42:53 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 17.1.2-s041 Wed Aug 23 16:57:50 PDT 2017
 IR Build No:             041 
 Techfile:               
/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/_qrc_techdir/RCcornerTYP/qrcTechFile
; version: s15.2.7638hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               student11
 Host Name:               Cadence_SERVER
 Host OS Release:         Linux 2.6.32-754.35.1.el6.x86_64
 Host OS Version:         #1 SMP Sat Nov 7 12:42:14 UTC 2020
 Run duration:            00:00:01 CPU time, 00:00:14 clock time
 Max (Total) memory used: 445 MB
 Max (CPU) memory used:   405 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               2131K nets/CPU-hr, 152K nets/clock-hr
 Design data:
    Components:           955
    Phy components:       506
    Nets:                 592
    Unconnected pins:     0
 Warning messages:        24
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2022-Dec-02
17:42:53 (2022-Dec-02 14:42:53 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner RCcornerTYP /home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/Integrator.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 727.555M)


SPEF files for RC Corner RCcornerTYP:
Top-level spef file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/Integrator.spef.gz'.

Reading TopLevel spef file '/home/student11/phanchien/DigitalASIC/Encounter/tmp_qrc_FA4RYq/Integrator.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  5741
Number of Ground Caps   :  4503
Number of Coupling Caps :  744
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 758.590M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
SI flow with analysisType aae and Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 732.5M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 732.5M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 732.5M, InitMEM = 732.5M)
 Report inititialization with DMWrite ... (0, Worst)
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=758.691 CPU=0:00:00.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 758.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 758.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 720.5M)
SI iteration 2 ... 
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
 Report inititialization with DMUpdate ... (1, Worst)
AAE_INFO-618: Total number of nets in the design is 610,  0.3 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=766.738 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 766.7M) ***
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Found active setup analysis view TYPview
Found active hold analysis view TYPview
 Report inititialization with DMWrite ... (0, Best)
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=758.695 CPU=0:00:00.2 REAL=0:00:00.0)
 Report inititialization with DMUpdate ... (1, Best)
AAE_INFO-618: Total number of nets in the design is 610,  0.3 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=766.742 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.435  |  0.002  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   172   |   65    |   129   |
+--------------------+---------+---------+---------+

Density: 106.376%
------------------------------------------------------------
Reported timing to dir ../Reports/timingReports
Total CPU time: 20.93 sec
Total Real time: 21.0 sec
Total Memory Usage: 702.480469 Mbytes
Reset AAE Options
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf -view TYPview ../Outputs/integrator.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
SI flow with analysisType aae and Signoff SI using infinite TWs ...
SI iteration 1 ... 
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=aae SIAware=true(signoff)
# Switching Delay Calculation Engine to AAE-SI
#################################################################################
Setting infinite Tws ...
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 702.5M)
	 First Iteration Infinite Tw... 
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 702.5M)
Topological Sorting (CPU = 0:00:00.0, MEM = 702.5M, InitMEM = 702.5M)
AAE_INFO-618: Total number of nets in the design is 610,  96.7 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=758.691 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 758.7M) ***
Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 758.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 720.5M)
SI iteration 2 ... 
AAE_INFO-618: Total number of nets in the design is 610,  0.3 percent of the nets selected for SI analysis
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=758.691 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 758.7M) ***
<CMD> saveNetlist ../Outputs/netlist.v -includePhysicalCell {FEED7_5V FEED5_5V FEED3_5V FEED2_5V FEED25_5V FEED1_5V FEED15_5V}
Writing Netlist "../Outputs/netlist.v" ...
<CMD> defOut -floorplan -netlist -routing ../Outputs/integrator.def
Writing DEF file '../Outputs/integrator.def', current time is Fri Dec  2 17:43:00 2022 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '../Outputs/integrator.def' is written, current time is Fri Dec  2 17:43:00 2022 ...
