<profile>

<section name = "Vivado HLS Report for 'subconv_1x1_8'" level="0">
<item name = "Date">Tue Dec 11 23:53:04 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">accelerator_hls</item>
<item name = "Solution">naive</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.53, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1653601, 1653601, 1653601, 1653601, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1653600, 1653600, 34450, -, -, 48, no</column>
<column name=" + Loop 1.1">34448, 34448, 4306, -, -, 8, no</column>
<column name="  ++ Loop 1.1.1">4304, 4304, 538, -, -, 8, no</column>
<column name="   +++ Loop 1.1.1.1">528, 528, 11, -, -, 48, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 326, 205</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 5, 414, 950</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 173</column>
<column name="Register">-, -, 307, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ShuffleNetV2_faddbkb_x_U54">ShuffleNetV2_faddbkb, 0, 2, 205, 390</column>
<column name="ShuffleNetV2_fcmpdEe_x_U56">ShuffleNetV2_fcmpdEe, 0, 0, 66, 239</column>
<column name="ShuffleNetV2_fmulcud_x_U55">ShuffleNetV2_fmulcud, 0, 3, 143, 321</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ci_2_fu_286_p2">+, 0, 23, 11, 6, 1</column>
<column name="co_8_fu_172_p2">+, 0, 23, 11, 6, 1</column>
<column name="h_8_fu_231_p2">+, 0, 17, 9, 4, 1</column>
<column name="tmp_101_fu_241_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_102_fu_270_p2">+, 0, 44, 18, 13, 13</column>
<column name="tmp_104_fu_308_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_105_fu_321_p2">+, 0, 44, 18, 13, 13</column>
<column name="tmp_106_fu_331_p2">+, 0, 44, 18, 13, 13</column>
<column name="w_8_fu_260_p2">+, 0, 17, 9, 4, 1</column>
<column name="tmp_99_fu_207_p2">-, 0, 44, 18, 13, 13</column>
<column name="tmp_10_fu_376_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_254_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond2_fu_225_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond3_fu_166_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="exitcond_fu_280_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="notlhs_fu_358_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="notrhs_fu_364_p2">icmp, 0, 0, 13, 23, 1</column>
<column name="tmp_8_fu_370_p2">or, 0, 0, 2, 1, 1</column>
<column name="output_r_d0">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">113, 24, 1, 24</column>
<column name="ci_reg_141">9, 2, 6, 12</column>
<column name="co_reg_96">9, 2, 6, 12</column>
<column name="grp_fu_152_p1">15, 3, 32, 96</column>
<column name="h_reg_107">9, 2, 4, 8</column>
<column name="sum_reg_129">9, 2, 32, 64</column>
<column name="w_reg_118">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">23, 0, 23, 0</column>
<column name="bias_addr_reg_407">6, 0, 6, 0</column>
<column name="bias_load_reg_486">32, 0, 32, 0</column>
<column name="ci_2_reg_451">6, 0, 6, 0</column>
<column name="ci_reg_141">6, 0, 6, 0</column>
<column name="co_8_reg_392">6, 0, 6, 0</column>
<column name="co_reg_96">6, 0, 6, 0</column>
<column name="h_8_reg_415">4, 0, 4, 0</column>
<column name="h_reg_107">4, 0, 4, 0</column>
<column name="input_load_reg_471">32, 0, 32, 0</column>
<column name="output_addr_reg_443">12, 0, 12, 0</column>
<column name="result_reg_491">32, 0, 32, 0</column>
<column name="sum_reg_129">32, 0, 32, 0</column>
<column name="tmp_142_cast_reg_402">6, 0, 10, 4</column>
<column name="tmp_145_cast_reg_425">10, 0, 13, 3</column>
<column name="tmp_82_cast_reg_438">4, 0, 13, 9</column>
<column name="tmp_84_reg_476">32, 0, 32, 0</column>
<column name="tmp_99_reg_397">9, 0, 13, 4</column>
<column name="tmp_9_reg_498">1, 0, 1, 0</column>
<column name="tmp_cast_reg_420">4, 0, 10, 6</column>
<column name="w_8_reg_433">4, 0, 4, 0</column>
<column name="w_reg_118">4, 0, 4, 0</column>
<column name="weight_load_reg_466">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subconv_1x1_8, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subconv_1x1_8, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subconv_1x1_8, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subconv_1x1_8, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subconv_1x1_8, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subconv_1x1_8, return value</column>
<column name="input_r_address0">out, 12, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="weight_address0">out, 12, ap_memory, weight, array</column>
<column name="weight_ce0">out, 1, ap_memory, weight, array</column>
<column name="weight_q0">in, 32, ap_memory, weight, array</column>
<column name="bias_address0">out, 6, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_q0">in, 32, ap_memory, bias, array</column>
<column name="output_r_address0">out, 12, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 32, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
