// Seed: 2402641072
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = id_2;
  wire id_5;
  module_2(
      id_4, id_4, id_5, id_4
  );
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    input  wor  id_2,
    input  wire id_3,
    input  tri0 id_4,
    inout  tri1 id_5,
    input  wor  id_6,
    input  tri0 id_7
);
  wire id_9;
  integer id_10 = id_2;
  assign id_10 = 1;
  module_0(
      id_9, id_9, id_9
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
