// Seed: 608371194
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wire  id_3
);
  nmos (id_1, id_0, id_3 > 1, id_2 & 1, id_1);
  wire id_5, id_6;
  wire id_7, id_8;
  wire id_9, id_10;
  assign id_6 = id_7;
  assign id_8 = !1;
  if (1) wire id_11;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output uwire id_2,
    input uwire void id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    output uwire id_9
    , id_11
);
  always #1 begin : LABEL_0
    id_0 = 1;
  end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7
  );
  wire id_12;
  wire id_13;
endmodule
