<module id="FLCTL" HW_revision=""><register id="POWER_STAT" width="32" offset="0x0" internal="0" description="Power Status Register"><bitfield id="PSTAT" description="Flash power status" begin="2" end="0" width="3" rwaccess="R/W"><bitenum id="PSTAT__0" value="0x0" description="Flash IP in power-down mode"/><bitenum id="PSTAT__1" value="0x1" description="Flash IP Vdd domain power-up in progress"/><bitenum id="PSTAT__2" value="0x2" description="PSS LDO_GOOD, IREF_OK and VREF_OK check in progress"/><bitenum id="PSTAT__3" value="0x3" description="Flash IP SAFE_LV check in progress"/><bitenum id="PSTAT__4" value="0x4" description="Flash IP Active"/><bitenum id="PSTAT__5" value="0x5" description="Flash IP Active in Low-Frequency Active and Low-Frequency LPM0 "/><bitenum id="PSTAT__6" value="0x6" description="Flash IP in Standby mode"/><bitenum id="PSTAT__7" value="0x7" description="Flash IP in Current mirror boost state"/></bitfield><bitfield id="LDOSTAT" description="PSS FLDO GOOD status" begin="3" end="3" width="1" rwaccess="R/W"><bitenum id="LDOSTAT__0" value="0x0" description="FLDO not GOOD"/><bitenum id="LDOSTAT__1" value="0x1" description="FLDO GOOD"/></bitfield><bitfield id="VREFSTAT" description="PSS VREF stable status" begin="4" end="4" width="1" rwaccess="R/W"><bitenum id="VREFSTAT__0" value="0x0" description="Flash LDO not stable"/><bitenum id="VREFSTAT__1" value="0x1" description="Flash LDO stable"/></bitfield><bitfield id="IREFSTAT" description="PSS IREF stable status" begin="5" end="5" width="1" rwaccess="R/W"><bitenum id="IREFSTAT__0" value="0x0" description="IREF not stable"/><bitenum id="IREFSTAT__1" value="0x1" description="IREF stable"/></bitfield><bitfield id="TRIMSTAT" description="PSS trim done status" begin="6" end="6" width="1" rwaccess="R/W"><bitenum id="TRIMSTAT__0" value="0x0" description="PSS trim not complete"/><bitenum id="TRIMSTAT__1" value="0x1" description="PSS trim complete"/></bitfield><bitfield id="RD_2T" description="Indicates if Flash is being accessed in 2T mode" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="RD_2T__0" value="0x0" description="Flash reads are in 1T mode"/><bitenum id="RD_2T__1" value="0x1" description="Flash reads are in 2T mode"/></bitfield></register><register id="TRIMCFG_CTL" width="32" offset="0x0" internal="0" description="Trim Configuration Control Register"><bitfield id="TRIM_EN_0" description="Controls the TRIMCFG_EN input of Bank0" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="RED_EN_0" description="Controls the REDUNDANCY_EN bit of the TRIMCFG bus for Bank0 (bi" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="TRIM_EN_1" description="Controls the TRIMCFG_EN input of Bank1" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="RED_EN_1" description="Controls the REDUNDANCY_EN bit of the TRIMCFG bus for Bank1 (bi" begin="3" end="3" width="1" rwaccess="R/W"/><bitfield id="RED_COL_BNK0" description="Controls the REDUNDANCY_COLUMN bits of the TRIMCFG bus for Bank" begin="23" end="16" width="8" rwaccess="R/W"/><bitfield id="RED_COL_BNK1" description="Controls the REDUNDANCY_COLUMN bits of Bank1 (bits[7:0] of trim" begin="31" end="24" width="8" rwaccess="R/W"/></register><register id="TRIMCFG0" width="32" offset="0x4" internal="0" description="Trim Configuration 0 Register"><bitfield id="PRGTRIM" description="Controls the Program Current Trim bits of the IPs (connected to" begin="2" end="0" width="3" rwaccess="R/W"/><bitfield id="EVTRIM" description="Controls the EV Temp Controlled Current Trim bits of the IPs (c" begin="6" end="3" width="4" rwaccess="R/W"/><bitfield id="SALD_TRIM" description="Controls the Sense Amp Latch Delay Trim bits of the IPs (connec" begin="9" end="7" width="3" rwaccess="R/W"/><bitfield id="SAPR_DLY" description="Controls the Sense Amp Precharge delay bits of the IPs (connect" begin="11" end="10" width="2" rwaccess="R/W"/><bitfield id="ENWRD_DLY" description="Controls the Enable Wordline delay bits of the IPs (connected t" begin="13" end="12" width="2" rwaccess="R/W"/><bitfield id="SPARETRIM_RT" description="Controls the Unused trim bits on the right side of the IPs (con" begin="15" end="14" width="2" rwaccess="R/W"/><bitfield id="PDIODE_TEST" description="Controls the 0" begin="16" end="16" width="1" rwaccess="R/W"/><bitfield id="SPARETRIM_LT" description="Controls the Unused trim bits on the left side of the IPs (conn" begin="18" end="17" width="2" rwaccess="R/W"/></register><register id="TRIMCFG1" width="32" offset="0x8" internal="0" description="Trim Configuration 1 Register"><bitfield id="READ_CT" description="Controls the READ_CT bits of the IPs (connected to bits [16:9] " begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="PRGVER_CT" description="Controls the PRGVER_CT bits of the IPs (connected to bits [24:1" begin="15" end="8" width="8" rwaccess="R/W"/><bitfield id="ERSVER_CT" description="Controls the ERSVER_CT bits of the IPs (connected to bits [32:2" begin="23" end="16" width="8" rwaccess="R/W"/><bitfield id="LKGVER_CT" description="Controls the LKGVER_CT bits of the IPs (connected to bits [40:3" begin="31" end="24" width="8" rwaccess="R/W"/></register><register id="TRIMCFG2" width="32" offset="0xC" internal="0" description="Trim Configuration 2 Register"><bitfield id="RDMRG0_CT" description="Controls the RDMRG0_CT bits of the IPs (connected to bits [48:4" begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="RDMRG1_CT" description="Controls the RDMRG1_CT bits of the IPs (connected to bits [56:4" begin="15" end="8" width="8" rwaccess="R/W"/><bitfield id="RDMRG0B_CT" description="Controls the RDMRG0B_CT bits of the IPs (connected to bits [64:" begin="23" end="16" width="8" rwaccess="R/W"/><bitfield id="RDMRG1B_CT" description="Controls the RDMRG1B_CT bits of the IPs (connected to bits [72:" begin="31" end="24" width="8" rwaccess="R/W"/></register><register id="BANK0_RDCTL" width="32" offset="0x10" internal="0" description="Bank0 Read Control Register"><bitfield id="RD_MODE" description="Flash read mode control setting for Bank 0" begin="3" end="0" width="4" rwaccess="R/W"><bitenum id="RD_MODE__0" value="0x0" description="Normal read mode"/><bitenum id="RD_MODE__1" value="0x1" description="Read Margin 0"/><bitenum id="RD_MODE__2" value="0x2" description="Read Margin 1"/><bitenum id="RD_MODE__3" value="0x3" description="Program Verify"/><bitenum id="RD_MODE__4" value="0x4" description="Erase Verify"/><bitenum id="RD_MODE__5" value="0x5" description="Leakage Verify"/><bitenum id="RD_MODE__9" value="0x9" description="Read Margin 0B"/><bitenum id="RD_MODE__10" value="0xA" description="Read Margin 1B"/></bitfield><bitfield id="BUFI" description="Enables read buffering feature for instruction fetches to this " begin="4" end="4" width="1" rwaccess="R/W"/><bitfield id="BUFD" description="Enables read buffering feature for data reads to this Bank" begin="5" end="5" width="1" rwaccess="R/W"/><bitfield id="WAIT" description="Defines the number of wait states required for a read operation" begin="15" end="12" width="4" rwaccess="R/W"><bitenum id="WAIT__0" value="0" description="0 wait states"/><bitenum id="WAIT__1" value="1" description="1 wait states"/><bitenum id="WAIT__2" value="2" description="2 wait states"/><bitenum id="WAIT__3" value="3" description="3 wait states"/><bitenum id="WAIT__4" value="4" description="4 wait states"/><bitenum id="WAIT__5" value="5" description="5 wait states"/><bitenum id="WAIT__6" value="6" description="6 wait states"/><bitenum id="WAIT__7" value="7" description="7 wait states"/><bitenum id="WAIT__8" value="8" description="8 wait states"/><bitenum id="WAIT__9" value="9" description="9 wait states"/><bitenum id="WAIT__16" value="10" description="10 wait states"/><bitenum id="WAIT__17" value="11" description="11 wait states"/><bitenum id="WAIT__18" value="12" description="12 wait states"/><bitenum id="WAIT__19" value="13" description="13 wait states"/><bitenum id="WAIT__20" value="14" description="14 wait states"/><bitenum id="WAIT__21" value="15" description="15 wait states"/></bitfield><bitfield id="RD_MODE_STATUS" description="Reflects the current Read Mode of the Bank 1001 = Read Margin 0" begin="19" end="16" width="4" rwaccess="R/W"><bitenum id="RD_MODE_STATUS__0" value="0x0" description="Normal read mode"/><bitenum id="RD_MODE_STATUS__1" value="0x1" description="Read Margin 0"/><bitenum id="RD_MODE_STATUS__2" value="0x2" description="Read Margin 1"/><bitenum id="RD_MODE_STATUS__3" value="0x3" description="Program Verify"/><bitenum id="RD_MODE_STATUS__4" value="0x4" description="Erase Verify"/><bitenum id="RD_MODE_STATUS__5" value="0x5" description="Leakage Verify"/><bitenum id="RD_MODE_STATUS__9" value="0x9" description="Read Margin 0B"/><bitenum id="RD_MODE_STATUS__10" value="0xA" description="Read Margin 1B"/></bitfield></register><register id="PTRIMCFG0" width="32" offset="0x10" internal="0" description="Flash Pump Trim Configuration 0 Register"><bitfield id="PRG_VHVCT" description="Controls the VHV_CT bits of the Pump when IP is in program mode" begin="9" end="0" width="10" rwaccess="R/W"/><bitfield id="PRGVER_VHVCT" description="Controls the VHV_CT bits of the Pump when IP is in Program Veri" begin="19" end="10" width="10" rwaccess="R/W"/><bitfield id="ERS_VHVCT" description="Controls the VHV_CT bits of the Pump when IP is in Erase mode" begin="29" end="20" width="10" rwaccess="R/W"/></register><register id="BANK1_RDCTL" width="32" offset="0x14" internal="0" description="Bank1 Read Control Register"><bitfield id="RD_MODE" description="Flash read mode control setting for Bank 0" begin="3" end="0" width="4" rwaccess="R/W"><bitenum id="RD_MODE__0" value="0x0" description="Normal read mode"/><bitenum id="RD_MODE__1" value="0x1" description="Read Margin 0"/><bitenum id="RD_MODE__2" value="0x2" description="Read Margin 1"/><bitenum id="RD_MODE__3" value="0x3" description="Program Verify"/><bitenum id="RD_MODE__4" value="0x4" description="Erase Verify"/><bitenum id="RD_MODE__5" value="0x5" description="Leakage Verify"/><bitenum id="RD_MODE__9" value="0x9" description="Read Margin 0B"/><bitenum id="RD_MODE__10" value="0xA" description="Read Margin 1B"/></bitfield><bitfield id="BUFI" description="Enables read buffering feature for instruction fetches to this " begin="4" end="4" width="1" rwaccess="R/W"/><bitfield id="BUFD" description="Enables read buffering feature for data reads to this Bank" begin="5" end="5" width="1" rwaccess="R/W"/><bitfield id="WAIT" description="Defines the number of wait states required for a read operation" begin="15" end="12" width="4" rwaccess="R/W"><bitenum id="WAIT__0" value="0" description="0 wait states"/><bitenum id="WAIT__1" value="1" description="1 wait states"/><bitenum id="WAIT__2" value="2" description="2 wait states"/><bitenum id="WAIT__3" value="3" description="3 wait states"/><bitenum id="WAIT__4" value="4" description="4 wait states"/><bitenum id="WAIT__5" value="5" description="5 wait states"/><bitenum id="WAIT__6" value="6" description="6 wait states"/><bitenum id="WAIT__7" value="7" description="7 wait states"/><bitenum id="WAIT__8" value="8" description="8 wait states"/><bitenum id="WAIT__9" value="9" description="9 wait states"/><bitenum id="WAIT__16" value="10" description="10 wait states"/><bitenum id="WAIT__17" value="11" description="11 wait states"/><bitenum id="WAIT__18" value="12" description="12 wait states"/><bitenum id="WAIT__19" value="13" description="13 wait states"/><bitenum id="WAIT__20" value="14" description="14 wait states"/><bitenum id="WAIT__21" value="15" description="15 wait states"/></bitfield><bitfield id="RD_MODE_STATUS" description="Reflects the current Read Mode of the Bank 1001 = Read Margin 0" begin="19" end="16" width="4" rwaccess="R/W"><bitenum id="RD_MODE_STATUS__0" value="0x0" description="Normal read mode"/><bitenum id="RD_MODE_STATUS__1" value="0x1" description="Read Margin 0"/><bitenum id="RD_MODE_STATUS__2" value="0x2" description="Read Margin 1"/><bitenum id="RD_MODE_STATUS__3" value="0x3" description="Program Verify"/><bitenum id="RD_MODE_STATUS__4" value="0x4" description="Erase Verify"/><bitenum id="RD_MODE_STATUS__5" value="0x5" description="Leakage Verify"/><bitenum id="RD_MODE_STATUS__9" value="0x9" description="Read Margin 0B"/><bitenum id="RD_MODE_STATUS__10" value="0xA" description="Read Margin 1B"/></bitfield></register><register id="PTRIMCFG1" width="32" offset="0x14" internal="0" description="Flash Pump Trim Configuration 1 Register"><bitfield id="VWLCT" description="Controls the VWLCT bits of the Pump" begin="5" end="0" width="6" rwaccess="R/W"/><bitfield id="VSLCT" description="Controls the VSLCT bits of the Pump" begin="13" end="8" width="6" rwaccess="R/W"/><bitfield id="VINHCT" description="Controls the VINHCT bits of the Pump" begin="21" end="16" width="6" rwaccess="R/W"/><bitfield id="FOSCCT" description="Controls the FOSCT bits of the Pump" begin="27" end="22" width="6" rwaccess="R/W"/><bitfield id="IREFCT" description="Controls the IREFCT bits of the Pump" begin="31" end="28" width="4" rwaccess="R/W"/></register><register id="BANK1_TRIMCFG0" width="32" offset="0x18" internal="0" description="Bank1 Trim Configuration 0 Register"><bitfield id="ERSVER_CT" description="Controls Erase Verify Reference Current Trim Value for Bank-1 (" begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="EVVCR_CT" description="Controls Voltage controlled current reference trim (erase verif" begin="11" end="8" width="4" rwaccess="R/W"/><bitfield id="EVTCR_CT" description="Controls Temperature controlled current reference trim (erase v" begin="15" end="12" width="4" rwaccess="R/W"/></register><register id="RDBRST_CTLSTAT" width="32" offset="0x20" internal="0" description="Read Burst/Compare Control and Status Register"><bitfield id="START" description="Write 1 triggers start of burst/compare operation" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="MEM_TYPE" description="Type of memory that burst is carried out on" begin="2" end="1" width="2" rwaccess="R/W"><bitenum id="MEM_TYPE__0" value="0x0" description="Main Memory"/><bitenum id="MEM_TYPE__1" value="0x1" description="Information Memory"/><bitenum id="MEM_TYPE__2" value="0x2" description="Reserved"/><bitenum id="MEM_TYPE__3" value="0x3" description="Engineering Memory"/></bitfield><bitfield id="STOP_FAIL" description="If set to 1, causes burst/compare operation to terminate on fir" begin="3" end="3" width="1" rwaccess="R/W"/><bitfield id="DATA_CMP" description="Data pattern used for comparison against memory read data" begin="4" end="4" width="1" rwaccess="R/W"><bitenum id="DATA_CMP__0" value="0x0" description="0000_0000_0000_0000_0000_0000_0000_0000"/><bitenum id="DATA_CMP__1" value="0x1" description="FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF"/></bitfield><bitfield id="TEST_EN" description="When set to 1, enables comparison against test data compare reg" begin="6" end="6" width="1" rwaccess="R/W"/><bitfield id="BRST_STAT" description="Status of Burst/Compare operation" begin="17" end="16" width="2" rwaccess="R/W"><bitenum id="BRST_STAT__0" value="0x0" description="Idle"/><bitenum id="BRST_STAT__1" value="0x1" description="Burst/Compare START bit written, but operation pending"/><bitenum id="BRST_STAT__2" value="0x2" description="Burst/Compare in progress"/><bitenum id="BRST_STAT__3" value="0x3" description="Burst complete (status of completed burst remains in this state"/></bitfield><bitfield id="CMP_ERR" description="if 1, indicates that the Burst/Compare Operation encountered at" begin="18" end="18" width="1" rwaccess="R/W"/><bitfield id="ADDR_ERR" description="If 1, indicates that Burst/Compare Operation was terminated due" begin="19" end="19" width="1" rwaccess="R/W"/><bitfield id="CLR_STAT" description="Write '1' to clear status bits 19-16 of this register" begin="23" end="23" width="1" rwaccess="R/W"/></register><register id="BANK0_MSTENGR_WEPROT" width="32" offset="0x20" internal="0" description="Bank0 Engineering Memory Master Write/Erase Protection Register"><bitfield id="PROT0" description="If set to 1, protects Sector 0 from program or erase operations" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="PROT1" description="If set to 1, protects Sector 1 from program or erase operations" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="PROT2" description="If set to 1, protects Sector 2 from program or erase operations" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="PROT3" description="If set to 1, protects Sector 3 from program or erase operations" begin="3" end="3" width="1" rwaccess="R/W"/></register><register id="RDBRST_STARTADDR" width="32" offset="0x24" internal="0" description="Read Burst/Compare Start Address Register"><bitfield id="START_ADDRESS" description="Start Address of Burst Operation" begin="20" end="0" width="21" rwaccess="R/W"/></register><register id="BANK0_MSTINFO_WEPROT" width="32" offset="0x24" internal="0" description="Bank0 Information Memory Master Write/Erase Protection Register"><bitfield id="PROT0" description="If set to 1, protects Sector 0 from program or erase operations" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="PROT1" description="If set to 1, protects Sector 1 from program or erase operations" begin="1" end="1" width="1" rwaccess="R/W"/></register><register id="RDBRST_LEN" width="32" offset="0x28" internal="0" description="Read Burst/Compare Length Register"><bitfield id="BURST_LENGTH" description="Length of Burst Operation (in bytes)" begin="20" end="0" width="21" rwaccess="R/W"/></register><register id="BANK0_MSTMAIN_WEPROT" width="32" offset="0x28" internal="0" description="Bank0 Main Memory Master Write/Erase Protection Register"><bitfield id="PROT0" description="If set to 1, protects Sector 0 from program or erase operations" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="PROT1" description="If set to 1, protects Sector 1 from program or erase operations" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="PROT2" description="If set to 1, protects Sector 2 from program or erase operations" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="PROT3" description="If set to 1, protects Sector 3 from program or erase operations" begin="3" end="3" width="1" rwaccess="R/W"/><bitfield id="PROT4" description="If set to 1, protects Sector 4 from program or erase operations" begin="4" end="4" width="1" rwaccess="R/W"/><bitfield id="PROT5" description="If set to 1, protects Sector 5 from program or erase operations" begin="5" end="5" width="1" rwaccess="R/W"/><bitfield id="PROT6" description="If set to 1, protects Sector 6 from program or erase operations" begin="6" end="6" width="1" rwaccess="R/W"/><bitfield id="PROT7" description="If set to 1, protects Sector 7 from program or erase operations" begin="7" end="7" width="1" rwaccess="R/W"/><bitfield id="PROT8" description="If set to 1, protects Sector 8 from program or erase operations" begin="8" end="8" width="1" rwaccess="R/W"/><bitfield id="PROT9" description="If set to 1, protects Sector 9 from program or erase operations" begin="9" end="9" width="1" rwaccess="R/W"/><bitfield id="PROT10" description="If set to 1, protects Sector 10 from program or erase operations" begin="10" end="10" width="1" rwaccess="R/W"/><bitfield id="PROT11" description="If set to 1, protects Sector 11 from program or erase operations" begin="11" end="11" width="1" rwaccess="R/W"/><bitfield id="PROT12" description="If set to 1, protects Sector 12 from program or erase operations" begin="12" end="12" width="1" rwaccess="R/W"/><bitfield id="PROT13" description="If set to 1, protects Sector 13 from program or erase operations" begin="13" end="13" width="1" rwaccess="R/W"/><bitfield id="PROT14" description="If set to 1, protects Sector 14 from program or erase operations" begin="14" end="14" width="1" rwaccess="R/W"/><bitfield id="PROT15" description="If set to 1, protects Sector 15 from program or erase operations" begin="15" end="15" width="1" rwaccess="R/W"/><bitfield id="PROT16" description="If set to 1, protects Sector 16 from program or erase operations" begin="16" end="16" width="1" rwaccess="R/W"/><bitfield id="PROT17" description="If set to 1, protects Sector 17 from program or erase operations" begin="17" end="17" width="1" rwaccess="R/W"/><bitfield id="PROT18" description="If set to 1, protects Sector 18 from program or erase operations" begin="18" end="18" width="1" rwaccess="R/W"/><bitfield id="PROT19" description="If set to 1, protects Sector 19 from program or erase operations" begin="19" end="19" width="1" rwaccess="R/W"/><bitfield id="PROT20" description="If set to 1, protects Sector 20 from program or erase operations" begin="20" end="20" width="1" rwaccess="R/W"/><bitfield id="PROT21" description="If set to 1, protects Sector 21 from program or erase operations" begin="21" end="21" width="1" rwaccess="R/W"/><bitfield id="PROT22" description="If set to 1, protects Sector 22 from program or erase operations" begin="22" end="22" width="1" rwaccess="R/W"/><bitfield id="PROT23" description="If set to 1, protects Sector 23 from program or erase operations" begin="23" end="23" width="1" rwaccess="R/W"/><bitfield id="PROT24" description="If set to 1, protects Sector 24 from program or erase operations" begin="24" end="24" width="1" rwaccess="R/W"/><bitfield id="PROT25" description="If set to 1, protects Sector 25 from program or erase operations" begin="25" end="25" width="1" rwaccess="R/W"/><bitfield id="PROT26" description="If set to 1, protects Sector 26 from program or erase operations" begin="26" end="26" width="1" rwaccess="R/W"/><bitfield id="PROT27" description="If set to 1, protects Sector 27 from program or erase operations" begin="27" end="27" width="1" rwaccess="R/W"/><bitfield id="PROT28" description="If set to 1, protects Sector 28 from program or erase operations" begin="28" end="28" width="1" rwaccess="R/W"/><bitfield id="PROT29" description="If set to 1, protects Sector 29 from program or erase operations" begin="29" end="29" width="1" rwaccess="R/W"/><bitfield id="PROT30" description="If set to 1, protects Sector 30 from program or erase operations" begin="30" end="30" width="1" rwaccess="R/W"/><bitfield id="PROT31" description="If set to 1, protects Sector 31 from program or erase operations" begin="31" end="31" width="1" rwaccess="R/W"/></register><register id="BANK1_MSTENGR_WEPROT" width="32" offset="0x30" internal="0" description="Bank1 Engineering Memory Master Write/Erase Protection Register"><bitfield id="PROT0" description="If set to 1, protects Sector 0 from program or erase operations" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="PROT1" description="If set to 1, protects Sector 1 from program or erase operations" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="PROT2" description="If set to 1, protects Sector 2 from program or erase operations" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="PROT3" description="If set to 1, protects Sector 3 from program or erase operations" begin="3" end="3" width="1" rwaccess="R/W"/></register><register id="BANK1_MSTINFO_WEPROT" width="32" offset="0x34" internal="0" description="Bank1 Information Memory Master Write/Erase Protection Register"><bitfield id="PROT0" description="If set to 1, protects Sector 0 from program or erase operations" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="PROT1" description="If set to 1, protects Sector 1 from program or erase operations" begin="1" end="1" width="1" rwaccess="R/W"/></register><register id="BANK1_MSTMAIN_WEPROT" width="32" offset="0x38" internal="0" description="Bank1 Main Memory Master Write/Erase Protection Register"><bitfield id="PROT0" description="If set to 1, protects Sector 0 from program or erase operations" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="PROT1" description="If set to 1, protects Sector 1 from program or erase operations" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="PROT2" description="If set to 1, protects Sector 2 from program or erase operations" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="PROT3" description="If set to 1, protects Sector 3 from program or erase operations" begin="3" end="3" width="1" rwaccess="R/W"/><bitfield id="PROT4" description="If set to 1, protects Sector 4 from program or erase operations" begin="4" end="4" width="1" rwaccess="R/W"/><bitfield id="PROT5" description="If set to 1, protects Sector 5 from program or erase operations" begin="5" end="5" width="1" rwaccess="R/W"/><bitfield id="PROT6" description="If set to 1, protects Sector 6 from program or erase operations" begin="6" end="6" width="1" rwaccess="R/W"/><bitfield id="PROT7" description="If set to 1, protects Sector 7 from program or erase operations" begin="7" end="7" width="1" rwaccess="R/W"/><bitfield id="PROT8" description="If set to 1, protects Sector 8 from program or erase operations" begin="8" end="8" width="1" rwaccess="R/W"/><bitfield id="PROT9" description="If set to 1, protects Sector 9 from program or erase operations" begin="9" end="9" width="1" rwaccess="R/W"/><bitfield id="PROT10" description="If set to 1, protects Sector 10 from program or erase operations" begin="10" end="10" width="1" rwaccess="R/W"/><bitfield id="PROT11" description="If set to 1, protects Sector 11 from program or erase operations" begin="11" end="11" width="1" rwaccess="R/W"/><bitfield id="PROT12" description="If set to 1, protects Sector 12 from program or erase operations" begin="12" end="12" width="1" rwaccess="R/W"/><bitfield id="PROT13" description="If set to 1, protects Sector 13 from program or erase operations" begin="13" end="13" width="1" rwaccess="R/W"/><bitfield id="PROT14" description="If set to 1, protects Sector 14 from program or erase operations" begin="14" end="14" width="1" rwaccess="R/W"/><bitfield id="PROT15" description="If set to 1, protects Sector 15 from program or erase operations" begin="15" end="15" width="1" rwaccess="R/W"/><bitfield id="PROT16" description="If set to 1, protects Sector 16 from program or erase operations" begin="16" end="16" width="1" rwaccess="R/W"/><bitfield id="PROT17" description="If set to 1, protects Sector 17 from program or erase operations" begin="17" end="17" width="1" rwaccess="R/W"/><bitfield id="PROT18" description="If set to 1, protects Sector 18 from program or erase operations" begin="18" end="18" width="1" rwaccess="R/W"/><bitfield id="PROT19" description="If set to 1, protects Sector 19 from program or erase operations" begin="19" end="19" width="1" rwaccess="R/W"/><bitfield id="PROT20" description="If set to 1, protects Sector 20 from program or erase operations" begin="20" end="20" width="1" rwaccess="R/W"/><bitfield id="PROT21" description="If set to 1, protects Sector 21 from program or erase operations" begin="21" end="21" width="1" rwaccess="R/W"/><bitfield id="PROT22" description="If set to 1, protects Sector 22 from program or erase operations" begin="22" end="22" width="1" rwaccess="R/W"/><bitfield id="PROT23" description="If set to 1, protects Sector 23 from program or erase operations" begin="23" end="23" width="1" rwaccess="R/W"/><bitfield id="PROT24" description="If set to 1, protects Sector 24 from program or erase operations" begin="24" end="24" width="1" rwaccess="R/W"/><bitfield id="PROT25" description="If set to 1, protects Sector 25 from program or erase operations" begin="25" end="25" width="1" rwaccess="R/W"/><bitfield id="PROT26" description="If set to 1, protects Sector 26 from program or erase operations" begin="26" end="26" width="1" rwaccess="R/W"/><bitfield id="PROT27" description="If set to 1, protects Sector 27 from program or erase operations" begin="27" end="27" width="1" rwaccess="R/W"/><bitfield id="PROT28" description="If set to 1, protects Sector 28 from program or erase operations" begin="28" end="28" width="1" rwaccess="R/W"/><bitfield id="PROT29" description="If set to 1, protects Sector 29 from program or erase operations" begin="29" end="29" width="1" rwaccess="R/W"/><bitfield id="PROT30" description="If set to 1, protects Sector 30 from program or erase operations" begin="30" end="30" width="1" rwaccess="R/W"/><bitfield id="PROT31" description="If set to 1, protects Sector 31 from program or erase operations" begin="31" end="31" width="1" rwaccess="R/W"/></register><register id="RDBRST_FAILADDR" width="32" offset="0x3C" internal="0" description="Read Burst/Compare Fail Address Register"><bitfield id="FAIL_ADDRESS" description="Reflects address of last failed compare" begin="20" end="0" width="21" rwaccess="R/W"/></register><register id="RDBRST_FAILCNT" width="32" offset="0x40" internal="0" description="Read Burst/Compare Fail Count Register"><bitfield id="FAIL_COUNT" description="Reflects number of failures encountered in burst operation." begin="16" end="0" width="17" rwaccess="R/W"/></register><register id="PRG_CTLSTAT" width="32" offset="0x50" internal="0" description="Program Control and Status Register"><bitfield id="ENABLE" description="Master control for all word program operations" begin="0" end="0" width="1" rwaccess="R/W"><bitenum id="ENABLE__0" value="0x0" description="Word program operation disabled"/><bitenum id="ENABLE__1" value="0x1" description="Word program operation enabled"/></bitfield><bitfield id="MODE" description="Controls write mode selected by application" begin="1" end="1" width="1" rwaccess="R/W"><bitenum id="MODE__0" value="0x0" description="Write immediate mode"/><bitenum id="MODE__1" value="0x1" description="Full word write mode"/></bitfield><bitfield id="VER_PRE" description="Controls automatic pre program verify operations" begin="2" end="2" width="1" rwaccess="R/W"><bitenum id="VER_PRE__0" value="0x0" description="No pre program verification"/><bitenum id="VER_PRE__1" value="0x1" description="Pre verify feature automatically invoked for each write operati"/></bitfield><bitfield id="VER_PST" description="Controls automatic post program verify operations" begin="3" end="3" width="1" rwaccess="R/W"><bitenum id="VER_PST__0" value="0x0" description="No post program verification"/><bitenum id="VER_PST__1" value="0x1" description="Post verify feature automatically invoked for each write operat"/></bitfield><bitfield id="STATUS" description="Reflects the status of program operations in the Flash memory" begin="17" end="16" width="2" rwaccess="R/W"><bitenum id="STATUS__0" value="0x0" description="Idle (no program operation currently active)"/><bitenum id="STATUS__1" value="0x1" description="Single word program operation triggered, but pending"/><bitenum id="STATUS__2" value="0x2" description="Single word program in progress"/><bitenum id="STATUS__3" value="0x3" description="Reserved (Idle)"/></bitfield><bitfield id="BNK_ACT" description="Reflects which bank is currently undergoing a program operation" begin="18" end="18" width="1" rwaccess="R/W"><bitenum id="BNK_ACT__0" value="0x0" description="Word in Bank0 being programmed"/><bitenum id="BNK_ACT__1" value="0x1" description="Word in Bank1 being programmed"/></bitfield></register><register id="PRGBRST_CTLSTAT" width="32" offset="0x54" internal="0" description="Program Burst Control and Status Register"><bitfield id="START" description="Write 1 triggers start of burst program operation" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="TYPE" description="Type of memory that burst program is carried out on" begin="2" end="1" width="2" rwaccess="R/W"><bitenum id="TYPE__0" value="0x0" description="Main Memory"/><bitenum id="TYPE__1" value="0x1" description="Information Memory"/><bitenum id="TYPE__2" value="0x2" description="Reserved"/><bitenum id="TYPE__3" value="0x3" description="Engineering Memory"/></bitfield><bitfield id="LEN" description="Length of burst (in 128 bit granularity)" begin="5" end="3" width="3" rwaccess="R/W"><bitenum id="LEN__0" value="0x0" description="No burst operation"/><bitenum id="LEN__1" value="0x1" description="1 word burst of 128 bits, starting with address in the FLCTL_PR"/><bitenum id="LEN__2" value="0x2" description="2*128 bits burst write, starting with address in the FLCTL_PRGB"/><bitenum id="LEN__3" value="0x3" description="3*128 bits burst write, starting with address in the FLCTL_PRGB"/><bitenum id="LEN__4" value="0x4" description="4*128 bits burst write, starting with address in the FLCTL_PRGB"/></bitfield><bitfield id="AUTO_PRE" description="Controls the Auto-Verify operation before the Burst Program" begin="6" end="6" width="1" rwaccess="R/W"><bitenum id="AUTO_PRE__0" value="0x0" description="No program verify operations carried out"/><bitenum id="AUTO_PRE__1" value="0x1" description="Causes an automatic Burst Program Verify after the Burst Progra"/></bitfield><bitfield id="AUTO_PST" description="Controls the Auto-Verify operation after the Burst Program" begin="7" end="7" width="1" rwaccess="R/W"><bitenum id="AUTO_PST__0" value="0x0" description="No program verify operations carried out"/><bitenum id="AUTO_PST__1" value="0x1" description="Causes an automatic Burst Program Verify before the Burst Progr"/></bitfield><bitfield id="BURST_STATUS" description="At any point in time, it reflects the status of a Burst Operati" begin="18" end="16" width="3" rwaccess="R/W"><bitenum id="BURST_STATUS__0" value="0x0" description="Idle (Burst not active)"/><bitenum id="BURST_STATUS__1" value="0x1" description="Burst program started but pending"/><bitenum id="BURST_STATUS__2" value="0x2" description="Burst active, with 1st 128 bit word being written into Flash"/><bitenum id="BURST_STATUS__3" value="0x3" description="Burst active, with 2nd 128 bit word being written into Flash"/><bitenum id="BURST_STATUS__4" value="0x4" description="Burst active, with 3rd 128 bit word being written into Flash"/><bitenum id="BURST_STATUS__5" value="0x5" description="Burst active, with 4th 128 bit word being written into Flash"/><bitenum id="BURST_STATUS__6" value="0x6" description="Reserved (Idle)"/><bitenum id="BURST_STATUS__7" value="0x7" description="Burst Complete (status of completed burst remains in this state"/></bitfield><bitfield id="PRE_ERR" description="If 1, indicates that Burst Operation encountered preprogram aut" begin="19" end="19" width="1" rwaccess="R/W"/><bitfield id="PST_ERR" description="if 1, indicates that the Burst Operation encountered postprogra" begin="20" end="20" width="1" rwaccess="R/W"/><bitfield id="ADDR_ERR" description="If 1, indicates that Burst Operation was terminated due to atte" begin="21" end="21" width="1" rwaccess="R/W"/><bitfield id="CLR_STAT" description="Write '1' to clear status bits 21-16 of this register&#13;&#10;Write '0" begin="23" end="23" width="1" rwaccess="R/W"/></register><register id="PRGBRST_STARTADDR" width="32" offset="0x58" internal="0" description="Program Burst Start Address Register"><bitfield id="START_ADDRESS" description="Start Address of Program Burst Operation" begin="21" end="0" width="22" rwaccess="R/W"/></register><register id="PRGBRST_DATA0_0" width="32" offset="0x60" internal="0" description="Program Burst Data0 Register0"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 0 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA0_1" width="32" offset="0x64" internal="0" description="Program Burst Data0 Register1"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 0 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA0_2" width="32" offset="0x68" internal="0" description="Program Burst Data0 Register2"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 0 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA0_3" width="32" offset="0x6C" internal="0" description="Program Burst Data0 Register3"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 0 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA1_0" width="32" offset="0x70" internal="0" description="Program Burst Data1 Register0"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 1 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA1_1" width="32" offset="0x74" internal="0" description="Program Burst Data1 Register1"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 1 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA1_2" width="32" offset="0x78" internal="0" description="Program Burst Data1 Register2"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 1 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA1_3" width="32" offset="0x7C" internal="0" description="Program Burst Data1 Register3"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 1 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA2_0" width="32" offset="0x80" internal="0" description="Program Burst Data2 Register0"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 2 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA2_1" width="32" offset="0x84" internal="0" description="Program Burst Data2 Register1"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 2 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA2_2" width="32" offset="0x88" internal="0" description="Program Burst Data2 Register2"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 2 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA2_3" width="32" offset="0x8C" internal="0" description="Program Burst Data2 Register3"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 2 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA3_0" width="32" offset="0x90" internal="0" description="Program Burst Data3 Register0"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 3 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA3_1" width="32" offset="0x94" internal="0" description="Program Burst Data3 Register1"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 3 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA3_2" width="32" offset="0x98" internal="0" description="Program Burst Data3 Register2"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 3 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="PRGBRST_DATA3_3" width="32" offset="0x9C" internal="0" description="Program Burst Data3 Register3"><bitfield id="DATAIN" description="Program Burst 128 bit Data Word 3 (bits (32*(x+1)-1) downto 32*" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="ERASE_CTLSTAT" width="32" offset="0xA0" internal="0" description="Erase Control and Status Register"><bitfield id="START" description="Write 1 triggers start of Erase operation" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="MODE" description="Controls erase mode selected by application" begin="1" end="1" width="1" rwaccess="R/W"><bitenum id="MODE__0" value="0x0" description="Sector Erase (controlled by FLTCTL_ERASE_SECTADDR)"/><bitenum id="MODE__1" value="0x1" description="Mass Erase (includes all Main and Information memory sectors th"/></bitfield><bitfield id="TYPE" description="Type of memory that erase operation is carried out on (don't ca" begin="3" end="2" width="2" rwaccess="R/W"><bitenum id="TYPE__0" value="0x0" description="Main Memory"/><bitenum id="TYPE__1" value="0x1" description="Information Memory"/><bitenum id="TYPE__2" value="0x2" description="Reserved"/><bitenum id="TYPE__3" value="0x3" description="Engineering Memory"/></bitfield><bitfield id="STATUS" description="Reflects the status of erase operations in the Flash memory" begin="17" end="16" width="2" rwaccess="R/W"><bitenum id="STATUS__0" value="0x0" description="Idle (no program operation currently active)"/><bitenum id="STATUS__1" value="0x1" description="Erase operation triggered to START but pending"/><bitenum id="STATUS__2" value="0x2" description="Erase operation in progress"/><bitenum id="STATUS__3" value="0x3" description="Erase operation completed (status of completed erase remains in"/></bitfield><bitfield id="ADDR_ERR" description="If 1, indicates that Erase Operation was terminated due to atte" begin="18" end="18" width="1" rwaccess="R/W"/><bitfield id="CLR_STAT" description="Write '1' to clear status bits 18-16 of this register&#13;&#10;Write '0" begin="19" end="19" width="1" rwaccess="R/W"/></register><register id="ERASE_SECTADDR" width="32" offset="0xA4" internal="0" description="Erase Sector Address Register"><bitfield id="SECT_ADDRESS" description="Address of Sector being Erased" begin="21" end="0" width="22" rwaccess="R/W"/></register><register id="BANK0_INFO_WEPROT" width="32" offset="0xB0" internal="0" description="Information Memory Bank0 Write/Erase Protection Register"><bitfield id="PROT0" description="If set to 1, protects Sector 0 from program or erase operations" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="PROT1" description="If set to 1, protects Sector 1 from program or erase operations" begin="1" end="1" width="1" rwaccess="R/W"/></register><register id="BANK0_MAIN_WEPROT" width="32" offset="0xB4" internal="0" description="Main Memory Bank0 Write/Erase Protection Register"><bitfield id="PROT0" description="If set to 1, protects Sector 0 from program or erase operations" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="PROT1" description="If set to 1, protects Sector 1 from program or erase operations" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="PROT2" description="If set to 1, protects Sector 2 from program or erase operations" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="PROT3" description="If set to 1, protects Sector 3 from program or erase operations" begin="3" end="3" width="1" rwaccess="R/W"/><bitfield id="PROT4" description="If set to 1, protects Sector 4 from program or erase operations" begin="4" end="4" width="1" rwaccess="R/W"/><bitfield id="PROT5" description="If set to 1, protects Sector 5 from program or erase operations" begin="5" end="5" width="1" rwaccess="R/W"/><bitfield id="PROT6" description="If set to 1, protects Sector 6 from program or erase operations" begin="6" end="6" width="1" rwaccess="R/W"/><bitfield id="PROT7" description="If set to 1, protects Sector 7 from program or erase operations" begin="7" end="7" width="1" rwaccess="R/W"/><bitfield id="PROT8" description="If set to 1, protects Sector 8 from program or erase operations" begin="8" end="8" width="1" rwaccess="R/W"/><bitfield id="PROT9" description="If set to 1, protects Sector 9 from program or erase operations" begin="9" end="9" width="1" rwaccess="R/W"/><bitfield id="PROT10" description="If set to 1, protects Sector 10 from program or erase operations" begin="10" end="10" width="1" rwaccess="R/W"/><bitfield id="PROT11" description="If set to 1, protects Sector 11 from program or erase operations" begin="11" end="11" width="1" rwaccess="R/W"/><bitfield id="PROT12" description="If set to 1, protects Sector 12 from program or erase operations" begin="12" end="12" width="1" rwaccess="R/W"/><bitfield id="PROT13" description="If set to 1, protects Sector 13 from program or erase operations" begin="13" end="13" width="1" rwaccess="R/W"/><bitfield id="PROT14" description="If set to 1, protects Sector 14 from program or erase operations" begin="14" end="14" width="1" rwaccess="R/W"/><bitfield id="PROT15" description="If set to 1, protects Sector 15 from program or erase operations" begin="15" end="15" width="1" rwaccess="R/W"/><bitfield id="PROT16" description="If set to 1, protects Sector 16 from program or erase operations" begin="16" end="16" width="1" rwaccess="R/W"/><bitfield id="PROT17" description="If set to 1, protects Sector 17 from program or erase operations" begin="17" end="17" width="1" rwaccess="R/W"/><bitfield id="PROT18" description="If set to 1, protects Sector 18 from program or erase operations" begin="18" end="18" width="1" rwaccess="R/W"/><bitfield id="PROT19" description="If set to 1, protects Sector 19 from program or erase operations" begin="19" end="19" width="1" rwaccess="R/W"/><bitfield id="PROT20" description="If set to 1, protects Sector 20 from program or erase operations" begin="20" end="20" width="1" rwaccess="R/W"/><bitfield id="PROT21" description="If set to 1, protects Sector 21 from program or erase operations" begin="21" end="21" width="1" rwaccess="R/W"/><bitfield id="PROT22" description="If set to 1, protects Sector 22 from program or erase operations" begin="22" end="22" width="1" rwaccess="R/W"/><bitfield id="PROT23" description="If set to 1, protects Sector 23 from program or erase operations" begin="23" end="23" width="1" rwaccess="R/W"/><bitfield id="PROT24" description="If set to 1, protects Sector 24 from program or erase operations" begin="24" end="24" width="1" rwaccess="R/W"/><bitfield id="PROT25" description="If set to 1, protects Sector 25 from program or erase operations" begin="25" end="25" width="1" rwaccess="R/W"/><bitfield id="PROT26" description="If set to 1, protects Sector 26 from program or erase operations" begin="26" end="26" width="1" rwaccess="R/W"/><bitfield id="PROT27" description="If set to 1, protects Sector 27 from program or erase operations" begin="27" end="27" width="1" rwaccess="R/W"/><bitfield id="PROT28" description="If set to 1, protects Sector 28 from program or erase operations" begin="28" end="28" width="1" rwaccess="R/W"/><bitfield id="PROT29" description="If set to 1, protects Sector 29 from program or erase operations" begin="29" end="29" width="1" rwaccess="R/W"/><bitfield id="PROT30" description="If set to 1, protects Sector 30 from program or erase operations" begin="30" end="30" width="1" rwaccess="R/W"/><bitfield id="PROT31" description="If set to 1, protects Sector 31 from program or erase operations" begin="31" end="31" width="1" rwaccess="R/W"/></register><register id="BANK1_INFO_WEPROT" width="32" offset="0xC0" internal="0" description="Information Memory Bank1 Write/Erase Protection Register"><bitfield id="PROT0" description="If set to 1, protects Sector 0 from program or erase operations" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="PROT1" description="If set to 1, protects Sector 1 from program or erase operations" begin="1" end="1" width="1" rwaccess="R/W"/></register><register id="BANK1_MAIN_WEPROT" width="32" offset="0xC4" internal="0" description="Main Memory Bank1 Write/Erase Protection Register"><bitfield id="PROT0" description="If set to 1, protects Sector 0 from program or erase operations" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="PROT1" description="If set to 1, protects Sector 1 from program or erase operations" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="PROT2" description="If set to 1, protects Sector 2 from program or erase operations" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="PROT3" description="If set to 1, protects Sector 3 from program or erase operations" begin="3" end="3" width="1" rwaccess="R/W"/><bitfield id="PROT4" description="If set to 1, protects Sector 4 from program or erase operations" begin="4" end="4" width="1" rwaccess="R/W"/><bitfield id="PROT5" description="If set to 1, protects Sector 5 from program or erase operations" begin="5" end="5" width="1" rwaccess="R/W"/><bitfield id="PROT6" description="If set to 1, protects Sector 6 from program or erase operations" begin="6" end="6" width="1" rwaccess="R/W"/><bitfield id="PROT7" description="If set to 1, protects Sector 7 from program or erase operations" begin="7" end="7" width="1" rwaccess="R/W"/><bitfield id="PROT8" description="If set to 1, protects Sector 8 from program or erase operations" begin="8" end="8" width="1" rwaccess="R/W"/><bitfield id="PROT9" description="If set to 1, protects Sector 9 from program or erase operations" begin="9" end="9" width="1" rwaccess="R/W"/><bitfield id="PROT10" description="If set to 1, protects Sector 10 from program or erase operations" begin="10" end="10" width="1" rwaccess="R/W"/><bitfield id="PROT11" description="If set to 1, protects Sector 11 from program or erase operations" begin="11" end="11" width="1" rwaccess="R/W"/><bitfield id="PROT12" description="If set to 1, protects Sector 12 from program or erase operations" begin="12" end="12" width="1" rwaccess="R/W"/><bitfield id="PROT13" description="If set to 1, protects Sector 13 from program or erase operations" begin="13" end="13" width="1" rwaccess="R/W"/><bitfield id="PROT14" description="If set to 1, protects Sector 14 from program or erase operations" begin="14" end="14" width="1" rwaccess="R/W"/><bitfield id="PROT15" description="If set to 1, protects Sector 15 from program or erase operations" begin="15" end="15" width="1" rwaccess="R/W"/><bitfield id="PROT16" description="If set to 1, protects Sector 16 from program or erase operations" begin="16" end="16" width="1" rwaccess="R/W"/><bitfield id="PROT17" description="If set to 1, protects Sector 17 from program or erase operations" begin="17" end="17" width="1" rwaccess="R/W"/><bitfield id="PROT18" description="If set to 1, protects Sector 18 from program or erase operations" begin="18" end="18" width="1" rwaccess="R/W"/><bitfield id="PROT19" description="If set to 1, protects Sector 19 from program or erase operations" begin="19" end="19" width="1" rwaccess="R/W"/><bitfield id="PROT20" description="If set to 1, protects Sector 20 from program or erase operations" begin="20" end="20" width="1" rwaccess="R/W"/><bitfield id="PROT21" description="If set to 1, protects Sector 21 from program or erase operations" begin="21" end="21" width="1" rwaccess="R/W"/><bitfield id="PROT22" description="If set to 1, protects Sector 22 from program or erase operations" begin="22" end="22" width="1" rwaccess="R/W"/><bitfield id="PROT23" description="If set to 1, protects Sector 23 from program or erase operations" begin="23" end="23" width="1" rwaccess="R/W"/><bitfield id="PROT24" description="If set to 1, protects Sector 24 from program or erase operations" begin="24" end="24" width="1" rwaccess="R/W"/><bitfield id="PROT25" description="If set to 1, protects Sector 25 from program or erase operations" begin="25" end="25" width="1" rwaccess="R/W"/><bitfield id="PROT26" description="If set to 1, protects Sector 26 from program or erase operations" begin="26" end="26" width="1" rwaccess="R/W"/><bitfield id="PROT27" description="If set to 1, protects Sector 27 from program or erase operations" begin="27" end="27" width="1" rwaccess="R/W"/><bitfield id="PROT28" description="If set to 1, protects Sector 28 from program or erase operations" begin="28" end="28" width="1" rwaccess="R/W"/><bitfield id="PROT29" description="If set to 1, protects Sector 29 from program or erase operations" begin="29" end="29" width="1" rwaccess="R/W"/><bitfield id="PROT30" description="If set to 1, protects Sector 30 from program or erase operations" begin="30" end="30" width="1" rwaccess="R/W"/><bitfield id="PROT31" description="If set to 1, protects Sector 31 from program or erase operations" begin="31" end="31" width="1" rwaccess="R/W"/></register><register id="BMRK_CTLSTAT" width="32" offset="0xD0" internal="0" description="Benchmark Control and Status Register"><bitfield id="I_BMRK" description="When 1, increments the Instruction Benchmark count register on " begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="D_BMRK" description="When 1, increments the Data Benchmark count register on each da" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="CMP_EN" description="When 1, enables comparison of the Instruction or Data Benchmark" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="CMP_SEL" description="Selects which benchmark register should be compared against the" begin="3" end="3" width="1" rwaccess="R/W"><bitenum id="CMP_SEL__0" value="0x0" description="Compares the Instruction Benchmark Register against the thresho"/><bitenum id="CMP_SEL__1" value="0x1" description="Compares the Data Benchmark Register against the threshold value"/></bitfield></register><register id="BMRK_IFETCH" width="32" offset="0xD4" internal="0" description="Benchmark Instruction Fetch Count Register"><bitfield id="COUNT" description="Reflects the number of Instruction Fetches to the Flash (increm" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="BMRK_DREAD" width="32" offset="0xD8" internal="0" description="Benchmark Data Read Count Register"><bitfield id="COUNT" description="Reflects the number of Data Read operations to the Flash (incre" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="BMRK_CMP" width="32" offset="0xDC" internal="0" description="Benchmark Count Compare Register"><bitfield id="COUNT" description="Reflects the threshold value that is compared against either th" begin="31" end="0" width="32" rwaccess="R/W"/></register><register id="IFG" width="32" offset="0xF0" internal="0" description="Interrupt Flag Register"><bitfield id="RDBRST" description="If set to 1, indicates that the Read Burst/Compare operation is" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="AVPRE" description="If set to 1, indicates that the pre-program verify operation ha" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="AVPST" description="If set to 1, indicates that the post-program verify operation h" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="PRG" description="If set to 1, indicates that a word Program operation is complete" begin="3" end="3" width="1" rwaccess="R/W"/><bitfield id="PRGB" description="If set to 1, indicates that the configured Burst Program operat" begin="4" end="4" width="1" rwaccess="R/W"/><bitfield id="ERASE" description="If set to 1, indicates that the Erase operation is complete" begin="5" end="5" width="1" rwaccess="R/W"/><bitfield id="BMRK" description="If set to 1, indicates that a Benchmark Compare match occurred" begin="8" end="8" width="1" rwaccess="R/W"/><bitfield id="PRG_ERR" description="If set to 1, indicates a word composition error in full word wr" begin="9" end="9" width="1" rwaccess="R/W"/></register><register id="IE" width="32" offset="0xF4" internal="0" description="Interrupt Enable Register"><bitfield id="RDBRST" description="If set to 1, enables the Controller to generate an interrupt ba" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="AVPRE" description="If set to 1, enables the Controller to generate an interrupt ba" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="AVPST" description="If set to 1, enables the Controller to generate an interrupt ba" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="PRG" description="If set to 1, enables the Controller to generate an interrupt ba" begin="3" end="3" width="1" rwaccess="R/W"/><bitfield id="PRGB" description="If set to 1, enables the Controller to generate an interrupt ba" begin="4" end="4" width="1" rwaccess="R/W"/><bitfield id="ERASE" description="If set to 1, enables the Controller to generate an interrupt ba" begin="5" end="5" width="1" rwaccess="R/W"/><bitfield id="BMRK" description="If set to 1, enables the Controller to generate an interrupt ba" begin="8" end="8" width="1" rwaccess="R/W"/><bitfield id="PRG_ERR" description="If set to 1, enables the Controller to generate an interrupt ba" begin="9" end="9" width="1" rwaccess="R/W"/></register><register id="CLRIFG" width="32" offset="0xF8" internal="0" description="Clear Interrupt Flag Register"><bitfield id="RDBRST" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="AVPRE" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="AVPST" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="PRG" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="3" end="3" width="1" rwaccess="R/W"/><bitfield id="PRGB" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="4" end="4" width="1" rwaccess="R/W"/><bitfield id="ERASE" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="5" end="5" width="1" rwaccess="R/W"/><bitfield id="BMRK" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="8" end="8" width="1" rwaccess="R/W"/><bitfield id="PRG_ERR" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="9" end="9" width="1" rwaccess="R/W"/></register><register id="SETIFG" width="32" offset="0xFC" internal="0" description="Set Interrupt Flag Register"><bitfield id="RDBRST" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="0" end="0" width="1" rwaccess="R/W"/><bitfield id="AVPRE" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="1" end="1" width="1" rwaccess="R/W"/><bitfield id="AVPST" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="2" end="2" width="1" rwaccess="R/W"/><bitfield id="PRG" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="3" end="3" width="1" rwaccess="R/W"/><bitfield id="PRGB" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="4" end="4" width="1" rwaccess="R/W"/><bitfield id="ERASE" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="5" end="5" width="1" rwaccess="R/W"/><bitfield id="BMRK" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="8" end="8" width="1" rwaccess="R/W"/><bitfield id="PRG_ERR" description="Write 1 clears the corresponding interrupt flag bit in the FLCT" begin="9" end="9" width="1" rwaccess="R/W"/></register><register id="READ_TIMCTL" width="32" offset="0x100" internal="0" description="Read Timing Control Register"><bitfield id="SETUP" description="Configures the length of the Setup phase for this operation" begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="HOLD" description="Configures the length of the Hold phase for this operation" begin="11" end="8" width="4" rwaccess="R/W"/><bitfield id="IREF_BOOST1" description="Configures the length of the IREF_BOOST1 signal of the IP" begin="15" end="12" width="4" rwaccess="R/W"/><bitfield id="SETUP_LONG" description="Configures the length of the Setup time into read mode when the" begin="23" end="16" width="8" rwaccess="R/W"/></register><register id="READMARGIN_TIMCTL" width="32" offset="0x104" internal="0" description="Read Margin Timing Control Register"><bitfield id="SETUP" description="Configures the length of the Setup phase for this operation" begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="HOLD" description="Configures the length of the Hold phase for this operation" begin="11" end="8" width="4" rwaccess="R/W"/></register><register id="PRGVER_TIMCTL" width="32" offset="0x108" internal="0" description="Program Verify Timing Control Register"><bitfield id="SETUP" description="Configures the length of the Setup phase for this operation" begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="ACTIVE" description="Configures the length of the Active phase for this operation" begin="11" end="8" width="4" rwaccess="R/W"/><bitfield id="HOLD" description="Configures the length of the Hold phase for this operation" begin="15" end="12" width="4" rwaccess="R/W"/></register><register id="ERSVER_TIMCTL" width="32" offset="0x10C" internal="0" description="Erase Verify Timing Control Register"><bitfield id="SETUP" description="Configures the length of the Setup phase for this operation" begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="HOLD" description="Configures the length of the Hold phase for this operation" begin="11" end="8" width="4" rwaccess="R/W"/></register><register id="LKGVER_TIMCTL" width="32" offset="0x110" internal="0" description="Leakage Verify Timing Control Register"><bitfield id="SETUP" description="Configures the length of the Setup phase for this operation" begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="HOLD" description="Configures the length of the Hold phase for this operation" begin="11" end="8" width="4" rwaccess="R/W"/></register><register id="PROGRAM_TIMCTL" width="32" offset="0x114" internal="0" description="Program Timing Control Register"><bitfield id="SETUP" description="Configures the length of the Setup phase for this operation" begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="ACTIVE" description="Configures the length of the Active phase for this operation" begin="27" end="8" width="20" rwaccess="R/W"/><bitfield id="HOLD" description="Configures the length of the Hold phase for this operation" begin="31" end="28" width="4" rwaccess="R/W"/></register><register id="ERASE_TIMCTL" width="32" offset="0x118" internal="0" description="Erase Timing Control Register"><bitfield id="SETUP" description="Configures the length of the Setup phase for this operation" begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="ACTIVE" description="Configures the length of the Active phase for this operation" begin="27" end="8" width="20" rwaccess="R/W"/><bitfield id="HOLD" description="Configures the length of the Hold phase for this operation" begin="31" end="28" width="4" rwaccess="R/W"/></register><register id="MASSERASE_TIMCTL" width="32" offset="0x11C" internal="0" description="Mass Erase Timing Control Register"><bitfield id="BOOST_ACTIVE" description="Configures the length of the time for which LDO Boost Signal is" begin="7" end="0" width="8" rwaccess="R/W"/><bitfield id="BOOST_HOLD" description="Configures the length for which Flash deactivates the LDO Boost" begin="15" end="8" width="8" rwaccess="R/W"/></register><register id="BURSTPRG_TIMCTL" width="32" offset="0x120" internal="0" description="Burst Program Timing Control Register"><bitfield id="ACTIVE" description="Configures the length of the Active phase for this operation" begin="27" end="8" width="20" rwaccess="R/W"/></register></module>