module ClockGating (   //Negative edge latch its D connected to "CLK_EN" and its output "Q" is ANDed with the original clock "CLK"
    input  wire  CLK,
    input  wire  CLK_EN,
    input  wire  SE,
    output wire  GATED_CLK
);
//  reg Q;

 // always @(CLK_EN or CLK) begin
 //  if (!CLK) begin
 //      Q <= CLK_EN;
 //  end
 //  else begin
 //      Q <= Q;
 //  end
 //end  

 //assign GATED_CLK = Q & CLK;    

CGLNPSX2    CLKG
(.EN        (CLK_EN),
 .SE        (SE),
 .CK        (CLK),
 .GCLK      (GATED_CLK)
);
endmodule
