# Thu May 25 00:57:24 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.8 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 62115
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@N: FA350 |Clearbox flow is not supported when QUARTUS_ROOTDIR is not set
@N: FA351 |Clearbox flow is not supported because clearbox does not exist
@W: FA352 |Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 128MB)


Available hyper_sources - for debug and ip models
	None Found

@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pipelining module p_hit_squared\[2\][41:0]
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pipelining module p_hit_squared\[1\][41:0]
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pipelining module p_hit_squared\[0\][41:0]
@W: BN132 :|Removing sequential instance ACC0.7p_hit_squared[1][13:0] because it is equivalent to instance ACC0.6p_hit_squared[1][13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.6p_hit_squared[1][13:0] because it is equivalent to instance ACC0.4p_hit_squared[1][13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.4p_hit_squared[1][13:0] because it is equivalent to instance ACC0.3p_hit_squared[1][13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.5p_hit_squared[0][17:0] because it is equivalent to instance ACC0.2p_hit_squared[0][17:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.2p_hit_squared[0][17:0] because it is equivalent to instance ACC0.1p_hit_squared[0][17:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.1p_hit_squared[0][17:0] because it is equivalent to instance ACC0.0p_hit_squared[0][17:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.7p_hit_squared[0][13:0] because it is equivalent to instance ACC0.6p_hit_squared[0][13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.6p_hit_squared[0][13:0] because it is equivalent to instance ACC0.4p_hit_squared[0][13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.4p_hit_squared[0][13:0] because it is equivalent to instance ACC0.3p_hit_squared[0][13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.5p_hit_squared[1][17:0] because it is equivalent to instance ACC0.2p_hit_squared[1][17:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.2p_hit_squared[1][17:0] because it is equivalent to instance ACC0.1p_hit_squared[1][17:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.1p_hit_squared[1][17:0] because it is equivalent to instance ACC0.0p_hit_squared[1][17:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.5p_hit_squared[2][17:0] because it is equivalent to instance ACC0.2p_hit_squared[2][17:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.2p_hit_squared[2][17:0] because it is equivalent to instance ACC0.1p_hit_squared[2][17:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.1p_hit_squared[2][17:0] because it is equivalent to instance ACC0.0p_hit_squared[2][17:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.7p_hit_squared[2][13:0] because it is equivalent to instance ACC0.6p_hit_squared[2][13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.6p_hit_squared[2][13:0] because it is equivalent to instance ACC0.4p_hit_squared[2][13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing sequential instance ACC0.4p_hit_squared[2][13:0] because it is equivalent to instance ACC0.3p_hit_squared[2][13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 161MB)

@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Found counter in view:work.ray_tracer_top(verilog) instance STREAMER0.mem_addr[11:0] 
Encoding state machine STREAMER0.state[3:0] (in view: work.ray_tracer_top(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|There are no possible illegal states for state machine STREAMER0.state[3:0] (in view: work.ray_tracer_top(verilog)); safe FSM implementation is not required.
Encoding state machine state[7:0] (in view: work.accumulate_10_32_12(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
Encoding state machine state[1:0] (in view: work.hit_bool(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv":586:0:586:8|There are no possible illegal states for state machine state[1:0] (in view: work.hit_bool(verilog)); safe FSM implementation is not required.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_0 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_1 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_2 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_3 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_4 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_5 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_6 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_7 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_8 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_9 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_10 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_11 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_12 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_13 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_14 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_15 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_16 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_17 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_18 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_19 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_20 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_21 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_22 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_23 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_24 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_25 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_26 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_27 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_28 (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[0\][0] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[0\][1] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[0\][2] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[0\][3] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[0\][4] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[0\][5] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[0\][6] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[0\][7] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[0\][8] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[0\][9] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[1\][0] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[1\][1] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[1\][2] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[1\][3] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[1\][4] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[1\][5] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[1\][6] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[1\][7] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[1\][8] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[1\][9] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[2\][0] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[2\][1] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[2\][2] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[2\][3] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[2\][4] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[2\][5] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[2\][6] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[2\][7] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[2\][8] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance u_cross_module.out\[2\][9] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[1\][10] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[1\][11] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[1\][12] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[1\][13] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[1\][14] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[1\][15] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[1\][16] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[1\][17] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[1\][18] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[1\][19] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[2\][10] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[2\][11] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[2\][12] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[2\][13] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[2\][14] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[2\][15] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[2\][16] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[2\][17] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[2\][18] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[2\][19] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[0\][10] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[0\][11] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[0\][12] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[0\][13] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[0\][14] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[0\][15] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[0\][16] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[0\][17] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[0\][18] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :|Removing sequential instance u_cross_module.out\[0\][19] (in view: work.Cross_32s_10s_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_0 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_1 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_2 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_3 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_4 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_5 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_6 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_7 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":251:4:251:12|Removing sequential instance NoName_8 (in view: work.Cross_32s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.fifo_12s_1024s_11s_0(verilog) instance wr_addr[10:0] 
Encoding state machine state[2:0] (in view: work.divide_module_10s_32s_43(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 169MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 166MB peak: 169MB)

@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][4] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][5] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][6] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][7] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][8] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][9] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][10] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][11] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][12] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][13] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][14] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][15] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][16] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][17] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][18] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][19] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][20] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][21] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][22] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][23] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][24] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][25] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][26] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][27] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][28] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][29] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][30] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[6\][31] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][4] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][5] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][6] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][7] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][8] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][9] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][10] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][11] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][12] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][13] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][14] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][15] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][16] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][17] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][18] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][19] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][20] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][21] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][22] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][23] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][24] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][25] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][26] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][27] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][28] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][29] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][30] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[7\][31] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][4] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][5] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][6] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][7] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][8] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][9] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][10] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][11] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][12] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][13] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][14] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][15] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][16] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][17] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][18] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][19] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][20] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][21] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][22] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][23] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][24] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][25] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][26] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][27] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][28] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][29] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][30] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[8\][31] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[9\][0] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[9\][1] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[9\][2] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/jco1147/ray_tracer/github/RayTracer/sv/streamer/streamer.sv":27:0:27:5|Boundary register STREAMER0.instruction_out\[9\][3] (in view: work.ray_tracer_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN291' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr -id BN291' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN291} -count unlimited' in the Tcl shell.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM INPUT_RAY_FIFO.fifo_buf[191:0] (in view: work.ray_tracer_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[11:0] (in view: work.fifo_12s_12288s_15s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Clear box generator has given different nets on pin portawe Pinnumber 54
ip = fifo_buf_31_0[11] tlist = fifo_buf_31[11]
Syn Keep will not be inserted on pin portawe
Clear box generator has given different nets on pin portbre Pinnumber 90
ip = fifo_buf_31_0[11] tlist = fifo_buf_31[11]
Syn Keep will not be inserted on pin portbre
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_10(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_11(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_7(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_8(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_12(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_4(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_5(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_6(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_9(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_2(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_3(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_1(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_2(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_0(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_11(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_12(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_3_1(verilog_alt3)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_14(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_17(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_18(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_13(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_15(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM fifo_buf[31:0] (in view: work.fifo_32s_1024s_11s_0_2_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_2(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_2(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_2(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_10(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_1(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_1(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM origin_array.genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.p_hit_module_32s_10s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_8(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM origin_array.genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.p_hit_module_32s_10s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM origin_array.genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.p_hit_module_32s_10s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_3(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_3(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_3(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM u_p_hit_mult.u_p_hit_1.top.x_dot.u_fifo.fifo_buf[31:0] (in view: work.p_hit_module_32s_10s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM u_p_hit_mult.u_p_hit_1.top.y_dot.u_fifo.fifo_buf[31:0] (in view: work.p_hit_module_32s_10s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM u_p_hit_mult.u_p_hit_1.top.u_sub_single.u_fifo.fifo_buf[31:0] (in view: work.p_hit_module_32s_10s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM u_p_hit_mult.u_p_hit_1.bottom.u_dot.u_fifo.fifo_buf[31:0] (in view: work.p_hit_module_32s_10s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM u_p_hit_mult.u_p_hit_1.u_divide_top.u_fifo.fifo_buf[31:0] (in view: work.p_hit_module_32s_10s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_1(verilog_alt2)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM u_dot_0.u_fifo.fifo_buf[31:0] (in view: work.hit_bool(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_11_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_4(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[0\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[1\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM genblk1\[2\]\.u_fifo.fifo_buf[31:0] (in view: work.fifo_array_32s_512s_3s_0_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM u_dot_2.u_fifo.fifo_buf[31:0] (in view: work.hit_bool(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":34:4:34:12|RAM u_dot_1.u_fifo.fifo_buf[31:0] (in view: work.hit_bool(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

Only the first 100 messages of id 'FX107' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr -id FX107' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX107} -count unlimited' in the Tcl shell.
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_302[0].mem_init0 = 16'b0000010100010100
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_303[1].mem_init0 = 16'b0000111011111011
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_304[2].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_305[3].mem_init0 = 16'b0000111001111001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_306[4].mem_init0 = 16'b0000100001100001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_307[5].mem_init0 = 16'b0000110001110001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_308[6].mem_init0 = 16'b0000110001110001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_309[7].mem_init0 = 16'b0000001110001110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_310[8].mem_init0 = 16'b0000110101110101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_311[9].mem_init0 = 16'b0000011110011110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_312[10].mem_init0 = 16'b0000010110010110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_313[11].mem_init0 = 16'b0000010110010110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_314[12].mem_init0 = 16'b0000000010000010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_315[13].mem_init0 = 16'b0000111001111001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_316[14].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_317[15].mem_init0 = 16'b0000011110011110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_318[16].mem_init0 = 16'b0000010110010110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_319[17].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_320[18].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_321[19].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_322[20].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_323[21].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_324[22].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_325[23].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_326[24].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_327[25].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_328[26].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_329[27].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_330[28].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_331[29].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_332[30].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_333[31].mem_init0 = 16'b0000111101111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_334[32].mem_init0 = 16'b0000101011101011
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_335[33].mem_init0 = 16'b0000010010010010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_336[34].mem_init0 = 16'b0000001010001010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_337[35].mem_init0 = 16'b0000010010010010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_338[36].mem_init0 = 16'b0000110101110101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_339[37].mem_init0 = 16'b0000010010010010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_340[38].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_341[39].mem_init0 = 16'b0000010010010010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_342[40].mem_init0 = 16'b0000010010010010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_343[41].mem_init0 = 16'b0000111001111001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_344[42].mem_init0 = 16'b0000100001100001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_345[43].mem_init0 = 16'b0000011010011010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_346[44].mem_init0 = 16'b0000010010010010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_347[45].mem_init0 = 16'b0000000110000110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_348[46].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_349[47].mem_init0 = 16'b0000100001100001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_350[48].mem_init0 = 16'b0000110001110001
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_351[49].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_352[50].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_353[51].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_354[52].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_355[53].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_356[54].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_357[55].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_358[56].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_359[57].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_360[58].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_361[59].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_362[60].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_363[61].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_364[62].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_365[63].mem_init0 = 16'b0000100101100101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_366[64].mem_init0 = 16'b0000011010011010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_367[65].mem_init0 = 16'b0000110101110101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_368[66].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_369[67].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_370[68].mem_init0 = 16'b0000110101110101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_371[69].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_372[70].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_373[71].mem_init0 = 16'b0000001010001010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_374[72].mem_init0 = 16'b0000010010010010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_375[73].mem_init0 = 16'b0000110101110101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_376[74].mem_init0 = 16'b0000001010001010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_377[75].mem_init0 = 16'b0000010010010010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_378[76].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_379[77].mem_init0 = 16'b0000001010001010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_380[78].mem_init0 = 16'b0000010010010010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_381[79].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_382[80].mem_init0 = 16'b0000101101101101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_383[81].mem_init0 = 16'b0000011000011000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_384[82].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_385[83].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_386[84].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_387[85].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_388[86].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_389[87].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_390[88].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_391[89].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_392[90].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_393[91].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_394[92].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_395[93].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_396[94].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_397[95].mem_init0 = 16'b0000001000001000
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_398[96].mem_init0 = 16'b0000101001100010
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_399[97].mem_init0 = 16'b0000111110111101
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_400[98].mem_init0 = 16'b0000000101000110
@N: FX276 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Startup value MEM0.mem_401[99].mem_init0 = 16'b0000101100100100

Only the first 100 messages of id 'FX276' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr -id FX276' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX276} -count unlimited' in the Tcl shell.
@N: FX702 :"/home/jco1147/ray_tracer/github/RayTracer/sv/sramb.sv":62:1:62:6|Found startup values on RAM instance MEM0.mem[383:0] (in view: work.ray_tracer_top(verilog)).
@N: MF794 |RAM MEM0.mem[383:0] required 4 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 198MB peak: 216MB)

Auto Dissolve of u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_5(verilog))
Auto Dissolve of u_Cross_2 (inst of view:work.Cross_32s_10s(verilog))
Auto Dissolve of u_Cross_1 (inst of view:work.Cross_32s_10s(verilog))
Auto Dissolve of u_Cross_0 (inst of view:work.Cross_32s_10s(verilog))
Auto Dissolve of u_sub_5.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_0(verilog))
Auto Dissolve of u_sub_4.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_0(verilog))
Auto Dissolve of u_sub_3.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_0(verilog))
Auto Dissolve of u_sub_2.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_0(verilog))
Auto Dissolve of u_sub_1.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_0(verilog))
Auto Dissolve of u_sub_0.u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_0(verilog))
Auto Dissolve of u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_1(verilog_alt2))
Auto Dissolve of tri_normal_fifo (inst of view:work.fifo_array_32s_512s_3s_5(verilog))
Auto Dissolve of v0_fifo (inst of view:work.fifo_array_32s_512s_3s_5(verilog))
Auto Dissolve of origin_fifo (inst of view:work.fifo_array_32s_512s_3s(verilog))
Auto Dissolve of u_fifo_array (inst of view:work.fifo_array_32s_512s_3s_2(verilog_alt2))
Auto Dissolve of u_add (inst of view:work.add_32s(verilog))
Auto Dissolve of u_p_hit_mult.u_p_hit_1.bottom.normal_fifo (inst of view:work.fifo_array_32s_512s_3s_5(verilog))
Auto Dissolve of u_p_hit_mult.u_p_hit_1.bottom.dir_fifo (inst of view:work.fifo_array_32s_512s_3s(verilog))
Auto Dissolve of u_p_hit_mult.u_scale (inst of view:work.scale_32s_10s(verilog))
Auto Dissolve of u_p_hit_mult.dir_fifo (inst of view:work.fifo_array_32s_512s_3s_3(verilog_alt2))
Auto Dissolve of ACC0 (inst of view:work.accumulate_10_32_12(verilog))

Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 213MB peak: 216MB)

@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv":217:2:217:15|Pipelining module u_p_hit_module. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv":217:2:217:15|Pipelining module u_p_hit_module. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv":217:2:217:15|Pipelining module u_p_hit_module. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv":74:6:74:12|Pipelining module u_scale. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv":74:6:74:12|Pipelining module u_scale. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/p_hit/p_hit_2.sv":74:6:74:12|Pipelining module u_scale. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv":200:6:200:14|Pipelining module HIT_BOOL0. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv":200:6:200:14|Pipelining module HIT_BOOL0. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv":200:6:200:14|Pipelining module HIT_BOOL0. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv":348:2:348:10|Pipelining module u_Cross_2. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv":348:2:348:10|Pipelining module u_Cross_2. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv":348:2:348:10|Pipelining module u_Cross_2. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv":333:2:333:10|Pipelining module u_Cross_1. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv":333:2:333:10|Pipelining module u_Cross_1. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv":333:2:333:10|Pipelining module u_Cross_1. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv":318:2:318:10|Pipelining module u_Cross_0. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv":318:2:318:10|Pipelining module u_Cross_0. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/hit_bool/hit_bool.sv":318:2:318:10|Pipelining module u_Cross_0. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv":241:6:241:9|Pipelining module ACC0. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register read_origin\\\[0\\\].
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register state[7:0].
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv":241:6:241:9|Pushed in register ACC0.
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register read_triangle_ID[11:0].
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register read_origin\\\[2\\\].
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register read_origin\\\[1\\\].
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register read_hit.
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register start_up_flag.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv":241:6:241:9|Pipelining module ACC0. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register read_origin\\\[0\\\].
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/top/top.sv":241:6:241:9|Pushed in register ACC0.
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register state[7:0].
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register read_triangle_ID[11:0].
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register read_origin\\\[2\\\].
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register read_origin\\\[1\\\].
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register start_up_flag.
@N: MF169 :"/home/jco1147/ray_tracer/github/RayTracer/sv/accumulate/accumulate_v2.sv":42:0:42:5|Pushed in register read_hit.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":50:27:50:38|Pipelining module un13_out_c[31:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":49:27:49:38|Pipelining module un10_out_c[31:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: FA113 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo_math.sv":48:27:48:38|Pipelining module un7_out_c[31:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.origin_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.origin_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_fifo.wr_addr[14:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.normal_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.normal_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.normal_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v2_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v2_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v2_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v1_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v1_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v1_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v0_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v0_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.v0_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.dir_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.dir_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.dir_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.dir_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.dir_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.dir_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.normal_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.normal_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.normal_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.origin_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.origin_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.origin_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.origin_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.origin_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.origin_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.v0_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.v0_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.v0_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_p_hit_fifo_in_pt1.tri_normal_fifo.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.origin_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_p_hit_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_p_hit_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_p_hit_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_calc_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_calc_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_calc_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_ray_origin_fifo.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_ray_origin_fifo.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_ray_origin_fifo.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_tri_id_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v2_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v2_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v2_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v1_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v1_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v1_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v0_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v0_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.v0_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.normal_in_array.genblk1\[2\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.normal_in_array.genblk1\[0\]\.u_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_add.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_add.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_add.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.u_divide_top.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_scale.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_scale.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_scale.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.bottom.u_dot.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.u_sub_single.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.x_dot.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance P_HIT0.u_p_hit_module.u_p_hit_mult.u_p_hit_1.top.y_dot.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_dot_2.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_dot_1.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_dot_0.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_hit_bool_fifo.wr_addr[10:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_5.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_5.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_5.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_4.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_4.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_4.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_3.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_3.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_3.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_2.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_2.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_2.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_1.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_1.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_1.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_0.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_0.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_Cross_0.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_2.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_2.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_2.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_1.u_fifo_array.genblk1\[1\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_1.u_fifo_array.genblk1\[0\]\.u_fifo.wr_addr[9:0] 
@N: MO231 :"/home/jco1147/ray_tracer/github/RayTracer/sv/fifo.sv":41:4:41:12|Found counter in view:work.ray_tracer_top(verilog) instance HIT_BOOL0.u_sub_1.u_fifo_array.genblk1\[2\]\.u_fifo.wr_addr[9:0] 

Only the first 100 messages of id 'MO231' are reported. To see all messages use 'report_messages -log /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synlog/hit_bool_fpga_mapper.srr -id MO231' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO231} -count unlimited' in the Tcl shell.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 293MB peak: 319MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 293MB peak: 319MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 308MB peak: 333MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 312MB peak: 333MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 312MB peak: 333MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 308MB peak: 333MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:38s; Memory used current: 311MB peak: 333MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 311MB peak: 333MB)

@N: MF794 |RAM fifo_buf[11:0] required 1 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:45s; Memory used current: 310MB peak: 333MB)


Finished technology mapping (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 358MB peak: 390MB)

@N: FA443 |3 sequential registers and 13 combinational logic cells added via dsp, datapath, or control separation driver replication. 
@N: FA444 |16 sequential registers and / or combinational logic cells added using replication. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:04s; CPU Time elapsed 0h:01m:04s; Memory used current: 374MB peak: 390MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:01m:05s; Memory used current: 396MB peak: 398MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4859 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clock_in            cyclonev_io_ibuf       4859       reg_13[0]      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:06s; Memory used current: 250MB peak: 400MB)

Writing Analyst data base /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/synwork/hit_bool_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:01m:09s; Memory used current: 333MB peak: 400MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:01m:13s; CPU Time elapsed 0h:01m:12s; Memory used current: 354MB peak: 400MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file /home/jco1147/ray_tracer/github/RayTracer/sv/top/rev_1/hit_bool_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:01m:13s; CPU Time elapsed 0h:01m:12s; Memory used current: 333MB peak: 400MB)


Start final timing analysis (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:13s; Memory used current: 319MB peak: 400MB)

@W: MT420 |Found inferred clock ray_tracer_top|clock with period 7.48ns. Please declare a user-defined clock on port clock.


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 25 00:58:39 2023
#


Top view:               ray_tracer_top
Requested Frequency:    133.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.516

                         Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock           Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------
ray_tracer_top|clock     133.6 MHz     111.1 MHz     7.483         8.999         -1.516     inferred     Autoconstr_clkgroup_0
==============================================================================================================================





Clock Relationships
*******************

Clocks                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------
Starting              Ending                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------
ray_tracer_top|clock  ray_tracer_top|clock  |  7.483       -1.516  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ray_tracer_top|clock
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                                                                 Arrival           
Instance                                                                          Reference                Type                   Pin                 Net                  Time        Slack 
                                                                                  Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[0]     normal_in_dout_0     1.728       -1.516
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[1]     normal_in_dout_1     1.728       -1.516
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[2]     normal_in_dout_2     1.728       -1.516
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[3]     normal_in_dout_3     1.728       -1.516
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[4]     normal_in_dout_4     1.728       -1.516
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[5]     normal_in_dout_5     1.728       -1.516
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[6]     normal_in_dout_6     1.728       -1.516
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[7]     normal_in_dout_7     1.728       -1.516
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[8]     normal_in_dout_8     1.728       -1.516
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     ray_tracer_top|clock     cyclonev_ram_block     portbdataout[9]     normal_in_dout_9     1.728       -1.516
=============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                                                       Required           
Instance      Reference                Type       Pin     Net                                                Time         Slack 
              Clock                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------
reg_6[8]      ray_tracer_top|clock     dffeas     d       HIT_BOOL0.u_dot_0.u_dot_module.un1_out_c_7[8]      8.160        -1.516
reg_6[9]      ray_tracer_top|clock     dffeas     d       HIT_BOOL0.u_dot_0.u_dot_module.un1_out_c_7[9]      8.160        -1.516
reg_6[10]     ray_tracer_top|clock     dffeas     d       HIT_BOOL0.u_dot_0.u_dot_module.un1_out_c_7[10]     8.160        -1.516
reg_6[11]     ray_tracer_top|clock     dffeas     d       HIT_BOOL0.u_dot_0.u_dot_module.un1_out_c_7[11]     8.160        -1.516
reg_6[12]     ray_tracer_top|clock     dffeas     d       HIT_BOOL0.u_dot_0.u_dot_module.un1_out_c_7[12]     8.160        -1.516
reg_6[13]     ray_tracer_top|clock     dffeas     d       HIT_BOOL0.u_dot_0.u_dot_module.un1_out_c_7[13]     8.160        -1.516
reg_6[14]     ray_tracer_top|clock     dffeas     d       HIT_BOOL0.u_dot_0.u_dot_module.un1_out_c_7[14]     8.160        -1.516
reg_6[15]     ray_tracer_top|clock     dffeas     d       HIT_BOOL0.u_dot_0.u_dot_module.un1_out_c_7[15]     8.160        -1.516
reg_6[16]     ray_tracer_top|clock     dffeas     d       HIT_BOOL0.u_dot_0.u_dot_module.un1_out_c_7[16]     8.160        -1.516
reg_6[17]     ray_tracer_top|clock     dffeas     d       HIT_BOOL0.u_dot_0.u_dot_module.un1_out_c_7[17]     8.160        -1.516
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.483
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.160

    - Propagation time:                      9.102
    - Intrinsic clock delay:                 0.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.516

    Number of logic level(s):                2
    Starting point:                          HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0] / portbdataout[0]
    Ending point:                            reg_6[31] / d
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk0
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk

Instance / Net                                                                                                                               Pin                 Pin               Arrival     No. of    
Name                                                                              Type                                                       Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     cyclonev_ram_block                                         portbdataout[0]     Out     1.155     1.728       -         
normal_in_dout_0                                                                  Net                                                        -                   -       0.403     -           6         
HIT_BOOL0.u_dot_0.u_dot_module.un11_out_big_1[23:0]                               ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_89     by[0]               In      -         2.131       -         
HIT_BOOL0.u_dot_0.u_dot_module.un11_out_big_1[23:0]                               ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_89     chainout[63]        Out     4.967     7.098       -         
chainout_4[63]                                                                    Net                                                        -                   -       0.000     -           1         
HIT_BOOL0.u_dot_0.u_dot_module.out_big_1[23:0]                                    ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_88     chainin[63]         In      -         7.098       -         
HIT_BOOL0.u_dot_0.u_dot_module.out_big_1[23:0]                                    ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_88     resulta[23]         Out     2.382     9.480       -         
un1_out_c_7_23                                                                    Net                                                        -                   -       0.195     -           1         
reg_6[31]                                                                         dffeas                                                     d                   In      -         9.675       -         
=========================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.999 is 8.401(93.4%) logic and 0.598(6.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
      Requested Period:                      7.483
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.160

    - Propagation time:                      9.102
    - Intrinsic clock delay:                 0.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.516

    Number of logic level(s):                2
    Starting point:                          HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0] / portbdataout[1]
    Ending point:                            reg_6[31] / d
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk0
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk

Instance / Net                                                                                                                               Pin                 Pin               Arrival     No. of    
Name                                                                              Type                                                       Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     cyclonev_ram_block                                         portbdataout[1]     Out     1.155     1.728       -         
normal_in_dout_1                                                                  Net                                                        -                   -       0.403     -           6         
HIT_BOOL0.u_dot_0.u_dot_module.un11_out_big_1[23:0]                               ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_89     by[1]               In      -         2.131       -         
HIT_BOOL0.u_dot_0.u_dot_module.un11_out_big_1[23:0]                               ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_89     chainout[63]        Out     4.967     7.098       -         
chainout_4[63]                                                                    Net                                                        -                   -       0.000     -           1         
HIT_BOOL0.u_dot_0.u_dot_module.out_big_1[23:0]                                    ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_88     chainin[63]         In      -         7.098       -         
HIT_BOOL0.u_dot_0.u_dot_module.out_big_1[23:0]                                    ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_88     resulta[23]         Out     2.382     9.480       -         
un1_out_c_7_23                                                                    Net                                                        -                   -       0.195     -           1         
reg_6[31]                                                                         dffeas                                                     d                   In      -         9.675       -         
=========================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.999 is 8.401(93.4%) logic and 0.598(6.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
      Requested Period:                      7.483
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.160

    - Propagation time:                      9.102
    - Intrinsic clock delay:                 0.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.516

    Number of logic level(s):                2
    Starting point:                          HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0] / portbdataout[2]
    Ending point:                            reg_6[31] / d
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk0
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk

Instance / Net                                                                                                                               Pin                 Pin               Arrival     No. of    
Name                                                                              Type                                                       Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     cyclonev_ram_block                                         portbdataout[2]     Out     1.155     1.728       -         
normal_in_dout_2                                                                  Net                                                        -                   -       0.403     -           6         
HIT_BOOL0.u_dot_0.u_dot_module.un11_out_big_1[23:0]                               ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_89     by[2]               In      -         2.131       -         
HIT_BOOL0.u_dot_0.u_dot_module.un11_out_big_1[23:0]                               ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_89     chainout[63]        Out     4.967     7.098       -         
chainout_4[63]                                                                    Net                                                        -                   -       0.000     -           1         
HIT_BOOL0.u_dot_0.u_dot_module.out_big_1[23:0]                                    ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_88     chainin[63]         In      -         7.098       -         
HIT_BOOL0.u_dot_0.u_dot_module.out_big_1[23:0]                                    ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_88     resulta[23]         Out     2.382     9.480       -         
un1_out_c_7_23                                                                    Net                                                        -                   -       0.195     -           1         
reg_6[31]                                                                         dffeas                                                     d                   In      -         9.675       -         
=========================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.999 is 8.401(93.4%) logic and 0.598(6.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
      Requested Period:                      7.483
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.160

    - Propagation time:                      9.102
    - Intrinsic clock delay:                 0.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.516

    Number of logic level(s):                2
    Starting point:                          HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0] / portbdataout[3]
    Ending point:                            reg_6[31] / d
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk0
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk

Instance / Net                                                                                                                               Pin                 Pin               Arrival     No. of    
Name                                                                              Type                                                       Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     cyclonev_ram_block                                         portbdataout[3]     Out     1.155     1.728       -         
normal_in_dout_3                                                                  Net                                                        -                   -       0.403     -           6         
HIT_BOOL0.u_dot_0.u_dot_module.un11_out_big_1[23:0]                               ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_89     by[3]               In      -         2.131       -         
HIT_BOOL0.u_dot_0.u_dot_module.un11_out_big_1[23:0]                               ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_89     chainout[63]        Out     4.967     7.098       -         
chainout_4[63]                                                                    Net                                                        -                   -       0.000     -           1         
HIT_BOOL0.u_dot_0.u_dot_module.out_big_1[23:0]                                    ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_88     chainin[63]         In      -         7.098       -         
HIT_BOOL0.u_dot_0.u_dot_module.out_big_1[23:0]                                    ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_88     resulta[23]         Out     2.382     9.480       -         
un1_out_c_7_23                                                                    Net                                                        -                   -       0.195     -           1         
reg_6[31]                                                                         dffeas                                                     d                   In      -         9.675       -         
=========================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.999 is 8.401(93.4%) logic and 0.598(6.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
      Requested Period:                      7.483
    - Setup time:                            0.090
    + Intrinsic clock delay:                 0.766
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.160

    - Propagation time:                      9.102
    - Intrinsic clock delay:                 0.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.516

    Number of logic level(s):                2
    Starting point:                          HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0] / portbdataout[4]
    Ending point:                            reg_6[31] / d
    The start point is clocked by            ray_tracer_top|clock [rising] on pin clk0
    The end   point is clocked by            ray_tracer_top|clock [rising] on pin clk

Instance / Net                                                                                                                               Pin                 Pin               Arrival     No. of    
Name                                                                              Type                                                       Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HIT_BOOL0.normal_in_array.genblk1\[1\]\.u_fifo.fifo_buf.I_1.fifo_buf_144[9:0]     cyclonev_ram_block                                         portbdataout[4]     Out     1.155     1.728       -         
normal_in_dout_4                                                                  Net                                                        -                   -       0.403     -           6         
HIT_BOOL0.u_dot_0.u_dot_module.un11_out_big_1[23:0]                               ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_89     by[4]               In      -         2.131       -         
HIT_BOOL0.u_dot_0.u_dot_module.un11_out_big_1[23:0]                               ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_89     chainout[63]        Out     4.967     7.098       -         
chainout_4[63]                                                                    Net                                                        -                   -       0.000     -           1         
HIT_BOOL0.u_dot_0.u_dot_module.out_big_1[23:0]                                    ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_88     chainin[63]         In      -         7.098       -         
HIT_BOOL0.u_dot_0.u_dot_module.out_big_1[23:0]                                    ray_tracer_top_cyclonev_mac_Sm18x18_sumof2_19_14_24_88     resulta[23]         Out     2.382     9.480       -         
un1_out_c_7_23                                                                    Net                                                        -                   -       0.195     -           1         
reg_6[31]                                                                         dffeas                                                     d                   In      -         9.675       -         
=========================================================================================================================================================================================================
Total path delay (propagation time + ICD at startpoint + setup - ICD at endpoint) of 8.999 is 8.401(93.4%) logic and 0.598(6.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:14s; Memory used current: 319MB peak: 400MB)


Finished timing report (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:14s; Memory used current: 319MB peak: 400MB)

##### START OF AREA REPORT #####[
Design view:work.ray_tracer_top(verilog)
Selecting part 5CGXFC7C6F23C6
@N: FA174 |The following device usage report estimates place and route data. Please look at the place and route report for final resource usage.

Total combinational functions 7831 of 112960 ( 6%)
ALUT usage by number of inputs
		  7 input functions 	 0
		  6 input functions 	 197
		  5 input functions 	 1538
		  4 input functions 	 1098
		  <=3 input functions 	 4998
ALUTs by mode
		  normal mode            4312
		  extended LUT mode      0
		  arithmetic mode        2905
		  shared arithmetic mode 614
Total registers 4043 of 225920 ( 1%)
Total Estimated Packed ALMs 4390 of 56480 ( 7%)
I/O pins 992 of 522 (190%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.M9X9: 21
DSP.M18X18_FULL: 63
DSP.M18X18_SUMOF2: 21
DSP.M27X27: 21
DSP Blocks:     126 
ShiftTap:       0  (0 registers)
Ena:             1582
Sload:           155
Sclr:            51
M10Ks:           325  (47% of 686)
Memory ALUTs:   0  (0% of 28240)
Total ESB:      2558976 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:14s; Memory used current: 102MB peak: 400MB)

Process took 0h:01m:15s realtime, 0h:01m:14s cputime
# Thu May 25 00:58:40 2023

###########################################################]
