{"Rita Glover": [0, ["Panel: The Electronics Industry Supply Chain: Who Will Do What?", ["Rita Glover", "Marc Halpern", "Rich Becks", "Richard Kubin", "Henry Jurgens", "Rick Cassidy", "Ted Vucurevich"], "https://doi.org/10.1145/378239.378242", 2, "dac", 2001]], "Marc Halpern": [0, ["Panel: The Electronics Industry Supply Chain: Who Will Do What?", ["Rita Glover", "Marc Halpern", "Rich Becks", "Richard Kubin", "Henry Jurgens", "Rick Cassidy", "Ted Vucurevich"], "https://doi.org/10.1145/378239.378242", 2, "dac", 2001]], "Rich Becks": [0, ["Panel: The Electronics Industry Supply Chain: Who Will Do What?", ["Rita Glover", "Marc Halpern", "Rich Becks", "Richard Kubin", "Henry Jurgens", "Rick Cassidy", "Ted Vucurevich"], "https://doi.org/10.1145/378239.378242", 2, "dac", 2001]], "Richard Kubin": [0, ["Panel: The Electronics Industry Supply Chain: Who Will Do What?", ["Rita Glover", "Marc Halpern", "Rich Becks", "Richard Kubin", "Henry Jurgens", "Rick Cassidy", "Ted Vucurevich"], "https://doi.org/10.1145/378239.378242", 2, "dac", 2001]], "Henry Jurgens": [0, ["Panel: The Electronics Industry Supply Chain: Who Will Do What?", ["Rita Glover", "Marc Halpern", "Rich Becks", "Richard Kubin", "Henry Jurgens", "Rick Cassidy", "Ted Vucurevich"], "https://doi.org/10.1145/378239.378242", 2, "dac", 2001]], "Rick Cassidy": [0, ["Panel: The Electronics Industry Supply Chain: Who Will Do What?", ["Rita Glover", "Marc Halpern", "Rich Becks", "Richard Kubin", "Henry Jurgens", "Rick Cassidy", "Ted Vucurevich"], "https://doi.org/10.1145/378239.378242", 2, "dac", 2001]], "Ted Vucurevich": [0, ["Panel: The Electronics Industry Supply Chain: Who Will Do What?", ["Rita Glover", "Marc Halpern", "Rich Becks", "Richard Kubin", "Henry Jurgens", "Rick Cassidy", "Ted Vucurevich"], "https://doi.org/10.1145/378239.378242", 2, "dac", 2001]], "Dennis Sylvester": [0, ["Future Performance Challenges in Nanometer Design", ["Dennis Sylvester", "Himanshu Kaul"], "https://doi.org/10.1145/378239.378245", 6, "dac", 2001]], "Himanshu Kaul": [0, ["Future Performance Challenges in Nanometer Design", ["Dennis Sylvester", "Himanshu Kaul"], "https://doi.org/10.1145/378239.378245", 6, "dac", 2001]], "Wojciech Maly": [0, ["IC Design in High-Cost Nanometer-Technologies Era", ["Wojciech Maly"], "https://doi.org/10.1145/378239.378249", 6, "dac", 2001]], "Kanishka Lahiri": [0, ["LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs", ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana"], "https://doi.org/10.1145/378239.378252", 6, "dac", 2001]], "Anand Raghunathan": [0, ["LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs", ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana"], "https://doi.org/10.1145/378239.378252", 6, "dac", 2001], ["High-level Software Energy Macro-modeling", ["Tat Kee Tan", "Anand Raghunathan", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/378239.379033", 6, "dac", 2001], ["Input Space Adaptive Design: A High-level Methodology for Energy and Performance Optimization", ["Weidong Wang", "Anand Raghunathan", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/378239.379057", 6, "dac", 2001]], "Ganesh Lakshminarayana": [0, ["LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs", ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana"], "https://doi.org/10.1145/378239.378252", 6, "dac", 2001], ["High-level Software Energy Macro-modeling", ["Tat Kee Tan", "Anand Raghunathan", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/378239.379033", 6, "dac", 2001], ["Input Space Adaptive Design: A High-level Methodology for Energy and Performance Optimization", ["Weidong Wang", "Anand Raghunathan", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/378239.379057", 6, "dac", 2001]], "Tiberiu Chelcea": [0, ["Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols", ["Tiberiu Chelcea", "Steven M. Nowick"], "https://doi.org/10.1145/378239.378256", 6, "dac", 2001]], "Steven M. Nowick": [0, ["Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols", ["Tiberiu Chelcea", "Steven M. Nowick"], "https://doi.org/10.1145/378239.378256", 6, "dac", 2001], ["Transformations for the Synthesis and Optimization of Asynchronous Distributed Control", ["Michael Theobald", "Steven M. Nowick"], "https://doi.org/10.1145/378239.378480", 6, "dac", 2001]], "Seapahn Meguerdichian": [0, ["Latency-Driven Design of Multi-Purpose Systems-On-Chip", ["Seapahn Meguerdichian", "Milenko Drinic", "Darko Kirovski"], "https://doi.org/10.1145/378239.378258", 4, "dac", 2001], ["MetaCores: Design and Optimization Techniques", ["Seapahn Meguerdichian", "Farinaz Koushanfar", "Advait Mogre", "Dusan Petranovic", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.379028", 6, "dac", 2001]], "Milenko Drinic": [0, ["Latency-Driven Design of Multi-Purpose Systems-On-Chip", ["Seapahn Meguerdichian", "Milenko Drinic", "Darko Kirovski"], "https://doi.org/10.1145/378239.378258", 4, "dac", 2001], ["Hypermedia-Aided Design", ["Darko Kirovski", "Milenko Drinic", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.378536", 6, "dac", 2001]], "Darko Kirovski": [0, ["Latency-Driven Design of Multi-Purpose Systems-On-Chip", ["Seapahn Meguerdichian", "Milenko Drinic", "Darko Kirovski"], "https://doi.org/10.1145/378239.378258", 4, "dac", 2001], ["Hypermedia-Aided Design", ["Darko Kirovski", "Milenko Drinic", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.378536", 6, "dac", 2001]], "Jagesh V. Sanghavi": [0, ["Estimation of Speed, Area, and Power of Parameterizable, Soft IP", ["Jagesh V. Sanghavi", "Albert Wang"], "https://doi.org/10.1145/378239.378259", 4, "dac", 2001]], "Albert Wang": [1.3879512122949578e-11, ["Estimation of Speed, Area, and Power of Parameterizable, Soft IP", ["Jagesh V. Sanghavi", "Albert Wang"], "https://doi.org/10.1145/378239.378259", 4, "dac", 2001], ["Hardware/Software Instruction Set Configurability for System-on-Chip Processors", ["Albert Wang", "Earl Killian", "Dror E. Maydan", "Chris Rowen"], "https://doi.org/10.1145/378239.378460", 5, "dac", 2001]], "Dong Wang": [0.19732904434204102, ["Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines", ["Dong Wang", "Pei-Hsin Ho", "Jiang Long", "James H. Kukula", "Yunshan Zhu", "Hi-Keung Tony Ma", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378260", 6, "dac", 2001]], "Pei-Hsin Ho": [0, ["Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines", ["Dong Wang", "Pei-Hsin Ho", "Jiang Long", "James H. Kukula", "Yunshan Zhu", "Hi-Keung Tony Ma", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378260", 6, "dac", 2001]], "Jiang Long": [0, ["Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines", ["Dong Wang", "Pei-Hsin Ho", "Jiang Long", "James H. Kukula", "Yunshan Zhu", "Hi-Keung Tony Ma", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378260", 6, "dac", 2001]], "James H. Kukula": [0, ["Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines", ["Dong Wang", "Pei-Hsin Ho", "Jiang Long", "James H. Kukula", "Yunshan Zhu", "Hi-Keung Tony Ma", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378260", 6, "dac", 2001], ["Symbolic RTL Simulation", ["Alfred Kolbl", "James H. Kukula", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378278", 6, "dac", 2001]], "Yunshan Zhu": [0, ["Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines", ["Dong Wang", "Pei-Hsin Ho", "Jiang Long", "James H. Kukula", "Yunshan Zhu", "Hi-Keung Tony Ma", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378260", 6, "dac", 2001]], "Hi-Keung Tony Ma": [0, ["Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines", ["Dong Wang", "Pei-Hsin Ho", "Jiang Long", "James H. Kukula", "Yunshan Zhu", "Hi-Keung Tony Ma", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378260", 6, "dac", 2001]], "Robert F. Damiano": [0, ["Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines", ["Dong Wang", "Pei-Hsin Ho", "Jiang Long", "James H. Kukula", "Yunshan Zhu", "Hi-Keung Tony Ma", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378260", 6, "dac", 2001], ["Symbolic RTL Simulation", ["Alfred Kolbl", "James H. Kukula", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378278", 6, "dac", 2001]], "Maher N. Mneimneh": [0, ["Scalable Hybrid Verification of Complex Microprocessors", ["Maher N. Mneimneh", "Fadi A. Aloul", "Christopher T. Weaver", "Saugata Chatterjee", "Karem A. Sakallah", "Todd M. Austin"], "https://doi.org/10.1145/378239.378265", 6, "dac", 2001]], "Fadi A. Aloul": [0, ["Scalable Hybrid Verification of Complex Microprocessors", ["Maher N. Mneimneh", "Fadi A. Aloul", "Christopher T. Weaver", "Saugata Chatterjee", "Karem A. Sakallah", "Todd M. Austin"], "https://doi.org/10.1145/378239.378265", 6, "dac", 2001]], "Christopher T. Weaver": [0, ["Scalable Hybrid Verification of Complex Microprocessors", ["Maher N. Mneimneh", "Fadi A. Aloul", "Christopher T. Weaver", "Saugata Chatterjee", "Karem A. Sakallah", "Todd M. Austin"], "https://doi.org/10.1145/378239.378265", 6, "dac", 2001]], "Saugata Chatterjee": [0, ["Scalable Hybrid Verification of Complex Microprocessors", ["Maher N. Mneimneh", "Fadi A. Aloul", "Christopher T. Weaver", "Saugata Chatterjee", "Karem A. Sakallah", "Todd M. Austin"], "https://doi.org/10.1145/378239.378265", 6, "dac", 2001]], "Karem A. Sakallah": [0, ["Scalable Hybrid Verification of Complex Microprocessors", ["Maher N. Mneimneh", "Fadi A. Aloul", "Christopher T. Weaver", "Saugata Chatterjee", "Karem A. Sakallah", "Todd M. Austin"], "https://doi.org/10.1145/378239.378265", 6, "dac", 2001], ["SATIRE: A New Incremental Satisfiability Engine", ["Jesse Whittemore", "Joonyoung Kim", "Karem A. Sakallah"], "https://doi.org/10.1145/378239.379019", 4, "dac", 2001], ["An Advanced Timing Characterization Method Using Mode Dependency", ["Hakan Yalcin", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Karem A. Sakallah", "John P. Hayes"], "https://doi.org/10.1145/378239.379042", 4, "dac", 2001]], "Todd M. Austin": [0, ["Scalable Hybrid Verification of Complex Microprocessors", ["Maher N. Mneimneh", "Fadi A. Aloul", "Christopher T. Weaver", "Saugata Chatterjee", "Karem A. Sakallah", "Todd M. Austin"], "https://doi.org/10.1145/378239.378265", 6, "dac", 2001]], "Alfred Kolbl": [0, ["Symbolic RTL Simulation", ["Alfred Kolbl", "James H. Kukula", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378278", 6, "dac", 2001]], "Bulent I. Dervisoglu": [0, ["A Unified DFT Architecture for Use with IEEE 1149.1 and VSIA/IEEE P1500 Compliant Test Access Controllers", ["Bulent I. Dervisoglu"], "https://doi.org/10.1145/378239.378280", 6, "dac", 2001]], "Wei-Cheng Lai": [0, ["Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip", ["Wei-Cheng Lai", "Kwang-Ting Cheng"], "https://doi.org/10.1145/378239.378282", 6, "dac", 2001]], "Kwang-Ting Cheng": [0, ["Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip", ["Wei-Cheng Lai", "Kwang-Ting Cheng"], "https://doi.org/10.1145/378239.378282", 6, "dac", 2001], ["Fast Statistical Timing Analysis By Probabilistic Event Propagation", ["Jing-Jia Liou", "Kwang-Ting Cheng", "Sandip Kundu", "Angela Krstic"], "https://doi.org/10.1145/378239.379043", 6, "dac", 2001]], "Kelly A. Ockunzzi": [0, ["Test Strategies for BIST at the Algorithmic and Register-Transfer Levels", ["Kelly A. Ockunzzi", "Christos A. Papachristou"], "https://doi.org/10.1145/378239.378289", 6, "dac", 2001]], "Christos A. Papachristou": [0, ["Test Strategies for BIST at the Algorithmic and Register-Transfer Levels", ["Kelly A. Ockunzzi", "Christos A. Papachristou"], "https://doi.org/10.1145/378239.378289", 6, "dac", 2001], ["Improving Bus Test Via IDDT and Boundary Scan", ["Shih-Yu Yang", "Christos A. Papachristou", "Massood Tabib-Azar"], "https://doi.org/10.1145/378239.378493", 6, "dac", 2001]], "Rajesh K. Gupta": [0, ["Panel: The Next HDL: If C++ is the Answer, What was the Question?", ["Rajesh K. Gupta", "Shishpal Rawat", "Ingrid Verbauwhede", "Gerard Berry", "Ramesh Chandra", "Daniel Gajski", "Kris Konigsfeld", "Patrick Schaumont"], "https://doi.org/10.1145/378239.378330", 2, "dac", 2001], ["Speculation Techniques for High Level Synthesis of Control Intensive Designs", ["Sumit Gupta", "Nick Savoiu", "Sunwoo Kim", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau"], "https://doi.org/10.1145/378239.378481", 4, "dac", 2001]], "Shishpal Rawat": [0, ["Panel: The Next HDL: If C++ is the Answer, What was the Question?", ["Rajesh K. Gupta", "Shishpal Rawat", "Ingrid Verbauwhede", "Gerard Berry", "Ramesh Chandra", "Daniel Gajski", "Kris Konigsfeld", "Patrick Schaumont"], "https://doi.org/10.1145/378239.378330", 2, "dac", 2001]], "Ingrid Verbauwhede": [0, ["Panel: The Next HDL: If C++ is the Answer, What was the Question?", ["Rajesh K. Gupta", "Shishpal Rawat", "Ingrid Verbauwhede", "Gerard Berry", "Ramesh Chandra", "Daniel Gajski", "Kris Konigsfeld", "Patrick Schaumont"], "https://doi.org/10.1145/378239.378330", 2, "dac", 2001], ["A Quick Safari Through the Reconfiguration Jungle", ["Patrick Schaumont", "Ingrid Verbauwhede", "Kurt Keutzer", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.378404", 6, "dac", 2001]], "Gerard Berry": [0, ["Panel: The Next HDL: If C++ is the Answer, What was the Question?", ["Rajesh K. Gupta", "Shishpal Rawat", "Ingrid Verbauwhede", "Gerard Berry", "Ramesh Chandra", "Daniel Gajski", "Kris Konigsfeld", "Patrick Schaumont"], "https://doi.org/10.1145/378239.378330", 2, "dac", 2001]], "Ramesh Chandra": [0, ["Panel: The Next HDL: If C++ is the Answer, What was the Question?", ["Rajesh K. Gupta", "Shishpal Rawat", "Ingrid Verbauwhede", "Gerard Berry", "Ramesh Chandra", "Daniel Gajski", "Kris Konigsfeld", "Patrick Schaumont"], "https://doi.org/10.1145/378239.378330", 2, "dac", 2001]], "Daniel Gajski": [0, ["Panel: The Next HDL: If C++ is the Answer, What was the Question?", ["Rajesh K. Gupta", "Shishpal Rawat", "Ingrid Verbauwhede", "Gerard Berry", "Ramesh Chandra", "Daniel Gajski", "Kris Konigsfeld", "Patrick Schaumont"], "https://doi.org/10.1145/378239.378330", 2, "dac", 2001]], "Kris Konigsfeld": [0, ["Panel: The Next HDL: If C++ is the Answer, What was the Question?", ["Rajesh K. Gupta", "Shishpal Rawat", "Ingrid Verbauwhede", "Gerard Berry", "Ramesh Chandra", "Daniel Gajski", "Kris Konigsfeld", "Patrick Schaumont"], "https://doi.org/10.1145/378239.378330", 2, "dac", 2001]], "Patrick Schaumont": [0, ["Panel: The Next HDL: If C++ is the Answer, What was the Question?", ["Rajesh K. Gupta", "Shishpal Rawat", "Ingrid Verbauwhede", "Gerard Berry", "Ramesh Chandra", "Daniel Gajski", "Kris Konigsfeld", "Patrick Schaumont"], "https://doi.org/10.1145/378239.378330", 2, "dac", 2001], ["A Quick Safari Through the Reconfiguration Jungle", ["Patrick Schaumont", "Ingrid Verbauwhede", "Kurt Keutzer", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.378404", 6, "dac", 2001]], "Warren Grobman": [0, ["Reticle Enhancement Technology: Implications and Challenges for Physical Design", ["Warren Grobman", "M. Thompson", "R. Wang", "C. Yuan", "Ruiqi Tian", "E. Demircan"], "https://doi.org/10.1145/378239.378332", 6, "dac", 2001]], "M. Thompson": [0, ["Reticle Enhancement Technology: Implications and Challenges for Physical Design", ["Warren Grobman", "M. Thompson", "R. Wang", "C. Yuan", "Ruiqi Tian", "E. Demircan"], "https://doi.org/10.1145/378239.378332", 6, "dac", 2001]], "R. Wang": [0.5, ["Reticle Enhancement Technology: Implications and Challenges for Physical Design", ["Warren Grobman", "M. Thompson", "R. Wang", "C. Yuan", "Ruiqi Tian", "E. Demircan"], "https://doi.org/10.1145/378239.378332", 6, "dac", 2001]], "C. Yuan": [0, ["Reticle Enhancement Technology: Implications and Challenges for Physical Design", ["Warren Grobman", "M. Thompson", "R. Wang", "C. Yuan", "Ruiqi Tian", "E. Demircan"], "https://doi.org/10.1145/378239.378332", 6, "dac", 2001]], "Ruiqi Tian": [0, ["Reticle Enhancement Technology: Implications and Challenges for Physical Design", ["Warren Grobman", "M. Thompson", "R. Wang", "C. Yuan", "Ruiqi Tian", "E. Demircan"], "https://doi.org/10.1145/378239.378332", 6, "dac", 2001]], "E. Demircan": [0, ["Reticle Enhancement Technology: Implications and Challenges for Physical Design", ["Warren Grobman", "M. Thompson", "R. Wang", "C. Yuan", "Ruiqi Tian", "E. Demircan"], "https://doi.org/10.1145/378239.378332", 6, "dac", 2001]], "Lars Liebmann": [0, ["Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking", ["Lars Liebmann", "Jennifer Lund", "Fook-Luen Heng", "Ioana Graur"], "https://doi.org/10.1145/378239.378333", 6, "dac", 2001]], "Jennifer Lund": [0, ["Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking", ["Lars Liebmann", "Jennifer Lund", "Fook-Luen Heng", "Ioana Graur"], "https://doi.org/10.1145/378239.378333", 6, "dac", 2001]], "Fook-Luen Heng": [0, ["Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking", ["Lars Liebmann", "Jennifer Lund", "Fook-Luen Heng", "Ioana Graur"], "https://doi.org/10.1145/378239.378333", 6, "dac", 2001]], "Ioana Graur": [0, ["Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking", ["Lars Liebmann", "Jennifer Lund", "Fook-Luen Heng", "Ioana Graur"], "https://doi.org/10.1145/378239.378333", 6, "dac", 2001]], "Michael L. Rieger": [0, ["Layout Design Methodologies for Sub-Wavelength Manufacturing", ["Michael L. Rieger", "Jeffrey P. Mayhew", "Sridhar Panchapakesan"], "https://doi.org/10.1145/378239.378338", 4, "dac", 2001]], "Jeffrey P. Mayhew": [0, ["Layout Design Methodologies for Sub-Wavelength Manufacturing", ["Michael L. Rieger", "Jeffrey P. Mayhew", "Sridhar Panchapakesan"], "https://doi.org/10.1145/378239.378338", 4, "dac", 2001]], "Sridhar Panchapakesan": [0, ["Layout Design Methodologies for Sub-Wavelength Manufacturing", ["Michael L. Rieger", "Jeffrey P. Mayhew", "Sridhar Panchapakesan"], "https://doi.org/10.1145/378239.378338", 4, "dac", 2001]], "Franklin M. Schellenberg": [0, ["Adoption of OPC and the Impact on Design and Layout", ["Franklin M. Schellenberg", "Olivier Toublan", "Luigi Capodieci", "Bob Socha"], "https://doi.org/10.1145/378239.379498", 4, "dac", 2001]], "Olivier Toublan": [0, ["Adoption of OPC and the Impact on Design and Layout", ["Franklin M. Schellenberg", "Olivier Toublan", "Luigi Capodieci", "Bob Socha"], "https://doi.org/10.1145/378239.379498", 4, "dac", 2001]], "Luigi Capodieci": [0, ["Adoption of OPC and the Impact on Design and Layout", ["Franklin M. Schellenberg", "Olivier Toublan", "Luigi Capodieci", "Bob Socha"], "https://doi.org/10.1145/378239.379498", 4, "dac", 2001]], "Bob Socha": [0, ["Adoption of OPC and the Impact on Design and Layout", ["Franklin M. Schellenberg", "Olivier Toublan", "Luigi Capodieci", "Bob Socha"], "https://doi.org/10.1145/378239.379498", 4, "dac", 2001]], "Michael Sanie": [0, ["A Practical Application of Full-Feature Alternating Phase-Shifting Technology for a Phase-Aware Standard-Cell Design Flow", ["Michael Sanie", "Michel Cote", "Philippe Hurat", "Vinod Malhotra"], "https://doi.org/10.1145/378239.378346", 4, "dac", 2001]], "Michel Cote": [0, ["A Practical Application of Full-Feature Alternating Phase-Shifting Technology for a Phase-Aware Standard-Cell Design Flow", ["Michael Sanie", "Michel Cote", "Philippe Hurat", "Vinod Malhotra"], "https://doi.org/10.1145/378239.378346", 4, "dac", 2001]], "Philippe Hurat": [0, ["A Practical Application of Full-Feature Alternating Phase-Shifting Technology for a Phase-Aware Standard-Cell Design Flow", ["Michael Sanie", "Michel Cote", "Philippe Hurat", "Vinod Malhotra"], "https://doi.org/10.1145/378239.378346", 4, "dac", 2001]], "Vinod Malhotra": [0, ["A Practical Application of Full-Feature Alternating Phase-Shifting Technology for a Phase-Aware Standard-Cell Design Flow", ["Michael Sanie", "Michel Cote", "Philippe Hurat", "Vinod Malhotra"], "https://doi.org/10.1145/378239.378346", 4, "dac", 2001]], "Chih-Wei Jim Chang": [0.001203835301566869, ["Layout-Driven Hot-Carrier Degradation Minimization Using Logic Restructuring Techniques", ["Chih-Wei Jim Chang", "Kai Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.378352", 6, "dac", 2001]], "Kai Wang": [0.007579641183838248, ["Layout-Driven Hot-Carrier Degradation Minimization Using Logic Restructuring Techniques", ["Chih-Wei Jim Chang", "Kai Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.378352", 6, "dac", 2001]], "Malgorzata Marek-Sadowska": [0, ["Layout-Driven Hot-Carrier Degradation Minimization Using Logic Restructuring Techniques", ["Chih-Wei Jim Chang", "Kai Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.378352", 6, "dac", 2001], ["Latency and Latch Count Minimization in Wave Steered Circuits", ["Amit Singh", "Arindam Mukherjee", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.378529", 6, "dac", 2001], ["Functional Correlation Analysis in Crosstalk Induced Critical Paths Identification", ["Tong Xiao", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.379041", 4, "dac", 2001]], "Alan Mishchenko": [0, ["An Algorithm for Bi-Decomposition of Logic Functions", ["Alan Mishchenko", "Bernd Steinbach", "Marek A. Perkowski"], "https://doi.org/10.1145/378239.378353", 6, "dac", 2001]], "Bernd Steinbach": [0, ["An Algorithm for Bi-Decomposition of Logic Functions", ["Alan Mishchenko", "Bernd Steinbach", "Marek A. Perkowski"], "https://doi.org/10.1145/378239.378353", 6, "dac", 2001]], "Marek A. Perkowski": [0, ["An Algorithm for Bi-Decomposition of Logic Functions", ["Alan Mishchenko", "Bernd Steinbach", "Marek A. Perkowski"], "https://doi.org/10.1145/378239.378353", 6, "dac", 2001]], "Martin Charles Golumbic": [0, ["Factoring and Recognition of Read-Once Functions using Cographs and Normality", ["Martin Charles Golumbic", "Aviad Mintz", "Udi Rotics"], "https://doi.org/10.1145/378239.378356", 6, "dac", 2001]], "Aviad Mintz": [0, ["Factoring and Recognition of Read-Once Functions using Cographs and Normality", ["Martin Charles Golumbic", "Aviad Mintz", "Udi Rotics"], "https://doi.org/10.1145/378239.378356", 6, "dac", 2001]], "Udi Rotics": [0, ["Factoring and Recognition of Read-Once Functions using Cographs and Normality", ["Martin Charles Golumbic", "Aviad Mintz", "Udi Rotics"], "https://doi.org/10.1145/378239.378356", 6, "dac", 2001]], "Valentina Ciriani": [0, ["Logic Minimization using Exclusive OR Gates", ["Valentina Ciriani"], "https://doi.org/10.1145/378239.378361", 6, "dac", 2001]], "Jafar Savoj": [0, ["Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems", ["Jafar Savoj", "Behzad Razavi"], "https://doi.org/10.1145/378239.378366", 6, "dac", 2001]], "Behzad Razavi": [0, ["Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems", ["Jafar Savoj", "Behzad Razavi"], "https://doi.org/10.1145/378239.378366", 6, "dac", 2001]], "David Goren": [0, ["A Novel Method for Stochastic Nonlinearity Analysis of a CMOS Pipeline ADC", ["David Goren", "Eliyahu Shamsaev", "Israel A. Wagner"], "https://doi.org/10.1145/378239.378370", 6, "dac", 2001]], "Eliyahu Shamsaev": [0, ["A Novel Method for Stochastic Nonlinearity Analysis of a CMOS Pipeline ADC", ["David Goren", "Eliyahu Shamsaev", "Israel A. Wagner"], "https://doi.org/10.1145/378239.378370", 6, "dac", 2001]], "Israel A. Wagner": [0, ["A Novel Method for Stochastic Nonlinearity Analysis of a CMOS Pipeline ADC", ["David Goren", "Eliyahu Shamsaev", "Israel A. Wagner"], "https://doi.org/10.1145/378239.378370", 6, "dac", 2001]], "Sree Ganesan": [0, ["Behavioral Partitioning in the Synthesis of Mixed Analog-Digital Systems", ["Sree Ganesan", "Ranga Vemuri"], "https://doi.org/10.1145/378239.378373", 6, "dac", 2001]], "Ranga Vemuri": [0, ["Behavioral Partitioning in the Synthesis of Mixed Analog-Digital Systems", ["Sree Ganesan", "Ranga Vemuri"], "https://doi.org/10.1145/378239.378373", 6, "dac", 2001], ["Integrated High-Level Synthesis and Power-Net Routing for Digital Design under Switching Noise Constraints", ["Alex Doboli", "Ranga Vemuri"], "https://doi.org/10.1145/378239.379037", 6, "dac", 2001]], "Wim Verhaegen": [0, ["Efficient DDD-based Symbolic Analysis of Large Linear Analog Circuits", ["Wim Verhaegen", "Georges G. E. Gielen"], "https://doi.org/10.1145/378239.378384", 6, "dac", 2001]], "Georges G. E. Gielen": [0, ["Efficient DDD-based Symbolic Analysis of Large Linear Analog Circuits", ["Wim Verhaegen", "Georges G. E. Gielen"], "https://doi.org/10.1145/378239.378384", 6, "dac", 2001], ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539", 0, "dac", 2001]], "Irith Pomeranz": [0, ["Random Limited-Scan to Improve Random Pattern Testing of Scan Circuits", ["Irith Pomeranz"], "https://doi.org/10.1145/378239.378385", 6, "dac", 2001], ["An Approach to Test Compaction for Scan Circuits that Enhances At-Speed Testing", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/378239.378390", 6, "dac", 2001]], "Ismet Bayraktaroglu": [0, ["Test Volume and Application Time Reduction Through Scan Chain Concealment", ["Ismet Bayraktaroglu", "Alex Orailoglu"], "https://doi.org/10.1145/378239.378388", 5, "dac", 2001]], "Alex Orailoglu": [0, ["Test Volume and Application Time Reduction Through Scan Chain Concealment", ["Ismet Bayraktaroglu", "Alex Orailoglu"], "https://doi.org/10.1145/378239.378388", 5, "dac", 2001], ["Speeding Up Control-Dominated Applications through Microarchitectural Customizations in Embedded Processors", ["Peter Petrov", "Alex Orailoglu"], "https://doi.org/10.1145/378239.379014", 6, "dac", 2001]], "Sudhakar M. Reddy": [0, ["An Approach to Test Compaction for Scan Circuits that Enhances At-Speed Testing", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/378239.378390", 6, "dac", 2001]], "Sying-Jyan Wang": [0.0005673730338457972, ["Generating Efficient Tests for Continuous Scan", ["Sying-Jyan Wang", "Sheng-Nan Chiou"], "https://doi.org/10.1145/378239.378393", 4, "dac", 2001]], "Sheng-Nan Chiou": [0, ["Generating Efficient Tests for Continuous Scan", ["Sying-Jyan Wang", "Sheng-Nan Chiou"], "https://doi.org/10.1145/378239.378393", 4, "dac", 2001]], "Anshuman Chandra": [0, ["Combining Low-Power Scan Testing and Test Data Compression for System-on-a-Chip", ["Anshuman Chandra", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/378239.378396", 4, "dac", 2001]], "Krishnendu Chakrabarty": [0, ["Combining Low-Power Scan Testing and Test Data Compression for System-on-a-Chip", ["Anshuman Chandra", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/378239.378396", 4, "dac", 2001]], "Gabe Moretti": [0, ["Panel: Your Core - My Problem? Integration and Verification of IP", ["Gabe Moretti", "Tim Hopes", "Ramesh Narayanaswamy", "Nanette Collins", "Dave Kelf", "Tom Anderson", "Janick Bergeron", "Ashish Dixit", "Peter Flake"], "https://doi.org/10.1145/378239.378395", 2, "dac", 2001]], "Tim Hopes": [0, ["Panel: Your Core - My Problem? Integration and Verification of IP", ["Gabe Moretti", "Tim Hopes", "Ramesh Narayanaswamy", "Nanette Collins", "Dave Kelf", "Tom Anderson", "Janick Bergeron", "Ashish Dixit", "Peter Flake"], "https://doi.org/10.1145/378239.378395", 2, "dac", 2001]], "Ramesh Narayanaswamy": [0, ["Panel: Your Core - My Problem? Integration and Verification of IP", ["Gabe Moretti", "Tim Hopes", "Ramesh Narayanaswamy", "Nanette Collins", "Dave Kelf", "Tom Anderson", "Janick Bergeron", "Ashish Dixit", "Peter Flake"], "https://doi.org/10.1145/378239.378395", 2, "dac", 2001]], "Nanette Collins": [0, ["Panel: Your Core - My Problem? Integration and Verification of IP", ["Gabe Moretti", "Tim Hopes", "Ramesh Narayanaswamy", "Nanette Collins", "Dave Kelf", "Tom Anderson", "Janick Bergeron", "Ashish Dixit", "Peter Flake"], "https://doi.org/10.1145/378239.378395", 2, "dac", 2001]], "Dave Kelf": [0, ["Panel: Your Core - My Problem? Integration and Verification of IP", ["Gabe Moretti", "Tim Hopes", "Ramesh Narayanaswamy", "Nanette Collins", "Dave Kelf", "Tom Anderson", "Janick Bergeron", "Ashish Dixit", "Peter Flake"], "https://doi.org/10.1145/378239.378395", 2, "dac", 2001]], "Tom Anderson": [0, ["Panel: Your Core - My Problem? Integration and Verification of IP", ["Gabe Moretti", "Tim Hopes", "Ramesh Narayanaswamy", "Nanette Collins", "Dave Kelf", "Tom Anderson", "Janick Bergeron", "Ashish Dixit", "Peter Flake"], "https://doi.org/10.1145/378239.378395", 2, "dac", 2001]], "Janick Bergeron": [0, ["Panel: Your Core - My Problem? Integration and Verification of IP", ["Gabe Moretti", "Tim Hopes", "Ramesh Narayanaswamy", "Nanette Collins", "Dave Kelf", "Tom Anderson", "Janick Bergeron", "Ashish Dixit", "Peter Flake"], "https://doi.org/10.1145/378239.378395", 2, "dac", 2001]], "Ashish Dixit": [0, ["Panel: Your Core - My Problem? Integration and Verification of IP", ["Gabe Moretti", "Tim Hopes", "Ramesh Narayanaswamy", "Nanette Collins", "Dave Kelf", "Tom Anderson", "Janick Bergeron", "Ashish Dixit", "Peter Flake"], "https://doi.org/10.1145/378239.378395", 2, "dac", 2001]], "Peter Flake": [0, ["Panel: Your Core - My Problem? Integration and Verification of IP", ["Gabe Moretti", "Tim Hopes", "Ramesh Narayanaswamy", "Nanette Collins", "Dave Kelf", "Tom Anderson", "Janick Bergeron", "Ashish Dixit", "Peter Flake"], "https://doi.org/10.1145/378239.378395", 2, "dac", 2001]], "Kurt Keutzer": [0, ["A Quick Safari Through the Reconfiguration Jungle", ["Patrick Schaumont", "Ingrid Verbauwhede", "Kurt Keutzer", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.378404", 6, "dac", 2001], ["Achieving 550Mhz in an ASIC Methodology", ["David G. Chinnery", "Borivoje Nikolic", "Kurt Keutzer"], "https://doi.org/10.1145/378239.378542", 6, "dac", 2001], ["Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", ["Marco Sgroi", "Michael Sheets", "Andrew Mihal", "Kurt Keutzer", "Sharad Malik", "Jan M. Rabaey", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/378239.379045", 6, "dac", 2001]], "Majid Sarrafzadeh": [0, ["A Quick Safari Through the Reconfiguration Jungle", ["Patrick Schaumont", "Ingrid Verbauwhede", "Kurt Keutzer", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.378404", 6, "dac", 2001], ["Creating and Exploiting Flexibility in Steiner Trees", ["Elaheh Bozorgzadeh", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.378462", 4, "dac", 2001], ["Integrating Scheduling and Physical Design into a Coherent Compilation Cycle for Reconfigurable Computing Architectures", ["Kia Bazargan", "Seda Ogrenci", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.379038", 6, "dac", 2001]], "Bill Salefski": [0, ["Re-Configurable Computing in Wireless", ["Bill Salefski", "Levent Caglar"], "https://doi.org/10.1145/378239.378459", 6, "dac", 2001]], "Levent Caglar": [0, ["Re-Configurable Computing in Wireless", ["Bill Salefski", "Levent Caglar"], "https://doi.org/10.1145/378239.378459", 6, "dac", 2001]], "Earl Killian": [0, ["Hardware/Software Instruction Set Configurability for System-on-Chip Processors", ["Albert Wang", "Earl Killian", "Dror E. Maydan", "Chris Rowen"], "https://doi.org/10.1145/378239.378460", 5, "dac", 2001]], "Dror E. Maydan": [0, ["Hardware/Software Instruction Set Configurability for System-on-Chip Processors", ["Albert Wang", "Earl Killian", "Dror E. Maydan", "Chris Rowen"], "https://doi.org/10.1145/378239.378460", 5, "dac", 2001]], "Chris Rowen": [0, ["Hardware/Software Instruction Set Configurability for System-on-Chip Processors", ["Albert Wang", "Earl Killian", "Dror E. Maydan", "Chris Rowen"], "https://doi.org/10.1145/378239.378460", 5, "dac", 2001]], "Charles J. Alpert": [0, ["A Practical Methodology for Early Buffer and Wire Resource Allocation", ["Charles J. Alpert", "Jiang Hu", "Sachin S. Sapatnekar", "Paul Villarrubia"], "https://doi.org/10.1145/378239.378461", 6, "dac", 2001]], "Jiang Hu": [0, ["A Practical Methodology for Early Buffer and Wire Resource Allocation", ["Charles J. Alpert", "Jiang Hu", "Sachin S. Sapatnekar", "Paul Villarrubia"], "https://doi.org/10.1145/378239.378461", 6, "dac", 2001]], "Sachin S. Sapatnekar": [0, ["A Practical Methodology for Early Buffer and Wire Resource Allocation", ["Charles J. Alpert", "Jiang Hu", "Sachin S. Sapatnekar", "Paul Villarrubia"], "https://doi.org/10.1145/378239.378461", 6, "dac", 2001], ["A New Structural Pattern Matching Algorithm for Technology Mapping", ["Min Zhao", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/378239.378526", 6, "dac", 2001], ["Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect", ["Shrirang K. Karandikar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/378239.378527", 6, "dac", 2001]], "Paul Villarrubia": [0, ["A Practical Methodology for Early Buffer and Wire Resource Allocation", ["Charles J. Alpert", "Jiang Hu", "Sachin S. Sapatnekar", "Paul Villarrubia"], "https://doi.org/10.1145/378239.378461", 6, "dac", 2001]], "Elaheh Bozorgzadeh": [0, ["Creating and Exploiting Flexibility in Steiner Trees", ["Elaheh Bozorgzadeh", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.378462", 4, "dac", 2001]], "Ryan Kastner": [0, ["Creating and Exploiting Flexibility in Steiner Trees", ["Elaheh Bozorgzadeh", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.378462", 4, "dac", 2001]], "Kevin M. Lepak": [0, ["Simultaneous Shield Insertion and Net Ordering under Explicit RLC Noise Constraint", ["Kevin M. Lepak", "Irwan Luwandi", "Lei He"], "https://doi.org/10.1145/378239.378463", 4, "dac", 2001]], "Irwan Luwandi": [0, ["Simultaneous Shield Insertion and Net Ordering under Explicit RLC Noise Constraint", ["Kevin M. Lepak", "Irwan Luwandi", "Lei He"], "https://doi.org/10.1145/378239.378463", 4, "dac", 2001]], "Lei He": [0, ["Simultaneous Shield Insertion and Net Ordering under Explicit RLC Noise Constraint", ["Kevin M. Lepak", "Irwan Luwandi", "Lei He"], "https://doi.org/10.1145/378239.378463", 4, "dac", 2001]], "Hongbing Fan": [0, ["On Optimum Switch Box Designs for 2-D FPGAs", ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu", "Chak-Chung Cheung"], "https://doi.org/10.1145/378239.378464", 6, "dac", 2001]], "Jiping Liu": [0, ["On Optimum Switch Box Designs for 2-D FPGAs", ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu", "Chak-Chung Cheung"], "https://doi.org/10.1145/378239.378464", 6, "dac", 2001]], "Yu-Liang Wu": [0.00020033385953865945, ["On Optimum Switch Box Designs for 2-D FPGAs", ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu", "Chak-Chung Cheung"], "https://doi.org/10.1145/378239.378464", 6, "dac", 2001]], "Chak-Chung Cheung": [0, ["On Optimum Switch Box Designs for 2-D FPGAs", ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu", "Chak-Chung Cheung"], "https://doi.org/10.1145/378239.378464", 6, "dac", 2001]], "Sanjukta Bhanja": [0, ["Dependency Preserving Probabilistic Modeling of Switching Activity using Bayesian Networks", ["Sanjukta Bhanja", "N. Ranganathan"], "https://doi.org/10.1145/378239.378465", 6, "dac", 2001]], "N. Ranganathan": [0, ["Dependency Preserving Probabilistic Modeling of Switching Activity using Bayesian Networks", ["Sanjukta Bhanja", "N. Ranganathan"], "https://doi.org/10.1145/378239.378465", 6, "dac", 2001]], "Taewhan Kim": [1, ["A Static Estimation Technique of Power Sensitivity in Logic Circuits", ["Taewhan Kim", "Ki-Seok Chung", "Chien-Liang Liu"], "https://doi.org/10.1145/378239.378466", 5, "dac", 2001]], "Ki-Seok Chung": [0.9855608195066452, ["A Static Estimation Technique of Power Sensitivity in Logic Circuits", ["Taewhan Kim", "Ki-Seok Chung", "Chien-Liang Liu"], "https://doi.org/10.1145/378239.378466", 5, "dac", 2001]], "Chien-Liang Liu": [0, ["A Static Estimation Technique of Power Sensitivity in Logic Circuits", ["Taewhan Kim", "Ki-Seok Chung", "Chien-Liang Liu"], "https://doi.org/10.1145/378239.378466", 5, "dac", 2001]], "Amit Sinha": [0, ["JouleTrack - A Web Based Tool for Software Energy Profiling", ["Amit Sinha", "Anantha Chandrakasan"], "https://doi.org/10.1145/378239.378467", 6, "dac", 2001]], "Anantha Chandrakasan": [0, ["JouleTrack - A Web Based Tool for Software Energy Profiling", ["Amit Sinha", "Anantha Chandrakasan"], "https://doi.org/10.1145/378239.378467", 6, "dac", 2001]], "Miroslav N. Velev": [0, ["Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors", ["Miroslav N. Velev", "Randal E. Bryant"], "https://doi.org/10.1145/378239.378469", 6, "dac", 2001]], "Randal E. Bryant": [0, ["Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors", ["Miroslav N. Velev", "Randal E. Bryant"], "https://doi.org/10.1145/378239.378469", 6, "dac", 2001], ["Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1145/378239.378486", 6, "dac", 2001]], "Andreas Kuehlmann": [0, ["Circuit-based Boolean Reasoning", ["Andreas Kuehlmann", "Malay K. Ganai", "Viresh Paruthi"], "https://doi.org/10.1145/378239.378470", 6, "dac", 2001]], "Malay K. Ganai": [0, ["Circuit-based Boolean Reasoning", ["Andreas Kuehlmann", "Malay K. Ganai", "Viresh Paruthi"], "https://doi.org/10.1145/378239.378470", 6, "dac", 2001]], "Viresh Paruthi": [0, ["Circuit-based Boolean Reasoning", ["Andreas Kuehlmann", "Malay K. Ganai", "Viresh Paruthi"], "https://doi.org/10.1145/378239.378470", 6, "dac", 2001]], "Christoph Scholl": [0, ["Checking Equivalence for Partial Implementations", ["Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1145/378239.378471", 6, "dac", 2001]], "Bernd Becker": [0, ["Checking Equivalence for Partial Implementations", ["Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1145/378239.378471", 6, "dac", 2001]], "Bob Bentley": [0, ["Validating the Intel Pentium 4 Microprocessor", ["Bob Bentley"], "https://doi.org/10.1145/378239.378473", 5, "dac", 2001]], "Ken Albin": [0, ["Nuts and Bolts of Core and SoC Verification", ["Ken Albin"], "https://doi.org/10.1145/378239.378475", 4, "dac", 2001]], "Fusun Ozguner": [0, ["Teaching Future Verification Engineers: The Forgotten Side of Logic Design", ["Fusun Ozguner", "Duane W. Marhefka", "Joanne DeGroat", "Bruce Wile", "Jennifer Stofer", "Lyle Hanrahan"], "https://doi.org/10.1145/378239.378477", 3, "dac", 2001]], "Duane W. Marhefka": [0, ["Teaching Future Verification Engineers: The Forgotten Side of Logic Design", ["Fusun Ozguner", "Duane W. Marhefka", "Joanne DeGroat", "Bruce Wile", "Jennifer Stofer", "Lyle Hanrahan"], "https://doi.org/10.1145/378239.378477", 3, "dac", 2001]], "Joanne DeGroat": [0, ["Teaching Future Verification Engineers: The Forgotten Side of Logic Design", ["Fusun Ozguner", "Duane W. Marhefka", "Joanne DeGroat", "Bruce Wile", "Jennifer Stofer", "Lyle Hanrahan"], "https://doi.org/10.1145/378239.378477", 3, "dac", 2001]], "Bruce Wile": [0, ["Teaching Future Verification Engineers: The Forgotten Side of Logic Design", ["Fusun Ozguner", "Duane W. Marhefka", "Joanne DeGroat", "Bruce Wile", "Jennifer Stofer", "Lyle Hanrahan"], "https://doi.org/10.1145/378239.378477", 3, "dac", 2001]], "Jennifer Stofer": [0, ["Teaching Future Verification Engineers: The Forgotten Side of Logic Design", ["Fusun Ozguner", "Duane W. Marhefka", "Joanne DeGroat", "Bruce Wile", "Jennifer Stofer", "Lyle Hanrahan"], "https://doi.org/10.1145/378239.378477", 3, "dac", 2001]], "Lyle Hanrahan": [0, ["Teaching Future Verification Engineers: The Forgotten Side of Logic Design", ["Fusun Ozguner", "Duane W. Marhefka", "Joanne DeGroat", "Bruce Wile", "Jennifer Stofer", "Lyle Hanrahan"], "https://doi.org/10.1145/378239.378477", 3, "dac", 2001]], "Torbjorn Grahm": [0, ["SoC Integration of Reusable Baseband Bluetooth IP", ["Torbjorn Grahm", "Barry Clark"], "https://doi.org/10.1145/378239.378478", 6, "dac", 2001]], "Barry Clark": [0, ["SoC Integration of Reusable Baseband Bluetooth IP", ["Torbjorn Grahm", "Barry Clark"], "https://doi.org/10.1145/378239.378478", 6, "dac", 2001]], "Paul T. M. van Zeijl": [0, ["One-chip Bluetooth ASIC Challenges", ["Paul T. M. van Zeijl"], "https://doi.org/10.1145/378239.378479", 0, "dac", 2001]], "Michael Theobald": [0, ["Transformations for the Synthesis and Optimization of Asynchronous Distributed Control", ["Michael Theobald", "Steven M. Nowick"], "https://doi.org/10.1145/378239.378480", 6, "dac", 2001]], "Sumit Gupta": [0, ["Speculation Techniques for High Level Synthesis of Control Intensive Designs", ["Sumit Gupta", "Nick Savoiu", "Sunwoo Kim", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau"], "https://doi.org/10.1145/378239.378481", 4, "dac", 2001]], "Nick Savoiu": [0, ["Speculation Techniques for High Level Synthesis of Control Intensive Designs", ["Sumit Gupta", "Nick Savoiu", "Sunwoo Kim", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau"], "https://doi.org/10.1145/378239.378481", 4, "dac", 2001]], "Sunwoo Kim": [0.9843358099460602, ["Speculation Techniques for High Level Synthesis of Control Intensive Designs", ["Sumit Gupta", "Nick Savoiu", "Sunwoo Kim", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau"], "https://doi.org/10.1145/378239.378481", 4, "dac", 2001]], "Nikil D. Dutt": [0, ["Speculation Techniques for High Level Synthesis of Control Intensive Designs", ["Sumit Gupta", "Nick Savoiu", "Sunwoo Kim", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau"], "https://doi.org/10.1145/378239.378481", 4, "dac", 2001]], "Alexandru Nicolau": [0, ["Speculation Techniques for High Level Synthesis of Control Intensive Designs", ["Sumit Gupta", "Nick Savoiu", "Sunwoo Kim", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau"], "https://doi.org/10.1145/378239.378481", 4, "dac", 2001]], "Kiran Bondalapati": [0, ["Parallelizing DSP Nested Loops on Reconfigurable Architectures using Data Context Switching", ["Kiran Bondalapati"], "https://doi.org/10.1145/378239.378483", 4, "dac", 2001]], "Armita Peymandoust": [0, ["Using Symbolic Algebra in Algorithmic Level DSP Synthesis", ["Armita Peymandoust", "Giovanni De Micheli"], "https://doi.org/10.1145/378239.378485", 6, "dac", 2001]], "Giovanni De Micheli": [0, ["Using Symbolic Algebra in Algorithmic Level DSP Synthesis", ["Armita Peymandoust", "Giovanni De Micheli"], "https://doi.org/10.1145/378239.378485", 6, "dac", 2001], ["Dynamic Voltage Scaling and Power Management for Portable Systems", ["Tajana Simunic", "Luca Benini", "Andrea Acquaviva", "Peter W. Glynn", "Giovanni De Micheli"], "https://doi.org/10.1145/378239.379016", 6, "dac", 2001]], "Clayton B. McDonald": [0, ["Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1145/378239.378486", 6, "dac", 2001]], "Liang-Chi Chen": [0, ["A New Gate Delay Model for Simultaneous Switching and Its Applications", ["Liang-Chi Chen", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/378239.378488", 6, "dac", 2001]], "Sandeep K. Gupta": [0, ["A New Gate Delay Model for Simultaneous Switching and Its Applications", ["Liang-Chi Chen", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/378239.378488", 6, "dac", 2001]], "Melvin A. Breuer": [0, ["A New Gate Delay Model for Simultaneous Switching and Its Applications", ["Liang-Chi Chen", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/378239.378488", 6, "dac", 2001]], "Geng Bai": [0.000903396459762007, ["Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits", ["Geng Bai", "Sudhakar Bobba", "Ibrahim N. Hajj"], "https://doi.org/10.1145/378239.378489", 6, "dac", 2001]], "Sudhakar Bobba": [0, ["Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits", ["Geng Bai", "Sudhakar Bobba", "Ibrahim N. Hajj"], "https://doi.org/10.1145/378239.378489", 6, "dac", 2001]], "Ibrahim N. Hajj": [0, ["Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits", ["Geng Bai", "Sudhakar Bobba", "Ibrahim N. Hajj"], "https://doi.org/10.1145/378239.378489", 6, "dac", 2001]], "Chi-Feng Wu": [1.1204367865502718e-05, ["Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories", ["Chi-Feng Wu", "Chih-Tsun Huang", "Kuo-Liang Cheng", "Chih-Wea Wang", "Cheng-Wen Wu"], "https://doi.org/10.1145/378239.378491", 6, "dac", 2001]], "Chih-Tsun Huang": [0, ["Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories", ["Chi-Feng Wu", "Chih-Tsun Huang", "Kuo-Liang Cheng", "Chih-Wea Wang", "Cheng-Wen Wu"], "https://doi.org/10.1145/378239.378491", 6, "dac", 2001]], "Kuo-Liang Cheng": [0, ["Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories", ["Chi-Feng Wu", "Chih-Tsun Huang", "Kuo-Liang Cheng", "Chih-Wea Wang", "Cheng-Wen Wu"], "https://doi.org/10.1145/378239.378491", 6, "dac", 2001]], "Chih-Wea Wang": [0.9873044788837433, ["Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories", ["Chi-Feng Wu", "Chih-Tsun Huang", "Kuo-Liang Cheng", "Chih-Wea Wang", "Cheng-Wen Wu"], "https://doi.org/10.1145/378239.378491", 6, "dac", 2001]], "Cheng-Wen Wu": [5.882169951121341e-08, ["Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories", ["Chi-Feng Wu", "Chih-Tsun Huang", "Kuo-Liang Cheng", "Chih-Wea Wang", "Cheng-Wen Wu"], "https://doi.org/10.1145/378239.378491", 6, "dac", 2001]], "Shih-Yu Yang": [0.005296467337757349, ["Improving Bus Test Via IDDT and Boundary Scan", ["Shih-Yu Yang", "Christos A. Papachristou", "Massood Tabib-Azar"], "https://doi.org/10.1145/378239.378493", 6, "dac", 2001]], "Massood Tabib-Azar": [0, ["Improving Bus Test Via IDDT and Boundary Scan", ["Shih-Yu Yang", "Christos A. Papachristou", "Massood Tabib-Azar"], "https://doi.org/10.1145/378239.378493", 6, "dac", 2001]], "Kaamran Raahemifar": [0, ["Fault Characterizations and Design-for-Testability Technique for Detecting IDDQ Faults in CMOS/BiCMOS Circuits", ["Kaamran Raahemifar", "Majid Ahmadi"], "https://doi.org/10.1145/378239.378496", 4, "dac", 2001]], "Majid Ahmadi": [0, ["Fault Characterizations and Design-for-Testability Technique for Detecting IDDQ Faults in CMOS/BiCMOS Circuits", ["Kaamran Raahemifar", "Majid Ahmadi"], "https://doi.org/10.1145/378239.378496", 4, "dac", 2001]], "Li Chen": [0, ["Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores", ["Li Chen", "Xiaoliang Bai", "Sujit Dey"], "https://doi.org/10.1145/378239.378498", 4, "dac", 2001]], "Xiaoliang Bai": [2.285456929094912e-14, ["Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores", ["Li Chen", "Xiaoliang Bai", "Sujit Dey"], "https://doi.org/10.1145/378239.378498", 4, "dac", 2001]], "Sujit Dey": [0, ["Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores", ["Li Chen", "Xiaoliang Bai", "Sujit Dey"], "https://doi.org/10.1145/378239.378498", 4, "dac", 2001], ["On-Chip Communication Architecture for OC-768 Network Processors", ["Faraydon Karim", "Anh Nguyen", "Sujit Dey", "Ramesh R. Rao"], "https://doi.org/10.1145/378239.379047", 6, "dac", 2001], ["Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies", ["Clark N. Taylor", "Sujit Dey", "Yi Zhao"], "https://doi.org/10.1145/378239.379060", 4, "dac", 2001]], "Rob A. Rutenbar": [0, ["Panel: (When) Will FPGAs Kill ASICs?", ["Rob A. Rutenbar", "Max Baron", "Thomas Daniel", "Rajeev Jayaraman", "Zvi Or-Bach", "Jonathan Rose", "Carl Sechen"], "https://doi.org/10.1145/378239.378499", 2, "dac", 2001]], "Max Baron": [0, ["Panel: (When) Will FPGAs Kill ASICs?", ["Rob A. Rutenbar", "Max Baron", "Thomas Daniel", "Rajeev Jayaraman", "Zvi Or-Bach", "Jonathan Rose", "Carl Sechen"], "https://doi.org/10.1145/378239.378499", 2, "dac", 2001]], "Thomas Daniel": [0, ["Panel: (When) Will FPGAs Kill ASICs?", ["Rob A. Rutenbar", "Max Baron", "Thomas Daniel", "Rajeev Jayaraman", "Zvi Or-Bach", "Jonathan Rose", "Carl Sechen"], "https://doi.org/10.1145/378239.378499", 2, "dac", 2001]], "Rajeev Jayaraman": [0, ["Panel: (When) Will FPGAs Kill ASICs?", ["Rob A. Rutenbar", "Max Baron", "Thomas Daniel", "Rajeev Jayaraman", "Zvi Or-Bach", "Jonathan Rose", "Carl Sechen"], "https://doi.org/10.1145/378239.378499", 2, "dac", 2001]], "Zvi Or-Bach": [0, ["Panel: (When) Will FPGAs Kill ASICs?", ["Rob A. Rutenbar", "Max Baron", "Thomas Daniel", "Rajeev Jayaraman", "Zvi Or-Bach", "Jonathan Rose", "Carl Sechen"], "https://doi.org/10.1145/378239.378499", 2, "dac", 2001]], "Jonathan Rose": [0, ["Panel: (When) Will FPGAs Kill ASICs?", ["Rob A. Rutenbar", "Max Baron", "Thomas Daniel", "Rajeev Jayaraman", "Zvi Or-Bach", "Jonathan Rose", "Carl Sechen"], "https://doi.org/10.1145/378239.378499", 2, "dac", 2001]], "Carl Sechen": [0, ["Panel: (When) Will FPGAs Kill ASICs?", ["Rob A. Rutenbar", "Max Baron", "Thomas Daniel", "Rajeev Jayaraman", "Zvi Or-Bach", "Jonathan Rose", "Carl Sechen"], "https://doi.org/10.1145/378239.378499", 2, "dac", 2001]], "Michael W. Beattie": [0, ["Inductance 101: Modeling and Extraction", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378500", 6, "dac", 2001], ["Modeling Magnetic Coupling for On-Chip Interconnect", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378504", 6, "dac", 2001]], "Lawrence T. Pileggi": [0, ["Inductance 101: Modeling and Extraction", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378500", 6, "dac", 2001], ["Modeling Magnetic Coupling for On-Chip Interconnect", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378504", 6, "dac", 2001], ["Min/max On-Chip Inductance Models and Delay Metrics", ["Yi-Chang Lu", "Mustafa Celik", "Tak Young", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378506", 6, "dac", 2001], ["False Coupling Interactions in Static Timing Analysis", ["Ravishankar Arunachalam", "Ronald D. Blanton", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.379055", 6, "dac", 2001]], "Kaushik Gala": [0, ["Inductance 101: Analysis and Design Issues", ["Kaushik Gala", "David T. Blaauw", "Junfeng Wang", "Vladimir Zolotov", "Min Zhao"], "https://doi.org/10.1145/378239.378501", 6, "dac", 2001]], "David T. Blaauw": [0, ["Inductance 101: Analysis and Design Issues", ["Kaushik Gala", "David T. Blaauw", "Junfeng Wang", "Vladimir Zolotov", "Min Zhao"], "https://doi.org/10.1145/378239.378501", 6, "dac", 2001], ["Driver Modeling and Alignment for Worst-Case Delay Noise", ["Supamas Sirichotiyakul", "David T. Blaauw", "Chanhee Oh", "Rafi Levy", "Vladimir Zolotov", "Jingyan Zuo"], "https://doi.org/10.1145/378239.379054", 6, "dac", 2001]], "Junfeng Wang": [0.00013482506255968474, ["Inductance 101: Analysis and Design Issues", ["Kaushik Gala", "David T. Blaauw", "Junfeng Wang", "Vladimir Zolotov", "Min Zhao"], "https://doi.org/10.1145/378239.378501", 6, "dac", 2001]], "Vladimir Zolotov": [0, ["Inductance 101: Analysis and Design Issues", ["Kaushik Gala", "David T. Blaauw", "Junfeng Wang", "Vladimir Zolotov", "Min Zhao"], "https://doi.org/10.1145/378239.378501", 6, "dac", 2001], ["Driver Modeling and Alignment for Worst-Case Delay Noise", ["Supamas Sirichotiyakul", "David T. Blaauw", "Chanhee Oh", "Rafi Levy", "Vladimir Zolotov", "Jingyan Zuo"], "https://doi.org/10.1145/378239.379054", 6, "dac", 2001]], "Min Zhao": [0, ["Inductance 101: Analysis and Design Issues", ["Kaushik Gala", "David T. Blaauw", "Junfeng Wang", "Vladimir Zolotov", "Min Zhao"], "https://doi.org/10.1145/378239.378501", 6, "dac", 2001], ["A New Structural Pattern Matching Algorithm for Technology Mapping", ["Min Zhao", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/378239.378526", 6, "dac", 2001]], "Yi-Chang Lu": [0, ["Min/max On-Chip Inductance Models and Delay Metrics", ["Yi-Chang Lu", "Mustafa Celik", "Tak Young", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378506", 6, "dac", 2001]], "Mustafa Celik": [0, ["Min/max On-Chip Inductance Models and Delay Metrics", ["Yi-Chang Lu", "Mustafa Celik", "Tak Young", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378506", 6, "dac", 2001]], "Tak Young": [0, ["Min/max On-Chip Inductance Models and Delay Metrics", ["Yi-Chang Lu", "Mustafa Celik", "Tak Young", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378506", 6, "dac", 2001]], "Catherine H. Gebotys": [0, ["Utilizing Memory Bandwidth in DSP Embedded Processors", ["Catherine H. Gebotys"], "https://doi.org/10.1145/378239.378520", 6, "dac", 2001]], "Sathishkumar Udayanarayanan": [0, ["Address Code Generation for Digital Signal Processors", ["Sathishkumar Udayanarayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/378239.378521", 6, "dac", 2001]], "Chaitali Chakrabarti": [0, ["Address Code Generation for Digital Signal Processors", ["Sathishkumar Udayanarayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/378239.378521", 6, "dac", 2001]], "J. Ramanujam": [0, ["Reducing Memory Requirements of Nested Loops for Embedded Systems", ["J. Ramanujam", "Jinpyo Hong", "Mahmut T. Kandemir", "Amit Narayan"], "https://doi.org/10.1145/378239.378523", 6, "dac", 2001], ["Dynamic Management of Scratch-Pad Memory Space", ["Mahmut T. Kandemir", "J. Ramanujam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Ismail Kadayif", "Amisha Parikh"], "https://doi.org/10.1145/378239.379049", 6, "dac", 2001]], "Jinpyo Hong": [0.9990140646696091, ["Reducing Memory Requirements of Nested Loops for Embedded Systems", ["J. Ramanujam", "Jinpyo Hong", "Mahmut T. Kandemir", "Amit Narayan"], "https://doi.org/10.1145/378239.378523", 6, "dac", 2001]], "Mahmut T. Kandemir": [0, ["Reducing Memory Requirements of Nested Loops for Embedded Systems", ["J. Ramanujam", "Jinpyo Hong", "Mahmut T. Kandemir", "Amit Narayan"], "https://doi.org/10.1145/378239.378523", 6, "dac", 2001], ["Dynamic Management of Scratch-Pad Memory Space", ["Mahmut T. Kandemir", "J. Ramanujam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Ismail Kadayif", "Amisha Parikh"], "https://doi.org/10.1145/378239.379049", 6, "dac", 2001]], "Amit Narayan": [0, ["Reducing Memory Requirements of Nested Loops for Embedded Systems", ["J. Ramanujam", "Jinpyo Hong", "Mahmut T. Kandemir", "Amit Narayan"], "https://doi.org/10.1145/378239.378523", 6, "dac", 2001]], "Per Gunnar Kjeldsberg": [0, ["Detection of Partially Simultaneously Alive Signals in Storage Requirement Estimation for Data Intensive Applications", ["Per Gunnar Kjeldsberg", "Francky Catthoor", "Einar J. Aas"], "https://doi.org/10.1145/378239.378525", 6, "dac", 2001]], "Francky Catthoor": [0, ["Detection of Partially Simultaneously Alive Signals in Storage Requirement Estimation for Data Intensive Applications", ["Per Gunnar Kjeldsberg", "Francky Catthoor", "Einar J. Aas"], "https://doi.org/10.1145/378239.378525", 6, "dac", 2001]], "Einar J. Aas": [0, ["Detection of Partially Simultaneously Alive Signals in Storage Requirement Estimation for Data Intensive Applications", ["Per Gunnar Kjeldsberg", "Francky Catthoor", "Einar J. Aas"], "https://doi.org/10.1145/378239.378525", 6, "dac", 2001]], "Shrirang K. Karandikar": [0, ["Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect", ["Shrirang K. Karandikar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/378239.378527", 6, "dac", 2001]], "Amit Singh": [0, ["Latency and Latch Count Minimization in Wave Steered Circuits", ["Amit Singh", "Arindam Mukherjee", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.378529", 6, "dac", 2001]], "Arindam Mukherjee": [0, ["Latency and Latch Count Minimization in Wave Steered Circuits", ["Amit Singh", "Arindam Mukherjee", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.378529", 6, "dac", 2001]], "Jason Cong": [0, ["Performance-Driven Multi-Level Clustering with Application to Hierarchical FPGA Mapping", ["Jason Cong", "Michail Romesis"], "https://doi.org/10.1145/378239.378532", 6, "dac", 2001], ["An Interconnect Energy Model Considering Coupling Effects", ["Taku Uchino", "Jason Cong"], "https://doi.org/10.1145/378239.379022", 4, "dac", 2001]], "Michail Romesis": [0, ["Performance-Driven Multi-Level Clustering with Application to Hierarchical FPGA Mapping", ["Jason Cong", "Michail Romesis"], "https://doi.org/10.1145/378239.378532", 6, "dac", 2001]], "Juan Antonio Carballo": [0, ["Application of Constraint-Based Heuristics in Collaborative Design", ["Juan Antonio Carballo", "Stephen W. Director"], "https://doi.org/10.1145/378239.378533", 6, "dac", 2001]], "Stephen W. Director": [0, ["Application of Constraint-Based Heuristics in Collaborative Design", ["Juan Antonio Carballo", "Stephen W. Director"], "https://doi.org/10.1145/378239.378533", 6, "dac", 2001]], "Franc Brglez": [0, ["A Universal Client for Distributed Networked Design and Computing", ["Franc Brglez", "Hemang Lavana"], "https://doi.org/10.1145/378239.378534", 6, "dac", 2001]], "Hemang Lavana": [0, ["A Universal Client for Distributed Networked Design and Computing", ["Franc Brglez", "Hemang Lavana"], "https://doi.org/10.1145/378239.378534", 6, "dac", 2001]], "Miodrag Potkonjak": [0, ["Hypermedia-Aided Design", ["Darko Kirovski", "Milenko Drinic", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.378536", 6, "dac", 2001], ["Watermarking Graph Partitioning Solutions", ["Gregory Wolfe", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.378567", 4, "dac", 2001], ["MetaCores: Design and Optimization Techniques", ["Seapahn Meguerdichian", "Farinaz Koushanfar", "Advait Mogre", "Dusan Petranovic", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.379028", 6, "dac", 2001]], "Tommy Kuhn": [0, ["A Framework for Object Oriented Hardware Specification, Verification, and Synthesis", ["Tommy Kuhn", "Tobias Oppold", "Markus Winterholer", "Wolfgang Rosenstiel", "Mark Edwards", "Yaron Kashai"], "https://doi.org/10.1145/378239.378537", 6, "dac", 2001]], "Tobias Oppold": [0, ["A Framework for Object Oriented Hardware Specification, Verification, and Synthesis", ["Tommy Kuhn", "Tobias Oppold", "Markus Winterholer", "Wolfgang Rosenstiel", "Mark Edwards", "Yaron Kashai"], "https://doi.org/10.1145/378239.378537", 6, "dac", 2001]], "Markus Winterholer": [0, ["A Framework for Object Oriented Hardware Specification, Verification, and Synthesis", ["Tommy Kuhn", "Tobias Oppold", "Markus Winterholer", "Wolfgang Rosenstiel", "Mark Edwards", "Yaron Kashai"], "https://doi.org/10.1145/378239.378537", 6, "dac", 2001]], "Wolfgang Rosenstiel": [0, ["A Framework for Object Oriented Hardware Specification, Verification, and Synthesis", ["Tommy Kuhn", "Tobias Oppold", "Markus Winterholer", "Wolfgang Rosenstiel", "Mark Edwards", "Yaron Kashai"], "https://doi.org/10.1145/378239.378537", 6, "dac", 2001]], "Mark Edwards": [0, ["A Framework for Object Oriented Hardware Specification, Verification, and Synthesis", ["Tommy Kuhn", "Tobias Oppold", "Markus Winterholer", "Wolfgang Rosenstiel", "Mark Edwards", "Yaron Kashai"], "https://doi.org/10.1145/378239.378537", 6, "dac", 2001]], "Yaron Kashai": [0, ["A Framework for Object Oriented Hardware Specification, Verification, and Synthesis", ["Tommy Kuhn", "Tobias Oppold", "Markus Winterholer", "Wolfgang Rosenstiel", "Mark Edwards", "Yaron Kashai"], "https://doi.org/10.1145/378239.378537", 6, "dac", 2001]], "Mike Sottak": [0, ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539", 0, "dac", 2001]], "Mike Murray": [0, ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539", 0, "dac", 2001]], "Linda Kaye": [0, ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539", 0, "dac", 2001]], "Maria del Mar Hershenson": [0, ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539", 0, "dac", 2001]], "Kenneth S. Kundert": [0, ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539", 0, "dac", 2001]], "Philippe Magarshack": [0, ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539", 0, "dac", 2001]], "Akria Matsuzawa": [0, ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539", 0, "dac", 2001]], "Ronald A. Rohrer": [0, ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539", 0, "dac", 2001]], "Ping Yang": [4.002336663688766e-05, ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539", 0, "dac", 2001]], "David G. Chinnery": [0, ["Achieving 550Mhz in an ASIC Methodology", ["David G. Chinnery", "Borivoje Nikolic", "Kurt Keutzer"], "https://doi.org/10.1145/378239.378542", 6, "dac", 2001]], "Borivoje Nikolic": [0, ["Achieving 550Mhz in an ASIC Methodology", ["David G. Chinnery", "Borivoje Nikolic", "Kurt Keutzer"], "https://doi.org/10.1145/378239.378542", 6, "dac", 2001]], "Gregory A. Northrop": [0, ["A Semi-Custom Design Flow in High-Performance Microprocessor Design", ["Gregory A. Northrop", "Pong-Fei Lu"], "https://doi.org/10.1145/378239.378546", 6, "dac", 2001]], "Pong-Fei Lu": [0, ["A Semi-Custom Design Flow in High-Performance Microprocessor Design", ["Gregory A. Northrop", "Pong-Fei Lu"], "https://doi.org/10.1145/378239.378546", 6, "dac", 2001]], "Stephen E. Rich": [0, ["Reducing the Frequency Gap Between ASIC and Custom Designs: A Custom Perspective", ["Stephen E. Rich", "Matthew J. Parker", "Jim Schwartz"], "https://doi.org/10.1145/378239.378548", 6, "dac", 2001]], "Matthew J. Parker": [0, ["Reducing the Frequency Gap Between ASIC and Custom Designs: A Custom Perspective", ["Stephen E. Rich", "Matthew J. Parker", "Jim Schwartz"], "https://doi.org/10.1145/378239.378548", 6, "dac", 2001]], "Jim Schwartz": [0, ["Reducing the Frequency Gap Between ASIC and Custom Designs: A Custom Perspective", ["Stephen E. Rich", "Matthew J. Parker", "Jim Schwartz"], "https://doi.org/10.1145/378239.378548", 6, "dac", 2001]], "Dongkun Shin": [0.8239550888538361, ["Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis", ["Dongkun Shin", "Jihong Kim", "Seongsoo Lee"], "https://doi.org/10.1145/378239.378551", 6, "dac", 2001]], "Jihong Kim": [1, ["Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis", ["Dongkun Shin", "Jihong Kim", "Seongsoo Lee"], "https://doi.org/10.1145/378239.378551", 6, "dac", 2001]], "Seongsoo Lee": [0.9999981224536896, ["Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis", ["Dongkun Shin", "Jihong Kim", "Seongsoo Lee"], "https://doi.org/10.1145/378239.378551", 6, "dac", 2001]], "Jiong Luo": [0, ["Battery-Aware Static Scheduling for Distributed Real-Time Embedded Systems", ["Jiong Luo", "Niraj K. Jha"], "https://doi.org/10.1145/378239.378553", 6, "dac", 2001]], "Niraj K. Jha": [0, ["Battery-Aware Static Scheduling for Distributed Real-Time Embedded Systems", ["Jiong Luo", "Niraj K. Jha"], "https://doi.org/10.1145/378239.378553", 6, "dac", 2001], ["High-level Software Energy Macro-modeling", ["Tat Kee Tan", "Anand Raghunathan", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/378239.379033", 6, "dac", 2001], ["Input Space Adaptive Design: A High-level Methodology for Energy and Performance Optimization", ["Weidong Wang", "Anand Raghunathan", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/378239.379057", 6, "dac", 2001]], "Paul Pop": [0, ["An Approach to Incremental Design of Distributed Embedded Systems", ["Paul Pop", "Petru Eles", "Traian Pop", "Zebo Peng"], "https://doi.org/10.1145/378239.378557", 6, "dac", 2001]], "Petru Eles": [0, ["An Approach to Incremental Design of Distributed Embedded Systems", ["Paul Pop", "Petru Eles", "Traian Pop", "Zebo Peng"], "https://doi.org/10.1145/378239.378557", 6, "dac", 2001]], "Traian Pop": [0, ["An Approach to Incremental Design of Distributed Embedded Systems", ["Paul Pop", "Petru Eles", "Traian Pop", "Zebo Peng"], "https://doi.org/10.1145/378239.378557", 6, "dac", 2001]], "Zebo Peng": [0, ["An Approach to Incremental Design of Distributed Embedded Systems", ["Paul Pop", "Petru Eles", "Traian Pop", "Zebo Peng"], "https://doi.org/10.1145/378239.378557", 6, "dac", 2001]], "Zhan Yu": [0.00011104214354418218, ["Signal Representation Guided Synthesis Using Carry-Save Adders For Synchronous Data-path Circuits", ["Zhan Yu", "Meng-Lin Yu", "Alan N. Willson Jr."], "https://doi.org/10.1145/378239.378560", 6, "dac", 2001]], "Meng-Lin Yu": [0.0008053848578128964, ["Signal Representation Guided Synthesis Using Carry-Save Adders For Synchronous Data-path Circuits", ["Zhan Yu", "Meng-Lin Yu", "Alan N. Willson Jr."], "https://doi.org/10.1145/378239.378560", 6, "dac", 2001]], "Alan N. Willson Jr.": [0, ["Signal Representation Guided Synthesis Using Carry-Save Adders For Synchronous Data-path Circuits", ["Zhan Yu", "Meng-Lin Yu", "Alan N. Willson Jr."], "https://doi.org/10.1145/378239.378560", 6, "dac", 2001]], "Anmol Mathur": [0, ["Improved Merging of Datapath Operators using Information Content and Required Precision Analysis", ["Anmol Mathur", "Sanjeev Saluja"], "https://doi.org/10.1145/378239.378562", 6, "dac", 2001]], "Sanjeev Saluja": [0, ["Improved Merging of Datapath Operators using Information Content and Required Precision Analysis", ["Anmol Mathur", "Sanjeev Saluja"], "https://doi.org/10.1145/378239.378562", 6, "dac", 2001]], "In-Cheol Park": [0.9998304396867752, ["Digital Filter Synthesis Based on Minimal Signed Digit Representation", ["In-Cheol Park", "Hyeong-Ju Kang"], "https://doi.org/10.1145/378239.378564", 6, "dac", 2001]], "Hyeong-Ju Kang": [0.9946451038122177, ["Digital Filter Synthesis Based on Minimal Signed Digit Representation", ["In-Cheol Park", "Hyeong-Ju Kang"], "https://doi.org/10.1145/378239.378564", 6, "dac", 2001]], "Gang Qu": [0, ["Publicly Detectable Techniques for the Protection of Virtual Components", ["Gang Qu"], "https://doi.org/10.1145/378239.378565", 6, "dac", 2001], ["Hardware Metering", ["Farinaz Koushanfar", "Gang Qu"], "https://doi.org/10.1145/378239.378568", 4, "dac", 2001]], "Rupak Majumdar": [0, ["Watermarking of SAT using Combinatorial Isolation Lemmas", ["Rupak Majumdar", "Jennifer L. Wong"], "https://doi.org/10.1145/378239.378566", 6, "dac", 2001]], "Jennifer L. Wong": [0, ["Watermarking of SAT using Combinatorial Isolation Lemmas", ["Rupak Majumdar", "Jennifer L. Wong"], "https://doi.org/10.1145/378239.378566", 6, "dac", 2001], ["Watermarking Graph Partitioning Solutions", ["Gregory Wolfe", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.378567", 4, "dac", 2001]], "Gregory Wolfe": [0, ["Watermarking Graph Partitioning Solutions", ["Gregory Wolfe", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.378567", 4, "dac", 2001]], "Farinaz Koushanfar": [0, ["Hardware Metering", ["Farinaz Koushanfar", "Gang Qu"], "https://doi.org/10.1145/378239.378568", 4, "dac", 2001], ["MetaCores: Design and Optimization Techniques", ["Seapahn Meguerdichian", "Farinaz Koushanfar", "Advait Mogre", "Dusan Petranovic", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.379028", 6, "dac", 2001]], "Phillip Restle": [0, ["Technical Visualizations in VLSI Design", ["Phillip Restle"], "https://doi.org/10.1145/378239.378569", 6, "dac", 2001]], "Jeff Solomon": [0, ["Using Texture Mapping with Mipmapping to Render a VLSI Layout", ["Jeff Solomon", "Mark Horowitz"], "https://doi.org/10.1145/378239.379012", 6, "dac", 2001]], "Mark Horowitz": [0, ["Using Texture Mapping with Mipmapping to Render a VLSI Layout", ["Jeff Solomon", "Mark Horowitz"], "https://doi.org/10.1145/378239.379012", 6, "dac", 2001]], "Marc Najork": [0, ["Web-based Algorithm Animation", ["Marc Najork"], "https://doi.org/10.1145/378239.379013", 6, "dac", 2001]], "Peter Petrov": [0, ["Speeding Up Control-Dominated Applications through Microarchitectural Customizations in Embedded Processors", ["Peter Petrov", "Alex Orailoglu"], "https://doi.org/10.1145/378239.379014", 6, "dac", 2001]], "Damien Lyonnard": [0, ["Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip", ["Damien Lyonnard", "Sungjoo Yoo", "Amer Baghdadi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/378239.379015", 6, "dac", 2001]], "Sungjoo Yoo": [1, ["Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip", ["Damien Lyonnard", "Sungjoo Yoo", "Amer Baghdadi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/378239.379015", 6, "dac", 2001]], "Amer Baghdadi": [0, ["Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip", ["Damien Lyonnard", "Sungjoo Yoo", "Amer Baghdadi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/378239.379015", 6, "dac", 2001]], "Ahmed Amine Jerraya": [0, ["Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip", ["Damien Lyonnard", "Sungjoo Yoo", "Amer Baghdadi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/378239.379015", 6, "dac", 2001]], "Tajana Simunic": [0, ["Dynamic Voltage Scaling and Power Management for Portable Systems", ["Tajana Simunic", "Luca Benini", "Andrea Acquaviva", "Peter W. Glynn", "Giovanni De Micheli"], "https://doi.org/10.1145/378239.379016", 6, "dac", 2001]], "Luca Benini": [0, ["Dynamic Voltage Scaling and Power Management for Portable Systems", ["Tajana Simunic", "Luca Benini", "Andrea Acquaviva", "Peter W. Glynn", "Giovanni De Micheli"], "https://doi.org/10.1145/378239.379016", 6, "dac", 2001], ["Statistical Design Space Exploration for Application-Specific Unit Synthesis", ["Davide Bruni", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/378239.379039", 6, "dac", 2001], ["From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip", ["Luca Benini", "Luca Macchiarulo", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/378239.379066", 6, "dac", 2001]], "Andrea Acquaviva": [0, ["Dynamic Voltage Scaling and Power Management for Portable Systems", ["Tajana Simunic", "Luca Benini", "Andrea Acquaviva", "Peter W. Glynn", "Giovanni De Micheli"], "https://doi.org/10.1145/378239.379016", 6, "dac", 2001]], "Peter W. Glynn": [0, ["Dynamic Voltage Scaling and Power Management for Portable Systems", ["Tajana Simunic", "Luca Benini", "Andrea Acquaviva", "Peter W. Glynn", "Giovanni De Micheli"], "https://doi.org/10.1145/378239.379016", 6, "dac", 2001]], "Matthew W. Moskewicz": [0, ["Chaff: Engineering an Efficient SAT Solver", ["Matthew W. Moskewicz", "Conor F. Madigan", "Ying Zhao", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/378239.379017", 6, "dac", 2001]], "Conor F. Madigan": [0, ["Chaff: Engineering an Efficient SAT Solver", ["Matthew W. Moskewicz", "Conor F. Madigan", "Ying Zhao", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/378239.379017", 6, "dac", 2001]], "Ying Zhao": [0, ["Chaff: Engineering an Efficient SAT Solver", ["Matthew W. Moskewicz", "Conor F. Madigan", "Ying Zhao", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/378239.379017", 6, "dac", 2001]], "Lintao Zhang": [0, ["Chaff: Engineering an Efficient SAT Solver", ["Matthew W. Moskewicz", "Conor F. Madigan", "Ying Zhao", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/378239.379017", 6, "dac", 2001]], "Sharad Malik": [0, ["Chaff: Engineering an Efficient SAT Solver", ["Matthew W. Moskewicz", "Conor F. Madigan", "Ying Zhao", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/378239.379017", 6, "dac", 2001], ["Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", ["Marco Sgroi", "Michael Sheets", "Andrew Mihal", "Kurt Keutzer", "Sharad Malik", "Jan M. Rabaey", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/378239.379045", 6, "dac", 2001]], "Aarti Gupta": [0, ["Dynamic Detection and Removal of Inactive Clauses in SAT with Application in Image Computation", ["Aarti Gupta", "Anubhav Gupta", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1145/378239.379018", 6, "dac", 2001]], "Anubhav Gupta": [0, ["Dynamic Detection and Removal of Inactive Clauses in SAT with Application in Image Computation", ["Aarti Gupta", "Anubhav Gupta", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1145/378239.379018", 6, "dac", 2001]], "Zijiang Yang": [2.969897328064519e-09, ["Dynamic Detection and Removal of Inactive Clauses in SAT with Application in Image Computation", ["Aarti Gupta", "Anubhav Gupta", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1145/378239.379018", 6, "dac", 2001]], "Pranav Ashar": [0, ["Dynamic Detection and Removal of Inactive Clauses in SAT with Application in Image Computation", ["Aarti Gupta", "Anubhav Gupta", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1145/378239.379018", 6, "dac", 2001]], "Jesse Whittemore": [0, ["SATIRE: A New Incremental Satisfiability Engine", ["Jesse Whittemore", "Joonyoung Kim", "Karem A. Sakallah"], "https://doi.org/10.1145/378239.379019", 4, "dac", 2001]], "Joonyoung Kim": [0.9999984800815582, ["SATIRE: A New Incremental Satisfiability Engine", ["Jesse Whittemore", "Joonyoung Kim", "Karem A. Sakallah"], "https://doi.org/10.1145/378239.379019", 4, "dac", 2001]], "Emil Gizdarski": [0, ["A Framework for Low Complexity Static Learning", ["Emil Gizdarski", "Hideo Fujiwara"], "https://doi.org/10.1145/378239.379020", 4, "dac", 2001]], "Hideo Fujiwara": [0, ["A Framework for Low Complexity Static Learning", ["Emil Gizdarski", "Hideo Fujiwara"], "https://doi.org/10.1145/378239.379020", 4, "dac", 2001]], "Sheldon X.-D. Tan": [0, ["Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling", ["Sheldon X.-D. Tan", "C.-J. Richard Shi"], "https://doi.org/10.1145/378239.379021", 5, "dac", 2001]], "C.-J. Richard Shi": [0, ["Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling", ["Sheldon X.-D. Tan", "C.-J. Richard Shi"], "https://doi.org/10.1145/378239.379021", 5, "dac", 2001]], "Taku Uchino": [0, ["An Interconnect Energy Model Considering Coupling Effects", ["Taku Uchino", "Jason Cong"], "https://doi.org/10.1145/378239.379022", 4, "dac", 2001]], "Tsung-Hao Chen": [0, ["Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods", ["Tsung-Hao Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/378239.379023", 4, "dac", 2001]], "Charlie Chung-Ping Chen": [0, ["Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods", ["Tsung-Hao Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/378239.379023", 4, "dac", 2001]], "Luca Daniel": [0, ["Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1145/378239.379024", 4, "dac", 2001]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1145/378239.379024", 4, "dac", 2001], ["Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", ["Marco Sgroi", "Michael Sheets", "Andrew Mihal", "Kurt Keutzer", "Sharad Malik", "Jan M. Rabaey", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/378239.379045", 6, "dac", 2001]], "Jacob White": [0, ["Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1145/378239.379024", 4, "dac", 2001], ["Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk", ["Yehia Massoud", "Jamil Kawa", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/378239.379070", 6, "dac", 2001]], "Amir H. Ajami": [0, ["Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs", ["Amir H. Ajami", "Kaustav Banerjee", "Massoud Pedram", "Lukas P. P. P. van Ginneken"], "https://doi.org/10.1145/378239.379025", 6, "dac", 2001]], "Kaustav Banerjee": [0, ["Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs", ["Amir H. Ajami", "Kaustav Banerjee", "Massoud Pedram", "Lukas P. P. P. van Ginneken"], "https://doi.org/10.1145/378239.379025", 6, "dac", 2001], ["Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects", ["Kaustav Banerjee", "Amit Mehrotra"], "https://doi.org/10.1145/378239.379069", 6, "dac", 2001]], "Massoud Pedram": [0, ["Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs", ["Amir H. Ajami", "Kaustav Banerjee", "Massoud Pedram", "Lukas P. P. P. van Ginneken"], "https://doi.org/10.1145/378239.379025", 6, "dac", 2001], ["Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/378239.379075", 6, "dac", 2001]], "Lukas P. P. P. van Ginneken": [0, ["Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs", ["Amir H. Ajami", "Kaustav Banerjee", "Massoud Pedram", "Lukas P. P. P. van Ginneken"], "https://doi.org/10.1145/378239.379025", 6, "dac", 2001]], "Ireneusz Janiszewski": [0, ["VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers", ["Ireneusz Janiszewski", "Bernhard Hoppe", "Hermann Meuth"], "https://doi.org/10.1145/378239.379026", 6, "dac", 2001]], "Bernhard Hoppe": [0, ["VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers", ["Ireneusz Janiszewski", "Bernhard Hoppe", "Hermann Meuth"], "https://doi.org/10.1145/378239.379026", 6, "dac", 2001]], "Hermann Meuth": [0, ["VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers", ["Ireneusz Janiszewski", "Bernhard Hoppe", "Hermann Meuth"], "https://doi.org/10.1145/378239.379026", 6, "dac", 2001]], "Ramesh Karri": [0, ["Concurrent Error Detection of Fault-Based Side-Channel Cryptanalysis of 128-Bit Symmetric Block Ciphers", ["Ramesh Karri", "Kaijie Wu", "Piyush Mishra", "Yongkook Kim"], "https://doi.org/10.1145/378239.379027", 7, "dac", 2001]], "Kaijie Wu": [2.769451601380979e-08, ["Concurrent Error Detection of Fault-Based Side-Channel Cryptanalysis of 128-Bit Symmetric Block Ciphers", ["Ramesh Karri", "Kaijie Wu", "Piyush Mishra", "Yongkook Kim"], "https://doi.org/10.1145/378239.379027", 7, "dac", 2001]], "Piyush Mishra": [0, ["Concurrent Error Detection of Fault-Based Side-Channel Cryptanalysis of 128-Bit Symmetric Block Ciphers", ["Ramesh Karri", "Kaijie Wu", "Piyush Mishra", "Yongkook Kim"], "https://doi.org/10.1145/378239.379027", 7, "dac", 2001]], "Yongkook Kim": [0.983330026268959, ["Concurrent Error Detection of Fault-Based Side-Channel Cryptanalysis of 128-Bit Symmetric Block Ciphers", ["Ramesh Karri", "Kaijie Wu", "Piyush Mishra", "Yongkook Kim"], "https://doi.org/10.1145/378239.379027", 7, "dac", 2001]], "Advait Mogre": [0, ["MetaCores: Design and Optimization Techniques", ["Seapahn Meguerdichian", "Farinaz Koushanfar", "Advait Mogre", "Dusan Petranovic", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.379028", 6, "dac", 2001]], "Dusan Petranovic": [0, ["MetaCores: Design and Optimization Techniques", ["Seapahn Meguerdichian", "Farinaz Koushanfar", "Advait Mogre", "Dusan Petranovic", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.379028", 6, "dac", 2001]], "Andrew B. Kahng": [8.938514595158153e-09, ["Panel: Is Nanometer Design Under Control?", ["Andrew B. Kahng", "Bing J. Sheu", "Nancy Nettleton", "John M. Cohn", "Shekhar Borkar", "Louis Scheffer", "Ed Cheng", "Sang Wang"], "https://doi.org/10.1145/378239.379029", 2, "dac", 2001]], "Bing J. Sheu": [0, ["Panel: Is Nanometer Design Under Control?", ["Andrew B. Kahng", "Bing J. Sheu", "Nancy Nettleton", "John M. Cohn", "Shekhar Borkar", "Louis Scheffer", "Ed Cheng", "Sang Wang"], "https://doi.org/10.1145/378239.379029", 2, "dac", 2001]], "Nancy Nettleton": [0, ["Panel: Is Nanometer Design Under Control?", ["Andrew B. Kahng", "Bing J. Sheu", "Nancy Nettleton", "John M. Cohn", "Shekhar Borkar", "Louis Scheffer", "Ed Cheng", "Sang Wang"], "https://doi.org/10.1145/378239.379029", 2, "dac", 2001]], "John M. Cohn": [0, ["Panel: Is Nanometer Design Under Control?", ["Andrew B. Kahng", "Bing J. Sheu", "Nancy Nettleton", "John M. Cohn", "Shekhar Borkar", "Louis Scheffer", "Ed Cheng", "Sang Wang"], "https://doi.org/10.1145/378239.379029", 2, "dac", 2001]], "Shekhar Borkar": [0, ["Panel: Is Nanometer Design Under Control?", ["Andrew B. Kahng", "Bing J. Sheu", "Nancy Nettleton", "John M. Cohn", "Shekhar Borkar", "Louis Scheffer", "Ed Cheng", "Sang Wang"], "https://doi.org/10.1145/378239.379029", 2, "dac", 2001]], "Louis Scheffer": [0, ["Panel: Is Nanometer Design Under Control?", ["Andrew B. Kahng", "Bing J. Sheu", "Nancy Nettleton", "John M. Cohn", "Shekhar Borkar", "Louis Scheffer", "Ed Cheng", "Sang Wang"], "https://doi.org/10.1145/378239.379029", 2, "dac", 2001]], "Ed Cheng": [0, ["Panel: Is Nanometer Design Under Control?", ["Andrew B. Kahng", "Bing J. Sheu", "Nancy Nettleton", "John M. Cohn", "Shekhar Borkar", "Louis Scheffer", "Ed Cheng", "Sang Wang"], "https://doi.org/10.1145/378239.379029", 2, "dac", 2001]], "Sang Wang": [0.09858531877398491, ["Panel: Is Nanometer Design Under Control?", ["Andrew B. Kahng", "Bing J. Sheu", "Nancy Nettleton", "John M. Cohn", "Shekhar Borkar", "Louis Scheffer", "Ed Cheng", "Sang Wang"], "https://doi.org/10.1145/378239.379029", 2, "dac", 2001]], "Leonardo Maria Reyneri": [0, ["A Hardware/Software Co-design Flow and IP Library Based of SimulinkTM", ["Leonardo Maria Reyneri", "F. Cucinotta", "A. Serra", "Luciano Lavagno"], "https://doi.org/10.1145/378239.379030", 6, "dac", 2001]], "F. Cucinotta": [0, ["A Hardware/Software Co-design Flow and IP Library Based of SimulinkTM", ["Leonardo Maria Reyneri", "F. Cucinotta", "A. Serra", "Luciano Lavagno"], "https://doi.org/10.1145/378239.379030", 6, "dac", 2001]], "A. Serra": [0, ["A Hardware/Software Co-design Flow and IP Library Based of SimulinkTM", ["Leonardo Maria Reyneri", "F. Cucinotta", "A. Serra", "Luciano Lavagno"], "https://doi.org/10.1145/378239.379030", 6, "dac", 2001]], "Luciano Lavagno": [0, ["A Hardware/Software Co-design Flow and IP Library Based of SimulinkTM", ["Leonardo Maria Reyneri", "F. Cucinotta", "A. Serra", "Luciano Lavagno"], "https://doi.org/10.1145/378239.379030", 6, "dac", 2001]], "Amit Nandi": [0, ["System-Level Power/Performance Analysis for Embedded Systems Design", ["Amit Nandi", "Radu Marculescu"], "https://doi.org/10.1145/378239.379032", 6, "dac", 2001]], "Radu Marculescu": [0, ["System-Level Power/Performance Analysis for Embedded Systems Design", ["Amit Nandi", "Radu Marculescu"], "https://doi.org/10.1145/378239.379032", 6, "dac", 2001]], "Tat Kee Tan": [0, ["High-level Software Energy Macro-modeling", ["Tat Kee Tan", "Anand Raghunathan", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/378239.379033", 6, "dac", 2001]], "Hoon Choi": [0.5669018998742104, ["Model Checking of S3C2400X Industrial Embedded SOC Product", ["Hoon Choi", "Byeong-Whee Yun", "Yun-Tae Lee", "Hyunglae Roh"], "https://doi.org/10.1145/378239.379034", 6, "dac", 2001]], "Byeong-Whee Yun": [0.9915268123149872, ["Model Checking of S3C2400X Industrial Embedded SOC Product", ["Hoon Choi", "Byeong-Whee Yun", "Yun-Tae Lee", "Hyunglae Roh"], "https://doi.org/10.1145/378239.379034", 6, "dac", 2001]], "Yun-Tae Lee": [0.9882351160049438, ["Model Checking of S3C2400X Industrial Embedded SOC Product", ["Hoon Choi", "Byeong-Whee Yun", "Yun-Tae Lee", "Hyunglae Roh"], "https://doi.org/10.1145/378239.379034", 6, "dac", 2001]], "Hyunglae Roh": [0.9999607503414154, ["Model Checking of S3C2400X Industrial Embedded SOC Product", ["Hoon Choi", "Byeong-Whee Yun", "Yun-Tae Lee", "Hyunglae Roh"], "https://doi.org/10.1145/378239.379034", 6, "dac", 2001]], "Julia Dushina": [0, ["Semi-Formal Test Generation with Genevieve", ["Julia Dushina", "Mike Benjamin", "Daniel Geist"], "https://doi.org/10.1145/378239.379035", 6, "dac", 2001]], "Mike Benjamin": [0, ["Semi-Formal Test Generation with Genevieve", ["Julia Dushina", "Mike Benjamin", "Daniel Geist"], "https://doi.org/10.1145/378239.379035", 6, "dac", 2001]], "Daniel Geist": [0, ["Semi-Formal Test Generation with Genevieve", ["Julia Dushina", "Mike Benjamin", "Daniel Geist"], "https://doi.org/10.1145/378239.379035", 6, "dac", 2001]], "Murali Kudlugi": [0, ["A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification", ["Murali Kudlugi", "Soha Hassoun", "Charles Selvidge", "Duaine Pryor"], "https://doi.org/10.1145/378239.379036", 6, "dac", 2001], ["Static Scheduling of Multiple Asynchronous Domains For Functional Verification", ["Murali Kudlugi", "Charles Selvidge", "Russell Tessier"], "https://doi.org/10.1145/378239.379040", 6, "dac", 2001]], "Soha Hassoun": [0, ["A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification", ["Murali Kudlugi", "Soha Hassoun", "Charles Selvidge", "Duaine Pryor"], "https://doi.org/10.1145/378239.379036", 6, "dac", 2001]], "Charles Selvidge": [0, ["A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification", ["Murali Kudlugi", "Soha Hassoun", "Charles Selvidge", "Duaine Pryor"], "https://doi.org/10.1145/378239.379036", 6, "dac", 2001], ["Static Scheduling of Multiple Asynchronous Domains For Functional Verification", ["Murali Kudlugi", "Charles Selvidge", "Russell Tessier"], "https://doi.org/10.1145/378239.379040", 6, "dac", 2001]], "Duaine Pryor": [0, ["A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification", ["Murali Kudlugi", "Soha Hassoun", "Charles Selvidge", "Duaine Pryor"], "https://doi.org/10.1145/378239.379036", 6, "dac", 2001]], "Alex Doboli": [0, ["Integrated High-Level Synthesis and Power-Net Routing for Digital Design under Switching Noise Constraints", ["Alex Doboli", "Ranga Vemuri"], "https://doi.org/10.1145/378239.379037", 6, "dac", 2001]], "Kia Bazargan": [0, ["Integrating Scheduling and Physical Design into a Coherent Compilation Cycle for Reconfigurable Computing Architectures", ["Kia Bazargan", "Seda Ogrenci", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.379038", 6, "dac", 2001]], "Seda Ogrenci": [0, ["Integrating Scheduling and Physical Design into a Coherent Compilation Cycle for Reconfigurable Computing Architectures", ["Kia Bazargan", "Seda Ogrenci", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.379038", 6, "dac", 2001]], "Davide Bruni": [0, ["Statistical Design Space Exploration for Application-Specific Unit Synthesis", ["Davide Bruni", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/378239.379039", 6, "dac", 2001]], "Alessandro Bogliolo": [0, ["Statistical Design Space Exploration for Application-Specific Unit Synthesis", ["Davide Bruni", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/378239.379039", 6, "dac", 2001]], "Russell Tessier": [0, ["Static Scheduling of Multiple Asynchronous Domains For Functional Verification", ["Murali Kudlugi", "Charles Selvidge", "Russell Tessier"], "https://doi.org/10.1145/378239.379040", 6, "dac", 2001]], "Tong Xiao": [0, ["Functional Correlation Analysis in Crosstalk Induced Critical Paths Identification", ["Tong Xiao", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.379041", 4, "dac", 2001]], "Hakan Yalcin": [0, ["An Advanced Timing Characterization Method Using Mode Dependency", ["Hakan Yalcin", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Karem A. Sakallah", "John P. Hayes"], "https://doi.org/10.1145/378239.379042", 4, "dac", 2001]], "Robert Palermo": [0, ["An Advanced Timing Characterization Method Using Mode Dependency", ["Hakan Yalcin", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Karem A. Sakallah", "John P. Hayes"], "https://doi.org/10.1145/378239.379042", 4, "dac", 2001]], "Mohammad Mortazavi": [0, ["An Advanced Timing Characterization Method Using Mode Dependency", ["Hakan Yalcin", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Karem A. Sakallah", "John P. Hayes"], "https://doi.org/10.1145/378239.379042", 4, "dac", 2001]], "Cyrus Bamji": [0, ["An Advanced Timing Characterization Method Using Mode Dependency", ["Hakan Yalcin", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Karem A. Sakallah", "John P. Hayes"], "https://doi.org/10.1145/378239.379042", 4, "dac", 2001]], "John P. Hayes": [0, ["An Advanced Timing Characterization Method Using Mode Dependency", ["Hakan Yalcin", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Karem A. Sakallah", "John P. Hayes"], "https://doi.org/10.1145/378239.379042", 4, "dac", 2001]], "Jing-Jia Liou": [0, ["Fast Statistical Timing Analysis By Probabilistic Event Propagation", ["Jing-Jia Liou", "Kwang-Ting Cheng", "Sandip Kundu", "Angela Krstic"], "https://doi.org/10.1145/378239.379043", 6, "dac", 2001]], "Sandip Kundu": [0, ["Fast Statistical Timing Analysis By Probabilistic Event Propagation", ["Jing-Jia Liou", "Kwang-Ting Cheng", "Sandip Kundu", "Angela Krstic"], "https://doi.org/10.1145/378239.379043", 6, "dac", 2001]], "Angela Krstic": [0, ["Fast Statistical Timing Analysis By Probabilistic Event Propagation", ["Jing-Jia Liou", "Kwang-Ting Cheng", "Sandip Kundu", "Angela Krstic"], "https://doi.org/10.1145/378239.379043", 6, "dac", 2001]], "Marco Sgroi": [0, ["Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", ["Marco Sgroi", "Michael Sheets", "Andrew Mihal", "Kurt Keutzer", "Sharad Malik", "Jan M. Rabaey", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/378239.379045", 6, "dac", 2001]], "Michael Sheets": [0, ["Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", ["Marco Sgroi", "Michael Sheets", "Andrew Mihal", "Kurt Keutzer", "Sharad Malik", "Jan M. Rabaey", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/378239.379045", 6, "dac", 2001]], "Andrew Mihal": [0, ["Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", ["Marco Sgroi", "Michael Sheets", "Andrew Mihal", "Kurt Keutzer", "Sharad Malik", "Jan M. Rabaey", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/378239.379045", 6, "dac", 2001]], "Jan M. Rabaey": [0, ["Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", ["Marco Sgroi", "Michael Sheets", "Andrew Mihal", "Kurt Keutzer", "Sharad Malik", "Jan M. Rabaey", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/378239.379045", 6, "dac", 2001]], "Drew Wingard": [0, ["MicroNetwork-Based Integration for SOCs", ["Drew Wingard"], "https://doi.org/10.1145/378239.379046", 5, "dac", 2001]], "Faraydon Karim": [0, ["On-Chip Communication Architecture for OC-768 Network Processors", ["Faraydon Karim", "Anh Nguyen", "Sujit Dey", "Ramesh R. Rao"], "https://doi.org/10.1145/378239.379047", 6, "dac", 2001]], "Anh Nguyen": [0, ["On-Chip Communication Architecture for OC-768 Network Processors", ["Faraydon Karim", "Anh Nguyen", "Sujit Dey", "Ramesh R. Rao"], "https://doi.org/10.1145/378239.379047", 6, "dac", 2001]], "Ramesh R. Rao": [0, ["On-Chip Communication Architecture for OC-768 Network Processors", ["Faraydon Karim", "Anh Nguyen", "Sujit Dey", "Ramesh R. Rao"], "https://doi.org/10.1145/378239.379047", 6, "dac", 2001]], "William J. Dally": [0, ["Route Packets, Not Wires: On-Chip Interconnection Networks", ["William J. Dally", "Brian Towles"], "https://doi.org/10.1145/378239.379048", 6, "dac", 2001]], "Brian Towles": [0, ["Route Packets, Not Wires: On-Chip Interconnection Networks", ["William J. Dally", "Brian Towles"], "https://doi.org/10.1145/378239.379048", 6, "dac", 2001]], "Mary Jane Irwin": [0, ["Dynamic Management of Scratch-Pad Memory Space", ["Mahmut T. Kandemir", "J. Ramanujam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Ismail Kadayif", "Amisha Parikh"], "https://doi.org/10.1145/378239.379049", 6, "dac", 2001]], "Narayanan Vijaykrishnan": [0, ["Dynamic Management of Scratch-Pad Memory Space", ["Mahmut T. Kandemir", "J. Ramanujam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Ismail Kadayif", "Amisha Parikh"], "https://doi.org/10.1145/378239.379049", 6, "dac", 2001]], "Ismail Kadayif": [0, ["Dynamic Management of Scratch-Pad Memory Space", ["Mahmut T. Kandemir", "J. Ramanujam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Ismail Kadayif", "Amisha Parikh"], "https://doi.org/10.1145/378239.379049", 6, "dac", 2001]], "Amisha Parikh": [0, ["Dynamic Management of Scratch-Pad Memory Space", ["Mahmut T. Kandemir", "J. Ramanujam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Ismail Kadayif", "Amisha Parikh"], "https://doi.org/10.1145/378239.379049", 6, "dac", 2001]], "Margarida F. Jacome": [0, ["Clustered VLIW Architectures with Predicated Switching", ["Margarida F. Jacome", "Gustavo de Veciana", "Satish Pillai"], "https://doi.org/10.1145/378239.379050", 6, "dac", 2001], ["High-Quality Operation Binding for Clustered VLIW Datapaths", ["Viktor S. Lapinskii", "Margarida F. Jacome", "Gustavo de Veciana"], "https://doi.org/10.1145/378239.379051", 6, "dac", 2001]], "Gustavo de Veciana": [0, ["Clustered VLIW Architectures with Predicated Switching", ["Margarida F. Jacome", "Gustavo de Veciana", "Satish Pillai"], "https://doi.org/10.1145/378239.379050", 6, "dac", 2001], ["High-Quality Operation Binding for Clustered VLIW Datapaths", ["Viktor S. Lapinskii", "Margarida F. Jacome", "Gustavo de Veciana"], "https://doi.org/10.1145/378239.379051", 6, "dac", 2001]], "Satish Pillai": [0, ["Clustered VLIW Architectures with Predicated Switching", ["Margarida F. Jacome", "Gustavo de Veciana", "Satish Pillai"], "https://doi.org/10.1145/378239.379050", 6, "dac", 2001]], "Viktor S. Lapinskii": [0, ["High-Quality Operation Binding for Clustered VLIW Datapaths", ["Viktor S. Lapinskii", "Margarida F. Jacome", "Gustavo de Veciana"], "https://doi.org/10.1145/378239.379051", 6, "dac", 2001]], "Holger Keding": [0, ["Fast Bit-True Simulation", ["Holger Keding", "Martin Coors", "Olaf Luthje", "Heinrich Meyr"], "https://doi.org/10.1145/378239.379052", 6, "dac", 2001]], "Martin Coors": [0, ["Fast Bit-True Simulation", ["Holger Keding", "Martin Coors", "Olaf Luthje", "Heinrich Meyr"], "https://doi.org/10.1145/378239.379052", 6, "dac", 2001]], "Olaf Luthje": [0, ["Fast Bit-True Simulation", ["Holger Keding", "Martin Coors", "Olaf Luthje", "Heinrich Meyr"], "https://doi.org/10.1145/378239.379052", 6, "dac", 2001]], "Heinrich Meyr": [0, ["Fast Bit-True Simulation", ["Holger Keding", "Martin Coors", "Olaf Luthje", "Heinrich Meyr"], "https://doi.org/10.1145/378239.379052", 6, "dac", 2001]], "Hai Zhou": [0, ["Timing Analysis with Crosstalk as Fixpoints on Complete Lattice", ["Hai Zhou", "Narendra V. Shenoy", "William Nicholls"], "https://doi.org/10.1145/378239.379053", 6, "dac", 2001]], "Narendra V. Shenoy": [0, ["Timing Analysis with Crosstalk as Fixpoints on Complete Lattice", ["Hai Zhou", "Narendra V. Shenoy", "William Nicholls"], "https://doi.org/10.1145/378239.379053", 6, "dac", 2001]], "William Nicholls": [0, ["Timing Analysis with Crosstalk as Fixpoints on Complete Lattice", ["Hai Zhou", "Narendra V. Shenoy", "William Nicholls"], "https://doi.org/10.1145/378239.379053", 6, "dac", 2001]], "Supamas Sirichotiyakul": [0, ["Driver Modeling and Alignment for Worst-Case Delay Noise", ["Supamas Sirichotiyakul", "David T. Blaauw", "Chanhee Oh", "Rafi Levy", "Vladimir Zolotov", "Jingyan Zuo"], "https://doi.org/10.1145/378239.379054", 6, "dac", 2001]], "Chanhee Oh": [0.7742483913898468, ["Driver Modeling and Alignment for Worst-Case Delay Noise", ["Supamas Sirichotiyakul", "David T. Blaauw", "Chanhee Oh", "Rafi Levy", "Vladimir Zolotov", "Jingyan Zuo"], "https://doi.org/10.1145/378239.379054", 6, "dac", 2001]], "Rafi Levy": [0, ["Driver Modeling and Alignment for Worst-Case Delay Noise", ["Supamas Sirichotiyakul", "David T. Blaauw", "Chanhee Oh", "Rafi Levy", "Vladimir Zolotov", "Jingyan Zuo"], "https://doi.org/10.1145/378239.379054", 6, "dac", 2001]], "Jingyan Zuo": [0, ["Driver Modeling and Alignment for Worst-Case Delay Noise", ["Supamas Sirichotiyakul", "David T. Blaauw", "Chanhee Oh", "Rafi Levy", "Vladimir Zolotov", "Jingyan Zuo"], "https://doi.org/10.1145/378239.379054", 6, "dac", 2001]], "Ravishankar Arunachalam": [0, ["False Coupling Interactions in Static Timing Analysis", ["Ravishankar Arunachalam", "Ronald D. Blanton", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.379055", 6, "dac", 2001]], "Ronald D. Blanton": [0, ["False Coupling Interactions in Static Timing Analysis", ["Ravishankar Arunachalam", "Ronald D. Blanton", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.379055", 6, "dac", 2001]], "Ki-Wook Kim": [0.9571953415870667, ["Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique", ["Ki-Wook Kim", "Seong-Ook Jung", "Prashant Saxena", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1145/378239.379056", 6, "dac", 2001]], "Seong-Ook Jung": [1, ["Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique", ["Ki-Wook Kim", "Seong-Ook Jung", "Prashant Saxena", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1145/378239.379056", 6, "dac", 2001]], "Prashant Saxena": [0, ["Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique", ["Ki-Wook Kim", "Seong-Ook Jung", "Prashant Saxena", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1145/378239.379056", 6, "dac", 2001]], "C. L. Liu": [0, ["Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique", ["Ki-Wook Kim", "Seong-Ook Jung", "Prashant Saxena", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1145/378239.379056", 6, "dac", 2001]], "Sung-Mo Kang": [0.8804953843355179, ["Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique", ["Ki-Wook Kim", "Seong-Ook Jung", "Prashant Saxena", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1145/378239.379056", 6, "dac", 2001]], "Weidong Wang": [0.0004518593195825815, ["Input Space Adaptive Design: A High-level Methodology for Energy and Performance Optimization", ["Weidong Wang", "Anand Raghunathan", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/378239.379057", 6, "dac", 2001]], "Jorg Henkel": [0, ["A2BC: Adaptive Address Bus Coding for Low Power Deep Sub-Micron Designs", ["Jorg Henkel", "Haris Lekatsas"], "https://doi.org/10.1145/378239.379058", 6, "dac", 2001]], "Haris Lekatsas": [0, ["A2BC: Adaptive Address Bus Coding for Low Power Deep Sub-Micron Designs", ["Jorg Henkel", "Haris Lekatsas"], "https://doi.org/10.1145/378239.379058", 6, "dac", 2001]], "Youngsoo Shin": [0.9997629821300507, ["Coupling-Driven Bus Design for Low-Power Application-Specific Systems", ["Youngsoo Shin", "Takayasu Sakurai"], "https://doi.org/10.1145/378239.379059", 4, "dac", 2001]], "Takayasu Sakurai": [0, ["Coupling-Driven Bus Design for Low-Power Application-Specific Systems", ["Youngsoo Shin", "Takayasu Sakurai"], "https://doi.org/10.1145/378239.379059", 4, "dac", 2001]], "Clark N. Taylor": [0, ["Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies", ["Clark N. Taylor", "Sujit Dey", "Yi Zhao"], "https://doi.org/10.1145/378239.379060", 4, "dac", 2001]], "Yi Zhao": [0, ["Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies", ["Clark N. Taylor", "Sujit Dey", "Yi Zhao"], "https://doi.org/10.1145/378239.379060", 4, "dac", 2001]], "Suhwan Kim": [0.9619682878255844, ["A True Single-Phase 8-bit Adiabatic Multiplier", ["Suhwan Kim", "Conrad H. Ziesler", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/378239.379061", 6, "dac", 2001]], "Conrad H. Ziesler": [0, ["A True Single-Phase 8-bit Adiabatic Multiplier", ["Suhwan Kim", "Conrad H. Ziesler", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/378239.379061", 6, "dac", 2001]], "Marios C. Papaefthymiou": [0, ["A True Single-Phase 8-bit Adiabatic Multiplier", ["Suhwan Kim", "Conrad H. Ziesler", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/378239.379061", 6, "dac", 2001]], "Jai-Ming Lin": [0, ["TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans", ["Jai-Ming Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/378239.379062", 6, "dac", 2001]], "Yao-Wen Chang": [4.2530515109717726e-08, ["TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans", ["Jai-Ming Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/378239.379062", 6, "dac", 2001]], "Yuchun Ma": [0, ["Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List", ["Yuchun Ma", "Xianlong Hong", "Sheqin Dong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1145/378239.379063", 6, "dac", 2001]], "Xianlong Hong": [5.6014105354051935e-08, ["Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List", ["Yuchun Ma", "Xianlong Hong", "Sheqin Dong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1145/378239.379063", 6, "dac", 2001]], "Sheqin Dong": [3.6851851064056973e-06, ["Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List", ["Yuchun Ma", "Xianlong Hong", "Sheqin Dong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1145/378239.379063", 6, "dac", 2001]], "Yici Cai": [0, ["Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List", ["Yuchun Ma", "Xianlong Hong", "Sheqin Dong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1145/378239.379063", 6, "dac", 2001]], "Chung-Kuan Cheng": [0, ["Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List", ["Yuchun Ma", "Xianlong Hong", "Sheqin Dong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1145/378239.379063", 6, "dac", 2001]], "Jun Gu": [0.07243934646248817, ["Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List", ["Yuchun Ma", "Xianlong Hong", "Sheqin Dong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1145/378239.379063", 6, "dac", 2001]], "Mehmet Can Yildiz": [0, ["Improved Cut Sequences for Partitioning Based Placement", ["Mehmet Can Yildiz", "Patrick H. Madden"], "https://doi.org/10.1145/378239.379064", 4, "dac", 2001]], "Patrick H. Madden": [0, ["Improved Cut Sequences for Partitioning Based Placement", ["Mehmet Can Yildiz", "Patrick H. Madden"], "https://doi.org/10.1145/378239.379064", 4, "dac", 2001]], "Bill Halpin": [0, ["Timing Driven Placement using Physical Net Constraints", ["Bill Halpin", "C. Y. Roger Chen", "Naresh Sehgal"], "https://doi.org/10.1145/378239.379065", 4, "dac", 2001]], "C. Y. Roger Chen": [0, ["Timing Driven Placement using Physical Net Constraints", ["Bill Halpin", "C. Y. Roger Chen", "Naresh Sehgal"], "https://doi.org/10.1145/378239.379065", 4, "dac", 2001]], "Naresh Sehgal": [0, ["Timing Driven Placement using Physical Net Constraints", ["Bill Halpin", "C. Y. Roger Chen", "Naresh Sehgal"], "https://doi.org/10.1145/378239.379065", 4, "dac", 2001]], "Luca Macchiarulo": [0, ["From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip", ["Luca Benini", "Luca Macchiarulo", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/378239.379066", 6, "dac", 2001]], "Alberto Macii": [0, ["From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip", ["Luca Benini", "Luca Macchiarulo", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/378239.379066", 6, "dac", 2001]], "Enrico Macii": [0, ["From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip", ["Luca Benini", "Luca Macchiarulo", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/378239.379066", 6, "dac", 2001]], "Massimo Poncino": [0, ["From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip", ["Luca Benini", "Luca Macchiarulo", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/378239.379066", 6, "dac", 2001]], "Steven E. Schulz": [0, ["Panel: What Drives EDA Innovation?", ["Steven E. Schulz", "Georgia Marszalek", "Greg Hinckley", "Greg Spirakis", "Karen Vahtra", "John A. Darringer", "J. George Janac", "Handel H. Jones"], "https://doi.org/10.1145/378239.379067", 2, "dac", 2001]], "Georgia Marszalek": [0, ["Panel: What Drives EDA Innovation?", ["Steven E. Schulz", "Georgia Marszalek", "Greg Hinckley", "Greg Spirakis", "Karen Vahtra", "John A. Darringer", "J. George Janac", "Handel H. Jones"], "https://doi.org/10.1145/378239.379067", 2, "dac", 2001]], "Greg Hinckley": [0, ["Panel: What Drives EDA Innovation?", ["Steven E. Schulz", "Georgia Marszalek", "Greg Hinckley", "Greg Spirakis", "Karen Vahtra", "John A. Darringer", "J. George Janac", "Handel H. Jones"], "https://doi.org/10.1145/378239.379067", 2, "dac", 2001]], "Greg Spirakis": [0, ["Panel: What Drives EDA Innovation?", ["Steven E. Schulz", "Georgia Marszalek", "Greg Hinckley", "Greg Spirakis", "Karen Vahtra", "John A. Darringer", "J. George Janac", "Handel H. Jones"], "https://doi.org/10.1145/378239.379067", 2, "dac", 2001]], "Karen Vahtra": [0, ["Panel: What Drives EDA Innovation?", ["Steven E. Schulz", "Georgia Marszalek", "Greg Hinckley", "Greg Spirakis", "Karen Vahtra", "John A. Darringer", "J. George Janac", "Handel H. Jones"], "https://doi.org/10.1145/378239.379067", 2, "dac", 2001]], "John A. Darringer": [0, ["Panel: What Drives EDA Innovation?", ["Steven E. Schulz", "Georgia Marszalek", "Greg Hinckley", "Greg Spirakis", "Karen Vahtra", "John A. Darringer", "J. George Janac", "Handel H. Jones"], "https://doi.org/10.1145/378239.379067", 2, "dac", 2001]], "J. George Janac": [0, ["Panel: What Drives EDA Innovation?", ["Steven E. Schulz", "Georgia Marszalek", "Greg Hinckley", "Greg Spirakis", "Karen Vahtra", "John A. Darringer", "J. George Janac", "Handel H. Jones"], "https://doi.org/10.1145/378239.379067", 2, "dac", 2001]], "Handel H. Jones": [0, ["Panel: What Drives EDA Innovation?", ["Steven E. Schulz", "Georgia Marszalek", "Greg Hinckley", "Greg Spirakis", "Karen Vahtra", "John A. Darringer", "J. George Janac", "Handel H. Jones"], "https://doi.org/10.1145/378239.379067", 2, "dac", 2001]], "Mehrdad Nourani": [0, ["Built-In Self-Test for Signal Integrity", ["Mehrdad Nourani", "Amir Attarha"], "https://doi.org/10.1145/378239.379068", 6, "dac", 2001]], "Amir Attarha": [0, ["Built-In Self-Test for Signal Integrity", ["Mehrdad Nourani", "Amir Attarha"], "https://doi.org/10.1145/378239.379068", 6, "dac", 2001]], "Amit Mehrotra": [0, ["Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects", ["Kaustav Banerjee", "Amit Mehrotra"], "https://doi.org/10.1145/378239.379069", 6, "dac", 2001]], "Yehia Massoud": [0, ["Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk", ["Yehia Massoud", "Jamil Kawa", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/378239.379070", 6, "dac", 2001]], "Jamil Kawa": [0, ["Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk", ["Yehia Massoud", "Jamil Kawa", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/378239.379070", 6, "dac", 2001]], "Don MacMillen": [0, ["Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk", ["Yehia Massoud", "Jamil Kawa", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/378239.379070", 6, "dac", 2001]], "Daniel Kroening": [0, ["Automated Pipeline Design", ["Daniel Kroening", "Wolfgang J. Paul"], "https://doi.org/10.1145/378239.379071", 6, "dac", 2001]], "Wolfgang J. Paul": [0, ["Automated Pipeline Design", ["Daniel Kroening", "Wolfgang J. Paul"], "https://doi.org/10.1145/378239.379071", 6, "dac", 2001]], "Kazuyoshi Kohno": [0, ["A New Verification Methodology for Complex Pipeline Behavior", ["Kazuyoshi Kohno", "Nobu Matsumoto"], "https://doi.org/10.1145/378239.379072", 6, "dac", 2001]], "Nobu Matsumoto": [0, ["A New Verification Methodology for Complex Pipeline Behavior", ["Kazuyoshi Kohno", "Nobu Matsumoto"], "https://doi.org/10.1145/378239.379072", 6, "dac", 2001]], "Richard Lee": [9.887269226006162e-14, ["Pre-silicon Verification of the Alpha 21364 Microprocessor Error Handling System", ["Richard Lee", "Benjamin Tsien"], "https://doi.org/10.1145/378239.379073", 6, "dac", 2001]], "Benjamin Tsien": [0, ["Pre-silicon Verification of the Alpha 21364 Microprocessor Error Handling System", ["Richard Lee", "Benjamin Tsien"], "https://doi.org/10.1145/378239.379073", 6, "dac", 2001]], "Gang Quan": [0, ["Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors", ["Gang Quan", "Xiaobo Hu"], "https://doi.org/10.1145/378239.379074", 6, "dac", 2001]], "Xiaobo Hu": [0, ["Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors", ["Gang Quan", "Xiaobo Hu"], "https://doi.org/10.1145/378239.379074", 6, "dac", 2001]], "Qinru Qiu": [0, ["Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/378239.379075", 6, "dac", 2001]], "Qing Wu": [0.00010747246778919362, ["Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/378239.379075", 6, "dac", 2001]], "Jinfeng Liu": [0, ["Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems", ["Jinfeng Liu", "Pai H. Chou", "Nader Bagherzadeh", "Fadi J. Kurdahi"], "https://doi.org/10.1145/378239.379076", 6, "dac", 2001]], "Pai H. Chou": [0, ["Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems", ["Jinfeng Liu", "Pai H. Chou", "Nader Bagherzadeh", "Fadi J. Kurdahi"], "https://doi.org/10.1145/378239.379076", 6, "dac", 2001]], "Nader Bagherzadeh": [0, ["Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems", ["Jinfeng Liu", "Pai H. Chou", "Nader Bagherzadeh", "Fadi J. Kurdahi"], "https://doi.org/10.1145/378239.379076", 6, "dac", 2001]], "Fadi J. Kurdahi": [0, ["Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems", ["Jinfeng Liu", "Pai H. Chou", "Nader Bagherzadeh", "Fadi J. Kurdahi"], "https://doi.org/10.1145/378239.379076", 6, "dac", 2001]], "Rongtian Zhang": [0, ["Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration", ["Rongtian Zhang", "Kaushik Roy", "Cheng-Kok Koh", "David B. Janes"], "https://doi.org/10.1145/378239.379077", 6, "dac", 2001]], "Kaushik Roy": [0, ["Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration", ["Rongtian Zhang", "Kaushik Roy", "Cheng-Kok Koh", "David B. Janes"], "https://doi.org/10.1145/378239.379077", 6, "dac", 2001]], "Cheng-Kok Koh": [0.0002752652144408785, ["Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration", ["Rongtian Zhang", "Kaushik Roy", "Cheng-Kok Koh", "David B. Janes"], "https://doi.org/10.1145/378239.379077", 6, "dac", 2001]], "David B. Janes": [0, ["Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration", ["Rongtian Zhang", "Kaushik Roy", "Cheng-Kok Koh", "David B. Janes"], "https://doi.org/10.1145/378239.379077", 6, "dac", 2001]], "Seungbae Lee": [0.9994455426931381, ["Two-Dimensional Position Detection System with MEMS Accelerometer for MOUSE Applications", ["Seungbae Lee", "Gi-Joon Nam", "Junseok Chae", "Hanseup Kim", "Alan J. Drake"], "https://doi.org/10.1145/378239.379078", 6, "dac", 2001]], "Gi-Joon Nam": [0.9842500239610672, ["Two-Dimensional Position Detection System with MEMS Accelerometer for MOUSE Applications", ["Seungbae Lee", "Gi-Joon Nam", "Junseok Chae", "Hanseup Kim", "Alan J. Drake"], "https://doi.org/10.1145/378239.379078", 6, "dac", 2001]], "Junseok Chae": [0.9901176691055298, ["Two-Dimensional Position Detection System with MEMS Accelerometer for MOUSE Applications", ["Seungbae Lee", "Gi-Joon Nam", "Junseok Chae", "Hanseup Kim", "Alan J. Drake"], "https://doi.org/10.1145/378239.379078", 6, "dac", 2001]], "Hanseup Kim": [0.9999705851078033, ["Two-Dimensional Position Detection System with MEMS Accelerometer for MOUSE Applications", ["Seungbae Lee", "Gi-Joon Nam", "Junseok Chae", "Hanseup Kim", "Alan J. Drake"], "https://doi.org/10.1145/378239.379078", 6, "dac", 2001]], "Alan J. Drake": [0, ["Two-Dimensional Position Detection System with MEMS Accelerometer for MOUSE Applications", ["Seungbae Lee", "Gi-Joon Nam", "Junseok Chae", "Hanseup Kim", "Alan J. Drake"], "https://doi.org/10.1145/378239.379078", 6, "dac", 2001]], "Frank Schenkel": [0, ["Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search", ["Frank Schenkel", "Michael Pronath", "Stephan Zizala", "Robert Schwencker", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1145/378239.379079", 6, "dac", 2001]], "Michael Pronath": [0, ["Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search", ["Frank Schenkel", "Michael Pronath", "Stephan Zizala", "Robert Schwencker", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1145/378239.379079", 6, "dac", 2001]], "Stephan Zizala": [0, ["Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search", ["Frank Schenkel", "Michael Pronath", "Stephan Zizala", "Robert Schwencker", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1145/378239.379079", 6, "dac", 2001]], "Robert Schwencker": [0, ["Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search", ["Frank Schenkel", "Michael Pronath", "Stephan Zizala", "Robert Schwencker", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1145/378239.379079", 6, "dac", 2001]], "Helmut E. Graeb": [0, ["Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search", ["Frank Schenkel", "Michael Pronath", "Stephan Zizala", "Robert Schwencker", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1145/378239.379079", 6, "dac", 2001]], "Kurt Antreich": [0, ["Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search", ["Frank Schenkel", "Michael Pronath", "Stephan Zizala", "Robert Schwencker", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1145/378239.379079", 6, "dac", 2001]]}