Timing Analyzer report for Generator
Thu Jun 13 01:42:18 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 15. Slow 1200mV 85C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 16. Slow 1200mV 85C Model Setup: 'C'
 17. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'C'
 20. Slow 1200mV 85C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 21. Slow 1200mV 85C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 22. Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 33. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 35. Slow 1200mV 0C Model Setup: 'C'
 36. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Hold: 'C'
 39. Slow 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 40. Slow 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 41. Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 51. Fast 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 52. Fast 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 53. Fast 1200mV 0C Model Setup: 'C'
 54. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 56. Fast 1200mV 0C Model Hold: 'C'
 57. Fast 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 58. Fast 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 59. Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths Summary
 75. Clock Status Summary
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Unconstrained Input Ports
 79. Unconstrained Output Ports
 80. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Generator                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.1%      ;
;     Processor 3            ;  11.3%      ;
;     Processor 4            ;   9.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Block1:BlockU1|ADSR:ADSR_inst|EN }                 ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Block1:BlockU2|ADSR:ADSR_inst|EN }                 ;
; C                                                ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { C }                                                ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000   ; 200.0 MHz  ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[0] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 102.63 MHz ; 102.63 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 107.99 MHz ; 107.99 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 120.03 MHz ; 120.03 MHz      ; C                                                ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -9.938 ; -2885.316     ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -4.607 ; -246.937      ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.239 ; -119.325      ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -3.723 ; -102.662      ;
; C                                                ; -1.066 ; -8.248        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.452 ; 0.000         ;
; C                                                ; 0.454 ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 1.325 ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 1.782 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.855 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.604 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.341  ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.354  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.780  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.694 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.938 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.992     ; 6.148      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.932 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.205     ; 5.929      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.930 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.207     ; 5.925      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.878 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.014     ; 6.066      ;
; -9.876 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.974     ; 6.104      ;
; -9.876 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.974     ; 6.104      ;
; -9.876 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.974     ; 6.104      ;
; -9.876 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.974     ; 6.104      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                       ;
+--------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.607 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.340     ; 0.718      ;
; -4.452 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.352     ; 0.551      ;
; -4.452 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.168     ; 0.735      ;
; -4.435 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.125     ; 0.761      ;
; -4.421 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.113     ; 0.759      ;
; -4.408 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.110     ; 0.749      ;
; -4.397 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.113     ; 0.735      ;
; -4.395 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.111     ; 0.735      ;
; -4.253 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.169     ; 0.535      ;
; -4.253 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.167     ; 0.537      ;
; -4.250 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.966     ; 0.735      ;
; -4.249 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.965     ; 0.735      ;
; -4.242 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.931     ; 0.762      ;
; -4.240 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.148     ; 0.543      ;
; -4.049 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.385     ; 0.115      ;
; -4.048 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.763     ; 0.736      ;
; -4.048 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.384     ; 0.115      ;
; -4.048 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.384     ; 0.115      ;
; -4.047 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.763     ; 0.735      ;
; -4.047 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.383     ; 0.115      ;
; -4.047 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.383     ; 0.115      ;
; -4.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.762     ; 0.735      ;
; -4.046 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.761     ; 0.736      ;
; -4.016 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.352     ; 0.115      ;
; -3.988 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.891     ; 0.548      ;
; -3.922 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.258     ; 0.115      ;
; -3.835 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.171     ; 0.115      ;
; -3.834 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.170     ; 0.115      ;
; -3.834 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.170     ; 0.115      ;
; -3.834 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.170     ; 0.115      ;
; -3.833 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.169     ; 0.115      ;
; -3.833 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.169     ; 0.115      ;
; -3.831 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.167     ; 0.115      ;
; -3.819 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.718     ; 0.552      ;
; -3.812 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.148     ; 0.115      ;
; -3.812 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.148     ; 0.115      ;
; -3.795 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.711     ; 0.535      ;
; -3.791 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.127     ; 0.115      ;
; -3.764 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.100     ; 0.115      ;
; -3.764 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.100     ; 0.115      ;
; -3.763 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.099     ; 0.115      ;
; -3.748 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -4.084     ; 0.115      ;
; -3.625 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.961     ; 0.115      ;
; -3.623 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.959     ; 0.115      ;
; -3.622 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.958     ; 0.115      ;
; -3.619 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.955     ; 0.115      ;
; -3.598 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.934     ; 0.115      ;
; -3.596 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.932     ; 0.115      ;
; -3.595 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.931     ; 0.115      ;
; -3.474 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.810     ; 0.115      ;
; -3.474 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.810     ; 0.115      ;
; -3.473 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.809     ; 0.115      ;
; -3.473 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.809     ; 0.115      ;
; -3.473 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.809     ; 0.115      ;
; -3.468 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.804     ; 0.115      ;
; -3.467 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.803     ; 0.115      ;
; -3.427 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.763     ; 0.115      ;
; -3.425 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.761     ; 0.115      ;
; -3.387 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.723     ; 0.115      ;
; -3.387 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.723     ; 0.115      ;
; -3.382 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.718     ; 0.115      ;
; -3.374 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.710     ; 0.115      ;
; -3.373 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.709     ; 0.115      ;
; -3.294 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.630     ; 0.115      ;
; 90.740 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 9.181      ;
; 90.790 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 9.131      ;
; 90.907 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 9.014      ;
; 91.097 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.824      ;
; 91.162 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.759      ;
; 91.201 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.720      ;
; 91.205 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.716      ;
; 91.212 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.709      ;
; 91.218 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.703      ;
; 91.235 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.686      ;
; 91.266 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.655      ;
; 91.274 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.647      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.623      ;
; 91.302 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.619      ;
; 91.329 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.080     ; 8.592      ;
; 91.346 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.573      ;
; 91.346 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.573      ;
; 91.346 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.573      ;
; 91.346 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.573      ;
; 91.346 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.573      ;
; 91.346 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.082     ; 8.573      ;
+--------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.239 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.549      ; 6.416      ;
; -4.121 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.568      ; 6.753      ;
; -3.963 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.569      ; 6.954      ;
; -3.914 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.511      ; 6.830      ;
; -3.911 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.652      ; 6.854      ;
; -3.878 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.525      ; 6.843      ;
; -3.868 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.534      ; 6.804      ;
; -3.866 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.474      ; 6.761      ;
; -3.838 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.571      ; 6.838      ;
; -3.831 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.572      ; 6.828      ;
; -3.804 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.510      ; 6.569      ;
; -3.794 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.754      ; 6.827      ;
; -3.761 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.751      ; 6.787      ;
; -3.743 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.744      ; 6.756      ;
; -3.721 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.512      ; 6.664      ;
; -3.719 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.548      ; 6.692      ;
; -3.710 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.570      ; 6.692      ;
; -3.706 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.733      ; 6.704      ;
; -3.687 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.769      ; 6.722      ;
; -3.674 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.574      ; 6.664      ;
; -3.670 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.510      ; 6.591      ;
; -3.666 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.573      ; 6.663      ;
; -3.652 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.513      ; 6.598      ;
; -3.648 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.778      ; 6.717      ;
; -3.622 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.778      ; 6.677      ;
; -3.553 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.566      ; 6.539      ;
; -3.535 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.744      ; 6.544      ;
; -3.524 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.549      ; 6.498      ;
; -3.522 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.514      ; 6.633      ;
; -3.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.566      ; 6.487      ;
; -3.353 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.501      ; 6.464      ;
; -3.326 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.565      ; 6.501      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -3.723 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.142      ; 5.857      ;
; -3.669 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.366      ; 5.935      ;
; -3.603 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.342      ; 5.744      ;
; -3.589 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.224      ; 6.011      ;
; -3.421 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.219      ; 5.818      ;
; -3.411 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.218      ; 6.053      ;
; -3.407 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.128      ; 5.956      ;
; -3.393 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.139      ; 5.659      ;
; -3.319 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.136      ; 5.893      ;
; -3.316 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.368      ; 5.790      ;
; -3.298 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.362      ; 5.943      ;
; -3.286 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.177      ; 5.888      ;
; -3.282 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.223      ; 5.921      ;
; -3.267 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.178      ; 5.869      ;
; -3.263 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.176      ; 5.870      ;
; -3.235 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.177      ; 5.844      ;
; -3.229 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.136      ; 5.778      ;
; -3.202 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.223      ; 5.841      ;
; -3.187 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.223      ; 5.834      ;
; -3.135 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.340      ; 5.754      ;
; -3.103 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.340      ; 5.701      ;
; -3.075 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.175      ; 5.859      ;
; -3.036 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.127      ; 5.363      ;
; -3.028 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.372      ; 5.675      ;
; -3.022 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.177      ; 5.821      ;
; -2.990 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.300      ; 5.893      ;
; -2.978 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.371      ; 5.635      ;
; -2.892 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.370      ; 5.879      ;
; -2.849 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.224      ; 5.498      ;
; -2.844 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.339      ; 5.810      ;
; -2.837 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.466      ; 5.608      ;
; -2.773 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.126      ; 5.523      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'C'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                  ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -1.066 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 8.091      ;
; -1.029 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 8.053      ;
; -1.026 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 8.051      ;
; -1.011 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 8.036      ;
; -0.992 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 8.016      ;
; -0.989 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 8.013      ;
; -0.989 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 8.014      ;
; -0.988 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 8.013      ;
; -0.979 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 8.004      ;
; -0.952 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.976      ;
; -0.944 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.969      ;
; -0.942 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.967      ;
; -0.942 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.967      ;
; -0.933 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.958      ;
; -0.920 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.945      ;
; -0.896 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.921      ;
; -0.890 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.915      ;
; -0.883 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.907      ;
; -0.880 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.905      ;
; -0.866 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.891      ;
; -0.865 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.890      ;
; -0.860 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.884      ;
; -0.857 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.882      ;
; -0.843 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.867      ;
; -0.835 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.860      ;
; -0.833 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.858      ;
; -0.820 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.844      ;
; -0.810 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.835      ;
; -0.806 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.831      ;
; -0.800 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.825      ;
; -0.798 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.823      ;
; -0.796 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.821      ;
; -0.792 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.816      ;
; -0.774 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.799      ;
; -0.768 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.793      ;
; -0.767 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.792      ;
; -0.766 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.791      ;
; -0.762 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.787      ;
; -0.760 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.785      ;
; -0.744 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.769      ;
; -0.742 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.767      ;
; -0.737 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.761      ;
; -0.734 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.759      ;
; -0.724 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.749      ;
; -0.722 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.747      ;
; -0.719 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.744      ;
; -0.714 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.738      ;
; -0.714 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.738      ;
; -0.711 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.736      ;
; -0.697 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.721      ;
; -0.689 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.714      ;
; -0.687 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.712      ;
; -0.684 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.709      ;
; -0.674 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.698      ;
; -0.664 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.689      ;
; -0.660 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.685      ;
; -0.654 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.679      ;
; -0.652 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.677      ;
; -0.650 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.675      ;
; -0.646 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.670      ;
; -0.646 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.671      ;
; -0.630 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.655      ;
; -0.628 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.653      ;
; -0.624 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.649      ;
; -0.622 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.647      ;
; -0.621 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.646      ;
; -0.620 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.645      ;
; -0.616 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.641      ;
; -0.616 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.640      ;
; -0.610 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.635      ;
; -0.598 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.623      ;
; -0.591 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.615      ;
; -0.588 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.613      ;
; -0.586 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.611      ;
; -0.578 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.603      ;
; -0.573 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.598      ;
; -0.568 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.592      ;
; -0.565 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.590      ;
; -0.551 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.575      ;
; -0.550 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.575      ;
; -0.548 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.573      ;
; -0.543 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.568      ;
; -0.541 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.566      ;
; -0.530 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.111      ; 7.562      ;
; -0.528 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.552      ;
; -0.525 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.550      ;
; -0.524 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.549      ;
; -0.518 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.543      ;
; -0.514 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.539      ;
; -0.508 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.533      ;
; -0.506 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.531      ;
; -0.504 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.529      ;
; -0.500 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 7.524      ;
; -0.499 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.524      ;
; -0.484 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.509      ;
; -0.482 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.507      ;
; -0.478 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.503      ;
; -0.476 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.501      ;
; -0.475 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.500      ;
; -0.474 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 7.499      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.133      ;
; 0.405 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.136      ;
; 0.406 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.137      ;
; 0.407 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.138      ;
; 0.408 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.139      ;
; 0.410 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.141      ;
; 0.432 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.161      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.167      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.452 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.182      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.457 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.185      ;
; 0.459 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.188      ;
; 0.464 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.481 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.209      ;
; 0.497 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.225      ;
; 0.499 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[0]                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[0]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[7]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[7]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                                                     ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper1d[28]                                     ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper2d[28]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[6]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[6]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper1d[29]                                     ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper2d[29]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                          ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[1]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[1]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.563 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.856      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.760 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.768 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.062      ;
; 0.785 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.079      ;
; 0.965 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.258      ;
; 0.993 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.286      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.392      ;
; 1.104 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.398      ;
; 1.104 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.398      ;
; 1.106 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.400      ;
; 1.113 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.407      ;
; 1.113 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.407      ;
; 1.114 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.408      ;
; 1.114 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.410      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'C'                                                                                                                                                       ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; ledv                                               ; ledv                                               ; C            ; C           ; 0.000        ; 0.080      ; 0.746      ;
; 0.507 ; DAC:UDAC|SigmaLatchQ[14]                           ; DAC:UDAC|DACout                                    ; C            ; C           ; 0.000        ; 0.082      ; 0.801      ;
; 0.735 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.081      ; 1.028      ;
; 0.735 ; count[5]                                           ; count[5]                                           ; C            ; C           ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; count[29]                                          ; count[29]                                          ; C            ; C           ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; DAC:UDAC|SigmaLatchQ[6]                            ; DAC:UDAC|SigmaLatchQ[6]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C            ; C           ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; count[11]                                          ; count[11]                                          ; C            ; C           ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; count[9]                                           ; count[9]                                           ; C            ; C           ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; count[30]                                          ; count[30]                                          ; C            ; C           ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; count[28]                                          ; count[28]                                          ; C            ; C           ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; count[27]                                          ; count[27]                                          ; C            ; C           ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; count[18]                                          ; count[18]                                          ; C            ; C           ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; DAC:UDAC|SigmaLatchQ[12]                           ; DAC:UDAC|SigmaLatchQ[12]                           ; C            ; C           ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; DAC:UDAC|SigmaLatchQ[4]                            ; DAC:UDAC|SigmaLatchQ[4]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; DAC:UDAC|SigmaLatchQ[3]                            ; DAC:UDAC|SigmaLatchQ[3]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; count[10]                                          ; count[10]                                          ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; count[4]                                           ; count[4]                                           ; C            ; C           ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; count[26]                                          ; count[26]                                          ; C            ; C           ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; count[16]                                          ; count[16]                                          ; C            ; C           ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; DAC:UDAC|SigmaLatchQ[13]                           ; DAC:UDAC|SigmaLatchQ[13]                           ; C            ; C           ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; DAC:UDAC|SigmaLatchQ[11]                           ; DAC:UDAC|SigmaLatchQ[11]                           ; C            ; C           ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; DAC:UDAC|SigmaLatchQ[8]                            ; DAC:UDAC|SigmaLatchQ[8]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; DAC:UDAC|SigmaLatchQ[5]                            ; DAC:UDAC|SigmaLatchQ[5]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; DAC:UDAC|SigmaLatchQ[1]                            ; DAC:UDAC|SigmaLatchQ[1]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; count[8]                                           ; count[8]                                           ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; count[6]                                           ; count[6]                                           ; C            ; C           ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; count[24]                                          ; count[24]                                          ; C            ; C           ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; DAC:UDAC|SigmaLatchQ[9]                            ; DAC:UDAC|SigmaLatchQ[9]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; DAC:UDAC|SigmaLatchQ[7]                            ; DAC:UDAC|SigmaLatchQ[7]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.081      ; 1.033      ;
; 0.748 ; DAC:UDAC|SigmaLatchQ[14]                           ; DAC:UDAC|SigmaLatchQ[13]                           ; C            ; C           ; 0.000        ; 0.082      ; 1.042      ;
; 0.755 ; DAC:UDAC|SigmaLatchQ[0]                            ; DAC:UDAC|SigmaLatchQ[0]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.049      ;
; 0.762 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.081      ; 1.059      ;
; 0.787 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.081      ; 1.082      ;
; 0.930 ; count[3]                                           ; count[3]                                           ; C            ; C           ; 0.000        ; 0.081      ; 1.223      ;
; 0.937 ; count[1]                                           ; count[1]                                           ; C            ; C           ; 0.000        ; 0.081      ; 1.230      ;
; 0.941 ; count[2]                                           ; count[2]                                           ; C            ; C           ; 0.000        ; 0.081      ; 1.234      ;
; 0.977 ; count[0]                                           ; count[0]                                           ; C            ; C           ; 0.000        ; 0.081      ; 1.270      ;
; 1.090 ; count[29]                                          ; count[30]                                          ; C            ; C           ; 0.000        ; 0.080      ; 1.382      ;
; 1.090 ; DAC:UDAC|SigmaLatchQ[1]                            ; DAC:UDAC|SigmaLatchQ[2]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C            ; C           ; 0.000        ; 0.081      ; 1.383      ;
; 1.090 ; DAC:UDAC|SigmaLatchQ[3]                            ; DAC:UDAC|SigmaLatchQ[4]                            ; C            ; C           ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.081      ; 1.383      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.325 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 4.077      ; 4.972      ;
; 1.451 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.802      ; 4.823      ;
; 1.466 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.701      ; 4.737      ;
; 1.505 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.922      ; 4.997      ;
; 1.514 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.700      ; 4.784      ;
; 1.648 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.955      ; 5.173      ;
; 1.650 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.956      ; 5.176      ;
; 1.664 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.923      ; 5.157      ;
; 1.694 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.950      ; 5.214      ;
; 1.719 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.952      ; 5.241      ;
; 1.729 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.925      ; 5.224      ;
; 1.806 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.946      ; 5.322      ;
; 1.842 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.954      ; 5.366      ;
; 1.850 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.922      ; 5.342      ;
; 1.864 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.801      ; 5.235      ;
; 1.865 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.714      ; 5.149      ;
; 1.871 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.796      ; 5.237      ;
; 1.881 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.801      ; 5.252      ;
; 1.881 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.881      ; 5.332      ;
; 1.909 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.801      ; 5.280      ;
; 1.951 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.753      ; 5.274      ;
; 1.958 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.753      ; 5.281      ;
; 1.960 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.752      ; 5.282      ;
; 1.978 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.802      ; 5.350      ;
; 1.997 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.717      ; 5.284      ;
; 2.006 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.710      ; 5.286      ;
; 2.031 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.753      ; 5.354      ;
; 2.039 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.754      ; 5.363      ;
; 2.053 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.710      ; 5.333      ;
; 2.054 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.751      ; 5.375      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.702      ; 5.393      ;
; 2.125 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.796      ; 5.491      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.782 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.370      ; 5.722      ;
; 2.012 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.157      ; 5.739      ;
; 2.016 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.343      ; 5.929      ;
; 2.018 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.104      ; 5.692      ;
; 2.023 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.156      ; 5.749      ;
; 2.091 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.101      ; 5.762      ;
; 2.112 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.158      ; 5.840      ;
; 2.138 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.139      ; 5.847      ;
; 2.173 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.104      ; 5.847      ;
; 2.175 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.092      ; 5.837      ;
; 2.192 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.352      ; 6.114      ;
; 2.195 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.102      ; 5.867      ;
; 2.196 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.063      ; 5.829      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.343      ; 6.118      ;
; 2.205 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.332      ; 6.107      ;
; 2.210 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.377      ; 6.157      ;
; 2.242 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.139      ; 5.951      ;
; 2.309 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.354      ; 6.233      ;
; 2.332 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.115      ; 6.017      ;
; 2.350 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.377      ; 6.297      ;
; 2.350 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.249      ; 6.169      ;
; 2.362 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.139      ; 6.071      ;
; 2.376 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.160      ; 6.106      ;
; 2.404 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.164      ; 6.138      ;
; 2.478 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.100      ; 6.148      ;
; 2.499 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.162      ; 6.231      ;
; 2.551 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.163      ; 6.284      ;
; 2.647 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.125      ; 6.342      ;
; 2.665 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.161      ; 6.396      ;
; 2.694 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.163      ; 6.427      ;
; 2.695 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.101      ; 6.366      ;
; 2.697 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 4.162      ; 6.429      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.855 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.207     ; 2.939      ;
; 1.855 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.207     ; 2.939      ;
; 1.855 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.207     ; 2.939      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.934      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.934      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.934      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.934      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.934      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.934      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[16]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.934      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.934      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.934      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[18]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.936      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.936      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.936      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.934      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[6]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[5]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.214     ; 2.931      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[19]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.936      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.213     ; 2.932      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.213     ; 2.932      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.856 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.212     ; 2.933      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[8]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.935      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[6]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.935      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.934      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.205     ; 2.939      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.934      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.205     ; 2.939      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.934      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.934      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[22] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.935      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.934      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.934      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.935      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.933      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.205     ; 2.939      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.934      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.934      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.205     ; 2.939      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.933      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.933      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[0]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.933      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[3]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[2]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 2.935      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[1]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.205     ; 2.939      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[4]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[15] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.206     ; 2.938      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.210     ; 2.934      ;
; 1.857 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.211     ; 2.933      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 2.964      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 2.964      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 2.964      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 2.964      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[5]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 2.963      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 2.963      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 2.964      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.179     ; 2.964      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.965      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.965      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.178     ; 2.965      ;
; 1.858 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.955      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.604 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.245      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.660 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.300      ;
; 1.844 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 2.737      ;
; 1.846 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.663      ; 2.741      ;
; 1.853 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.655      ; 2.740      ;
; 1.853 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.655      ; 2.740      ;
; 1.857 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 2.739      ;
; 1.857 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.650      ; 2.739      ;
; 1.857 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.648      ; 2.737      ;
; 1.861 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.776      ;
; 1.861 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.683      ; 2.776      ;
; 1.861 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.682      ; 2.775      ;
; 1.861 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.682      ; 2.775      ;
; 1.861 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.680      ; 2.773      ;
; 1.879 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.629      ; 2.740      ;
; 1.879 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.629      ; 2.740      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.638      ; 2.762      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.638      ; 2.762      ;
; 1.892 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.638      ; 2.762      ;
; 1.894 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 2.740      ;
; 1.894 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 2.740      ;
; 1.898 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.641      ; 2.771      ;
; 1.898 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.641      ; 2.771      ;
; 1.898 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.641      ; 2.771      ;
; 1.898 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.645      ; 2.775      ;
; 1.901 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.607      ; 2.740      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 2.737      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.169      ; 2.737      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.740      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.740      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.740      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_sign_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.735      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.735      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.735      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.735      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.735      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.739      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.739      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[3]                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.739      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe2                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.735      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.735      ;
; 2.336 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe21                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.735      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.734      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 2.735      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe4                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.734      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[5]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[7]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.740      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.740      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[6]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[1]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[9]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[8]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[25]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[24]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.740      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[16]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.740      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[3]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[2]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[13]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.740      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.740      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.740      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.740      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[5]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[4]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[9]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[4]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[3]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
; 2.337 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|cout_regr                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.739      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 110.55 MHz ; 110.55 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 113.97 MHz ; 113.97 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 127.81 MHz ; 127.81 MHz      ; C                                                ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -8.920 ; -2451.395     ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.423 ; -123.655      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.955 ; -210.053      ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -3.928 ; -108.382      ;
; C                                                ; -0.835 ; -5.927        ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.287 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
; C                                                ; 0.402 ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 1.345 ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 1.770 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.167 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.460 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.186  ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.211  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.771  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.673 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.920 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.446     ; 5.693      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.900 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.643     ; 5.476      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.890 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.645     ; 5.464      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 5.646      ;
; -8.849 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.470     ; 5.598      ;
; -8.849 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.470     ; 5.598      ;
; -8.849 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.470     ; 5.598      ;
; -8.849 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.470     ; 5.598      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.423 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.052      ; 6.173      ;
; -4.252 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.070      ; 6.444      ;
; -4.083 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.992      ; 6.541      ;
; -4.063 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.028      ; 6.606      ;
; -4.023 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.158      ; 6.560      ;
; -4.016 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.070      ; 6.588      ;
; -3.979 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.021      ; 6.441      ;
; -3.951 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.041      ; 6.476      ;
; -3.947 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.018      ; 6.471      ;
; -3.913 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.252      ; 6.522      ;
; -3.907 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.020      ; 6.234      ;
; -3.903 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.052      ; 6.455      ;
; -3.898 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.069      ; 6.467      ;
; -3.884 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.072      ; 6.463      ;
; -3.865 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.019      ; 6.393      ;
; -3.859 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.239      ; 6.465      ;
; -3.857 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.017      ; 6.366      ;
; -3.855 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.235      ; 6.453      ;
; -3.854 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.233      ; 6.449      ;
; -3.786 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.071      ; 6.350      ;
; -3.774 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.220      ; 6.353      ;
; -3.754 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.071      ; 6.320      ;
; -3.749 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.020      ; 6.424      ;
; -3.748 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.069      ; 6.314      ;
; -3.746 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.070      ; 6.316      ;
; -3.738 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.261      ; 6.378      ;
; -3.719 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.052      ; 6.272      ;
; -3.716 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.064      ; 6.275      ;
; -3.712 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.261      ; 6.339      ;
; -3.666 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.232      ; 6.254      ;
; -3.528 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.063      ; 6.258      ;
; -3.487 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.013      ; 6.167      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.955 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.759     ; 0.648      ;
; -3.832 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.769     ; 0.515      ;
; -3.827 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.602     ; 0.677      ;
; -3.812 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.564     ; 0.700      ;
; -3.797 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.551     ; 0.698      ;
; -3.785 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.548     ; 0.689      ;
; -3.774 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.550     ; 0.676      ;
; -3.773 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.549     ; 0.676      ;
; -3.651 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.426     ; 0.677      ;
; -3.650 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.426     ; 0.676      ;
; -3.650 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.603     ; 0.499      ;
; -3.649 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.601     ; 0.500      ;
; -3.641 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.392     ; 0.701      ;
; -3.638 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.582     ; 0.508      ;
; -3.466 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.240     ; 0.678      ;
; -3.464 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.239     ; 0.677      ;
; -3.462 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.238     ; 0.676      ;
; -3.462 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.237     ; 0.677      ;
; -3.449 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.800     ; 0.101      ;
; -3.447 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.798     ; 0.101      ;
; -3.447 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.798     ; 0.101      ;
; -3.447 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.798     ; 0.101      ;
; -3.447 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.798     ; 0.101      ;
; -3.419 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.770     ; 0.101      ;
; -3.418 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.357     ; 0.513      ;
; -3.343 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.694     ; 0.101      ;
; -3.263 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.199     ; 0.516      ;
; -3.253 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.604     ; 0.101      ;
; -3.250 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.601     ; 0.101      ;
; -3.250 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.601     ; 0.101      ;
; -3.250 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.601     ; 0.101      ;
; -3.250 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.601     ; 0.101      ;
; -3.249 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.600     ; 0.101      ;
; -3.249 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.600     ; 0.101      ;
; -3.237 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.191     ; 0.498      ;
; -3.231 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.582     ; 0.101      ;
; -3.231 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.582     ; 0.101      ;
; -3.211 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.562     ; 0.101      ;
; -3.191 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.542     ; 0.101      ;
; -3.191 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.542     ; 0.101      ;
; -3.190 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.541     ; 0.101      ;
; -3.177 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.528     ; 0.101      ;
; -3.073 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.424     ; 0.101      ;
; -3.072 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.423     ; 0.101      ;
; -3.070 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.421     ; 0.101      ;
; -3.065 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.416     ; 0.101      ;
; -3.043 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.394     ; 0.101      ;
; -3.042 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.393     ; 0.101      ;
; -3.039 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.390     ; 0.101      ;
; -2.932 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.283     ; 0.101      ;
; -2.932 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.283     ; 0.101      ;
; -2.931 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.282     ; 0.101      ;
; -2.931 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.282     ; 0.101      ;
; -2.931 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.282     ; 0.101      ;
; -2.927 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.278     ; 0.101      ;
; -2.925 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.276     ; 0.101      ;
; -2.888 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.239     ; 0.101      ;
; -2.886 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.237     ; 0.101      ;
; -2.851 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.202     ; 0.101      ;
; -2.851 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.202     ; 0.101      ;
; -2.849 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.200     ; 0.101      ;
; -2.840 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.191     ; 0.101      ;
; -2.839 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.190     ; 0.101      ;
; -2.758 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.109     ; 0.101      ;
; 91.226 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.704      ;
; 91.411 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.519      ;
; 91.517 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.413      ;
; 91.613 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.317      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.631 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.298      ;
; 91.683 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.247      ;
; 91.713 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.217      ;
; 91.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.169      ;
; 91.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.167      ;
; 91.776 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.154      ;
; 91.780 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.150      ;
; 91.798 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.072     ; 8.132      ;
; 91.816 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.113      ;
; 91.816 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.113      ;
; 91.816 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.113      ;
; 91.816 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.113      ;
; 91.816 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.113      ;
; 91.816 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.113      ;
; 91.816 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.113      ;
; 91.816 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.113      ;
; 91.816 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.073     ; 8.113      ;
+--------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -3.928 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.897      ; 5.776      ;
; -3.892 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.690      ; 5.630      ;
; -3.788 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.764      ; 5.800      ;
; -3.786 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.872      ; 5.529      ;
; -3.642 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.759      ; 5.629      ;
; -3.566 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.758      ; 5.823      ;
; -3.561 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.676      ; 5.735      ;
; -3.557 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.687      ; 5.409      ;
; -3.482 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.900      ; 5.555      ;
; -3.439 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.893      ; 5.707      ;
; -3.439 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.763      ; 5.697      ;
; -3.437 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.685      ; 5.635      ;
; -3.437 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.722      ; 5.662      ;
; -3.394 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.763      ; 5.657      ;
; -3.390 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.763      ; 5.648      ;
; -3.385 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.721      ; 5.612      ;
; -3.380 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.722      ; 5.607      ;
; -3.366 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.721      ; 5.594      ;
; -3.347 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.685      ; 5.522      ;
; -3.302 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.871      ; 5.543      ;
; -3.294 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.676      ; 5.219      ;
; -3.272 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.870      ; 5.494      ;
; -3.254 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.720      ; 5.640      ;
; -3.218 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.902      ; 5.487      ;
; -3.195 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.722      ; 5.594      ;
; -3.176 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.901      ; 5.452      ;
; -3.161 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.835      ; 5.657      ;
; -3.097 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.764      ; 5.362      ;
; -3.081 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.979      ; 5.449      ;
; -3.073 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.901      ; 5.647      ;
; -3.024 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.675      ; 5.379      ;
; -3.019 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.868      ; 5.571      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'C'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                  ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.835 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.579      ;
; -0.819 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.563      ;
; -0.773 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.517      ;
; -0.765 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.510      ;
; -0.765 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.510      ;
; -0.762 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.506      ;
; -0.755 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.499      ;
; -0.746 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.490      ;
; -0.732 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.477      ;
; -0.712 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.457      ;
; -0.709 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.453      ;
; -0.700 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.444      ;
; -0.693 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.437      ;
; -0.692 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.437      ;
; -0.692 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.437      ;
; -0.682 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.426      ;
; -0.670 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.414      ;
; -0.659 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.404      ;
; -0.654 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.399      ;
; -0.654 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.398      ;
; -0.647 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.391      ;
; -0.639 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.384      ;
; -0.639 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.384      ;
; -0.639 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.384      ;
; -0.629 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.373      ;
; -0.608 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.352      ;
; -0.606 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.351      ;
; -0.600 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.345      ;
; -0.600 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.345      ;
; -0.593 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.338      ;
; -0.590 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.334      ;
; -0.586 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.331      ;
; -0.583 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.327      ;
; -0.581 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.326      ;
; -0.567 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.312      ;
; -0.567 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.311      ;
; -0.547 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.292      ;
; -0.544 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.288      ;
; -0.528 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.273      ;
; -0.528 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.272      ;
; -0.523 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.267      ;
; -0.521 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.265      ;
; -0.520 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.265      ;
; -0.518 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.263      ;
; -0.513 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.258      ;
; -0.513 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.258      ;
; -0.503 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.247      ;
; -0.489 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.234      ;
; -0.482 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.226      ;
; -0.480 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.225      ;
; -0.474 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.219      ;
; -0.474 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.219      ;
; -0.467 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.212      ;
; -0.464 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.208      ;
; -0.460 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.205      ;
; -0.457 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.201      ;
; -0.450 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.194      ;
; -0.445 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.190      ;
; -0.441 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.186      ;
; -0.441 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.185      ;
; -0.439 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.184      ;
; -0.428 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.173      ;
; -0.421 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.166      ;
; -0.421 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.166      ;
; -0.418 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.162      ;
; -0.402 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.147      ;
; -0.402 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.146      ;
; -0.397 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.141      ;
; -0.395 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.139      ;
; -0.394 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.139      ;
; -0.392 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.137      ;
; -0.387 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.132      ;
; -0.387 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.132      ;
; -0.377 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.121      ;
; -0.366 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.111      ;
; -0.363 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.108      ;
; -0.358 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.102      ;
; -0.356 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.100      ;
; -0.354 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.099      ;
; -0.353 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.098      ;
; -0.348 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.093      ;
; -0.348 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.093      ;
; -0.348 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.093      ;
; -0.341 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.086      ;
; -0.338 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.082      ;
; -0.334 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.079      ;
; -0.331 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.075      ;
; -0.321 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.066      ;
; -0.315 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.060      ;
; -0.315 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.059      ;
; -0.313 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.058      ;
; -0.309 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.831      ; 7.062      ;
; -0.302 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.047      ;
; -0.295 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.040      ;
; -0.295 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.040      ;
; -0.292 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.036      ;
; -0.276 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.021      ;
; -0.276 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.020      ;
; -0.274 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 7.018      ;
; -0.274 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 7.019      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.287 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.080      ;
; 0.291 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.084      ;
; 0.292 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.085      ;
; 0.293 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.086      ;
; 0.294 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.087      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.090      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.412 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.060      ;
; 0.415 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.069      ;
; 0.416 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.437 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.085      ;
; 0.437 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.085      ;
; 0.442 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.090      ;
; 0.455 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.103      ;
; 0.469 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper1d[28]                                     ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper2d[28]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[0]                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[0]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[7]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[7]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                                                     ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[6]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[6]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[1]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[1]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[7]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[30]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.119      ;
; 0.471 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                          ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper1d[29]                                     ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper2d[29]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.527 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.795      ;
; 0.691 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.705 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.719 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
; 0.733 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.001      ;
; 0.881 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.149      ;
; 0.910 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.178      ;
; 1.010 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.278      ;
; 1.012 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.283      ;
; 1.017 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.286      ;
; 1.025 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.025 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'C'                                                                                                                                                        ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; ledv                                               ; ledv                                               ; C            ; C           ; 0.000        ; 0.072      ; 0.669      ;
; 0.477 ; DAC:UDAC|SigmaLatchQ[14]                           ; DAC:UDAC|DACout                                    ; C            ; C           ; 0.000        ; 0.073      ; 0.745      ;
; 0.682 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.073      ; 0.950      ;
; 0.682 ; count[5]                                           ; count[5]                                           ; C            ; C           ; 0.000        ; 0.073      ; 0.950      ;
; 0.683 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; DAC:UDAC|SigmaLatchQ[6]                            ; DAC:UDAC|SigmaLatchQ[6]                            ; C            ; C           ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; count[11]                                          ; count[11]                                          ; C            ; C           ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; count[10]                                          ; count[10]                                          ; C            ; C           ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; count[4]                                           ; count[4]                                           ; C            ; C           ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; count[30]                                          ; count[30]                                          ; C            ; C           ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; count[29]                                          ; count[29]                                          ; C            ; C           ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; count[28]                                          ; count[28]                                          ; C            ; C           ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; count[26]                                          ; count[26]                                          ; C            ; C           ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; count[18]                                          ; count[18]                                          ; C            ; C           ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; count[9]                                           ; count[9]                                           ; C            ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; count[27]                                          ; count[27]                                          ; C            ; C           ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; DAC:UDAC|SigmaLatchQ[13]                           ; DAC:UDAC|SigmaLatchQ[13]                           ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; DAC:UDAC|SigmaLatchQ[5]                            ; DAC:UDAC|SigmaLatchQ[5]                            ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; DAC:UDAC|SigmaLatchQ[3]                            ; DAC:UDAC|SigmaLatchQ[3]                            ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.686 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C            ; C           ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; count[16]                                          ; count[16]                                          ; C            ; C           ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; DAC:UDAC|SigmaLatchQ[12]                           ; DAC:UDAC|SigmaLatchQ[12]                           ; C            ; C           ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; DAC:UDAC|SigmaLatchQ[11]                           ; DAC:UDAC|SigmaLatchQ[11]                           ; C            ; C           ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; DAC:UDAC|SigmaLatchQ[8]                            ; DAC:UDAC|SigmaLatchQ[8]                            ; C            ; C           ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; DAC:UDAC|SigmaLatchQ[4]                            ; DAC:UDAC|SigmaLatchQ[4]                            ; C            ; C           ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; DAC:UDAC|SigmaLatchQ[1]                            ; DAC:UDAC|SigmaLatchQ[1]                            ; C            ; C           ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C            ; C           ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; C            ; C           ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; count[8]                                           ; count[8]                                           ; C            ; C           ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; count[6]                                           ; count[6]                                           ; C            ; C           ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; count[24]                                          ; count[24]                                          ; C            ; C           ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; DAC:UDAC|SigmaLatchQ[9]                            ; DAC:UDAC|SigmaLatchQ[9]                            ; C            ; C           ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; DAC:UDAC|SigmaLatchQ[7]                            ; DAC:UDAC|SigmaLatchQ[7]                            ; C            ; C           ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.072      ; 0.957      ;
; 0.697 ; DAC:UDAC|SigmaLatchQ[14]                           ; DAC:UDAC|SigmaLatchQ[13]                           ; C            ; C           ; 0.000        ; 0.073      ; 0.965      ;
; 0.705 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; DAC:UDAC|SigmaLatchQ[0]                            ; DAC:UDAC|SigmaLatchQ[0]                            ; C            ; C           ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.072      ; 0.980      ;
; 0.730 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.073      ; 0.998      ;
; 0.730 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.073      ; 0.999      ;
; 0.733 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.072      ; 1.001      ;
; 0.838 ; count[2]                                           ; count[2]                                           ; C            ; C           ; 0.000        ; 0.073      ; 1.106      ;
; 0.853 ; count[1]                                           ; count[1]                                           ; C            ; C           ; 0.000        ; 0.073      ; 1.121      ;
; 0.854 ; count[3]                                           ; count[3]                                           ; C            ; C           ; 0.000        ; 0.073      ; 1.122      ;
; 0.874 ; count[0]                                           ; count[0]                                           ; C            ; C           ; 0.000        ; 0.073      ; 1.142      ;
; 1.002 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.074      ; 1.271      ;
; 1.003 ; count[4]                                           ; count[5]                                           ; C            ; C           ; 0.000        ; 0.073      ; 1.271      ;
; 1.003 ; count[10]                                          ; count[11]                                          ; C            ; C           ; 0.000        ; 0.073      ; 1.271      ;
; 1.004 ; count[28]                                          ; count[29]                                          ; C            ; C           ; 0.000        ; 0.072      ; 1.271      ;
; 1.004 ; count[26]                                          ; count[27]                                          ; C            ; C           ; 0.000        ; 0.072      ; 1.271      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.345 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.519      ; 4.434      ;
; 1.462 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.273      ; 4.305      ;
; 1.491 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.181      ; 4.242      ;
; 1.513 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.181      ; 4.264      ;
; 1.525 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.383      ; 4.478      ;
; 1.643 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.384      ; 4.597      ;
; 1.647 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.416      ; 4.633      ;
; 1.652 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.416      ; 4.638      ;
; 1.669 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.411      ; 4.650      ;
; 1.724 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.414      ; 4.708      ;
; 1.735 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.385      ; 4.690      ;
; 1.806 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.408      ; 4.784      ;
; 1.829 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.415      ; 4.814      ;
; 1.834 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.272      ; 4.676      ;
; 1.843 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.194      ; 4.607      ;
; 1.849 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.268      ; 4.687      ;
; 1.852 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.381      ; 4.803      ;
; 1.864 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.272      ; 4.706      ;
; 1.872 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.348      ; 4.790      ;
; 1.894 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.272      ; 4.736      ;
; 1.943 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.229      ; 4.742      ;
; 1.948 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.273      ; 4.791      ;
; 1.959 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.230      ; 4.759      ;
; 1.970 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.229      ; 4.769      ;
; 1.976 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.196      ; 4.742      ;
; 1.999 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.190      ; 4.759      ;
; 2.017 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.231      ; 4.818      ;
; 2.024 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.227      ; 4.821      ;
; 2.046 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.230      ; 4.846      ;
; 2.049 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.191      ; 4.810      ;
; 2.095 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.182      ; 4.847      ;
; 2.099 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.267      ; 4.936      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.770 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.784      ; 5.124      ;
; 1.978 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.541      ; 5.089      ;
; 1.980 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.586      ; 5.136      ;
; 1.990 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.587      ; 5.147      ;
; 2.014 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.761      ; 5.345      ;
; 2.061 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.539      ; 5.170      ;
; 2.061 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.592      ; 5.223      ;
; 2.097 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.574      ; 5.241      ;
; 2.120 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.542      ; 5.232      ;
; 2.130 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.512      ; 5.212      ;
; 2.142 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.540      ; 5.252      ;
; 2.154 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.534      ; 5.258      ;
; 2.181 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.767      ; 5.518      ;
; 2.190 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.762      ; 5.522      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.574      ; 5.346      ;
; 2.214 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.750      ; 5.534      ;
; 2.222 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.789      ; 5.581      ;
; 2.278 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.549      ; 5.397      ;
; 2.298 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.574      ; 5.442      ;
; 2.304 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.685      ; 5.559      ;
; 2.322 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.769      ; 5.661      ;
; 2.347 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.593      ; 5.510      ;
; 2.351 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.789      ; 5.710      ;
; 2.401 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.592      ; 5.563      ;
; 2.457 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.595      ; 5.622      ;
; 2.459 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.541      ; 5.570      ;
; 2.539 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.592      ; 5.701      ;
; 2.599 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.563      ; 5.732      ;
; 2.651 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.594      ; 5.815      ;
; 2.673 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.596      ; 5.839      ;
; 2.675 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.591      ; 5.836      ;
; 2.680 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.542      ; 5.792      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[4]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[11]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[8]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[6]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[7]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[3]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[12]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[2]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[1]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[10]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[5]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.167 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[9]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 2.644      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.673      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.673      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.673      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.673      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.673      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.673      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[3]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[16]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.646      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.646      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[18]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.649      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.649      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.646      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.646      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[20]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.649      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.646      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.646      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[21]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.648      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.646      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.646      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[22]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.648      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.648      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.648      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.648      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.648      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[14]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.648      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.648      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.646      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.648      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[19]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 2.649      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[0]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[2]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[1]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|rounded_res_infinity_dffe4                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[16]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.186     ; 2.648      ;
; 2.168 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[0]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.189     ; 2.645      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.674      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.674      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[8]                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.162     ; 2.671      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.674      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.674      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.162     ; 2.671      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.162     ; 2.671      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.674      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 2.674      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.672      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.646      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[8]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.649      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 2.673      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 2.673      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.649      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.649      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 2.673      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.646      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.646      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.646      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.646      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 2.673      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.646      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.646      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.646      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.646      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.650      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.650      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.645      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 2.673      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 2.646      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.650      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 2.673      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.184     ; 2.649      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.650      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.650      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.645      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.188     ; 2.645      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.183     ; 2.650      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.460 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.030      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 2.075      ;
; 1.658 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.612      ; 2.485      ;
; 1.658 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.610      ; 2.483      ;
; 1.666 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.608      ; 2.489      ;
; 1.666 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.608      ; 2.489      ;
; 1.666 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.604      ; 2.485      ;
; 1.667 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.605      ; 2.487      ;
; 1.667 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.605      ; 2.487      ;
; 1.672 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 2.519      ;
; 1.672 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 2.519      ;
; 1.672 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.631      ; 2.518      ;
; 1.672 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.631      ; 2.518      ;
; 1.672 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.627      ; 2.514      ;
; 1.697 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.487      ;
; 1.697 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 2.487      ;
; 1.705 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.586      ; 2.506      ;
; 1.705 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.586      ; 2.506      ;
; 1.705 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.586      ; 2.506      ;
; 1.705 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 2.488      ;
; 1.705 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.568      ; 2.488      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.587      ; 2.511      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.587      ; 2.511      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.587      ; 2.511      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.593      ; 2.517      ;
; 1.717 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.556      ; 2.488      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.484      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.484      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.483      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[21]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.480      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.480      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[21]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[18]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.480      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.480      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.480      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 2.481      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.480      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.484      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.483      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.484      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.483      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 2.491      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 2.491      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[7]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.488      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[6]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[5]                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.486      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[12]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.486      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.486      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[7]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.480      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[2]                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.485      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 2.491      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 2.491      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.489      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 2.491      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -4.430 ; -919.323      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -2.111 ; -113.269      ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -1.745 ; -45.098       ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -1.277 ; -34.449       ;
; C                                                ; 2.281  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.143 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
; C                                                ; 0.187 ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.536 ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.708 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 3.538 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.693 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.301  ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.337  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.233  ; 0.000         ;
; C                                                ; 9.434  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.769 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.430 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.171     ; 2.581      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.427 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.090     ; 2.659      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.072     ; 2.670      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.413 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.172     ; 2.563      ;
; -4.407 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.077     ; 2.652      ;
; -4.407 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.077     ; 2.652      ;
; -4.407 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.077     ; 2.652      ;
; -4.407 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.077     ; 2.652      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.111 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.241     ; 0.307      ;
; -2.050 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.246     ; 0.241      ;
; -2.028 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.172     ; 0.293      ;
; -2.020 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.152     ; 0.305      ;
; -2.014 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.146     ; 0.305      ;
; -2.009 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.143     ; 0.303      ;
; -2.002 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.145     ; 0.294      ;
; -2.000 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.144     ; 0.293      ;
; -1.969 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.173     ; 0.233      ;
; -1.969 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.172     ; 0.234      ;
; -1.962 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.163     ; 0.236      ;
; -1.897 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.039     ; 0.295      ;
; -1.896 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.040     ; 0.293      ;
; -1.892 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.021     ; 0.308      ;
; -1.881 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.268     ; 0.050      ;
; -1.880 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.267     ; 0.050      ;
; -1.880 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.267     ; 0.050      ;
; -1.880 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.267     ; 0.050      ;
; -1.879 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.266     ; 0.050      ;
; -1.860 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.247     ; 0.050      ;
; -1.817 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.957     ; 0.297      ;
; -1.815 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.202     ; 0.050      ;
; -1.813 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.955     ; 0.295      ;
; -1.811 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.954     ; 0.294      ;
; -1.810 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.953     ; 0.294      ;
; -1.802 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.001     ; 0.238      ;
; -1.787 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.174     ; 0.050      ;
; -1.787 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.174     ; 0.050      ;
; -1.786 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.173     ; 0.050      ;
; -1.786 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.173     ; 0.050      ;
; -1.785 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.172     ; 0.050      ;
; -1.785 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.172     ; 0.050      ;
; -1.785 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.172     ; 0.050      ;
; -1.776 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.163     ; 0.050      ;
; -1.775 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]          ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.162     ; 0.050      ;
; -1.765 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.152     ; 0.050      ;
; -1.755 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.142     ; 0.050      ;
; -1.755 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.142     ; 0.050      ;
; -1.754 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.141     ; 0.050      ;
; -1.739 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.934     ; 0.242      ;
; -1.726 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.931     ; 0.232      ;
; -1.713 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.100     ; 0.050      ;
; -1.651 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.038     ; 0.050      ;
; -1.648 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.035     ; 0.050      ;
; -1.648 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.035     ; 0.050      ;
; -1.645 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.032     ; 0.050      ;
; -1.636 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.023     ; 0.050      ;
; -1.635 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.022     ; 0.050      ;
; -1.635 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.022     ; 0.050      ;
; -1.593 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.980     ; 0.050      ;
; -1.593 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.980     ; 0.050      ;
; -1.592 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.979     ; 0.050      ;
; -1.592 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.979     ; 0.050      ;
; -1.592 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.979     ; 0.050      ;
; -1.588 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.975     ; 0.050      ;
; -1.587 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.974     ; 0.050      ;
; -1.569 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.956     ; 0.050      ;
; -1.567 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.954     ; 0.050      ;
; -1.560 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31]         ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.947     ; 0.050      ;
; -1.550 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.937     ; 0.050      ;
; -1.550 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.937     ; 0.050      ;
; -1.547 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31]         ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]                ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.934     ; 0.050      ;
; -1.543 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.930     ; 0.050      ;
; -1.542 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]          ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.929     ; 0.050      ;
; 96.100 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.852      ;
; 96.113 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.839      ;
; 96.174 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.778      ;
; 96.239 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.713      ;
; 96.247 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.705      ;
; 96.252 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.700      ;
; 96.255 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.697      ;
; 96.268 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.684      ;
; 96.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.655      ;
; 96.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.646      ;
; 96.329 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.623      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.337 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.614      ;
; 96.338 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.614      ;
; 96.346 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.606      ;
; 96.348 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.604      ;
; 96.349 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.035     ; 3.603      ;
; 96.350 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.601      ;
; 96.350 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.601      ;
; 96.350 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.601      ;
; 96.350 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.601      ;
; 96.350 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.036     ; 3.601      ;
+--------+------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.745 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.861      ; 3.590      ;
; -1.712 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.884      ; 3.580      ;
; -1.707 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.882      ; 3.568      ;
; -1.684 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.882      ; 3.548      ;
; -1.626 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.883      ; 3.487      ;
; -1.621 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.870      ; 3.463      ;
; -1.618 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.973      ; 3.515      ;
; -1.613 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.961      ; 3.492      ;
; -1.594 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.860      ; 3.359      ;
; -1.583 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.882      ; 3.311      ;
; -1.571 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.872      ; 3.068      ;
; -1.553 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.973      ; 3.444      ;
; -1.540 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.946      ; 3.401      ;
; -1.514 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.884      ; 3.376      ;
; -1.505 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.883      ; 3.366      ;
; -1.482 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.959      ; 3.359      ;
; -1.471 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.909      ; 3.302      ;
; -1.444 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.953      ; 3.314      ;
; -1.331 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.872      ; 3.182      ;
; -1.316 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.953      ; 3.181      ;
; -1.277 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.859      ; 3.122      ;
; -1.263 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.872      ; 3.114      ;
; -1.203 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.852      ; 3.128      ;
; -1.184 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.854      ; 3.020      ;
; -1.180 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.839      ; 3.015      ;
; -1.161 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.881      ; 3.019      ;
; -1.148 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.852      ; 2.976      ;
; -1.122 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.856      ; 3.045      ;
; -1.119 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.855      ; 2.956      ;
; -1.099 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.967      ; 2.983      ;
; -1.092 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.878      ; 2.949      ;
; -1.020 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.877      ; 2.970      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.277 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.658      ; 2.739      ;
; -1.268 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.739      ; 2.727      ;
; -1.219 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.673      ; 2.875      ;
; -1.207 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.690      ; 2.875      ;
; -1.202 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.649      ; 2.828      ;
; -1.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.652      ; 2.830      ;
; -1.191 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.748      ; 2.721      ;
; -1.184 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.749      ; 2.778      ;
; -1.173 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.652      ; 2.799      ;
; -1.164 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.695      ; 2.748      ;
; -1.155 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.747      ; 2.825      ;
; -1.149 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.691      ; 2.737      ;
; -1.142 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.672      ; 2.796      ;
; -1.133 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.673      ; 2.789      ;
; -1.127 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.671      ; 2.780      ;
; -1.117 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.656      ; 2.652      ;
; -1.081 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.671      ; 2.825      ;
; -1.061 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.694      ; 2.733      ;
; -1.051 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.716      ; 2.841      ;
; -1.048 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.694      ; 2.720      ;
; -1.042 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.673      ; 2.793      ;
; -1.041 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.737      ; 2.864      ;
; -1.033 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.752      ; 2.706      ;
; -1.027 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.753      ; 2.701      ;
; -1.023 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.694      ; 2.696      ;
; -1.002 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.752      ; 2.835      ;
; -0.974 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.737      ; 2.622      ;
; -0.957 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.737      ; 2.616      ;
; -0.882 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.648      ; 2.419      ;
; -0.827 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.798      ; 2.566      ;
; -0.761 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.695      ; 2.435      ;
; -0.738 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.646      ; 2.463      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'C'                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                  ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 2.281 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.690      ;
; 2.297 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.673      ;
; 2.298 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.672      ;
; 2.310 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.661      ;
; 2.345 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.626      ;
; 2.349 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.622      ;
; 2.360 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.611      ;
; 2.361 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.609      ;
; 2.362 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.608      ;
; 2.363 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.608      ;
; 2.365 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.605      ;
; 2.366 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.604      ;
; 2.370 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.601      ;
; 2.374 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.597      ;
; 2.378 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.593      ;
; 2.388 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.582      ;
; 2.395 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.575      ;
; 2.397 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.574      ;
; 2.404 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.566      ;
; 2.413 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.558      ;
; 2.417 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.554      ;
; 2.424 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.547      ;
; 2.427 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.544      ;
; 2.427 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.544      ;
; 2.428 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.543      ;
; 2.429 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.541      ;
; 2.430 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.540      ;
; 2.431 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.540      ;
; 2.433 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.537      ;
; 2.434 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.537      ;
; 2.434 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.536      ;
; 2.438 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.533      ;
; 2.442 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.529      ;
; 2.444 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.527      ;
; 2.446 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.525      ;
; 2.452 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.518      ;
; 2.456 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.514      ;
; 2.459 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.511      ;
; 2.461 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.510      ;
; 2.461 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.510      ;
; 2.463 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.507      ;
; 2.465 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.506      ;
; 2.468 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.502      ;
; 2.472 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.498      ;
; 2.481 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.490      ;
; 2.485 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.486      ;
; 2.491 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.480      ;
; 2.492 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.479      ;
; 2.495 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.476      ;
; 2.495 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.476      ;
; 2.496 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.475      ;
; 2.497 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.473      ;
; 2.498 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.472      ;
; 2.499 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.472      ;
; 2.501 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.469      ;
; 2.502 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.469      ;
; 2.502 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.468      ;
; 2.503 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.467      ;
; 2.506 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.465      ;
; 2.508 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.463      ;
; 2.510 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.461      ;
; 2.512 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.459      ;
; 2.514 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.457      ;
; 2.520 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.450      ;
; 2.524 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.446      ;
; 2.525 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.446      ;
; 2.527 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.443      ;
; 2.527 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.444      ;
; 2.529 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.442      ;
; 2.529 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.442      ;
; 2.531 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.439      ;
; 2.533 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.438      ;
; 2.534 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.437      ;
; 2.536 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.434      ;
; 2.540 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.430      ;
; 2.549 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.422      ;
; 2.553 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.418      ;
; 2.556 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.071      ; 3.422      ;
; 2.559 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.412      ;
; 2.560 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.411      ;
; 2.563 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.408      ;
; 2.563 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[5] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.408      ;
; 2.565 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.405      ;
; 2.566 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.404      ;
; 2.567 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.403      ;
; 2.569 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.401      ;
; 2.570 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.401      ;
; 2.570 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[1] ; DAC:UDAC|SigmaLatchQ[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.400      ;
; 2.571 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[7] ; DAC:UDAC|SigmaLatchQ[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.399      ;
; 2.574 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[2] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.397      ;
; 2.576 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.395      ;
; 2.578 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.393      ;
; 2.580 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[6] ; DAC:UDAC|SigmaLatchQ[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.391      ;
; 2.582 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.389      ;
; 2.583 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[8] ; DAC:UDAC|SigmaLatchQ[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.387      ;
; 2.588 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.382      ;
; 2.591 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[9] ; DAC:UDAC|SigmaLatchQ[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.380      ;
; 2.592 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[3] ; DAC:UDAC|SigmaLatchQ[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.378      ;
; 2.593 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[4] ; DAC:UDAC|SigmaLatchQ[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.378      ;
; 2.595 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|integer_result_reg[0] ; DAC:UDAC|SigmaLatchQ[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.375      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.143 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.475      ;
; 0.149 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.160 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.483      ;
; 0.163 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.174 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.497      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.445      ;
; 0.180 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|altsyncram_7l31:altsyncram4|ram_block5a0~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.180 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~porta_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.183 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.449      ;
; 0.185 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.451      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.452      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.453      ;
; 0.188 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[1]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.513      ;
; 0.190 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.456      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper1d[29]                                     ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper2d[29]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[1]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[1]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                                                     ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper1d[28]                                     ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper2d[28]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[0]                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|mantissa_input_reg[0]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[7]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[7]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|exp_result_ff[7]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[30]                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                                                                                           ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|man_result_ff[6]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[6]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.223 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.344      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.303 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.317 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.411 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.532      ;
; 0.415 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.536      ;
; 0.446 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.568      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'C'                                                                                                                                                        ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; ledv                                               ; ledv                                               ; C            ; C           ; 0.000        ; 0.036      ; 0.307      ;
; 0.197 ; DAC:UDAC|SigmaLatchQ[14]                           ; DAC:UDAC|DACout                                    ; C            ; C           ; 0.000        ; 0.036      ; 0.317      ;
; 0.291 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C            ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; count[5]                                           ; count[5]                                           ; C            ; C           ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; count[30]                                          ; count[30]                                          ; C            ; C           ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; count[29]                                          ; count[29]                                          ; C            ; C           ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; count[28]                                          ; count[28]                                          ; C            ; C           ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; count[18]                                          ; count[18]                                          ; C            ; C           ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; C            ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; count[4]                                           ; count[4]                                           ; C            ; C           ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; count[27]                                          ; count[27]                                          ; C            ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; count[26]                                          ; count[26]                                          ; C            ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; count[16]                                          ; count[16]                                          ; C            ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; DAC:UDAC|SigmaLatchQ[6]                            ; DAC:UDAC|SigmaLatchQ[6]                            ; C            ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; DAC:UDAC|SigmaLatchQ[3]                            ; DAC:UDAC|SigmaLatchQ[3]                            ; C            ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; count[11]                                          ; count[11]                                          ; C            ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; count[10]                                          ; count[10]                                          ; C            ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; count[9]                                           ; count[9]                                           ; C            ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; count[6]                                           ; count[6]                                           ; C            ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; count[24]                                          ; count[24]                                          ; C            ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:UDAC|SigmaLatchQ[13]                           ; DAC:UDAC|SigmaLatchQ[13]                           ; C            ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:UDAC|SigmaLatchQ[12]                           ; DAC:UDAC|SigmaLatchQ[12]                           ; C            ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:UDAC|SigmaLatchQ[11]                           ; DAC:UDAC|SigmaLatchQ[11]                           ; C            ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:UDAC|SigmaLatchQ[8]                            ; DAC:UDAC|SigmaLatchQ[8]                            ; C            ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:UDAC|SigmaLatchQ[5]                            ; DAC:UDAC|SigmaLatchQ[5]                            ; C            ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:UDAC|SigmaLatchQ[4]                            ; DAC:UDAC|SigmaLatchQ[4]                            ; C            ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; DAC:UDAC|SigmaLatchQ[1]                            ; DAC:UDAC|SigmaLatchQ[1]                            ; C            ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C            ; C           ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; count[8]                                           ; count[8]                                           ; C            ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; DAC:UDAC|SigmaLatchQ[9]                            ; DAC:UDAC|SigmaLatchQ[9]                            ; C            ; C           ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; DAC:UDAC|SigmaLatchQ[7]                            ; DAC:UDAC|SigmaLatchQ[7]                            ; C            ; C           ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; DAC:UDAC|SigmaLatchQ[0]                            ; DAC:UDAC|SigmaLatchQ[0]                            ; C            ; C           ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; DAC:UDAC|SigmaLatchQ[14]                           ; DAC:UDAC|SigmaLatchQ[13]                           ; C            ; C           ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C            ; C           ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C            ; C           ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C            ; C           ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C            ; C           ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C            ; C           ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C            ; C           ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C            ; C           ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C            ; C           ; 0.000        ; 0.037      ; 0.428      ;
; 0.316 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C            ; C           ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C            ; C           ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C            ; C           ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C            ; C           ; 0.000        ; 0.037      ; 0.439      ;
; 0.358 ; count[3]                                           ; count[3]                                           ; C            ; C           ; 0.000        ; 0.036      ; 0.478      ;
; 0.362 ; count[2]                                           ; count[2]                                           ; C            ; C           ; 0.000        ; 0.036      ; 0.482      ;
; 0.364 ; count[1]                                           ; count[1]                                           ; C            ; C           ; 0.000        ; 0.036      ; 0.484      ;
; 0.379 ; count[0]                                           ; count[0]                                           ; C            ; C           ; 0.000        ; 0.036      ; 0.499      ;
; 0.440 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C            ; C           ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C            ; C           ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C            ; C           ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C            ; C           ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C            ; C           ; 0.000        ; 0.037      ; 0.562      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.536 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.095      ; 2.201      ;
; 0.550 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.974      ; 2.094      ;
; 0.580 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.925      ; 2.075      ;
; 0.614 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.923      ; 2.107      ;
; 0.619 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.018      ; 2.207      ;
; 0.660 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.035      ; 2.265      ;
; 0.668 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.017      ; 2.255      ;
; 0.683 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.034      ; 2.287      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.029      ; 2.292      ;
; 0.721 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.019      ; 2.310      ;
; 0.738 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.933      ; 2.241      ;
; 0.752 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.973      ; 2.295      ;
; 0.756 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.033      ; 2.359      ;
; 0.759 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.973      ; 2.302      ;
; 0.760 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.969      ; 2.299      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.030      ; 2.362      ;
; 0.802 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.973      ; 2.345      ;
; 0.804 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.018      ; 2.392      ;
; 0.805 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.028      ; 2.403      ;
; 0.809 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.996      ; 2.375      ;
; 0.812 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.974      ; 2.356      ;
; 0.823 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.935      ; 2.328      ;
; 0.829 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.951      ; 2.350      ;
; 0.839 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.951      ; 2.360      ;
; 0.840 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.950      ; 2.360      ;
; 0.846 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.949      ; 2.365      ;
; 0.849 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.949      ; 2.368      ;
; 0.889 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.929      ; 2.388      ;
; 0.891 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.929      ; 2.390      ;
; 0.893 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.969      ; 2.432      ;
; 0.897 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.927      ; 2.394      ;
; 0.912 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.952      ; 2.434      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.256      ; 2.534      ;
; 0.783 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.163      ; 2.516      ;
; 0.796 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.162      ; 2.528      ;
; 0.831 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.141      ; 2.542      ;
; 0.848 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.167      ; 2.585      ;
; 0.854 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.139      ; 2.563      ;
; 0.863 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.142      ; 2.575      ;
; 0.866 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.158      ; 2.594      ;
; 0.880 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.241      ; 2.691      ;
; 0.889 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.140      ; 2.599      ;
; 0.911 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.123      ; 2.604      ;
; 0.914 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.158      ; 2.642      ;
; 0.933 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.138      ; 2.641      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.143      ; 2.669      ;
; 0.957 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.157      ; 2.684      ;
; 0.983 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.242      ; 2.795      ;
; 0.997 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.250      ; 2.817      ;
; 1.031 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.197      ; 2.798      ;
; 1.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.236      ; 2.862      ;
; 1.057 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.262      ; 2.889      ;
; 1.061 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.169      ; 2.800      ;
; 1.074 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.170      ; 2.814      ;
; 1.087 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.262      ; 2.919      ;
; 1.100 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.146      ; 2.816      ;
; 1.101 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.169      ; 2.840      ;
; 1.127 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.251      ; 2.948      ;
; 1.155 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.157      ; 2.882      ;
; 1.175 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.168      ; 2.913      ;
; 1.230 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.167      ; 2.967      ;
; 1.233 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.171      ; 2.974      ;
; 1.247 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.169      ; 2.986      ;
; 1.251 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.147      ; 2.968      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.538 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.362      ;
; 3.538 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[6]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.362      ;
; 3.538 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.361      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.361      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.361      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.361      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[5]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.360      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.360      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[14]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.361      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.361      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[10]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[10]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 1.358      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.350      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 1.352      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.350      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 1.351      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.361      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 1.351      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[3]              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.350      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 1.351      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.363      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[7]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[7]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.360      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 1.352      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[6]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[6]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.360      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[6]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 1.352      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[5]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 1.352      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[11]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[11]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.360      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 1.351      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.363      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.364      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.363      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.364      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[12]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.360      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[12]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.345      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 1.352      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|cout_regr      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.360      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.363      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.364      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.363      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.364      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 1.352      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.345      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.363      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.364      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.363      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.364      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.363      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.364      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.363      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.364      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 1.362      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 1.351      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.345      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 1.352      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.103     ; 1.345      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[10]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[10]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.360      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[9]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 1.352      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.340      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 1.352      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated|lcell_ffa[8]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.360      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated|lcell_ffa[8]     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.359      ;
; 3.539 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[7]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 1.352      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.985      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 0.995      ;
; 0.848 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 1.228      ;
; 0.848 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 1.226      ;
; 0.853 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.245      ;
; 0.853 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 1.245      ;
; 0.853 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 1.244      ;
; 0.853 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 1.244      ;
; 0.853 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.230      ;
; 0.853 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.230      ;
; 0.854 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 1.242      ;
; 0.854 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.228      ;
; 0.854 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.228      ;
; 0.855 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 1.226      ;
; 0.863 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.229      ;
; 0.863 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 1.229      ;
; 0.864 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.238      ;
; 0.864 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[1]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.238      ;
; 0.864 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 1.238      ;
; 0.867 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[8]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 1.240      ;
; 0.867 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 1.240      ;
; 0.867 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 1.240      ;
; 0.867 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.244      ;
; 0.867 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.229      ;
; 0.867 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.229      ;
; 0.871 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.229      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[0]                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[4]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.222      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[1]                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[3]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[3]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.222      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[5]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[7]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[6]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.222      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[1]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[18]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[20]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.222      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[8]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.222      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[23]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[16]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[2]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[17]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[3]                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.222      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.227      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[4]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[3]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.229      ;
; 1.046 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 118
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 5.594 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -9.938    ; 0.143 ; 1.855    ; 0.693   ; 0.186               ;
;  Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -3.928    ; 0.536 ; N/A      ; N/A     ; 0.211               ;
;  Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.423    ; 0.708 ; N/A      ; N/A     ; 0.186               ;
;  C                                                ; -1.066    ; 0.187 ; N/A      ; N/A     ; 9.434               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -9.938    ; 0.143 ; 1.855    ; 0.693   ; 0.799               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -4.607    ; 0.186 ; N/A      ; N/A     ; 49.673              ;
; Design-wide TNS                                   ; -3362.488 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -108.382  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -123.655  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  C                                                ; -8.248    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -2885.316 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -246.937  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; button[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_3                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; R                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; C                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_1                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; C                                                ; C                                                ; 8119     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 1268     ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 144      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 142170   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 243246   ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 8908     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; C                                                ; C                                                ; 8119     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 1268     ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 144      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 142170   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 243246   ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 8908     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 660      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 660      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 74    ; 74   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Base      ; Constrained ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Base      ; Constrained ;
; C                                                ; C                                                ; Base      ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BUT_1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUT_2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BUT_1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUT_2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 13 01:42:09 2019
Info: Command: quartus_sta Generator -c Generator
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "Debuger" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "altsource_probe_top" -- entity does not exist in design
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name C C
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[0]} {UPLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[2]} {UPLL|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Block1:BlockU1|ADSR:ADSR_inst|EN Block1:BlockU1|ADSR:ADSR_inst|EN
    Info (332105): create_clock -period 1.000 -name Block1:BlockU2|ADSR:ADSR_inst|EN Block1:BlockU2|ADSR:ADSR_inst|EN
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.938           -2885.316 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.607            -246.937 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.239            -119.325 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -3.723            -102.662 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -1.066              -8.248 C 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 C 
    Info (332119):     1.325               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     1.782               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
Info (332146): Worst-case recovery slack is 1.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.855               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.604               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.354               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.780               0.000 C 
    Info (332119):    49.694               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 118 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.920           -2451.395 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.423            -123.655 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -3.955            -210.053 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -3.928            -108.382 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -0.835              -5.927 C 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.402               0.000 C 
    Info (332119):     1.345               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     1.770               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
Info (332146): Worst-case recovery slack is 2.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.167               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.460               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.211               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.771               0.000 C 
    Info (332119):    49.673               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 118 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.430            -919.323 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.111            -113.269 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.745             -45.098 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -1.277             -34.449 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     2.281               0.000 C 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.187               0.000 C 
    Info (332119):     0.536               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.708               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
Info (332146): Worst-case recovery slack is 3.538
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.538               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.693               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.337               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     2.233               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.434               0.000 C 
    Info (332119):    49.769               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 118 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 118
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 5.594 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Thu Jun 13 01:42:18 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


