- name: 014h
  long_name: "014h (vector 5)"
  purpose: |
      "
      014h (vector 5)
      "
  size: 32 
  arch: amd64

  access_mechanisms:
      - name: read
        offset: 0x014
        component: vmcb

      - name: write
        offset: 0x014
        component: vmcb
        
  fieldsets:
    name: latest
    condition: "Fieldset valid on latest version of the AMD architecture"
    size: 32

    fields:
      - name: "Bits 0"
        long_name: "Intercept all INVLPGB instructions." 
        lsb: 0
        msb: 0
        readable: True
        writable: True

      - name: "Bits 1"
        long_name: "Intercept only illegally specified INVLPGB instructions." 
        lsb: 1
        msb: 1
        readable: True
        writable: True

      - name: "Bits 2"
        long_name: "Intercept PCID instruction." 
        lsb: 2
        msb: 2
        readable: True
        writable: True

      - name: "Bits 3"
        long_name: "Intercept MCOMMIT instruction." 
        lsb: 3
        msb: 3
        readable: True
        writable: True

      - name: "Bits 4"
        long_name: "Intercept TLBSYNC instruction." 
        lsb: 4
        msb: 4
        readable: True
        writable: True
        
       - name: "Bits 31_5"
        long_name: "RESERVED, SBZ" 
        lsb: 5
        msb: 31
        readable: True
        writable: True
