{
  "module_name": "mmhub_9_1_offset.h",
  "hash_id": "87cd97a067f9b45d4507dd389d05ea7289a60d062cd14902e4bdcf34790f17da",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_offset.h",
  "human_readable_source": " \n#ifndef _mmhub_9_1_OFFSET_HEADER\n#define _mmhub_9_1_OFFSET_HEADER\n\n\n\n\n\n#define mmDAGB0_RDCLI0                                                                                 0x0000\n#define mmDAGB0_RDCLI0_BASE_IDX                                                                        0\n#define mmDAGB0_RDCLI1                                                                                 0x0001\n#define mmDAGB0_RDCLI1_BASE_IDX                                                                        0\n#define mmDAGB0_RDCLI2                                                                                 0x0002\n#define mmDAGB0_RDCLI2_BASE_IDX                                                                        0\n#define mmDAGB0_RDCLI3                                                                                 0x0003\n#define mmDAGB0_RDCLI3_BASE_IDX                                                                        0\n#define mmDAGB0_RDCLI4                                                                                 0x0004\n#define mmDAGB0_RDCLI4_BASE_IDX                                                                        0\n#define mmDAGB0_RDCLI5                                                                                 0x0005\n#define mmDAGB0_RDCLI5_BASE_IDX                                                                        0\n#define mmDAGB0_RDCLI6                                                                                 0x0006\n#define mmDAGB0_RDCLI6_BASE_IDX                                                                        0\n#define mmDAGB0_RDCLI7                                                                                 0x0007\n#define mmDAGB0_RDCLI7_BASE_IDX                                                                        0\n#define mmDAGB0_RDCLI8                                                                                 0x0008\n#define mmDAGB0_RDCLI8_BASE_IDX                                                                        0\n#define mmDAGB0_RDCLI9                                                                                 0x0009\n#define mmDAGB0_RDCLI9_BASE_IDX                                                                        0\n#define mmDAGB0_RDCLI10                                                                                0x000a\n#define mmDAGB0_RDCLI10_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI11                                                                                0x000b\n#define mmDAGB0_RDCLI11_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI12                                                                                0x000c\n#define mmDAGB0_RDCLI12_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI13                                                                                0x000d\n#define mmDAGB0_RDCLI13_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI14                                                                                0x000e\n#define mmDAGB0_RDCLI14_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI15                                                                                0x000f\n#define mmDAGB0_RDCLI15_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI16                                                                                0x0010\n#define mmDAGB0_RDCLI16_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI17                                                                                0x0011\n#define mmDAGB0_RDCLI17_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI18                                                                                0x0012\n#define mmDAGB0_RDCLI18_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI19                                                                                0x0013\n#define mmDAGB0_RDCLI19_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI20                                                                                0x0014\n#define mmDAGB0_RDCLI20_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI21                                                                                0x0015\n#define mmDAGB0_RDCLI21_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI22                                                                                0x0016\n#define mmDAGB0_RDCLI22_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI23                                                                                0x0017\n#define mmDAGB0_RDCLI23_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI24                                                                                0x0018\n#define mmDAGB0_RDCLI24_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI25                                                                                0x0019\n#define mmDAGB0_RDCLI25_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI26                                                                                0x001a\n#define mmDAGB0_RDCLI26_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI27                                                                                0x001b\n#define mmDAGB0_RDCLI27_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI28                                                                                0x001c\n#define mmDAGB0_RDCLI28_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI29                                                                                0x001d\n#define mmDAGB0_RDCLI29_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI30                                                                                0x001e\n#define mmDAGB0_RDCLI30_BASE_IDX                                                                       0\n#define mmDAGB0_RDCLI31                                                                                0x001f\n#define mmDAGB0_RDCLI31_BASE_IDX                                                                       0\n#define mmDAGB0_RD_CNTL                                                                                0x0020\n#define mmDAGB0_RD_CNTL_BASE_IDX                                                                       0\n#define mmDAGB0_RD_GMI_CNTL                                                                            0x0021\n#define mmDAGB0_RD_GMI_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_RD_ADDR_DAGB                                                                           0x0022\n#define mmDAGB0_RD_ADDR_DAGB_BASE_IDX                                                                  0\n#define mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST                                                               0x0023\n#define mmDAGB0_RD_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER                                                              0x0024\n#define mmDAGB0_RD_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define mmDAGB0_RD_CGTT_CLK_CTRL                                                                       0x0025\n#define mmDAGB0_RD_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL                                                                 0x0026\n#define mmDAGB0_L1TLB_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL                                                                 0x0027\n#define mmDAGB0_ATCVM_RD_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST0                                                                0x0028\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0                                                               0x0029\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST1                                                                0x002a\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1                                                               0x002b\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST2                                                                0x002c\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST2_BASE_IDX                                                       0\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER2                                                               0x002d\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER2_BASE_IDX                                                      0\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST3                                                                0x002e\n#define mmDAGB0_RD_ADDR_DAGB_MAX_BURST3_BASE_IDX                                                       0\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER3                                                               0x002f\n#define mmDAGB0_RD_ADDR_DAGB_LAZY_TIMER3_BASE_IDX                                                      0\n#define mmDAGB0_RD_VC0_CNTL                                                                            0x0030\n#define mmDAGB0_RD_VC0_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_RD_VC1_CNTL                                                                            0x0031\n#define mmDAGB0_RD_VC1_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_RD_VC2_CNTL                                                                            0x0032\n#define mmDAGB0_RD_VC2_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_RD_VC3_CNTL                                                                            0x0033\n#define mmDAGB0_RD_VC3_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_RD_VC4_CNTL                                                                            0x0034\n#define mmDAGB0_RD_VC4_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_RD_VC5_CNTL                                                                            0x0035\n#define mmDAGB0_RD_VC5_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_RD_VC6_CNTL                                                                            0x0036\n#define mmDAGB0_RD_VC6_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_RD_VC7_CNTL                                                                            0x0037\n#define mmDAGB0_RD_VC7_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_RD_CNTL_MISC                                                                           0x0038\n#define mmDAGB0_RD_CNTL_MISC_BASE_IDX                                                                  0\n#define mmDAGB0_RD_TLB_CREDIT                                                                          0x0039\n#define mmDAGB0_RD_TLB_CREDIT_BASE_IDX                                                                 0\n#define mmDAGB0_RDCLI_ASK_PENDING                                                                      0x003a\n#define mmDAGB0_RDCLI_ASK_PENDING_BASE_IDX                                                             0\n#define mmDAGB0_RDCLI_GO_PENDING                                                                       0x003b\n#define mmDAGB0_RDCLI_GO_PENDING_BASE_IDX                                                              0\n#define mmDAGB0_RDCLI_GBLSEND_PENDING                                                                  0x003c\n#define mmDAGB0_RDCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define mmDAGB0_RDCLI_TLB_PENDING                                                                      0x003d\n#define mmDAGB0_RDCLI_TLB_PENDING_BASE_IDX                                                             0\n#define mmDAGB0_RDCLI_OARB_PENDING                                                                     0x003e\n#define mmDAGB0_RDCLI_OARB_PENDING_BASE_IDX                                                            0\n#define mmDAGB0_RDCLI_OSD_PENDING                                                                      0x003f\n#define mmDAGB0_RDCLI_OSD_PENDING_BASE_IDX                                                             0\n#define mmDAGB0_WRCLI0                                                                                 0x0040\n#define mmDAGB0_WRCLI0_BASE_IDX                                                                        0\n#define mmDAGB0_WRCLI1                                                                                 0x0041\n#define mmDAGB0_WRCLI1_BASE_IDX                                                                        0\n#define mmDAGB0_WRCLI2                                                                                 0x0042\n#define mmDAGB0_WRCLI2_BASE_IDX                                                                        0\n#define mmDAGB0_WRCLI3                                                                                 0x0043\n#define mmDAGB0_WRCLI3_BASE_IDX                                                                        0\n#define mmDAGB0_WRCLI4                                                                                 0x0044\n#define mmDAGB0_WRCLI4_BASE_IDX                                                                        0\n#define mmDAGB0_WRCLI5                                                                                 0x0045\n#define mmDAGB0_WRCLI5_BASE_IDX                                                                        0\n#define mmDAGB0_WRCLI6                                                                                 0x0046\n#define mmDAGB0_WRCLI6_BASE_IDX                                                                        0\n#define mmDAGB0_WRCLI7                                                                                 0x0047\n#define mmDAGB0_WRCLI7_BASE_IDX                                                                        0\n#define mmDAGB0_WRCLI8                                                                                 0x0048\n#define mmDAGB0_WRCLI8_BASE_IDX                                                                        0\n#define mmDAGB0_WRCLI9                                                                                 0x0049\n#define mmDAGB0_WRCLI9_BASE_IDX                                                                        0\n#define mmDAGB0_WRCLI10                                                                                0x004a\n#define mmDAGB0_WRCLI10_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI11                                                                                0x004b\n#define mmDAGB0_WRCLI11_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI12                                                                                0x004c\n#define mmDAGB0_WRCLI12_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI13                                                                                0x004d\n#define mmDAGB0_WRCLI13_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI14                                                                                0x004e\n#define mmDAGB0_WRCLI14_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI15                                                                                0x004f\n#define mmDAGB0_WRCLI15_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI16                                                                                0x0050\n#define mmDAGB0_WRCLI16_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI17                                                                                0x0051\n#define mmDAGB0_WRCLI17_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI18                                                                                0x0052\n#define mmDAGB0_WRCLI18_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI19                                                                                0x0053\n#define mmDAGB0_WRCLI19_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI20                                                                                0x0054\n#define mmDAGB0_WRCLI20_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI21                                                                                0x0055\n#define mmDAGB0_WRCLI21_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI22                                                                                0x0056\n#define mmDAGB0_WRCLI22_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI23                                                                                0x0057\n#define mmDAGB0_WRCLI23_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI24                                                                                0x0058\n#define mmDAGB0_WRCLI24_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI25                                                                                0x0059\n#define mmDAGB0_WRCLI25_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI26                                                                                0x005a\n#define mmDAGB0_WRCLI26_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI27                                                                                0x005b\n#define mmDAGB0_WRCLI27_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI28                                                                                0x005c\n#define mmDAGB0_WRCLI28_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI29                                                                                0x005d\n#define mmDAGB0_WRCLI29_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI30                                                                                0x005e\n#define mmDAGB0_WRCLI30_BASE_IDX                                                                       0\n#define mmDAGB0_WRCLI31                                                                                0x005f\n#define mmDAGB0_WRCLI31_BASE_IDX                                                                       0\n#define mmDAGB0_WR_CNTL                                                                                0x0060\n#define mmDAGB0_WR_CNTL_BASE_IDX                                                                       0\n#define mmDAGB0_WR_GMI_CNTL                                                                            0x0061\n#define mmDAGB0_WR_GMI_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_WR_ADDR_DAGB                                                                           0x0062\n#define mmDAGB0_WR_ADDR_DAGB_BASE_IDX                                                                  0\n#define mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST                                                               0x0063\n#define mmDAGB0_WR_OUTPUT_DAGB_MAX_BURST_BASE_IDX                                                      0\n#define mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER                                                              0x0064\n#define mmDAGB0_WR_OUTPUT_DAGB_LAZY_TIMER_BASE_IDX                                                     0\n#define mmDAGB0_WR_CGTT_CLK_CTRL                                                                       0x0065\n#define mmDAGB0_WR_CGTT_CLK_CTRL_BASE_IDX                                                              0\n#define mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL                                                                 0x0066\n#define mmDAGB0_L1TLB_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL                                                                 0x0067\n#define mmDAGB0_ATCVM_WR_CGTT_CLK_CTRL_BASE_IDX                                                        0\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST0                                                                0x0068\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0                                                               0x0069\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST1                                                                0x006a\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1                                                               0x006b\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST2                                                                0x006c\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST2_BASE_IDX                                                       0\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER2                                                               0x006d\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER2_BASE_IDX                                                      0\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST3                                                                0x006e\n#define mmDAGB0_WR_ADDR_DAGB_MAX_BURST3_BASE_IDX                                                       0\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER3                                                               0x006f\n#define mmDAGB0_WR_ADDR_DAGB_LAZY_TIMER3_BASE_IDX                                                      0\n#define mmDAGB0_WR_DATA_DAGB                                                                           0x0070\n#define mmDAGB0_WR_DATA_DAGB_BASE_IDX                                                                  0\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST0                                                                0x0071\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST0_BASE_IDX                                                       0\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0                                                               0x0072\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER0_BASE_IDX                                                      0\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST1                                                                0x0073\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST1_BASE_IDX                                                       0\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1                                                               0x0074\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER1_BASE_IDX                                                      0\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST2                                                                0x0075\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST2_BASE_IDX                                                       0\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER2                                                               0x0076\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER2_BASE_IDX                                                      0\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST3                                                                0x0077\n#define mmDAGB0_WR_DATA_DAGB_MAX_BURST3_BASE_IDX                                                       0\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER3                                                               0x0078\n#define mmDAGB0_WR_DATA_DAGB_LAZY_TIMER3_BASE_IDX                                                      0\n#define mmDAGB0_WR_VC0_CNTL                                                                            0x0079\n#define mmDAGB0_WR_VC0_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_WR_VC1_CNTL                                                                            0x007a\n#define mmDAGB0_WR_VC1_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_WR_VC2_CNTL                                                                            0x007b\n#define mmDAGB0_WR_VC2_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_WR_VC3_CNTL                                                                            0x007c\n#define mmDAGB0_WR_VC3_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_WR_VC4_CNTL                                                                            0x007d\n#define mmDAGB0_WR_VC4_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_WR_VC5_CNTL                                                                            0x007e\n#define mmDAGB0_WR_VC5_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_WR_VC6_CNTL                                                                            0x007f\n#define mmDAGB0_WR_VC6_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_WR_VC7_CNTL                                                                            0x0080\n#define mmDAGB0_WR_VC7_CNTL_BASE_IDX                                                                   0\n#define mmDAGB0_WR_CNTL_MISC                                                                           0x0081\n#define mmDAGB0_WR_CNTL_MISC_BASE_IDX                                                                  0\n#define mmDAGB0_WR_TLB_CREDIT                                                                          0x0082\n#define mmDAGB0_WR_TLB_CREDIT_BASE_IDX                                                                 0\n#define mmDAGB0_WR_DATA_CREDIT                                                                         0x0083\n#define mmDAGB0_WR_DATA_CREDIT_BASE_IDX                                                                0\n#define mmDAGB0_WR_MISC_CREDIT                                                                         0x0084\n#define mmDAGB0_WR_MISC_CREDIT_BASE_IDX                                                                0\n#define mmDAGB0_WRCLI_ASK_PENDING                                                                      0x0085\n#define mmDAGB0_WRCLI_ASK_PENDING_BASE_IDX                                                             0\n#define mmDAGB0_WRCLI_GO_PENDING                                                                       0x0086\n#define mmDAGB0_WRCLI_GO_PENDING_BASE_IDX                                                              0\n#define mmDAGB0_WRCLI_GBLSEND_PENDING                                                                  0x0087\n#define mmDAGB0_WRCLI_GBLSEND_PENDING_BASE_IDX                                                         0\n#define mmDAGB0_WRCLI_TLB_PENDING                                                                      0x0088\n#define mmDAGB0_WRCLI_TLB_PENDING_BASE_IDX                                                             0\n#define mmDAGB0_WRCLI_OARB_PENDING                                                                     0x0089\n#define mmDAGB0_WRCLI_OARB_PENDING_BASE_IDX                                                            0\n#define mmDAGB0_WRCLI_OSD_PENDING                                                                      0x008a\n#define mmDAGB0_WRCLI_OSD_PENDING_BASE_IDX                                                             0\n#define mmDAGB0_WRCLI_DBUS_ASK_PENDING                                                                 0x008b\n#define mmDAGB0_WRCLI_DBUS_ASK_PENDING_BASE_IDX                                                        0\n#define mmDAGB0_WRCLI_DBUS_GO_PENDING                                                                  0x008c\n#define mmDAGB0_WRCLI_DBUS_GO_PENDING_BASE_IDX                                                         0\n#define mmDAGB0_DAGB_DLY                                                                               0x008d\n#define mmDAGB0_DAGB_DLY_BASE_IDX                                                                      0\n#define mmDAGB0_CNTL_MISC                                                                              0x008e\n#define mmDAGB0_CNTL_MISC_BASE_IDX                                                                     0\n#define mmDAGB0_CNTL_MISC2                                                                             0x008f\n#define mmDAGB0_CNTL_MISC2_BASE_IDX                                                                    0\n#define mmDAGB0_FIFO_EMPTY                                                                             0x0090\n#define mmDAGB0_FIFO_EMPTY_BASE_IDX                                                                    0\n#define mmDAGB0_FIFO_FULL                                                                              0x0091\n#define mmDAGB0_FIFO_FULL_BASE_IDX                                                                     0\n#define mmDAGB0_WR_CREDITS_FULL                                                                        0x0092\n#define mmDAGB0_WR_CREDITS_FULL_BASE_IDX                                                               0\n#define mmDAGB0_RD_CREDITS_FULL                                                                        0x0093\n#define mmDAGB0_RD_CREDITS_FULL_BASE_IDX                                                               0\n#define mmDAGB0_PERFCOUNTER_LO                                                                         0x0094\n#define mmDAGB0_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define mmDAGB0_PERFCOUNTER_HI                                                                         0x0095\n#define mmDAGB0_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define mmDAGB0_PERFCOUNTER0_CFG                                                                       0x0096\n#define mmDAGB0_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define mmDAGB0_PERFCOUNTER1_CFG                                                                       0x0097\n#define mmDAGB0_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define mmDAGB0_PERFCOUNTER2_CFG                                                                       0x0098\n#define mmDAGB0_PERFCOUNTER2_CFG_BASE_IDX                                                              0\n#define mmDAGB0_PERFCOUNTER_RSLT_CNTL                                                                  0x0099\n#define mmDAGB0_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define mmDAGB0_RESERVE0                                                                               0x009a\n#define mmDAGB0_RESERVE0_BASE_IDX                                                                      0\n#define mmDAGB0_RESERVE1                                                                               0x009b\n#define mmDAGB0_RESERVE1_BASE_IDX                                                                      0\n#define mmDAGB0_RESERVE2                                                                               0x009c\n#define mmDAGB0_RESERVE2_BASE_IDX                                                                      0\n#define mmDAGB0_RESERVE3                                                                               0x009d\n#define mmDAGB0_RESERVE3_BASE_IDX                                                                      0\n#define mmDAGB0_RESERVE4                                                                               0x009e\n#define mmDAGB0_RESERVE4_BASE_IDX                                                                      0\n#define mmDAGB0_RESERVE5                                                                               0x009f\n#define mmDAGB0_RESERVE5_BASE_IDX                                                                      0\n#define mmDAGB0_RESERVE6                                                                               0x00a0\n#define mmDAGB0_RESERVE6_BASE_IDX                                                                      0\n#define mmDAGB0_RESERVE7                                                                               0x00a1\n#define mmDAGB0_RESERVE7_BASE_IDX                                                                      0\n#define mmDAGB0_RESERVE8                                                                               0x00a2\n#define mmDAGB0_RESERVE8_BASE_IDX                                                                      0\n#define mmDAGB0_RESERVE9                                                                               0x00a3\n#define mmDAGB0_RESERVE9_BASE_IDX                                                                      0\n#define mmDAGB0_RESERVE10                                                                              0x00a4\n#define mmDAGB0_RESERVE10_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE11                                                                              0x00a5\n#define mmDAGB0_RESERVE11_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE12                                                                              0x00a6\n#define mmDAGB0_RESERVE12_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE13                                                                              0x00a7\n#define mmDAGB0_RESERVE13_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE14                                                                              0x00a8\n#define mmDAGB0_RESERVE14_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE15                                                                              0x00a9\n#define mmDAGB0_RESERVE15_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE16                                                                              0x00aa\n#define mmDAGB0_RESERVE16_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE17                                                                              0x00ab\n#define mmDAGB0_RESERVE17_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE18                                                                              0x00ac\n#define mmDAGB0_RESERVE18_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE19                                                                              0x00ad\n#define mmDAGB0_RESERVE19_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE20                                                                              0x00ae\n#define mmDAGB0_RESERVE20_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE21                                                                              0x00af\n#define mmDAGB0_RESERVE21_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE22                                                                              0x00b0\n#define mmDAGB0_RESERVE22_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE23                                                                              0x00b1\n#define mmDAGB0_RESERVE23_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE24                                                                              0x00b2\n#define mmDAGB0_RESERVE24_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE25                                                                              0x00b3\n#define mmDAGB0_RESERVE25_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE26                                                                              0x00b4\n#define mmDAGB0_RESERVE26_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE27                                                                              0x00b5\n#define mmDAGB0_RESERVE27_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE28                                                                              0x00b6\n#define mmDAGB0_RESERVE28_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE29                                                                              0x00b7\n#define mmDAGB0_RESERVE29_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE30                                                                              0x00b8\n#define mmDAGB0_RESERVE30_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE31                                                                              0x00b9\n#define mmDAGB0_RESERVE31_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE32                                                                              0x00ba\n#define mmDAGB0_RESERVE32_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE33                                                                              0x00bb\n#define mmDAGB0_RESERVE33_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE34                                                                              0x00bc\n#define mmDAGB0_RESERVE34_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE35                                                                              0x00bd\n#define mmDAGB0_RESERVE35_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE36                                                                              0x00be\n#define mmDAGB0_RESERVE36_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE37                                                                              0x00bf\n#define mmDAGB0_RESERVE37_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE38                                                                              0x00c0\n#define mmDAGB0_RESERVE38_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE39                                                                              0x00c1\n#define mmDAGB0_RESERVE39_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE40                                                                              0x00c2\n#define mmDAGB0_RESERVE40_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE41                                                                              0x00c3\n#define mmDAGB0_RESERVE41_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE42                                                                              0x00c4\n#define mmDAGB0_RESERVE42_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE43                                                                              0x00c5\n#define mmDAGB0_RESERVE43_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE44                                                                              0x00c6\n#define mmDAGB0_RESERVE44_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE45                                                                              0x00c7\n#define mmDAGB0_RESERVE45_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE46                                                                              0x00c8\n#define mmDAGB0_RESERVE46_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE47                                                                              0x00c9\n#define mmDAGB0_RESERVE47_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE48                                                                              0x00ca\n#define mmDAGB0_RESERVE48_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE49                                                                              0x00cb\n#define mmDAGB0_RESERVE49_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE50                                                                              0x00cc\n#define mmDAGB0_RESERVE50_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE51                                                                              0x00cd\n#define mmDAGB0_RESERVE51_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE52                                                                              0x00ce\n#define mmDAGB0_RESERVE52_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE53                                                                              0x00cf\n#define mmDAGB0_RESERVE53_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE54                                                                              0x00d0\n#define mmDAGB0_RESERVE54_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE55                                                                              0x00d1\n#define mmDAGB0_RESERVE55_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE56                                                                              0x00d2\n#define mmDAGB0_RESERVE56_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE57                                                                              0x00d3\n#define mmDAGB0_RESERVE57_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE58                                                                              0x00d4\n#define mmDAGB0_RESERVE58_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE59                                                                              0x00d5\n#define mmDAGB0_RESERVE59_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE60                                                                              0x00d6\n#define mmDAGB0_RESERVE60_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE61                                                                              0x00d7\n#define mmDAGB0_RESERVE61_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE62                                                                              0x00d8\n#define mmDAGB0_RESERVE62_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE63                                                                              0x00d9\n#define mmDAGB0_RESERVE63_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE64                                                                              0x00da\n#define mmDAGB0_RESERVE64_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE65                                                                              0x00db\n#define mmDAGB0_RESERVE65_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE66                                                                              0x00dc\n#define mmDAGB0_RESERVE66_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE67                                                                              0x00dd\n#define mmDAGB0_RESERVE67_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE68                                                                              0x00de\n#define mmDAGB0_RESERVE68_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE69                                                                              0x00df\n#define mmDAGB0_RESERVE69_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE70                                                                              0x00e0\n#define mmDAGB0_RESERVE70_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE71                                                                              0x00e1\n#define mmDAGB0_RESERVE71_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE72                                                                              0x00e2\n#define mmDAGB0_RESERVE72_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE73                                                                              0x00e3\n#define mmDAGB0_RESERVE73_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE74                                                                              0x00e4\n#define mmDAGB0_RESERVE74_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE75                                                                              0x00e5\n#define mmDAGB0_RESERVE75_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE76                                                                              0x00e6\n#define mmDAGB0_RESERVE76_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE77                                                                              0x00e7\n#define mmDAGB0_RESERVE77_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE78                                                                              0x00e8\n#define mmDAGB0_RESERVE78_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE79                                                                              0x00e9\n#define mmDAGB0_RESERVE79_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE80                                                                              0x00ea\n#define mmDAGB0_RESERVE80_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE81                                                                              0x00eb\n#define mmDAGB0_RESERVE81_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE82                                                                              0x00ec\n#define mmDAGB0_RESERVE82_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE83                                                                              0x00ed\n#define mmDAGB0_RESERVE83_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE84                                                                              0x00ee\n#define mmDAGB0_RESERVE84_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE85                                                                              0x00ef\n#define mmDAGB0_RESERVE85_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE86                                                                              0x00f0\n#define mmDAGB0_RESERVE86_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE87                                                                              0x00f1\n#define mmDAGB0_RESERVE87_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE88                                                                              0x00f2\n#define mmDAGB0_RESERVE88_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE89                                                                              0x00f3\n#define mmDAGB0_RESERVE89_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE90                                                                              0x00f4\n#define mmDAGB0_RESERVE90_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE91                                                                              0x00f5\n#define mmDAGB0_RESERVE91_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE92                                                                              0x00f6\n#define mmDAGB0_RESERVE92_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE93                                                                              0x00f7\n#define mmDAGB0_RESERVE93_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE94                                                                              0x00f8\n#define mmDAGB0_RESERVE94_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE95                                                                              0x00f9\n#define mmDAGB0_RESERVE95_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE96                                                                              0x00fa\n#define mmDAGB0_RESERVE96_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE97                                                                              0x00fb\n#define mmDAGB0_RESERVE97_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE98                                                                              0x00fc\n#define mmDAGB0_RESERVE98_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE99                                                                              0x00fd\n#define mmDAGB0_RESERVE99_BASE_IDX                                                                     0\n#define mmDAGB0_RESERVE100                                                                             0x00fe\n#define mmDAGB0_RESERVE100_BASE_IDX                                                                    0\n#define mmDAGB0_RESERVE101                                                                             0x00ff\n#define mmDAGB0_RESERVE101_BASE_IDX                                                                    0\n\n\n\n\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP0                                                                   0x0100\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP1                                                                   0x0101\n#define mmMMEA0_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP0                                                                   0x0102\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP1                                                                   0x0103\n#define mmMMEA0_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define mmMMEA0_DRAM_RD_GRP2VC_MAP                                                                     0x0104\n#define mmMMEA0_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            0\n#define mmMMEA0_DRAM_WR_GRP2VC_MAP                                                                     0x0105\n#define mmMMEA0_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            0\n#define mmMMEA0_DRAM_RD_LAZY                                                                           0x0106\n#define mmMMEA0_DRAM_RD_LAZY_BASE_IDX                                                                  0\n#define mmMMEA0_DRAM_WR_LAZY                                                                           0x0107\n#define mmMMEA0_DRAM_WR_LAZY_BASE_IDX                                                                  0\n#define mmMMEA0_DRAM_RD_CAM_CNTL                                                                       0x0108\n#define mmMMEA0_DRAM_RD_CAM_CNTL_BASE_IDX                                                              0\n#define mmMMEA0_DRAM_WR_CAM_CNTL                                                                       0x0109\n#define mmMMEA0_DRAM_WR_CAM_CNTL_BASE_IDX                                                              0\n#define mmMMEA0_DRAM_PAGE_BURST                                                                        0x010a\n#define mmMMEA0_DRAM_PAGE_BURST_BASE_IDX                                                               0\n#define mmMMEA0_DRAM_RD_PRI_AGE                                                                        0x010b\n#define mmMMEA0_DRAM_RD_PRI_AGE_BASE_IDX                                                               0\n#define mmMMEA0_DRAM_WR_PRI_AGE                                                                        0x010c\n#define mmMMEA0_DRAM_WR_PRI_AGE_BASE_IDX                                                               0\n#define mmMMEA0_DRAM_RD_PRI_QUEUING                                                                    0x010d\n#define mmMMEA0_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           0\n#define mmMMEA0_DRAM_WR_PRI_QUEUING                                                                    0x010e\n#define mmMMEA0_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           0\n#define mmMMEA0_DRAM_RD_PRI_FIXED                                                                      0x010f\n#define mmMMEA0_DRAM_RD_PRI_FIXED_BASE_IDX                                                             0\n#define mmMMEA0_DRAM_WR_PRI_FIXED                                                                      0x0110\n#define mmMMEA0_DRAM_WR_PRI_FIXED_BASE_IDX                                                             0\n#define mmMMEA0_DRAM_RD_PRI_URGENCY                                                                    0x0111\n#define mmMMEA0_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           0\n#define mmMMEA0_DRAM_WR_PRI_URGENCY                                                                    0x0112\n#define mmMMEA0_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           0\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0113\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0114\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0115\n#define mmMMEA0_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0116\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0117\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0118\n#define mmMMEA0_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define mmMMEA0_ADDRNORM_BASE_ADDR0                                                                    0x0132\n#define mmMMEA0_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           0\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR0                                                                   0x0133\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          0\n#define mmMMEA0_ADDRNORM_BASE_ADDR1                                                                    0x0134\n#define mmMMEA0_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           0\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR1                                                                   0x0135\n#define mmMMEA0_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          0\n#define mmMMEA0_ADDRNORM_OFFSET_ADDR1                                                                  0x0136\n#define mmMMEA0_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         0\n#define mmMMEA0_ADDRNORM_HOLE_CNTL                                                                     0x0141\n#define mmMMEA0_ADDRNORM_HOLE_CNTL_BASE_IDX                                                            0\n#define mmMMEA0_ADDRDEC_BANK_CFG                                                                       0x0142\n#define mmMMEA0_ADDRDEC_BANK_CFG_BASE_IDX                                                              0\n#define mmMMEA0_ADDRDEC_MISC_CFG                                                                       0x0143\n#define mmMMEA0_ADDRDEC_MISC_CFG_BASE_IDX                                                              0\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x0144\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   0\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x0145\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   0\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x0146\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   0\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x0147\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   0\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x0148\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   0\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC                                                               0x0149\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      0\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x014a\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x014b\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x014c\n#define mmMMEA0_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE                                                             0x014d\n#define mmMMEA0_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    0\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS0                                                                 0x0158\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS1                                                                 0x0159\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS2                                                                 0x015a\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS3                                                                 0x015b\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x015c\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x015d\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x015e\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x015f\n#define mmMMEA0_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS01                                                                0x0160\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS23                                                                0x0161\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x0162\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x0163\n#define mmMMEA0_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS01                                                                 0x0164\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS23                                                                 0x0165\n#define mmMMEA0_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS01                                                                 0x0166\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS23                                                                 0x0167\n#define mmMMEA0_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01                                                               0x0168\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23                                                               0x0169\n#define mmMMEA0_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01                                                               0x016a\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23                                                               0x016b\n#define mmMMEA0_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS01                                                                   0x016c\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          0\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS23                                                                   0x016d\n#define mmMMEA0_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          0\n#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS01                                                                0x016e\n#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS23                                                                0x016f\n#define mmMMEA0_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS0                                                                 0x0170\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS1                                                                 0x0171\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS2                                                                 0x0172\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS3                                                                 0x0173\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x0174\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x0175\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x0176\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x0177\n#define mmMMEA0_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS01                                                                0x0178\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS23                                                                0x0179\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x017a\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x017b\n#define mmMMEA0_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS01                                                                 0x017c\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS23                                                                 0x017d\n#define mmMMEA0_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS01                                                                 0x017e\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS23                                                                 0x017f\n#define mmMMEA0_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01                                                               0x0180\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23                                                               0x0181\n#define mmMMEA0_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01                                                               0x0182\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23                                                               0x0183\n#define mmMMEA0_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS01                                                                   0x0184\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          0\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS23                                                                   0x0185\n#define mmMMEA0_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          0\n#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS01                                                                0x0186\n#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS23                                                                0x0187\n#define mmMMEA0_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define mmMMEA0_IO_RD_CLI2GRP_MAP0                                                                     0x01d0\n#define mmMMEA0_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define mmMMEA0_IO_RD_CLI2GRP_MAP1                                                                     0x01d1\n#define mmMMEA0_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define mmMMEA0_IO_WR_CLI2GRP_MAP0                                                                     0x01d2\n#define mmMMEA0_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define mmMMEA0_IO_WR_CLI2GRP_MAP1                                                                     0x01d3\n#define mmMMEA0_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define mmMMEA0_IO_RD_COMBINE_FLUSH                                                                    0x01d4\n#define mmMMEA0_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           0\n#define mmMMEA0_IO_WR_COMBINE_FLUSH                                                                    0x01d5\n#define mmMMEA0_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           0\n#define mmMMEA0_IO_GROUP_BURST                                                                         0x01d6\n#define mmMMEA0_IO_GROUP_BURST_BASE_IDX                                                                0\n#define mmMMEA0_IO_RD_PRI_AGE                                                                          0x01d7\n#define mmMMEA0_IO_RD_PRI_AGE_BASE_IDX                                                                 0\n#define mmMMEA0_IO_WR_PRI_AGE                                                                          0x01d8\n#define mmMMEA0_IO_WR_PRI_AGE_BASE_IDX                                                                 0\n#define mmMMEA0_IO_RD_PRI_QUEUING                                                                      0x01d9\n#define mmMMEA0_IO_RD_PRI_QUEUING_BASE_IDX                                                             0\n#define mmMMEA0_IO_WR_PRI_QUEUING                                                                      0x01da\n#define mmMMEA0_IO_WR_PRI_QUEUING_BASE_IDX                                                             0\n#define mmMMEA0_IO_RD_PRI_FIXED                                                                        0x01db\n#define mmMMEA0_IO_RD_PRI_FIXED_BASE_IDX                                                               0\n#define mmMMEA0_IO_WR_PRI_FIXED                                                                        0x01dc\n#define mmMMEA0_IO_WR_PRI_FIXED_BASE_IDX                                                               0\n#define mmMMEA0_IO_RD_PRI_URGENCY                                                                      0x01dd\n#define mmMMEA0_IO_RD_PRI_URGENCY_BASE_IDX                                                             0\n#define mmMMEA0_IO_WR_PRI_URGENCY                                                                      0x01de\n#define mmMMEA0_IO_WR_PRI_URGENCY_BASE_IDX                                                             0\n#define mmMMEA0_IO_RD_PRI_URGENCY_MASK                                                                 0x01df\n#define mmMMEA0_IO_RD_PRI_URGENCY_MASK_BASE_IDX                                                        0\n#define mmMMEA0_IO_WR_PRI_URGENCY_MASK                                                                 0x01e0\n#define mmMMEA0_IO_WR_PRI_URGENCY_MASK_BASE_IDX                                                        0\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI1                                                                   0x01e1\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI2                                                                   0x01e2\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI3                                                                   0x01e3\n#define mmMMEA0_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI1                                                                   0x01e4\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI2                                                                   0x01e5\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI3                                                                   0x01e6\n#define mmMMEA0_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define mmMMEA0_SDP_ARB_DRAM                                                                           0x01e7\n#define mmMMEA0_SDP_ARB_DRAM_BASE_IDX                                                                  0\n#define mmMMEA0_SDP_ARB_FINAL                                                                          0x01e9\n#define mmMMEA0_SDP_ARB_FINAL_BASE_IDX                                                                 0\n#define mmMMEA0_SDP_DRAM_PRIORITY                                                                      0x01ea\n#define mmMMEA0_SDP_DRAM_PRIORITY_BASE_IDX                                                             0\n#define mmMMEA0_SDP_IO_PRIORITY                                                                        0x01ec\n#define mmMMEA0_SDP_IO_PRIORITY_BASE_IDX                                                               0\n#define mmMMEA0_SDP_CREDITS                                                                            0x01ed\n#define mmMMEA0_SDP_CREDITS_BASE_IDX                                                                   0\n#define mmMMEA0_SDP_TAG_RESERVE0                                                                       0x01ee\n#define mmMMEA0_SDP_TAG_RESERVE0_BASE_IDX                                                              0\n#define mmMMEA0_SDP_TAG_RESERVE1                                                                       0x01ef\n#define mmMMEA0_SDP_TAG_RESERVE1_BASE_IDX                                                              0\n#define mmMMEA0_SDP_VCC_RESERVE0                                                                       0x01f0\n#define mmMMEA0_SDP_VCC_RESERVE0_BASE_IDX                                                              0\n#define mmMMEA0_SDP_VCC_RESERVE1                                                                       0x01f1\n#define mmMMEA0_SDP_VCC_RESERVE1_BASE_IDX                                                              0\n#define mmMMEA0_SDP_VCD_RESERVE0                                                                       0x01f2\n#define mmMMEA0_SDP_VCD_RESERVE0_BASE_IDX                                                              0\n#define mmMMEA0_SDP_VCD_RESERVE1                                                                       0x01f3\n#define mmMMEA0_SDP_VCD_RESERVE1_BASE_IDX                                                              0\n#define mmMMEA0_SDP_REQ_CNTL                                                                           0x01f4\n#define mmMMEA0_SDP_REQ_CNTL_BASE_IDX                                                                  0\n#define mmMMEA0_MISC                                                                                   0x01f5\n#define mmMMEA0_MISC_BASE_IDX                                                                          0\n#define mmMMEA0_LATENCY_SAMPLING                                                                       0x01f6\n#define mmMMEA0_LATENCY_SAMPLING_BASE_IDX                                                              0\n#define mmMMEA0_PERFCOUNTER_LO                                                                         0x01f7\n#define mmMMEA0_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define mmMMEA0_PERFCOUNTER_HI                                                                         0x01f8\n#define mmMMEA0_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define mmMMEA0_PERFCOUNTER0_CFG                                                                       0x01f9\n#define mmMMEA0_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define mmMMEA0_PERFCOUNTER1_CFG                                                                       0x01fa\n#define mmMMEA0_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define mmMMEA0_PERFCOUNTER_RSLT_CNTL                                                                  0x01fb\n#define mmMMEA0_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define mmMMEA0_EDC_CNT                                                                                0x0201\n#define mmMMEA0_EDC_CNT_BASE_IDX                                                                       0\n#define mmMMEA0_EDC_CNT2                                                                               0x0202\n#define mmMMEA0_EDC_CNT2_BASE_IDX                                                                      0\n#define mmMMEA0_DSM_CNTL                                                                               0x0203\n#define mmMMEA0_DSM_CNTL_BASE_IDX                                                                      0\n#define mmMMEA0_DSM_CNTLA                                                                              0x0204\n#define mmMMEA0_DSM_CNTLA_BASE_IDX                                                                     0\n#define mmMMEA0_DSM_CNTLB                                                                              0x0205\n#define mmMMEA0_DSM_CNTLB_BASE_IDX                                                                     0\n#define mmMMEA0_DSM_CNTL2                                                                              0x0206\n#define mmMMEA0_DSM_CNTL2_BASE_IDX                                                                     0\n#define mmMMEA0_DSM_CNTL2A                                                                             0x0207\n#define mmMMEA0_DSM_CNTL2A_BASE_IDX                                                                    0\n#define mmMMEA0_DSM_CNTL2B                                                                             0x0208\n#define mmMMEA0_DSM_CNTL2B_BASE_IDX                                                                    0\n#define mmMMEA0_CGTT_CLK_CTRL                                                                          0x020a\n#define mmMMEA0_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n#define mmMMEA0_EDC_MODE                                                                               0x020b\n#define mmMMEA0_EDC_MODE_BASE_IDX                                                                      0\n#define mmMMEA0_ERR_STATUS                                                                             0x020c\n#define mmMMEA0_ERR_STATUS_BASE_IDX                                                                    0\n#define mmMMEA0_MISC2                                                                                  0x020d\n#define mmMMEA0_MISC2_BASE_IDX                                                                         0\n#define mmMMEA1_DRAM_RD_CLI2GRP_MAP0                                                                   0x0240\n#define mmMMEA1_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define mmMMEA1_DRAM_RD_CLI2GRP_MAP1                                                                   0x0241\n#define mmMMEA1_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define mmMMEA1_DRAM_WR_CLI2GRP_MAP0                                                                   0x0242\n#define mmMMEA1_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                          0\n#define mmMMEA1_DRAM_WR_CLI2GRP_MAP1                                                                   0x0243\n#define mmMMEA1_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                          0\n#define mmMMEA1_DRAM_RD_GRP2VC_MAP                                                                     0x0244\n#define mmMMEA1_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                            0\n#define mmMMEA1_DRAM_WR_GRP2VC_MAP                                                                     0x0245\n#define mmMMEA1_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                            0\n#define mmMMEA1_DRAM_RD_LAZY                                                                           0x0246\n#define mmMMEA1_DRAM_RD_LAZY_BASE_IDX                                                                  0\n#define mmMMEA1_DRAM_WR_LAZY                                                                           0x0247\n#define mmMMEA1_DRAM_WR_LAZY_BASE_IDX                                                                  0\n#define mmMMEA1_DRAM_RD_CAM_CNTL                                                                       0x0248\n#define mmMMEA1_DRAM_RD_CAM_CNTL_BASE_IDX                                                              0\n#define mmMMEA1_DRAM_WR_CAM_CNTL                                                                       0x0249\n#define mmMMEA1_DRAM_WR_CAM_CNTL_BASE_IDX                                                              0\n#define mmMMEA1_DRAM_PAGE_BURST                                                                        0x024a\n#define mmMMEA1_DRAM_PAGE_BURST_BASE_IDX                                                               0\n#define mmMMEA1_DRAM_RD_PRI_AGE                                                                        0x024b\n#define mmMMEA1_DRAM_RD_PRI_AGE_BASE_IDX                                                               0\n#define mmMMEA1_DRAM_WR_PRI_AGE                                                                        0x024c\n#define mmMMEA1_DRAM_WR_PRI_AGE_BASE_IDX                                                               0\n#define mmMMEA1_DRAM_RD_PRI_QUEUING                                                                    0x024d\n#define mmMMEA1_DRAM_RD_PRI_QUEUING_BASE_IDX                                                           0\n#define mmMMEA1_DRAM_WR_PRI_QUEUING                                                                    0x024e\n#define mmMMEA1_DRAM_WR_PRI_QUEUING_BASE_IDX                                                           0\n#define mmMMEA1_DRAM_RD_PRI_FIXED                                                                      0x024f\n#define mmMMEA1_DRAM_RD_PRI_FIXED_BASE_IDX                                                             0\n#define mmMMEA1_DRAM_WR_PRI_FIXED                                                                      0x0250\n#define mmMMEA1_DRAM_WR_PRI_FIXED_BASE_IDX                                                             0\n#define mmMMEA1_DRAM_RD_PRI_URGENCY                                                                    0x0251\n#define mmMMEA1_DRAM_RD_PRI_URGENCY_BASE_IDX                                                           0\n#define mmMMEA1_DRAM_WR_PRI_URGENCY                                                                    0x0252\n#define mmMMEA1_DRAM_WR_PRI_URGENCY_BASE_IDX                                                           0\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI1                                                                 0x0253\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI2                                                                 0x0254\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI3                                                                 0x0255\n#define mmMMEA1_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI1                                                                 0x0256\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                        0\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI2                                                                 0x0257\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                        0\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI3                                                                 0x0258\n#define mmMMEA1_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                        0\n#define mmMMEA1_ADDRNORM_BASE_ADDR0                                                                    0x0272\n#define mmMMEA1_ADDRNORM_BASE_ADDR0_BASE_IDX                                                           0\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR0                                                                   0x0273\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR0_BASE_IDX                                                          0\n#define mmMMEA1_ADDRNORM_BASE_ADDR1                                                                    0x0274\n#define mmMMEA1_ADDRNORM_BASE_ADDR1_BASE_IDX                                                           0\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR1                                                                   0x0275\n#define mmMMEA1_ADDRNORM_LIMIT_ADDR1_BASE_IDX                                                          0\n#define mmMMEA1_ADDRNORM_OFFSET_ADDR1                                                                  0x0276\n#define mmMMEA1_ADDRNORM_OFFSET_ADDR1_BASE_IDX                                                         0\n#define mmMMEA1_ADDRNORM_HOLE_CNTL                                                                     0x0281\n#define mmMMEA1_ADDRNORM_HOLE_CNTL_BASE_IDX                                                            0\n#define mmMMEA1_ADDRDEC_BANK_CFG                                                                       0x0282\n#define mmMMEA1_ADDRDEC_BANK_CFG_BASE_IDX                                                              0\n#define mmMMEA1_ADDRDEC_MISC_CFG                                                                       0x0283\n#define mmMMEA1_ADDRDEC_MISC_CFG_BASE_IDX                                                              0\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK0                                                            0x0284\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK0_BASE_IDX                                                   0\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK1                                                            0x0285\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK1_BASE_IDX                                                   0\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK2                                                            0x0286\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK2_BASE_IDX                                                   0\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK3                                                            0x0287\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK3_BASE_IDX                                                   0\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK4                                                            0x0288\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_BANK4_BASE_IDX                                                   0\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC                                                               0x0289\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC_BASE_IDX                                                      0\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC2                                                              0x028a\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_PC2_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS0                                                              0x028b\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS0_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS1                                                              0x028c\n#define mmMMEA1_ADDRDECDRAM_ADDR_HASH_CS1_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDECDRAM_HARVEST_ENABLE                                                             0x028d\n#define mmMMEA1_ADDRDECDRAM_HARVEST_ENABLE_BASE_IDX                                                    0\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS0                                                                 0x0298\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS1                                                                 0x0299\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS2                                                                 0x029a\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS3                                                                 0x029b\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS0                                                              0x029c\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS1                                                              0x029d\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS2                                                              0x029e\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS3                                                              0x029f\n#define mmMMEA1_ADDRDEC0_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_CS01                                                                0x02a0\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_CS23                                                                0x02a1\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS01                                                             0x02a2\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS23                                                             0x02a3\n#define mmMMEA1_ADDRDEC0_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define mmMMEA1_ADDRDEC0_ADDR_CFG_CS01                                                                 0x02a4\n#define mmMMEA1_ADDRDEC0_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC0_ADDR_CFG_CS23                                                                 0x02a5\n#define mmMMEA1_ADDRDEC0_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC0_ADDR_SEL_CS01                                                                 0x02a6\n#define mmMMEA1_ADDRDEC0_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC0_ADDR_SEL_CS23                                                                 0x02a7\n#define mmMMEA1_ADDRDEC0_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC0_COL_SEL_LO_CS01                                                               0x02a8\n#define mmMMEA1_ADDRDEC0_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define mmMMEA1_ADDRDEC0_COL_SEL_LO_CS23                                                               0x02a9\n#define mmMMEA1_ADDRDEC0_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define mmMMEA1_ADDRDEC0_COL_SEL_HI_CS01                                                               0x02aa\n#define mmMMEA1_ADDRDEC0_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define mmMMEA1_ADDRDEC0_COL_SEL_HI_CS23                                                               0x02ab\n#define mmMMEA1_ADDRDEC0_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define mmMMEA1_ADDRDEC0_RM_SEL_CS01                                                                   0x02ac\n#define mmMMEA1_ADDRDEC0_RM_SEL_CS01_BASE_IDX                                                          0\n#define mmMMEA1_ADDRDEC0_RM_SEL_CS23                                                                   0x02ad\n#define mmMMEA1_ADDRDEC0_RM_SEL_CS23_BASE_IDX                                                          0\n#define mmMMEA1_ADDRDEC0_RM_SEL_SECCS01                                                                0x02ae\n#define mmMMEA1_ADDRDEC0_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define mmMMEA1_ADDRDEC0_RM_SEL_SECCS23                                                                0x02af\n#define mmMMEA1_ADDRDEC0_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS0                                                                 0x02b0\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS0_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS1                                                                 0x02b1\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS1_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS2                                                                 0x02b2\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS2_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS3                                                                 0x02b3\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_CS3_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS0                                                              0x02b4\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS0_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS1                                                              0x02b5\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS1_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS2                                                              0x02b6\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS2_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS3                                                              0x02b7\n#define mmMMEA1_ADDRDEC1_BASE_ADDR_SECCS3_BASE_IDX                                                     0\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_CS01                                                                0x02b8\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_CS01_BASE_IDX                                                       0\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_CS23                                                                0x02b9\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_CS23_BASE_IDX                                                       0\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS01                                                             0x02ba\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS01_BASE_IDX                                                    0\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS23                                                             0x02bb\n#define mmMMEA1_ADDRDEC1_ADDR_MASK_SECCS23_BASE_IDX                                                    0\n#define mmMMEA1_ADDRDEC1_ADDR_CFG_CS01                                                                 0x02bc\n#define mmMMEA1_ADDRDEC1_ADDR_CFG_CS01_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC1_ADDR_CFG_CS23                                                                 0x02bd\n#define mmMMEA1_ADDRDEC1_ADDR_CFG_CS23_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC1_ADDR_SEL_CS01                                                                 0x02be\n#define mmMMEA1_ADDRDEC1_ADDR_SEL_CS01_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC1_ADDR_SEL_CS23                                                                 0x02bf\n#define mmMMEA1_ADDRDEC1_ADDR_SEL_CS23_BASE_IDX                                                        0\n#define mmMMEA1_ADDRDEC1_COL_SEL_LO_CS01                                                               0x02c0\n#define mmMMEA1_ADDRDEC1_COL_SEL_LO_CS01_BASE_IDX                                                      0\n#define mmMMEA1_ADDRDEC1_COL_SEL_LO_CS23                                                               0x02c1\n#define mmMMEA1_ADDRDEC1_COL_SEL_LO_CS23_BASE_IDX                                                      0\n#define mmMMEA1_ADDRDEC1_COL_SEL_HI_CS01                                                               0x02c2\n#define mmMMEA1_ADDRDEC1_COL_SEL_HI_CS01_BASE_IDX                                                      0\n#define mmMMEA1_ADDRDEC1_COL_SEL_HI_CS23                                                               0x02c3\n#define mmMMEA1_ADDRDEC1_COL_SEL_HI_CS23_BASE_IDX                                                      0\n#define mmMMEA1_ADDRDEC1_RM_SEL_CS01                                                                   0x02c4\n#define mmMMEA1_ADDRDEC1_RM_SEL_CS01_BASE_IDX                                                          0\n#define mmMMEA1_ADDRDEC1_RM_SEL_CS23                                                                   0x02c5\n#define mmMMEA1_ADDRDEC1_RM_SEL_CS23_BASE_IDX                                                          0\n#define mmMMEA1_ADDRDEC1_RM_SEL_SECCS01                                                                0x02c6\n#define mmMMEA1_ADDRDEC1_RM_SEL_SECCS01_BASE_IDX                                                       0\n#define mmMMEA1_ADDRDEC1_RM_SEL_SECCS23                                                                0x02c7\n#define mmMMEA1_ADDRDEC1_RM_SEL_SECCS23_BASE_IDX                                                       0\n#define mmMMEA1_IO_RD_CLI2GRP_MAP0                                                                     0x0310\n#define mmMMEA1_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define mmMMEA1_IO_RD_CLI2GRP_MAP1                                                                     0x0311\n#define mmMMEA1_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define mmMMEA1_IO_WR_CLI2GRP_MAP0                                                                     0x0312\n#define mmMMEA1_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                            0\n#define mmMMEA1_IO_WR_CLI2GRP_MAP1                                                                     0x0313\n#define mmMMEA1_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                            0\n#define mmMMEA1_IO_RD_COMBINE_FLUSH                                                                    0x0314\n#define mmMMEA1_IO_RD_COMBINE_FLUSH_BASE_IDX                                                           0\n#define mmMMEA1_IO_WR_COMBINE_FLUSH                                                                    0x0315\n#define mmMMEA1_IO_WR_COMBINE_FLUSH_BASE_IDX                                                           0\n#define mmMMEA1_IO_GROUP_BURST                                                                         0x0316\n#define mmMMEA1_IO_GROUP_BURST_BASE_IDX                                                                0\n#define mmMMEA1_IO_RD_PRI_AGE                                                                          0x0317\n#define mmMMEA1_IO_RD_PRI_AGE_BASE_IDX                                                                 0\n#define mmMMEA1_IO_WR_PRI_AGE                                                                          0x0318\n#define mmMMEA1_IO_WR_PRI_AGE_BASE_IDX                                                                 0\n#define mmMMEA1_IO_RD_PRI_QUEUING                                                                      0x0319\n#define mmMMEA1_IO_RD_PRI_QUEUING_BASE_IDX                                                             0\n#define mmMMEA1_IO_WR_PRI_QUEUING                                                                      0x031a\n#define mmMMEA1_IO_WR_PRI_QUEUING_BASE_IDX                                                             0\n#define mmMMEA1_IO_RD_PRI_FIXED                                                                        0x031b\n#define mmMMEA1_IO_RD_PRI_FIXED_BASE_IDX                                                               0\n#define mmMMEA1_IO_WR_PRI_FIXED                                                                        0x031c\n#define mmMMEA1_IO_WR_PRI_FIXED_BASE_IDX                                                               0\n#define mmMMEA1_IO_RD_PRI_URGENCY                                                                      0x031d\n#define mmMMEA1_IO_RD_PRI_URGENCY_BASE_IDX                                                             0\n#define mmMMEA1_IO_WR_PRI_URGENCY                                                                      0x031e\n#define mmMMEA1_IO_WR_PRI_URGENCY_BASE_IDX                                                             0\n#define mmMMEA1_IO_RD_PRI_URGENCY_MASK                                                                 0x031f\n#define mmMMEA1_IO_RD_PRI_URGENCY_MASK_BASE_IDX                                                        0\n#define mmMMEA1_IO_WR_PRI_URGENCY_MASK                                                                 0x0320\n#define mmMMEA1_IO_WR_PRI_URGENCY_MASK_BASE_IDX                                                        0\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI1                                                                   0x0321\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI2                                                                   0x0322\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI3                                                                   0x0323\n#define mmMMEA1_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI1                                                                   0x0324\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                          0\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI2                                                                   0x0325\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                          0\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI3                                                                   0x0326\n#define mmMMEA1_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                          0\n#define mmMMEA1_SDP_ARB_DRAM                                                                           0x0327\n#define mmMMEA1_SDP_ARB_DRAM_BASE_IDX                                                                  0\n#define mmMMEA1_SDP_ARB_FINAL                                                                          0x0329\n#define mmMMEA1_SDP_ARB_FINAL_BASE_IDX                                                                 0\n#define mmMMEA1_SDP_DRAM_PRIORITY                                                                      0x032a\n#define mmMMEA1_SDP_DRAM_PRIORITY_BASE_IDX                                                             0\n#define mmMMEA1_SDP_IO_PRIORITY                                                                        0x032c\n#define mmMMEA1_SDP_IO_PRIORITY_BASE_IDX                                                               0\n#define mmMMEA1_SDP_CREDITS                                                                            0x032d\n#define mmMMEA1_SDP_CREDITS_BASE_IDX                                                                   0\n#define mmMMEA1_SDP_TAG_RESERVE0                                                                       0x032e\n#define mmMMEA1_SDP_TAG_RESERVE0_BASE_IDX                                                              0\n#define mmMMEA1_SDP_TAG_RESERVE1                                                                       0x032f\n#define mmMMEA1_SDP_TAG_RESERVE1_BASE_IDX                                                              0\n#define mmMMEA1_SDP_VCC_RESERVE0                                                                       0x0330\n#define mmMMEA1_SDP_VCC_RESERVE0_BASE_IDX                                                              0\n#define mmMMEA1_SDP_VCC_RESERVE1                                                                       0x0331\n#define mmMMEA1_SDP_VCC_RESERVE1_BASE_IDX                                                              0\n#define mmMMEA1_SDP_VCD_RESERVE0                                                                       0x0332\n#define mmMMEA1_SDP_VCD_RESERVE0_BASE_IDX                                                              0\n#define mmMMEA1_SDP_VCD_RESERVE1                                                                       0x0333\n#define mmMMEA1_SDP_VCD_RESERVE1_BASE_IDX                                                              0\n#define mmMMEA1_SDP_REQ_CNTL                                                                           0x0334\n#define mmMMEA1_SDP_REQ_CNTL_BASE_IDX                                                                  0\n#define mmMMEA1_MISC                                                                                   0x0335\n#define mmMMEA1_MISC_BASE_IDX                                                                          0\n#define mmMMEA1_LATENCY_SAMPLING                                                                       0x0336\n#define mmMMEA1_LATENCY_SAMPLING_BASE_IDX                                                              0\n#define mmMMEA1_PERFCOUNTER_LO                                                                         0x0337\n#define mmMMEA1_PERFCOUNTER_LO_BASE_IDX                                                                0\n#define mmMMEA1_PERFCOUNTER_HI                                                                         0x0338\n#define mmMMEA1_PERFCOUNTER_HI_BASE_IDX                                                                0\n#define mmMMEA1_PERFCOUNTER0_CFG                                                                       0x0339\n#define mmMMEA1_PERFCOUNTER0_CFG_BASE_IDX                                                              0\n#define mmMMEA1_PERFCOUNTER1_CFG                                                                       0x033a\n#define mmMMEA1_PERFCOUNTER1_CFG_BASE_IDX                                                              0\n#define mmMMEA1_PERFCOUNTER_RSLT_CNTL                                                                  0x033b\n#define mmMMEA1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                         0\n#define mmMMEA1_EDC_CNT                                                                                0x0341\n#define mmMMEA1_EDC_CNT_BASE_IDX                                                                       0\n#define mmMMEA1_EDC_CNT2                                                                               0x0342\n#define mmMMEA1_EDC_CNT2_BASE_IDX                                                                      0\n#define mmMMEA1_DSM_CNTL                                                                               0x0343\n#define mmMMEA1_DSM_CNTL_BASE_IDX                                                                      0\n#define mmMMEA1_DSM_CNTLA                                                                              0x0344\n#define mmMMEA1_DSM_CNTLA_BASE_IDX                                                                     0\n#define mmMMEA1_DSM_CNTLB                                                                              0x0345\n#define mmMMEA1_DSM_CNTLB_BASE_IDX                                                                     0\n#define mmMMEA1_DSM_CNTL2                                                                              0x0346\n#define mmMMEA1_DSM_CNTL2_BASE_IDX                                                                     0\n#define mmMMEA1_DSM_CNTL2A                                                                             0x0347\n#define mmMMEA1_DSM_CNTL2A_BASE_IDX                                                                    0\n#define mmMMEA1_DSM_CNTL2B                                                                             0x0348\n#define mmMMEA1_DSM_CNTL2B_BASE_IDX                                                                    0\n#define mmMMEA1_CGTT_CLK_CTRL                                                                          0x034a\n#define mmMMEA1_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n#define mmMMEA1_EDC_MODE                                                                               0x034b\n#define mmMMEA1_EDC_MODE_BASE_IDX                                                                      0\n#define mmMMEA1_ERR_STATUS                                                                             0x034c\n#define mmMMEA1_ERR_STATUS_BASE_IDX                                                                    0\n#define mmMMEA1_MISC2                                                                                  0x034d\n#define mmMMEA1_MISC2_BASE_IDX                                                                         0\n\n\n\n\n#define mmPCTL_MISC                                                                                    0x0380\n#define mmPCTL_MISC_BASE_IDX                                                                           0\n#define mmPCTL_MMHUB_DEEPSLEEP                                                                         0x0381\n#define mmPCTL_MMHUB_DEEPSLEEP_BASE_IDX                                                                0\n#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE                                                                0x0382\n#define mmPCTL_MMHUB_DEEPSLEEP_OVERRIDE_BASE_IDX                                                       0\n#define mmPCTL_PG_IGNORE_DEEPSLEEP                                                                     0x0383\n#define mmPCTL_PG_IGNORE_DEEPSLEEP_BASE_IDX                                                            0\n#define mmPCTL_PG_DAGB                                                                                 0x0384\n#define mmPCTL_PG_DAGB_BASE_IDX                                                                        0\n#define mmPCTL0_RENG_RAM_INDEX                                                                         0x0385\n#define mmPCTL0_RENG_RAM_INDEX_BASE_IDX                                                                0\n#define mmPCTL0_RENG_RAM_DATA                                                                          0x0386\n#define mmPCTL0_RENG_RAM_DATA_BASE_IDX                                                                 0\n#define mmPCTL0_RENG_EXECUTE                                                                           0x0387\n#define mmPCTL0_RENG_EXECUTE_BASE_IDX                                                                  0\n#define mmPCTL0_MISC                                                                                   0x0388\n#define mmPCTL0_MISC_BASE_IDX                                                                          0\n#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE0                                                            0x0389\n#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                                   0\n#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE1                                                            0x038a\n#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                                   0\n#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE2                                                            0x038b\n#define mmPCTL0_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                                   0\n#define mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET                                                          0x038c\n#define mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET_BASE_IDX                                                 0\n#define mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET1                                                         0x038d\n#define mmPCTL0_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                                0\n#define mmPCTL1_RENG_RAM_INDEX                                                                         0x038e\n#define mmPCTL1_RENG_RAM_INDEX_BASE_IDX                                                                0\n#define mmPCTL1_RENG_RAM_DATA                                                                          0x038f\n#define mmPCTL1_RENG_RAM_DATA_BASE_IDX                                                                 0\n#define mmPCTL1_RENG_EXECUTE                                                                           0x0390\n#define mmPCTL1_RENG_EXECUTE_BASE_IDX                                                                  0\n#define mmPCTL1_MISC                                                                                   0x0391\n#define mmPCTL1_MISC_BASE_IDX                                                                          0\n#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE0                                                            0x0392\n#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                                   0\n#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE1                                                            0x0393\n#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                                   0\n#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE2                                                            0x0394\n#define mmPCTL1_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                                   0\n#define mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET                                                          0x0395\n#define mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET_BASE_IDX                                                 0\n#define mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET1                                                         0x0396\n#define mmPCTL1_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                                0\n#define mmPCTL2_RENG_RAM_INDEX                                                                         0x0397\n#define mmPCTL2_RENG_RAM_INDEX_BASE_IDX                                                                0\n#define mmPCTL2_RENG_RAM_DATA                                                                          0x0398\n#define mmPCTL2_RENG_RAM_DATA_BASE_IDX                                                                 0\n#define mmPCTL2_RENG_EXECUTE                                                                           0x0399\n#define mmPCTL2_RENG_EXECUTE_BASE_IDX                                                                  0\n#define mmPCTL2_MISC                                                                                   0x039a\n#define mmPCTL2_MISC_BASE_IDX                                                                          0\n#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE0                                                            0x039b\n#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE0_BASE_IDX                                                   0\n#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE1                                                            0x039c\n#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE1_BASE_IDX                                                   0\n#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE2                                                            0x039d\n#define mmPCTL2_STCTRL_REGISTER_SAVE_RANGE2_BASE_IDX                                                   0\n#define mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET                                                          0x039e\n#define mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET_BASE_IDX                                                 0\n#define mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET1                                                         0x039f\n#define mmPCTL2_STCTRL_REGISTER_SAVE_EXCL_SET1_BASE_IDX                                                0\n\n\n\n\n#define mmMC_VM_MX_L1_TLB0_STATUS                                                                      0x0588\n#define mmMC_VM_MX_L1_TLB0_STATUS_BASE_IDX                                                             0\n#define mmMC_VM_MX_L1_TLB1_STATUS                                                                      0x0589\n#define mmMC_VM_MX_L1_TLB1_STATUS_BASE_IDX                                                             0\n#define mmMC_VM_MX_L1_TLB2_STATUS                                                                      0x058a\n#define mmMC_VM_MX_L1_TLB2_STATUS_BASE_IDX                                                             0\n#define mmMC_VM_MX_L1_TLB3_STATUS                                                                      0x058b\n#define mmMC_VM_MX_L1_TLB3_STATUS_BASE_IDX                                                             0\n#define mmMC_VM_MX_L1_TLB4_STATUS                                                                      0x058c\n#define mmMC_VM_MX_L1_TLB4_STATUS_BASE_IDX                                                             0\n#define mmMC_VM_MX_L1_TLB5_STATUS                                                                      0x058d\n#define mmMC_VM_MX_L1_TLB5_STATUS_BASE_IDX                                                             0\n#define mmMC_VM_MX_L1_TLB6_STATUS                                                                      0x058e\n#define mmMC_VM_MX_L1_TLB6_STATUS_BASE_IDX                                                             0\n#define mmMC_VM_MX_L1_TLB7_STATUS                                                                      0x058f\n#define mmMC_VM_MX_L1_TLB7_STATUS_BASE_IDX                                                             0\n\n\n\n\n#define mmMC_VM_MX_L1_PERFCOUNTER0_CFG                                                                 0x0594\n#define mmMC_VM_MX_L1_PERFCOUNTER0_CFG_BASE_IDX                                                        0\n#define mmMC_VM_MX_L1_PERFCOUNTER1_CFG                                                                 0x0595\n#define mmMC_VM_MX_L1_PERFCOUNTER1_CFG_BASE_IDX                                                        0\n#define mmMC_VM_MX_L1_PERFCOUNTER2_CFG                                                                 0x0596\n#define mmMC_VM_MX_L1_PERFCOUNTER2_CFG_BASE_IDX                                                        0\n#define mmMC_VM_MX_L1_PERFCOUNTER3_CFG                                                                 0x0597\n#define mmMC_VM_MX_L1_PERFCOUNTER3_CFG_BASE_IDX                                                        0\n#define mmMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL                                                            0x0598\n#define mmMC_VM_MX_L1_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                   0\n\n\n\n\n#define mmMC_VM_MX_L1_PERFCOUNTER_LO                                                                   0x059c\n#define mmMC_VM_MX_L1_PERFCOUNTER_LO_BASE_IDX                                                          0\n#define mmMC_VM_MX_L1_PERFCOUNTER_HI                                                                   0x059d\n#define mmMC_VM_MX_L1_PERFCOUNTER_HI_BASE_IDX                                                          0\n\n\n\n\n#define mmVM_L2_SAW_CNTL                                                                               0x0600\n#define mmVM_L2_SAW_CNTL_BASE_IDX                                                                      0\n#define mmVM_L2_SAW_CNTL2                                                                              0x0601\n#define mmVM_L2_SAW_CNTL2_BASE_IDX                                                                     0\n#define mmVM_L2_SAW_CNTL3                                                                              0x0602\n#define mmVM_L2_SAW_CNTL3_BASE_IDX                                                                     0\n#define mmVM_L2_SAW_CNTL4                                                                              0x0603\n#define mmVM_L2_SAW_CNTL4_BASE_IDX                                                                     0\n#define mmVM_L2_SAW_CONTEXT0_CNTL                                                                      0x0604\n#define mmVM_L2_SAW_CONTEXT0_CNTL_BASE_IDX                                                             0\n#define mmVM_L2_SAW_CONTEXT0_CNTL2                                                                     0x0605\n#define mmVM_L2_SAW_CONTEXT0_CNTL2_BASE_IDX                                                            0\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                 0x0606\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                        0\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                 0x0607\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                        0\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                                0x0608\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                       0\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                                0x0609\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                       0\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                  0x060a\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                         0\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                  0x060b\n#define mmVM_L2_SAW_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                         0\n#define mmVM_L2_SAW_CONTEXTS_DISABLE                                                                   0x060c\n#define mmVM_L2_SAW_CONTEXTS_DISABLE_BASE_IDX                                                          0\n#define mmVM_L2_SAW_PIPES_BUSY                                                                         0x060d\n#define mmVM_L2_SAW_PIPES_BUSY_BASE_IDX                                                                0\n\n\n\n\n#define mmATC_L2_CNTL                                                                                  0x0640\n#define mmATC_L2_CNTL_BASE_IDX                                                                         0\n#define mmATC_L2_CNTL2                                                                                 0x0641\n#define mmATC_L2_CNTL2_BASE_IDX                                                                        0\n#define mmATC_L2_CACHE_DATA0                                                                           0x0644\n#define mmATC_L2_CACHE_DATA0_BASE_IDX                                                                  0\n#define mmATC_L2_CACHE_DATA1                                                                           0x0645\n#define mmATC_L2_CACHE_DATA1_BASE_IDX                                                                  0\n#define mmATC_L2_CACHE_DATA2                                                                           0x0646\n#define mmATC_L2_CACHE_DATA2_BASE_IDX                                                                  0\n#define mmATC_L2_CNTL3                                                                                 0x0647\n#define mmATC_L2_CNTL3_BASE_IDX                                                                        0\n#define mmATC_L2_STATUS                                                                                0x0648\n#define mmATC_L2_STATUS_BASE_IDX                                                                       0\n#define mmATC_L2_STATUS2                                                                               0x0649\n#define mmATC_L2_STATUS2_BASE_IDX                                                                      0\n#define mmATC_L2_MISC_CG                                                                               0x064a\n#define mmATC_L2_MISC_CG_BASE_IDX                                                                      0\n#define mmATC_L2_MEM_POWER_LS                                                                          0x064b\n#define mmATC_L2_MEM_POWER_LS_BASE_IDX                                                                 0\n#define mmATC_L2_CGTT_CLK_CTRL                                                                         0x064c\n#define mmATC_L2_CGTT_CLK_CTRL_BASE_IDX                                                                0\n\n\n\n\n#define mmVM_L2_CNTL                                                                                   0x0680\n#define mmVM_L2_CNTL_BASE_IDX                                                                          0\n#define mmVM_L2_CNTL2                                                                                  0x0681\n#define mmVM_L2_CNTL2_BASE_IDX                                                                         0\n#define mmVM_L2_CNTL3                                                                                  0x0682\n#define mmVM_L2_CNTL3_BASE_IDX                                                                         0\n#define mmVM_L2_STATUS                                                                                 0x0683\n#define mmVM_L2_STATUS_BASE_IDX                                                                        0\n#define mmVM_DUMMY_PAGE_FAULT_CNTL                                                                     0x0684\n#define mmVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX                                                            0\n#define mmVM_DUMMY_PAGE_FAULT_ADDR_LO32                                                                0x0685\n#define mmVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX                                                       0\n#define mmVM_DUMMY_PAGE_FAULT_ADDR_HI32                                                                0x0686\n#define mmVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX                                                       0\n#define mmVM_L2_PROTECTION_FAULT_CNTL                                                                  0x0687\n#define mmVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX                                                         0\n#define mmVM_L2_PROTECTION_FAULT_CNTL2                                                                 0x0688\n#define mmVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX                                                        0\n#define mmVM_L2_PROTECTION_FAULT_MM_CNTL3                                                              0x0689\n#define mmVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX                                                     0\n#define mmVM_L2_PROTECTION_FAULT_MM_CNTL4                                                              0x068a\n#define mmVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX                                                     0\n#define mmVM_L2_PROTECTION_FAULT_STATUS                                                                0x068b\n#define mmVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX                                                       0\n#define mmVM_L2_PROTECTION_FAULT_ADDR_LO32                                                             0x068c\n#define mmVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX                                                    0\n#define mmVM_L2_PROTECTION_FAULT_ADDR_HI32                                                             0x068d\n#define mmVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX                                                    0\n#define mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32                                                     0x068e\n#define mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX                                            0\n#define mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32                                                     0x068f\n#define mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX                                            0\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32                                               0x0691\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX                                      0\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32                                               0x0692\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX                                      0\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32                                              0x0693\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX                                     0\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32                                              0x0694\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX                                     0\n#define mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32                                                  0x0695\n#define mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX                                         0\n#define mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32                                                  0x0696\n#define mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX                                         0\n#define mmVM_L2_CNTL4                                                                                  0x0697\n#define mmVM_L2_CNTL4_BASE_IDX                                                                         0\n#define mmVM_L2_MM_GROUP_RT_CLASSES                                                                    0x0698\n#define mmVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                           0\n#define mmVM_L2_BANK_SELECT_RESERVED_CID                                                               0x0699\n#define mmVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX                                                      0\n#define mmVM_L2_BANK_SELECT_RESERVED_CID2                                                              0x069a\n#define mmVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX                                                     0\n#define mmVM_L2_CACHE_PARITY_CNTL                                                                      0x069b\n#define mmVM_L2_CACHE_PARITY_CNTL_BASE_IDX                                                             0\n#define mmVM_L2_CGTT_CLK_CTRL                                                                          0x069e\n#define mmVM_L2_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n\n\n\n\n#define mmVM_CONTEXT0_CNTL                                                                             0x06c0\n#define mmVM_CONTEXT0_CNTL_BASE_IDX                                                                    0\n#define mmVM_CONTEXT1_CNTL                                                                             0x06c1\n#define mmVM_CONTEXT1_CNTL_BASE_IDX                                                                    0\n#define mmVM_CONTEXT2_CNTL                                                                             0x06c2\n#define mmVM_CONTEXT2_CNTL_BASE_IDX                                                                    0\n#define mmVM_CONTEXT3_CNTL                                                                             0x06c3\n#define mmVM_CONTEXT3_CNTL_BASE_IDX                                                                    0\n#define mmVM_CONTEXT4_CNTL                                                                             0x06c4\n#define mmVM_CONTEXT4_CNTL_BASE_IDX                                                                    0\n#define mmVM_CONTEXT5_CNTL                                                                             0x06c5\n#define mmVM_CONTEXT5_CNTL_BASE_IDX                                                                    0\n#define mmVM_CONTEXT6_CNTL                                                                             0x06c6\n#define mmVM_CONTEXT6_CNTL_BASE_IDX                                                                    0\n#define mmVM_CONTEXT7_CNTL                                                                             0x06c7\n#define mmVM_CONTEXT7_CNTL_BASE_IDX                                                                    0\n#define mmVM_CONTEXT8_CNTL                                                                             0x06c8\n#define mmVM_CONTEXT8_CNTL_BASE_IDX                                                                    0\n#define mmVM_CONTEXT9_CNTL                                                                             0x06c9\n#define mmVM_CONTEXT9_CNTL_BASE_IDX                                                                    0\n#define mmVM_CONTEXT10_CNTL                                                                            0x06ca\n#define mmVM_CONTEXT10_CNTL_BASE_IDX                                                                   0\n#define mmVM_CONTEXT11_CNTL                                                                            0x06cb\n#define mmVM_CONTEXT11_CNTL_BASE_IDX                                                                   0\n#define mmVM_CONTEXT12_CNTL                                                                            0x06cc\n#define mmVM_CONTEXT12_CNTL_BASE_IDX                                                                   0\n#define mmVM_CONTEXT13_CNTL                                                                            0x06cd\n#define mmVM_CONTEXT13_CNTL_BASE_IDX                                                                   0\n#define mmVM_CONTEXT14_CNTL                                                                            0x06ce\n#define mmVM_CONTEXT14_CNTL_BASE_IDX                                                                   0\n#define mmVM_CONTEXT15_CNTL                                                                            0x06cf\n#define mmVM_CONTEXT15_CNTL_BASE_IDX                                                                   0\n#define mmVM_CONTEXTS_DISABLE                                                                          0x06d0\n#define mmVM_CONTEXTS_DISABLE_BASE_IDX                                                                 0\n#define mmVM_INVALIDATE_ENG0_SEM                                                                       0x06d1\n#define mmVM_INVALIDATE_ENG0_SEM_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG1_SEM                                                                       0x06d2\n#define mmVM_INVALIDATE_ENG1_SEM_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG2_SEM                                                                       0x06d3\n#define mmVM_INVALIDATE_ENG2_SEM_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG3_SEM                                                                       0x06d4\n#define mmVM_INVALIDATE_ENG3_SEM_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG4_SEM                                                                       0x06d5\n#define mmVM_INVALIDATE_ENG4_SEM_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG5_SEM                                                                       0x06d6\n#define mmVM_INVALIDATE_ENG5_SEM_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG6_SEM                                                                       0x06d7\n#define mmVM_INVALIDATE_ENG6_SEM_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG7_SEM                                                                       0x06d8\n#define mmVM_INVALIDATE_ENG7_SEM_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG8_SEM                                                                       0x06d9\n#define mmVM_INVALIDATE_ENG8_SEM_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG9_SEM                                                                       0x06da\n#define mmVM_INVALIDATE_ENG9_SEM_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG10_SEM                                                                      0x06db\n#define mmVM_INVALIDATE_ENG10_SEM_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG11_SEM                                                                      0x06dc\n#define mmVM_INVALIDATE_ENG11_SEM_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG12_SEM                                                                      0x06dd\n#define mmVM_INVALIDATE_ENG12_SEM_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG13_SEM                                                                      0x06de\n#define mmVM_INVALIDATE_ENG13_SEM_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG14_SEM                                                                      0x06df\n#define mmVM_INVALIDATE_ENG14_SEM_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG15_SEM                                                                      0x06e0\n#define mmVM_INVALIDATE_ENG15_SEM_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG16_SEM                                                                      0x06e1\n#define mmVM_INVALIDATE_ENG16_SEM_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG17_SEM                                                                      0x06e2\n#define mmVM_INVALIDATE_ENG17_SEM_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG0_REQ                                                                       0x06e3\n#define mmVM_INVALIDATE_ENG0_REQ_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG1_REQ                                                                       0x06e4\n#define mmVM_INVALIDATE_ENG1_REQ_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG2_REQ                                                                       0x06e5\n#define mmVM_INVALIDATE_ENG2_REQ_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG3_REQ                                                                       0x06e6\n#define mmVM_INVALIDATE_ENG3_REQ_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG4_REQ                                                                       0x06e7\n#define mmVM_INVALIDATE_ENG4_REQ_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG5_REQ                                                                       0x06e8\n#define mmVM_INVALIDATE_ENG5_REQ_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG6_REQ                                                                       0x06e9\n#define mmVM_INVALIDATE_ENG6_REQ_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG7_REQ                                                                       0x06ea\n#define mmVM_INVALIDATE_ENG7_REQ_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG8_REQ                                                                       0x06eb\n#define mmVM_INVALIDATE_ENG8_REQ_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG9_REQ                                                                       0x06ec\n#define mmVM_INVALIDATE_ENG9_REQ_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG10_REQ                                                                      0x06ed\n#define mmVM_INVALIDATE_ENG10_REQ_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG11_REQ                                                                      0x06ee\n#define mmVM_INVALIDATE_ENG11_REQ_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG12_REQ                                                                      0x06ef\n#define mmVM_INVALIDATE_ENG12_REQ_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG13_REQ                                                                      0x06f0\n#define mmVM_INVALIDATE_ENG13_REQ_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG14_REQ                                                                      0x06f1\n#define mmVM_INVALIDATE_ENG14_REQ_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG15_REQ                                                                      0x06f2\n#define mmVM_INVALIDATE_ENG15_REQ_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG16_REQ                                                                      0x06f3\n#define mmVM_INVALIDATE_ENG16_REQ_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG17_REQ                                                                      0x06f4\n#define mmVM_INVALIDATE_ENG17_REQ_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG0_ACK                                                                       0x06f5\n#define mmVM_INVALIDATE_ENG0_ACK_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG1_ACK                                                                       0x06f6\n#define mmVM_INVALIDATE_ENG1_ACK_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG2_ACK                                                                       0x06f7\n#define mmVM_INVALIDATE_ENG2_ACK_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG3_ACK                                                                       0x06f8\n#define mmVM_INVALIDATE_ENG3_ACK_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG4_ACK                                                                       0x06f9\n#define mmVM_INVALIDATE_ENG4_ACK_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG5_ACK                                                                       0x06fa\n#define mmVM_INVALIDATE_ENG5_ACK_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG6_ACK                                                                       0x06fb\n#define mmVM_INVALIDATE_ENG6_ACK_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG7_ACK                                                                       0x06fc\n#define mmVM_INVALIDATE_ENG7_ACK_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG8_ACK                                                                       0x06fd\n#define mmVM_INVALIDATE_ENG8_ACK_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG9_ACK                                                                       0x06fe\n#define mmVM_INVALIDATE_ENG9_ACK_BASE_IDX                                                              0\n#define mmVM_INVALIDATE_ENG10_ACK                                                                      0x06ff\n#define mmVM_INVALIDATE_ENG10_ACK_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG11_ACK                                                                      0x0700\n#define mmVM_INVALIDATE_ENG11_ACK_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG12_ACK                                                                      0x0701\n#define mmVM_INVALIDATE_ENG12_ACK_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG13_ACK                                                                      0x0702\n#define mmVM_INVALIDATE_ENG13_ACK_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG14_ACK                                                                      0x0703\n#define mmVM_INVALIDATE_ENG14_ACK_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG15_ACK                                                                      0x0704\n#define mmVM_INVALIDATE_ENG15_ACK_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG16_ACK                                                                      0x0705\n#define mmVM_INVALIDATE_ENG16_ACK_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG17_ACK                                                                      0x0706\n#define mmVM_INVALIDATE_ENG17_ACK_BASE_IDX                                                             0\n#define mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32                                                           0x0707\n#define mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32                                                           0x0708\n#define mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32                                                           0x0709\n#define mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32                                                           0x070a\n#define mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32                                                           0x070b\n#define mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32                                                           0x070c\n#define mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32                                                           0x070d\n#define mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32                                                           0x070e\n#define mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32                                                           0x070f\n#define mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32                                                           0x0710\n#define mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32                                                           0x0711\n#define mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32                                                           0x0712\n#define mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32                                                           0x0713\n#define mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32                                                           0x0714\n#define mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32                                                           0x0715\n#define mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32                                                           0x0716\n#define mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32                                                           0x0717\n#define mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32                                                           0x0718\n#define mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32                                                           0x0719\n#define mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32                                                           0x071a\n#define mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX                                                  0\n#define mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32                                                          0x071b\n#define mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32                                                          0x071c\n#define mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32                                                          0x071d\n#define mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32                                                          0x071e\n#define mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32                                                          0x071f\n#define mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32                                                          0x0720\n#define mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32                                                          0x0721\n#define mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32                                                          0x0722\n#define mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32                                                          0x0723\n#define mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32                                                          0x0724\n#define mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32                                                          0x0725\n#define mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32                                                          0x0726\n#define mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32                                                          0x0727\n#define mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32                                                          0x0728\n#define mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32                                                          0x0729\n#define mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX                                                 0\n#define mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32                                                          0x072a\n#define mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX                                                 0\n#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                        0x072b\n#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                        0x072c\n#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                        0x072d\n#define mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                        0x072e\n#define mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                        0x072f\n#define mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0730\n#define mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0731\n#define mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0732\n#define mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0733\n#define mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0734\n#define mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0735\n#define mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0736\n#define mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0737\n#define mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                        0x0738\n#define mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                        0x0739\n#define mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                        0x073a\n#define mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                        0x073b\n#define mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                        0x073c\n#define mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                        0x073d\n#define mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                        0x073e\n#define mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                                       0x073f\n#define mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0740\n#define mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0741\n#define mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0742\n#define mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0743\n#define mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0744\n#define mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0745\n#define mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0746\n#define mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0747\n#define mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                                       0x0748\n#define mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                                       0x0749\n#define mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                                       0x074a\n#define mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                                       0x074b\n#define mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                                       0x074c\n#define mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                                       0x074d\n#define mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                                       0x074e\n#define mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                                       0x074f\n#define mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                                       0x0750\n#define mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                                       0x0751\n#define mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                                       0x0752\n#define mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                                       0x0753\n#define mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                                       0x0754\n#define mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                                       0x0755\n#define mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                                       0x0756\n#define mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                                       0x0757\n#define mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                                       0x0758\n#define mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                                       0x0759\n#define mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                                       0x075a\n#define mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                                       0x075b\n#define mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                                       0x075c\n#define mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                                       0x075d\n#define mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                              0\n#define mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                                       0x075e\n#define mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                              0\n#define mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                                      0x075f\n#define mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                                      0x0760\n#define mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                                      0x0761\n#define mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                                      0x0762\n#define mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                                      0x0763\n#define mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                                      0x0764\n#define mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                                      0x0765\n#define mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                                      0x0766\n#define mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                                      0x0767\n#define mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                                      0x0768\n#define mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                                      0x0769\n#define mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                             0\n#define mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                                      0x076a\n#define mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                             0\n#define mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                         0x076b\n#define mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                         0x076c\n#define mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                         0x076d\n#define mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                         0x076e\n#define mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                         0x076f\n#define mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                         0x0770\n#define mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                         0x0771\n#define mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                         0x0772\n#define mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                         0x0773\n#define mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                         0x0774\n#define mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                         0x0775\n#define mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                         0x0776\n#define mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                         0x0777\n#define mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                         0x0778\n#define mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                         0x0779\n#define mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                         0x077a\n#define mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                         0x077b\n#define mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                         0x077c\n#define mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                         0x077d\n#define mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                                0\n#define mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                         0x077e\n#define mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                                0\n#define mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                        0x077f\n#define mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                        0x0780\n#define mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                        0x0781\n#define mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                        0x0782\n#define mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                        0x0783\n#define mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                        0x0784\n#define mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                        0x0785\n#define mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                        0x0786\n#define mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                        0x0787\n#define mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                        0x0788\n#define mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n#define mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                        0x0789\n#define mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                               0\n#define mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                        0x078a\n#define mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                               0\n\n\n\n\n#define mmMC_VM_L2_PERFCOUNTER0_CFG                                                                    0x07a4\n#define mmMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX                                                           0\n#define mmMC_VM_L2_PERFCOUNTER1_CFG                                                                    0x07a5\n#define mmMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX                                                           0\n#define mmMC_VM_L2_PERFCOUNTER2_CFG                                                                    0x07a6\n#define mmMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX                                                           0\n#define mmMC_VM_L2_PERFCOUNTER3_CFG                                                                    0x07a7\n#define mmMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX                                                           0\n#define mmMC_VM_L2_PERFCOUNTER4_CFG                                                                    0x07a8\n#define mmMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX                                                           0\n#define mmMC_VM_L2_PERFCOUNTER5_CFG                                                                    0x07a9\n#define mmMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX                                                           0\n#define mmMC_VM_L2_PERFCOUNTER6_CFG                                                                    0x07aa\n#define mmMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX                                                           0\n#define mmMC_VM_L2_PERFCOUNTER7_CFG                                                                    0x07ab\n#define mmMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX                                                           0\n#define mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL                                                               0x07ac\n#define mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                      0\n\n\n\n\n#define mmMC_VM_L2_PERFCOUNTER_LO                                                                      0x07b8\n#define mmMC_VM_L2_PERFCOUNTER_LO_BASE_IDX                                                             0\n#define mmMC_VM_L2_PERFCOUNTER_HI                                                                      0x07b9\n#define mmMC_VM_L2_PERFCOUNTER_HI_BASE_IDX                                                             0\n\n\n\n\n#define mmMC_VM_FB_SIZE_OFFSET_VF0                                                                     0x07cc\n#define mmMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX                                                            0\n#define mmMC_VM_FB_SIZE_OFFSET_VF1                                                                     0x07cd\n#define mmMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX                                                            0\n#define mmMC_VM_FB_SIZE_OFFSET_VF2                                                                     0x07ce\n#define mmMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX                                                            0\n#define mmMC_VM_FB_SIZE_OFFSET_VF3                                                                     0x07cf\n#define mmMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX                                                            0\n#define mmMC_VM_FB_SIZE_OFFSET_VF4                                                                     0x07d0\n#define mmMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX                                                            0\n#define mmMC_VM_FB_SIZE_OFFSET_VF5                                                                     0x07d1\n#define mmMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX                                                            0\n#define mmMC_VM_FB_SIZE_OFFSET_VF6                                                                     0x07d2\n#define mmMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX                                                            0\n#define mmMC_VM_FB_SIZE_OFFSET_VF7                                                                     0x07d3\n#define mmMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX                                                            0\n#define mmMC_VM_FB_SIZE_OFFSET_VF8                                                                     0x07d4\n#define mmMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX                                                            0\n#define mmMC_VM_FB_SIZE_OFFSET_VF9                                                                     0x07d5\n#define mmMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX                                                            0\n#define mmMC_VM_FB_SIZE_OFFSET_VF10                                                                    0x07d6\n#define mmMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX                                                           0\n#define mmMC_VM_FB_SIZE_OFFSET_VF11                                                                    0x07d7\n#define mmMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX                                                           0\n#define mmMC_VM_FB_SIZE_OFFSET_VF12                                                                    0x07d8\n#define mmMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX                                                           0\n#define mmMC_VM_FB_SIZE_OFFSET_VF13                                                                    0x07d9\n#define mmMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX                                                           0\n#define mmMC_VM_FB_SIZE_OFFSET_VF14                                                                    0x07da\n#define mmMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX                                                           0\n#define mmMC_VM_FB_SIZE_OFFSET_VF15                                                                    0x07db\n#define mmMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX                                                           0\n#define mmVM_IOMMU_MMIO_CNTRL_1                                                                        0x07dc\n#define mmVM_IOMMU_MMIO_CNTRL_1_BASE_IDX                                                               0\n#define mmMC_VM_MARC_BASE_LO_0                                                                         0x07dd\n#define mmMC_VM_MARC_BASE_LO_0_BASE_IDX                                                                0\n#define mmMC_VM_MARC_BASE_LO_1                                                                         0x07de\n#define mmMC_VM_MARC_BASE_LO_1_BASE_IDX                                                                0\n#define mmMC_VM_MARC_BASE_LO_2                                                                         0x07df\n#define mmMC_VM_MARC_BASE_LO_2_BASE_IDX                                                                0\n#define mmMC_VM_MARC_BASE_LO_3                                                                         0x07e0\n#define mmMC_VM_MARC_BASE_LO_3_BASE_IDX                                                                0\n#define mmMC_VM_MARC_BASE_HI_0                                                                         0x07e1\n#define mmMC_VM_MARC_BASE_HI_0_BASE_IDX                                                                0\n#define mmMC_VM_MARC_BASE_HI_1                                                                         0x07e2\n#define mmMC_VM_MARC_BASE_HI_1_BASE_IDX                                                                0\n#define mmMC_VM_MARC_BASE_HI_2                                                                         0x07e3\n#define mmMC_VM_MARC_BASE_HI_2_BASE_IDX                                                                0\n#define mmMC_VM_MARC_BASE_HI_3                                                                         0x07e4\n#define mmMC_VM_MARC_BASE_HI_3_BASE_IDX                                                                0\n#define mmMC_VM_MARC_RELOC_LO_0                                                                        0x07e5\n#define mmMC_VM_MARC_RELOC_LO_0_BASE_IDX                                                               0\n#define mmMC_VM_MARC_RELOC_LO_1                                                                        0x07e6\n#define mmMC_VM_MARC_RELOC_LO_1_BASE_IDX                                                               0\n#define mmMC_VM_MARC_RELOC_LO_2                                                                        0x07e7\n#define mmMC_VM_MARC_RELOC_LO_2_BASE_IDX                                                               0\n#define mmMC_VM_MARC_RELOC_LO_3                                                                        0x07e8\n#define mmMC_VM_MARC_RELOC_LO_3_BASE_IDX                                                               0\n#define mmMC_VM_MARC_RELOC_HI_0                                                                        0x07e9\n#define mmMC_VM_MARC_RELOC_HI_0_BASE_IDX                                                               0\n#define mmMC_VM_MARC_RELOC_HI_1                                                                        0x07ea\n#define mmMC_VM_MARC_RELOC_HI_1_BASE_IDX                                                               0\n#define mmMC_VM_MARC_RELOC_HI_2                                                                        0x07eb\n#define mmMC_VM_MARC_RELOC_HI_2_BASE_IDX                                                               0\n#define mmMC_VM_MARC_RELOC_HI_3                                                                        0x07ec\n#define mmMC_VM_MARC_RELOC_HI_3_BASE_IDX                                                               0\n#define mmMC_VM_MARC_LEN_LO_0                                                                          0x07ed\n#define mmMC_VM_MARC_LEN_LO_0_BASE_IDX                                                                 0\n#define mmMC_VM_MARC_LEN_LO_1                                                                          0x07ee\n#define mmMC_VM_MARC_LEN_LO_1_BASE_IDX                                                                 0\n#define mmMC_VM_MARC_LEN_LO_2                                                                          0x07ef\n#define mmMC_VM_MARC_LEN_LO_2_BASE_IDX                                                                 0\n#define mmMC_VM_MARC_LEN_LO_3                                                                          0x07f0\n#define mmMC_VM_MARC_LEN_LO_3_BASE_IDX                                                                 0\n#define mmMC_VM_MARC_LEN_HI_0                                                                          0x07f1\n#define mmMC_VM_MARC_LEN_HI_0_BASE_IDX                                                                 0\n#define mmMC_VM_MARC_LEN_HI_1                                                                          0x07f2\n#define mmMC_VM_MARC_LEN_HI_1_BASE_IDX                                                                 0\n#define mmMC_VM_MARC_LEN_HI_2                                                                          0x07f3\n#define mmMC_VM_MARC_LEN_HI_2_BASE_IDX                                                                 0\n#define mmMC_VM_MARC_LEN_HI_3                                                                          0x07f4\n#define mmMC_VM_MARC_LEN_HI_3_BASE_IDX                                                                 0\n#define mmVM_IOMMU_CONTROL_REGISTER                                                                    0x07f5\n#define mmVM_IOMMU_CONTROL_REGISTER_BASE_IDX                                                           0\n#define mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER                                           0x07f6\n#define mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX                                  0\n#define mmVM_PCIE_ATS_CNTL                                                                             0x07f7\n#define mmVM_PCIE_ATS_CNTL_BASE_IDX                                                                    0\n#define mmVM_PCIE_ATS_CNTL_VF_0                                                                        0x07f8\n#define mmVM_PCIE_ATS_CNTL_VF_0_BASE_IDX                                                               0\n#define mmVM_PCIE_ATS_CNTL_VF_1                                                                        0x07f9\n#define mmVM_PCIE_ATS_CNTL_VF_1_BASE_IDX                                                               0\n#define mmVM_PCIE_ATS_CNTL_VF_2                                                                        0x07fa\n#define mmVM_PCIE_ATS_CNTL_VF_2_BASE_IDX                                                               0\n#define mmVM_PCIE_ATS_CNTL_VF_3                                                                        0x07fb\n#define mmVM_PCIE_ATS_CNTL_VF_3_BASE_IDX                                                               0\n#define mmVM_PCIE_ATS_CNTL_VF_4                                                                        0x07fc\n#define mmVM_PCIE_ATS_CNTL_VF_4_BASE_IDX                                                               0\n#define mmVM_PCIE_ATS_CNTL_VF_5                                                                        0x07fd\n#define mmVM_PCIE_ATS_CNTL_VF_5_BASE_IDX                                                               0\n#define mmVM_PCIE_ATS_CNTL_VF_6                                                                        0x07fe\n#define mmVM_PCIE_ATS_CNTL_VF_6_BASE_IDX                                                               0\n#define mmVM_PCIE_ATS_CNTL_VF_7                                                                        0x07ff\n#define mmVM_PCIE_ATS_CNTL_VF_7_BASE_IDX                                                               0\n#define mmVM_PCIE_ATS_CNTL_VF_8                                                                        0x0800\n#define mmVM_PCIE_ATS_CNTL_VF_8_BASE_IDX                                                               0\n#define mmVM_PCIE_ATS_CNTL_VF_9                                                                        0x0801\n#define mmVM_PCIE_ATS_CNTL_VF_9_BASE_IDX                                                               0\n#define mmVM_PCIE_ATS_CNTL_VF_10                                                                       0x0802\n#define mmVM_PCIE_ATS_CNTL_VF_10_BASE_IDX                                                              0\n#define mmVM_PCIE_ATS_CNTL_VF_11                                                                       0x0803\n#define mmVM_PCIE_ATS_CNTL_VF_11_BASE_IDX                                                              0\n#define mmVM_PCIE_ATS_CNTL_VF_12                                                                       0x0804\n#define mmVM_PCIE_ATS_CNTL_VF_12_BASE_IDX                                                              0\n#define mmVM_PCIE_ATS_CNTL_VF_13                                                                       0x0805\n#define mmVM_PCIE_ATS_CNTL_VF_13_BASE_IDX                                                              0\n#define mmVM_PCIE_ATS_CNTL_VF_14                                                                       0x0806\n#define mmVM_PCIE_ATS_CNTL_VF_14_BASE_IDX                                                              0\n#define mmVM_PCIE_ATS_CNTL_VF_15                                                                       0x0807\n#define mmVM_PCIE_ATS_CNTL_VF_15_BASE_IDX                                                              0\n#define mmUTCL2_CGTT_CLK_CTRL                                                                          0x0808\n#define mmUTCL2_CGTT_CLK_CTRL_BASE_IDX                                                                 0\n\n\n\n\n#define mmMC_VM_NB_MMIOBASE                                                                            0x0810\n#define mmMC_VM_NB_MMIOBASE_BASE_IDX                                                                   0\n#define mmMC_VM_NB_MMIOLIMIT                                                                           0x0811\n#define mmMC_VM_NB_MMIOLIMIT_BASE_IDX                                                                  0\n#define mmMC_VM_NB_PCI_CTRL                                                                            0x0812\n#define mmMC_VM_NB_PCI_CTRL_BASE_IDX                                                                   0\n#define mmMC_VM_NB_PCI_ARB                                                                             0x0813\n#define mmMC_VM_NB_PCI_ARB_BASE_IDX                                                                    0\n#define mmMC_VM_NB_TOP_OF_DRAM_SLOT1                                                                   0x0814\n#define mmMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX                                                          0\n#define mmMC_VM_NB_LOWER_TOP_OF_DRAM2                                                                  0x0815\n#define mmMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX                                                         0\n#define mmMC_VM_NB_UPPER_TOP_OF_DRAM2                                                                  0x0816\n#define mmMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX                                                         0\n#define mmMC_VM_FB_OFFSET                                                                              0x0817\n#define mmMC_VM_FB_OFFSET_BASE_IDX                                                                     0\n#define mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                                       0x0818\n#define mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                              0\n#define mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                                       0x0819\n#define mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                              0\n#define mmMC_VM_STEERING                                                                               0x081a\n#define mmMC_VM_STEERING_BASE_IDX                                                                      0\n#define mmMC_SHARED_VIRT_RESET_REQ                                                                     0x081b\n#define mmMC_SHARED_VIRT_RESET_REQ_BASE_IDX                                                            0\n#define mmMC_MEM_POWER_LS                                                                              0x081c\n#define mmMC_MEM_POWER_LS_BASE_IDX                                                                     0\n#define mmMC_VM_CACHEABLE_DRAM_ADDRESS_START                                                           0x081d\n#define mmMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX                                                  0\n#define mmMC_VM_CACHEABLE_DRAM_ADDRESS_END                                                             0x081e\n#define mmMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX                                                    0\n#define mmMC_VM_APT_CNTL                                                                               0x081f\n#define mmMC_VM_APT_CNTL_BASE_IDX                                                                      0\n#define mmMC_VM_LOCAL_HBM_ADDRESS_START                                                                0x0820\n#define mmMC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX                                                       0\n#define mmMC_VM_LOCAL_HBM_ADDRESS_END                                                                  0x0821\n#define mmMC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX                                                         0\n#define mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL                                                            0x0822\n#define mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX                                                   0\n\n\n\n\n#define mmMC_VM_FB_LOCATION_BASE                                                                       0x082c\n#define mmMC_VM_FB_LOCATION_BASE_BASE_IDX                                                              0\n#define mmMC_VM_FB_LOCATION_TOP                                                                        0x082d\n#define mmMC_VM_FB_LOCATION_TOP_BASE_IDX                                                               0\n#define mmMC_VM_AGP_TOP                                                                                0x082e\n#define mmMC_VM_AGP_TOP_BASE_IDX                                                                       0\n#define mmMC_VM_AGP_BOT                                                                                0x082f\n#define mmMC_VM_AGP_BOT_BASE_IDX                                                                       0\n#define mmMC_VM_AGP_BASE                                                                               0x0830\n#define mmMC_VM_AGP_BASE_BASE_IDX                                                                      0\n#define mmMC_VM_SYSTEM_APERTURE_LOW_ADDR                                                               0x0831\n#define mmMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                                      0\n#define mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR                                                              0x0832\n#define mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                                     0\n#define mmMC_VM_MX_L1_TLB_CNTL                                                                         0x0833\n#define mmMC_VM_MX_L1_TLB_CNTL_BASE_IDX                                                                0\n\n\n\n\n#define mmATC_L2_PERFCOUNTER_LO                                                                        0x0840\n#define mmATC_L2_PERFCOUNTER_LO_BASE_IDX                                                               0\n#define mmATC_L2_PERFCOUNTER_HI                                                                        0x0841\n#define mmATC_L2_PERFCOUNTER_HI_BASE_IDX                                                               0\n\n\n\n\n#define mmATC_L2_PERFCOUNTER0_CFG                                                                      0x0848\n#define mmATC_L2_PERFCOUNTER0_CFG_BASE_IDX                                                             0\n#define mmATC_L2_PERFCOUNTER1_CFG                                                                      0x0849\n#define mmATC_L2_PERFCOUNTER1_CFG_BASE_IDX                                                             0\n#define mmATC_L2_PERFCOUNTER_RSLT_CNTL                                                                 0x084a\n#define mmATC_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                        0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}