performing high-level synthesis for kernel: coreConv
Log file: /home/zhoujw/FPGA/PipeCNN/project_xilinx/tmp.hw/coreConv/coreConv/vitis_hls.log