<dec f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='300' type='bool llvm::CCState::CheckReturn(const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp; Outs, llvm::CCAssignFn * Fn)'/>
<def f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='104' ll='114' type='bool llvm::CCState::CheckReturn(const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp; Outs, llvm::CCAssignFn * Fn)'/>
<doc f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='102'>/// Analyze the return values of a function, returning true if the return can
/// be performed without sret-demotion and false otherwise.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='297'>/// CheckReturn - Analyze the return values of a function, returning
  /// true if the return can be performed without sret-demotion, and
  /// false otherwise.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5687' u='c' c='_ZNK4llvm21AArch64TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2441' u='c' c='_ZNK4llvm16SITargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2912' u='c' c='_ZNK4llvm17ARMTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1387' u='c' c='_ZNK4llvm17AVRTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='190' u='c' c='_ZNK4llvm21HexagonTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='191' u='c' c='_ZNK4llvm21HexagonTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='730' u='c' c='_ZNK4llvm20MSP430TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCCState.h' l='144' u='c' c='_ZN4llvm11MipsCCState11CheckReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERNS_7CCStateEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7024' u='c' c='_ZNK4llvm17PPCTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1732' u='c' c='_ZNK4llvm21SystemZTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2609' u='c' c='_ZNK4llvm17X86TargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1428' u='c' c='_ZNK4llvm19XCoreTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
