# ğŸ§ª Verilog-FPGA-Lab-Experiments

This repository presents a complete collection of **Digital System Design (DSD) Lab experiments**, implemented using **Verilog HDL** with industry-standard digital design practices.  
All modules were modeled, simulated, and verified in **Xilinx Vivado**, with some designs synthesized on **FPGA platforms** for hardware validation.  
Each experiment directory includes RTL code, testbenches, simulation waveforms, synthesis results (where applicable), and detailed documentation to support learning and reproduction.


---

## ğŸ”¬ **List of Experiments**

---

### **1ï¸âƒ£ Structural/Behavioral Modeling of Y = (ab)' + cd'**

- ğŸ“„ [Structural Model](Experiment-01-Y-Expression/structural_model.v)  
- ğŸ“„ [Behavioral Model](Experiment-01-Y-Expression/behavioral_model.v)  
- ğŸ§ª [TB (Structural)](Experiment-01-Y-Expression/tb_structural.v)  
- ğŸ§ª [TB (Behavioral)](Experiment-01-Y-Expression/tb_behavioral.v)
- ğŸ–¼ï¸ [Schematic](Experiment-01-Y-Expression/schematic.jpg)
- ğŸ–¼ï¸ [Simulation](Experiment-01-Y-Expression/simulation.jpg)
- ğŸ“˜ [Report](Experiment-01-Y-Expression/report.pdf)  

---

### **2ï¸âƒ£ Multiplexers â€“ 4-to-1 MUX**

- ğŸ“„ [Structural Model](Experiment-02-Multiplexer/mux4to1_structural.v)  
- ğŸ“„ [Behavioral Model](Experiment-02-Multiplexer/mux4to1_behavioral.v)  
- ğŸ§ª [Testbench](Experiment-02-Multiplexer/mux_tb.v)  
- ğŸ“˜ [Report](Experiment-02-Multiplexer/report.pdf)  

---

### **3ï¸âƒ£ Ripple Carry Adder**

- ğŸ“„ [Full Adder](Experiment-03-Ripple-Carry-Adder/full_adder.v)  
- ğŸ“„ [Ripple Carry Adder](Experiment-03-Ripple-Carry-Adder/ripple_carry_adder.v)  
- ğŸ§ª [Testbench](Experiment-03-Ripple-Carry-Adder/rca_tb.v)  
- ğŸ“˜ [Report](Experiment-03-Ripple-Carry-Adder/report.pdf)

---

## ğŸ”¢ **Arithmetic Logic Units (ALU)**

### **4ï¸âƒ£ 4-bit ALU**

- ğŸ“„ [ALU Module](Experiment-04-4bit-ALU/alu.v)  
- ğŸ§ª [Testbench](Experiment-04-4bit-ALU/alu_tb.v)  
- ğŸ“˜ [Report](Experiment-04-4bit-ALU/report.pdf)

### **2-bit ALU (FPGA Implementation)**

- ğŸ“„ [2-bit ALU Module](Experiment-05-2bit-ALU-FPGA/alu_2bit.v)  
- ğŸ§ª [Testbench](Experiment-05-2bit-ALU-FPGA/alu_2bit_tb.v)  
- ğŸ“ [Constraints File](Experiment-05-2bit-ALU-FPGA/xdc_constraints.xdc)  
- ğŸ“˜ [Report](Experiment-05-2bit-ALU-FPGA/report.pdf)

---

## ğŸ” **Shift Registers**

### **6ï¸âƒ£ 4-bit Serial-In Parallel-Out (SIPO)**

- ğŸ“„ [SIPO Module](Experiment-06-SIPO-Shift-Register/sipo.v)  
- ğŸ§ª [Testbench](Experiment-06-SIPO-Shift-Register/sipo_tb.v)  
- ğŸ“˜ [Report](Experiment-06-SIPO-Shift-Register/report.pdf)

---

## ğŸ”€ **Universal Shift Register (74194)**

### **7ï¸âƒ£ IC 74194 Operations**

- ğŸ“„ [Shift Register Module](Experiment-07-Universal-Shift-Register/shift_register_74194.v)  
- ğŸ§ª [Testbench](Experiment-07-Universal-Shift-Register/shift_register_tb.v)  
- ğŸ“˜ [Report](Experiment-07-Universal-Shift-Register/report.pdf)

---

## ğŸ”¢ **Counters**

### **8ï¸âƒ£ 4-bit Ripple Counter (7473 JK FF)**

- ğŸ“„ [Counter Module](Experiment-08-Ripple-Counter/ripple_counter.v)  
- ğŸ§ª [Testbench](Experiment-08-Ripple-Counter/ripple_counter_tb.v)  
- ğŸ“˜ [Report](Experiment-08-Ripple-Counter/report.pdf)

---
 
## ğŸ¯ **Mini Project â€“ Synchronous Presettable 4-bit Up/Down Binary Counter (SN74x169)**

A complete Verilog implementation of the **SN74x169**, a fully synchronous, presettable 4-bit up/down binary counter used in digital systems.  
The design is modeled exactly as per the datasheet timing diagrams and truth tables.

### âœ” Features Implemented
- ğŸŸ¢ **4-bit synchronous binary counter**  
- ğŸ”¼ **Up-counting mode**  
- ğŸ”½ **Down-counting mode**  
- â³ **Synchronous load / preset operation**  
- ğŸ“´ **Asynchronous clear**  
- ğŸ” **Carry and Borrow output support**  
- ğŸ’¾ **Datasheet-accurate behavior**

### ğŸ“¦ Files Included
- ğŸ“„ [SN74x169 Verilog Module](Mini-Project-SN74x169/sn74x169.v)  
- ğŸ§ª [Testbench](Mini-Project-SN74x169/sn74x169_tb.v)  
- ğŸ“ [Constraints File (FPGA)](Mini-Project-SN74x169/constraints.xdc)  
- ğŸ“˜ [Project Report](Mini-Project-SN74x169/project_report.pdf)

### ğŸ§  **FPGA Implementation**
- Implemented and tested on Basys-3 / Nexys-A7  
- Outputs verified using on-board LEDs  
- Fully synchronous behavior validated  

---

## ğŸ›  **Tools & Technologies**

- **Xilinx Vivado** (simulation + synthesis)  
- **Verilog HDL**  
- **FPGA Boards** (Basys 3 / Nexys A7 / Artix-7)  
- **Mixed Signal Oscilloscope (MSO)**  
- **Datasheet-Based IC Modeling**  
