<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showResetDomains="0" showClockDomains="0">
  <columns>
   <connections preferredWidth="303" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/Interface Protocols/Transceiver PLL,Library,Library/University Program/Clock,Library/Basic Functions/Clocks; PLLs and Resets,Library/Basic Functions,Project,Library/Interface Protocols" />
 <window width="1920" height="1050" x="0" y="0" />
 <generation synthesis="VHDL" block_symbol_file="0" />
</preferences>
