

================================================================
== Vitis HLS Report for 'read_test'
================================================================
* Date:           Mon Sep 19 22:17:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|       80|  1.600 us|  1.600 us|   80|   80|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    407|    -|
|Register         |        -|    -|     662|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     662|    433|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_29_fu_304_p2     |         +|   0|  0|  13|           4|           1|
    |exitcond2_i_fu_298_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state71       |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  26|          10|           8|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  353|         74|    1|         74|
    |ap_done              |    9|          2|    1|          2|
    |control_TDATA_blk_n  |    9|          2|    1|          2|
    |gmem_blk_n_AR        |    9|          2|    1|          2|
    |gmem_blk_n_R         |    9|          2|    1|          2|
    |loop_index_i_fu_120  |    9|          2|    4|          8|
    |shiftreg_i_fu_116    |    9|          2|  256|        512|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  407|         86|  265|        602|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+-----+----+-----+-----------+
    |          Name          |  FF | LUT| Bits| Const Bits|
    +------------------------+-----+----+-----+-----------+
    |ap_CS_fsm               |   73|   0|   73|          0|
    |ap_done_reg             |    1|   0|    1|          0|
    |data_0_addr_reg_399     |    7|   0|    7|          0|
    |data_1_addr_reg_404     |    7|   0|    7|          0|
    |data_2_addr_reg_409     |    7|   0|    7|          0|
    |data_3_addr_reg_414     |    7|   0|    7|          0|
    |data_4_addr_reg_419     |    7|   0|    7|          0|
    |data_5_addr_reg_424     |    7|   0|    7|          0|
    |data_6_addr_reg_429     |    7|   0|    7|          0|
    |data_7_addr_reg_434     |    7|   0|    7|          0|
    |gmem_addr_read_reg_394  |  256|   0|  256|          0|
    |loop_index_i_fu_120     |    4|   0|    4|          0|
    |shiftreg_i_fu_116       |  256|   0|  256|          0|
    |trunc_ln_reg_387        |   16|   0|   16|          0|
    +------------------------+-----+----+-----+-----------+
    |Total                   |  662|   0|  662|          0|
    +------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       read_test|  return value|
|ap_return_0          |  out|   16|  ap_ctrl_hs|       read_test|  return value|
|ap_return_1          |  out|   16|  ap_ctrl_hs|       read_test|  return value|
|control_TDATA        |   in|   32|        axis|         control|       pointer|
|control_TVALID       |   in|    1|        axis|         control|       pointer|
|control_TREADY       |  out|    1|        axis|         control|       pointer|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  256|       m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  256|       m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|            gmem|       pointer|
|inputDataInRam       |   in|   64|     ap_none|  inputDataInRam|        scalar|
|data_0_address0      |  out|    7|   ap_memory|          data_0|         array|
|data_0_ce0           |  out|    1|   ap_memory|          data_0|         array|
|data_0_we0           |  out|    1|   ap_memory|          data_0|         array|
|data_0_d0            |  out|   32|   ap_memory|          data_0|         array|
|data_1_address0      |  out|    7|   ap_memory|          data_1|         array|
|data_1_ce0           |  out|    1|   ap_memory|          data_1|         array|
|data_1_we0           |  out|    1|   ap_memory|          data_1|         array|
|data_1_d0            |  out|   32|   ap_memory|          data_1|         array|
|data_2_address0      |  out|    7|   ap_memory|          data_2|         array|
|data_2_ce0           |  out|    1|   ap_memory|          data_2|         array|
|data_2_we0           |  out|    1|   ap_memory|          data_2|         array|
|data_2_d0            |  out|   32|   ap_memory|          data_2|         array|
|data_3_address0      |  out|    7|   ap_memory|          data_3|         array|
|data_3_ce0           |  out|    1|   ap_memory|          data_3|         array|
|data_3_we0           |  out|    1|   ap_memory|          data_3|         array|
|data_3_d0            |  out|   32|   ap_memory|          data_3|         array|
|data_4_address0      |  out|    7|   ap_memory|          data_4|         array|
|data_4_ce0           |  out|    1|   ap_memory|          data_4|         array|
|data_4_we0           |  out|    1|   ap_memory|          data_4|         array|
|data_4_d0            |  out|   32|   ap_memory|          data_4|         array|
|data_5_address0      |  out|    7|   ap_memory|          data_5|         array|
|data_5_ce0           |  out|    1|   ap_memory|          data_5|         array|
|data_5_we0           |  out|    1|   ap_memory|          data_5|         array|
|data_5_d0            |  out|   32|   ap_memory|          data_5|         array|
|data_6_address0      |  out|    7|   ap_memory|          data_6|         array|
|data_6_ce0           |  out|    1|   ap_memory|          data_6|         array|
|data_6_we0           |  out|    1|   ap_memory|          data_6|         array|
|data_6_d0            |  out|   32|   ap_memory|          data_6|         array|
|data_7_address0      |  out|    7|   ap_memory|          data_7|         array|
|data_7_ce0           |  out|    1|   ap_memory|          data_7|         array|
|data_7_we0           |  out|    1|   ap_memory|          data_7|         array|
|data_7_d0            |  out|   32|   ap_memory|          data_7|         array|
+---------------------+-----+-----+------------+----------------+--------------+

