Running: D:\NewFolder\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/test_alu4_isim_beh.exe -prj C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/test_alu4_beh.prj work.test_alu4 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/alu4_modules.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/alu_top.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/test_alu4.v" into library work
Analyzing Verilog file "D:/NewFolder/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/alu_top.v" Line 25: Size mismatch in connection of port <out>. Formal port size is 8-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/alu_top.v" Line 24: Size mismatch in connection of port <out>. Formal port size is 8-bit while actual signal size is 4-bit.
Completed static elaboration
Compiling module mux2_4
Compiling module add4
Compiling module sub4
Compiling module mul4
Compiling module mux3_8
Compiling module alu_topp
Compiling module test_alu4
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/test_alu4_isim_beh.exe
Fuse Memory Usage: 28996 KB
Fuse CPU Usage: 389 ms
