--------------- Build Started: 06/20/2017 13:45:25 Project: Node-Capybara, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\DFM\AppData\Local\Cypress Semiconductor\PSoC Creator\4.0" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Downloads\FRUCD\Node-Capybara\Node-Capybara\Node-Capybara.cydsn\Node-Capybara.cyprj -d CY8C5868AXI-LP035 -s D:\Downloads\FRUCD\Node-Capybara\Node-Capybara\Node-Capybara.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: comparator_out_1(0), comparator_out_3(0), comparator_out_4(0), Tachometer_pin_4(0)
Analog Placement...
Log: apr.M0058: The analog placement iterative improvement is 40% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 65% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
--------------- Build Canceled: 06/20/2017 13:45:51 ---------------
