// Seed: 2427952657
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  reg   id_3 = 1;
  logic id_4;
  always @(*) begin
    id_3 <= id_1;
  end
endmodule
