// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgG_dout,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_empty_n,
        imgG_read,
        imgRB_din,
        imgRB_num_data_valid,
        imgRB_fifo_cap,
        imgRB_full_n,
        imgRB_write,
        pixWindow_146_i,
        pixWindow_145_i,
        pixWindow_144_i,
        pixWindow_149_i,
        pixWindow_148_i,
        pixWindow_147_i,
        pixWindow_152_i,
        pixWindow_151_i,
        pixWindow_150_i,
        pixWindow_32_i,
        pixWindow_31_i,
        pixWindow_30_i,
        pixWindow_29_i,
        pixWindow_28_i,
        pixWindow_27_i,
        pixWindow_26_i,
        pixWindow_25_i,
        pixWindow_24_i,
        pixWindow_20_i,
        pixWindow_19_i,
        pixWindow_18_i,
        pixWindow_17_i,
        pixWindow_16_i,
        pixWindow_15_i,
        pixWindow_14_i,
        pixWindow_13_i,
        pixWindow_12_i,
        pixWindow_8_i,
        pixWindow_7_i,
        pixWindow_6_i,
        pixWindow_5_i,
        pixWindow_4_i,
        pixWindow_3_i,
        pixWindow_2_i,
        pixWindow_1_i,
        pixWindow_i,
        p_0_2_0_0_0925_21699_lcssa1771_i,
        p_0_1_0_0_0924_21696_lcssa1769_i,
        p_0_0_0_0_0923_21693_lcssa1767_i,
        p_0_2_0_0_0931_21633_lcssa1759_i,
        p_0_1_0_0_0930_21630_lcssa1757_i,
        p_0_0_0_0_0929_21627_lcssa1755_i,
        add_ln630_1_i,
        cmp558_i,
        cmp314_1_i,
        cmp314_i,
        lineBuffer_1_i_address0,
        lineBuffer_1_i_ce0,
        lineBuffer_1_i_we0,
        lineBuffer_1_i_d0,
        lineBuffer_1_i_address1,
        lineBuffer_1_i_ce1,
        lineBuffer_1_i_q1,
        lineBuffer_i_address0,
        lineBuffer_i_ce0,
        lineBuffer_i_we0,
        lineBuffer_i_d0,
        lineBuffer_i_address1,
        lineBuffer_i_ce1,
        lineBuffer_i_q1,
        empty,
        cmp59_i,
        red_i,
        pixWindow_155_i_out,
        pixWindow_155_i_out_ap_vld,
        pixWindow_154_i_out,
        pixWindow_154_i_out_ap_vld,
        pixWindow_153_i_out,
        pixWindow_153_i_out_ap_vld,
        pixWindow_158_i_out,
        pixWindow_158_i_out_ap_vld,
        pixWindow_157_i_out,
        pixWindow_157_i_out_ap_vld,
        pixWindow_156_i_out,
        pixWindow_156_i_out_ap_vld,
        pixWindow_161_i_out,
        pixWindow_161_i_out_ap_vld,
        pixWindow_160_i_out,
        pixWindow_160_i_out_ap_vld,
        pixWindow_159_i_out,
        pixWindow_159_i_out_ap_vld,
        pixWindow_68_i_out,
        pixWindow_68_i_out_ap_vld,
        pixWindow_67_i_out,
        pixWindow_67_i_out_ap_vld,
        pixWindow_66_i_out,
        pixWindow_66_i_out_ap_vld,
        pixWindow_65_i_out,
        pixWindow_65_i_out_ap_vld,
        pixWindow_64_i_out,
        pixWindow_64_i_out_ap_vld,
        pixWindow_63_i_out,
        pixWindow_63_i_out_ap_vld,
        pixWindow_62_i_out,
        pixWindow_62_i_out_ap_vld,
        pixWindow_61_i_out,
        pixWindow_61_i_out_ap_vld,
        pixWindow_60_i_out,
        pixWindow_60_i_out_ap_vld,
        pixWindow_56_i_out,
        pixWindow_56_i_out_ap_vld,
        pixWindow_55_i_out,
        pixWindow_55_i_out_ap_vld,
        pixWindow_54_i_out,
        pixWindow_54_i_out_ap_vld,
        pixWindow_53_i_out,
        pixWindow_53_i_out_ap_vld,
        pixWindow_52_i_out,
        pixWindow_52_i_out_ap_vld,
        pixWindow_51_i_out,
        pixWindow_51_i_out_ap_vld,
        pixWindow_50_i_out,
        pixWindow_50_i_out_ap_vld,
        pixWindow_49_i_out,
        pixWindow_49_i_out_ap_vld,
        pixWindow_48_i_out,
        pixWindow_48_i_out_ap_vld,
        pixWindow_44_i_out,
        pixWindow_44_i_out_ap_vld,
        pixWindow_43_i_out,
        pixWindow_43_i_out_ap_vld,
        pixWindow_42_i_out,
        pixWindow_42_i_out_ap_vld,
        pixWindow_41_i_out,
        pixWindow_41_i_out_ap_vld,
        pixWindow_40_i_out,
        pixWindow_40_i_out_ap_vld,
        pixWindow_39_i_out,
        pixWindow_39_i_out_ap_vld,
        pixWindow_38_i_out,
        pixWindow_38_i_out_ap_vld,
        pixWindow_37_i_out,
        pixWindow_37_i_out_ap_vld,
        pixWindow_36_i_out,
        pixWindow_36_i_out_ap_vld,
        p_0_2_0_0_0925_21701_i_out,
        p_0_2_0_0_0925_21701_i_out_ap_vld,
        p_0_1_0_0_0924_21698_i_out,
        p_0_1_0_0_0924_21698_i_out_ap_vld,
        p_0_0_0_0_0923_21695_i_out,
        p_0_0_0_0_0923_21695_i_out_ap_vld,
        p_0_2_0_0_0931_21635_i_out,
        p_0_2_0_0_0931_21635_i_out_ap_vld,
        p_0_1_0_0_0930_21632_i_out,
        p_0_1_0_0_0930_21632_i_out_ap_vld,
        p_0_0_0_0_0929_21629_i_out,
        p_0_0_0_0_0929_21629_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [119:0] imgG_dout;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_empty_n;
output   imgG_read;
output  [119:0] imgRB_din;
input  [2:0] imgRB_num_data_valid;
input  [2:0] imgRB_fifo_cap;
input   imgRB_full_n;
output   imgRB_write;
input  [9:0] pixWindow_146_i;
input  [9:0] pixWindow_145_i;
input  [9:0] pixWindow_144_i;
input  [9:0] pixWindow_149_i;
input  [9:0] pixWindow_148_i;
input  [9:0] pixWindow_147_i;
input  [9:0] pixWindow_152_i;
input  [9:0] pixWindow_151_i;
input  [9:0] pixWindow_150_i;
input  [9:0] pixWindow_32_i;
input  [9:0] pixWindow_31_i;
input  [9:0] pixWindow_30_i;
input  [9:0] pixWindow_29_i;
input  [9:0] pixWindow_28_i;
input  [9:0] pixWindow_27_i;
input  [9:0] pixWindow_26_i;
input  [9:0] pixWindow_25_i;
input  [9:0] pixWindow_24_i;
input  [9:0] pixWindow_20_i;
input  [9:0] pixWindow_19_i;
input  [9:0] pixWindow_18_i;
input  [9:0] pixWindow_17_i;
input  [9:0] pixWindow_16_i;
input  [9:0] pixWindow_15_i;
input  [9:0] pixWindow_14_i;
input  [9:0] pixWindow_13_i;
input  [9:0] pixWindow_12_i;
input  [9:0] pixWindow_8_i;
input  [9:0] pixWindow_7_i;
input  [9:0] pixWindow_6_i;
input  [9:0] pixWindow_5_i;
input  [9:0] pixWindow_4_i;
input  [9:0] pixWindow_3_i;
input  [9:0] pixWindow_2_i;
input  [9:0] pixWindow_1_i;
input  [9:0] pixWindow_i;
input  [9:0] p_0_2_0_0_0925_21699_lcssa1771_i;
input  [9:0] p_0_1_0_0_0924_21696_lcssa1769_i;
input  [9:0] p_0_0_0_0_0923_21693_lcssa1767_i;
input  [9:0] p_0_2_0_0_0931_21633_lcssa1759_i;
input  [9:0] p_0_1_0_0_0930_21630_lcssa1757_i;
input  [9:0] p_0_0_0_0_0929_21627_lcssa1755_i;
input  [7:0] add_ln630_1_i;
input  [0:0] cmp558_i;
input  [0:0] cmp314_1_i;
input  [0:0] cmp314_i;
output  [7:0] lineBuffer_1_i_address0;
output   lineBuffer_1_i_ce0;
output   lineBuffer_1_i_we0;
output  [119:0] lineBuffer_1_i_d0;
output  [7:0] lineBuffer_1_i_address1;
output   lineBuffer_1_i_ce1;
input  [119:0] lineBuffer_1_i_q1;
output  [7:0] lineBuffer_i_address0;
output   lineBuffer_i_ce0;
output   lineBuffer_i_we0;
output  [119:0] lineBuffer_i_d0;
output  [7:0] lineBuffer_i_address1;
output   lineBuffer_i_ce1;
input  [119:0] lineBuffer_i_q1;
input  [9:0] empty;
input  [0:0] cmp59_i;
input  [0:0] red_i;
output  [9:0] pixWindow_155_i_out;
output   pixWindow_155_i_out_ap_vld;
output  [9:0] pixWindow_154_i_out;
output   pixWindow_154_i_out_ap_vld;
output  [9:0] pixWindow_153_i_out;
output   pixWindow_153_i_out_ap_vld;
output  [9:0] pixWindow_158_i_out;
output   pixWindow_158_i_out_ap_vld;
output  [9:0] pixWindow_157_i_out;
output   pixWindow_157_i_out_ap_vld;
output  [9:0] pixWindow_156_i_out;
output   pixWindow_156_i_out_ap_vld;
output  [9:0] pixWindow_161_i_out;
output   pixWindow_161_i_out_ap_vld;
output  [9:0] pixWindow_160_i_out;
output   pixWindow_160_i_out_ap_vld;
output  [9:0] pixWindow_159_i_out;
output   pixWindow_159_i_out_ap_vld;
output  [9:0] pixWindow_68_i_out;
output   pixWindow_68_i_out_ap_vld;
output  [9:0] pixWindow_67_i_out;
output   pixWindow_67_i_out_ap_vld;
output  [9:0] pixWindow_66_i_out;
output   pixWindow_66_i_out_ap_vld;
output  [9:0] pixWindow_65_i_out;
output   pixWindow_65_i_out_ap_vld;
output  [9:0] pixWindow_64_i_out;
output   pixWindow_64_i_out_ap_vld;
output  [9:0] pixWindow_63_i_out;
output   pixWindow_63_i_out_ap_vld;
output  [9:0] pixWindow_62_i_out;
output   pixWindow_62_i_out_ap_vld;
output  [9:0] pixWindow_61_i_out;
output   pixWindow_61_i_out_ap_vld;
output  [9:0] pixWindow_60_i_out;
output   pixWindow_60_i_out_ap_vld;
output  [9:0] pixWindow_56_i_out;
output   pixWindow_56_i_out_ap_vld;
output  [9:0] pixWindow_55_i_out;
output   pixWindow_55_i_out_ap_vld;
output  [9:0] pixWindow_54_i_out;
output   pixWindow_54_i_out_ap_vld;
output  [9:0] pixWindow_53_i_out;
output   pixWindow_53_i_out_ap_vld;
output  [9:0] pixWindow_52_i_out;
output   pixWindow_52_i_out_ap_vld;
output  [9:0] pixWindow_51_i_out;
output   pixWindow_51_i_out_ap_vld;
output  [9:0] pixWindow_50_i_out;
output   pixWindow_50_i_out_ap_vld;
output  [9:0] pixWindow_49_i_out;
output   pixWindow_49_i_out_ap_vld;
output  [9:0] pixWindow_48_i_out;
output   pixWindow_48_i_out_ap_vld;
output  [9:0] pixWindow_44_i_out;
output   pixWindow_44_i_out_ap_vld;
output  [9:0] pixWindow_43_i_out;
output   pixWindow_43_i_out_ap_vld;
output  [9:0] pixWindow_42_i_out;
output   pixWindow_42_i_out_ap_vld;
output  [9:0] pixWindow_41_i_out;
output   pixWindow_41_i_out_ap_vld;
output  [9:0] pixWindow_40_i_out;
output   pixWindow_40_i_out_ap_vld;
output  [9:0] pixWindow_39_i_out;
output   pixWindow_39_i_out_ap_vld;
output  [9:0] pixWindow_38_i_out;
output   pixWindow_38_i_out_ap_vld;
output  [9:0] pixWindow_37_i_out;
output   pixWindow_37_i_out_ap_vld;
output  [9:0] pixWindow_36_i_out;
output   pixWindow_36_i_out_ap_vld;
output  [9:0] p_0_2_0_0_0925_21701_i_out;
output   p_0_2_0_0_0925_21701_i_out_ap_vld;
output  [9:0] p_0_1_0_0_0924_21698_i_out;
output   p_0_1_0_0_0924_21698_i_out_ap_vld;
output  [9:0] p_0_0_0_0_0923_21695_i_out;
output   p_0_0_0_0_0923_21695_i_out_ap_vld;
output  [9:0] p_0_2_0_0_0931_21635_i_out;
output   p_0_2_0_0_0931_21635_i_out_ap_vld;
output  [9:0] p_0_1_0_0_0930_21632_i_out;
output   p_0_1_0_0_0930_21632_i_out_ap_vld;
output  [9:0] p_0_0_0_0_0929_21629_i_out;
output   p_0_0_0_0_0929_21629_i_out_ap_vld;

reg ap_idle;
reg imgG_read;
reg imgRB_write;
reg lineBuffer_1_i_ce0;
reg lineBuffer_1_i_we0;
reg lineBuffer_1_i_ce1;
reg lineBuffer_i_ce0;
reg lineBuffer_i_we0;
reg lineBuffer_i_ce1;
reg pixWindow_155_i_out_ap_vld;
reg pixWindow_154_i_out_ap_vld;
reg pixWindow_153_i_out_ap_vld;
reg pixWindow_158_i_out_ap_vld;
reg pixWindow_157_i_out_ap_vld;
reg pixWindow_156_i_out_ap_vld;
reg pixWindow_161_i_out_ap_vld;
reg pixWindow_160_i_out_ap_vld;
reg pixWindow_159_i_out_ap_vld;
reg pixWindow_68_i_out_ap_vld;
reg pixWindow_67_i_out_ap_vld;
reg pixWindow_66_i_out_ap_vld;
reg pixWindow_65_i_out_ap_vld;
reg pixWindow_64_i_out_ap_vld;
reg pixWindow_63_i_out_ap_vld;
reg pixWindow_62_i_out_ap_vld;
reg pixWindow_61_i_out_ap_vld;
reg pixWindow_60_i_out_ap_vld;
reg pixWindow_56_i_out_ap_vld;
reg pixWindow_55_i_out_ap_vld;
reg pixWindow_54_i_out_ap_vld;
reg pixWindow_53_i_out_ap_vld;
reg pixWindow_52_i_out_ap_vld;
reg pixWindow_51_i_out_ap_vld;
reg pixWindow_50_i_out_ap_vld;
reg pixWindow_49_i_out_ap_vld;
reg pixWindow_48_i_out_ap_vld;
reg pixWindow_44_i_out_ap_vld;
reg pixWindow_43_i_out_ap_vld;
reg pixWindow_42_i_out_ap_vld;
reg pixWindow_41_i_out_ap_vld;
reg pixWindow_40_i_out_ap_vld;
reg pixWindow_39_i_out_ap_vld;
reg pixWindow_38_i_out_ap_vld;
reg pixWindow_37_i_out_ap_vld;
reg pixWindow_36_i_out_ap_vld;
reg p_0_2_0_0_0925_21701_i_out_ap_vld;
reg p_0_1_0_0_0924_21698_i_out_ap_vld;
reg p_0_0_0_0_0923_21695_i_out_ap_vld;
reg p_0_2_0_0_0931_21635_i_out_ap_vld;
reg p_0_1_0_0_0930_21632_i_out_ap_vld;
reg p_0_0_0_0_0929_21629_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln633_reg_6622;
reg   [0:0] icmp_ln643_reg_6631;
wire   [0:0] cmp59_i_read_reg_6594;
reg    ap_predicate_op175_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] and_ln833_reg_6681;
reg   [0:0] and_ln833_reg_6681_pp0_iter9_reg;
reg    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln633_fu_2369_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    imgRB_blk_n;
wire    ap_block_pp0_stage0;
wire    imgG_blk_n;
reg   [9:0] pix_13_reg_1411;
reg   [9:0] pix_13_reg_1411_pp0_iter5_reg;
wire    ap_block_pp0_stage0_11001;
reg   [9:0] pix_13_reg_1411_pp0_iter6_reg;
reg   [9:0] pix_13_reg_1411_pp0_iter7_reg;
reg   [9:0] pix_12_reg_1421;
reg   [9:0] pix_12_reg_1421_pp0_iter5_reg;
reg   [9:0] pix_12_reg_1421_pp0_iter6_reg;
reg   [9:0] pix_12_reg_1421_pp0_iter7_reg;
reg   [9:0] pix_12_reg_1421_pp0_iter8_reg;
reg   [9:0] pix_12_reg_1421_pp0_iter9_reg;
reg   [9:0] pix_11_reg_1431;
reg   [9:0] pix_11_reg_1431_pp0_iter5_reg;
reg   [9:0] pix_11_reg_1431_pp0_iter6_reg;
reg   [9:0] pix_11_reg_1431_pp0_iter7_reg;
reg   [9:0] pix_16_reg_1441;
reg   [9:0] pix_16_reg_1441_pp0_iter5_reg;
reg   [9:0] pix_16_reg_1441_pp0_iter6_reg;
reg   [9:0] pix_16_reg_1441_pp0_iter7_reg;
reg   [9:0] pix_15_reg_1451;
reg   [9:0] pix_15_reg_1451_pp0_iter5_reg;
reg   [9:0] pix_15_reg_1451_pp0_iter6_reg;
reg   [9:0] pix_15_reg_1451_pp0_iter7_reg;
reg   [9:0] pix_15_reg_1451_pp0_iter8_reg;
reg   [9:0] pix_15_reg_1451_pp0_iter9_reg;
reg   [9:0] pix_14_reg_1461;
reg   [9:0] pix_14_reg_1461_pp0_iter5_reg;
reg   [9:0] pix_14_reg_1461_pp0_iter6_reg;
reg   [9:0] pix_14_reg_1461_pp0_iter7_reg;
reg   [9:0] pix_19_reg_1471;
reg   [9:0] pix_19_reg_1471_pp0_iter5_reg;
reg   [9:0] pix_19_reg_1471_pp0_iter6_reg;
reg   [9:0] pix_19_reg_1471_pp0_iter7_reg;
reg   [9:0] pix_18_reg_1481;
reg   [9:0] pix_18_reg_1481_pp0_iter5_reg;
reg   [9:0] pix_18_reg_1481_pp0_iter6_reg;
reg   [9:0] pix_18_reg_1481_pp0_iter7_reg;
reg   [9:0] pix_18_reg_1481_pp0_iter8_reg;
reg   [9:0] pix_18_reg_1481_pp0_iter9_reg;
reg   [9:0] pix_17_reg_1491;
reg   [9:0] pix_17_reg_1491_pp0_iter5_reg;
reg   [9:0] pix_17_reg_1491_pp0_iter6_reg;
reg   [9:0] pix_17_reg_1491_pp0_iter7_reg;
reg   [9:0] pix_10_reg_1501;
reg   [9:0] pix_10_reg_1501_pp0_iter5_reg;
reg   [9:0] pix_10_reg_1501_pp0_iter6_reg;
reg   [9:0] pix_10_reg_1501_pp0_iter7_reg;
reg   [9:0] pix_9_reg_1511;
reg   [9:0] pix_9_reg_1511_pp0_iter5_reg;
reg   [9:0] pix_9_reg_1511_pp0_iter6_reg;
reg   [9:0] pix_9_reg_1511_pp0_iter7_reg;
reg   [9:0] pix_9_reg_1511_pp0_iter8_reg;
reg   [9:0] pix_9_reg_1511_pp0_iter9_reg;
reg   [9:0] pix_reg_1521;
reg   [9:0] pix_reg_1521_pp0_iter5_reg;
reg   [9:0] pix_reg_1521_pp0_iter6_reg;
reg   [9:0] pix_reg_1521_pp0_iter7_reg;
wire   [0:0] cmp59_i_read_read_fu_554_p2;
wire   [0:0] cmp314_i_read_reg_6598;
wire   [0:0] cmp314_1_i_read_reg_6602;
reg   [0:0] icmp_ln633_reg_6622_pp0_iter1_reg;
reg   [0:0] icmp_ln633_reg_6622_pp0_iter2_reg;
reg   [0:0] icmp_ln633_reg_6622_pp0_iter3_reg;
reg   [0:0] icmp_ln633_reg_6622_pp0_iter4_reg;
reg   [0:0] icmp_ln633_reg_6622_pp0_iter5_reg;
reg   [0:0] icmp_ln633_reg_6622_pp0_iter6_reg;
reg   [0:0] icmp_ln633_reg_6622_pp0_iter7_reg;
reg   [0:0] icmp_ln633_reg_6622_pp0_iter8_reg;
wire   [7:0] add_ln638_fu_2375_p2;
reg   [7:0] add_ln638_reg_6626;
wire   [0:0] icmp_ln643_fu_2391_p2;
reg   [0:0] icmp_ln643_reg_6631_pp0_iter1_reg;
reg   [0:0] icmp_ln643_reg_6631_pp0_iter2_reg;
wire   [0:0] cmp161_i_fu_2397_p2;
reg   [0:0] cmp161_i_reg_6635;
reg   [0:0] cmp161_i_reg_6635_pp0_iter1_reg;
reg   [0:0] cmp161_i_reg_6635_pp0_iter2_reg;
wire   [0:0] and_ln833_fu_2417_p2;
reg   [0:0] and_ln833_reg_6681_pp0_iter1_reg;
reg   [0:0] and_ln833_reg_6681_pp0_iter2_reg;
reg   [0:0] and_ln833_reg_6681_pp0_iter3_reg;
reg   [0:0] and_ln833_reg_6681_pp0_iter4_reg;
reg   [0:0] and_ln833_reg_6681_pp0_iter5_reg;
reg   [0:0] and_ln833_reg_6681_pp0_iter6_reg;
reg   [0:0] and_ln833_reg_6681_pp0_iter7_reg;
reg   [0:0] and_ln833_reg_6681_pp0_iter8_reg;
reg   [7:0] lineBuffer_i_addr_reg_6685;
reg   [7:0] lineBuffer_1_i_addr_reg_6691;
reg   [7:0] lineBuffer_1_i_addr_reg_6691_pp0_iter2_reg;
reg   [119:0] InPix_reg_6697;
wire   [9:0] pixBuf_42_fu_2444_p1;
reg   [9:0] pixWindow_132_reg_6762;
reg   [9:0] pixWindow_132_reg_6762_pp0_iter3_reg;
reg   [9:0] pixWindow_132_reg_6762_pp0_iter4_reg;
reg   [9:0] pixWindow_132_reg_6762_pp0_iter5_reg;
reg   [9:0] pixWindow_132_reg_6762_pp0_iter6_reg;
reg   [9:0] pixWindow_132_reg_6762_pp0_iter7_reg;
reg   [9:0] pixWindow_132_reg_6762_pp0_iter8_reg;
reg   [9:0] pixWindow_133_reg_6772;
reg   [9:0] pixWindow_133_reg_6772_pp0_iter3_reg;
reg   [9:0] pixWindow_133_reg_6772_pp0_iter4_reg;
reg   [9:0] pixWindow_133_reg_6772_pp0_iter5_reg;
reg   [9:0] pixWindow_133_reg_6772_pp0_iter6_reg;
reg   [9:0] pixWindow_133_reg_6772_pp0_iter7_reg;
reg   [9:0] pixWindow_133_reg_6772_pp0_iter8_reg;
reg   [9:0] pixWindow_134_reg_6782;
reg   [9:0] pixWindow_134_reg_6782_pp0_iter3_reg;
reg   [9:0] pixWindow_134_reg_6782_pp0_iter4_reg;
reg   [9:0] pixWindow_134_reg_6782_pp0_iter5_reg;
reg   [9:0] pixWindow_134_reg_6782_pp0_iter6_reg;
reg   [9:0] pixWindow_134_reg_6782_pp0_iter7_reg;
reg   [9:0] pixWindow_134_reg_6782_pp0_iter8_reg;
wire   [9:0] pixWindow_75_fu_2567_p1;
reg   [9:0] pixWindow_75_reg_6792;
reg   [9:0] pixWindow_76_reg_6803;
reg   [9:0] pixWindow_77_reg_6814;
reg   [9:0] pixWindow_78_reg_6825;
reg   [9:0] pixWindow_79_reg_6832;
reg   [9:0] pixWindow_80_reg_6839;
reg   [9:0] pixWindow_81_reg_6846;
reg   [9:0] pixWindow_82_reg_6853;
reg   [9:0] pixWindow_83_reg_6860;
reg   [9:0] pixWindow_84_reg_6867;
reg   [9:0] pixWindow_85_reg_6874;
reg   [9:0] pixWindow_86_reg_6881;
wire   [9:0] pixWindow_63_fu_2681_p1;
reg   [9:0] pixWindow_63_reg_6888;
reg   [9:0] pixWindow_64_reg_6898;
reg   [9:0] pixWindow_65_reg_6908;
reg   [9:0] pixWindow_66_reg_6918;
reg   [9:0] pixWindow_67_reg_6923;
reg   [9:0] pixWindow_68_reg_6928;
reg   [9:0] pixWindow_69_reg_6933;
reg   [9:0] pixWindow_70_reg_6938;
reg   [9:0] pixWindow_71_reg_6943;
reg   [9:0] pixWindow_138_reg_6948;
reg   [9:0] pixWindow_138_reg_6948_pp0_iter4_reg;
reg   [9:0] pixWindow_138_reg_6948_pp0_iter5_reg;
reg   [9:0] pixWindow_138_reg_6948_pp0_iter6_reg;
reg   [9:0] pixWindow_138_reg_6948_pp0_iter7_reg;
reg   [9:0] pixWindow_138_reg_6948_pp0_iter8_reg;
reg   [9:0] pixWindow_139_reg_6953;
reg   [9:0] pixWindow_139_reg_6953_pp0_iter4_reg;
reg   [9:0] pixWindow_139_reg_6953_pp0_iter5_reg;
reg   [9:0] pixWindow_139_reg_6953_pp0_iter6_reg;
reg   [9:0] pixWindow_139_reg_6953_pp0_iter7_reg;
reg   [9:0] pixWindow_139_reg_6953_pp0_iter8_reg;
reg   [9:0] pixWindow_140_reg_6958;
reg   [9:0] pixWindow_140_reg_6958_pp0_iter4_reg;
reg   [9:0] pixWindow_140_reg_6958_pp0_iter5_reg;
reg   [9:0] pixWindow_140_reg_6958_pp0_iter6_reg;
reg   [9:0] pixWindow_140_reg_6958_pp0_iter7_reg;
reg   [9:0] pixWindow_140_reg_6958_pp0_iter8_reg;
reg   [9:0] pixWindow_135_reg_6963;
reg   [9:0] pixWindow_135_reg_6963_pp0_iter4_reg;
reg   [9:0] pixWindow_135_reg_6963_pp0_iter5_reg;
reg   [9:0] pixWindow_135_reg_6963_pp0_iter6_reg;
reg   [9:0] pixWindow_135_reg_6963_pp0_iter7_reg;
reg   [9:0] pixWindow_135_reg_6963_pp0_iter8_reg;
reg   [9:0] pixWindow_136_reg_6969;
reg   [9:0] pixWindow_136_reg_6969_pp0_iter4_reg;
reg   [9:0] pixWindow_136_reg_6969_pp0_iter5_reg;
reg   [9:0] pixWindow_136_reg_6969_pp0_iter6_reg;
reg   [9:0] pixWindow_136_reg_6969_pp0_iter7_reg;
reg   [9:0] pixWindow_136_reg_6969_pp0_iter8_reg;
reg   [9:0] pixWindow_137_reg_6975;
reg   [9:0] pixWindow_137_reg_6975_pp0_iter4_reg;
reg   [9:0] pixWindow_137_reg_6975_pp0_iter5_reg;
reg   [9:0] pixWindow_137_reg_6975_pp0_iter6_reg;
reg   [9:0] pixWindow_137_reg_6975_pp0_iter7_reg;
reg   [9:0] pixWindow_137_reg_6975_pp0_iter8_reg;
reg   [9:0] p_0_0_0_0_0929_21629_i_load_reg_6981;
reg   [9:0] p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter4_reg;
reg   [9:0] p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter5_reg;
reg   [9:0] p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter6_reg;
reg   [9:0] p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter7_reg;
reg   [9:0] p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter8_reg;
reg   [9:0] p_0_1_0_0_0930_21632_i_load_reg_6987;
reg   [9:0] p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter4_reg;
reg   [9:0] p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter5_reg;
reg   [9:0] p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter6_reg;
reg   [9:0] p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter7_reg;
reg   [9:0] p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter8_reg;
reg   [9:0] p_0_2_0_0_0931_21635_i_load_reg_6993;
reg   [9:0] p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter4_reg;
reg   [9:0] p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter5_reg;
reg   [9:0] p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter6_reg;
reg   [9:0] p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter7_reg;
reg   [9:0] p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter8_reg;
reg   [9:0] p_0_0_0_0_0923_21695_i_load_reg_6999;
reg   [9:0] p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter4_reg;
reg   [9:0] p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter5_reg;
reg   [9:0] p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter6_reg;
reg   [9:0] p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter7_reg;
reg   [9:0] p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter8_reg;
reg   [9:0] p_0_1_0_0_0924_21698_i_load_reg_7005;
reg   [9:0] p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter4_reg;
reg   [9:0] p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter5_reg;
reg   [9:0] p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter6_reg;
reg   [9:0] p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter7_reg;
reg   [9:0] p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter8_reg;
reg   [9:0] p_0_2_0_0_0925_21701_i_load_reg_7011;
reg   [9:0] p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter4_reg;
reg   [9:0] p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter5_reg;
reg   [9:0] p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter6_reg;
reg   [9:0] p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter7_reg;
reg   [9:0] p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter8_reg;
reg   [9:0] pixWindow_27_reg_7017;
reg   [9:0] pixWindow_27_reg_7017_pp0_iter4_reg;
reg   [9:0] pixWindow_27_reg_7017_pp0_iter5_reg;
reg   [9:0] pixWindow_27_reg_7017_pp0_iter6_reg;
reg   [9:0] pixWindow_27_reg_7017_pp0_iter7_reg;
reg   [9:0] pixWindow_27_reg_7017_pp0_iter8_reg;
reg   [9:0] pixWindow_28_reg_7023;
reg   [9:0] pixWindow_28_reg_7023_pp0_iter4_reg;
reg   [9:0] pixWindow_28_reg_7023_pp0_iter5_reg;
reg   [9:0] pixWindow_28_reg_7023_pp0_iter6_reg;
reg   [9:0] pixWindow_28_reg_7023_pp0_iter7_reg;
reg   [9:0] pixWindow_28_reg_7023_pp0_iter8_reg;
reg   [9:0] pixWindow_29_reg_7029;
reg   [9:0] pixWindow_29_reg_7029_pp0_iter4_reg;
reg   [9:0] pixWindow_29_reg_7029_pp0_iter5_reg;
reg   [9:0] pixWindow_29_reg_7029_pp0_iter6_reg;
reg   [9:0] pixWindow_29_reg_7029_pp0_iter7_reg;
reg   [9:0] pixWindow_29_reg_7029_pp0_iter8_reg;
reg   [9:0] pixWindow_30_reg_7035;
reg   [9:0] pixWindow_30_reg_7035_pp0_iter4_reg;
reg   [9:0] pixWindow_30_reg_7035_pp0_iter5_reg;
reg   [9:0] pixWindow_30_reg_7035_pp0_iter6_reg;
reg   [9:0] pixWindow_30_reg_7035_pp0_iter7_reg;
reg   [9:0] pixWindow_30_reg_7035_pp0_iter8_reg;
reg   [9:0] pixWindow_31_reg_7041;
reg   [9:0] pixWindow_31_reg_7041_pp0_iter4_reg;
reg   [9:0] pixWindow_31_reg_7041_pp0_iter5_reg;
reg   [9:0] pixWindow_31_reg_7041_pp0_iter6_reg;
reg   [9:0] pixWindow_31_reg_7041_pp0_iter7_reg;
reg   [9:0] pixWindow_31_reg_7041_pp0_iter8_reg;
reg   [9:0] pixWindow_32_reg_7047;
reg   [9:0] pixWindow_32_reg_7047_pp0_iter4_reg;
reg   [9:0] pixWindow_32_reg_7047_pp0_iter5_reg;
reg   [9:0] pixWindow_32_reg_7047_pp0_iter6_reg;
reg   [9:0] pixWindow_32_reg_7047_pp0_iter7_reg;
reg   [9:0] pixWindow_32_reg_7047_pp0_iter8_reg;
reg   [9:0] pixWindow_33_reg_7053;
reg   [9:0] pixWindow_33_reg_7053_pp0_iter4_reg;
reg   [9:0] pixWindow_33_reg_7053_pp0_iter5_reg;
reg   [9:0] pixWindow_33_reg_7053_pp0_iter6_reg;
reg   [9:0] pixWindow_33_reg_7053_pp0_iter7_reg;
reg   [9:0] pixWindow_33_reg_7053_pp0_iter8_reg;
reg   [9:0] pixWindow_34_reg_7059;
reg   [9:0] pixWindow_34_reg_7059_pp0_iter4_reg;
reg   [9:0] pixWindow_34_reg_7059_pp0_iter5_reg;
reg   [9:0] pixWindow_34_reg_7059_pp0_iter6_reg;
reg   [9:0] pixWindow_34_reg_7059_pp0_iter7_reg;
reg   [9:0] pixWindow_34_reg_7059_pp0_iter8_reg;
reg   [9:0] pixWindow_35_reg_7065;
reg   [9:0] pixWindow_35_reg_7065_pp0_iter4_reg;
reg   [9:0] pixWindow_35_reg_7065_pp0_iter5_reg;
reg   [9:0] pixWindow_35_reg_7065_pp0_iter6_reg;
reg   [9:0] pixWindow_35_reg_7065_pp0_iter7_reg;
reg   [9:0] pixWindow_35_reg_7065_pp0_iter8_reg;
reg   [9:0] pixWindow_39_reg_7071;
reg   [9:0] pixWindow_39_reg_7071_pp0_iter4_reg;
reg   [9:0] pixWindow_39_reg_7071_pp0_iter5_reg;
reg   [9:0] pixWindow_39_reg_7071_pp0_iter6_reg;
reg   [9:0] pixWindow_39_reg_7071_pp0_iter7_reg;
reg   [9:0] pixWindow_39_reg_7071_pp0_iter8_reg;
reg   [9:0] pixWindow_40_reg_7077;
reg   [9:0] pixWindow_40_reg_7077_pp0_iter4_reg;
reg   [9:0] pixWindow_40_reg_7077_pp0_iter5_reg;
reg   [9:0] pixWindow_40_reg_7077_pp0_iter6_reg;
reg   [9:0] pixWindow_40_reg_7077_pp0_iter7_reg;
reg   [9:0] pixWindow_40_reg_7077_pp0_iter8_reg;
reg   [9:0] pixWindow_41_reg_7083;
reg   [9:0] pixWindow_41_reg_7083_pp0_iter4_reg;
reg   [9:0] pixWindow_41_reg_7083_pp0_iter5_reg;
reg   [9:0] pixWindow_41_reg_7083_pp0_iter6_reg;
reg   [9:0] pixWindow_41_reg_7083_pp0_iter7_reg;
reg   [9:0] pixWindow_41_reg_7083_pp0_iter8_reg;
reg   [9:0] pixWindow_42_reg_7089;
reg   [9:0] pixWindow_42_reg_7089_pp0_iter4_reg;
reg   [9:0] pixWindow_42_reg_7089_pp0_iter5_reg;
reg   [9:0] pixWindow_42_reg_7089_pp0_iter6_reg;
reg   [9:0] pixWindow_42_reg_7089_pp0_iter7_reg;
reg   [9:0] pixWindow_42_reg_7089_pp0_iter8_reg;
reg   [9:0] pixWindow_43_reg_7095;
reg   [9:0] pixWindow_43_reg_7095_pp0_iter4_reg;
reg   [9:0] pixWindow_43_reg_7095_pp0_iter5_reg;
reg   [9:0] pixWindow_43_reg_7095_pp0_iter6_reg;
reg   [9:0] pixWindow_43_reg_7095_pp0_iter7_reg;
reg   [9:0] pixWindow_43_reg_7095_pp0_iter8_reg;
reg   [9:0] pixWindow_44_reg_7101;
reg   [9:0] pixWindow_44_reg_7101_pp0_iter4_reg;
reg   [9:0] pixWindow_44_reg_7101_pp0_iter5_reg;
reg   [9:0] pixWindow_44_reg_7101_pp0_iter6_reg;
reg   [9:0] pixWindow_44_reg_7101_pp0_iter7_reg;
reg   [9:0] pixWindow_44_reg_7101_pp0_iter8_reg;
reg   [9:0] pixWindow_45_reg_7107;
reg   [9:0] pixWindow_45_reg_7107_pp0_iter4_reg;
reg   [9:0] pixWindow_45_reg_7107_pp0_iter5_reg;
reg   [9:0] pixWindow_45_reg_7107_pp0_iter6_reg;
reg   [9:0] pixWindow_45_reg_7107_pp0_iter7_reg;
reg   [9:0] pixWindow_45_reg_7107_pp0_iter8_reg;
reg   [9:0] pixWindow_46_reg_7113;
reg   [9:0] pixWindow_46_reg_7113_pp0_iter4_reg;
reg   [9:0] pixWindow_46_reg_7113_pp0_iter5_reg;
reg   [9:0] pixWindow_46_reg_7113_pp0_iter6_reg;
reg   [9:0] pixWindow_46_reg_7113_pp0_iter7_reg;
reg   [9:0] pixWindow_46_reg_7113_pp0_iter8_reg;
reg   [9:0] pixWindow_47_reg_7119;
reg   [9:0] pixWindow_47_reg_7119_pp0_iter4_reg;
reg   [9:0] pixWindow_47_reg_7119_pp0_iter5_reg;
reg   [9:0] pixWindow_47_reg_7119_pp0_iter6_reg;
reg   [9:0] pixWindow_47_reg_7119_pp0_iter7_reg;
reg   [9:0] pixWindow_47_reg_7119_pp0_iter8_reg;
reg   [9:0] pixWindow_51_reg_7125;
reg   [9:0] pixWindow_51_reg_7125_pp0_iter4_reg;
reg   [9:0] pixWindow_51_reg_7125_pp0_iter5_reg;
reg   [9:0] pixWindow_51_reg_7125_pp0_iter6_reg;
reg   [9:0] pixWindow_51_reg_7125_pp0_iter7_reg;
reg   [9:0] pixWindow_51_reg_7125_pp0_iter8_reg;
reg   [9:0] pixWindow_52_reg_7131;
reg   [9:0] pixWindow_52_reg_7131_pp0_iter4_reg;
reg   [9:0] pixWindow_52_reg_7131_pp0_iter5_reg;
reg   [9:0] pixWindow_52_reg_7131_pp0_iter6_reg;
reg   [9:0] pixWindow_52_reg_7131_pp0_iter7_reg;
reg   [9:0] pixWindow_52_reg_7131_pp0_iter8_reg;
reg   [9:0] pixWindow_53_reg_7137;
reg   [9:0] pixWindow_53_reg_7137_pp0_iter4_reg;
reg   [9:0] pixWindow_53_reg_7137_pp0_iter5_reg;
reg   [9:0] pixWindow_53_reg_7137_pp0_iter6_reg;
reg   [9:0] pixWindow_53_reg_7137_pp0_iter7_reg;
reg   [9:0] pixWindow_53_reg_7137_pp0_iter8_reg;
reg   [9:0] pixWindow_54_reg_7143;
reg   [9:0] pixWindow_54_reg_7143_pp0_iter4_reg;
reg   [9:0] pixWindow_54_reg_7143_pp0_iter5_reg;
reg   [9:0] pixWindow_54_reg_7143_pp0_iter6_reg;
reg   [9:0] pixWindow_54_reg_7143_pp0_iter7_reg;
reg   [9:0] pixWindow_54_reg_7143_pp0_iter8_reg;
reg   [9:0] pixWindow_55_reg_7149;
reg   [9:0] pixWindow_55_reg_7149_pp0_iter4_reg;
reg   [9:0] pixWindow_55_reg_7149_pp0_iter5_reg;
reg   [9:0] pixWindow_55_reg_7149_pp0_iter6_reg;
reg   [9:0] pixWindow_55_reg_7149_pp0_iter7_reg;
reg   [9:0] pixWindow_55_reg_7149_pp0_iter8_reg;
reg   [9:0] pixWindow_56_reg_7155;
reg   [9:0] pixWindow_56_reg_7155_pp0_iter4_reg;
reg   [9:0] pixWindow_56_reg_7155_pp0_iter5_reg;
reg   [9:0] pixWindow_56_reg_7155_pp0_iter6_reg;
reg   [9:0] pixWindow_56_reg_7155_pp0_iter7_reg;
reg   [9:0] pixWindow_56_reg_7155_pp0_iter8_reg;
reg   [9:0] pixWindow_57_reg_7161;
reg   [9:0] pixWindow_57_reg_7161_pp0_iter4_reg;
reg   [9:0] pixWindow_57_reg_7161_pp0_iter5_reg;
reg   [9:0] pixWindow_57_reg_7161_pp0_iter6_reg;
reg   [9:0] pixWindow_57_reg_7161_pp0_iter7_reg;
reg   [9:0] pixWindow_57_reg_7161_pp0_iter8_reg;
reg   [9:0] pixWindow_58_reg_7167;
reg   [9:0] pixWindow_58_reg_7167_pp0_iter4_reg;
reg   [9:0] pixWindow_58_reg_7167_pp0_iter5_reg;
reg   [9:0] pixWindow_58_reg_7167_pp0_iter6_reg;
reg   [9:0] pixWindow_58_reg_7167_pp0_iter7_reg;
reg   [9:0] pixWindow_58_reg_7167_pp0_iter8_reg;
reg   [9:0] pixWindow_59_reg_7173;
reg   [9:0] pixWindow_59_reg_7173_pp0_iter4_reg;
reg   [9:0] pixWindow_59_reg_7173_pp0_iter5_reg;
reg   [9:0] pixWindow_59_reg_7173_pp0_iter6_reg;
reg   [9:0] pixWindow_59_reg_7173_pp0_iter7_reg;
reg   [9:0] pixWindow_59_reg_7173_pp0_iter8_reg;
wire   [9:0] select_ln710_fu_2948_p3;
wire   [9:0] select_ln710_1_fu_2954_p3;
wire   [9:0] select_ln710_2_fu_2960_p3;
wire   [9:0] select_ln710_3_fu_2966_p3;
wire   [9:0] select_ln710_4_fu_2972_p3;
wire   [9:0] select_ln710_5_fu_2978_p3;
wire   [9:0] select_ln710_6_fu_2984_p3;
wire   [9:0] select_ln710_7_fu_2990_p3;
wire   [9:0] select_ln710_8_fu_2996_p3;
wire   [9:0] select_ln710_9_fu_3002_p3;
wire   [9:0] select_ln710_10_fu_3008_p3;
wire   [9:0] select_ln710_11_fu_3014_p3;
wire   [9:0] select_ln710_12_fu_3020_p3;
wire   [9:0] select_ln710_13_fu_3026_p3;
wire   [9:0] select_ln710_14_fu_3032_p3;
wire   [9:0] select_ln710_15_fu_3038_p3;
wire   [9:0] select_ln710_16_fu_3044_p3;
wire   [9:0] select_ln710_17_fu_3050_p3;
wire   [9:0] select_ln710_18_fu_3056_p3;
wire   [9:0] select_ln710_19_fu_3062_p3;
wire   [9:0] select_ln710_20_fu_3068_p3;
wire   [9:0] select_ln710_21_fu_3074_p3;
wire   [9:0] select_ln710_22_fu_3080_p3;
wire   [9:0] select_ln710_23_fu_3086_p3;
wire   [9:0] select_ln710_27_fu_3110_p3;
wire   [9:0] select_ln710_28_fu_3117_p3;
wire   [9:0] select_ln710_29_fu_3124_p3;
wire   [9:0] select_ln710_30_fu_3131_p3;
wire   [9:0] select_ln710_31_fu_3138_p3;
wire   [9:0] select_ln710_32_fu_3145_p3;
wire   [9:0] select_ln710_33_fu_3152_p3;
wire   [9:0] select_ln710_34_fu_3159_p3;
wire   [9:0] select_ln710_35_fu_3166_p3;
wire   [9:0] select_ln710_36_fu_3173_p3;
wire   [9:0] select_ln710_37_fu_3180_p3;
wire   [9:0] select_ln710_38_fu_3187_p3;
wire   [10:0] zext_ln792_2_fu_3346_p1;
reg   [10:0] zext_ln792_2_reg_7359;
wire   [10:0] zext_ln793_2_fu_3350_p1;
reg   [10:0] zext_ln793_2_reg_7364;
wire   [10:0] sub_ln819_2_fu_3365_p2;
reg   [10:0] sub_ln819_2_reg_7369;
reg   [10:0] sub_ln819_2_reg_7369_pp0_iter4_reg;
reg   [10:0] sub_ln819_2_reg_7369_pp0_iter5_reg;
reg   [10:0] sub_ln819_2_reg_7369_pp0_iter6_reg;
wire   [10:0] sub_ln820_6_fu_3382_p2;
reg   [10:0] sub_ln820_6_reg_7374;
reg   [10:0] sub_ln820_6_reg_7374_pp0_iter4_reg;
reg   [10:0] sub_ln820_6_reg_7374_pp0_iter5_reg;
reg   [10:0] sub_ln820_6_reg_7374_pp0_iter6_reg;
wire   [10:0] zext_ln792_3_fu_3388_p1;
reg   [10:0] zext_ln792_3_reg_7379;
wire   [10:0] zext_ln793_3_fu_3392_p1;
reg   [10:0] zext_ln793_3_reg_7384;
wire   [10:0] sub_ln819_3_fu_3407_p2;
reg   [10:0] sub_ln819_3_reg_7389;
reg   [10:0] sub_ln819_3_reg_7389_pp0_iter4_reg;
reg   [10:0] sub_ln819_3_reg_7389_pp0_iter5_reg;
reg   [10:0] sub_ln819_3_reg_7389_pp0_iter6_reg;
wire   [10:0] sub_ln820_9_fu_3424_p2;
reg   [10:0] sub_ln820_9_reg_7394;
reg   [10:0] sub_ln820_9_reg_7394_pp0_iter4_reg;
reg   [10:0] sub_ln820_9_reg_7394_pp0_iter5_reg;
reg   [10:0] sub_ln820_9_reg_7394_pp0_iter6_reg;
wire   [9:0] agdiff_fu_3627_p3;
reg   [9:0] agdiff_reg_7399;
wire   [9:0] agdiff_1_fu_3663_p3;
reg   [9:0] agdiff_1_reg_7406;
wire   [9:0] agdiff_2_fu_3699_p3;
reg   [9:0] agdiff_2_reg_7413;
wire   [9:0] agdiff_3_fu_3735_p3;
reg   [9:0] agdiff_3_reg_7420;
wire   [10:0] sub_ln817_fu_3754_p2;
reg   [10:0] sub_ln817_reg_7427;
reg   [10:0] sub_ln817_reg_7427_pp0_iter5_reg;
reg   [10:0] sub_ln817_reg_7427_pp0_iter6_reg;
wire   [10:0] sub_ln818_fu_3771_p2;
reg   [10:0] sub_ln818_reg_7432;
reg   [10:0] sub_ln818_reg_7432_pp0_iter5_reg;
reg   [10:0] sub_ln818_reg_7432_pp0_iter6_reg;
wire   [10:0] sub_ln819_fu_3788_p2;
reg   [10:0] sub_ln819_reg_7437;
reg   [10:0] sub_ln819_reg_7437_pp0_iter5_reg;
reg   [10:0] sub_ln819_reg_7437_pp0_iter6_reg;
wire   [10:0] sub_ln820_fu_3805_p2;
reg   [10:0] sub_ln820_reg_7442;
reg   [10:0] sub_ln820_reg_7442_pp0_iter5_reg;
reg   [10:0] sub_ln820_reg_7442_pp0_iter6_reg;
wire   [9:0] agdiff_4_fu_3843_p3;
reg   [9:0] agdiff_4_reg_7447;
wire   [9:0] agdiff_5_fu_3879_p3;
reg   [9:0] agdiff_5_reg_7454;
wire   [9:0] agdiff_6_fu_3915_p3;
reg   [9:0] agdiff_6_reg_7461;
wire   [9:0] agdiff_7_fu_3951_p3;
reg   [9:0] agdiff_7_reg_7468;
wire   [10:0] sub_ln817_2_fu_3970_p2;
reg   [10:0] sub_ln817_2_reg_7475;
reg   [10:0] sub_ln817_2_reg_7475_pp0_iter5_reg;
reg   [10:0] sub_ln817_2_reg_7475_pp0_iter6_reg;
wire   [10:0] sub_ln818_1_fu_3987_p2;
reg   [10:0] sub_ln818_1_reg_7480;
reg   [10:0] sub_ln818_1_reg_7480_pp0_iter5_reg;
reg   [10:0] sub_ln818_1_reg_7480_pp0_iter6_reg;
wire   [10:0] sub_ln819_1_fu_4004_p2;
reg   [10:0] sub_ln819_1_reg_7485;
reg   [10:0] sub_ln819_1_reg_7485_pp0_iter5_reg;
reg   [10:0] sub_ln819_1_reg_7485_pp0_iter6_reg;
wire   [10:0] sub_ln820_3_fu_4021_p2;
reg   [10:0] sub_ln820_3_reg_7490;
reg   [10:0] sub_ln820_3_reg_7490_pp0_iter5_reg;
reg   [10:0] sub_ln820_3_reg_7490_pp0_iter6_reg;
wire   [9:0] agdiff_8_fu_4059_p3;
reg   [9:0] agdiff_8_reg_7495;
wire   [9:0] agdiff_9_fu_4095_p3;
reg   [9:0] agdiff_9_reg_7502;
wire   [9:0] agdiff_10_fu_4126_p3;
reg   [9:0] agdiff_10_reg_7509;
wire   [9:0] agdiff_11_fu_4157_p3;
reg   [9:0] agdiff_11_reg_7516;
wire   [10:0] sub_ln817_4_fu_4176_p2;
reg   [10:0] sub_ln817_4_reg_7523;
reg   [10:0] sub_ln817_4_reg_7523_pp0_iter5_reg;
reg   [10:0] sub_ln817_4_reg_7523_pp0_iter6_reg;
wire   [10:0] sub_ln818_2_fu_4193_p2;
reg   [10:0] sub_ln818_2_reg_7528;
reg   [10:0] sub_ln818_2_reg_7528_pp0_iter5_reg;
reg   [10:0] sub_ln818_2_reg_7528_pp0_iter6_reg;
wire   [9:0] agdiff_12_fu_4231_p3;
reg   [9:0] agdiff_12_reg_7533;
wire   [9:0] agdiff_13_fu_4267_p3;
reg   [9:0] agdiff_13_reg_7540;
wire   [9:0] agdiff_14_fu_4298_p3;
reg   [9:0] agdiff_14_reg_7547;
wire   [9:0] agdiff_15_fu_4329_p3;
reg   [9:0] agdiff_15_reg_7554;
wire   [10:0] sub_ln817_6_fu_4348_p2;
reg   [10:0] sub_ln817_6_reg_7561;
reg   [10:0] sub_ln817_6_reg_7561_pp0_iter5_reg;
reg   [10:0] sub_ln817_6_reg_7561_pp0_iter6_reg;
wire   [10:0] sub_ln818_3_fu_4365_p2;
reg   [10:0] sub_ln818_3_reg_7566;
reg   [10:0] sub_ln818_3_reg_7566_pp0_iter5_reg;
reg   [10:0] sub_ln818_3_reg_7566_pp0_iter6_reg;
wire   [3:0] enable_4_fu_4439_p3;
reg   [3:0] enable_4_reg_7571;
wire   [0:0] icmp_ln799_fu_4447_p2;
reg   [0:0] icmp_ln799_reg_7577;
wire   [0:0] icmp_ln800_fu_4451_p2;
reg   [0:0] icmp_ln800_reg_7582;
wire   [3:0] enable_12_fu_4523_p3;
reg   [3:0] enable_12_reg_7587;
wire   [0:0] icmp_ln799_1_fu_4531_p2;
reg   [0:0] icmp_ln799_1_reg_7593;
wire   [0:0] icmp_ln800_1_fu_4535_p2;
reg   [0:0] icmp_ln800_1_reg_7598;
wire   [3:0] enable_20_fu_4607_p3;
reg   [3:0] enable_20_reg_7603;
wire   [0:0] icmp_ln799_2_fu_4615_p2;
reg   [0:0] icmp_ln799_2_reg_7609;
wire   [0:0] icmp_ln800_2_fu_4619_p2;
reg   [0:0] icmp_ln800_2_reg_7614;
wire   [3:0] enable_28_fu_4691_p3;
reg   [3:0] enable_28_reg_7619;
wire   [0:0] icmp_ln799_3_fu_4699_p2;
reg   [0:0] icmp_ln799_3_reg_7625;
wire   [0:0] icmp_ln800_3_fu_4703_p2;
reg   [0:0] icmp_ln800_3_reg_7630;
wire   [5:0] enable_7_fu_4736_p3;
reg   [5:0] enable_7_reg_7635;
wire   [5:0] enable_15_fu_4772_p3;
reg   [5:0] enable_15_reg_7639;
wire   [5:0] enable_23_fu_4808_p3;
reg   [5:0] enable_23_reg_7643;
wire   [5:0] enable_31_fu_4844_p3;
reg   [5:0] enable_31_reg_7647;
wire   [12:0] add_ln820_1_fu_4939_p2;
reg   [12:0] add_ln820_1_reg_7651;
wire   [12:0] add_ln820_3_fu_5033_p2;
reg   [12:0] add_ln820_3_reg_7658;
wire   [12:0] add_ln820_5_fu_5127_p2;
reg   [12:0] add_ln820_5_reg_7665;
wire   [12:0] add_ln820_7_fu_5221_p2;
reg   [12:0] add_ln820_7_reg_7672;
wire   [11:0] zext_ln763_fu_5227_p1;
wire   [11:0] zext_ln765_fu_5231_p1;
wire   [9:0] CH_fu_5235_p3;
reg   [9:0] CH_reg_7689;
wire   [11:0] CV_fu_5291_p2;
reg   [11:0] CV_reg_7694;
wire   [11:0] zext_ln763_1_fu_5297_p1;
wire   [11:0] zext_ln765_1_fu_5301_p1;
wire   [9:0] CH_1_fu_5305_p3;
reg   [9:0] CH_1_reg_7710;
wire   [11:0] CV_1_fu_5361_p2;
reg   [11:0] CV_1_reg_7715;
wire   [11:0] zext_ln763_2_fu_5367_p1;
wire   [11:0] zext_ln765_2_fu_5371_p1;
wire   [9:0] CH_2_fu_5375_p3;
reg   [9:0] CH_2_reg_7731;
wire   [11:0] CV_2_fu_5431_p2;
reg   [11:0] CV_2_reg_7736;
wire   [11:0] zext_ln763_3_fu_5437_p1;
wire   [11:0] zext_ln765_3_fu_5441_p1;
wire   [9:0] CH_3_fu_5445_p3;
reg   [9:0] CH_3_reg_7752;
wire   [11:0] CV_3_fu_5501_p2;
reg   [11:0] CV_3_reg_7757;
wire   [9:0] select_ln827_1_fu_5572_p3;
reg   [9:0] select_ln827_1_reg_7763;
wire   [9:0] select_ln829_1_fu_5628_p3;
reg   [9:0] select_ln829_1_reg_7768;
wire   [9:0] select_ln827_3_fu_5701_p3;
reg   [9:0] select_ln827_3_reg_7773;
wire   [9:0] select_ln829_3_fu_5757_p3;
reg   [9:0] select_ln829_3_reg_7778;
wire   [9:0] select_ln827_5_fu_5830_p3;
reg   [9:0] select_ln827_5_reg_7783;
wire   [9:0] select_ln829_5_fu_5886_p3;
reg   [9:0] select_ln829_5_reg_7788;
wire   [9:0] select_ln827_7_fu_5959_p3;
reg   [9:0] select_ln827_7_reg_7793;
wire   [9:0] select_ln829_7_fu_6015_p3;
reg   [9:0] select_ln829_7_reg_7798;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_77_reg_889;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_77_reg_889;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_77_reg_889;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_77_reg_889;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_76_reg_898;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_76_reg_898;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_76_reg_898;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_76_reg_898;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_75_reg_907;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_75_reg_907;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_75_reg_907;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_75_reg_907;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_74_reg_916;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_74_reg_916;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_74_reg_916;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_74_reg_916;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_73_reg_925;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_73_reg_925;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_73_reg_925;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_73_reg_925;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_72_reg_934;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_72_reg_934;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_72_reg_934;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_72_reg_934;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_71_reg_943;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_71_reg_943;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_71_reg_943;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_71_reg_943;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_70_reg_952;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_70_reg_952;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_70_reg_952;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_70_reg_952;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_69_reg_961;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_69_reg_961;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_69_reg_961;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_69_reg_961;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_68_reg_970;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_68_reg_970;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_68_reg_970;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_68_reg_970;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_67_reg_979;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_67_reg_979;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_67_reg_979;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_67_reg_979;
wire   [9:0] ap_phi_reg_pp0_iter0_pixBuf_66_reg_988;
reg   [9:0] ap_phi_reg_pp0_iter1_pixBuf_66_reg_988;
reg   [9:0] ap_phi_reg_pp0_iter2_pixBuf_66_reg_988;
reg   [9:0] ap_phi_reg_pp0_iter3_pixBuf_66_reg_988;
reg   [9:0] ap_phi_mux_pixWindow_125_phi_fu_1000_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_125_reg_997;
reg   [9:0] ap_phi_mux_pixWindow_124_phi_fu_1010_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_124_reg_1007;
reg   [9:0] ap_phi_mux_pixWindow_123_phi_fu_1020_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_123_reg_1017;
reg   [9:0] ap_phi_mux_pixWindow_122_phi_fu_1030_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_122_reg_1027;
reg   [9:0] ap_phi_mux_pixWindow_121_phi_fu_1040_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_121_reg_1037;
reg   [9:0] ap_phi_mux_pixWindow_120_phi_fu_1050_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_120_reg_1047;
reg   [9:0] ap_phi_mux_pixWindow_131_phi_fu_1060_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_131_reg_1057;
reg   [9:0] ap_phi_mux_pixWindow_130_phi_fu_1070_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_130_reg_1067;
reg   [9:0] ap_phi_mux_pixWindow_129_phi_fu_1080_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_129_reg_1077;
reg   [9:0] ap_phi_mux_pixWindow_116_phi_fu_1090_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_116_reg_1087;
reg   [9:0] ap_phi_mux_pixWindow_115_phi_fu_1099_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_115_reg_1096;
reg   [9:0] ap_phi_mux_pixWindow_114_phi_fu_1108_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_114_reg_1105;
reg   [9:0] ap_phi_mux_pixWindow_113_phi_fu_1117_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_113_reg_1114;
reg   [9:0] ap_phi_mux_pixWindow_112_phi_fu_1126_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_112_reg_1123;
reg   [9:0] ap_phi_mux_pixWindow_111_phi_fu_1135_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_111_reg_1132;
reg   [9:0] ap_phi_mux_pixWindow_110_phi_fu_1144_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_110_reg_1141;
reg   [9:0] ap_phi_mux_pixWindow_109_phi_fu_1153_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_109_reg_1150;
reg   [9:0] ap_phi_mux_pixWindow_108_phi_fu_1162_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_108_reg_1159;
reg   [9:0] ap_phi_mux_pixWindow_107_phi_fu_1171_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_107_reg_1168;
reg   [9:0] ap_phi_mux_pixWindow_106_phi_fu_1180_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_106_reg_1177;
reg   [9:0] ap_phi_mux_pixWindow_105_phi_fu_1189_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_105_reg_1186;
reg   [9:0] ap_phi_mux_pixWindow_104_phi_fu_1198_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_104_reg_1195;
reg   [9:0] ap_phi_mux_pixWindow_103_phi_fu_1207_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_103_reg_1204;
reg   [9:0] ap_phi_mux_pixWindow_102_phi_fu_1216_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_102_reg_1213;
reg   [9:0] ap_phi_mux_pixWindow_128_phi_fu_1225_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_128_reg_1222;
reg   [9:0] ap_phi_mux_pixWindow_127_phi_fu_1234_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_127_reg_1231;
reg   [9:0] ap_phi_mux_pixWindow_126_phi_fu_1243_p4;
wire   [9:0] ap_phi_reg_pp0_iter3_pixWindow_126_reg_1240;
reg   [9:0] ap_phi_mux_downright_7_phi_fu_1252_p4;
wire   [9:0] select_ln710_39_fu_3194_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_downright_7_reg_1249;
reg   [9:0] ap_phi_mux_downright_6_phi_fu_1261_p4;
wire   [9:0] select_ln710_40_fu_3202_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_downright_6_reg_1258;
reg   [9:0] ap_phi_mux_downright_phi_fu_1270_p4;
wire   [9:0] select_ln710_41_fu_3210_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_downright_reg_1267;
reg   [9:0] ap_phi_mux_upright_7_phi_fu_1279_p4;
wire   [9:0] select_ln710_24_fu_3092_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_upright_7_reg_1276;
reg   [9:0] ap_phi_mux_upright_6_phi_fu_1288_p4;
wire   [9:0] select_ln710_25_fu_3098_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_upright_6_reg_1285;
reg   [9:0] ap_phi_mux_upright_phi_fu_1297_p4;
wire   [9:0] select_ln710_26_fu_3104_p3;
wire   [9:0] ap_phi_reg_pp0_iter3_upright_reg_1294;
wire   [9:0] ap_phi_reg_pp0_iter0_downright_16_reg_1303;
reg   [9:0] ap_phi_reg_pp0_iter1_downright_16_reg_1303;
reg   [9:0] ap_phi_reg_pp0_iter2_downright_16_reg_1303;
reg   [9:0] ap_phi_reg_pp0_iter3_downright_16_reg_1303;
reg   [9:0] ap_phi_reg_pp0_iter4_downright_16_reg_1303;
wire   [9:0] ap_phi_reg_pp0_iter0_downright_15_reg_1312;
reg   [9:0] ap_phi_reg_pp0_iter1_downright_15_reg_1312;
reg   [9:0] ap_phi_reg_pp0_iter2_downright_15_reg_1312;
reg   [9:0] ap_phi_reg_pp0_iter3_downright_15_reg_1312;
reg   [9:0] ap_phi_reg_pp0_iter4_downright_15_reg_1312;
wire   [9:0] ap_phi_reg_pp0_iter0_downright_14_reg_1321;
reg   [9:0] ap_phi_reg_pp0_iter1_downright_14_reg_1321;
reg   [9:0] ap_phi_reg_pp0_iter2_downright_14_reg_1321;
reg   [9:0] ap_phi_reg_pp0_iter3_downright_14_reg_1321;
reg   [9:0] ap_phi_reg_pp0_iter4_downright_14_reg_1321;
wire   [9:0] ap_phi_reg_pp0_iter0_downright_13_reg_1330;
reg   [9:0] ap_phi_reg_pp0_iter1_downright_13_reg_1330;
reg   [9:0] ap_phi_reg_pp0_iter2_downright_13_reg_1330;
reg   [9:0] ap_phi_reg_pp0_iter3_downright_13_reg_1330;
reg   [9:0] ap_phi_reg_pp0_iter4_downright_13_reg_1330;
wire   [9:0] ap_phi_reg_pp0_iter0_downright_12_reg_1339;
reg   [9:0] ap_phi_reg_pp0_iter1_downright_12_reg_1339;
reg   [9:0] ap_phi_reg_pp0_iter2_downright_12_reg_1339;
reg   [9:0] ap_phi_reg_pp0_iter3_downright_12_reg_1339;
reg   [9:0] ap_phi_reg_pp0_iter4_downright_12_reg_1339;
wire   [9:0] ap_phi_reg_pp0_iter0_downright_11_reg_1348;
reg   [9:0] ap_phi_reg_pp0_iter1_downright_11_reg_1348;
reg   [9:0] ap_phi_reg_pp0_iter2_downright_11_reg_1348;
reg   [9:0] ap_phi_reg_pp0_iter3_downright_11_reg_1348;
reg   [9:0] ap_phi_reg_pp0_iter4_downright_11_reg_1348;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_5_reg_1357;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_5_reg_1357;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_5_reg_1357;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_5_reg_1357;
reg   [9:0] ap_phi_reg_pp0_iter4_downleft_5_reg_1357;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_4_reg_1366;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_4_reg_1366;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_4_reg_1366;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_4_reg_1366;
reg   [9:0] ap_phi_reg_pp0_iter4_downleft_4_reg_1366;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_3_reg_1375;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_3_reg_1375;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_3_reg_1375;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_3_reg_1375;
reg   [9:0] ap_phi_reg_pp0_iter4_downleft_3_reg_1375;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_2_reg_1384;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_2_reg_1384;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_2_reg_1384;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_2_reg_1384;
reg   [9:0] ap_phi_reg_pp0_iter4_downleft_2_reg_1384;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_1_reg_1393;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_1_reg_1393;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_1_reg_1393;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_1_reg_1393;
reg   [9:0] ap_phi_reg_pp0_iter4_downleft_1_reg_1393;
wire   [9:0] ap_phi_reg_pp0_iter0_downleft_reg_1402;
reg   [9:0] ap_phi_reg_pp0_iter1_downleft_reg_1402;
reg   [9:0] ap_phi_reg_pp0_iter2_downleft_reg_1402;
reg   [9:0] ap_phi_reg_pp0_iter3_downleft_reg_1402;
reg   [9:0] ap_phi_reg_pp0_iter4_downleft_reg_1402;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_13_reg_1411;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_13_reg_1411;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_13_reg_1411;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_13_reg_1411;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_13_reg_1411;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_12_reg_1421;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_12_reg_1421;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_12_reg_1421;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_12_reg_1421;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_12_reg_1421;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_11_reg_1431;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_11_reg_1431;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_11_reg_1431;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_11_reg_1431;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_11_reg_1431;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_16_reg_1441;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_16_reg_1441;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_16_reg_1441;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_16_reg_1441;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_16_reg_1441;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_15_reg_1451;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_15_reg_1451;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_15_reg_1451;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_15_reg_1451;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_15_reg_1451;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_14_reg_1461;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_14_reg_1461;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_14_reg_1461;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_14_reg_1461;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_14_reg_1461;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_19_reg_1471;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_19_reg_1471;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_19_reg_1471;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_19_reg_1471;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_19_reg_1471;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_18_reg_1481;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_18_reg_1481;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_18_reg_1481;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_18_reg_1481;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_18_reg_1481;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_17_reg_1491;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_17_reg_1491;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_17_reg_1491;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_17_reg_1491;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_17_reg_1491;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_10_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_10_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_10_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_10_reg_1501;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_10_reg_1501;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_9_reg_1511;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_9_reg_1511;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_9_reg_1511;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_9_reg_1511;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_9_reg_1511;
wire   [9:0] ap_phi_reg_pp0_iter0_pix_reg_1521;
reg   [9:0] ap_phi_reg_pp0_iter1_pix_reg_1521;
reg   [9:0] ap_phi_reg_pp0_iter2_pix_reg_1521;
reg   [9:0] ap_phi_reg_pp0_iter3_pix_reg_1521;
reg   [9:0] ap_phi_reg_pp0_iter4_pix_reg_1521;
wire   [9:0] ap_phi_reg_pp0_iter0_upright_16_reg_1531;
reg   [9:0] ap_phi_reg_pp0_iter1_upright_16_reg_1531;
reg   [9:0] ap_phi_reg_pp0_iter2_upright_16_reg_1531;
reg   [9:0] ap_phi_reg_pp0_iter3_upright_16_reg_1531;
reg   [9:0] ap_phi_reg_pp0_iter4_upright_16_reg_1531;
wire   [9:0] ap_phi_reg_pp0_iter0_upright_15_reg_1540;
reg   [9:0] ap_phi_reg_pp0_iter1_upright_15_reg_1540;
reg   [9:0] ap_phi_reg_pp0_iter2_upright_15_reg_1540;
reg   [9:0] ap_phi_reg_pp0_iter3_upright_15_reg_1540;
reg   [9:0] ap_phi_reg_pp0_iter4_upright_15_reg_1540;
wire   [9:0] ap_phi_reg_pp0_iter0_upright_14_reg_1549;
reg   [9:0] ap_phi_reg_pp0_iter1_upright_14_reg_1549;
reg   [9:0] ap_phi_reg_pp0_iter2_upright_14_reg_1549;
reg   [9:0] ap_phi_reg_pp0_iter3_upright_14_reg_1549;
reg   [9:0] ap_phi_reg_pp0_iter4_upright_14_reg_1549;
wire   [9:0] ap_phi_reg_pp0_iter0_upright_13_reg_1558;
reg   [9:0] ap_phi_reg_pp0_iter1_upright_13_reg_1558;
reg   [9:0] ap_phi_reg_pp0_iter2_upright_13_reg_1558;
reg   [9:0] ap_phi_reg_pp0_iter3_upright_13_reg_1558;
reg   [9:0] ap_phi_reg_pp0_iter4_upright_13_reg_1558;
wire   [9:0] ap_phi_reg_pp0_iter0_upright_12_reg_1567;
reg   [9:0] ap_phi_reg_pp0_iter1_upright_12_reg_1567;
reg   [9:0] ap_phi_reg_pp0_iter2_upright_12_reg_1567;
reg   [9:0] ap_phi_reg_pp0_iter3_upright_12_reg_1567;
reg   [9:0] ap_phi_reg_pp0_iter4_upright_12_reg_1567;
wire   [9:0] ap_phi_reg_pp0_iter0_upright_11_reg_1576;
reg   [9:0] ap_phi_reg_pp0_iter1_upright_11_reg_1576;
reg   [9:0] ap_phi_reg_pp0_iter2_upright_11_reg_1576;
reg   [9:0] ap_phi_reg_pp0_iter3_upright_11_reg_1576;
reg   [9:0] ap_phi_reg_pp0_iter4_upright_11_reg_1576;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_5_reg_1585;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_5_reg_1585;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_5_reg_1585;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_5_reg_1585;
reg   [9:0] ap_phi_reg_pp0_iter4_upleft_5_reg_1585;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_4_reg_1594;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_4_reg_1594;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_4_reg_1594;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_4_reg_1594;
reg   [9:0] ap_phi_reg_pp0_iter4_upleft_4_reg_1594;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_3_reg_1603;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_3_reg_1603;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_3_reg_1603;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_3_reg_1603;
reg   [9:0] ap_phi_reg_pp0_iter4_upleft_3_reg_1603;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_2_reg_1612;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_2_reg_1612;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_2_reg_1612;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_2_reg_1612;
reg   [9:0] ap_phi_reg_pp0_iter4_upleft_2_reg_1612;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_1_reg_1621;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_1_reg_1621;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_1_reg_1621;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_1_reg_1621;
reg   [9:0] ap_phi_reg_pp0_iter4_upleft_1_reg_1621;
wire   [9:0] ap_phi_reg_pp0_iter0_upleft_reg_1630;
reg   [9:0] ap_phi_reg_pp0_iter1_upleft_reg_1630;
reg   [9:0] ap_phi_reg_pp0_iter2_upleft_reg_1630;
reg   [9:0] ap_phi_reg_pp0_iter3_upleft_reg_1630;
reg   [9:0] ap_phi_reg_pp0_iter4_upleft_reg_1630;
reg   [0:0] ap_phi_mux_en_rgd_3_phi_fu_1643_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_3_reg_1639;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_3_reg_1639;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_3_reg_1639;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_3_reg_1639;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_3_reg_1639;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_3_reg_1639;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_3_reg_1639;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_3_reg_1639;
reg   [0:0] ap_phi_mux_en_rgd_2_phi_fu_1670_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_2_reg_1666;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_2_reg_1666;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_2_reg_1666;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_2_reg_1666;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_2_reg_1666;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_2_reg_1666;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_2_reg_1666;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_2_reg_1666;
reg   [0:0] ap_phi_mux_en_rgd_1_phi_fu_1697_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_1_reg_1693;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_1_reg_1693;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_1_reg_1693;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_1_reg_1693;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_1_reg_1693;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_1_reg_1693;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_1_reg_1693;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_1_reg_1693;
reg   [0:0] ap_phi_mux_en_rgd_phi_fu_1724_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_reg_1720;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_reg_1720;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_reg_1720;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_reg_1720;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_reg_1720;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_reg_1720;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_reg_1720;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_reg_1720;
reg   [0:0] ap_phi_mux_en_rgd_7_phi_fu_1751_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_7_reg_1747;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_7_reg_1747;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_7_reg_1747;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_7_reg_1747;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_7_reg_1747;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_7_reg_1747;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_7_reg_1747;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_7_reg_1747;
reg   [0:0] ap_phi_mux_en_rgd_6_phi_fu_1778_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_6_reg_1774;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_6_reg_1774;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_6_reg_1774;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_6_reg_1774;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_6_reg_1774;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_6_reg_1774;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_6_reg_1774;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_6_reg_1774;
reg   [0:0] ap_phi_mux_en_rgd_5_phi_fu_1805_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_5_reg_1801;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_5_reg_1801;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_5_reg_1801;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_5_reg_1801;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_5_reg_1801;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_5_reg_1801;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_5_reg_1801;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_5_reg_1801;
reg   [0:0] ap_phi_mux_en_rgd_4_phi_fu_1832_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_4_reg_1828;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_4_reg_1828;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_4_reg_1828;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_4_reg_1828;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_4_reg_1828;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_4_reg_1828;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_4_reg_1828;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_4_reg_1828;
reg   [0:0] ap_phi_mux_en_rgd_11_phi_fu_1859_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_11_reg_1855;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_11_reg_1855;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_11_reg_1855;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_11_reg_1855;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_11_reg_1855;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_11_reg_1855;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_11_reg_1855;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_11_reg_1855;
reg   [0:0] ap_phi_mux_en_rgd_10_phi_fu_1886_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_10_reg_1882;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_10_reg_1882;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_10_reg_1882;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_10_reg_1882;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_10_reg_1882;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_10_reg_1882;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_10_reg_1882;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_10_reg_1882;
reg   [0:0] ap_phi_mux_en_rgd_9_phi_fu_1913_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_9_reg_1909;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_9_reg_1909;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_9_reg_1909;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_9_reg_1909;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_9_reg_1909;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_9_reg_1909;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_9_reg_1909;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_9_reg_1909;
reg   [0:0] ap_phi_mux_en_rgd_8_phi_fu_1940_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_8_reg_1936;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_8_reg_1936;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_8_reg_1936;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_8_reg_1936;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_8_reg_1936;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_8_reg_1936;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_8_reg_1936;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_8_reg_1936;
reg   [0:0] ap_phi_mux_en_rgd_15_phi_fu_1967_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_15_reg_1963;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_15_reg_1963;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_15_reg_1963;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_15_reg_1963;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_15_reg_1963;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_15_reg_1963;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_15_reg_1963;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_15_reg_1963;
reg   [0:0] ap_phi_mux_en_rgd_14_phi_fu_1994_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_14_reg_1990;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_14_reg_1990;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_14_reg_1990;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_14_reg_1990;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_14_reg_1990;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_14_reg_1990;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_14_reg_1990;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_14_reg_1990;
reg   [0:0] ap_phi_mux_en_rgd_13_phi_fu_2021_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_13_reg_2017;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_13_reg_2017;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_13_reg_2017;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_13_reg_2017;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_13_reg_2017;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_13_reg_2017;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_13_reg_2017;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_13_reg_2017;
reg   [0:0] ap_phi_mux_en_rgd_12_phi_fu_2048_p14;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_12_reg_2044;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_12_reg_2044;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_12_reg_2044;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_12_reg_2044;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_12_reg_2044;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_12_reg_2044;
reg   [0:0] ap_phi_reg_pp0_iter6_en_rgd_12_reg_2044;
reg   [0:0] ap_phi_reg_pp0_iter7_en_rgd_12_reg_2044;
reg   [11:0] ap_phi_mux_r_1_phi_fu_2074_p4;
wire   [11:0] r_fu_5510_p3;
reg   [11:0] ap_phi_reg_pp0_iter9_r_1_reg_2071;
wire   [11:0] ap_phi_reg_pp0_iter0_r_1_reg_2071;
reg   [11:0] ap_phi_reg_pp0_iter1_r_1_reg_2071;
reg   [11:0] ap_phi_reg_pp0_iter2_r_1_reg_2071;
reg   [11:0] ap_phi_reg_pp0_iter3_r_1_reg_2071;
reg   [11:0] ap_phi_reg_pp0_iter4_r_1_reg_2071;
reg   [11:0] ap_phi_reg_pp0_iter5_r_1_reg_2071;
reg   [11:0] ap_phi_reg_pp0_iter6_r_1_reg_2071;
reg   [11:0] ap_phi_reg_pp0_iter7_r_1_reg_2071;
reg   [11:0] ap_phi_reg_pp0_iter8_r_1_reg_2071;
reg   [11:0] ap_phi_mux_b_1_phi_fu_2083_p4;
wire   [11:0] b_fu_5517_p3;
reg   [11:0] ap_phi_reg_pp0_iter9_b_1_reg_2080;
wire   [11:0] ap_phi_reg_pp0_iter0_b_1_reg_2080;
reg   [11:0] ap_phi_reg_pp0_iter1_b_1_reg_2080;
reg   [11:0] ap_phi_reg_pp0_iter2_b_1_reg_2080;
reg   [11:0] ap_phi_reg_pp0_iter3_b_1_reg_2080;
reg   [11:0] ap_phi_reg_pp0_iter4_b_1_reg_2080;
reg   [11:0] ap_phi_reg_pp0_iter5_b_1_reg_2080;
reg   [11:0] ap_phi_reg_pp0_iter6_b_1_reg_2080;
reg   [11:0] ap_phi_reg_pp0_iter7_b_1_reg_2080;
reg   [11:0] ap_phi_reg_pp0_iter8_b_1_reg_2080;
reg   [11:0] ap_phi_mux_r_4_phi_fu_2092_p4;
wire   [11:0] r_3_fu_5639_p3;
reg   [11:0] ap_phi_reg_pp0_iter9_r_4_reg_2089;
wire   [11:0] ap_phi_reg_pp0_iter0_r_4_reg_2089;
reg   [11:0] ap_phi_reg_pp0_iter1_r_4_reg_2089;
reg   [11:0] ap_phi_reg_pp0_iter2_r_4_reg_2089;
reg   [11:0] ap_phi_reg_pp0_iter3_r_4_reg_2089;
reg   [11:0] ap_phi_reg_pp0_iter4_r_4_reg_2089;
reg   [11:0] ap_phi_reg_pp0_iter5_r_4_reg_2089;
reg   [11:0] ap_phi_reg_pp0_iter6_r_4_reg_2089;
reg   [11:0] ap_phi_reg_pp0_iter7_r_4_reg_2089;
reg   [11:0] ap_phi_reg_pp0_iter8_r_4_reg_2089;
reg   [11:0] ap_phi_mux_b_4_phi_fu_2101_p4;
wire   [11:0] b_3_fu_5646_p3;
reg   [11:0] ap_phi_reg_pp0_iter9_b_4_reg_2098;
wire   [11:0] ap_phi_reg_pp0_iter0_b_4_reg_2098;
reg   [11:0] ap_phi_reg_pp0_iter1_b_4_reg_2098;
reg   [11:0] ap_phi_reg_pp0_iter2_b_4_reg_2098;
reg   [11:0] ap_phi_reg_pp0_iter3_b_4_reg_2098;
reg   [11:0] ap_phi_reg_pp0_iter4_b_4_reg_2098;
reg   [11:0] ap_phi_reg_pp0_iter5_b_4_reg_2098;
reg   [11:0] ap_phi_reg_pp0_iter6_b_4_reg_2098;
reg   [11:0] ap_phi_reg_pp0_iter7_b_4_reg_2098;
reg   [11:0] ap_phi_reg_pp0_iter8_b_4_reg_2098;
reg   [11:0] ap_phi_mux_r_7_phi_fu_2110_p4;
wire   [11:0] r_6_fu_5768_p3;
reg   [11:0] ap_phi_reg_pp0_iter9_r_7_reg_2107;
wire   [11:0] ap_phi_reg_pp0_iter0_r_7_reg_2107;
reg   [11:0] ap_phi_reg_pp0_iter1_r_7_reg_2107;
reg   [11:0] ap_phi_reg_pp0_iter2_r_7_reg_2107;
reg   [11:0] ap_phi_reg_pp0_iter3_r_7_reg_2107;
reg   [11:0] ap_phi_reg_pp0_iter4_r_7_reg_2107;
reg   [11:0] ap_phi_reg_pp0_iter5_r_7_reg_2107;
reg   [11:0] ap_phi_reg_pp0_iter6_r_7_reg_2107;
reg   [11:0] ap_phi_reg_pp0_iter7_r_7_reg_2107;
reg   [11:0] ap_phi_reg_pp0_iter8_r_7_reg_2107;
reg   [11:0] ap_phi_mux_b_7_phi_fu_2119_p4;
wire   [11:0] b_6_fu_5775_p3;
reg   [11:0] ap_phi_reg_pp0_iter9_b_7_reg_2116;
wire   [11:0] ap_phi_reg_pp0_iter0_b_7_reg_2116;
reg   [11:0] ap_phi_reg_pp0_iter1_b_7_reg_2116;
reg   [11:0] ap_phi_reg_pp0_iter2_b_7_reg_2116;
reg   [11:0] ap_phi_reg_pp0_iter3_b_7_reg_2116;
reg   [11:0] ap_phi_reg_pp0_iter4_b_7_reg_2116;
reg   [11:0] ap_phi_reg_pp0_iter5_b_7_reg_2116;
reg   [11:0] ap_phi_reg_pp0_iter6_b_7_reg_2116;
reg   [11:0] ap_phi_reg_pp0_iter7_b_7_reg_2116;
reg   [11:0] ap_phi_reg_pp0_iter8_b_7_reg_2116;
reg   [11:0] ap_phi_mux_r_10_phi_fu_2128_p4;
wire   [11:0] r_9_fu_5897_p3;
reg   [11:0] ap_phi_reg_pp0_iter9_r_10_reg_2125;
wire   [11:0] ap_phi_reg_pp0_iter0_r_10_reg_2125;
reg   [11:0] ap_phi_reg_pp0_iter1_r_10_reg_2125;
reg   [11:0] ap_phi_reg_pp0_iter2_r_10_reg_2125;
reg   [11:0] ap_phi_reg_pp0_iter3_r_10_reg_2125;
reg   [11:0] ap_phi_reg_pp0_iter4_r_10_reg_2125;
reg   [11:0] ap_phi_reg_pp0_iter5_r_10_reg_2125;
reg   [11:0] ap_phi_reg_pp0_iter6_r_10_reg_2125;
reg   [11:0] ap_phi_reg_pp0_iter7_r_10_reg_2125;
reg   [11:0] ap_phi_reg_pp0_iter8_r_10_reg_2125;
reg   [11:0] ap_phi_mux_b_10_phi_fu_2137_p4;
wire   [11:0] b_9_fu_5904_p3;
reg   [11:0] ap_phi_reg_pp0_iter9_b_10_reg_2134;
wire   [11:0] ap_phi_reg_pp0_iter0_b_10_reg_2134;
reg   [11:0] ap_phi_reg_pp0_iter1_b_10_reg_2134;
reg   [11:0] ap_phi_reg_pp0_iter2_b_10_reg_2134;
reg   [11:0] ap_phi_reg_pp0_iter3_b_10_reg_2134;
reg   [11:0] ap_phi_reg_pp0_iter4_b_10_reg_2134;
reg   [11:0] ap_phi_reg_pp0_iter5_b_10_reg_2134;
reg   [11:0] ap_phi_reg_pp0_iter6_b_10_reg_2134;
reg   [11:0] ap_phi_reg_pp0_iter7_b_10_reg_2134;
reg   [11:0] ap_phi_reg_pp0_iter8_b_10_reg_2134;
wire   [63:0] zext_ln641_fu_2439_p1;
reg   [9:0] x_fu_372;
wire   [9:0] x_5_fu_2423_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_x_4;
reg   [7:0] z_fu_376;
reg   [7:0] ap_sig_allocacmp_z_1;
reg   [9:0] pixBuf_fu_380;
reg   [9:0] pixBuf_1_fu_384;
reg   [9:0] pixBuf_2_fu_388;
reg   [9:0] pixBuf_3_fu_392;
reg   [9:0] pixBuf_4_fu_396;
reg   [9:0] pixBuf_5_fu_400;
reg   [9:0] pixBuf_6_fu_404;
reg   [9:0] pixBuf_7_fu_408;
reg   [9:0] pixBuf_8_fu_412;
reg   [9:0] p_0_0_0_0_0929_21629_i_fu_416;
reg   [9:0] p_0_1_0_0_0930_21632_i_fu_420;
reg   [9:0] p_0_2_0_0_0931_21635_i_fu_424;
reg   [9:0] p_0_0_0_0_0923_21695_i_fu_428;
reg   [9:0] p_0_1_0_0_0924_21698_i_fu_432;
reg   [9:0] p_0_2_0_0_0925_21701_i_fu_436;
reg   [9:0] pixWindow_fu_440;
reg   [9:0] pixWindow_1_fu_444;
reg   [9:0] pixWindow_2_fu_448;
reg   [9:0] pixWindow_3_fu_452;
reg   [9:0] pixWindow_4_fu_456;
reg   [9:0] pixWindow_5_fu_460;
reg   [9:0] pixWindow_6_fu_464;
reg   [9:0] pixWindow_7_fu_468;
reg   [9:0] pixWindow_8_fu_472;
reg   [9:0] pixWindow_9_fu_476;
reg   [9:0] pixWindow_10_fu_480;
reg   [9:0] pixWindow_11_fu_484;
reg   [9:0] pixWindow_12_fu_488;
reg   [9:0] pixWindow_13_fu_492;
reg   [9:0] pixWindow_14_fu_496;
reg   [9:0] pixWindow_15_fu_500;
reg   [9:0] pixWindow_16_fu_504;
reg   [9:0] pixWindow_17_fu_508;
reg   [9:0] pixWindow_18_fu_512;
reg   [9:0] pixWindow_19_fu_516;
reg   [9:0] pixWindow_20_fu_520;
reg   [9:0] pixWindow_21_fu_524;
reg   [9:0] pixWindow_22_fu_528;
reg   [9:0] pixWindow_23_fu_532;
reg   [9:0] pixWindow_24_fu_536;
reg   [9:0] pixWindow_25_fu_540;
reg   [9:0] pixWindow_26_fu_544;
wire    ap_block_pp0_stage0_01001;
wire   [10:0] zext_ln633_fu_2381_p1;
wire   [10:0] out_x_fu_2385_p2;
wire   [0:0] tmp_37_fu_2403_p3;
wire   [0:0] xor_ln833_fu_2411_p2;
wire   [9:0] PixBufVal_11_fu_3218_p3;
wire   [9:0] PixBufVal_10_fu_3224_p3;
wire   [9:0] PixBufVal_9_fu_3230_p3;
wire   [9:0] PixBufVal_8_fu_3236_p3;
wire   [9:0] PixBufVal_7_fu_3242_p3;
wire   [9:0] PixBufVal_6_fu_3248_p3;
wire   [9:0] PixBufVal_5_fu_3254_p3;
wire   [9:0] PixBufVal_4_fu_3260_p3;
wire   [9:0] PixBufVal_3_fu_3266_p3;
wire   [9:0] PixBufVal_2_fu_3272_p3;
wire   [9:0] PixBufVal_1_fu_3278_p3;
wire   [9:0] PixBufVal_fu_3284_p3;
wire   [9:0] select_ln819_4_fu_3354_p3;
wire   [10:0] zext_ln819_2_fu_3361_p1;
wire   [9:0] select_ln820_6_fu_3371_p3;
wire   [10:0] zext_ln820_2_fu_3378_p1;
wire   [9:0] select_ln819_6_fu_3396_p3;
wire   [10:0] zext_ln819_3_fu_3403_p1;
wire   [9:0] select_ln820_9_fu_3413_p3;
wire   [10:0] zext_ln820_3_fu_3420_p1;
wire   [10:0] zext_ln790_fu_3595_p1;
wire   [10:0] zext_ln790_1_fu_3599_p1;
wire   [10:0] sub_ln790_fu_3603_p2;
wire   [9:0] trunc_ln61_fu_3609_p1;
wire   [0:0] tmp_1_fu_3619_p3;
wire   [9:0] sub_ln61_fu_3613_p2;
wire   [10:0] zext_ln791_fu_3635_p1;
wire   [10:0] sub_ln791_fu_3639_p2;
wire   [9:0] trunc_ln61_1_fu_3645_p1;
wire   [0:0] tmp_2_fu_3655_p3;
wire   [9:0] sub_ln61_1_fu_3649_p2;
wire   [10:0] zext_ln792_fu_3671_p1;
wire   [10:0] sub_ln792_fu_3675_p2;
wire   [9:0] trunc_ln61_2_fu_3681_p1;
wire   [0:0] tmp_3_fu_3691_p3;
wire   [9:0] sub_ln61_2_fu_3685_p2;
wire   [10:0] zext_ln793_fu_3707_p1;
wire   [10:0] sub_ln793_fu_3711_p2;
wire   [9:0] trunc_ln61_3_fu_3717_p1;
wire   [0:0] tmp_4_fu_3727_p3;
wire   [9:0] sub_ln61_3_fu_3721_p2;
wire   [9:0] select_ln817_fu_3743_p3;
wire   [10:0] zext_ln817_fu_3750_p1;
wire   [9:0] select_ln818_fu_3760_p3;
wire   [10:0] zext_ln818_fu_3767_p1;
wire   [9:0] select_ln819_fu_3777_p3;
wire   [10:0] zext_ln819_fu_3784_p1;
wire   [9:0] select_ln820_fu_3794_p3;
wire   [10:0] zext_ln820_fu_3801_p1;
wire   [10:0] zext_ln790_2_fu_3811_p1;
wire   [10:0] zext_ln790_3_fu_3815_p1;
wire   [10:0] sub_ln790_1_fu_3819_p2;
wire   [9:0] trunc_ln61_4_fu_3825_p1;
wire   [0:0] tmp_10_fu_3835_p3;
wire   [9:0] sub_ln61_4_fu_3829_p2;
wire   [10:0] zext_ln791_1_fu_3851_p1;
wire   [10:0] sub_ln791_1_fu_3855_p2;
wire   [9:0] trunc_ln61_5_fu_3861_p1;
wire   [0:0] tmp_11_fu_3871_p3;
wire   [9:0] sub_ln61_5_fu_3865_p2;
wire   [10:0] zext_ln792_1_fu_3887_p1;
wire   [10:0] sub_ln792_1_fu_3891_p2;
wire   [9:0] trunc_ln61_6_fu_3897_p1;
wire   [0:0] tmp_12_fu_3907_p3;
wire   [9:0] sub_ln61_6_fu_3901_p2;
wire   [10:0] zext_ln793_1_fu_3923_p1;
wire   [10:0] sub_ln793_1_fu_3927_p2;
wire   [9:0] trunc_ln61_7_fu_3933_p1;
wire   [0:0] tmp_13_fu_3943_p3;
wire   [9:0] sub_ln61_7_fu_3937_p2;
wire   [9:0] select_ln817_2_fu_3959_p3;
wire   [10:0] zext_ln817_2_fu_3966_p1;
wire   [9:0] select_ln818_2_fu_3976_p3;
wire   [10:0] zext_ln818_1_fu_3983_p1;
wire   [9:0] select_ln819_2_fu_3993_p3;
wire   [10:0] zext_ln819_1_fu_4000_p1;
wire   [9:0] select_ln820_3_fu_4010_p3;
wire   [10:0] zext_ln820_1_fu_4017_p1;
wire   [10:0] zext_ln790_4_fu_4027_p1;
wire   [10:0] zext_ln790_5_fu_4031_p1;
wire   [10:0] sub_ln790_2_fu_4035_p2;
wire   [9:0] trunc_ln61_8_fu_4041_p1;
wire   [0:0] tmp_19_fu_4051_p3;
wire   [9:0] sub_ln61_8_fu_4045_p2;
wire   [10:0] zext_ln791_2_fu_4067_p1;
wire   [10:0] sub_ln791_2_fu_4071_p2;
wire   [9:0] trunc_ln61_9_fu_4077_p1;
wire   [0:0] tmp_20_fu_4087_p3;
wire   [9:0] sub_ln61_9_fu_4081_p2;
wire   [10:0] sub_ln792_2_fu_4103_p2;
wire   [9:0] trunc_ln61_10_fu_4108_p1;
wire   [0:0] tmp_21_fu_4118_p3;
wire   [9:0] sub_ln61_10_fu_4112_p2;
wire   [10:0] sub_ln793_2_fu_4134_p2;
wire   [9:0] trunc_ln61_11_fu_4139_p1;
wire   [0:0] tmp_22_fu_4149_p3;
wire   [9:0] sub_ln61_11_fu_4143_p2;
wire   [9:0] select_ln817_4_fu_4165_p3;
wire   [10:0] zext_ln817_4_fu_4172_p1;
wire   [9:0] select_ln818_4_fu_4182_p3;
wire   [10:0] zext_ln818_2_fu_4189_p1;
wire   [10:0] zext_ln790_6_fu_4199_p1;
wire   [10:0] zext_ln790_7_fu_4203_p1;
wire   [10:0] sub_ln790_3_fu_4207_p2;
wire   [9:0] trunc_ln61_12_fu_4213_p1;
wire   [0:0] tmp_28_fu_4223_p3;
wire   [9:0] sub_ln61_12_fu_4217_p2;
wire   [10:0] zext_ln791_3_fu_4239_p1;
wire   [10:0] sub_ln791_3_fu_4243_p2;
wire   [9:0] trunc_ln61_13_fu_4249_p1;
wire   [0:0] tmp_29_fu_4259_p3;
wire   [9:0] sub_ln61_13_fu_4253_p2;
wire   [10:0] sub_ln792_3_fu_4275_p2;
wire   [9:0] trunc_ln61_14_fu_4280_p1;
wire   [0:0] tmp_30_fu_4290_p3;
wire   [9:0] sub_ln61_14_fu_4284_p2;
wire   [10:0] sub_ln793_3_fu_4306_p2;
wire   [9:0] trunc_ln61_15_fu_4311_p1;
wire   [0:0] tmp_31_fu_4321_p3;
wire   [9:0] sub_ln61_15_fu_4315_p2;
wire   [9:0] select_ln817_6_fu_4337_p3;
wire   [10:0] zext_ln817_6_fu_4344_p1;
wire   [9:0] select_ln818_6_fu_4354_p3;
wire   [10:0] zext_ln818_3_fu_4361_p1;
wire   [0:0] enable_fu_4371_p2;
wire   [0:0] icmp_ln796_fu_4379_p2;
wire   [1:0] or_ln_i_fu_4383_p3;
wire   [1:0] zext_ln769_fu_4375_p1;
wire   [1:0] enable_1_fu_4391_p3;
wire   [0:0] icmp_ln797_fu_4403_p2;
wire   [2:0] enable_2_fu_4407_p3;
wire   [2:0] zext_ln769_1_fu_4399_p1;
wire   [2:0] enable_3_fu_4415_p3;
wire   [0:0] icmp_ln798_fu_4427_p2;
wire   [3:0] or_ln1_i_fu_4431_p3;
wire   [3:0] zext_ln769_2_fu_4423_p1;
wire   [0:0] enable_8_fu_4455_p2;
wire   [0:0] icmp_ln796_1_fu_4463_p2;
wire   [1:0] or_ln796_1_i_fu_4467_p3;
wire   [1:0] zext_ln769_5_fu_4459_p1;
wire   [1:0] enable_9_fu_4475_p3;
wire   [0:0] icmp_ln797_1_fu_4487_p2;
wire   [2:0] enable_10_fu_4491_p3;
wire   [2:0] zext_ln769_6_fu_4483_p1;
wire   [2:0] enable_11_fu_4499_p3;
wire   [0:0] icmp_ln798_1_fu_4511_p2;
wire   [3:0] or_ln798_1_i_fu_4515_p3;
wire   [3:0] zext_ln769_7_fu_4507_p1;
wire   [0:0] enable_16_fu_4539_p2;
wire   [0:0] icmp_ln796_2_fu_4547_p2;
wire   [1:0] or_ln796_2_i_fu_4551_p3;
wire   [1:0] zext_ln769_10_fu_4543_p1;
wire   [1:0] enable_17_fu_4559_p3;
wire   [0:0] icmp_ln797_2_fu_4571_p2;
wire   [2:0] enable_18_fu_4575_p3;
wire   [2:0] zext_ln769_11_fu_4567_p1;
wire   [2:0] enable_19_fu_4583_p3;
wire   [0:0] icmp_ln798_2_fu_4595_p2;
wire   [3:0] or_ln798_2_i_fu_4599_p3;
wire   [3:0] zext_ln769_12_fu_4591_p1;
wire   [0:0] enable_24_fu_4623_p2;
wire   [0:0] icmp_ln796_3_fu_4631_p2;
wire   [1:0] or_ln796_3_i_fu_4635_p3;
wire   [1:0] zext_ln769_15_fu_4627_p1;
wire   [1:0] enable_25_fu_4643_p3;
wire   [0:0] icmp_ln797_3_fu_4655_p2;
wire   [2:0] enable_26_fu_4659_p3;
wire   [2:0] zext_ln769_16_fu_4651_p1;
wire   [2:0] enable_27_fu_4667_p3;
wire   [0:0] icmp_ln798_3_fu_4679_p2;
wire   [3:0] or_ln798_3_i_fu_4683_p3;
wire   [3:0] zext_ln769_17_fu_4675_p1;
wire   [4:0] enable_5_fu_4710_p3;
wire   [4:0] zext_ln769_3_fu_4707_p1;
wire   [4:0] enable_6_fu_4717_p3;
wire   [5:0] or_ln2_i_fu_4728_p3;
wire   [5:0] zext_ln769_4_fu_4724_p1;
wire   [4:0] enable_13_fu_4746_p3;
wire   [4:0] zext_ln769_8_fu_4743_p1;
wire   [4:0] enable_14_fu_4753_p3;
wire   [5:0] or_ln800_1_i_fu_4764_p3;
wire   [5:0] zext_ln769_9_fu_4760_p1;
wire   [4:0] enable_21_fu_4782_p3;
wire   [4:0] zext_ln769_13_fu_4779_p1;
wire   [4:0] enable_22_fu_4789_p3;
wire   [5:0] or_ln800_2_i_fu_4800_p3;
wire   [5:0] zext_ln769_14_fu_4796_p1;
wire   [4:0] enable_29_fu_4818_p3;
wire   [4:0] zext_ln769_18_fu_4815_p1;
wire   [4:0] enable_30_fu_4825_p3;
wire   [5:0] or_ln800_3_i_fu_4836_p3;
wire   [5:0] zext_ln769_19_fu_4832_p1;
wire   [10:0] select_ln817_1_fu_4851_p3;
wire   [10:0] and_ln817_fu_4859_p2;
wire   [10:0] select_ln818_1_fu_4868_p3;
wire   [10:0] and_ln818_fu_4876_p2;
wire  signed [11:0] sext_ln817_fu_4881_p1;
wire  signed [11:0] sext_ln818_fu_4864_p1;
wire   [10:0] select_ln819_1_fu_4891_p3;
wire   [11:0] add_ln817_fu_4885_p2;
wire   [10:0] and_ln819_fu_4899_p2;
wire   [10:0] select_ln820_1_fu_4912_p3;
wire   [10:0] and_ln820_fu_4920_p2;
wire  signed [11:0] sext_ln820_fu_4908_p1;
wire  signed [11:0] sext_ln820_1_fu_4925_p1;
wire   [11:0] add_ln820_fu_4929_p2;
wire  signed [12:0] sext_ln820_2_fu_4935_p1;
wire  signed [12:0] sext_ln818_1_fu_4904_p1;
wire   [10:0] select_ln817_3_fu_4945_p3;
wire   [10:0] and_ln817_1_fu_4953_p2;
wire   [10:0] select_ln818_3_fu_4962_p3;
wire   [10:0] and_ln818_1_fu_4970_p2;
wire  signed [11:0] sext_ln817_1_fu_4975_p1;
wire  signed [11:0] sext_ln818_2_fu_4958_p1;
wire   [10:0] select_ln819_3_fu_4985_p3;
wire   [11:0] add_ln817_1_fu_4979_p2;
wire   [10:0] and_ln819_1_fu_4993_p2;
wire   [10:0] select_ln820_4_fu_5006_p3;
wire   [10:0] and_ln820_1_fu_5014_p2;
wire  signed [11:0] sext_ln820_3_fu_5002_p1;
wire  signed [11:0] sext_ln820_4_fu_5019_p1;
wire   [11:0] add_ln820_2_fu_5023_p2;
wire  signed [12:0] sext_ln820_5_fu_5029_p1;
wire  signed [12:0] sext_ln818_3_fu_4998_p1;
wire   [10:0] select_ln817_5_fu_5039_p3;
wire   [10:0] and_ln817_2_fu_5047_p2;
wire   [10:0] select_ln818_5_fu_5056_p3;
wire   [10:0] and_ln818_2_fu_5064_p2;
wire  signed [11:0] sext_ln817_2_fu_5069_p1;
wire  signed [11:0] sext_ln818_4_fu_5052_p1;
wire   [10:0] select_ln819_5_fu_5079_p3;
wire   [11:0] add_ln817_2_fu_5073_p2;
wire   [10:0] and_ln819_2_fu_5087_p2;
wire   [10:0] select_ln820_7_fu_5100_p3;
wire   [10:0] and_ln820_2_fu_5108_p2;
wire  signed [11:0] sext_ln820_6_fu_5096_p1;
wire  signed [11:0] sext_ln820_7_fu_5113_p1;
wire   [11:0] add_ln820_4_fu_5117_p2;
wire  signed [12:0] sext_ln820_8_fu_5123_p1;
wire  signed [12:0] sext_ln818_5_fu_5092_p1;
wire   [10:0] select_ln817_7_fu_5133_p3;
wire   [10:0] and_ln817_3_fu_5141_p2;
wire   [10:0] select_ln818_7_fu_5150_p3;
wire   [10:0] and_ln818_3_fu_5158_p2;
wire  signed [11:0] sext_ln817_3_fu_5163_p1;
wire  signed [11:0] sext_ln818_6_fu_5146_p1;
wire   [10:0] select_ln819_7_fu_5173_p3;
wire   [11:0] add_ln817_3_fu_5167_p2;
wire   [10:0] and_ln819_3_fu_5181_p2;
wire   [10:0] select_ln820_10_fu_5194_p3;
wire   [10:0] and_ln820_3_fu_5202_p2;
wire  signed [11:0] sext_ln820_9_fu_5190_p1;
wire  signed [11:0] sext_ln820_10_fu_5207_p1;
wire   [11:0] add_ln820_6_fu_5211_p2;
wire  signed [12:0] sext_ln820_11_fu_5217_p1;
wire  signed [12:0] sext_ln818_7_fu_5186_p1;
wire   [12:0] sub_ln820_1_fu_5249_p2;
wire   [11:0] trunc_ln820_1_i_fu_5254_p4;
wire   [0:0] tmp_5_fu_5242_p3;
wire   [11:0] sub_ln820_2_fu_5264_p2;
wire   [11:0] trunc_ln820_2_i_fu_5270_p4;
wire   [11:0] zext_ln817_1_fu_5287_p1;
wire   [11:0] select_ln820_2_fu_5279_p3;
wire   [12:0] sub_ln820_4_fu_5319_p2;
wire   [11:0] trunc_ln820_4_i_fu_5324_p4;
wire   [0:0] tmp_14_fu_5312_p3;
wire   [11:0] sub_ln820_5_fu_5334_p2;
wire   [11:0] trunc_ln820_5_i_fu_5340_p4;
wire   [11:0] zext_ln817_3_fu_5357_p1;
wire   [11:0] select_ln820_5_fu_5349_p3;
wire   [12:0] sub_ln820_7_fu_5389_p2;
wire   [11:0] trunc_ln820_7_i_fu_5394_p4;
wire   [0:0] tmp_23_fu_5382_p3;
wire   [11:0] sub_ln820_8_fu_5404_p2;
wire   [11:0] trunc_ln820_8_i_fu_5410_p4;
wire   [11:0] zext_ln817_5_fu_5427_p1;
wire   [11:0] select_ln820_8_fu_5419_p3;
wire   [12:0] sub_ln820_10_fu_5459_p2;
wire   [11:0] trunc_ln820_i_fu_5464_p4;
wire   [0:0] tmp_32_fu_5452_p3;
wire   [11:0] sub_ln820_11_fu_5474_p2;
wire   [11:0] trunc_ln820_10_i_fu_5480_p4;
wire   [11:0] zext_ln817_7_fu_5497_p1;
wire   [11:0] select_ln820_11_fu_5489_p3;
wire   [11:0] zext_ln788_fu_5507_p1;
wire   [1:0] tmp_7_fu_5532_p4;
wire   [0:0] tmp_6_fu_5524_p3;
wire   [0:0] xor_ln827_fu_5552_p2;
wire   [0:0] icmp_ln827_fu_5542_p2;
wire   [0:0] or_ln827_fu_5566_p2;
wire   [9:0] select_ln827_fu_5558_p3;
wire   [9:0] trunc_ln827_fu_5548_p1;
wire   [1:0] tmp_9_fu_5588_p4;
wire   [0:0] tmp_8_fu_5580_p3;
wire   [0:0] xor_ln829_fu_5608_p2;
wire   [0:0] icmp_ln829_fu_5598_p2;
wire   [0:0] or_ln829_fu_5622_p2;
wire   [9:0] select_ln829_fu_5614_p3;
wire   [9:0] trunc_ln829_fu_5604_p1;
wire   [11:0] zext_ln788_1_fu_5636_p1;
wire   [1:0] tmp_16_fu_5661_p4;
wire   [0:0] tmp_15_fu_5653_p3;
wire   [0:0] xor_ln827_1_fu_5681_p2;
wire   [0:0] icmp_ln827_1_fu_5671_p2;
wire   [0:0] or_ln827_1_fu_5695_p2;
wire   [9:0] select_ln827_2_fu_5687_p3;
wire   [9:0] trunc_ln827_1_fu_5677_p1;
wire   [1:0] tmp_18_fu_5717_p4;
wire   [0:0] tmp_17_fu_5709_p3;
wire   [0:0] xor_ln829_1_fu_5737_p2;
wire   [0:0] icmp_ln829_1_fu_5727_p2;
wire   [0:0] or_ln829_1_fu_5751_p2;
wire   [9:0] select_ln829_2_fu_5743_p3;
wire   [9:0] trunc_ln829_1_fu_5733_p1;
wire   [11:0] zext_ln788_2_fu_5765_p1;
wire   [1:0] tmp_25_fu_5790_p4;
wire   [0:0] tmp_24_fu_5782_p3;
wire   [0:0] xor_ln827_2_fu_5810_p2;
wire   [0:0] icmp_ln827_2_fu_5800_p2;
wire   [0:0] or_ln827_2_fu_5824_p2;
wire   [9:0] select_ln827_4_fu_5816_p3;
wire   [9:0] trunc_ln827_2_fu_5806_p1;
wire   [1:0] tmp_27_fu_5846_p4;
wire   [0:0] tmp_26_fu_5838_p3;
wire   [0:0] xor_ln829_2_fu_5866_p2;
wire   [0:0] icmp_ln829_2_fu_5856_p2;
wire   [0:0] or_ln829_2_fu_5880_p2;
wire   [9:0] select_ln829_4_fu_5872_p3;
wire   [9:0] trunc_ln829_2_fu_5862_p1;
wire   [11:0] zext_ln788_3_fu_5894_p1;
wire   [1:0] tmp_34_fu_5919_p4;
wire   [0:0] tmp_33_fu_5911_p3;
wire   [0:0] xor_ln827_3_fu_5939_p2;
wire   [0:0] icmp_ln827_3_fu_5929_p2;
wire   [0:0] or_ln827_3_fu_5953_p2;
wire   [9:0] select_ln827_6_fu_5945_p3;
wire   [9:0] trunc_ln827_3_fu_5935_p1;
wire   [1:0] tmp_36_fu_5975_p4;
wire   [0:0] tmp_35_fu_5967_p3;
wire   [0:0] xor_ln829_3_fu_5995_p2;
wire   [0:0] icmp_ln829_3_fu_5985_p2;
wire   [0:0] or_ln829_3_fu_6009_p2;
wire   [9:0] select_ln829_6_fu_6001_p3;
wire   [9:0] trunc_ln829_3_fu_5991_p1;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op173_load_state2;
reg    ap_enable_operation_173;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op192_load_state3;
reg    ap_enable_operation_192;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op219_store_state3;
reg    ap_enable_operation_219;
reg    ap_predicate_op174_load_state2;
reg    ap_enable_operation_174;
reg    ap_predicate_op205_load_state3;
reg    ap_enable_operation_205;
reg    ap_predicate_op333_store_state4;
reg    ap_enable_operation_333;
reg    ap_enable_state4_pp0_iter3_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [10:0] frp_pipeline_valid_U_valid_out;
wire   [4:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [119:0] pf_imgRB_U_data_out;
wire    pf_imgRB_U_data_out_vld;
wire    pf_imgRB_U_pf_ready;
wire    pf_imgRB_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_imgG;
reg    ap_frp_data_issued_nxt_imgG_op175;
reg   [3:0] ap_frp_data_req_imgG;
reg   [0:0] ap_frp_data_req_imgG_op175;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_imgRB_U_data_in_vld;
wire   [119:0] pf_imgRB_U_frpsig_data_in;
reg    pf_all_done;
reg    ap_condition_5358;
reg    ap_condition_1523;
reg    ap_condition_2425;
reg    ap_condition_2636;
reg    ap_condition_1992;
reg    ap_condition_2213;
reg    ap_condition_5475;
reg    ap_condition_5478;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 x_fu_372 = 10'd0;
#0 z_fu_376 = 8'd0;
#0 pixBuf_fu_380 = 10'd0;
#0 pixBuf_1_fu_384 = 10'd0;
#0 pixBuf_2_fu_388 = 10'd0;
#0 pixBuf_3_fu_392 = 10'd0;
#0 pixBuf_4_fu_396 = 10'd0;
#0 pixBuf_5_fu_400 = 10'd0;
#0 pixBuf_6_fu_404 = 10'd0;
#0 pixBuf_7_fu_408 = 10'd0;
#0 pixBuf_8_fu_412 = 10'd0;
#0 p_0_0_0_0_0929_21629_i_fu_416 = 10'd0;
#0 p_0_1_0_0_0930_21632_i_fu_420 = 10'd0;
#0 p_0_2_0_0_0931_21635_i_fu_424 = 10'd0;
#0 p_0_0_0_0_0923_21695_i_fu_428 = 10'd0;
#0 p_0_1_0_0_0924_21698_i_fu_432 = 10'd0;
#0 p_0_2_0_0_0925_21701_i_fu_436 = 10'd0;
#0 pixWindow_fu_440 = 10'd0;
#0 pixWindow_1_fu_444 = 10'd0;
#0 pixWindow_2_fu_448 = 10'd0;
#0 pixWindow_3_fu_452 = 10'd0;
#0 pixWindow_4_fu_456 = 10'd0;
#0 pixWindow_5_fu_460 = 10'd0;
#0 pixWindow_6_fu_464 = 10'd0;
#0 pixWindow_7_fu_468 = 10'd0;
#0 pixWindow_8_fu_472 = 10'd0;
#0 pixWindow_9_fu_476 = 10'd0;
#0 pixWindow_10_fu_480 = 10'd0;
#0 pixWindow_11_fu_484 = 10'd0;
#0 pixWindow_12_fu_488 = 10'd0;
#0 pixWindow_13_fu_492 = 10'd0;
#0 pixWindow_14_fu_496 = 10'd0;
#0 pixWindow_15_fu_500 = 10'd0;
#0 pixWindow_16_fu_504 = 10'd0;
#0 pixWindow_17_fu_508 = 10'd0;
#0 pixWindow_18_fu_512 = 10'd0;
#0 pixWindow_19_fu_516 = 10'd0;
#0 pixWindow_20_fu_520 = 10'd0;
#0 pixWindow_21_fu_524 = 10'd0;
#0 pixWindow_22_fu_528 = 10'd0;
#0 pixWindow_23_fu_532 = 10'd0;
#0 pixWindow_24_fu_536 = 10'd0;
#0 pixWindow_25_fu_540 = 10'd0;
#0 pixWindow_26_fu_544 = 10'd0;
#0 ap_frp_data_req_imgG = 4'd0;
#0 pf_all_done = 1'b0;
end

system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

system_v_demosaic_0_0_frp_pipeline_valid #(
    .PipelineLatency( 11 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 4 ),
    .ExitLatency( 3 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

system_v_demosaic_0_0_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 11 ),
    .PipelineII( 1 ),
    .DataWidth( 120 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 4 ),
    .CeilLog2FDepth( 4 ),
    .PfAllDoneEnable( 2 ))
pf_imgRB_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_imgRB_U_frpsig_data_in),
    .data_out(pf_imgRB_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_imgRB_U_data_in_vld),
    .data_out_vld(pf_imgRB_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_imgRB_U_pf_ready),
    .pf_done(pf_imgRB_U_pf_done),
    .data_out_read(imgRB_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_imgG <= 4'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[4'd0] == 1'b0)) begin
            ap_frp_data_req_imgG <= (ap_frp_data_req_imgG - ap_frp_data_next_issued_imgG);
        end else begin
            ap_frp_data_req_imgG <= ((ap_frp_data_req_imgG + ap_frp_data_req_imgG_op175) - ap_frp_data_next_issued_imgG);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_imgRB_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_66_reg_988 <= pixBuf_42_fu_2444_p1;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_66_reg_988 <= ap_phi_reg_pp0_iter1_pixBuf_66_reg_988;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_67_reg_979 <= {{imgG_dout[19:10]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_67_reg_979 <= ap_phi_reg_pp0_iter1_pixBuf_67_reg_979;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_68_reg_970 <= {{imgG_dout[29:20]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_68_reg_970 <= ap_phi_reg_pp0_iter1_pixBuf_68_reg_970;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_69_reg_961 <= {{imgG_dout[39:30]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_69_reg_961 <= ap_phi_reg_pp0_iter1_pixBuf_69_reg_961;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_70_reg_952 <= {{imgG_dout[49:40]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_70_reg_952 <= ap_phi_reg_pp0_iter1_pixBuf_70_reg_952;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_71_reg_943 <= {{imgG_dout[59:50]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_71_reg_943 <= ap_phi_reg_pp0_iter1_pixBuf_71_reg_943;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_72_reg_934 <= {{imgG_dout[69:60]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_72_reg_934 <= ap_phi_reg_pp0_iter1_pixBuf_72_reg_934;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_73_reg_925 <= {{imgG_dout[79:70]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_73_reg_925 <= ap_phi_reg_pp0_iter1_pixBuf_73_reg_925;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_74_reg_916 <= {{imgG_dout[89:80]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_74_reg_916 <= ap_phi_reg_pp0_iter1_pixBuf_74_reg_916;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_75_reg_907 <= {{imgG_dout[99:90]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_75_reg_907 <= ap_phi_reg_pp0_iter1_pixBuf_75_reg_907;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_76_reg_898 <= {{imgG_dout[109:100]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_76_reg_898 <= ap_phi_reg_pp0_iter1_pixBuf_76_reg_898;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        if ((1'b1 == ap_condition_5358)) begin
            ap_phi_reg_pp0_iter2_pixBuf_77_reg_889 <= {{imgG_dout[119:110]}};
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter2_pixBuf_77_reg_889 <= ap_phi_reg_pp0_iter1_pixBuf_77_reg_889;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 <= pixWindow_75_fu_2567_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 <= ap_phi_reg_pp0_iter2_pixBuf_66_reg_988;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 <= {{lineBuffer_i_q1[19:10]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 <= ap_phi_reg_pp0_iter2_pixBuf_67_reg_979;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 <= {{lineBuffer_i_q1[29:20]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 <= ap_phi_reg_pp0_iter2_pixBuf_68_reg_970;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_69_reg_961 <= {{lineBuffer_i_q1[39:30]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_69_reg_961 <= ap_phi_reg_pp0_iter2_pixBuf_69_reg_961;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_70_reg_952 <= {{lineBuffer_i_q1[49:40]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_70_reg_952 <= ap_phi_reg_pp0_iter2_pixBuf_70_reg_952;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_71_reg_943 <= {{lineBuffer_i_q1[59:50]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_71_reg_943 <= ap_phi_reg_pp0_iter2_pixBuf_71_reg_943;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_72_reg_934 <= {{lineBuffer_i_q1[69:60]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_72_reg_934 <= ap_phi_reg_pp0_iter2_pixBuf_72_reg_934;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_73_reg_925 <= {{lineBuffer_i_q1[79:70]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_73_reg_925 <= ap_phi_reg_pp0_iter2_pixBuf_73_reg_925;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_74_reg_916 <= {{lineBuffer_i_q1[89:80]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_74_reg_916 <= ap_phi_reg_pp0_iter2_pixBuf_74_reg_916;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_75_reg_907 <= {{lineBuffer_i_q1[99:90]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_75_reg_907 <= ap_phi_reg_pp0_iter2_pixBuf_75_reg_907;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_76_reg_898 <= {{lineBuffer_i_q1[109:100]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_76_reg_898 <= ap_phi_reg_pp0_iter2_pixBuf_76_reg_898;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_1523)) begin
            ap_phi_reg_pp0_iter3_pixBuf_77_reg_889 <= {{lineBuffer_i_q1[119:110]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pixBuf_77_reg_889 <= ap_phi_reg_pp0_iter2_pixBuf_77_reg_889;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_1_reg_1393 <= p_0_1_0_0_0924_21698_i_fu_432;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_1_reg_1393 <= select_ln710_37_fu_3180_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downleft_1_reg_1393 <= ap_phi_reg_pp0_iter3_downleft_1_reg_1393;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_2_reg_1384 <= p_0_2_0_0_0925_21701_i_fu_436;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_2_reg_1384 <= select_ln710_36_fu_3173_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downleft_2_reg_1384 <= ap_phi_reg_pp0_iter3_downleft_2_reg_1384;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_3_reg_1375 <= pixWindow_18_fu_512;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_3_reg_1375 <= select_ln710_35_fu_3166_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downleft_3_reg_1375 <= ap_phi_reg_pp0_iter3_downleft_3_reg_1375;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_4_reg_1366 <= pixWindow_19_fu_516;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_4_reg_1366 <= select_ln710_34_fu_3159_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downleft_4_reg_1366 <= ap_phi_reg_pp0_iter3_downleft_4_reg_1366;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_5_reg_1357 <= pixWindow_20_fu_520;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_5_reg_1357 <= select_ln710_33_fu_3152_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downleft_5_reg_1357 <= ap_phi_reg_pp0_iter3_downleft_5_reg_1357;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_reg_1402 <= p_0_0_0_0_0923_21695_i_fu_428;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downleft_reg_1402 <= select_ln710_38_fu_3187_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downleft_reg_1402 <= ap_phi_reg_pp0_iter3_downleft_reg_1402;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_11_reg_1348 <= pixWindow_21_fu_524;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_11_reg_1348 <= select_ln710_32_fu_3145_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downright_11_reg_1348 <= ap_phi_reg_pp0_iter3_downright_11_reg_1348;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_12_reg_1339 <= pixWindow_22_fu_528;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_12_reg_1339 <= select_ln710_31_fu_3138_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downright_12_reg_1339 <= ap_phi_reg_pp0_iter3_downright_12_reg_1339;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_13_reg_1330 <= pixWindow_23_fu_532;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_13_reg_1330 <= select_ln710_30_fu_3131_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downright_13_reg_1330 <= ap_phi_reg_pp0_iter3_downright_13_reg_1330;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_14_reg_1321 <= pixWindow_24_fu_536;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_14_reg_1321 <= select_ln710_29_fu_3124_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downright_14_reg_1321 <= ap_phi_reg_pp0_iter3_downright_14_reg_1321;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_15_reg_1312 <= pixWindow_25_fu_540;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_15_reg_1312 <= select_ln710_28_fu_3117_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downright_15_reg_1312 <= ap_phi_reg_pp0_iter3_downright_15_reg_1312;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_16_reg_1303 <= pixWindow_26_fu_544;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_downright_16_reg_1303 <= select_ln710_27_fu_3110_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_downright_16_reg_1303 <= ap_phi_reg_pp0_iter3_downright_16_reg_1303;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_10_reg_1501 <= pixBuf_5_fu_400;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_10_reg_1501 <= select_ln710_2_fu_2960_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_10_reg_1501 <= ap_phi_reg_pp0_iter3_pix_10_reg_1501;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_11_reg_1431 <= pixWindow_15_fu_500;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_11_reg_1431 <= select_ln710_9_fu_3002_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_11_reg_1431 <= ap_phi_reg_pp0_iter3_pix_11_reg_1431;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_12_reg_1421 <= pixWindow_16_fu_504;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_12_reg_1421 <= select_ln710_10_fu_3008_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_12_reg_1421 <= ap_phi_reg_pp0_iter3_pix_12_reg_1421;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_13_reg_1411 <= pixWindow_17_fu_508;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_13_reg_1411 <= select_ln710_11_fu_3014_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_13_reg_1411 <= ap_phi_reg_pp0_iter3_pix_13_reg_1411;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_14_reg_1461 <= pixWindow_12_fu_488;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_14_reg_1461 <= select_ln710_6_fu_2984_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_14_reg_1461 <= ap_phi_reg_pp0_iter3_pix_14_reg_1461;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_15_reg_1451 <= pixWindow_13_fu_492;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_15_reg_1451 <= select_ln710_7_fu_2990_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_15_reg_1451 <= ap_phi_reg_pp0_iter3_pix_15_reg_1451;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_16_reg_1441 <= pixWindow_14_fu_496;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_16_reg_1441 <= select_ln710_8_fu_2996_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_16_reg_1441 <= ap_phi_reg_pp0_iter3_pix_16_reg_1441;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_17_reg_1491 <= pixWindow_9_fu_476;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_17_reg_1491 <= select_ln710_3_fu_2966_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_17_reg_1491 <= ap_phi_reg_pp0_iter3_pix_17_reg_1491;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_18_reg_1481 <= pixWindow_10_fu_480;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_18_reg_1481 <= select_ln710_4_fu_2972_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_18_reg_1481 <= ap_phi_reg_pp0_iter3_pix_18_reg_1481;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_19_reg_1471 <= pixWindow_11_fu_484;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_19_reg_1471 <= select_ln710_5_fu_2978_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_19_reg_1471 <= ap_phi_reg_pp0_iter3_pix_19_reg_1471;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_9_reg_1511 <= pixBuf_4_fu_396;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_9_reg_1511 <= select_ln710_1_fu_2954_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_9_reg_1511 <= ap_phi_reg_pp0_iter3_pix_9_reg_1511;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_reg_1521 <= pixBuf_3_fu_392;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_pix_reg_1521 <= select_ln710_fu_2948_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_pix_reg_1521 <= ap_phi_reg_pp0_iter3_pix_reg_1521;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_1_reg_1621 <= p_0_1_0_0_0930_21632_i_fu_420;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_1_reg_1621 <= select_ln710_22_fu_3080_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upleft_1_reg_1621 <= ap_phi_reg_pp0_iter3_upleft_1_reg_1621;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_2_reg_1612 <= p_0_2_0_0_0931_21635_i_fu_424;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_2_reg_1612 <= select_ln710_21_fu_3074_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upleft_2_reg_1612 <= ap_phi_reg_pp0_iter3_upleft_2_reg_1612;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_3_reg_1603 <= pixWindow_fu_440;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_3_reg_1603 <= select_ln710_20_fu_3068_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upleft_3_reg_1603 <= ap_phi_reg_pp0_iter3_upleft_3_reg_1603;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_4_reg_1594 <= pixWindow_1_fu_444;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_4_reg_1594 <= select_ln710_19_fu_3062_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upleft_4_reg_1594 <= ap_phi_reg_pp0_iter3_upleft_4_reg_1594;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_5_reg_1585 <= pixWindow_2_fu_448;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_5_reg_1585 <= select_ln710_18_fu_3056_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upleft_5_reg_1585 <= ap_phi_reg_pp0_iter3_upleft_5_reg_1585;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_reg_1630 <= p_0_0_0_0_0929_21629_i_fu_416;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upleft_reg_1630 <= select_ln710_23_fu_3086_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upleft_reg_1630 <= ap_phi_reg_pp0_iter3_upleft_reg_1630;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_11_reg_1576 <= pixWindow_3_fu_452;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_11_reg_1576 <= select_ln710_17_fu_3050_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upright_11_reg_1576 <= ap_phi_reg_pp0_iter3_upright_11_reg_1576;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_12_reg_1567 <= pixWindow_4_fu_456;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_12_reg_1567 <= select_ln710_16_fu_3044_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upright_12_reg_1567 <= ap_phi_reg_pp0_iter3_upright_12_reg_1567;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_13_reg_1558 <= pixWindow_5_fu_460;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_13_reg_1558 <= select_ln710_15_fu_3038_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upright_13_reg_1558 <= ap_phi_reg_pp0_iter3_upright_13_reg_1558;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_14_reg_1549 <= pixWindow_6_fu_464;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_14_reg_1549 <= select_ln710_14_fu_3032_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upright_14_reg_1549 <= ap_phi_reg_pp0_iter3_upright_14_reg_1549;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_15_reg_1540 <= pixWindow_7_fu_468;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_15_reg_1540 <= select_ln710_13_fu_3026_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upright_15_reg_1540 <= ap_phi_reg_pp0_iter3_upright_15_reg_1540;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_16_reg_1531 <= pixWindow_8_fu_472;
        end else if (((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_upright_16_reg_1531 <= select_ln710_12_fu_3020_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_upright_16_reg_1531 <= ap_phi_reg_pp0_iter3_upright_16_reg_1531;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2425)) begin
            ap_phi_reg_pp0_iter7_en_rgd_10_reg_1882 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter6_en_rgd_10_reg_1882;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2425)) begin
            ap_phi_reg_pp0_iter7_en_rgd_11_reg_1855 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter6_en_rgd_11_reg_1855;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2636)) begin
            ap_phi_reg_pp0_iter7_en_rgd_12_reg_2044 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter6_en_rgd_12_reg_2044;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2636)) begin
            ap_phi_reg_pp0_iter7_en_rgd_13_reg_2017 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter6_en_rgd_13_reg_2017;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2636)) begin
            ap_phi_reg_pp0_iter7_en_rgd_14_reg_1990 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter6_en_rgd_14_reg_1990;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2636)) begin
            ap_phi_reg_pp0_iter7_en_rgd_15_reg_1963 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter6_en_rgd_15_reg_1963;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_1992)) begin
            ap_phi_reg_pp0_iter7_en_rgd_1_reg_1693 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter6_en_rgd_1_reg_1693;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_1992)) begin
            ap_phi_reg_pp0_iter7_en_rgd_2_reg_1666 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter6_en_rgd_2_reg_1666;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_1992)) begin
            ap_phi_reg_pp0_iter7_en_rgd_3_reg_1639 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter6_en_rgd_3_reg_1639;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2213)) begin
            ap_phi_reg_pp0_iter7_en_rgd_4_reg_1828 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter6_en_rgd_4_reg_1828;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2213)) begin
            ap_phi_reg_pp0_iter7_en_rgd_5_reg_1801 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter6_en_rgd_5_reg_1801;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2213)) begin
            ap_phi_reg_pp0_iter7_en_rgd_6_reg_1774 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter6_en_rgd_6_reg_1774;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2213)) begin
            ap_phi_reg_pp0_iter7_en_rgd_7_reg_1747 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter6_en_rgd_7_reg_1747;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2425)) begin
            ap_phi_reg_pp0_iter7_en_rgd_8_reg_1936 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter6_en_rgd_8_reg_1936;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2425)) begin
            ap_phi_reg_pp0_iter7_en_rgd_9_reg_1909 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter6_en_rgd_9_reg_1909;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_1992)) begin
            ap_phi_reg_pp0_iter7_en_rgd_reg_1720 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter6_en_rgd_reg_1720;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if (((icmp_ln633_reg_6622_pp0_iter7_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd0))) begin
            ap_phi_reg_pp0_iter9_b_10_reg_2134 <= zext_ln765_3_fu_5441_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_b_10_reg_2134 <= ap_phi_reg_pp0_iter8_b_10_reg_2134;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if (((icmp_ln633_reg_6622_pp0_iter7_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd0))) begin
            ap_phi_reg_pp0_iter9_b_1_reg_2080 <= zext_ln765_fu_5231_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_b_1_reg_2080 <= ap_phi_reg_pp0_iter8_b_1_reg_2080;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if (((icmp_ln633_reg_6622_pp0_iter7_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd0))) begin
            ap_phi_reg_pp0_iter9_b_4_reg_2098 <= zext_ln765_1_fu_5301_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_b_4_reg_2098 <= ap_phi_reg_pp0_iter8_b_4_reg_2098;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if (((icmp_ln633_reg_6622_pp0_iter7_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd0))) begin
            ap_phi_reg_pp0_iter9_b_7_reg_2116 <= zext_ln765_2_fu_5371_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_b_7_reg_2116 <= ap_phi_reg_pp0_iter8_b_7_reg_2116;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if (((icmp_ln633_reg_6622_pp0_iter7_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd0))) begin
            ap_phi_reg_pp0_iter9_r_10_reg_2125 <= zext_ln763_3_fu_5437_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_r_10_reg_2125 <= ap_phi_reg_pp0_iter8_r_10_reg_2125;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if (((icmp_ln633_reg_6622_pp0_iter7_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd0))) begin
            ap_phi_reg_pp0_iter9_r_1_reg_2071 <= zext_ln763_fu_5227_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_r_1_reg_2071 <= ap_phi_reg_pp0_iter8_r_1_reg_2071;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if (((icmp_ln633_reg_6622_pp0_iter7_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd0))) begin
            ap_phi_reg_pp0_iter9_r_4_reg_2089 <= zext_ln763_1_fu_5297_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_r_4_reg_2089 <= ap_phi_reg_pp0_iter8_r_4_reg_2089;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if (((icmp_ln633_reg_6622_pp0_iter7_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd0))) begin
            ap_phi_reg_pp0_iter9_r_7_reg_2107 <= zext_ln763_2_fu_5367_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_r_7_reg_2107 <= ap_phi_reg_pp0_iter8_r_7_reg_2107;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0_0_0923_21695_i_fu_428 <= p_0_0_0_0_0923_21693_lcssa1767_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_0_0_0_0923_21695_i_fu_428 <= ap_phi_mux_downright_phi_fu_1270_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0_0_0929_21629_i_fu_416 <= p_0_0_0_0_0929_21627_lcssa1755_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_0_0_0_0929_21629_i_fu_416 <= ap_phi_mux_upright_phi_fu_1297_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_1_0_0_0924_21698_i_fu_432 <= p_0_1_0_0_0924_21696_lcssa1769_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_1_0_0_0924_21698_i_fu_432 <= ap_phi_mux_downright_6_phi_fu_1261_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_1_0_0_0930_21632_i_fu_420 <= p_0_1_0_0_0930_21630_lcssa1757_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_1_0_0_0930_21632_i_fu_420 <= ap_phi_mux_upright_6_phi_fu_1288_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_2_0_0_0925_21701_i_fu_436 <= p_0_2_0_0_0925_21699_lcssa1771_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_2_0_0_0925_21701_i_fu_436 <= ap_phi_mux_downright_7_phi_fu_1252_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_2_0_0_0931_21635_i_fu_424 <= p_0_2_0_0_0931_21633_lcssa1759_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            p_0_2_0_0_0931_21635_i_fu_424 <= ap_phi_mux_upright_7_phi_fu_1279_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_1_fu_384 <= pixWindow_151_i;
        end else if ((1'b1 == ap_condition_5475)) begin
            pixBuf_1_fu_384 <= ap_phi_reg_pp0_iter3_pixBuf_76_reg_898;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_2_fu_388 <= pixWindow_152_i;
        end else if ((1'b1 == ap_condition_5475)) begin
            pixBuf_2_fu_388 <= ap_phi_reg_pp0_iter3_pixBuf_77_reg_889;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_3_fu_392 <= pixWindow_147_i;
        end else if ((1'b1 == ap_condition_5475)) begin
            pixBuf_3_fu_392 <= pixWindow_84_reg_6867;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_4_fu_396 <= pixWindow_148_i;
        end else if ((1'b1 == ap_condition_5475)) begin
            pixBuf_4_fu_396 <= pixWindow_85_reg_6874;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_5_fu_400 <= pixWindow_149_i;
        end else if ((1'b1 == ap_condition_5475)) begin
            pixBuf_5_fu_400 <= pixWindow_86_reg_6881;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_6_fu_404 <= pixWindow_144_i;
        end else if ((1'b1 == ap_condition_5478)) begin
            pixBuf_6_fu_404 <= {{lineBuffer_1_i_q1[99:90]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_7_fu_408 <= pixWindow_145_i;
        end else if ((1'b1 == ap_condition_5478)) begin
            pixBuf_7_fu_408 <= {{lineBuffer_1_i_q1[109:100]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_8_fu_412 <= pixWindow_146_i;
        end else if ((1'b1 == ap_condition_5478)) begin
            pixBuf_8_fu_412 <= {{lineBuffer_1_i_q1[119:110]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixBuf_fu_380 <= pixWindow_150_i;
        end else if ((1'b1 == ap_condition_5475)) begin
            pixBuf_fu_380 <= ap_phi_reg_pp0_iter3_pixBuf_75_reg_907;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_10_fu_480 <= pixWindow_13_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_10_fu_480 <= ap_phi_mux_pixWindow_109_phi_fu_1153_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_11_fu_484 <= pixWindow_14_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_11_fu_484 <= ap_phi_mux_pixWindow_110_phi_fu_1144_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_12_fu_488 <= pixWindow_15_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_12_fu_488 <= ap_phi_mux_pixWindow_111_phi_fu_1135_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_13_fu_492 <= pixWindow_16_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_13_fu_492 <= ap_phi_mux_pixWindow_112_phi_fu_1126_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_14_fu_496 <= pixWindow_17_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_14_fu_496 <= ap_phi_mux_pixWindow_113_phi_fu_1117_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_15_fu_500 <= pixWindow_18_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_15_fu_500 <= ap_phi_mux_pixWindow_114_phi_fu_1108_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_16_fu_504 <= pixWindow_19_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_16_fu_504 <= ap_phi_mux_pixWindow_115_phi_fu_1099_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_17_fu_508 <= pixWindow_20_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_17_fu_508 <= ap_phi_mux_pixWindow_116_phi_fu_1090_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_18_fu_512 <= pixWindow_24_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_18_fu_512 <= ap_phi_mux_pixWindow_129_phi_fu_1080_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_19_fu_516 <= pixWindow_25_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_19_fu_516 <= ap_phi_mux_pixWindow_130_phi_fu_1070_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_1_fu_444 <= pixWindow_1_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_1_fu_444 <= ap_phi_mux_pixWindow_127_phi_fu_1234_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_20_fu_520 <= pixWindow_26_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_20_fu_520 <= ap_phi_mux_pixWindow_131_phi_fu_1060_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_21_fu_524 <= pixWindow_27_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_21_fu_524 <= ap_phi_mux_pixWindow_120_phi_fu_1050_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_22_fu_528 <= pixWindow_28_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_22_fu_528 <= ap_phi_mux_pixWindow_121_phi_fu_1040_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_23_fu_532 <= pixWindow_29_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_23_fu_532 <= ap_phi_mux_pixWindow_122_phi_fu_1030_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_24_fu_536 <= pixWindow_30_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_24_fu_536 <= ap_phi_mux_pixWindow_123_phi_fu_1020_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_25_fu_540 <= pixWindow_31_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_25_fu_540 <= ap_phi_mux_pixWindow_124_phi_fu_1010_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_26_fu_544 <= pixWindow_32_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_26_fu_544 <= ap_phi_mux_pixWindow_125_phi_fu_1000_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_2_fu_448 <= pixWindow_2_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_2_fu_448 <= ap_phi_mux_pixWindow_128_phi_fu_1225_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_3_fu_452 <= pixWindow_3_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_3_fu_452 <= ap_phi_mux_pixWindow_102_phi_fu_1216_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_4_fu_456 <= pixWindow_4_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_4_fu_456 <= ap_phi_mux_pixWindow_103_phi_fu_1207_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_5_fu_460 <= pixWindow_5_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_5_fu_460 <= ap_phi_mux_pixWindow_104_phi_fu_1198_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_6_fu_464 <= pixWindow_6_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_6_fu_464 <= ap_phi_mux_pixWindow_105_phi_fu_1189_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_7_fu_468 <= pixWindow_7_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_7_fu_468 <= ap_phi_mux_pixWindow_106_phi_fu_1180_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_8_fu_472 <= pixWindow_8_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_8_fu_472 <= ap_phi_mux_pixWindow_107_phi_fu_1171_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_9_fu_476 <= pixWindow_12_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_9_fu_476 <= ap_phi_mux_pixWindow_108_phi_fu_1162_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            pixWindow_fu_440 <= pixWindow_i;
        end else if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            pixWindow_fu_440 <= ap_phi_mux_pixWindow_126_phi_fu_1243_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_fu_2369_p2 == 1'd0)))) begin
        x_fu_372 <= x_5_fu_2423_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_fu_372 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_fu_2369_p2 == 1'd0)))) begin
        z_fu_376 <= add_ln638_fu_2375_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_fu_376 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        CH_1_reg_7710 <= CH_1_fu_5305_p3;
        CH_2_reg_7731 <= CH_2_fu_5375_p3;
        CH_3_reg_7752 <= CH_3_fu_5445_p3;
        CH_reg_7689 <= CH_fu_5235_p3;
        CV_1_reg_7715 <= CV_1_fu_5361_p2;
        CV_2_reg_7736 <= CV_2_fu_5431_p2;
        CV_3_reg_7757 <= CV_3_fu_5501_p2;
        CV_reg_7694 <= CV_fu_5291_p2;
        add_ln820_1_reg_7651 <= add_ln820_1_fu_4939_p2;
        add_ln820_3_reg_7658 <= add_ln820_3_fu_5033_p2;
        add_ln820_5_reg_7665 <= add_ln820_5_fu_5127_p2;
        add_ln820_7_reg_7672 <= add_ln820_7_fu_5221_p2;
        agdiff_10_reg_7509 <= agdiff_10_fu_4126_p3;
        agdiff_11_reg_7516 <= agdiff_11_fu_4157_p3;
        agdiff_12_reg_7533 <= agdiff_12_fu_4231_p3;
        agdiff_13_reg_7540 <= agdiff_13_fu_4267_p3;
        agdiff_14_reg_7547 <= agdiff_14_fu_4298_p3;
        agdiff_15_reg_7554 <= agdiff_15_fu_4329_p3;
        agdiff_1_reg_7406 <= agdiff_1_fu_3663_p3;
        agdiff_2_reg_7413 <= agdiff_2_fu_3699_p3;
        agdiff_3_reg_7420 <= agdiff_3_fu_3735_p3;
        agdiff_4_reg_7447 <= agdiff_4_fu_3843_p3;
        agdiff_5_reg_7454 <= agdiff_5_fu_3879_p3;
        agdiff_6_reg_7461 <= agdiff_6_fu_3915_p3;
        agdiff_7_reg_7468 <= agdiff_7_fu_3951_p3;
        agdiff_8_reg_7495 <= agdiff_8_fu_4059_p3;
        agdiff_9_reg_7502 <= agdiff_9_fu_4095_p3;
        agdiff_reg_7399 <= agdiff_fu_3627_p3;
        and_ln833_reg_6681_pp0_iter2_reg <= and_ln833_reg_6681_pp0_iter1_reg;
        and_ln833_reg_6681_pp0_iter3_reg <= and_ln833_reg_6681_pp0_iter2_reg;
        and_ln833_reg_6681_pp0_iter4_reg <= and_ln833_reg_6681_pp0_iter3_reg;
        and_ln833_reg_6681_pp0_iter5_reg <= and_ln833_reg_6681_pp0_iter4_reg;
        and_ln833_reg_6681_pp0_iter6_reg <= and_ln833_reg_6681_pp0_iter5_reg;
        and_ln833_reg_6681_pp0_iter7_reg <= and_ln833_reg_6681_pp0_iter6_reg;
        and_ln833_reg_6681_pp0_iter8_reg <= and_ln833_reg_6681_pp0_iter7_reg;
        and_ln833_reg_6681_pp0_iter9_reg <= and_ln833_reg_6681_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        cmp161_i_reg_6635_pp0_iter2_reg <= cmp161_i_reg_6635_pp0_iter1_reg;
        enable_12_reg_7587 <= enable_12_fu_4523_p3;
        enable_15_reg_7639 <= enable_15_fu_4772_p3;
        enable_20_reg_7603 <= enable_20_fu_4607_p3;
        enable_23_reg_7643 <= enable_23_fu_4808_p3;
        enable_28_reg_7619 <= enable_28_fu_4691_p3;
        enable_31_reg_7647 <= enable_31_fu_4844_p3;
        enable_4_reg_7571 <= enable_4_fu_4439_p3;
        enable_7_reg_7635 <= enable_7_fu_4736_p3;
        icmp_ln633_reg_6622_pp0_iter2_reg <= icmp_ln633_reg_6622_pp0_iter1_reg;
        icmp_ln633_reg_6622_pp0_iter3_reg <= icmp_ln633_reg_6622_pp0_iter2_reg;
        icmp_ln633_reg_6622_pp0_iter4_reg <= icmp_ln633_reg_6622_pp0_iter3_reg;
        icmp_ln633_reg_6622_pp0_iter5_reg <= icmp_ln633_reg_6622_pp0_iter4_reg;
        icmp_ln633_reg_6622_pp0_iter6_reg <= icmp_ln633_reg_6622_pp0_iter5_reg;
        icmp_ln633_reg_6622_pp0_iter7_reg <= icmp_ln633_reg_6622_pp0_iter6_reg;
        icmp_ln633_reg_6622_pp0_iter8_reg <= icmp_ln633_reg_6622_pp0_iter7_reg;
        icmp_ln643_reg_6631_pp0_iter2_reg <= icmp_ln643_reg_6631_pp0_iter1_reg;
        icmp_ln799_1_reg_7593 <= icmp_ln799_1_fu_4531_p2;
        icmp_ln799_2_reg_7609 <= icmp_ln799_2_fu_4615_p2;
        icmp_ln799_3_reg_7625 <= icmp_ln799_3_fu_4699_p2;
        icmp_ln799_reg_7577 <= icmp_ln799_fu_4447_p2;
        icmp_ln800_1_reg_7598 <= icmp_ln800_1_fu_4535_p2;
        icmp_ln800_2_reg_7614 <= icmp_ln800_2_fu_4619_p2;
        icmp_ln800_3_reg_7630 <= icmp_ln800_3_fu_4703_p2;
        icmp_ln800_reg_7582 <= icmp_ln800_fu_4451_p2;
        lineBuffer_1_i_addr_reg_6691_pp0_iter2_reg <= lineBuffer_1_i_addr_reg_6691;
        p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter4_reg <= p_0_0_0_0_0923_21695_i_load_reg_6999;
        p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter5_reg <= p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter4_reg;
        p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter6_reg <= p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter5_reg;
        p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter7_reg <= p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter6_reg;
        p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter8_reg <= p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter7_reg;
        p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter4_reg <= p_0_0_0_0_0929_21629_i_load_reg_6981;
        p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter5_reg <= p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter4_reg;
        p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter6_reg <= p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter5_reg;
        p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter7_reg <= p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter6_reg;
        p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter8_reg <= p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter7_reg;
        p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter4_reg <= p_0_1_0_0_0924_21698_i_load_reg_7005;
        p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter5_reg <= p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter4_reg;
        p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter6_reg <= p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter5_reg;
        p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter7_reg <= p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter6_reg;
        p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter8_reg <= p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter7_reg;
        p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter4_reg <= p_0_1_0_0_0930_21632_i_load_reg_6987;
        p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter5_reg <= p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter4_reg;
        p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter6_reg <= p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter5_reg;
        p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter7_reg <= p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter6_reg;
        p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter8_reg <= p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter7_reg;
        p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter4_reg <= p_0_2_0_0_0925_21701_i_load_reg_7011;
        p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter5_reg <= p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter4_reg;
        p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter6_reg <= p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter5_reg;
        p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter7_reg <= p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter6_reg;
        p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter8_reg <= p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter7_reg;
        p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter4_reg <= p_0_2_0_0_0931_21635_i_load_reg_6993;
        p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter5_reg <= p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter4_reg;
        p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter6_reg <= p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter5_reg;
        p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter7_reg <= p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter6_reg;
        p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter8_reg <= p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter7_reg;
        pixWindow_132_reg_6762_pp0_iter3_reg <= pixWindow_132_reg_6762;
        pixWindow_132_reg_6762_pp0_iter4_reg <= pixWindow_132_reg_6762_pp0_iter3_reg;
        pixWindow_132_reg_6762_pp0_iter5_reg <= pixWindow_132_reg_6762_pp0_iter4_reg;
        pixWindow_132_reg_6762_pp0_iter6_reg <= pixWindow_132_reg_6762_pp0_iter5_reg;
        pixWindow_132_reg_6762_pp0_iter7_reg <= pixWindow_132_reg_6762_pp0_iter6_reg;
        pixWindow_132_reg_6762_pp0_iter8_reg <= pixWindow_132_reg_6762_pp0_iter7_reg;
        pixWindow_133_reg_6772_pp0_iter3_reg <= pixWindow_133_reg_6772;
        pixWindow_133_reg_6772_pp0_iter4_reg <= pixWindow_133_reg_6772_pp0_iter3_reg;
        pixWindow_133_reg_6772_pp0_iter5_reg <= pixWindow_133_reg_6772_pp0_iter4_reg;
        pixWindow_133_reg_6772_pp0_iter6_reg <= pixWindow_133_reg_6772_pp0_iter5_reg;
        pixWindow_133_reg_6772_pp0_iter7_reg <= pixWindow_133_reg_6772_pp0_iter6_reg;
        pixWindow_133_reg_6772_pp0_iter8_reg <= pixWindow_133_reg_6772_pp0_iter7_reg;
        pixWindow_134_reg_6782_pp0_iter3_reg <= pixWindow_134_reg_6782;
        pixWindow_134_reg_6782_pp0_iter4_reg <= pixWindow_134_reg_6782_pp0_iter3_reg;
        pixWindow_134_reg_6782_pp0_iter5_reg <= pixWindow_134_reg_6782_pp0_iter4_reg;
        pixWindow_134_reg_6782_pp0_iter6_reg <= pixWindow_134_reg_6782_pp0_iter5_reg;
        pixWindow_134_reg_6782_pp0_iter7_reg <= pixWindow_134_reg_6782_pp0_iter6_reg;
        pixWindow_134_reg_6782_pp0_iter8_reg <= pixWindow_134_reg_6782_pp0_iter7_reg;
        pixWindow_135_reg_6963_pp0_iter4_reg <= pixWindow_135_reg_6963;
        pixWindow_135_reg_6963_pp0_iter5_reg <= pixWindow_135_reg_6963_pp0_iter4_reg;
        pixWindow_135_reg_6963_pp0_iter6_reg <= pixWindow_135_reg_6963_pp0_iter5_reg;
        pixWindow_135_reg_6963_pp0_iter7_reg <= pixWindow_135_reg_6963_pp0_iter6_reg;
        pixWindow_135_reg_6963_pp0_iter8_reg <= pixWindow_135_reg_6963_pp0_iter7_reg;
        pixWindow_136_reg_6969_pp0_iter4_reg <= pixWindow_136_reg_6969;
        pixWindow_136_reg_6969_pp0_iter5_reg <= pixWindow_136_reg_6969_pp0_iter4_reg;
        pixWindow_136_reg_6969_pp0_iter6_reg <= pixWindow_136_reg_6969_pp0_iter5_reg;
        pixWindow_136_reg_6969_pp0_iter7_reg <= pixWindow_136_reg_6969_pp0_iter6_reg;
        pixWindow_136_reg_6969_pp0_iter8_reg <= pixWindow_136_reg_6969_pp0_iter7_reg;
        pixWindow_137_reg_6975_pp0_iter4_reg <= pixWindow_137_reg_6975;
        pixWindow_137_reg_6975_pp0_iter5_reg <= pixWindow_137_reg_6975_pp0_iter4_reg;
        pixWindow_137_reg_6975_pp0_iter6_reg <= pixWindow_137_reg_6975_pp0_iter5_reg;
        pixWindow_137_reg_6975_pp0_iter7_reg <= pixWindow_137_reg_6975_pp0_iter6_reg;
        pixWindow_137_reg_6975_pp0_iter8_reg <= pixWindow_137_reg_6975_pp0_iter7_reg;
        pixWindow_138_reg_6948_pp0_iter4_reg <= pixWindow_138_reg_6948;
        pixWindow_138_reg_6948_pp0_iter5_reg <= pixWindow_138_reg_6948_pp0_iter4_reg;
        pixWindow_138_reg_6948_pp0_iter6_reg <= pixWindow_138_reg_6948_pp0_iter5_reg;
        pixWindow_138_reg_6948_pp0_iter7_reg <= pixWindow_138_reg_6948_pp0_iter6_reg;
        pixWindow_138_reg_6948_pp0_iter8_reg <= pixWindow_138_reg_6948_pp0_iter7_reg;
        pixWindow_139_reg_6953_pp0_iter4_reg <= pixWindow_139_reg_6953;
        pixWindow_139_reg_6953_pp0_iter5_reg <= pixWindow_139_reg_6953_pp0_iter4_reg;
        pixWindow_139_reg_6953_pp0_iter6_reg <= pixWindow_139_reg_6953_pp0_iter5_reg;
        pixWindow_139_reg_6953_pp0_iter7_reg <= pixWindow_139_reg_6953_pp0_iter6_reg;
        pixWindow_139_reg_6953_pp0_iter8_reg <= pixWindow_139_reg_6953_pp0_iter7_reg;
        pixWindow_140_reg_6958_pp0_iter4_reg <= pixWindow_140_reg_6958;
        pixWindow_140_reg_6958_pp0_iter5_reg <= pixWindow_140_reg_6958_pp0_iter4_reg;
        pixWindow_140_reg_6958_pp0_iter6_reg <= pixWindow_140_reg_6958_pp0_iter5_reg;
        pixWindow_140_reg_6958_pp0_iter7_reg <= pixWindow_140_reg_6958_pp0_iter6_reg;
        pixWindow_140_reg_6958_pp0_iter8_reg <= pixWindow_140_reg_6958_pp0_iter7_reg;
        pixWindow_27_reg_7017_pp0_iter4_reg <= pixWindow_27_reg_7017;
        pixWindow_27_reg_7017_pp0_iter5_reg <= pixWindow_27_reg_7017_pp0_iter4_reg;
        pixWindow_27_reg_7017_pp0_iter6_reg <= pixWindow_27_reg_7017_pp0_iter5_reg;
        pixWindow_27_reg_7017_pp0_iter7_reg <= pixWindow_27_reg_7017_pp0_iter6_reg;
        pixWindow_27_reg_7017_pp0_iter8_reg <= pixWindow_27_reg_7017_pp0_iter7_reg;
        pixWindow_28_reg_7023_pp0_iter4_reg <= pixWindow_28_reg_7023;
        pixWindow_28_reg_7023_pp0_iter5_reg <= pixWindow_28_reg_7023_pp0_iter4_reg;
        pixWindow_28_reg_7023_pp0_iter6_reg <= pixWindow_28_reg_7023_pp0_iter5_reg;
        pixWindow_28_reg_7023_pp0_iter7_reg <= pixWindow_28_reg_7023_pp0_iter6_reg;
        pixWindow_28_reg_7023_pp0_iter8_reg <= pixWindow_28_reg_7023_pp0_iter7_reg;
        pixWindow_29_reg_7029_pp0_iter4_reg <= pixWindow_29_reg_7029;
        pixWindow_29_reg_7029_pp0_iter5_reg <= pixWindow_29_reg_7029_pp0_iter4_reg;
        pixWindow_29_reg_7029_pp0_iter6_reg <= pixWindow_29_reg_7029_pp0_iter5_reg;
        pixWindow_29_reg_7029_pp0_iter7_reg <= pixWindow_29_reg_7029_pp0_iter6_reg;
        pixWindow_29_reg_7029_pp0_iter8_reg <= pixWindow_29_reg_7029_pp0_iter7_reg;
        pixWindow_30_reg_7035_pp0_iter4_reg <= pixWindow_30_reg_7035;
        pixWindow_30_reg_7035_pp0_iter5_reg <= pixWindow_30_reg_7035_pp0_iter4_reg;
        pixWindow_30_reg_7035_pp0_iter6_reg <= pixWindow_30_reg_7035_pp0_iter5_reg;
        pixWindow_30_reg_7035_pp0_iter7_reg <= pixWindow_30_reg_7035_pp0_iter6_reg;
        pixWindow_30_reg_7035_pp0_iter8_reg <= pixWindow_30_reg_7035_pp0_iter7_reg;
        pixWindow_31_reg_7041_pp0_iter4_reg <= pixWindow_31_reg_7041;
        pixWindow_31_reg_7041_pp0_iter5_reg <= pixWindow_31_reg_7041_pp0_iter4_reg;
        pixWindow_31_reg_7041_pp0_iter6_reg <= pixWindow_31_reg_7041_pp0_iter5_reg;
        pixWindow_31_reg_7041_pp0_iter7_reg <= pixWindow_31_reg_7041_pp0_iter6_reg;
        pixWindow_31_reg_7041_pp0_iter8_reg <= pixWindow_31_reg_7041_pp0_iter7_reg;
        pixWindow_32_reg_7047_pp0_iter4_reg <= pixWindow_32_reg_7047;
        pixWindow_32_reg_7047_pp0_iter5_reg <= pixWindow_32_reg_7047_pp0_iter4_reg;
        pixWindow_32_reg_7047_pp0_iter6_reg <= pixWindow_32_reg_7047_pp0_iter5_reg;
        pixWindow_32_reg_7047_pp0_iter7_reg <= pixWindow_32_reg_7047_pp0_iter6_reg;
        pixWindow_32_reg_7047_pp0_iter8_reg <= pixWindow_32_reg_7047_pp0_iter7_reg;
        pixWindow_33_reg_7053_pp0_iter4_reg <= pixWindow_33_reg_7053;
        pixWindow_33_reg_7053_pp0_iter5_reg <= pixWindow_33_reg_7053_pp0_iter4_reg;
        pixWindow_33_reg_7053_pp0_iter6_reg <= pixWindow_33_reg_7053_pp0_iter5_reg;
        pixWindow_33_reg_7053_pp0_iter7_reg <= pixWindow_33_reg_7053_pp0_iter6_reg;
        pixWindow_33_reg_7053_pp0_iter8_reg <= pixWindow_33_reg_7053_pp0_iter7_reg;
        pixWindow_34_reg_7059_pp0_iter4_reg <= pixWindow_34_reg_7059;
        pixWindow_34_reg_7059_pp0_iter5_reg <= pixWindow_34_reg_7059_pp0_iter4_reg;
        pixWindow_34_reg_7059_pp0_iter6_reg <= pixWindow_34_reg_7059_pp0_iter5_reg;
        pixWindow_34_reg_7059_pp0_iter7_reg <= pixWindow_34_reg_7059_pp0_iter6_reg;
        pixWindow_34_reg_7059_pp0_iter8_reg <= pixWindow_34_reg_7059_pp0_iter7_reg;
        pixWindow_35_reg_7065_pp0_iter4_reg <= pixWindow_35_reg_7065;
        pixWindow_35_reg_7065_pp0_iter5_reg <= pixWindow_35_reg_7065_pp0_iter4_reg;
        pixWindow_35_reg_7065_pp0_iter6_reg <= pixWindow_35_reg_7065_pp0_iter5_reg;
        pixWindow_35_reg_7065_pp0_iter7_reg <= pixWindow_35_reg_7065_pp0_iter6_reg;
        pixWindow_35_reg_7065_pp0_iter8_reg <= pixWindow_35_reg_7065_pp0_iter7_reg;
        pixWindow_39_reg_7071_pp0_iter4_reg <= pixWindow_39_reg_7071;
        pixWindow_39_reg_7071_pp0_iter5_reg <= pixWindow_39_reg_7071_pp0_iter4_reg;
        pixWindow_39_reg_7071_pp0_iter6_reg <= pixWindow_39_reg_7071_pp0_iter5_reg;
        pixWindow_39_reg_7071_pp0_iter7_reg <= pixWindow_39_reg_7071_pp0_iter6_reg;
        pixWindow_39_reg_7071_pp0_iter8_reg <= pixWindow_39_reg_7071_pp0_iter7_reg;
        pixWindow_40_reg_7077_pp0_iter4_reg <= pixWindow_40_reg_7077;
        pixWindow_40_reg_7077_pp0_iter5_reg <= pixWindow_40_reg_7077_pp0_iter4_reg;
        pixWindow_40_reg_7077_pp0_iter6_reg <= pixWindow_40_reg_7077_pp0_iter5_reg;
        pixWindow_40_reg_7077_pp0_iter7_reg <= pixWindow_40_reg_7077_pp0_iter6_reg;
        pixWindow_40_reg_7077_pp0_iter8_reg <= pixWindow_40_reg_7077_pp0_iter7_reg;
        pixWindow_41_reg_7083_pp0_iter4_reg <= pixWindow_41_reg_7083;
        pixWindow_41_reg_7083_pp0_iter5_reg <= pixWindow_41_reg_7083_pp0_iter4_reg;
        pixWindow_41_reg_7083_pp0_iter6_reg <= pixWindow_41_reg_7083_pp0_iter5_reg;
        pixWindow_41_reg_7083_pp0_iter7_reg <= pixWindow_41_reg_7083_pp0_iter6_reg;
        pixWindow_41_reg_7083_pp0_iter8_reg <= pixWindow_41_reg_7083_pp0_iter7_reg;
        pixWindow_42_reg_7089_pp0_iter4_reg <= pixWindow_42_reg_7089;
        pixWindow_42_reg_7089_pp0_iter5_reg <= pixWindow_42_reg_7089_pp0_iter4_reg;
        pixWindow_42_reg_7089_pp0_iter6_reg <= pixWindow_42_reg_7089_pp0_iter5_reg;
        pixWindow_42_reg_7089_pp0_iter7_reg <= pixWindow_42_reg_7089_pp0_iter6_reg;
        pixWindow_42_reg_7089_pp0_iter8_reg <= pixWindow_42_reg_7089_pp0_iter7_reg;
        pixWindow_43_reg_7095_pp0_iter4_reg <= pixWindow_43_reg_7095;
        pixWindow_43_reg_7095_pp0_iter5_reg <= pixWindow_43_reg_7095_pp0_iter4_reg;
        pixWindow_43_reg_7095_pp0_iter6_reg <= pixWindow_43_reg_7095_pp0_iter5_reg;
        pixWindow_43_reg_7095_pp0_iter7_reg <= pixWindow_43_reg_7095_pp0_iter6_reg;
        pixWindow_43_reg_7095_pp0_iter8_reg <= pixWindow_43_reg_7095_pp0_iter7_reg;
        pixWindow_44_reg_7101_pp0_iter4_reg <= pixWindow_44_reg_7101;
        pixWindow_44_reg_7101_pp0_iter5_reg <= pixWindow_44_reg_7101_pp0_iter4_reg;
        pixWindow_44_reg_7101_pp0_iter6_reg <= pixWindow_44_reg_7101_pp0_iter5_reg;
        pixWindow_44_reg_7101_pp0_iter7_reg <= pixWindow_44_reg_7101_pp0_iter6_reg;
        pixWindow_44_reg_7101_pp0_iter8_reg <= pixWindow_44_reg_7101_pp0_iter7_reg;
        pixWindow_45_reg_7107_pp0_iter4_reg <= pixWindow_45_reg_7107;
        pixWindow_45_reg_7107_pp0_iter5_reg <= pixWindow_45_reg_7107_pp0_iter4_reg;
        pixWindow_45_reg_7107_pp0_iter6_reg <= pixWindow_45_reg_7107_pp0_iter5_reg;
        pixWindow_45_reg_7107_pp0_iter7_reg <= pixWindow_45_reg_7107_pp0_iter6_reg;
        pixWindow_45_reg_7107_pp0_iter8_reg <= pixWindow_45_reg_7107_pp0_iter7_reg;
        pixWindow_46_reg_7113_pp0_iter4_reg <= pixWindow_46_reg_7113;
        pixWindow_46_reg_7113_pp0_iter5_reg <= pixWindow_46_reg_7113_pp0_iter4_reg;
        pixWindow_46_reg_7113_pp0_iter6_reg <= pixWindow_46_reg_7113_pp0_iter5_reg;
        pixWindow_46_reg_7113_pp0_iter7_reg <= pixWindow_46_reg_7113_pp0_iter6_reg;
        pixWindow_46_reg_7113_pp0_iter8_reg <= pixWindow_46_reg_7113_pp0_iter7_reg;
        pixWindow_47_reg_7119_pp0_iter4_reg <= pixWindow_47_reg_7119;
        pixWindow_47_reg_7119_pp0_iter5_reg <= pixWindow_47_reg_7119_pp0_iter4_reg;
        pixWindow_47_reg_7119_pp0_iter6_reg <= pixWindow_47_reg_7119_pp0_iter5_reg;
        pixWindow_47_reg_7119_pp0_iter7_reg <= pixWindow_47_reg_7119_pp0_iter6_reg;
        pixWindow_47_reg_7119_pp0_iter8_reg <= pixWindow_47_reg_7119_pp0_iter7_reg;
        pixWindow_51_reg_7125_pp0_iter4_reg <= pixWindow_51_reg_7125;
        pixWindow_51_reg_7125_pp0_iter5_reg <= pixWindow_51_reg_7125_pp0_iter4_reg;
        pixWindow_51_reg_7125_pp0_iter6_reg <= pixWindow_51_reg_7125_pp0_iter5_reg;
        pixWindow_51_reg_7125_pp0_iter7_reg <= pixWindow_51_reg_7125_pp0_iter6_reg;
        pixWindow_51_reg_7125_pp0_iter8_reg <= pixWindow_51_reg_7125_pp0_iter7_reg;
        pixWindow_52_reg_7131_pp0_iter4_reg <= pixWindow_52_reg_7131;
        pixWindow_52_reg_7131_pp0_iter5_reg <= pixWindow_52_reg_7131_pp0_iter4_reg;
        pixWindow_52_reg_7131_pp0_iter6_reg <= pixWindow_52_reg_7131_pp0_iter5_reg;
        pixWindow_52_reg_7131_pp0_iter7_reg <= pixWindow_52_reg_7131_pp0_iter6_reg;
        pixWindow_52_reg_7131_pp0_iter8_reg <= pixWindow_52_reg_7131_pp0_iter7_reg;
        pixWindow_53_reg_7137_pp0_iter4_reg <= pixWindow_53_reg_7137;
        pixWindow_53_reg_7137_pp0_iter5_reg <= pixWindow_53_reg_7137_pp0_iter4_reg;
        pixWindow_53_reg_7137_pp0_iter6_reg <= pixWindow_53_reg_7137_pp0_iter5_reg;
        pixWindow_53_reg_7137_pp0_iter7_reg <= pixWindow_53_reg_7137_pp0_iter6_reg;
        pixWindow_53_reg_7137_pp0_iter8_reg <= pixWindow_53_reg_7137_pp0_iter7_reg;
        pixWindow_54_reg_7143_pp0_iter4_reg <= pixWindow_54_reg_7143;
        pixWindow_54_reg_7143_pp0_iter5_reg <= pixWindow_54_reg_7143_pp0_iter4_reg;
        pixWindow_54_reg_7143_pp0_iter6_reg <= pixWindow_54_reg_7143_pp0_iter5_reg;
        pixWindow_54_reg_7143_pp0_iter7_reg <= pixWindow_54_reg_7143_pp0_iter6_reg;
        pixWindow_54_reg_7143_pp0_iter8_reg <= pixWindow_54_reg_7143_pp0_iter7_reg;
        pixWindow_55_reg_7149_pp0_iter4_reg <= pixWindow_55_reg_7149;
        pixWindow_55_reg_7149_pp0_iter5_reg <= pixWindow_55_reg_7149_pp0_iter4_reg;
        pixWindow_55_reg_7149_pp0_iter6_reg <= pixWindow_55_reg_7149_pp0_iter5_reg;
        pixWindow_55_reg_7149_pp0_iter7_reg <= pixWindow_55_reg_7149_pp0_iter6_reg;
        pixWindow_55_reg_7149_pp0_iter8_reg <= pixWindow_55_reg_7149_pp0_iter7_reg;
        pixWindow_56_reg_7155_pp0_iter4_reg <= pixWindow_56_reg_7155;
        pixWindow_56_reg_7155_pp0_iter5_reg <= pixWindow_56_reg_7155_pp0_iter4_reg;
        pixWindow_56_reg_7155_pp0_iter6_reg <= pixWindow_56_reg_7155_pp0_iter5_reg;
        pixWindow_56_reg_7155_pp0_iter7_reg <= pixWindow_56_reg_7155_pp0_iter6_reg;
        pixWindow_56_reg_7155_pp0_iter8_reg <= pixWindow_56_reg_7155_pp0_iter7_reg;
        pixWindow_57_reg_7161_pp0_iter4_reg <= pixWindow_57_reg_7161;
        pixWindow_57_reg_7161_pp0_iter5_reg <= pixWindow_57_reg_7161_pp0_iter4_reg;
        pixWindow_57_reg_7161_pp0_iter6_reg <= pixWindow_57_reg_7161_pp0_iter5_reg;
        pixWindow_57_reg_7161_pp0_iter7_reg <= pixWindow_57_reg_7161_pp0_iter6_reg;
        pixWindow_57_reg_7161_pp0_iter8_reg <= pixWindow_57_reg_7161_pp0_iter7_reg;
        pixWindow_58_reg_7167_pp0_iter4_reg <= pixWindow_58_reg_7167;
        pixWindow_58_reg_7167_pp0_iter5_reg <= pixWindow_58_reg_7167_pp0_iter4_reg;
        pixWindow_58_reg_7167_pp0_iter6_reg <= pixWindow_58_reg_7167_pp0_iter5_reg;
        pixWindow_58_reg_7167_pp0_iter7_reg <= pixWindow_58_reg_7167_pp0_iter6_reg;
        pixWindow_58_reg_7167_pp0_iter8_reg <= pixWindow_58_reg_7167_pp0_iter7_reg;
        pixWindow_59_reg_7173_pp0_iter4_reg <= pixWindow_59_reg_7173;
        pixWindow_59_reg_7173_pp0_iter5_reg <= pixWindow_59_reg_7173_pp0_iter4_reg;
        pixWindow_59_reg_7173_pp0_iter6_reg <= pixWindow_59_reg_7173_pp0_iter5_reg;
        pixWindow_59_reg_7173_pp0_iter7_reg <= pixWindow_59_reg_7173_pp0_iter6_reg;
        pixWindow_59_reg_7173_pp0_iter8_reg <= pixWindow_59_reg_7173_pp0_iter7_reg;
        pixWindow_63_reg_6888 <= pixWindow_63_fu_2681_p1;
        pixWindow_64_reg_6898 <= {{lineBuffer_1_i_q1[19:10]}};
        pixWindow_65_reg_6908 <= {{lineBuffer_1_i_q1[29:20]}};
        pixWindow_66_reg_6918 <= {{lineBuffer_1_i_q1[39:30]}};
        pixWindow_67_reg_6923 <= {{lineBuffer_1_i_q1[49:40]}};
        pixWindow_68_reg_6928 <= {{lineBuffer_1_i_q1[59:50]}};
        pixWindow_69_reg_6933 <= {{lineBuffer_1_i_q1[69:60]}};
        pixWindow_70_reg_6938 <= {{lineBuffer_1_i_q1[79:70]}};
        pixWindow_71_reg_6943 <= {{lineBuffer_1_i_q1[89:80]}};
        pixWindow_75_reg_6792 <= pixWindow_75_fu_2567_p1;
        pixWindow_76_reg_6803 <= {{lineBuffer_i_q1[19:10]}};
        pixWindow_77_reg_6814 <= {{lineBuffer_i_q1[29:20]}};
        pixWindow_78_reg_6825 <= {{lineBuffer_i_q1[39:30]}};
        pixWindow_79_reg_6832 <= {{lineBuffer_i_q1[49:40]}};
        pixWindow_80_reg_6839 <= {{lineBuffer_i_q1[59:50]}};
        pixWindow_81_reg_6846 <= {{lineBuffer_i_q1[69:60]}};
        pixWindow_82_reg_6853 <= {{lineBuffer_i_q1[79:70]}};
        pixWindow_83_reg_6860 <= {{lineBuffer_i_q1[89:80]}};
        pixWindow_84_reg_6867 <= {{lineBuffer_i_q1[99:90]}};
        pixWindow_85_reg_6874 <= {{lineBuffer_i_q1[109:100]}};
        pixWindow_86_reg_6881 <= {{lineBuffer_i_q1[119:110]}};
        pix_10_reg_1501_pp0_iter5_reg <= pix_10_reg_1501;
        pix_10_reg_1501_pp0_iter6_reg <= pix_10_reg_1501_pp0_iter5_reg;
        pix_10_reg_1501_pp0_iter7_reg <= pix_10_reg_1501_pp0_iter6_reg;
        pix_11_reg_1431_pp0_iter5_reg <= pix_11_reg_1431;
        pix_11_reg_1431_pp0_iter6_reg <= pix_11_reg_1431_pp0_iter5_reg;
        pix_11_reg_1431_pp0_iter7_reg <= pix_11_reg_1431_pp0_iter6_reg;
        pix_12_reg_1421_pp0_iter5_reg <= pix_12_reg_1421;
        pix_12_reg_1421_pp0_iter6_reg <= pix_12_reg_1421_pp0_iter5_reg;
        pix_12_reg_1421_pp0_iter7_reg <= pix_12_reg_1421_pp0_iter6_reg;
        pix_12_reg_1421_pp0_iter8_reg <= pix_12_reg_1421_pp0_iter7_reg;
        pix_12_reg_1421_pp0_iter9_reg <= pix_12_reg_1421_pp0_iter8_reg;
        pix_13_reg_1411_pp0_iter5_reg <= pix_13_reg_1411;
        pix_13_reg_1411_pp0_iter6_reg <= pix_13_reg_1411_pp0_iter5_reg;
        pix_13_reg_1411_pp0_iter7_reg <= pix_13_reg_1411_pp0_iter6_reg;
        pix_14_reg_1461_pp0_iter5_reg <= pix_14_reg_1461;
        pix_14_reg_1461_pp0_iter6_reg <= pix_14_reg_1461_pp0_iter5_reg;
        pix_14_reg_1461_pp0_iter7_reg <= pix_14_reg_1461_pp0_iter6_reg;
        pix_15_reg_1451_pp0_iter5_reg <= pix_15_reg_1451;
        pix_15_reg_1451_pp0_iter6_reg <= pix_15_reg_1451_pp0_iter5_reg;
        pix_15_reg_1451_pp0_iter7_reg <= pix_15_reg_1451_pp0_iter6_reg;
        pix_15_reg_1451_pp0_iter8_reg <= pix_15_reg_1451_pp0_iter7_reg;
        pix_15_reg_1451_pp0_iter9_reg <= pix_15_reg_1451_pp0_iter8_reg;
        pix_16_reg_1441_pp0_iter5_reg <= pix_16_reg_1441;
        pix_16_reg_1441_pp0_iter6_reg <= pix_16_reg_1441_pp0_iter5_reg;
        pix_16_reg_1441_pp0_iter7_reg <= pix_16_reg_1441_pp0_iter6_reg;
        pix_17_reg_1491_pp0_iter5_reg <= pix_17_reg_1491;
        pix_17_reg_1491_pp0_iter6_reg <= pix_17_reg_1491_pp0_iter5_reg;
        pix_17_reg_1491_pp0_iter7_reg <= pix_17_reg_1491_pp0_iter6_reg;
        pix_18_reg_1481_pp0_iter5_reg <= pix_18_reg_1481;
        pix_18_reg_1481_pp0_iter6_reg <= pix_18_reg_1481_pp0_iter5_reg;
        pix_18_reg_1481_pp0_iter7_reg <= pix_18_reg_1481_pp0_iter6_reg;
        pix_18_reg_1481_pp0_iter8_reg <= pix_18_reg_1481_pp0_iter7_reg;
        pix_18_reg_1481_pp0_iter9_reg <= pix_18_reg_1481_pp0_iter8_reg;
        pix_19_reg_1471_pp0_iter5_reg <= pix_19_reg_1471;
        pix_19_reg_1471_pp0_iter6_reg <= pix_19_reg_1471_pp0_iter5_reg;
        pix_19_reg_1471_pp0_iter7_reg <= pix_19_reg_1471_pp0_iter6_reg;
        pix_9_reg_1511_pp0_iter5_reg <= pix_9_reg_1511;
        pix_9_reg_1511_pp0_iter6_reg <= pix_9_reg_1511_pp0_iter5_reg;
        pix_9_reg_1511_pp0_iter7_reg <= pix_9_reg_1511_pp0_iter6_reg;
        pix_9_reg_1511_pp0_iter8_reg <= pix_9_reg_1511_pp0_iter7_reg;
        pix_9_reg_1511_pp0_iter9_reg <= pix_9_reg_1511_pp0_iter8_reg;
        pix_reg_1521_pp0_iter5_reg <= pix_reg_1521;
        pix_reg_1521_pp0_iter6_reg <= pix_reg_1521_pp0_iter5_reg;
        pix_reg_1521_pp0_iter7_reg <= pix_reg_1521_pp0_iter6_reg;
        select_ln827_1_reg_7763 <= select_ln827_1_fu_5572_p3;
        select_ln827_3_reg_7773 <= select_ln827_3_fu_5701_p3;
        select_ln827_5_reg_7783 <= select_ln827_5_fu_5830_p3;
        select_ln827_7_reg_7793 <= select_ln827_7_fu_5959_p3;
        select_ln829_1_reg_7768 <= select_ln829_1_fu_5628_p3;
        select_ln829_3_reg_7778 <= select_ln829_3_fu_5757_p3;
        select_ln829_5_reg_7788 <= select_ln829_5_fu_5886_p3;
        select_ln829_7_reg_7798 <= select_ln829_7_fu_6015_p3;
        sub_ln817_2_reg_7475 <= sub_ln817_2_fu_3970_p2;
        sub_ln817_2_reg_7475_pp0_iter5_reg <= sub_ln817_2_reg_7475;
        sub_ln817_2_reg_7475_pp0_iter6_reg <= sub_ln817_2_reg_7475_pp0_iter5_reg;
        sub_ln817_4_reg_7523 <= sub_ln817_4_fu_4176_p2;
        sub_ln817_4_reg_7523_pp0_iter5_reg <= sub_ln817_4_reg_7523;
        sub_ln817_4_reg_7523_pp0_iter6_reg <= sub_ln817_4_reg_7523_pp0_iter5_reg;
        sub_ln817_6_reg_7561 <= sub_ln817_6_fu_4348_p2;
        sub_ln817_6_reg_7561_pp0_iter5_reg <= sub_ln817_6_reg_7561;
        sub_ln817_6_reg_7561_pp0_iter6_reg <= sub_ln817_6_reg_7561_pp0_iter5_reg;
        sub_ln817_reg_7427 <= sub_ln817_fu_3754_p2;
        sub_ln817_reg_7427_pp0_iter5_reg <= sub_ln817_reg_7427;
        sub_ln817_reg_7427_pp0_iter6_reg <= sub_ln817_reg_7427_pp0_iter5_reg;
        sub_ln818_1_reg_7480 <= sub_ln818_1_fu_3987_p2;
        sub_ln818_1_reg_7480_pp0_iter5_reg <= sub_ln818_1_reg_7480;
        sub_ln818_1_reg_7480_pp0_iter6_reg <= sub_ln818_1_reg_7480_pp0_iter5_reg;
        sub_ln818_2_reg_7528 <= sub_ln818_2_fu_4193_p2;
        sub_ln818_2_reg_7528_pp0_iter5_reg <= sub_ln818_2_reg_7528;
        sub_ln818_2_reg_7528_pp0_iter6_reg <= sub_ln818_2_reg_7528_pp0_iter5_reg;
        sub_ln818_3_reg_7566 <= sub_ln818_3_fu_4365_p2;
        sub_ln818_3_reg_7566_pp0_iter5_reg <= sub_ln818_3_reg_7566;
        sub_ln818_3_reg_7566_pp0_iter6_reg <= sub_ln818_3_reg_7566_pp0_iter5_reg;
        sub_ln818_reg_7432 <= sub_ln818_fu_3771_p2;
        sub_ln818_reg_7432_pp0_iter5_reg <= sub_ln818_reg_7432;
        sub_ln818_reg_7432_pp0_iter6_reg <= sub_ln818_reg_7432_pp0_iter5_reg;
        sub_ln819_1_reg_7485 <= sub_ln819_1_fu_4004_p2;
        sub_ln819_1_reg_7485_pp0_iter5_reg <= sub_ln819_1_reg_7485;
        sub_ln819_1_reg_7485_pp0_iter6_reg <= sub_ln819_1_reg_7485_pp0_iter5_reg;
        sub_ln819_2_reg_7369 <= sub_ln819_2_fu_3365_p2;
        sub_ln819_2_reg_7369_pp0_iter4_reg <= sub_ln819_2_reg_7369;
        sub_ln819_2_reg_7369_pp0_iter5_reg <= sub_ln819_2_reg_7369_pp0_iter4_reg;
        sub_ln819_2_reg_7369_pp0_iter6_reg <= sub_ln819_2_reg_7369_pp0_iter5_reg;
        sub_ln819_3_reg_7389 <= sub_ln819_3_fu_3407_p2;
        sub_ln819_3_reg_7389_pp0_iter4_reg <= sub_ln819_3_reg_7389;
        sub_ln819_3_reg_7389_pp0_iter5_reg <= sub_ln819_3_reg_7389_pp0_iter4_reg;
        sub_ln819_3_reg_7389_pp0_iter6_reg <= sub_ln819_3_reg_7389_pp0_iter5_reg;
        sub_ln819_reg_7437 <= sub_ln819_fu_3788_p2;
        sub_ln819_reg_7437_pp0_iter5_reg <= sub_ln819_reg_7437;
        sub_ln819_reg_7437_pp0_iter6_reg <= sub_ln819_reg_7437_pp0_iter5_reg;
        sub_ln820_3_reg_7490 <= sub_ln820_3_fu_4021_p2;
        sub_ln820_3_reg_7490_pp0_iter5_reg <= sub_ln820_3_reg_7490;
        sub_ln820_3_reg_7490_pp0_iter6_reg <= sub_ln820_3_reg_7490_pp0_iter5_reg;
        sub_ln820_6_reg_7374 <= sub_ln820_6_fu_3382_p2;
        sub_ln820_6_reg_7374_pp0_iter4_reg <= sub_ln820_6_reg_7374;
        sub_ln820_6_reg_7374_pp0_iter5_reg <= sub_ln820_6_reg_7374_pp0_iter4_reg;
        sub_ln820_6_reg_7374_pp0_iter6_reg <= sub_ln820_6_reg_7374_pp0_iter5_reg;
        sub_ln820_9_reg_7394 <= sub_ln820_9_fu_3424_p2;
        sub_ln820_9_reg_7394_pp0_iter4_reg <= sub_ln820_9_reg_7394;
        sub_ln820_9_reg_7394_pp0_iter5_reg <= sub_ln820_9_reg_7394_pp0_iter4_reg;
        sub_ln820_9_reg_7394_pp0_iter6_reg <= sub_ln820_9_reg_7394_pp0_iter5_reg;
        sub_ln820_reg_7442 <= sub_ln820_fu_3805_p2;
        sub_ln820_reg_7442_pp0_iter5_reg <= sub_ln820_reg_7442;
        sub_ln820_reg_7442_pp0_iter6_reg <= sub_ln820_reg_7442_pp0_iter5_reg;
        zext_ln792_2_reg_7359[9 : 0] <= zext_ln792_2_fu_3346_p1[9 : 0];
        zext_ln792_3_reg_7379[9 : 0] <= zext_ln792_3_fu_3388_p1[9 : 0];
        zext_ln793_2_reg_7364[9 : 0] <= zext_ln793_2_fu_3350_p1[9 : 0];
        zext_ln793_3_reg_7384[9 : 0] <= zext_ln793_3_fu_3392_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        InPix_reg_6697 <= imgG_dout;
        add_ln638_reg_6626 <= add_ln638_fu_2375_p2;
        and_ln833_reg_6681 <= and_ln833_fu_2417_p2;
        and_ln833_reg_6681_pp0_iter1_reg <= and_ln833_reg_6681;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp161_i_reg_6635 <= cmp161_i_fu_2397_p2;
        cmp161_i_reg_6635_pp0_iter1_reg <= cmp161_i_reg_6635;
        icmp_ln633_reg_6622 <= icmp_ln633_fu_2369_p2;
        icmp_ln633_reg_6622_pp0_iter1_reg <= icmp_ln633_reg_6622;
        icmp_ln643_reg_6631 <= icmp_ln643_fu_2391_p2;
        icmp_ln643_reg_6631_pp0_iter1_reg <= icmp_ln643_reg_6631;
        lineBuffer_1_i_addr_reg_6691 <= zext_ln641_fu_2439_p1;
        lineBuffer_i_addr_reg_6685 <= zext_ln641_fu_2439_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        ap_phi_reg_pp0_iter1_b_10_reg_2134 <= ap_phi_reg_pp0_iter0_b_10_reg_2134;
        ap_phi_reg_pp0_iter1_b_1_reg_2080 <= ap_phi_reg_pp0_iter0_b_1_reg_2080;
        ap_phi_reg_pp0_iter1_b_4_reg_2098 <= ap_phi_reg_pp0_iter0_b_4_reg_2098;
        ap_phi_reg_pp0_iter1_b_7_reg_2116 <= ap_phi_reg_pp0_iter0_b_7_reg_2116;
        ap_phi_reg_pp0_iter1_downleft_1_reg_1393 <= ap_phi_reg_pp0_iter0_downleft_1_reg_1393;
        ap_phi_reg_pp0_iter1_downleft_2_reg_1384 <= ap_phi_reg_pp0_iter0_downleft_2_reg_1384;
        ap_phi_reg_pp0_iter1_downleft_3_reg_1375 <= ap_phi_reg_pp0_iter0_downleft_3_reg_1375;
        ap_phi_reg_pp0_iter1_downleft_4_reg_1366 <= ap_phi_reg_pp0_iter0_downleft_4_reg_1366;
        ap_phi_reg_pp0_iter1_downleft_5_reg_1357 <= ap_phi_reg_pp0_iter0_downleft_5_reg_1357;
        ap_phi_reg_pp0_iter1_downleft_reg_1402 <= ap_phi_reg_pp0_iter0_downleft_reg_1402;
        ap_phi_reg_pp0_iter1_downright_11_reg_1348 <= ap_phi_reg_pp0_iter0_downright_11_reg_1348;
        ap_phi_reg_pp0_iter1_downright_12_reg_1339 <= ap_phi_reg_pp0_iter0_downright_12_reg_1339;
        ap_phi_reg_pp0_iter1_downright_13_reg_1330 <= ap_phi_reg_pp0_iter0_downright_13_reg_1330;
        ap_phi_reg_pp0_iter1_downright_14_reg_1321 <= ap_phi_reg_pp0_iter0_downright_14_reg_1321;
        ap_phi_reg_pp0_iter1_downright_15_reg_1312 <= ap_phi_reg_pp0_iter0_downright_15_reg_1312;
        ap_phi_reg_pp0_iter1_downright_16_reg_1303 <= ap_phi_reg_pp0_iter0_downright_16_reg_1303;
        ap_phi_reg_pp0_iter1_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter0_en_rgd_10_reg_1882;
        ap_phi_reg_pp0_iter1_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter0_en_rgd_11_reg_1855;
        ap_phi_reg_pp0_iter1_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter0_en_rgd_12_reg_2044;
        ap_phi_reg_pp0_iter1_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter0_en_rgd_13_reg_2017;
        ap_phi_reg_pp0_iter1_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter0_en_rgd_14_reg_1990;
        ap_phi_reg_pp0_iter1_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter0_en_rgd_15_reg_1963;
        ap_phi_reg_pp0_iter1_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter0_en_rgd_1_reg_1693;
        ap_phi_reg_pp0_iter1_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter0_en_rgd_2_reg_1666;
        ap_phi_reg_pp0_iter1_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter0_en_rgd_3_reg_1639;
        ap_phi_reg_pp0_iter1_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter0_en_rgd_4_reg_1828;
        ap_phi_reg_pp0_iter1_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter0_en_rgd_5_reg_1801;
        ap_phi_reg_pp0_iter1_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter0_en_rgd_6_reg_1774;
        ap_phi_reg_pp0_iter1_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter0_en_rgd_7_reg_1747;
        ap_phi_reg_pp0_iter1_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter0_en_rgd_8_reg_1936;
        ap_phi_reg_pp0_iter1_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter0_en_rgd_9_reg_1909;
        ap_phi_reg_pp0_iter1_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter0_en_rgd_reg_1720;
        ap_phi_reg_pp0_iter1_pixBuf_66_reg_988 <= ap_phi_reg_pp0_iter0_pixBuf_66_reg_988;
        ap_phi_reg_pp0_iter1_pixBuf_67_reg_979 <= ap_phi_reg_pp0_iter0_pixBuf_67_reg_979;
        ap_phi_reg_pp0_iter1_pixBuf_68_reg_970 <= ap_phi_reg_pp0_iter0_pixBuf_68_reg_970;
        ap_phi_reg_pp0_iter1_pixBuf_69_reg_961 <= ap_phi_reg_pp0_iter0_pixBuf_69_reg_961;
        ap_phi_reg_pp0_iter1_pixBuf_70_reg_952 <= ap_phi_reg_pp0_iter0_pixBuf_70_reg_952;
        ap_phi_reg_pp0_iter1_pixBuf_71_reg_943 <= ap_phi_reg_pp0_iter0_pixBuf_71_reg_943;
        ap_phi_reg_pp0_iter1_pixBuf_72_reg_934 <= ap_phi_reg_pp0_iter0_pixBuf_72_reg_934;
        ap_phi_reg_pp0_iter1_pixBuf_73_reg_925 <= ap_phi_reg_pp0_iter0_pixBuf_73_reg_925;
        ap_phi_reg_pp0_iter1_pixBuf_74_reg_916 <= ap_phi_reg_pp0_iter0_pixBuf_74_reg_916;
        ap_phi_reg_pp0_iter1_pixBuf_75_reg_907 <= ap_phi_reg_pp0_iter0_pixBuf_75_reg_907;
        ap_phi_reg_pp0_iter1_pixBuf_76_reg_898 <= ap_phi_reg_pp0_iter0_pixBuf_76_reg_898;
        ap_phi_reg_pp0_iter1_pixBuf_77_reg_889 <= ap_phi_reg_pp0_iter0_pixBuf_77_reg_889;
        ap_phi_reg_pp0_iter1_pix_10_reg_1501 <= ap_phi_reg_pp0_iter0_pix_10_reg_1501;
        ap_phi_reg_pp0_iter1_pix_11_reg_1431 <= ap_phi_reg_pp0_iter0_pix_11_reg_1431;
        ap_phi_reg_pp0_iter1_pix_12_reg_1421 <= ap_phi_reg_pp0_iter0_pix_12_reg_1421;
        ap_phi_reg_pp0_iter1_pix_13_reg_1411 <= ap_phi_reg_pp0_iter0_pix_13_reg_1411;
        ap_phi_reg_pp0_iter1_pix_14_reg_1461 <= ap_phi_reg_pp0_iter0_pix_14_reg_1461;
        ap_phi_reg_pp0_iter1_pix_15_reg_1451 <= ap_phi_reg_pp0_iter0_pix_15_reg_1451;
        ap_phi_reg_pp0_iter1_pix_16_reg_1441 <= ap_phi_reg_pp0_iter0_pix_16_reg_1441;
        ap_phi_reg_pp0_iter1_pix_17_reg_1491 <= ap_phi_reg_pp0_iter0_pix_17_reg_1491;
        ap_phi_reg_pp0_iter1_pix_18_reg_1481 <= ap_phi_reg_pp0_iter0_pix_18_reg_1481;
        ap_phi_reg_pp0_iter1_pix_19_reg_1471 <= ap_phi_reg_pp0_iter0_pix_19_reg_1471;
        ap_phi_reg_pp0_iter1_pix_9_reg_1511 <= ap_phi_reg_pp0_iter0_pix_9_reg_1511;
        ap_phi_reg_pp0_iter1_pix_reg_1521 <= ap_phi_reg_pp0_iter0_pix_reg_1521;
        ap_phi_reg_pp0_iter1_r_10_reg_2125 <= ap_phi_reg_pp0_iter0_r_10_reg_2125;
        ap_phi_reg_pp0_iter1_r_1_reg_2071 <= ap_phi_reg_pp0_iter0_r_1_reg_2071;
        ap_phi_reg_pp0_iter1_r_4_reg_2089 <= ap_phi_reg_pp0_iter0_r_4_reg_2089;
        ap_phi_reg_pp0_iter1_r_7_reg_2107 <= ap_phi_reg_pp0_iter0_r_7_reg_2107;
        ap_phi_reg_pp0_iter1_upleft_1_reg_1621 <= ap_phi_reg_pp0_iter0_upleft_1_reg_1621;
        ap_phi_reg_pp0_iter1_upleft_2_reg_1612 <= ap_phi_reg_pp0_iter0_upleft_2_reg_1612;
        ap_phi_reg_pp0_iter1_upleft_3_reg_1603 <= ap_phi_reg_pp0_iter0_upleft_3_reg_1603;
        ap_phi_reg_pp0_iter1_upleft_4_reg_1594 <= ap_phi_reg_pp0_iter0_upleft_4_reg_1594;
        ap_phi_reg_pp0_iter1_upleft_5_reg_1585 <= ap_phi_reg_pp0_iter0_upleft_5_reg_1585;
        ap_phi_reg_pp0_iter1_upleft_reg_1630 <= ap_phi_reg_pp0_iter0_upleft_reg_1630;
        ap_phi_reg_pp0_iter1_upright_11_reg_1576 <= ap_phi_reg_pp0_iter0_upright_11_reg_1576;
        ap_phi_reg_pp0_iter1_upright_12_reg_1567 <= ap_phi_reg_pp0_iter0_upright_12_reg_1567;
        ap_phi_reg_pp0_iter1_upright_13_reg_1558 <= ap_phi_reg_pp0_iter0_upright_13_reg_1558;
        ap_phi_reg_pp0_iter1_upright_14_reg_1549 <= ap_phi_reg_pp0_iter0_upright_14_reg_1549;
        ap_phi_reg_pp0_iter1_upright_15_reg_1540 <= ap_phi_reg_pp0_iter0_upright_15_reg_1540;
        ap_phi_reg_pp0_iter1_upright_16_reg_1531 <= ap_phi_reg_pp0_iter0_upright_16_reg_1531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd1] == 1'b1))) begin
        ap_phi_reg_pp0_iter2_b_10_reg_2134 <= ap_phi_reg_pp0_iter1_b_10_reg_2134;
        ap_phi_reg_pp0_iter2_b_1_reg_2080 <= ap_phi_reg_pp0_iter1_b_1_reg_2080;
        ap_phi_reg_pp0_iter2_b_4_reg_2098 <= ap_phi_reg_pp0_iter1_b_4_reg_2098;
        ap_phi_reg_pp0_iter2_b_7_reg_2116 <= ap_phi_reg_pp0_iter1_b_7_reg_2116;
        ap_phi_reg_pp0_iter2_downleft_1_reg_1393 <= ap_phi_reg_pp0_iter1_downleft_1_reg_1393;
        ap_phi_reg_pp0_iter2_downleft_2_reg_1384 <= ap_phi_reg_pp0_iter1_downleft_2_reg_1384;
        ap_phi_reg_pp0_iter2_downleft_3_reg_1375 <= ap_phi_reg_pp0_iter1_downleft_3_reg_1375;
        ap_phi_reg_pp0_iter2_downleft_4_reg_1366 <= ap_phi_reg_pp0_iter1_downleft_4_reg_1366;
        ap_phi_reg_pp0_iter2_downleft_5_reg_1357 <= ap_phi_reg_pp0_iter1_downleft_5_reg_1357;
        ap_phi_reg_pp0_iter2_downleft_reg_1402 <= ap_phi_reg_pp0_iter1_downleft_reg_1402;
        ap_phi_reg_pp0_iter2_downright_11_reg_1348 <= ap_phi_reg_pp0_iter1_downright_11_reg_1348;
        ap_phi_reg_pp0_iter2_downright_12_reg_1339 <= ap_phi_reg_pp0_iter1_downright_12_reg_1339;
        ap_phi_reg_pp0_iter2_downright_13_reg_1330 <= ap_phi_reg_pp0_iter1_downright_13_reg_1330;
        ap_phi_reg_pp0_iter2_downright_14_reg_1321 <= ap_phi_reg_pp0_iter1_downright_14_reg_1321;
        ap_phi_reg_pp0_iter2_downright_15_reg_1312 <= ap_phi_reg_pp0_iter1_downright_15_reg_1312;
        ap_phi_reg_pp0_iter2_downright_16_reg_1303 <= ap_phi_reg_pp0_iter1_downright_16_reg_1303;
        ap_phi_reg_pp0_iter2_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter1_en_rgd_10_reg_1882;
        ap_phi_reg_pp0_iter2_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter1_en_rgd_11_reg_1855;
        ap_phi_reg_pp0_iter2_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter1_en_rgd_12_reg_2044;
        ap_phi_reg_pp0_iter2_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter1_en_rgd_13_reg_2017;
        ap_phi_reg_pp0_iter2_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter1_en_rgd_14_reg_1990;
        ap_phi_reg_pp0_iter2_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter1_en_rgd_15_reg_1963;
        ap_phi_reg_pp0_iter2_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter1_en_rgd_1_reg_1693;
        ap_phi_reg_pp0_iter2_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter1_en_rgd_2_reg_1666;
        ap_phi_reg_pp0_iter2_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter1_en_rgd_3_reg_1639;
        ap_phi_reg_pp0_iter2_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter1_en_rgd_4_reg_1828;
        ap_phi_reg_pp0_iter2_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter1_en_rgd_5_reg_1801;
        ap_phi_reg_pp0_iter2_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter1_en_rgd_6_reg_1774;
        ap_phi_reg_pp0_iter2_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter1_en_rgd_7_reg_1747;
        ap_phi_reg_pp0_iter2_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter1_en_rgd_8_reg_1936;
        ap_phi_reg_pp0_iter2_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter1_en_rgd_9_reg_1909;
        ap_phi_reg_pp0_iter2_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter1_en_rgd_reg_1720;
        ap_phi_reg_pp0_iter2_pix_10_reg_1501 <= ap_phi_reg_pp0_iter1_pix_10_reg_1501;
        ap_phi_reg_pp0_iter2_pix_11_reg_1431 <= ap_phi_reg_pp0_iter1_pix_11_reg_1431;
        ap_phi_reg_pp0_iter2_pix_12_reg_1421 <= ap_phi_reg_pp0_iter1_pix_12_reg_1421;
        ap_phi_reg_pp0_iter2_pix_13_reg_1411 <= ap_phi_reg_pp0_iter1_pix_13_reg_1411;
        ap_phi_reg_pp0_iter2_pix_14_reg_1461 <= ap_phi_reg_pp0_iter1_pix_14_reg_1461;
        ap_phi_reg_pp0_iter2_pix_15_reg_1451 <= ap_phi_reg_pp0_iter1_pix_15_reg_1451;
        ap_phi_reg_pp0_iter2_pix_16_reg_1441 <= ap_phi_reg_pp0_iter1_pix_16_reg_1441;
        ap_phi_reg_pp0_iter2_pix_17_reg_1491 <= ap_phi_reg_pp0_iter1_pix_17_reg_1491;
        ap_phi_reg_pp0_iter2_pix_18_reg_1481 <= ap_phi_reg_pp0_iter1_pix_18_reg_1481;
        ap_phi_reg_pp0_iter2_pix_19_reg_1471 <= ap_phi_reg_pp0_iter1_pix_19_reg_1471;
        ap_phi_reg_pp0_iter2_pix_9_reg_1511 <= ap_phi_reg_pp0_iter1_pix_9_reg_1511;
        ap_phi_reg_pp0_iter2_pix_reg_1521 <= ap_phi_reg_pp0_iter1_pix_reg_1521;
        ap_phi_reg_pp0_iter2_r_10_reg_2125 <= ap_phi_reg_pp0_iter1_r_10_reg_2125;
        ap_phi_reg_pp0_iter2_r_1_reg_2071 <= ap_phi_reg_pp0_iter1_r_1_reg_2071;
        ap_phi_reg_pp0_iter2_r_4_reg_2089 <= ap_phi_reg_pp0_iter1_r_4_reg_2089;
        ap_phi_reg_pp0_iter2_r_7_reg_2107 <= ap_phi_reg_pp0_iter1_r_7_reg_2107;
        ap_phi_reg_pp0_iter2_upleft_1_reg_1621 <= ap_phi_reg_pp0_iter1_upleft_1_reg_1621;
        ap_phi_reg_pp0_iter2_upleft_2_reg_1612 <= ap_phi_reg_pp0_iter1_upleft_2_reg_1612;
        ap_phi_reg_pp0_iter2_upleft_3_reg_1603 <= ap_phi_reg_pp0_iter1_upleft_3_reg_1603;
        ap_phi_reg_pp0_iter2_upleft_4_reg_1594 <= ap_phi_reg_pp0_iter1_upleft_4_reg_1594;
        ap_phi_reg_pp0_iter2_upleft_5_reg_1585 <= ap_phi_reg_pp0_iter1_upleft_5_reg_1585;
        ap_phi_reg_pp0_iter2_upleft_reg_1630 <= ap_phi_reg_pp0_iter1_upleft_reg_1630;
        ap_phi_reg_pp0_iter2_upright_11_reg_1576 <= ap_phi_reg_pp0_iter1_upright_11_reg_1576;
        ap_phi_reg_pp0_iter2_upright_12_reg_1567 <= ap_phi_reg_pp0_iter1_upright_12_reg_1567;
        ap_phi_reg_pp0_iter2_upright_13_reg_1558 <= ap_phi_reg_pp0_iter1_upright_13_reg_1558;
        ap_phi_reg_pp0_iter2_upright_14_reg_1549 <= ap_phi_reg_pp0_iter1_upright_14_reg_1549;
        ap_phi_reg_pp0_iter2_upright_15_reg_1540 <= ap_phi_reg_pp0_iter1_upright_15_reg_1540;
        ap_phi_reg_pp0_iter2_upright_16_reg_1531 <= ap_phi_reg_pp0_iter1_upright_16_reg_1531;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_b_10_reg_2134 <= ap_phi_reg_pp0_iter2_b_10_reg_2134;
        ap_phi_reg_pp0_iter3_b_1_reg_2080 <= ap_phi_reg_pp0_iter2_b_1_reg_2080;
        ap_phi_reg_pp0_iter3_b_4_reg_2098 <= ap_phi_reg_pp0_iter2_b_4_reg_2098;
        ap_phi_reg_pp0_iter3_b_7_reg_2116 <= ap_phi_reg_pp0_iter2_b_7_reg_2116;
        ap_phi_reg_pp0_iter3_downleft_1_reg_1393 <= ap_phi_reg_pp0_iter2_downleft_1_reg_1393;
        ap_phi_reg_pp0_iter3_downleft_2_reg_1384 <= ap_phi_reg_pp0_iter2_downleft_2_reg_1384;
        ap_phi_reg_pp0_iter3_downleft_3_reg_1375 <= ap_phi_reg_pp0_iter2_downleft_3_reg_1375;
        ap_phi_reg_pp0_iter3_downleft_4_reg_1366 <= ap_phi_reg_pp0_iter2_downleft_4_reg_1366;
        ap_phi_reg_pp0_iter3_downleft_5_reg_1357 <= ap_phi_reg_pp0_iter2_downleft_5_reg_1357;
        ap_phi_reg_pp0_iter3_downleft_reg_1402 <= ap_phi_reg_pp0_iter2_downleft_reg_1402;
        ap_phi_reg_pp0_iter3_downright_11_reg_1348 <= ap_phi_reg_pp0_iter2_downright_11_reg_1348;
        ap_phi_reg_pp0_iter3_downright_12_reg_1339 <= ap_phi_reg_pp0_iter2_downright_12_reg_1339;
        ap_phi_reg_pp0_iter3_downright_13_reg_1330 <= ap_phi_reg_pp0_iter2_downright_13_reg_1330;
        ap_phi_reg_pp0_iter3_downright_14_reg_1321 <= ap_phi_reg_pp0_iter2_downright_14_reg_1321;
        ap_phi_reg_pp0_iter3_downright_15_reg_1312 <= ap_phi_reg_pp0_iter2_downright_15_reg_1312;
        ap_phi_reg_pp0_iter3_downright_16_reg_1303 <= ap_phi_reg_pp0_iter2_downright_16_reg_1303;
        ap_phi_reg_pp0_iter3_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter2_en_rgd_10_reg_1882;
        ap_phi_reg_pp0_iter3_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter2_en_rgd_11_reg_1855;
        ap_phi_reg_pp0_iter3_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter2_en_rgd_12_reg_2044;
        ap_phi_reg_pp0_iter3_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter2_en_rgd_13_reg_2017;
        ap_phi_reg_pp0_iter3_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter2_en_rgd_14_reg_1990;
        ap_phi_reg_pp0_iter3_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter2_en_rgd_15_reg_1963;
        ap_phi_reg_pp0_iter3_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter2_en_rgd_1_reg_1693;
        ap_phi_reg_pp0_iter3_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter2_en_rgd_2_reg_1666;
        ap_phi_reg_pp0_iter3_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter2_en_rgd_3_reg_1639;
        ap_phi_reg_pp0_iter3_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter2_en_rgd_4_reg_1828;
        ap_phi_reg_pp0_iter3_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter2_en_rgd_5_reg_1801;
        ap_phi_reg_pp0_iter3_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter2_en_rgd_6_reg_1774;
        ap_phi_reg_pp0_iter3_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter2_en_rgd_7_reg_1747;
        ap_phi_reg_pp0_iter3_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter2_en_rgd_8_reg_1936;
        ap_phi_reg_pp0_iter3_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter2_en_rgd_9_reg_1909;
        ap_phi_reg_pp0_iter3_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter2_en_rgd_reg_1720;
        ap_phi_reg_pp0_iter3_pix_10_reg_1501 <= ap_phi_reg_pp0_iter2_pix_10_reg_1501;
        ap_phi_reg_pp0_iter3_pix_11_reg_1431 <= ap_phi_reg_pp0_iter2_pix_11_reg_1431;
        ap_phi_reg_pp0_iter3_pix_12_reg_1421 <= ap_phi_reg_pp0_iter2_pix_12_reg_1421;
        ap_phi_reg_pp0_iter3_pix_13_reg_1411 <= ap_phi_reg_pp0_iter2_pix_13_reg_1411;
        ap_phi_reg_pp0_iter3_pix_14_reg_1461 <= ap_phi_reg_pp0_iter2_pix_14_reg_1461;
        ap_phi_reg_pp0_iter3_pix_15_reg_1451 <= ap_phi_reg_pp0_iter2_pix_15_reg_1451;
        ap_phi_reg_pp0_iter3_pix_16_reg_1441 <= ap_phi_reg_pp0_iter2_pix_16_reg_1441;
        ap_phi_reg_pp0_iter3_pix_17_reg_1491 <= ap_phi_reg_pp0_iter2_pix_17_reg_1491;
        ap_phi_reg_pp0_iter3_pix_18_reg_1481 <= ap_phi_reg_pp0_iter2_pix_18_reg_1481;
        ap_phi_reg_pp0_iter3_pix_19_reg_1471 <= ap_phi_reg_pp0_iter2_pix_19_reg_1471;
        ap_phi_reg_pp0_iter3_pix_9_reg_1511 <= ap_phi_reg_pp0_iter2_pix_9_reg_1511;
        ap_phi_reg_pp0_iter3_pix_reg_1521 <= ap_phi_reg_pp0_iter2_pix_reg_1521;
        ap_phi_reg_pp0_iter3_r_10_reg_2125 <= ap_phi_reg_pp0_iter2_r_10_reg_2125;
        ap_phi_reg_pp0_iter3_r_1_reg_2071 <= ap_phi_reg_pp0_iter2_r_1_reg_2071;
        ap_phi_reg_pp0_iter3_r_4_reg_2089 <= ap_phi_reg_pp0_iter2_r_4_reg_2089;
        ap_phi_reg_pp0_iter3_r_7_reg_2107 <= ap_phi_reg_pp0_iter2_r_7_reg_2107;
        ap_phi_reg_pp0_iter3_upleft_1_reg_1621 <= ap_phi_reg_pp0_iter2_upleft_1_reg_1621;
        ap_phi_reg_pp0_iter3_upleft_2_reg_1612 <= ap_phi_reg_pp0_iter2_upleft_2_reg_1612;
        ap_phi_reg_pp0_iter3_upleft_3_reg_1603 <= ap_phi_reg_pp0_iter2_upleft_3_reg_1603;
        ap_phi_reg_pp0_iter3_upleft_4_reg_1594 <= ap_phi_reg_pp0_iter2_upleft_4_reg_1594;
        ap_phi_reg_pp0_iter3_upleft_5_reg_1585 <= ap_phi_reg_pp0_iter2_upleft_5_reg_1585;
        ap_phi_reg_pp0_iter3_upleft_reg_1630 <= ap_phi_reg_pp0_iter2_upleft_reg_1630;
        ap_phi_reg_pp0_iter3_upright_11_reg_1576 <= ap_phi_reg_pp0_iter2_upright_11_reg_1576;
        ap_phi_reg_pp0_iter3_upright_12_reg_1567 <= ap_phi_reg_pp0_iter2_upright_12_reg_1567;
        ap_phi_reg_pp0_iter3_upright_13_reg_1558 <= ap_phi_reg_pp0_iter2_upright_13_reg_1558;
        ap_phi_reg_pp0_iter3_upright_14_reg_1549 <= ap_phi_reg_pp0_iter2_upright_14_reg_1549;
        ap_phi_reg_pp0_iter3_upright_15_reg_1540 <= ap_phi_reg_pp0_iter2_upright_15_reg_1540;
        ap_phi_reg_pp0_iter3_upright_16_reg_1531 <= ap_phi_reg_pp0_iter2_upright_16_reg_1531;
        pixWindow_132_reg_6762 <= pixBuf_6_fu_404;
        pixWindow_133_reg_6772 <= pixBuf_7_fu_408;
        pixWindow_134_reg_6782 <= pixBuf_8_fu_412;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_b_10_reg_2134 <= ap_phi_reg_pp0_iter3_b_10_reg_2134;
        ap_phi_reg_pp0_iter4_b_1_reg_2080 <= ap_phi_reg_pp0_iter3_b_1_reg_2080;
        ap_phi_reg_pp0_iter4_b_4_reg_2098 <= ap_phi_reg_pp0_iter3_b_4_reg_2098;
        ap_phi_reg_pp0_iter4_b_7_reg_2116 <= ap_phi_reg_pp0_iter3_b_7_reg_2116;
        ap_phi_reg_pp0_iter4_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter3_en_rgd_10_reg_1882;
        ap_phi_reg_pp0_iter4_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter3_en_rgd_11_reg_1855;
        ap_phi_reg_pp0_iter4_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter3_en_rgd_12_reg_2044;
        ap_phi_reg_pp0_iter4_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter3_en_rgd_13_reg_2017;
        ap_phi_reg_pp0_iter4_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter3_en_rgd_14_reg_1990;
        ap_phi_reg_pp0_iter4_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter3_en_rgd_15_reg_1963;
        ap_phi_reg_pp0_iter4_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter3_en_rgd_1_reg_1693;
        ap_phi_reg_pp0_iter4_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter3_en_rgd_2_reg_1666;
        ap_phi_reg_pp0_iter4_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter3_en_rgd_3_reg_1639;
        ap_phi_reg_pp0_iter4_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter3_en_rgd_4_reg_1828;
        ap_phi_reg_pp0_iter4_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter3_en_rgd_5_reg_1801;
        ap_phi_reg_pp0_iter4_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter3_en_rgd_6_reg_1774;
        ap_phi_reg_pp0_iter4_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter3_en_rgd_7_reg_1747;
        ap_phi_reg_pp0_iter4_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter3_en_rgd_8_reg_1936;
        ap_phi_reg_pp0_iter4_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter3_en_rgd_9_reg_1909;
        ap_phi_reg_pp0_iter4_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter3_en_rgd_reg_1720;
        ap_phi_reg_pp0_iter4_r_10_reg_2125 <= ap_phi_reg_pp0_iter3_r_10_reg_2125;
        ap_phi_reg_pp0_iter4_r_1_reg_2071 <= ap_phi_reg_pp0_iter3_r_1_reg_2071;
        ap_phi_reg_pp0_iter4_r_4_reg_2089 <= ap_phi_reg_pp0_iter3_r_4_reg_2089;
        ap_phi_reg_pp0_iter4_r_7_reg_2107 <= ap_phi_reg_pp0_iter3_r_7_reg_2107;
        p_0_0_0_0_0923_21695_i_load_reg_6999 <= p_0_0_0_0_0923_21695_i_fu_428;
        p_0_0_0_0_0929_21629_i_load_reg_6981 <= p_0_0_0_0_0929_21629_i_fu_416;
        p_0_1_0_0_0924_21698_i_load_reg_7005 <= p_0_1_0_0_0924_21698_i_fu_432;
        p_0_1_0_0_0930_21632_i_load_reg_6987 <= p_0_1_0_0_0930_21632_i_fu_420;
        p_0_2_0_0_0925_21701_i_load_reg_7011 <= p_0_2_0_0_0925_21701_i_fu_436;
        p_0_2_0_0_0931_21635_i_load_reg_6993 <= p_0_2_0_0_0931_21635_i_fu_424;
        pixWindow_135_reg_6963 <= pixBuf_3_fu_392;
        pixWindow_136_reg_6969 <= pixBuf_4_fu_396;
        pixWindow_137_reg_6975 <= pixBuf_5_fu_400;
        pixWindow_138_reg_6948 <= pixBuf_fu_380;
        pixWindow_139_reg_6953 <= pixBuf_1_fu_384;
        pixWindow_140_reg_6958 <= pixBuf_2_fu_388;
        pixWindow_27_reg_7017 <= pixWindow_fu_440;
        pixWindow_28_reg_7023 <= pixWindow_1_fu_444;
        pixWindow_29_reg_7029 <= pixWindow_2_fu_448;
        pixWindow_30_reg_7035 <= pixWindow_3_fu_452;
        pixWindow_31_reg_7041 <= pixWindow_4_fu_456;
        pixWindow_32_reg_7047 <= pixWindow_5_fu_460;
        pixWindow_33_reg_7053 <= pixWindow_6_fu_464;
        pixWindow_34_reg_7059 <= pixWindow_7_fu_468;
        pixWindow_35_reg_7065 <= pixWindow_8_fu_472;
        pixWindow_39_reg_7071 <= pixWindow_9_fu_476;
        pixWindow_40_reg_7077 <= pixWindow_10_fu_480;
        pixWindow_41_reg_7083 <= pixWindow_11_fu_484;
        pixWindow_42_reg_7089 <= pixWindow_12_fu_488;
        pixWindow_43_reg_7095 <= pixWindow_13_fu_492;
        pixWindow_44_reg_7101 <= pixWindow_14_fu_496;
        pixWindow_45_reg_7107 <= pixWindow_15_fu_500;
        pixWindow_46_reg_7113 <= pixWindow_16_fu_504;
        pixWindow_47_reg_7119 <= pixWindow_17_fu_508;
        pixWindow_51_reg_7125 <= pixWindow_18_fu_512;
        pixWindow_52_reg_7131 <= pixWindow_19_fu_516;
        pixWindow_53_reg_7137 <= pixWindow_20_fu_520;
        pixWindow_54_reg_7143 <= pixWindow_21_fu_524;
        pixWindow_55_reg_7149 <= pixWindow_22_fu_528;
        pixWindow_56_reg_7155 <= pixWindow_23_fu_532;
        pixWindow_57_reg_7161 <= pixWindow_24_fu_536;
        pixWindow_58_reg_7167 <= pixWindow_25_fu_540;
        pixWindow_59_reg_7173 <= pixWindow_26_fu_544;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_b_10_reg_2134 <= ap_phi_reg_pp0_iter4_b_10_reg_2134;
        ap_phi_reg_pp0_iter5_b_1_reg_2080 <= ap_phi_reg_pp0_iter4_b_1_reg_2080;
        ap_phi_reg_pp0_iter5_b_4_reg_2098 <= ap_phi_reg_pp0_iter4_b_4_reg_2098;
        ap_phi_reg_pp0_iter5_b_7_reg_2116 <= ap_phi_reg_pp0_iter4_b_7_reg_2116;
        ap_phi_reg_pp0_iter5_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter4_en_rgd_10_reg_1882;
        ap_phi_reg_pp0_iter5_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter4_en_rgd_11_reg_1855;
        ap_phi_reg_pp0_iter5_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter4_en_rgd_12_reg_2044;
        ap_phi_reg_pp0_iter5_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter4_en_rgd_13_reg_2017;
        ap_phi_reg_pp0_iter5_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter4_en_rgd_14_reg_1990;
        ap_phi_reg_pp0_iter5_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter4_en_rgd_15_reg_1963;
        ap_phi_reg_pp0_iter5_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter4_en_rgd_1_reg_1693;
        ap_phi_reg_pp0_iter5_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter4_en_rgd_2_reg_1666;
        ap_phi_reg_pp0_iter5_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter4_en_rgd_3_reg_1639;
        ap_phi_reg_pp0_iter5_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter4_en_rgd_4_reg_1828;
        ap_phi_reg_pp0_iter5_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter4_en_rgd_5_reg_1801;
        ap_phi_reg_pp0_iter5_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter4_en_rgd_6_reg_1774;
        ap_phi_reg_pp0_iter5_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter4_en_rgd_7_reg_1747;
        ap_phi_reg_pp0_iter5_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter4_en_rgd_8_reg_1936;
        ap_phi_reg_pp0_iter5_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter4_en_rgd_9_reg_1909;
        ap_phi_reg_pp0_iter5_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter4_en_rgd_reg_1720;
        ap_phi_reg_pp0_iter5_r_10_reg_2125 <= ap_phi_reg_pp0_iter4_r_10_reg_2125;
        ap_phi_reg_pp0_iter5_r_1_reg_2071 <= ap_phi_reg_pp0_iter4_r_1_reg_2071;
        ap_phi_reg_pp0_iter5_r_4_reg_2089 <= ap_phi_reg_pp0_iter4_r_4_reg_2089;
        ap_phi_reg_pp0_iter5_r_7_reg_2107 <= ap_phi_reg_pp0_iter4_r_7_reg_2107;
        pix_10_reg_1501 <= ap_phi_reg_pp0_iter4_pix_10_reg_1501;
        pix_11_reg_1431 <= ap_phi_reg_pp0_iter4_pix_11_reg_1431;
        pix_12_reg_1421 <= ap_phi_reg_pp0_iter4_pix_12_reg_1421;
        pix_13_reg_1411 <= ap_phi_reg_pp0_iter4_pix_13_reg_1411;
        pix_14_reg_1461 <= ap_phi_reg_pp0_iter4_pix_14_reg_1461;
        pix_15_reg_1451 <= ap_phi_reg_pp0_iter4_pix_15_reg_1451;
        pix_16_reg_1441 <= ap_phi_reg_pp0_iter4_pix_16_reg_1441;
        pix_17_reg_1491 <= ap_phi_reg_pp0_iter4_pix_17_reg_1491;
        pix_18_reg_1481 <= ap_phi_reg_pp0_iter4_pix_18_reg_1481;
        pix_19_reg_1471 <= ap_phi_reg_pp0_iter4_pix_19_reg_1471;
        pix_9_reg_1511 <= ap_phi_reg_pp0_iter4_pix_9_reg_1511;
        pix_reg_1521 <= ap_phi_reg_pp0_iter4_pix_reg_1521;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_b_10_reg_2134 <= ap_phi_reg_pp0_iter5_b_10_reg_2134;
        ap_phi_reg_pp0_iter6_b_1_reg_2080 <= ap_phi_reg_pp0_iter5_b_1_reg_2080;
        ap_phi_reg_pp0_iter6_b_4_reg_2098 <= ap_phi_reg_pp0_iter5_b_4_reg_2098;
        ap_phi_reg_pp0_iter6_b_7_reg_2116 <= ap_phi_reg_pp0_iter5_b_7_reg_2116;
        ap_phi_reg_pp0_iter6_en_rgd_10_reg_1882 <= ap_phi_reg_pp0_iter5_en_rgd_10_reg_1882;
        ap_phi_reg_pp0_iter6_en_rgd_11_reg_1855 <= ap_phi_reg_pp0_iter5_en_rgd_11_reg_1855;
        ap_phi_reg_pp0_iter6_en_rgd_12_reg_2044 <= ap_phi_reg_pp0_iter5_en_rgd_12_reg_2044;
        ap_phi_reg_pp0_iter6_en_rgd_13_reg_2017 <= ap_phi_reg_pp0_iter5_en_rgd_13_reg_2017;
        ap_phi_reg_pp0_iter6_en_rgd_14_reg_1990 <= ap_phi_reg_pp0_iter5_en_rgd_14_reg_1990;
        ap_phi_reg_pp0_iter6_en_rgd_15_reg_1963 <= ap_phi_reg_pp0_iter5_en_rgd_15_reg_1963;
        ap_phi_reg_pp0_iter6_en_rgd_1_reg_1693 <= ap_phi_reg_pp0_iter5_en_rgd_1_reg_1693;
        ap_phi_reg_pp0_iter6_en_rgd_2_reg_1666 <= ap_phi_reg_pp0_iter5_en_rgd_2_reg_1666;
        ap_phi_reg_pp0_iter6_en_rgd_3_reg_1639 <= ap_phi_reg_pp0_iter5_en_rgd_3_reg_1639;
        ap_phi_reg_pp0_iter6_en_rgd_4_reg_1828 <= ap_phi_reg_pp0_iter5_en_rgd_4_reg_1828;
        ap_phi_reg_pp0_iter6_en_rgd_5_reg_1801 <= ap_phi_reg_pp0_iter5_en_rgd_5_reg_1801;
        ap_phi_reg_pp0_iter6_en_rgd_6_reg_1774 <= ap_phi_reg_pp0_iter5_en_rgd_6_reg_1774;
        ap_phi_reg_pp0_iter6_en_rgd_7_reg_1747 <= ap_phi_reg_pp0_iter5_en_rgd_7_reg_1747;
        ap_phi_reg_pp0_iter6_en_rgd_8_reg_1936 <= ap_phi_reg_pp0_iter5_en_rgd_8_reg_1936;
        ap_phi_reg_pp0_iter6_en_rgd_9_reg_1909 <= ap_phi_reg_pp0_iter5_en_rgd_9_reg_1909;
        ap_phi_reg_pp0_iter6_en_rgd_reg_1720 <= ap_phi_reg_pp0_iter5_en_rgd_reg_1720;
        ap_phi_reg_pp0_iter6_r_10_reg_2125 <= ap_phi_reg_pp0_iter5_r_10_reg_2125;
        ap_phi_reg_pp0_iter6_r_1_reg_2071 <= ap_phi_reg_pp0_iter5_r_1_reg_2071;
        ap_phi_reg_pp0_iter6_r_4_reg_2089 <= ap_phi_reg_pp0_iter5_r_4_reg_2089;
        ap_phi_reg_pp0_iter6_r_7_reg_2107 <= ap_phi_reg_pp0_iter5_r_7_reg_2107;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_b_10_reg_2134 <= ap_phi_reg_pp0_iter6_b_10_reg_2134;
        ap_phi_reg_pp0_iter7_b_1_reg_2080 <= ap_phi_reg_pp0_iter6_b_1_reg_2080;
        ap_phi_reg_pp0_iter7_b_4_reg_2098 <= ap_phi_reg_pp0_iter6_b_4_reg_2098;
        ap_phi_reg_pp0_iter7_b_7_reg_2116 <= ap_phi_reg_pp0_iter6_b_7_reg_2116;
        ap_phi_reg_pp0_iter7_r_10_reg_2125 <= ap_phi_reg_pp0_iter6_r_10_reg_2125;
        ap_phi_reg_pp0_iter7_r_1_reg_2071 <= ap_phi_reg_pp0_iter6_r_1_reg_2071;
        ap_phi_reg_pp0_iter7_r_4_reg_2089 <= ap_phi_reg_pp0_iter6_r_4_reg_2089;
        ap_phi_reg_pp0_iter7_r_7_reg_2107 <= ap_phi_reg_pp0_iter6_r_7_reg_2107;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_b_10_reg_2134 <= ap_phi_reg_pp0_iter7_b_10_reg_2134;
        ap_phi_reg_pp0_iter8_b_1_reg_2080 <= ap_phi_reg_pp0_iter7_b_1_reg_2080;
        ap_phi_reg_pp0_iter8_b_4_reg_2098 <= ap_phi_reg_pp0_iter7_b_4_reg_2098;
        ap_phi_reg_pp0_iter8_b_7_reg_2116 <= ap_phi_reg_pp0_iter7_b_7_reg_2116;
        ap_phi_reg_pp0_iter8_r_10_reg_2125 <= ap_phi_reg_pp0_iter7_r_10_reg_2125;
        ap_phi_reg_pp0_iter8_r_1_reg_2071 <= ap_phi_reg_pp0_iter7_r_1_reg_2071;
        ap_phi_reg_pp0_iter8_r_4_reg_2089 <= ap_phi_reg_pp0_iter7_r_4_reg_2089;
        ap_phi_reg_pp0_iter8_r_7_reg_2107 <= ap_phi_reg_pp0_iter7_r_7_reg_2107;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln633_fu_2369_p2 == 1'd1)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op175_read_state2 == 1'b1) & (frp_pipeline_valid_U_valid_out[4'd1] == 1'b1))) begin
        ap_frp_data_issued_nxt_imgG_op175 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_imgG_op175 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_imgG_op175 == 1'b1)) begin
        ap_frp_data_next_issued_imgG = 1'd1;
    end else begin
        ap_frp_data_next_issued_imgG = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln643_fu_2391_p2 == 1'd1) & (cmp59_i_read_read_fu_554_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln633_fu_2369_p2 == 1'd0))) begin
        ap_frp_data_req_imgG_op175 = 1'd1;
    end else begin
        ap_frp_data_req_imgG_op175 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_6622_pp0_iter8_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1))) begin
        ap_phi_mux_b_10_phi_fu_2137_p4 = b_9_fu_5904_p3;
    end else begin
        ap_phi_mux_b_10_phi_fu_2137_p4 = ap_phi_reg_pp0_iter9_b_10_reg_2134;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_6622_pp0_iter8_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1))) begin
        ap_phi_mux_b_1_phi_fu_2083_p4 = b_fu_5517_p3;
    end else begin
        ap_phi_mux_b_1_phi_fu_2083_p4 = ap_phi_reg_pp0_iter9_b_1_reg_2080;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_6622_pp0_iter8_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1))) begin
        ap_phi_mux_b_4_phi_fu_2101_p4 = b_3_fu_5646_p3;
    end else begin
        ap_phi_mux_b_4_phi_fu_2101_p4 = ap_phi_reg_pp0_iter9_b_4_reg_2098;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_6622_pp0_iter8_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1))) begin
        ap_phi_mux_b_7_phi_fu_2119_p4 = b_6_fu_5775_p3;
    end else begin
        ap_phi_mux_b_7_phi_fu_2119_p4 = ap_phi_reg_pp0_iter9_b_7_reg_2116;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_downright_6_phi_fu_1261_p4 = pixBuf_1_fu_384;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_downright_6_phi_fu_1261_p4 = select_ln710_40_fu_3202_p3;
        end else begin
            ap_phi_mux_downright_6_phi_fu_1261_p4 = ap_phi_reg_pp0_iter3_downright_6_reg_1258;
        end
    end else begin
        ap_phi_mux_downright_6_phi_fu_1261_p4 = ap_phi_reg_pp0_iter3_downright_6_reg_1258;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_downright_7_phi_fu_1252_p4 = pixBuf_2_fu_388;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_downright_7_phi_fu_1252_p4 = select_ln710_39_fu_3194_p3;
        end else begin
            ap_phi_mux_downright_7_phi_fu_1252_p4 = ap_phi_reg_pp0_iter3_downright_7_reg_1249;
        end
    end else begin
        ap_phi_mux_downright_7_phi_fu_1252_p4 = ap_phi_reg_pp0_iter3_downright_7_reg_1249;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_downright_phi_fu_1270_p4 = pixBuf_fu_380;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_downright_phi_fu_1270_p4 = select_ln710_41_fu_3210_p3;
        end else begin
            ap_phi_mux_downright_phi_fu_1270_p4 = ap_phi_reg_pp0_iter3_downright_reg_1267;
        end
    end else begin
        ap_phi_mux_downright_phi_fu_1270_p4 = ap_phi_reg_pp0_iter3_downright_reg_1267;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd8)) 
    | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd26)))) begin
        ap_phi_mux_en_rgd_10_phi_fu_1886_p14 = 1'd0;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 
    6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd33)))) begin
        ap_phi_mux_en_rgd_10_phi_fu_1886_p14 = 1'd1;
    end else begin
        ap_phi_mux_en_rgd_10_phi_fu_1886_p14 = ap_phi_reg_pp0_iter7_en_rgd_10_reg_1882;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 
    6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd60)))) begin
        ap_phi_mux_en_rgd_11_phi_fu_1859_p14 = 1'd0;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd26)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd0)) 
    | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd33)))) begin
        ap_phi_mux_en_rgd_11_phi_fu_1859_p14 = 1'd1;
    end else begin
        ap_phi_mux_en_rgd_11_phi_fu_1859_p14 = ap_phi_reg_pp0_iter7_en_rgd_11_reg_1855;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 
    == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd15)))) begin
        ap_phi_mux_en_rgd_12_phi_fu_2048_p14 = 1'd1;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd26)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 
    == 6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd33)))) begin
        ap_phi_mux_en_rgd_12_phi_fu_2048_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_12_phi_fu_2048_p14 = ap_phi_reg_pp0_iter7_en_rgd_12_reg_2044;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 
    == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd26)))) begin
        ap_phi_mux_en_rgd_13_phi_fu_2021_p14 = 1'd1;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 
    == 6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd33)))) begin
        ap_phi_mux_en_rgd_13_phi_fu_2021_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_13_phi_fu_2021_p14 = ap_phi_reg_pp0_iter7_en_rgd_13_reg_2017;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 
    == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd26)))) begin
        ap_phi_mux_en_rgd_14_phi_fu_1994_p14 = 1'd0;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 
    == 6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd33)))) begin
        ap_phi_mux_en_rgd_14_phi_fu_1994_p14 = 1'd1;
    end else begin
        ap_phi_mux_en_rgd_14_phi_fu_1994_p14 = ap_phi_reg_pp0_iter7_en_rgd_14_reg_1990;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 
    == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd60)))) begin
        ap_phi_mux_en_rgd_15_phi_fu_1967_p14 = 1'd0;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd26)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 
    == 6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_31_reg_7647 == 6'd33)))) begin
        ap_phi_mux_en_rgd_15_phi_fu_1967_p14 = 1'd1;
    end else begin
        ap_phi_mux_en_rgd_15_phi_fu_1967_p14 = ap_phi_reg_pp0_iter7_en_rgd_15_reg_1963;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd8)) | 
    ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd26)))) begin
        ap_phi_mux_en_rgd_1_phi_fu_1697_p14 = 1'd1;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg 
    == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd33)))) begin
        ap_phi_mux_en_rgd_1_phi_fu_1697_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_1_phi_fu_1697_p14 = ap_phi_reg_pp0_iter7_en_rgd_1_reg_1693;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg 
    == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd26)))) begin
        ap_phi_mux_en_rgd_2_phi_fu_1670_p14 = 1'd0;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd0)) | 
    ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd33)))) begin
        ap_phi_mux_en_rgd_2_phi_fu_1670_p14 = 1'd1;
    end else begin
        ap_phi_mux_en_rgd_2_phi_fu_1670_p14 = ap_phi_reg_pp0_iter7_en_rgd_2_reg_1666;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd48)) 
    | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd60)))) begin
        ap_phi_mux_en_rgd_3_phi_fu_1643_p14 = 1'd0;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd26)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg 
    == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd33)))) begin
        ap_phi_mux_en_rgd_3_phi_fu_1643_p14 = 1'd1;
    end else begin
        ap_phi_mux_en_rgd_3_phi_fu_1643_p14 = ap_phi_reg_pp0_iter7_en_rgd_3_reg_1639;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 
    == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd15)))) begin
        ap_phi_mux_en_rgd_4_phi_fu_1832_p14 = 1'd1;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd26)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 
    == 6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd33)))) begin
        ap_phi_mux_en_rgd_4_phi_fu_1832_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_4_phi_fu_1832_p14 = ap_phi_reg_pp0_iter7_en_rgd_4_reg_1828;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 
    == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd26)))) begin
        ap_phi_mux_en_rgd_5_phi_fu_1805_p14 = 1'd1;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 
    == 6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd33)))) begin
        ap_phi_mux_en_rgd_5_phi_fu_1805_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_5_phi_fu_1805_p14 = ap_phi_reg_pp0_iter7_en_rgd_5_reg_1801;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 
    == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd26)))) begin
        ap_phi_mux_en_rgd_6_phi_fu_1778_p14 = 1'd0;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 
    == 6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd33)))) begin
        ap_phi_mux_en_rgd_6_phi_fu_1778_p14 = 1'd1;
    end else begin
        ap_phi_mux_en_rgd_6_phi_fu_1778_p14 = ap_phi_reg_pp0_iter7_en_rgd_6_reg_1774;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 
    == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd60)))) begin
        ap_phi_mux_en_rgd_7_phi_fu_1751_p14 = 1'd0;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd26)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 
    == 6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1) & (enable_15_reg_7639 == 6'd33)))) begin
        ap_phi_mux_en_rgd_7_phi_fu_1751_p14 = 1'd1;
    end else begin
        ap_phi_mux_en_rgd_7_phi_fu_1751_p14 = ap_phi_reg_pp0_iter7_en_rgd_7_reg_1747;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 
    6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd15)))) begin
        ap_phi_mux_en_rgd_8_phi_fu_1940_p14 = 1'd1;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd26)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 
    6'd0)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd33)))) begin
        ap_phi_mux_en_rgd_8_phi_fu_1940_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_8_phi_fu_1940_p14 = ap_phi_reg_pp0_iter7_en_rgd_8_reg_1936;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 
    6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd26)))) begin
        ap_phi_mux_en_rgd_9_phi_fu_1913_p14 = 1'd1;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd3)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd15)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd0)) 
    | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_23_reg_7643 == 6'd33)))) begin
        ap_phi_mux_en_rgd_9_phi_fu_1913_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_9_phi_fu_1913_p14 = ap_phi_reg_pp0_iter7_en_rgd_9_reg_1909;
    end
end

always @ (*) begin
    if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd30)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd31)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd62)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd63)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd37)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd39)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd53)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd55)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd3)) | 
    ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd7)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd11)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd15)))) begin
        ap_phi_mux_en_rgd_phi_fu_1724_p14 = 1'd1;
    end else if ((((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd48)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd52)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd56)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd60)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd8)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd10)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd24)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd26)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd0)) | 
    ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd1)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd32)) | ((icmp_ln633_reg_6622_pp0_iter6_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1) & (enable_7_reg_7635 == 6'd33)))) begin
        ap_phi_mux_en_rgd_phi_fu_1724_p14 = 1'd0;
    end else begin
        ap_phi_mux_en_rgd_phi_fu_1724_p14 = ap_phi_reg_pp0_iter7_en_rgd_reg_1720;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_102_phi_fu_1216_p4 = pixWindow_132_reg_6762;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_102_phi_fu_1216_p4 = pixWindow_66_reg_6918;
        end else begin
            ap_phi_mux_pixWindow_102_phi_fu_1216_p4 = ap_phi_reg_pp0_iter3_pixWindow_102_reg_1213;
        end
    end else begin
        ap_phi_mux_pixWindow_102_phi_fu_1216_p4 = ap_phi_reg_pp0_iter3_pixWindow_102_reg_1213;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_103_phi_fu_1207_p4 = pixWindow_133_reg_6772;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_103_phi_fu_1207_p4 = pixWindow_67_reg_6923;
        end else begin
            ap_phi_mux_pixWindow_103_phi_fu_1207_p4 = ap_phi_reg_pp0_iter3_pixWindow_103_reg_1204;
        end
    end else begin
        ap_phi_mux_pixWindow_103_phi_fu_1207_p4 = ap_phi_reg_pp0_iter3_pixWindow_103_reg_1204;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_104_phi_fu_1198_p4 = pixWindow_134_reg_6782;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_104_phi_fu_1198_p4 = pixWindow_68_reg_6928;
        end else begin
            ap_phi_mux_pixWindow_104_phi_fu_1198_p4 = ap_phi_reg_pp0_iter3_pixWindow_104_reg_1195;
        end
    end else begin
        ap_phi_mux_pixWindow_104_phi_fu_1198_p4 = ap_phi_reg_pp0_iter3_pixWindow_104_reg_1195;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_105_phi_fu_1189_p4 = pixWindow_132_reg_6762;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_105_phi_fu_1189_p4 = pixWindow_69_reg_6933;
        end else begin
            ap_phi_mux_pixWindow_105_phi_fu_1189_p4 = ap_phi_reg_pp0_iter3_pixWindow_105_reg_1186;
        end
    end else begin
        ap_phi_mux_pixWindow_105_phi_fu_1189_p4 = ap_phi_reg_pp0_iter3_pixWindow_105_reg_1186;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_106_phi_fu_1180_p4 = pixWindow_133_reg_6772;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_106_phi_fu_1180_p4 = pixWindow_70_reg_6938;
        end else begin
            ap_phi_mux_pixWindow_106_phi_fu_1180_p4 = ap_phi_reg_pp0_iter3_pixWindow_106_reg_1177;
        end
    end else begin
        ap_phi_mux_pixWindow_106_phi_fu_1180_p4 = ap_phi_reg_pp0_iter3_pixWindow_106_reg_1177;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_107_phi_fu_1171_p4 = pixWindow_134_reg_6782;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_107_phi_fu_1171_p4 = pixWindow_71_reg_6943;
        end else begin
            ap_phi_mux_pixWindow_107_phi_fu_1171_p4 = ap_phi_reg_pp0_iter3_pixWindow_107_reg_1168;
        end
    end else begin
        ap_phi_mux_pixWindow_107_phi_fu_1171_p4 = ap_phi_reg_pp0_iter3_pixWindow_107_reg_1168;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_108_phi_fu_1162_p4 = pixBuf_3_fu_392;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_108_phi_fu_1162_p4 = pixWindow_75_reg_6792;
        end else begin
            ap_phi_mux_pixWindow_108_phi_fu_1162_p4 = ap_phi_reg_pp0_iter3_pixWindow_108_reg_1159;
        end
    end else begin
        ap_phi_mux_pixWindow_108_phi_fu_1162_p4 = ap_phi_reg_pp0_iter3_pixWindow_108_reg_1159;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_109_phi_fu_1153_p4 = pixBuf_4_fu_396;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_109_phi_fu_1153_p4 = pixWindow_76_reg_6803;
        end else begin
            ap_phi_mux_pixWindow_109_phi_fu_1153_p4 = ap_phi_reg_pp0_iter3_pixWindow_109_reg_1150;
        end
    end else begin
        ap_phi_mux_pixWindow_109_phi_fu_1153_p4 = ap_phi_reg_pp0_iter3_pixWindow_109_reg_1150;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_110_phi_fu_1144_p4 = pixBuf_5_fu_400;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_110_phi_fu_1144_p4 = pixWindow_77_reg_6814;
        end else begin
            ap_phi_mux_pixWindow_110_phi_fu_1144_p4 = ap_phi_reg_pp0_iter3_pixWindow_110_reg_1141;
        end
    end else begin
        ap_phi_mux_pixWindow_110_phi_fu_1144_p4 = ap_phi_reg_pp0_iter3_pixWindow_110_reg_1141;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_111_phi_fu_1135_p4 = pixBuf_3_fu_392;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_111_phi_fu_1135_p4 = pixWindow_78_reg_6825;
        end else begin
            ap_phi_mux_pixWindow_111_phi_fu_1135_p4 = ap_phi_reg_pp0_iter3_pixWindow_111_reg_1132;
        end
    end else begin
        ap_phi_mux_pixWindow_111_phi_fu_1135_p4 = ap_phi_reg_pp0_iter3_pixWindow_111_reg_1132;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_112_phi_fu_1126_p4 = pixBuf_4_fu_396;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_112_phi_fu_1126_p4 = pixWindow_79_reg_6832;
        end else begin
            ap_phi_mux_pixWindow_112_phi_fu_1126_p4 = ap_phi_reg_pp0_iter3_pixWindow_112_reg_1123;
        end
    end else begin
        ap_phi_mux_pixWindow_112_phi_fu_1126_p4 = ap_phi_reg_pp0_iter3_pixWindow_112_reg_1123;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_113_phi_fu_1117_p4 = pixBuf_5_fu_400;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_113_phi_fu_1117_p4 = pixWindow_80_reg_6839;
        end else begin
            ap_phi_mux_pixWindow_113_phi_fu_1117_p4 = ap_phi_reg_pp0_iter3_pixWindow_113_reg_1114;
        end
    end else begin
        ap_phi_mux_pixWindow_113_phi_fu_1117_p4 = ap_phi_reg_pp0_iter3_pixWindow_113_reg_1114;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_114_phi_fu_1108_p4 = pixBuf_3_fu_392;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_114_phi_fu_1108_p4 = pixWindow_81_reg_6846;
        end else begin
            ap_phi_mux_pixWindow_114_phi_fu_1108_p4 = ap_phi_reg_pp0_iter3_pixWindow_114_reg_1105;
        end
    end else begin
        ap_phi_mux_pixWindow_114_phi_fu_1108_p4 = ap_phi_reg_pp0_iter3_pixWindow_114_reg_1105;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_115_phi_fu_1099_p4 = pixBuf_4_fu_396;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_115_phi_fu_1099_p4 = pixWindow_82_reg_6853;
        end else begin
            ap_phi_mux_pixWindow_115_phi_fu_1099_p4 = ap_phi_reg_pp0_iter3_pixWindow_115_reg_1096;
        end
    end else begin
        ap_phi_mux_pixWindow_115_phi_fu_1099_p4 = ap_phi_reg_pp0_iter3_pixWindow_115_reg_1096;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_116_phi_fu_1090_p4 = pixBuf_5_fu_400;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_116_phi_fu_1090_p4 = pixWindow_83_reg_6860;
        end else begin
            ap_phi_mux_pixWindow_116_phi_fu_1090_p4 = ap_phi_reg_pp0_iter3_pixWindow_116_reg_1087;
        end
    end else begin
        ap_phi_mux_pixWindow_116_phi_fu_1090_p4 = ap_phi_reg_pp0_iter3_pixWindow_116_reg_1087;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_120_phi_fu_1050_p4 = pixBuf_fu_380;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_120_phi_fu_1050_p4 = ap_phi_reg_pp0_iter3_pixBuf_69_reg_961;
        end else begin
            ap_phi_mux_pixWindow_120_phi_fu_1050_p4 = ap_phi_reg_pp0_iter3_pixWindow_120_reg_1047;
        end
    end else begin
        ap_phi_mux_pixWindow_120_phi_fu_1050_p4 = ap_phi_reg_pp0_iter3_pixWindow_120_reg_1047;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_121_phi_fu_1040_p4 = pixBuf_1_fu_384;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_121_phi_fu_1040_p4 = ap_phi_reg_pp0_iter3_pixBuf_70_reg_952;
        end else begin
            ap_phi_mux_pixWindow_121_phi_fu_1040_p4 = ap_phi_reg_pp0_iter3_pixWindow_121_reg_1037;
        end
    end else begin
        ap_phi_mux_pixWindow_121_phi_fu_1040_p4 = ap_phi_reg_pp0_iter3_pixWindow_121_reg_1037;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_122_phi_fu_1030_p4 = pixBuf_2_fu_388;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_122_phi_fu_1030_p4 = ap_phi_reg_pp0_iter3_pixBuf_71_reg_943;
        end else begin
            ap_phi_mux_pixWindow_122_phi_fu_1030_p4 = ap_phi_reg_pp0_iter3_pixWindow_122_reg_1027;
        end
    end else begin
        ap_phi_mux_pixWindow_122_phi_fu_1030_p4 = ap_phi_reg_pp0_iter3_pixWindow_122_reg_1027;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_123_phi_fu_1020_p4 = pixBuf_fu_380;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_123_phi_fu_1020_p4 = ap_phi_reg_pp0_iter3_pixBuf_72_reg_934;
        end else begin
            ap_phi_mux_pixWindow_123_phi_fu_1020_p4 = ap_phi_reg_pp0_iter3_pixWindow_123_reg_1017;
        end
    end else begin
        ap_phi_mux_pixWindow_123_phi_fu_1020_p4 = ap_phi_reg_pp0_iter3_pixWindow_123_reg_1017;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_124_phi_fu_1010_p4 = pixBuf_1_fu_384;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_124_phi_fu_1010_p4 = ap_phi_reg_pp0_iter3_pixBuf_73_reg_925;
        end else begin
            ap_phi_mux_pixWindow_124_phi_fu_1010_p4 = ap_phi_reg_pp0_iter3_pixWindow_124_reg_1007;
        end
    end else begin
        ap_phi_mux_pixWindow_124_phi_fu_1010_p4 = ap_phi_reg_pp0_iter3_pixWindow_124_reg_1007;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_125_phi_fu_1000_p4 = pixBuf_2_fu_388;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_125_phi_fu_1000_p4 = ap_phi_reg_pp0_iter3_pixBuf_74_reg_916;
        end else begin
            ap_phi_mux_pixWindow_125_phi_fu_1000_p4 = ap_phi_reg_pp0_iter3_pixWindow_125_reg_997;
        end
    end else begin
        ap_phi_mux_pixWindow_125_phi_fu_1000_p4 = ap_phi_reg_pp0_iter3_pixWindow_125_reg_997;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_126_phi_fu_1243_p4 = pixWindow_132_reg_6762;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_126_phi_fu_1243_p4 = pixWindow_63_reg_6888;
        end else begin
            ap_phi_mux_pixWindow_126_phi_fu_1243_p4 = ap_phi_reg_pp0_iter3_pixWindow_126_reg_1240;
        end
    end else begin
        ap_phi_mux_pixWindow_126_phi_fu_1243_p4 = ap_phi_reg_pp0_iter3_pixWindow_126_reg_1240;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_127_phi_fu_1234_p4 = pixWindow_133_reg_6772;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_127_phi_fu_1234_p4 = pixWindow_64_reg_6898;
        end else begin
            ap_phi_mux_pixWindow_127_phi_fu_1234_p4 = ap_phi_reg_pp0_iter3_pixWindow_127_reg_1231;
        end
    end else begin
        ap_phi_mux_pixWindow_127_phi_fu_1234_p4 = ap_phi_reg_pp0_iter3_pixWindow_127_reg_1231;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_128_phi_fu_1225_p4 = pixWindow_134_reg_6782;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_128_phi_fu_1225_p4 = pixWindow_65_reg_6908;
        end else begin
            ap_phi_mux_pixWindow_128_phi_fu_1225_p4 = ap_phi_reg_pp0_iter3_pixWindow_128_reg_1222;
        end
    end else begin
        ap_phi_mux_pixWindow_128_phi_fu_1225_p4 = ap_phi_reg_pp0_iter3_pixWindow_128_reg_1222;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_129_phi_fu_1080_p4 = pixBuf_fu_380;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_129_phi_fu_1080_p4 = ap_phi_reg_pp0_iter3_pixBuf_66_reg_988;
        end else begin
            ap_phi_mux_pixWindow_129_phi_fu_1080_p4 = ap_phi_reg_pp0_iter3_pixWindow_129_reg_1077;
        end
    end else begin
        ap_phi_mux_pixWindow_129_phi_fu_1080_p4 = ap_phi_reg_pp0_iter3_pixWindow_129_reg_1077;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_130_phi_fu_1070_p4 = pixBuf_1_fu_384;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_130_phi_fu_1070_p4 = ap_phi_reg_pp0_iter3_pixBuf_67_reg_979;
        end else begin
            ap_phi_mux_pixWindow_130_phi_fu_1070_p4 = ap_phi_reg_pp0_iter3_pixWindow_130_reg_1067;
        end
    end else begin
        ap_phi_mux_pixWindow_130_phi_fu_1070_p4 = ap_phi_reg_pp0_iter3_pixWindow_130_reg_1067;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_pixWindow_131_phi_fu_1060_p4 = pixBuf_2_fu_388;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_pixWindow_131_phi_fu_1060_p4 = ap_phi_reg_pp0_iter3_pixBuf_68_reg_970;
        end else begin
            ap_phi_mux_pixWindow_131_phi_fu_1060_p4 = ap_phi_reg_pp0_iter3_pixWindow_131_reg_1057;
        end
    end else begin
        ap_phi_mux_pixWindow_131_phi_fu_1060_p4 = ap_phi_reg_pp0_iter3_pixWindow_131_reg_1057;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_6622_pp0_iter8_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1))) begin
        ap_phi_mux_r_10_phi_fu_2128_p4 = r_9_fu_5897_p3;
    end else begin
        ap_phi_mux_r_10_phi_fu_2128_p4 = ap_phi_reg_pp0_iter9_r_10_reg_2125;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_6622_pp0_iter8_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1))) begin
        ap_phi_mux_r_1_phi_fu_2074_p4 = r_fu_5510_p3;
    end else begin
        ap_phi_mux_r_1_phi_fu_2074_p4 = ap_phi_reg_pp0_iter9_r_1_reg_2071;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_6622_pp0_iter8_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1))) begin
        ap_phi_mux_r_4_phi_fu_2092_p4 = r_3_fu_5639_p3;
    end else begin
        ap_phi_mux_r_4_phi_fu_2092_p4 = ap_phi_reg_pp0_iter9_r_4_reg_2089;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_6622_pp0_iter8_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1))) begin
        ap_phi_mux_r_7_phi_fu_2110_p4 = r_6_fu_5768_p3;
    end else begin
        ap_phi_mux_r_7_phi_fu_2110_p4 = ap_phi_reg_pp0_iter9_r_7_reg_2107;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_upright_6_phi_fu_1288_p4 = pixWindow_133_reg_6772;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_upright_6_phi_fu_1288_p4 = select_ln710_25_fu_3098_p3;
        end else begin
            ap_phi_mux_upright_6_phi_fu_1288_p4 = ap_phi_reg_pp0_iter3_upright_6_reg_1285;
        end
    end else begin
        ap_phi_mux_upright_6_phi_fu_1288_p4 = ap_phi_reg_pp0_iter3_upright_6_reg_1285;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_upright_7_phi_fu_1279_p4 = pixWindow_134_reg_6782;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_upright_7_phi_fu_1279_p4 = select_ln710_24_fu_3092_p3;
        end else begin
            ap_phi_mux_upright_7_phi_fu_1279_p4 = ap_phi_reg_pp0_iter3_upright_7_reg_1276;
        end
    end else begin
        ap_phi_mux_upright_7_phi_fu_1279_p4 = ap_phi_reg_pp0_iter3_upright_7_reg_1276;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0)) begin
        if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd0)) begin
            ap_phi_mux_upright_phi_fu_1297_p4 = pixWindow_132_reg_6762;
        end else if ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1)) begin
            ap_phi_mux_upright_phi_fu_1297_p4 = select_ln710_26_fu_3104_p3;
        end else begin
            ap_phi_mux_upright_phi_fu_1297_p4 = ap_phi_reg_pp0_iter3_upright_reg_1294;
        end
    end else begin
        ap_phi_mux_upright_phi_fu_1297_p4 = ap_phi_reg_pp0_iter3_upright_reg_1294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_4 = 10'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_372;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_z_1 = 8'd0;
    end else begin
        ap_sig_allocacmp_z_1 = z_fu_376;
    end
end

always @ (*) begin
    if (((icmp_ln633_reg_6622_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op175_read_state2 == 1'b1)))) begin
        imgG_read = 1'b1;
    end else begin
        imgG_read = 1'b0;
    end
end

always @ (*) begin
    if ((pf_imgRB_U_data_out_vld == 1'b1)) begin
        imgRB_write = 1'b1;
    end else begin
        imgRB_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lineBuffer_1_i_ce0 = 1'b1;
    end else begin
        lineBuffer_1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd1] == 1'b1))) begin
        lineBuffer_1_i_ce1 = 1'b1;
    end else begin
        lineBuffer_1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lineBuffer_1_i_we0 = 1'b1;
    end else begin
        lineBuffer_1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_i_ce0 = 1'b1;
    end else begin
        lineBuffer_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[4'd1] == 1'b1))) begin
        lineBuffer_i_ce1 = 1'b1;
    end else begin
        lineBuffer_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln643_reg_6631_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter1_reg == 1'd0) & (cmp59_i == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_i_we0 = 1'b1;
    end else begin
        lineBuffer_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        p_0_0_0_0_0923_21695_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0923_21695_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        p_0_0_0_0_0929_21629_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_0929_21629_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        p_0_1_0_0_0924_21698_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0924_21698_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        p_0_1_0_0_0930_21632_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_0930_21632_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        p_0_2_0_0_0925_21701_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0925_21701_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        p_0_2_0_0_0931_21635_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_0931_21635_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln833_reg_6681_pp0_iter9_reg) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pf_imgRB_U_data_in_vld = 1'b1;
    end else begin
        pf_imgRB_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_153_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_153_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_154_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_154_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_155_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_155_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_156_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_156_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_157_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_157_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_158_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_158_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_159_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_159_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_160_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_160_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_161_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_161_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_36_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_36_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_37_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_37_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_38_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_38_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_39_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_39_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_40_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_40_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_41_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_41_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_42_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_42_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_43_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_43_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_44_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_44_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_48_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_48_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_49_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_49_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_50_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_50_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_51_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_51_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_52_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_52_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_53_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_53_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_54_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_54_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_55_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_55_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_56_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_56_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_60_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_60_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_61_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_61_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_62_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_62_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_63_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_63_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_64_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_64_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_65_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_65_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_66_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_66_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_67_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_67_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_6622_pp0_iter8_reg == 1'd1))) begin
        pixWindow_68_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_68_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CH_1_fu_5305_p3 = ((red_i[0:0] == 1'b1) ? pix_14_reg_1461_pp0_iter7_reg : pix_16_reg_1441_pp0_iter7_reg);

assign CH_2_fu_5375_p3 = ((red_i[0:0] == 1'b1) ? pix_11_reg_1431_pp0_iter7_reg : pix_13_reg_1411_pp0_iter7_reg);

assign CH_3_fu_5445_p3 = ((red_i[0:0] == 1'b1) ? pix_reg_1521_pp0_iter7_reg : pix_10_reg_1501_pp0_iter7_reg);

assign CH_fu_5235_p3 = ((red_i[0:0] == 1'b1) ? pix_17_reg_1491_pp0_iter7_reg : pix_19_reg_1471_pp0_iter7_reg);

assign CV_1_fu_5361_p2 = (zext_ln817_3_fu_5357_p1 - select_ln820_5_fu_5349_p3);

assign CV_2_fu_5431_p2 = (zext_ln817_5_fu_5427_p1 - select_ln820_8_fu_5419_p3);

assign CV_3_fu_5501_p2 = (zext_ln817_7_fu_5497_p1 - select_ln820_11_fu_5489_p3);

assign CV_fu_5291_p2 = (zext_ln817_1_fu_5287_p1 - select_ln820_2_fu_5279_p3);

assign PixBufVal_10_fu_3224_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_85_reg_6874 : ap_phi_reg_pp0_iter3_pixBuf_76_reg_898);

assign PixBufVal_11_fu_3218_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_86_reg_6881 : ap_phi_reg_pp0_iter3_pixBuf_77_reg_889);

assign PixBufVal_1_fu_3278_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_76_reg_6803 : ap_phi_reg_pp0_iter3_pixBuf_67_reg_979);

assign PixBufVal_2_fu_3272_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_77_reg_6814 : ap_phi_reg_pp0_iter3_pixBuf_68_reg_970);

assign PixBufVal_3_fu_3266_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_78_reg_6825 : ap_phi_reg_pp0_iter3_pixBuf_69_reg_961);

assign PixBufVal_4_fu_3260_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_79_reg_6832 : ap_phi_reg_pp0_iter3_pixBuf_70_reg_952);

assign PixBufVal_5_fu_3254_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_80_reg_6839 : ap_phi_reg_pp0_iter3_pixBuf_71_reg_943);

assign PixBufVal_6_fu_3248_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_81_reg_6846 : ap_phi_reg_pp0_iter3_pixBuf_72_reg_934);

assign PixBufVal_7_fu_3242_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_82_reg_6853 : ap_phi_reg_pp0_iter3_pixBuf_73_reg_925);

assign PixBufVal_8_fu_3236_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_83_reg_6860 : ap_phi_reg_pp0_iter3_pixBuf_74_reg_916);

assign PixBufVal_9_fu_3230_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_84_reg_6867 : ap_phi_reg_pp0_iter3_pixBuf_75_reg_907);

assign PixBufVal_fu_3284_p3 = ((cmp558_i[0:0] == 1'b1) ? pixWindow_75_reg_6792 : ap_phi_reg_pp0_iter3_pixBuf_66_reg_988);

assign add_ln638_fu_2375_p2 = (ap_sig_allocacmp_z_1 + 8'd1);

assign add_ln817_1_fu_4979_p2 = ($signed(sext_ln817_1_fu_4975_p1) + $signed(sext_ln818_2_fu_4958_p1));

assign add_ln817_2_fu_5073_p2 = ($signed(sext_ln817_2_fu_5069_p1) + $signed(sext_ln818_4_fu_5052_p1));

assign add_ln817_3_fu_5167_p2 = ($signed(sext_ln817_3_fu_5163_p1) + $signed(sext_ln818_6_fu_5146_p1));

assign add_ln817_fu_4885_p2 = ($signed(sext_ln817_fu_4881_p1) + $signed(sext_ln818_fu_4864_p1));

assign add_ln820_1_fu_4939_p2 = ($signed(sext_ln820_2_fu_4935_p1) + $signed(sext_ln818_1_fu_4904_p1));

assign add_ln820_2_fu_5023_p2 = ($signed(sext_ln820_3_fu_5002_p1) + $signed(sext_ln820_4_fu_5019_p1));

assign add_ln820_3_fu_5033_p2 = ($signed(sext_ln820_5_fu_5029_p1) + $signed(sext_ln818_3_fu_4998_p1));

assign add_ln820_4_fu_5117_p2 = ($signed(sext_ln820_6_fu_5096_p1) + $signed(sext_ln820_7_fu_5113_p1));

assign add_ln820_5_fu_5127_p2 = ($signed(sext_ln820_8_fu_5123_p1) + $signed(sext_ln818_5_fu_5092_p1));

assign add_ln820_6_fu_5211_p2 = ($signed(sext_ln820_9_fu_5190_p1) + $signed(sext_ln820_10_fu_5207_p1));

assign add_ln820_7_fu_5221_p2 = ($signed(sext_ln820_11_fu_5217_p1) + $signed(sext_ln818_7_fu_5186_p1));

assign add_ln820_fu_4929_p2 = ($signed(sext_ln820_fu_4908_p1) + $signed(sext_ln820_1_fu_4925_p1));

assign agdiff_10_fu_4126_p3 = ((tmp_21_fu_4118_p3[0:0] == 1'b1) ? sub_ln61_10_fu_4112_p2 : trunc_ln61_10_fu_4108_p1);

assign agdiff_11_fu_4157_p3 = ((tmp_22_fu_4149_p3[0:0] == 1'b1) ? sub_ln61_11_fu_4143_p2 : trunc_ln61_11_fu_4139_p1);

assign agdiff_12_fu_4231_p3 = ((tmp_28_fu_4223_p3[0:0] == 1'b1) ? sub_ln61_12_fu_4217_p2 : trunc_ln61_12_fu_4213_p1);

assign agdiff_13_fu_4267_p3 = ((tmp_29_fu_4259_p3[0:0] == 1'b1) ? sub_ln61_13_fu_4253_p2 : trunc_ln61_13_fu_4249_p1);

assign agdiff_14_fu_4298_p3 = ((tmp_30_fu_4290_p3[0:0] == 1'b1) ? sub_ln61_14_fu_4284_p2 : trunc_ln61_14_fu_4280_p1);

assign agdiff_15_fu_4329_p3 = ((tmp_31_fu_4321_p3[0:0] == 1'b1) ? sub_ln61_15_fu_4315_p2 : trunc_ln61_15_fu_4311_p1);

assign agdiff_1_fu_3663_p3 = ((tmp_2_fu_3655_p3[0:0] == 1'b1) ? sub_ln61_1_fu_3649_p2 : trunc_ln61_1_fu_3645_p1);

assign agdiff_2_fu_3699_p3 = ((tmp_3_fu_3691_p3[0:0] == 1'b1) ? sub_ln61_2_fu_3685_p2 : trunc_ln61_2_fu_3681_p1);

assign agdiff_3_fu_3735_p3 = ((tmp_4_fu_3727_p3[0:0] == 1'b1) ? sub_ln61_3_fu_3721_p2 : trunc_ln61_3_fu_3717_p1);

assign agdiff_4_fu_3843_p3 = ((tmp_10_fu_3835_p3[0:0] == 1'b1) ? sub_ln61_4_fu_3829_p2 : trunc_ln61_4_fu_3825_p1);

assign agdiff_5_fu_3879_p3 = ((tmp_11_fu_3871_p3[0:0] == 1'b1) ? sub_ln61_5_fu_3865_p2 : trunc_ln61_5_fu_3861_p1);

assign agdiff_6_fu_3915_p3 = ((tmp_12_fu_3907_p3[0:0] == 1'b1) ? sub_ln61_6_fu_3901_p2 : trunc_ln61_6_fu_3897_p1);

assign agdiff_7_fu_3951_p3 = ((tmp_13_fu_3943_p3[0:0] == 1'b1) ? sub_ln61_7_fu_3937_p2 : trunc_ln61_7_fu_3933_p1);

assign agdiff_8_fu_4059_p3 = ((tmp_19_fu_4051_p3[0:0] == 1'b1) ? sub_ln61_8_fu_4045_p2 : trunc_ln61_8_fu_4041_p1);

assign agdiff_9_fu_4095_p3 = ((tmp_20_fu_4087_p3[0:0] == 1'b1) ? sub_ln61_9_fu_4081_p2 : trunc_ln61_9_fu_4077_p1);

assign agdiff_fu_3627_p3 = ((tmp_1_fu_3619_p3[0:0] == 1'b1) ? sub_ln61_fu_3613_p2 : trunc_ln61_fu_3609_p1);

assign and_ln817_1_fu_4953_p2 = (sub_ln817_2_reg_7475_pp0_iter6_reg & select_ln817_3_fu_4945_p3);

assign and_ln817_2_fu_5047_p2 = (sub_ln817_4_reg_7523_pp0_iter6_reg & select_ln817_5_fu_5039_p3);

assign and_ln817_3_fu_5141_p2 = (sub_ln817_6_reg_7561_pp0_iter6_reg & select_ln817_7_fu_5133_p3);

assign and_ln817_fu_4859_p2 = (sub_ln817_reg_7427_pp0_iter6_reg & select_ln817_1_fu_4851_p3);

assign and_ln818_1_fu_4970_p2 = (sub_ln818_1_reg_7480_pp0_iter6_reg & select_ln818_3_fu_4962_p3);

assign and_ln818_2_fu_5064_p2 = (sub_ln818_2_reg_7528_pp0_iter6_reg & select_ln818_5_fu_5056_p3);

assign and_ln818_3_fu_5158_p2 = (sub_ln818_3_reg_7566_pp0_iter6_reg & select_ln818_7_fu_5150_p3);

assign and_ln818_fu_4876_p2 = (sub_ln818_reg_7432_pp0_iter6_reg & select_ln818_1_fu_4868_p3);

assign and_ln819_1_fu_4993_p2 = (sub_ln819_1_reg_7485_pp0_iter6_reg & select_ln819_3_fu_4985_p3);

assign and_ln819_2_fu_5087_p2 = (sub_ln819_2_reg_7369_pp0_iter6_reg & select_ln819_5_fu_5079_p3);

assign and_ln819_3_fu_5181_p2 = (sub_ln819_3_reg_7389_pp0_iter6_reg & select_ln819_7_fu_5173_p3);

assign and_ln819_fu_4899_p2 = (sub_ln819_reg_7437_pp0_iter6_reg & select_ln819_1_fu_4891_p3);

assign and_ln820_1_fu_5014_p2 = (sub_ln820_3_reg_7490_pp0_iter6_reg & select_ln820_4_fu_5006_p3);

assign and_ln820_2_fu_5108_p2 = (sub_ln820_6_reg_7374_pp0_iter6_reg & select_ln820_7_fu_5100_p3);

assign and_ln820_3_fu_5202_p2 = (sub_ln820_9_reg_7394_pp0_iter6_reg & select_ln820_10_fu_5194_p3);

assign and_ln820_fu_4920_p2 = (sub_ln820_reg_7442_pp0_iter6_reg & select_ln820_1_fu_4912_p3);

assign and_ln833_fu_2417_p2 = (xor_ln833_fu_2411_p2 & cmp558_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = ((1'd1 == and_ln833_reg_6681_pp0_iter9_reg) & (1'b1 == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op175_read_state2 == 1'b1) & (1'b1 == 1'b0));
end

always @ (*) begin
    ap_condition_1523 = ((icmp_ln643_reg_6631_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter1_reg == 1'd0) & (cmp59_i_read_reg_6594 == 1'd0));
end

always @ (*) begin
    ap_condition_1992 = (~(enable_7_fu_4736_p3 == 6'd33) & ~(enable_7_fu_4736_p3 == 6'd32) & ~(enable_7_fu_4736_p3 == 6'd1) & ~(enable_7_fu_4736_p3 == 6'd0) & ~(enable_7_fu_4736_p3 == 6'd26) & ~(enable_7_fu_4736_p3 == 6'd24) & ~(enable_7_fu_4736_p3 == 6'd10) & ~(enable_7_fu_4736_p3 == 6'd8) & ~(enable_7_fu_4736_p3 == 6'd60) & ~(enable_7_fu_4736_p3 == 6'd56) & ~(enable_7_fu_4736_p3 == 6'd52) & ~(enable_7_fu_4736_p3 == 6'd48) & ~(enable_7_fu_4736_p3 == 6'd15) & ~(enable_7_fu_4736_p3 == 6'd11) & ~(enable_7_fu_4736_p3 == 6'd7) & ~(enable_7_fu_4736_p3 == 6'd3) & ~(enable_7_fu_4736_p3 == 6'd55) & ~(enable_7_fu_4736_p3 == 6'd53) & ~(enable_7_fu_4736_p3 == 6'd39) & ~(enable_7_fu_4736_p3 == 6'd37) & ~(enable_7_fu_4736_p3 == 6'd63) & ~(enable_7_fu_4736_p3 == 6'd62) & ~(enable_7_fu_4736_p3 == 6'd31) & ~(enable_7_fu_4736_p3 == 6'd30) & (icmp_ln633_reg_6622_pp0_iter5_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1));
end

always @ (*) begin
    ap_condition_2213 = (~(enable_15_fu_4772_p3 == 6'd33) & ~(enable_15_fu_4772_p3 == 6'd32) & ~(enable_15_fu_4772_p3 == 6'd1) & ~(enable_15_fu_4772_p3 == 6'd0) & ~(enable_15_fu_4772_p3 == 6'd26) & ~(enable_15_fu_4772_p3 == 6'd24) & ~(enable_15_fu_4772_p3 == 6'd10) & ~(enable_15_fu_4772_p3 == 6'd8) & ~(enable_15_fu_4772_p3 == 6'd60) & ~(enable_15_fu_4772_p3 == 6'd56) & ~(enable_15_fu_4772_p3 == 6'd52) & ~(enable_15_fu_4772_p3 == 6'd48) & ~(enable_15_fu_4772_p3 == 6'd15) & ~(enable_15_fu_4772_p3 == 6'd11) & ~(enable_15_fu_4772_p3 == 6'd7) & ~(enable_15_fu_4772_p3 == 6'd3) & ~(enable_15_fu_4772_p3 == 6'd55) & ~(enable_15_fu_4772_p3 == 6'd53) & ~(enable_15_fu_4772_p3 == 6'd39) & ~(enable_15_fu_4772_p3 == 6'd37) & ~(enable_15_fu_4772_p3 == 6'd63) & ~(enable_15_fu_4772_p3 == 6'd62) & ~(enable_15_fu_4772_p3 == 6'd31) & ~(enable_15_fu_4772_p3 == 6'd30) & (icmp_ln633_reg_6622_pp0_iter5_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1));
end

always @ (*) begin
    ap_condition_2425 = (~(enable_23_fu_4808_p3 == 6'd33) & ~(enable_23_fu_4808_p3 == 6'd32) & ~(enable_23_fu_4808_p3 == 6'd1) & ~(enable_23_fu_4808_p3 == 6'd0) & ~(enable_23_fu_4808_p3 == 6'd26) & ~(enable_23_fu_4808_p3 == 6'd24) & ~(enable_23_fu_4808_p3 == 6'd10) & ~(enable_23_fu_4808_p3 == 6'd8) & ~(enable_23_fu_4808_p3 == 6'd60) & ~(enable_23_fu_4808_p3 == 6'd56) & ~(enable_23_fu_4808_p3 == 6'd52) & ~(enable_23_fu_4808_p3 == 6'd48) & ~(enable_23_fu_4808_p3 == 6'd15) & ~(enable_23_fu_4808_p3 == 6'd11) & ~(enable_23_fu_4808_p3 == 6'd7) & ~(enable_23_fu_4808_p3 == 6'd3) & ~(enable_23_fu_4808_p3 == 6'd55) & ~(enable_23_fu_4808_p3 == 6'd53) & ~(enable_23_fu_4808_p3 == 6'd39) & ~(enable_23_fu_4808_p3 == 6'd37) & ~(enable_23_fu_4808_p3 == 6'd63) & ~(enable_23_fu_4808_p3 == 6'd62) & ~(enable_23_fu_4808_p3 == 6'd31) & ~(enable_23_fu_4808_p3 == 6'd30) & (icmp_ln633_reg_6622_pp0_iter5_reg == 1'd0) & (cmp314_i_read_reg_6598 == 1'd1));
end

always @ (*) begin
    ap_condition_2636 = (~(enable_31_fu_4844_p3 == 6'd33) & ~(enable_31_fu_4844_p3 == 6'd32) & ~(enable_31_fu_4844_p3 == 6'd1) & ~(enable_31_fu_4844_p3 == 6'd0) & ~(enable_31_fu_4844_p3 == 6'd26) & ~(enable_31_fu_4844_p3 == 6'd24) & ~(enable_31_fu_4844_p3 == 6'd10) & ~(enable_31_fu_4844_p3 == 6'd8) & ~(enable_31_fu_4844_p3 == 6'd60) & ~(enable_31_fu_4844_p3 == 6'd56) & ~(enable_31_fu_4844_p3 == 6'd52) & ~(enable_31_fu_4844_p3 == 6'd48) & ~(enable_31_fu_4844_p3 == 6'd15) & ~(enable_31_fu_4844_p3 == 6'd11) & ~(enable_31_fu_4844_p3 == 6'd7) & ~(enable_31_fu_4844_p3 == 6'd3) & ~(enable_31_fu_4844_p3 == 6'd55) & ~(enable_31_fu_4844_p3 == 6'd53) & ~(enable_31_fu_4844_p3 == 6'd39) & ~(enable_31_fu_4844_p3 == 6'd37) & ~(enable_31_fu_4844_p3 == 6'd63) & ~(enable_31_fu_4844_p3 == 6'd62) & ~(enable_31_fu_4844_p3 == 6'd31) & ~(enable_31_fu_4844_p3 == 6'd30) & (icmp_ln633_reg_6622_pp0_iter5_reg == 1'd0) & (cmp314_1_i_read_reg_6602 == 1'd1));
end

always @ (*) begin
    ap_condition_5358 = ((1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i == 1'd1) & (icmp_ln643_reg_6631 == 1'd1) & (icmp_ln633_reg_6622 == 1'd0));
end

always @ (*) begin
    ap_condition_5475 = ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_5478 = ((icmp_ln643_reg_6631_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_imgRB_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~(imgG_num_data_valid < (ap_frp_data_req_imgG + ap_frp_data_req_imgG_op175));
end

always @ (*) begin
    ap_enable_operation_173 = (ap_predicate_op173_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_174 = (ap_predicate_op174_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_192 = (ap_predicate_op192_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_205 = (ap_predicate_op205_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_219 = (ap_predicate_op219_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_333 = (ap_predicate_op333_store_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_b_10_reg_2134 = 'bx;

assign ap_phi_reg_pp0_iter0_b_1_reg_2080 = 'bx;

assign ap_phi_reg_pp0_iter0_b_4_reg_2098 = 'bx;

assign ap_phi_reg_pp0_iter0_b_7_reg_2116 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_1_reg_1393 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_2_reg_1384 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_3_reg_1375 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_4_reg_1366 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_5_reg_1357 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_reg_1402 = 'bx;

assign ap_phi_reg_pp0_iter0_downright_11_reg_1348 = 'bx;

assign ap_phi_reg_pp0_iter0_downright_12_reg_1339 = 'bx;

assign ap_phi_reg_pp0_iter0_downright_13_reg_1330 = 'bx;

assign ap_phi_reg_pp0_iter0_downright_14_reg_1321 = 'bx;

assign ap_phi_reg_pp0_iter0_downright_15_reg_1312 = 'bx;

assign ap_phi_reg_pp0_iter0_downright_16_reg_1303 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_10_reg_1882 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_11_reg_1855 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_12_reg_2044 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_13_reg_2017 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_14_reg_1990 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_15_reg_1963 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_1_reg_1693 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_2_reg_1666 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_3_reg_1639 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_4_reg_1828 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_5_reg_1801 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_6_reg_1774 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_7_reg_1747 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_8_reg_1936 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_9_reg_1909 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_reg_1720 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_66_reg_988 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_67_reg_979 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_68_reg_970 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_69_reg_961 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_70_reg_952 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_71_reg_943 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_72_reg_934 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_73_reg_925 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_74_reg_916 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_75_reg_907 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_76_reg_898 = 'bx;

assign ap_phi_reg_pp0_iter0_pixBuf_77_reg_889 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_10_reg_1501 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_11_reg_1431 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_12_reg_1421 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_13_reg_1411 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_14_reg_1461 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_15_reg_1451 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_16_reg_1441 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_17_reg_1491 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_18_reg_1481 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_19_reg_1471 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_9_reg_1511 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_reg_1521 = 'bx;

assign ap_phi_reg_pp0_iter0_r_10_reg_2125 = 'bx;

assign ap_phi_reg_pp0_iter0_r_1_reg_2071 = 'bx;

assign ap_phi_reg_pp0_iter0_r_4_reg_2089 = 'bx;

assign ap_phi_reg_pp0_iter0_r_7_reg_2107 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_1_reg_1621 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_2_reg_1612 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_3_reg_1603 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_4_reg_1594 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_5_reg_1585 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_reg_1630 = 'bx;

assign ap_phi_reg_pp0_iter0_upright_11_reg_1576 = 'bx;

assign ap_phi_reg_pp0_iter0_upright_12_reg_1567 = 'bx;

assign ap_phi_reg_pp0_iter0_upright_13_reg_1558 = 'bx;

assign ap_phi_reg_pp0_iter0_upright_14_reg_1549 = 'bx;

assign ap_phi_reg_pp0_iter0_upright_15_reg_1540 = 'bx;

assign ap_phi_reg_pp0_iter0_upright_16_reg_1531 = 'bx;

assign ap_phi_reg_pp0_iter3_downright_6_reg_1258 = 'bx;

assign ap_phi_reg_pp0_iter3_downright_7_reg_1249 = 'bx;

assign ap_phi_reg_pp0_iter3_downright_reg_1267 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_102_reg_1213 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_103_reg_1204 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_104_reg_1195 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_105_reg_1186 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_106_reg_1177 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_107_reg_1168 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_108_reg_1159 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_109_reg_1150 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_110_reg_1141 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_111_reg_1132 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_112_reg_1123 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_113_reg_1114 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_114_reg_1105 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_115_reg_1096 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_116_reg_1087 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_120_reg_1047 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_121_reg_1037 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_122_reg_1027 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_123_reg_1017 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_124_reg_1007 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_125_reg_997 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_126_reg_1240 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_127_reg_1231 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_128_reg_1222 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_129_reg_1077 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_130_reg_1067 = 'bx;

assign ap_phi_reg_pp0_iter3_pixWindow_131_reg_1057 = 'bx;

assign ap_phi_reg_pp0_iter3_upright_6_reg_1285 = 'bx;

assign ap_phi_reg_pp0_iter3_upright_7_reg_1276 = 'bx;

assign ap_phi_reg_pp0_iter3_upright_reg_1294 = 'bx;

always @ (*) begin
    ap_predicate_op173_load_state2 = ((icmp_ln643_reg_6631 == 1'd1) & (icmp_ln633_reg_6622 == 1'd0));
end

always @ (*) begin
    ap_predicate_op174_load_state2 = ((icmp_ln643_reg_6631 == 1'd1) & (icmp_ln633_reg_6622 == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_read_state2 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_6631 == 1'd1) & (icmp_ln633_reg_6622 == 1'd0));
end

always @ (*) begin
    ap_predicate_op192_load_state3 = ((icmp_ln643_reg_6631_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op205_load_state3 = ((icmp_ln643_reg_6631_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op219_store_state3 = ((icmp_ln643_reg_6631_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter1_reg == 1'd0) & (cmp59_i == 1'd1));
end

always @ (*) begin
    ap_predicate_op333_store_state4 = ((icmp_ln643_reg_6631_pp0_iter2_reg == 1'd1) & (icmp_ln633_reg_6622_pp0_iter2_reg == 1'd0));
end

assign b_3_fu_5646_p3 = ((red_i[0:0] == 1'b1) ? CV_1_reg_7715 : zext_ln788_1_fu_5636_p1);

assign b_6_fu_5775_p3 = ((red_i[0:0] == 1'b1) ? CV_2_reg_7736 : zext_ln788_2_fu_5765_p1);

assign b_9_fu_5904_p3 = ((red_i[0:0] == 1'b1) ? CV_3_reg_7757 : zext_ln788_3_fu_5894_p1);

assign b_fu_5517_p3 = ((red_i[0:0] == 1'b1) ? CV_reg_7694 : zext_ln788_fu_5507_p1);

assign cmp161_i_fu_2397_p2 = ((ap_sig_allocacmp_x_4 == 10'd0) ? 1'b1 : 1'b0);

assign cmp314_1_i_read_reg_6602 = cmp314_1_i;

assign cmp314_i_read_reg_6598 = cmp314_i;

assign cmp59_i_read_read_fu_554_p2 = cmp59_i;

assign cmp59_i_read_reg_6594 = cmp59_i;

assign enable_10_fu_4491_p3 = {{1'd1}, {enable_9_fu_4475_p3}};

assign enable_11_fu_4499_p3 = ((icmp_ln797_1_fu_4487_p2[0:0] == 1'b1) ? enable_10_fu_4491_p3 : zext_ln769_6_fu_4483_p1);

assign enable_12_fu_4523_p3 = ((icmp_ln798_1_fu_4511_p2[0:0] == 1'b1) ? or_ln798_1_i_fu_4515_p3 : zext_ln769_7_fu_4507_p1);

assign enable_13_fu_4746_p3 = {{1'd1}, {enable_12_reg_7587}};

assign enable_14_fu_4753_p3 = ((icmp_ln799_1_reg_7593[0:0] == 1'b1) ? enable_13_fu_4746_p3 : zext_ln769_8_fu_4743_p1);

assign enable_15_fu_4772_p3 = ((icmp_ln800_1_reg_7598[0:0] == 1'b1) ? or_ln800_1_i_fu_4764_p3 : zext_ln769_9_fu_4760_p1);

assign enable_16_fu_4539_p2 = ((agdiff_8_reg_7495 < agdiff_9_reg_7502) ? 1'b1 : 1'b0);

assign enable_17_fu_4559_p3 = ((icmp_ln796_2_fu_4547_p2[0:0] == 1'b1) ? or_ln796_2_i_fu_4551_p3 : zext_ln769_10_fu_4543_p1);

assign enable_18_fu_4575_p3 = {{1'd1}, {enable_17_fu_4559_p3}};

assign enable_19_fu_4583_p3 = ((icmp_ln797_2_fu_4571_p2[0:0] == 1'b1) ? enable_18_fu_4575_p3 : zext_ln769_11_fu_4567_p1);

assign enable_1_fu_4391_p3 = ((icmp_ln796_fu_4379_p2[0:0] == 1'b1) ? or_ln_i_fu_4383_p3 : zext_ln769_fu_4375_p1);

assign enable_20_fu_4607_p3 = ((icmp_ln798_2_fu_4595_p2[0:0] == 1'b1) ? or_ln798_2_i_fu_4599_p3 : zext_ln769_12_fu_4591_p1);

assign enable_21_fu_4782_p3 = {{1'd1}, {enable_20_reg_7603}};

assign enable_22_fu_4789_p3 = ((icmp_ln799_2_reg_7609[0:0] == 1'b1) ? enable_21_fu_4782_p3 : zext_ln769_13_fu_4779_p1);

assign enable_23_fu_4808_p3 = ((icmp_ln800_2_reg_7614[0:0] == 1'b1) ? or_ln800_2_i_fu_4800_p3 : zext_ln769_14_fu_4796_p1);

assign enable_24_fu_4623_p2 = ((agdiff_12_reg_7533 < agdiff_13_reg_7540) ? 1'b1 : 1'b0);

assign enable_25_fu_4643_p3 = ((icmp_ln796_3_fu_4631_p2[0:0] == 1'b1) ? or_ln796_3_i_fu_4635_p3 : zext_ln769_15_fu_4627_p1);

assign enable_26_fu_4659_p3 = {{1'd1}, {enable_25_fu_4643_p3}};

assign enable_27_fu_4667_p3 = ((icmp_ln797_3_fu_4655_p2[0:0] == 1'b1) ? enable_26_fu_4659_p3 : zext_ln769_16_fu_4651_p1);

assign enable_28_fu_4691_p3 = ((icmp_ln798_3_fu_4679_p2[0:0] == 1'b1) ? or_ln798_3_i_fu_4683_p3 : zext_ln769_17_fu_4675_p1);

assign enable_29_fu_4818_p3 = {{1'd1}, {enable_28_reg_7619}};

assign enable_2_fu_4407_p3 = {{1'd1}, {enable_1_fu_4391_p3}};

assign enable_30_fu_4825_p3 = ((icmp_ln799_3_reg_7625[0:0] == 1'b1) ? enable_29_fu_4818_p3 : zext_ln769_18_fu_4815_p1);

assign enable_31_fu_4844_p3 = ((icmp_ln800_3_reg_7630[0:0] == 1'b1) ? or_ln800_3_i_fu_4836_p3 : zext_ln769_19_fu_4832_p1);

assign enable_3_fu_4415_p3 = ((icmp_ln797_fu_4403_p2[0:0] == 1'b1) ? enable_2_fu_4407_p3 : zext_ln769_1_fu_4399_p1);

assign enable_4_fu_4439_p3 = ((icmp_ln798_fu_4427_p2[0:0] == 1'b1) ? or_ln1_i_fu_4431_p3 : zext_ln769_2_fu_4423_p1);

assign enable_5_fu_4710_p3 = {{1'd1}, {enable_4_reg_7571}};

assign enable_6_fu_4717_p3 = ((icmp_ln799_reg_7577[0:0] == 1'b1) ? enable_5_fu_4710_p3 : zext_ln769_3_fu_4707_p1);

assign enable_7_fu_4736_p3 = ((icmp_ln800_reg_7582[0:0] == 1'b1) ? or_ln2_i_fu_4728_p3 : zext_ln769_4_fu_4724_p1);

assign enable_8_fu_4455_p2 = ((agdiff_4_reg_7447 < agdiff_5_reg_7454) ? 1'b1 : 1'b0);

assign enable_9_fu_4475_p3 = ((icmp_ln796_1_fu_4463_p2[0:0] == 1'b1) ? or_ln796_1_i_fu_4467_p3 : zext_ln769_5_fu_4459_p1);

assign enable_fu_4371_p2 = ((agdiff_reg_7399 < agdiff_1_reg_7406) ? 1'b1 : 1'b0);

assign icmp_ln633_fu_2369_p2 = ((ap_sig_allocacmp_z_1 == add_ln630_1_i) ? 1'b1 : 1'b0);

assign icmp_ln643_fu_2391_p2 = ((ap_sig_allocacmp_x_4 < empty) ? 1'b1 : 1'b0);

assign icmp_ln796_1_fu_4463_p2 = ((agdiff_4_reg_7447 < agdiff_6_reg_7461) ? 1'b1 : 1'b0);

assign icmp_ln796_2_fu_4547_p2 = ((agdiff_8_reg_7495 < agdiff_10_reg_7509) ? 1'b1 : 1'b0);

assign icmp_ln796_3_fu_4631_p2 = ((agdiff_12_reg_7533 < agdiff_14_reg_7547) ? 1'b1 : 1'b0);

assign icmp_ln796_fu_4379_p2 = ((agdiff_reg_7399 < agdiff_2_reg_7413) ? 1'b1 : 1'b0);

assign icmp_ln797_1_fu_4487_p2 = ((agdiff_4_reg_7447 < agdiff_7_reg_7468) ? 1'b1 : 1'b0);

assign icmp_ln797_2_fu_4571_p2 = ((agdiff_8_reg_7495 < agdiff_11_reg_7516) ? 1'b1 : 1'b0);

assign icmp_ln797_3_fu_4655_p2 = ((agdiff_12_reg_7533 < agdiff_15_reg_7554) ? 1'b1 : 1'b0);

assign icmp_ln797_fu_4403_p2 = ((agdiff_reg_7399 < agdiff_3_reg_7420) ? 1'b1 : 1'b0);

assign icmp_ln798_1_fu_4511_p2 = ((agdiff_5_reg_7454 < agdiff_6_reg_7461) ? 1'b1 : 1'b0);

assign icmp_ln798_2_fu_4595_p2 = ((agdiff_9_reg_7502 < agdiff_10_reg_7509) ? 1'b1 : 1'b0);

assign icmp_ln798_3_fu_4679_p2 = ((agdiff_13_reg_7540 < agdiff_14_reg_7547) ? 1'b1 : 1'b0);

assign icmp_ln798_fu_4427_p2 = ((agdiff_1_reg_7406 < agdiff_2_reg_7413) ? 1'b1 : 1'b0);

assign icmp_ln799_1_fu_4531_p2 = ((agdiff_5_reg_7454 < agdiff_7_reg_7468) ? 1'b1 : 1'b0);

assign icmp_ln799_2_fu_4615_p2 = ((agdiff_9_reg_7502 < agdiff_11_reg_7516) ? 1'b1 : 1'b0);

assign icmp_ln799_3_fu_4699_p2 = ((agdiff_13_reg_7540 < agdiff_15_reg_7554) ? 1'b1 : 1'b0);

assign icmp_ln799_fu_4447_p2 = ((agdiff_1_reg_7406 < agdiff_3_reg_7420) ? 1'b1 : 1'b0);

assign icmp_ln800_1_fu_4535_p2 = ((agdiff_6_reg_7461 < agdiff_7_reg_7468) ? 1'b1 : 1'b0);

assign icmp_ln800_2_fu_4619_p2 = ((agdiff_10_reg_7509 < agdiff_11_reg_7516) ? 1'b1 : 1'b0);

assign icmp_ln800_3_fu_4703_p2 = ((agdiff_14_reg_7547 < agdiff_15_reg_7554) ? 1'b1 : 1'b0);

assign icmp_ln800_fu_4451_p2 = ((agdiff_2_reg_7413 < agdiff_3_reg_7420) ? 1'b1 : 1'b0);

assign icmp_ln827_1_fu_5671_p2 = ((tmp_16_fu_5661_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln827_2_fu_5800_p2 = ((tmp_25_fu_5790_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln827_3_fu_5929_p2 = ((tmp_34_fu_5919_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln827_fu_5542_p2 = ((tmp_7_fu_5532_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln829_1_fu_5727_p2 = ((tmp_18_fu_5717_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln829_2_fu_5856_p2 = ((tmp_27_fu_5846_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln829_3_fu_5985_p2 = ((tmp_36_fu_5975_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln829_fu_5598_p2 = ((tmp_9_fu_5588_p4 == 2'd1) ? 1'b1 : 1'b0);

assign imgG_blk_n = 1'b1;

assign imgRB_blk_n = 1'b1;

assign imgRB_din = pf_imgRB_U_data_out;

assign lineBuffer_1_i_address0 = lineBuffer_1_i_addr_reg_6691_pp0_iter2_reg;

assign lineBuffer_1_i_address1 = zext_ln641_fu_2439_p1;

assign lineBuffer_1_i_d0 = {{{{{{{{{{{{PixBufVal_11_fu_3218_p3}, {PixBufVal_10_fu_3224_p3}}, {PixBufVal_9_fu_3230_p3}}, {PixBufVal_8_fu_3236_p3}}, {PixBufVal_7_fu_3242_p3}}, {PixBufVal_6_fu_3248_p3}}, {PixBufVal_5_fu_3254_p3}}, {PixBufVal_4_fu_3260_p3}}, {PixBufVal_3_fu_3266_p3}}, {PixBufVal_2_fu_3272_p3}}, {PixBufVal_1_fu_3278_p3}}, {PixBufVal_fu_3284_p3}};

assign lineBuffer_i_address0 = lineBuffer_i_addr_reg_6685;

assign lineBuffer_i_address1 = zext_ln641_fu_2439_p1;

assign lineBuffer_i_d0 = InPix_reg_6697;

assign or_ln1_i_fu_4431_p3 = {{1'd1}, {enable_3_fu_4415_p3}};

assign or_ln2_i_fu_4728_p3 = {{1'd1}, {enable_6_fu_4717_p3}};

assign or_ln796_1_i_fu_4467_p3 = {{1'd1}, {enable_8_fu_4455_p2}};

assign or_ln796_2_i_fu_4551_p3 = {{1'd1}, {enable_16_fu_4539_p2}};

assign or_ln796_3_i_fu_4635_p3 = {{1'd1}, {enable_24_fu_4623_p2}};

assign or_ln798_1_i_fu_4515_p3 = {{1'd1}, {enable_11_fu_4499_p3}};

assign or_ln798_2_i_fu_4599_p3 = {{1'd1}, {enable_19_fu_4583_p3}};

assign or_ln798_3_i_fu_4683_p3 = {{1'd1}, {enable_27_fu_4667_p3}};

assign or_ln800_1_i_fu_4764_p3 = {{1'd1}, {enable_14_fu_4753_p3}};

assign or_ln800_2_i_fu_4800_p3 = {{1'd1}, {enable_22_fu_4789_p3}};

assign or_ln800_3_i_fu_4836_p3 = {{1'd1}, {enable_30_fu_4825_p3}};

assign or_ln827_1_fu_5695_p2 = (tmp_15_fu_5653_p3 | icmp_ln827_1_fu_5671_p2);

assign or_ln827_2_fu_5824_p2 = (tmp_24_fu_5782_p3 | icmp_ln827_2_fu_5800_p2);

assign or_ln827_3_fu_5953_p2 = (tmp_33_fu_5911_p3 | icmp_ln827_3_fu_5929_p2);

assign or_ln827_fu_5566_p2 = (tmp_6_fu_5524_p3 | icmp_ln827_fu_5542_p2);

assign or_ln829_1_fu_5751_p2 = (tmp_17_fu_5709_p3 | icmp_ln829_1_fu_5727_p2);

assign or_ln829_2_fu_5880_p2 = (tmp_26_fu_5838_p3 | icmp_ln829_2_fu_5856_p2);

assign or_ln829_3_fu_6009_p2 = (tmp_35_fu_5967_p3 | icmp_ln829_3_fu_5985_p2);

assign or_ln829_fu_5622_p2 = (tmp_8_fu_5580_p3 | icmp_ln829_fu_5598_p2);

assign or_ln_i_fu_4383_p3 = {{1'd1}, {enable_fu_4371_p2}};

assign out_x_fu_2385_p2 = ($signed(zext_ln633_fu_2381_p1) + $signed(11'd2044));

assign p_0_0_0_0_0923_21695_i_out = p_0_0_0_0_0923_21695_i_load_reg_6999_pp0_iter8_reg;

assign p_0_0_0_0_0929_21629_i_out = p_0_0_0_0_0929_21629_i_load_reg_6981_pp0_iter8_reg;

assign p_0_1_0_0_0924_21698_i_out = p_0_1_0_0_0924_21698_i_load_reg_7005_pp0_iter8_reg;

assign p_0_1_0_0_0930_21632_i_out = p_0_1_0_0_0930_21632_i_load_reg_6987_pp0_iter8_reg;

assign p_0_2_0_0_0925_21701_i_out = p_0_2_0_0_0925_21701_i_load_reg_7011_pp0_iter8_reg;

assign p_0_2_0_0_0931_21635_i_out = p_0_2_0_0_0931_21635_i_load_reg_6993_pp0_iter8_reg;

assign pf_imgRB_U_frpsig_data_in = {{{{{{{{{{{{select_ln829_7_reg_7798}, {pix_9_reg_1511_pp0_iter9_reg}}, {select_ln827_7_reg_7793}}, {select_ln829_5_reg_7788}}, {pix_12_reg_1421_pp0_iter9_reg}}, {select_ln827_5_reg_7783}}, {select_ln829_3_reg_7778}}, {pix_15_reg_1451_pp0_iter9_reg}}, {select_ln827_3_reg_7773}}, {select_ln829_1_reg_7768}}, {pix_18_reg_1481_pp0_iter9_reg}}, {select_ln827_1_reg_7763}};

assign pixBuf_42_fu_2444_p1 = imgG_dout[9:0];

assign pixWindow_153_i_out = pixWindow_132_reg_6762_pp0_iter8_reg;

assign pixWindow_154_i_out = pixWindow_133_reg_6772_pp0_iter8_reg;

assign pixWindow_155_i_out = pixWindow_134_reg_6782_pp0_iter8_reg;

assign pixWindow_156_i_out = pixWindow_135_reg_6963_pp0_iter8_reg;

assign pixWindow_157_i_out = pixWindow_136_reg_6969_pp0_iter8_reg;

assign pixWindow_158_i_out = pixWindow_137_reg_6975_pp0_iter8_reg;

assign pixWindow_159_i_out = pixWindow_138_reg_6948_pp0_iter8_reg;

assign pixWindow_160_i_out = pixWindow_139_reg_6953_pp0_iter8_reg;

assign pixWindow_161_i_out = pixWindow_140_reg_6958_pp0_iter8_reg;

assign pixWindow_36_i_out = pixWindow_27_reg_7017_pp0_iter8_reg;

assign pixWindow_37_i_out = pixWindow_28_reg_7023_pp0_iter8_reg;

assign pixWindow_38_i_out = pixWindow_29_reg_7029_pp0_iter8_reg;

assign pixWindow_39_i_out = pixWindow_30_reg_7035_pp0_iter8_reg;

assign pixWindow_40_i_out = pixWindow_31_reg_7041_pp0_iter8_reg;

assign pixWindow_41_i_out = pixWindow_32_reg_7047_pp0_iter8_reg;

assign pixWindow_42_i_out = pixWindow_33_reg_7053_pp0_iter8_reg;

assign pixWindow_43_i_out = pixWindow_34_reg_7059_pp0_iter8_reg;

assign pixWindow_44_i_out = pixWindow_35_reg_7065_pp0_iter8_reg;

assign pixWindow_48_i_out = pixWindow_39_reg_7071_pp0_iter8_reg;

assign pixWindow_49_i_out = pixWindow_40_reg_7077_pp0_iter8_reg;

assign pixWindow_50_i_out = pixWindow_41_reg_7083_pp0_iter8_reg;

assign pixWindow_51_i_out = pixWindow_42_reg_7089_pp0_iter8_reg;

assign pixWindow_52_i_out = pixWindow_43_reg_7095_pp0_iter8_reg;

assign pixWindow_53_i_out = pixWindow_44_reg_7101_pp0_iter8_reg;

assign pixWindow_54_i_out = pixWindow_45_reg_7107_pp0_iter8_reg;

assign pixWindow_55_i_out = pixWindow_46_reg_7113_pp0_iter8_reg;

assign pixWindow_56_i_out = pixWindow_47_reg_7119_pp0_iter8_reg;

assign pixWindow_60_i_out = pixWindow_51_reg_7125_pp0_iter8_reg;

assign pixWindow_61_i_out = pixWindow_52_reg_7131_pp0_iter8_reg;

assign pixWindow_62_i_out = pixWindow_53_reg_7137_pp0_iter8_reg;

assign pixWindow_63_fu_2681_p1 = lineBuffer_1_i_q1[9:0];

assign pixWindow_63_i_out = pixWindow_54_reg_7143_pp0_iter8_reg;

assign pixWindow_64_i_out = pixWindow_55_reg_7149_pp0_iter8_reg;

assign pixWindow_65_i_out = pixWindow_56_reg_7155_pp0_iter8_reg;

assign pixWindow_66_i_out = pixWindow_57_reg_7161_pp0_iter8_reg;

assign pixWindow_67_i_out = pixWindow_58_reg_7167_pp0_iter8_reg;

assign pixWindow_68_i_out = pixWindow_59_reg_7173_pp0_iter8_reg;

assign pixWindow_75_fu_2567_p1 = lineBuffer_i_q1[9:0];

assign r_3_fu_5639_p3 = ((red_i[0:0] == 1'b1) ? zext_ln788_1_fu_5636_p1 : CV_1_reg_7715);

assign r_6_fu_5768_p3 = ((red_i[0:0] == 1'b1) ? zext_ln788_2_fu_5765_p1 : CV_2_reg_7736);

assign r_9_fu_5897_p3 = ((red_i[0:0] == 1'b1) ? zext_ln788_3_fu_5894_p1 : CV_3_reg_7757);

assign r_fu_5510_p3 = ((red_i[0:0] == 1'b1) ? zext_ln788_fu_5507_p1 : CV_reg_7694);

assign select_ln710_10_fu_3008_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_76_reg_6803 : pixWindow_16_fu_504);

assign select_ln710_11_fu_3014_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_77_reg_6814 : pixWindow_17_fu_508);

assign select_ln710_12_fu_3020_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_65_reg_6908 : pixWindow_8_fu_472);

assign select_ln710_13_fu_3026_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_64_reg_6898 : pixWindow_7_fu_468);

assign select_ln710_14_fu_3032_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_63_reg_6888 : pixWindow_6_fu_464);

assign select_ln710_15_fu_3038_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_65_reg_6908 : pixWindow_5_fu_460);

assign select_ln710_16_fu_3044_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_64_reg_6898 : pixWindow_4_fu_456);

assign select_ln710_17_fu_3050_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_63_reg_6888 : pixWindow_3_fu_452);

assign select_ln710_18_fu_3056_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_65_reg_6908 : pixWindow_2_fu_448);

assign select_ln710_19_fu_3062_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_64_reg_6898 : pixWindow_1_fu_444);

assign select_ln710_1_fu_2954_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_76_reg_6803 : pixBuf_4_fu_396);

assign select_ln710_20_fu_3068_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_63_reg_6888 : pixWindow_fu_440);

assign select_ln710_21_fu_3074_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_65_reg_6908 : p_0_2_0_0_0931_21635_i_fu_424);

assign select_ln710_22_fu_3080_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_64_reg_6898 : p_0_1_0_0_0930_21632_i_fu_420);

assign select_ln710_23_fu_3086_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_63_reg_6888 : p_0_0_0_0_0929_21629_i_fu_416);

assign select_ln710_24_fu_3092_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_65_reg_6908 : pixWindow_134_reg_6782);

assign select_ln710_25_fu_3098_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_64_reg_6898 : pixWindow_133_reg_6772);

assign select_ln710_26_fu_3104_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_63_reg_6888 : pixWindow_132_reg_6762);

assign select_ln710_27_fu_3110_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 : pixWindow_26_fu_544);

assign select_ln710_28_fu_3117_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 : pixWindow_25_fu_540);

assign select_ln710_29_fu_3124_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 : pixWindow_24_fu_536);

assign select_ln710_2_fu_2960_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_77_reg_6814 : pixBuf_5_fu_400);

assign select_ln710_30_fu_3131_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 : pixWindow_23_fu_532);

assign select_ln710_31_fu_3138_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 : pixWindow_22_fu_528);

assign select_ln710_32_fu_3145_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 : pixWindow_21_fu_524);

assign select_ln710_33_fu_3152_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 : pixWindow_20_fu_520);

assign select_ln710_34_fu_3159_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 : pixWindow_19_fu_516);

assign select_ln710_35_fu_3166_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 : pixWindow_18_fu_512);

assign select_ln710_36_fu_3173_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 : p_0_2_0_0_0925_21701_i_fu_436);

assign select_ln710_37_fu_3180_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 : p_0_1_0_0_0924_21698_i_fu_432);

assign select_ln710_38_fu_3187_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 : p_0_0_0_0_0923_21695_i_fu_428);

assign select_ln710_39_fu_3194_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_68_reg_970 : pixBuf_2_fu_388);

assign select_ln710_3_fu_2966_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_75_reg_6792 : pixWindow_9_fu_476);

assign select_ln710_40_fu_3202_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_67_reg_979 : pixBuf_1_fu_384);

assign select_ln710_41_fu_3210_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_pixBuf_66_reg_988 : pixBuf_fu_380);

assign select_ln710_4_fu_2972_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_76_reg_6803 : pixWindow_10_fu_480);

assign select_ln710_5_fu_2978_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_77_reg_6814 : pixWindow_11_fu_484);

assign select_ln710_6_fu_2984_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_75_reg_6792 : pixWindow_12_fu_488);

assign select_ln710_7_fu_2990_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_76_reg_6803 : pixWindow_13_fu_492);

assign select_ln710_8_fu_2996_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_77_reg_6814 : pixWindow_14_fu_496);

assign select_ln710_9_fu_3002_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_75_reg_6792 : pixWindow_15_fu_500);

assign select_ln710_fu_2948_p3 = ((cmp161_i_reg_6635_pp0_iter2_reg[0:0] == 1'b1) ? pixWindow_75_reg_6792 : pixBuf_3_fu_392);

assign select_ln817_1_fu_4851_p3 = ((ap_phi_mux_en_rgd_phi_fu_1724_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln817_2_fu_3959_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_upleft_5_reg_1585 : ap_phi_reg_pp0_iter4_upleft_3_reg_1603);

assign select_ln817_3_fu_4945_p3 = ((ap_phi_mux_en_rgd_4_phi_fu_1832_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln817_4_fu_4165_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_upright_13_reg_1558 : ap_phi_reg_pp0_iter4_upright_11_reg_1576);

assign select_ln817_5_fu_5039_p3 = ((ap_phi_mux_en_rgd_8_phi_fu_1940_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln817_6_fu_4337_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_upright_16_reg_1531 : ap_phi_reg_pp0_iter4_upright_14_reg_1549);

assign select_ln817_7_fu_5133_p3 = ((ap_phi_mux_en_rgd_12_phi_fu_2048_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln817_fu_3743_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_upleft_2_reg_1612 : ap_phi_reg_pp0_iter4_upleft_reg_1630);

assign select_ln818_1_fu_4868_p3 = ((ap_phi_mux_en_rgd_1_phi_fu_1697_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln818_2_fu_3976_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_downleft_5_reg_1357 : ap_phi_reg_pp0_iter4_downleft_3_reg_1375);

assign select_ln818_3_fu_4962_p3 = ((ap_phi_mux_en_rgd_5_phi_fu_1805_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln818_4_fu_4182_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_downright_13_reg_1330 : ap_phi_reg_pp0_iter4_downright_11_reg_1348);

assign select_ln818_5_fu_5056_p3 = ((ap_phi_mux_en_rgd_9_phi_fu_1913_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln818_6_fu_4354_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_downright_16_reg_1303 : ap_phi_reg_pp0_iter4_downright_14_reg_1321);

assign select_ln818_7_fu_5150_p3 = ((ap_phi_mux_en_rgd_13_phi_fu_2021_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln818_fu_3760_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_downleft_2_reg_1384 : ap_phi_reg_pp0_iter4_downleft_reg_1402);

assign select_ln819_1_fu_4891_p3 = ((ap_phi_mux_en_rgd_2_phi_fu_1670_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln819_2_fu_3993_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_upright_16_reg_1531 : ap_phi_reg_pp0_iter4_upright_14_reg_1549);

assign select_ln819_3_fu_4985_p3 = ((ap_phi_mux_en_rgd_6_phi_fu_1778_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln819_4_fu_3354_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_mux_upright_7_phi_fu_1279_p4 : ap_phi_mux_upright_phi_fu_1297_p4);

assign select_ln819_5_fu_5079_p3 = ((ap_phi_mux_en_rgd_10_phi_fu_1886_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln819_6_fu_3396_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_mux_pixWindow_128_phi_fu_1225_p4 : ap_phi_mux_pixWindow_126_phi_fu_1243_p4);

assign select_ln819_7_fu_5173_p3 = ((ap_phi_mux_en_rgd_14_phi_fu_1994_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln819_fu_3777_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_upright_13_reg_1558 : ap_phi_reg_pp0_iter4_upright_11_reg_1576);

assign select_ln820_10_fu_5194_p3 = ((ap_phi_mux_en_rgd_15_phi_fu_1967_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln820_11_fu_5489_p3 = ((tmp_32_fu_5452_p3[0:0] == 1'b1) ? sub_ln820_11_fu_5474_p2 : trunc_ln820_10_i_fu_5480_p4);

assign select_ln820_1_fu_4912_p3 = ((ap_phi_mux_en_rgd_3_phi_fu_1643_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln820_2_fu_5279_p3 = ((tmp_5_fu_5242_p3[0:0] == 1'b1) ? sub_ln820_2_fu_5264_p2 : trunc_ln820_2_i_fu_5270_p4);

assign select_ln820_3_fu_4010_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_downright_16_reg_1303 : ap_phi_reg_pp0_iter4_downright_14_reg_1321);

assign select_ln820_4_fu_5006_p3 = ((ap_phi_mux_en_rgd_7_phi_fu_1751_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln820_5_fu_5349_p3 = ((tmp_14_fu_5312_p3[0:0] == 1'b1) ? sub_ln820_5_fu_5334_p2 : trunc_ln820_5_i_fu_5340_p4);

assign select_ln820_6_fu_3371_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_mux_downright_7_phi_fu_1252_p4 : ap_phi_mux_downright_phi_fu_1270_p4);

assign select_ln820_7_fu_5100_p3 = ((ap_phi_mux_en_rgd_11_phi_fu_1859_p14[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln820_8_fu_5419_p3 = ((tmp_23_fu_5382_p3[0:0] == 1'b1) ? sub_ln820_8_fu_5404_p2 : trunc_ln820_8_i_fu_5410_p4);

assign select_ln820_9_fu_3413_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_mux_pixWindow_131_phi_fu_1060_p4 : ap_phi_mux_pixWindow_129_phi_fu_1080_p4);

assign select_ln820_fu_3794_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter4_downright_13_reg_1330 : ap_phi_reg_pp0_iter4_downright_11_reg_1348);

assign select_ln827_1_fu_5572_p3 = ((or_ln827_fu_5566_p2[0:0] == 1'b1) ? select_ln827_fu_5558_p3 : trunc_ln827_fu_5548_p1);

assign select_ln827_2_fu_5687_p3 = ((xor_ln827_1_fu_5681_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln827_3_fu_5701_p3 = ((or_ln827_1_fu_5695_p2[0:0] == 1'b1) ? select_ln827_2_fu_5687_p3 : trunc_ln827_1_fu_5677_p1);

assign select_ln827_4_fu_5816_p3 = ((xor_ln827_2_fu_5810_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln827_5_fu_5830_p3 = ((or_ln827_2_fu_5824_p2[0:0] == 1'b1) ? select_ln827_4_fu_5816_p3 : trunc_ln827_2_fu_5806_p1);

assign select_ln827_6_fu_5945_p3 = ((xor_ln827_3_fu_5939_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln827_7_fu_5959_p3 = ((or_ln827_3_fu_5953_p2[0:0] == 1'b1) ? select_ln827_6_fu_5945_p3 : trunc_ln827_3_fu_5935_p1);

assign select_ln827_fu_5558_p3 = ((xor_ln827_fu_5552_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln829_1_fu_5628_p3 = ((or_ln829_fu_5622_p2[0:0] == 1'b1) ? select_ln829_fu_5614_p3 : trunc_ln829_fu_5604_p1);

assign select_ln829_2_fu_5743_p3 = ((xor_ln829_1_fu_5737_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln829_3_fu_5757_p3 = ((or_ln829_1_fu_5751_p2[0:0] == 1'b1) ? select_ln829_2_fu_5743_p3 : trunc_ln829_1_fu_5733_p1);

assign select_ln829_4_fu_5872_p3 = ((xor_ln829_2_fu_5866_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln829_5_fu_5886_p3 = ((or_ln829_2_fu_5880_p2[0:0] == 1'b1) ? select_ln829_4_fu_5872_p3 : trunc_ln829_2_fu_5862_p1);

assign select_ln829_6_fu_6001_p3 = ((xor_ln829_3_fu_5995_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign select_ln829_7_fu_6015_p3 = ((or_ln829_3_fu_6009_p2[0:0] == 1'b1) ? select_ln829_6_fu_6001_p3 : trunc_ln829_3_fu_5991_p1);

assign select_ln829_fu_5614_p3 = ((xor_ln829_fu_5608_p2[0:0] == 1'b1) ? 10'd1023 : 10'd0);

assign sext_ln817_1_fu_4975_p1 = $signed(and_ln818_1_fu_4970_p2);

assign sext_ln817_2_fu_5069_p1 = $signed(and_ln818_2_fu_5064_p2);

assign sext_ln817_3_fu_5163_p1 = $signed(and_ln818_3_fu_5158_p2);

assign sext_ln817_fu_4881_p1 = $signed(and_ln818_fu_4876_p2);

assign sext_ln818_1_fu_4904_p1 = $signed(add_ln817_fu_4885_p2);

assign sext_ln818_2_fu_4958_p1 = $signed(and_ln817_1_fu_4953_p2);

assign sext_ln818_3_fu_4998_p1 = $signed(add_ln817_1_fu_4979_p2);

assign sext_ln818_4_fu_5052_p1 = $signed(and_ln817_2_fu_5047_p2);

assign sext_ln818_5_fu_5092_p1 = $signed(add_ln817_2_fu_5073_p2);

assign sext_ln818_6_fu_5146_p1 = $signed(and_ln817_3_fu_5141_p2);

assign sext_ln818_7_fu_5186_p1 = $signed(add_ln817_3_fu_5167_p2);

assign sext_ln818_fu_4864_p1 = $signed(and_ln817_fu_4859_p2);

assign sext_ln820_10_fu_5207_p1 = $signed(and_ln820_3_fu_5202_p2);

assign sext_ln820_11_fu_5217_p1 = $signed(add_ln820_6_fu_5211_p2);

assign sext_ln820_1_fu_4925_p1 = $signed(and_ln820_fu_4920_p2);

assign sext_ln820_2_fu_4935_p1 = $signed(add_ln820_fu_4929_p2);

assign sext_ln820_3_fu_5002_p1 = $signed(and_ln819_1_fu_4993_p2);

assign sext_ln820_4_fu_5019_p1 = $signed(and_ln820_1_fu_5014_p2);

assign sext_ln820_5_fu_5029_p1 = $signed(add_ln820_2_fu_5023_p2);

assign sext_ln820_6_fu_5096_p1 = $signed(and_ln819_2_fu_5087_p2);

assign sext_ln820_7_fu_5113_p1 = $signed(and_ln820_2_fu_5108_p2);

assign sext_ln820_8_fu_5123_p1 = $signed(add_ln820_4_fu_5117_p2);

assign sext_ln820_9_fu_5190_p1 = $signed(and_ln819_3_fu_5181_p2);

assign sext_ln820_fu_4908_p1 = $signed(and_ln819_fu_4899_p2);

assign sub_ln61_10_fu_4112_p2 = (10'd0 - trunc_ln61_10_fu_4108_p1);

assign sub_ln61_11_fu_4143_p2 = (10'd0 - trunc_ln61_11_fu_4139_p1);

assign sub_ln61_12_fu_4217_p2 = (10'd0 - trunc_ln61_12_fu_4213_p1);

assign sub_ln61_13_fu_4253_p2 = (10'd0 - trunc_ln61_13_fu_4249_p1);

assign sub_ln61_14_fu_4284_p2 = (10'd0 - trunc_ln61_14_fu_4280_p1);

assign sub_ln61_15_fu_4315_p2 = (10'd0 - trunc_ln61_15_fu_4311_p1);

assign sub_ln61_1_fu_3649_p2 = (10'd0 - trunc_ln61_1_fu_3645_p1);

assign sub_ln61_2_fu_3685_p2 = (10'd0 - trunc_ln61_2_fu_3681_p1);

assign sub_ln61_3_fu_3721_p2 = (10'd0 - trunc_ln61_3_fu_3717_p1);

assign sub_ln61_4_fu_3829_p2 = (10'd0 - trunc_ln61_4_fu_3825_p1);

assign sub_ln61_5_fu_3865_p2 = (10'd0 - trunc_ln61_5_fu_3861_p1);

assign sub_ln61_6_fu_3901_p2 = (10'd0 - trunc_ln61_6_fu_3897_p1);

assign sub_ln61_7_fu_3937_p2 = (10'd0 - trunc_ln61_7_fu_3933_p1);

assign sub_ln61_8_fu_4045_p2 = (10'd0 - trunc_ln61_8_fu_4041_p1);

assign sub_ln61_9_fu_4081_p2 = (10'd0 - trunc_ln61_9_fu_4077_p1);

assign sub_ln61_fu_3613_p2 = (10'd0 - trunc_ln61_fu_3609_p1);

assign sub_ln790_1_fu_3819_p2 = (zext_ln790_2_fu_3811_p1 - zext_ln790_3_fu_3815_p1);

assign sub_ln790_2_fu_4035_p2 = (zext_ln790_4_fu_4027_p1 - zext_ln790_5_fu_4031_p1);

assign sub_ln790_3_fu_4207_p2 = (zext_ln790_6_fu_4199_p1 - zext_ln790_7_fu_4203_p1);

assign sub_ln790_fu_3603_p2 = (zext_ln790_fu_3595_p1 - zext_ln790_1_fu_3599_p1);

assign sub_ln791_1_fu_3855_p2 = (zext_ln790_2_fu_3811_p1 - zext_ln791_1_fu_3851_p1);

assign sub_ln791_2_fu_4071_p2 = (zext_ln790_4_fu_4027_p1 - zext_ln791_2_fu_4067_p1);

assign sub_ln791_3_fu_4243_p2 = (zext_ln790_6_fu_4199_p1 - zext_ln791_3_fu_4239_p1);

assign sub_ln791_fu_3639_p2 = (zext_ln790_fu_3595_p1 - zext_ln791_fu_3635_p1);

assign sub_ln792_1_fu_3891_p2 = (zext_ln790_2_fu_3811_p1 - zext_ln792_1_fu_3887_p1);

assign sub_ln792_2_fu_4103_p2 = (zext_ln790_4_fu_4027_p1 - zext_ln792_2_reg_7359);

assign sub_ln792_3_fu_4275_p2 = (zext_ln790_6_fu_4199_p1 - zext_ln792_3_reg_7379);

assign sub_ln792_fu_3675_p2 = (zext_ln790_fu_3595_p1 - zext_ln792_fu_3671_p1);

assign sub_ln793_1_fu_3927_p2 = (zext_ln790_2_fu_3811_p1 - zext_ln793_1_fu_3923_p1);

assign sub_ln793_2_fu_4134_p2 = (zext_ln790_4_fu_4027_p1 - zext_ln793_2_reg_7364);

assign sub_ln793_3_fu_4306_p2 = (zext_ln790_6_fu_4199_p1 - zext_ln793_3_reg_7384);

assign sub_ln793_fu_3711_p2 = (zext_ln790_fu_3595_p1 - zext_ln793_fu_3707_p1);

assign sub_ln817_2_fu_3970_p2 = (zext_ln790_3_fu_3815_p1 - zext_ln817_2_fu_3966_p1);

assign sub_ln817_4_fu_4176_p2 = (zext_ln790_5_fu_4031_p1 - zext_ln817_4_fu_4172_p1);

assign sub_ln817_6_fu_4348_p2 = (zext_ln790_7_fu_4203_p1 - zext_ln817_6_fu_4344_p1);

assign sub_ln817_fu_3754_p2 = (zext_ln790_1_fu_3599_p1 - zext_ln817_fu_3750_p1);

assign sub_ln818_1_fu_3987_p2 = (zext_ln791_1_fu_3851_p1 - zext_ln818_1_fu_3983_p1);

assign sub_ln818_2_fu_4193_p2 = (zext_ln791_2_fu_4067_p1 - zext_ln818_2_fu_4189_p1);

assign sub_ln818_3_fu_4365_p2 = (zext_ln791_3_fu_4239_p1 - zext_ln818_3_fu_4361_p1);

assign sub_ln818_fu_3771_p2 = (zext_ln791_fu_3635_p1 - zext_ln818_fu_3767_p1);

assign sub_ln819_1_fu_4004_p2 = (zext_ln792_1_fu_3887_p1 - zext_ln819_1_fu_4000_p1);

assign sub_ln819_2_fu_3365_p2 = (zext_ln792_2_fu_3346_p1 - zext_ln819_2_fu_3361_p1);

assign sub_ln819_3_fu_3407_p2 = (zext_ln792_3_fu_3388_p1 - zext_ln819_3_fu_3403_p1);

assign sub_ln819_fu_3788_p2 = (zext_ln792_fu_3671_p1 - zext_ln819_fu_3784_p1);

assign sub_ln820_10_fu_5459_p2 = (13'd0 - add_ln820_7_reg_7672);

assign sub_ln820_11_fu_5474_p2 = (12'd0 - trunc_ln820_i_fu_5464_p4);

assign sub_ln820_1_fu_5249_p2 = (13'd0 - add_ln820_1_reg_7651);

assign sub_ln820_2_fu_5264_p2 = (12'd0 - trunc_ln820_1_i_fu_5254_p4);

assign sub_ln820_3_fu_4021_p2 = (zext_ln793_1_fu_3923_p1 - zext_ln820_1_fu_4017_p1);

assign sub_ln820_4_fu_5319_p2 = (13'd0 - add_ln820_3_reg_7658);

assign sub_ln820_5_fu_5334_p2 = (12'd0 - trunc_ln820_4_i_fu_5324_p4);

assign sub_ln820_6_fu_3382_p2 = (zext_ln793_2_fu_3350_p1 - zext_ln820_2_fu_3378_p1);

assign sub_ln820_7_fu_5389_p2 = (13'd0 - add_ln820_5_reg_7665);

assign sub_ln820_8_fu_5404_p2 = (12'd0 - trunc_ln820_7_i_fu_5394_p4);

assign sub_ln820_9_fu_3424_p2 = (zext_ln793_3_fu_3392_p1 - zext_ln820_3_fu_3420_p1);

assign sub_ln820_fu_3805_p2 = (zext_ln793_fu_3707_p1 - zext_ln820_fu_3801_p1);

assign tmp_10_fu_3835_p3 = sub_ln790_1_fu_3819_p2[32'd10];

assign tmp_11_fu_3871_p3 = sub_ln791_1_fu_3855_p2[32'd10];

assign tmp_12_fu_3907_p3 = sub_ln792_1_fu_3891_p2[32'd10];

assign tmp_13_fu_3943_p3 = sub_ln793_1_fu_3927_p2[32'd10];

assign tmp_14_fu_5312_p3 = add_ln820_3_reg_7658[32'd12];

assign tmp_15_fu_5653_p3 = ap_phi_mux_r_4_phi_fu_2092_p4[32'd11];

assign tmp_16_fu_5661_p4 = {{ap_phi_mux_r_4_phi_fu_2092_p4[11:10]}};

assign tmp_17_fu_5709_p3 = ap_phi_mux_b_4_phi_fu_2101_p4[32'd11];

assign tmp_18_fu_5717_p4 = {{ap_phi_mux_b_4_phi_fu_2101_p4[11:10]}};

assign tmp_19_fu_4051_p3 = sub_ln790_2_fu_4035_p2[32'd10];

assign tmp_1_fu_3619_p3 = sub_ln790_fu_3603_p2[32'd10];

assign tmp_20_fu_4087_p3 = sub_ln791_2_fu_4071_p2[32'd10];

assign tmp_21_fu_4118_p3 = sub_ln792_2_fu_4103_p2[32'd10];

assign tmp_22_fu_4149_p3 = sub_ln793_2_fu_4134_p2[32'd10];

assign tmp_23_fu_5382_p3 = add_ln820_5_reg_7665[32'd12];

assign tmp_24_fu_5782_p3 = ap_phi_mux_r_7_phi_fu_2110_p4[32'd11];

assign tmp_25_fu_5790_p4 = {{ap_phi_mux_r_7_phi_fu_2110_p4[11:10]}};

assign tmp_26_fu_5838_p3 = ap_phi_mux_b_7_phi_fu_2119_p4[32'd11];

assign tmp_27_fu_5846_p4 = {{ap_phi_mux_b_7_phi_fu_2119_p4[11:10]}};

assign tmp_28_fu_4223_p3 = sub_ln790_3_fu_4207_p2[32'd10];

assign tmp_29_fu_4259_p3 = sub_ln791_3_fu_4243_p2[32'd10];

assign tmp_2_fu_3655_p3 = sub_ln791_fu_3639_p2[32'd10];

assign tmp_30_fu_4290_p3 = sub_ln792_3_fu_4275_p2[32'd10];

assign tmp_31_fu_4321_p3 = sub_ln793_3_fu_4306_p2[32'd10];

assign tmp_32_fu_5452_p3 = add_ln820_7_reg_7672[32'd12];

assign tmp_33_fu_5911_p3 = ap_phi_mux_r_10_phi_fu_2128_p4[32'd11];

assign tmp_34_fu_5919_p4 = {{ap_phi_mux_r_10_phi_fu_2128_p4[11:10]}};

assign tmp_35_fu_5967_p3 = ap_phi_mux_b_10_phi_fu_2137_p4[32'd11];

assign tmp_36_fu_5975_p4 = {{ap_phi_mux_b_10_phi_fu_2137_p4[11:10]}};

assign tmp_37_fu_2403_p3 = out_x_fu_2385_p2[32'd10];

assign tmp_3_fu_3691_p3 = sub_ln792_fu_3675_p2[32'd10];

assign tmp_4_fu_3727_p3 = sub_ln793_fu_3711_p2[32'd10];

assign tmp_5_fu_5242_p3 = add_ln820_1_reg_7651[32'd12];

assign tmp_6_fu_5524_p3 = ap_phi_mux_r_1_phi_fu_2074_p4[32'd11];

assign tmp_7_fu_5532_p4 = {{ap_phi_mux_r_1_phi_fu_2074_p4[11:10]}};

assign tmp_8_fu_5580_p3 = ap_phi_mux_b_1_phi_fu_2083_p4[32'd11];

assign tmp_9_fu_5588_p4 = {{ap_phi_mux_b_1_phi_fu_2083_p4[11:10]}};

assign trunc_ln61_10_fu_4108_p1 = sub_ln792_2_fu_4103_p2[9:0];

assign trunc_ln61_11_fu_4139_p1 = sub_ln793_2_fu_4134_p2[9:0];

assign trunc_ln61_12_fu_4213_p1 = sub_ln790_3_fu_4207_p2[9:0];

assign trunc_ln61_13_fu_4249_p1 = sub_ln791_3_fu_4243_p2[9:0];

assign trunc_ln61_14_fu_4280_p1 = sub_ln792_3_fu_4275_p2[9:0];

assign trunc_ln61_15_fu_4311_p1 = sub_ln793_3_fu_4306_p2[9:0];

assign trunc_ln61_1_fu_3645_p1 = sub_ln791_fu_3639_p2[9:0];

assign trunc_ln61_2_fu_3681_p1 = sub_ln792_fu_3675_p2[9:0];

assign trunc_ln61_3_fu_3717_p1 = sub_ln793_fu_3711_p2[9:0];

assign trunc_ln61_4_fu_3825_p1 = sub_ln790_1_fu_3819_p2[9:0];

assign trunc_ln61_5_fu_3861_p1 = sub_ln791_1_fu_3855_p2[9:0];

assign trunc_ln61_6_fu_3897_p1 = sub_ln792_1_fu_3891_p2[9:0];

assign trunc_ln61_7_fu_3933_p1 = sub_ln793_1_fu_3927_p2[9:0];

assign trunc_ln61_8_fu_4041_p1 = sub_ln790_2_fu_4035_p2[9:0];

assign trunc_ln61_9_fu_4077_p1 = sub_ln791_2_fu_4071_p2[9:0];

assign trunc_ln61_fu_3609_p1 = sub_ln790_fu_3603_p2[9:0];

assign trunc_ln820_10_i_fu_5480_p4 = {{add_ln820_7_reg_7672[12:1]}};

assign trunc_ln820_1_i_fu_5254_p4 = {{sub_ln820_1_fu_5249_p2[12:1]}};

assign trunc_ln820_2_i_fu_5270_p4 = {{add_ln820_1_reg_7651[12:1]}};

assign trunc_ln820_4_i_fu_5324_p4 = {{sub_ln820_4_fu_5319_p2[12:1]}};

assign trunc_ln820_5_i_fu_5340_p4 = {{add_ln820_3_reg_7658[12:1]}};

assign trunc_ln820_7_i_fu_5394_p4 = {{sub_ln820_7_fu_5389_p2[12:1]}};

assign trunc_ln820_8_i_fu_5410_p4 = {{add_ln820_5_reg_7665[12:1]}};

assign trunc_ln820_i_fu_5464_p4 = {{sub_ln820_10_fu_5459_p2[12:1]}};

assign trunc_ln827_1_fu_5677_p1 = ap_phi_mux_r_4_phi_fu_2092_p4[9:0];

assign trunc_ln827_2_fu_5806_p1 = ap_phi_mux_r_7_phi_fu_2110_p4[9:0];

assign trunc_ln827_3_fu_5935_p1 = ap_phi_mux_r_10_phi_fu_2128_p4[9:0];

assign trunc_ln827_fu_5548_p1 = ap_phi_mux_r_1_phi_fu_2074_p4[9:0];

assign trunc_ln829_1_fu_5733_p1 = ap_phi_mux_b_4_phi_fu_2101_p4[9:0];

assign trunc_ln829_2_fu_5862_p1 = ap_phi_mux_b_7_phi_fu_2119_p4[9:0];

assign trunc_ln829_3_fu_5991_p1 = ap_phi_mux_b_10_phi_fu_2137_p4[9:0];

assign trunc_ln829_fu_5604_p1 = ap_phi_mux_b_1_phi_fu_2083_p4[9:0];

assign x_5_fu_2423_p2 = (ap_sig_allocacmp_x_4 + 10'd4);

assign xor_ln827_1_fu_5681_p2 = (tmp_15_fu_5653_p3 ^ 1'd1);

assign xor_ln827_2_fu_5810_p2 = (tmp_24_fu_5782_p3 ^ 1'd1);

assign xor_ln827_3_fu_5939_p2 = (tmp_33_fu_5911_p3 ^ 1'd1);

assign xor_ln827_fu_5552_p2 = (tmp_6_fu_5524_p3 ^ 1'd1);

assign xor_ln829_1_fu_5737_p2 = (tmp_17_fu_5709_p3 ^ 1'd1);

assign xor_ln829_2_fu_5866_p2 = (tmp_26_fu_5838_p3 ^ 1'd1);

assign xor_ln829_3_fu_5995_p2 = (tmp_35_fu_5967_p3 ^ 1'd1);

assign xor_ln829_fu_5608_p2 = (tmp_8_fu_5580_p3 ^ 1'd1);

assign xor_ln833_fu_2411_p2 = (tmp_37_fu_2403_p3 ^ 1'd1);

assign zext_ln633_fu_2381_p1 = ap_sig_allocacmp_x_4;

assign zext_ln641_fu_2439_p1 = add_ln638_reg_6626;

assign zext_ln763_1_fu_5297_p1 = pix_14_reg_1461_pp0_iter7_reg;

assign zext_ln763_2_fu_5367_p1 = pix_11_reg_1431_pp0_iter7_reg;

assign zext_ln763_3_fu_5437_p1 = pix_reg_1521_pp0_iter7_reg;

assign zext_ln763_fu_5227_p1 = pix_17_reg_1491_pp0_iter7_reg;

assign zext_ln765_1_fu_5301_p1 = pix_16_reg_1441_pp0_iter7_reg;

assign zext_ln765_2_fu_5371_p1 = pix_13_reg_1411_pp0_iter7_reg;

assign zext_ln765_3_fu_5441_p1 = pix_10_reg_1501_pp0_iter7_reg;

assign zext_ln765_fu_5231_p1 = pix_19_reg_1471_pp0_iter7_reg;

assign zext_ln769_10_fu_4543_p1 = enable_16_fu_4539_p2;

assign zext_ln769_11_fu_4567_p1 = enable_17_fu_4559_p3;

assign zext_ln769_12_fu_4591_p1 = enable_19_fu_4583_p3;

assign zext_ln769_13_fu_4779_p1 = enable_20_reg_7603;

assign zext_ln769_14_fu_4796_p1 = enable_22_fu_4789_p3;

assign zext_ln769_15_fu_4627_p1 = enable_24_fu_4623_p2;

assign zext_ln769_16_fu_4651_p1 = enable_25_fu_4643_p3;

assign zext_ln769_17_fu_4675_p1 = enable_27_fu_4667_p3;

assign zext_ln769_18_fu_4815_p1 = enable_28_reg_7619;

assign zext_ln769_19_fu_4832_p1 = enable_30_fu_4825_p3;

assign zext_ln769_1_fu_4399_p1 = enable_1_fu_4391_p3;

assign zext_ln769_2_fu_4423_p1 = enable_3_fu_4415_p3;

assign zext_ln769_3_fu_4707_p1 = enable_4_reg_7571;

assign zext_ln769_4_fu_4724_p1 = enable_6_fu_4717_p3;

assign zext_ln769_5_fu_4459_p1 = enable_8_fu_4455_p2;

assign zext_ln769_6_fu_4483_p1 = enable_9_fu_4475_p3;

assign zext_ln769_7_fu_4507_p1 = enable_11_fu_4499_p3;

assign zext_ln769_8_fu_4743_p1 = enable_12_reg_7587;

assign zext_ln769_9_fu_4760_p1 = enable_14_fu_4753_p3;

assign zext_ln769_fu_4375_p1 = enable_fu_4371_p2;

assign zext_ln788_1_fu_5636_p1 = CH_1_reg_7710;

assign zext_ln788_2_fu_5765_p1 = CH_2_reg_7731;

assign zext_ln788_3_fu_5894_p1 = CH_3_reg_7752;

assign zext_ln788_fu_5507_p1 = CH_reg_7689;

assign zext_ln790_1_fu_3599_p1 = ap_phi_reg_pp0_iter4_upleft_1_reg_1621;

assign zext_ln790_2_fu_3811_p1 = ap_phi_reg_pp0_iter4_pix_15_reg_1451;

assign zext_ln790_3_fu_3815_p1 = ap_phi_reg_pp0_iter4_upleft_4_reg_1594;

assign zext_ln790_4_fu_4027_p1 = ap_phi_reg_pp0_iter4_pix_12_reg_1421;

assign zext_ln790_5_fu_4031_p1 = ap_phi_reg_pp0_iter4_upright_12_reg_1567;

assign zext_ln790_6_fu_4199_p1 = ap_phi_reg_pp0_iter4_pix_9_reg_1511;

assign zext_ln790_7_fu_4203_p1 = ap_phi_reg_pp0_iter4_upright_15_reg_1540;

assign zext_ln790_fu_3595_p1 = ap_phi_reg_pp0_iter4_pix_18_reg_1481;

assign zext_ln791_1_fu_3851_p1 = ap_phi_reg_pp0_iter4_downleft_4_reg_1366;

assign zext_ln791_2_fu_4067_p1 = ap_phi_reg_pp0_iter4_downright_12_reg_1339;

assign zext_ln791_3_fu_4239_p1 = ap_phi_reg_pp0_iter4_downright_15_reg_1312;

assign zext_ln791_fu_3635_p1 = ap_phi_reg_pp0_iter4_downleft_1_reg_1393;

assign zext_ln792_1_fu_3887_p1 = ap_phi_reg_pp0_iter4_upright_15_reg_1540;

assign zext_ln792_2_fu_3346_p1 = ap_phi_mux_upright_6_phi_fu_1288_p4;

assign zext_ln792_3_fu_3388_p1 = ap_phi_mux_pixWindow_127_phi_fu_1234_p4;

assign zext_ln792_fu_3671_p1 = ap_phi_reg_pp0_iter4_upright_12_reg_1567;

assign zext_ln793_1_fu_3923_p1 = ap_phi_reg_pp0_iter4_downright_15_reg_1312;

assign zext_ln793_2_fu_3350_p1 = ap_phi_mux_downright_6_phi_fu_1261_p4;

assign zext_ln793_3_fu_3392_p1 = ap_phi_mux_pixWindow_130_phi_fu_1070_p4;

assign zext_ln793_fu_3707_p1 = ap_phi_reg_pp0_iter4_downright_12_reg_1339;

assign zext_ln817_1_fu_5287_p1 = pix_18_reg_1481_pp0_iter7_reg;

assign zext_ln817_2_fu_3966_p1 = select_ln817_2_fu_3959_p3;

assign zext_ln817_3_fu_5357_p1 = pix_15_reg_1451_pp0_iter7_reg;

assign zext_ln817_4_fu_4172_p1 = select_ln817_4_fu_4165_p3;

assign zext_ln817_5_fu_5427_p1 = pix_12_reg_1421_pp0_iter7_reg;

assign zext_ln817_6_fu_4344_p1 = select_ln817_6_fu_4337_p3;

assign zext_ln817_7_fu_5497_p1 = pix_9_reg_1511_pp0_iter7_reg;

assign zext_ln817_fu_3750_p1 = select_ln817_fu_3743_p3;

assign zext_ln818_1_fu_3983_p1 = select_ln818_2_fu_3976_p3;

assign zext_ln818_2_fu_4189_p1 = select_ln818_4_fu_4182_p3;

assign zext_ln818_3_fu_4361_p1 = select_ln818_6_fu_4354_p3;

assign zext_ln818_fu_3767_p1 = select_ln818_fu_3760_p3;

assign zext_ln819_1_fu_4000_p1 = select_ln819_2_fu_3993_p3;

assign zext_ln819_2_fu_3361_p1 = select_ln819_4_fu_3354_p3;

assign zext_ln819_3_fu_3403_p1 = select_ln819_6_fu_3396_p3;

assign zext_ln819_fu_3784_p1 = select_ln819_fu_3777_p3;

assign zext_ln820_1_fu_4017_p1 = select_ln820_3_fu_4010_p3;

assign zext_ln820_2_fu_3378_p1 = select_ln820_6_fu_3371_p3;

assign zext_ln820_3_fu_3420_p1 = select_ln820_9_fu_3413_p3;

assign zext_ln820_fu_3801_p1 = select_ln820_fu_3794_p3;

always @ (posedge ap_clk) begin
    zext_ln792_2_reg_7359[10] <= 1'b0;
    zext_ln793_2_reg_7364[10] <= 1'b0;
    zext_ln792_3_reg_7379[10] <= 1'b0;
    zext_ln793_3_reg_7384[10] <= 1'b0;
end

endmodule //system_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
