; 
; Copyright (C) u-blox
; All rights reserved.
; This source file is the sole property of u-blox. Reproduction or utilization
; of this source in whole or part is forbidden without the written consent of
; u-blox.
; 
; FILE: rx_apb_mmap_rxadc.hs

RX_APB_MMAP_RXADC_HAL_VERSION EQU 203
RX_APB_MMAP_RXADC_ADC_MODE_I EQU 0x000
RX_APB_MMAP_RXADC_ADC_MODE_Q EQU 0x004
RX_APB_MMAP_RXADC_ADC_CAL_STATUS EQU 0x008
RX_APB_MMAP_RXADC_ADC_I_CALCLK EQU 0x00C
RX_APB_MMAP_RXADC_ADC_Q_CALCLK EQU 0x010
RX_APB_MMAP_RXADC_ADC_I_DITHER EQU 0x014
RX_APB_MMAP_RXADC_ADC_Q_DITHER EQU 0x018
RX_APB_MMAP_RXADC_ADC_IQMUX EQU 0x01C
RX_APB_MMAP_RXADC_ADC_CAL_READBACK_CTRL EQU 0x020
RX_APB_MMAP_RXADC_ADC_CAL_READBACK_I EQU 0x024
RX_APB_MMAP_RXADC_ADC_CAL_READBACK_Q EQU 0x028
RX_APB_MMAP_RXADC_CHI1_CAL EQU 0x02C
RX_APB_MMAP_RXADC_CHI1_CALSTAGECTRL EQU 0x030
RX_APB_MMAP_RXADC_CHI1_CHANNELGAIN EQU 0x034
RX_APB_MMAP_RXADC_CHI1_DACN1 EQU 0x038
RX_APB_MMAP_RXADC_CHI1_DACP1 EQU 0x03C
RX_APB_MMAP_RXADC_CHI1_DACN2 EQU 0x040
RX_APB_MMAP_RXADC_CHI1_DACP2 EQU 0x044
RX_APB_MMAP_RXADC_CHI1_AMP EQU 0x048
RX_APB_MMAP_RXADC_CHI1_MSBCAL EQU 0x04C
RX_APB_MMAP_RXADC_CHI1_COMP12CALP EQU 0x050
RX_APB_MMAP_RXADC_CHI1_COMP12CALN EQU 0x054
RX_APB_MMAP_RXADC_CHI1_COMP11CALP EQU 0x058
RX_APB_MMAP_RXADC_CHI1_COMP11CALN EQU 0x05C
RX_APB_MMAP_RXADC_CHI1_COMP10CALP EQU 0x060
RX_APB_MMAP_RXADC_CHI1_COMP10CALN EQU 0x064
RX_APB_MMAP_RXADC_CHI1_COMP9CALP EQU 0x068
RX_APB_MMAP_RXADC_CHI1_COMP9CALN EQU 0x06C
RX_APB_MMAP_RXADC_CHI1_COMP8CALP EQU 0x070
RX_APB_MMAP_RXADC_CHI1_COMP8CALN EQU 0x074
RX_APB_MMAP_RXADC_CHI1_COMP7CALP EQU 0x078
RX_APB_MMAP_RXADC_CHI1_COMP7CALN EQU 0x07C
RX_APB_MMAP_RXADC_CHI1_COMP6CALP EQU 0x080
RX_APB_MMAP_RXADC_CHI1_COMP6CALN EQU 0x084
RX_APB_MMAP_RXADC_CHI1_COMP5CALP EQU 0x088
RX_APB_MMAP_RXADC_CHI1_COMP5CALN EQU 0x08C
RX_APB_MMAP_RXADC_CHI1_COMP4CALP EQU 0x090
RX_APB_MMAP_RXADC_CHI1_COMP4CALN EQU 0x094
RX_APB_MMAP_RXADC_CHI1_COMP3CALP EQU 0x098
RX_APB_MMAP_RXADC_CHI1_COMP3CALN EQU 0x09C
RX_APB_MMAP_RXADC_CHI1_COMP2CALP EQU 0x0A0
RX_APB_MMAP_RXADC_CHI1_COMP2CALN EQU 0x0A4
RX_APB_MMAP_RXADC_CHI1_COMP1CALP EQU 0x0A8
RX_APB_MMAP_RXADC_CHI1_COMP1CALN EQU 0x0AC
RX_APB_MMAP_RXADC_CHI1_COMP0CALP EQU 0x0B0
RX_APB_MMAP_RXADC_CHI1_COMP0CALN EQU 0x0B4
RX_APB_MMAP_RXADC_CHI1_COMPDELAY EQU 0x0B8
RX_APB_MMAP_RXADC_CHI1_FAIL_DETECT EQU 0x0BC
RX_APB_MMAP_RXADC_CHI1_SPARE EQU 0x0C0
RX_APB_MMAP_RXADC_CHI1_N_VALUES EQU 0x0C4
RX_APB_MMAP_RXADC_CHI1_THRESHOLD12 EQU 0x0C8
RX_APB_MMAP_RXADC_CHI1_THRESHOLD11 EQU 0x0CC
RX_APB_MMAP_RXADC_CHI1_THRESHOLD10 EQU 0x0D0
RX_APB_MMAP_RXADC_CHI1_THRESHOLD9 EQU 0x0D4
RX_APB_MMAP_RXADC_CHI1_THRESHOLD8 EQU 0x0D8
RX_APB_MMAP_RXADC_CHI1_THRESHOLD7 EQU 0x0DC
RX_APB_MMAP_RXADC_CHI1_THRESHOLD6 EQU 0x0E0
RX_APB_MMAP_RXADC_CHI1_THRESHOLD5 EQU 0x0E4
RX_APB_MMAP_RXADC_CHI1_THRESHOLD4 EQU 0x0E8
RX_APB_MMAP_RXADC_CHI1_THRESHOLD3 EQU 0x0EC
RX_APB_MMAP_RXADC_CHI1_THRESHOLD2 EQU 0x0F0
RX_APB_MMAP_RXADC_CHI2_CAL EQU 0x0F4
RX_APB_MMAP_RXADC_CHI2_CALSTAGECTRL EQU 0x0F8
RX_APB_MMAP_RXADC_CHI2_CHANNELGAIN EQU 0x0FC
RX_APB_MMAP_RXADC_CHI2_DACN1 EQU 0x100
RX_APB_MMAP_RXADC_CHI2_DACP1 EQU 0x104
RX_APB_MMAP_RXADC_CHI2_DACN2 EQU 0x108
RX_APB_MMAP_RXADC_CHI2_DACP2 EQU 0x10C
RX_APB_MMAP_RXADC_CHI2_AMP EQU 0x110
RX_APB_MMAP_RXADC_CHI2_MSBCAL EQU 0x114
RX_APB_MMAP_RXADC_CHI2_COMP12CALP EQU 0x118
RX_APB_MMAP_RXADC_CHI2_COMP12CALN EQU 0x11C
RX_APB_MMAP_RXADC_CHI2_COMP11CALP EQU 0x120
RX_APB_MMAP_RXADC_CHI2_COMP11CALN EQU 0x124
RX_APB_MMAP_RXADC_CHI2_COMP10CALP EQU 0x128
RX_APB_MMAP_RXADC_CHI2_COMP10CALN EQU 0x12C
RX_APB_MMAP_RXADC_CHI2_COMP9CALP EQU 0x130
RX_APB_MMAP_RXADC_CHI2_COMP9CALN EQU 0x134
RX_APB_MMAP_RXADC_CHI2_COMP8CALP EQU 0x138
RX_APB_MMAP_RXADC_CHI2_COMP8CALN EQU 0x13C
RX_APB_MMAP_RXADC_CHI2_COMP7CALP EQU 0x140
RX_APB_MMAP_RXADC_CHI2_COMP7CALN EQU 0x144
RX_APB_MMAP_RXADC_CHI2_COMP6CALP EQU 0x148
RX_APB_MMAP_RXADC_CHI2_COMP6CALN EQU 0x14C
RX_APB_MMAP_RXADC_CHI2_COMP5CALP EQU 0x150
RX_APB_MMAP_RXADC_CHI2_COMP5CALN EQU 0x154
RX_APB_MMAP_RXADC_CHI2_COMP4CALP EQU 0x158
RX_APB_MMAP_RXADC_CHI2_COMP4CALN EQU 0x15C
RX_APB_MMAP_RXADC_CHI2_COMP3CALP EQU 0x160
RX_APB_MMAP_RXADC_CHI2_COMP3CALN EQU 0x164
RX_APB_MMAP_RXADC_CHI2_COMP2CALP EQU 0x168
RX_APB_MMAP_RXADC_CHI2_COMP2CALN EQU 0x16C
RX_APB_MMAP_RXADC_CHI2_COMP1CALP EQU 0x170
RX_APB_MMAP_RXADC_CHI2_COMP1CALN EQU 0x174
RX_APB_MMAP_RXADC_CHI2_COMP0CALP EQU 0x178
RX_APB_MMAP_RXADC_CHI2_COMP0CALN EQU 0x17C
RX_APB_MMAP_RXADC_CHI2_COMPDELAY EQU 0x180
RX_APB_MMAP_RXADC_CHI2_FAIL_DETECT EQU 0x184
RX_APB_MMAP_RXADC_CHI2_SPARE EQU 0x188
RX_APB_MMAP_RXADC_CHI2_N_VALUES EQU 0x18C
RX_APB_MMAP_RXADC_CHI2_THRESHOLD12 EQU 0x190
RX_APB_MMAP_RXADC_CHI2_THRESHOLD11 EQU 0x194
RX_APB_MMAP_RXADC_CHI2_THRESHOLD10 EQU 0x198
RX_APB_MMAP_RXADC_CHI2_THRESHOLD9 EQU 0x19C
RX_APB_MMAP_RXADC_CHI2_THRESHOLD8 EQU 0x1A0
RX_APB_MMAP_RXADC_CHI2_THRESHOLD7 EQU 0x1A4
RX_APB_MMAP_RXADC_CHI2_THRESHOLD6 EQU 0x1A8
RX_APB_MMAP_RXADC_CHI2_THRESHOLD5 EQU 0x1AC
RX_APB_MMAP_RXADC_CHI2_THRESHOLD4 EQU 0x1B0
RX_APB_MMAP_RXADC_CHI2_THRESHOLD3 EQU 0x1B4
RX_APB_MMAP_RXADC_CHI2_THRESHOLD2 EQU 0x1B8
RX_APB_MMAP_RXADC_CHQ1_CAL EQU 0x1BC
RX_APB_MMAP_RXADC_CHQ1_CALSTAGECTRL EQU 0x1C0
RX_APB_MMAP_RXADC_CHQ1_CHANNELGAIN EQU 0x1C4
RX_APB_MMAP_RXADC_CHQ1_DACN1 EQU 0x1C8
RX_APB_MMAP_RXADC_CHQ1_DACP1 EQU 0x1CC
RX_APB_MMAP_RXADC_CHQ1_DACN2 EQU 0x1D0
RX_APB_MMAP_RXADC_CHQ1_DACP2 EQU 0x1D4
RX_APB_MMAP_RXADC_CHQ1_AMP EQU 0x1D8
RX_APB_MMAP_RXADC_CHQ1_MSBCAL EQU 0x1DC
RX_APB_MMAP_RXADC_CHQ1_COMP12CALP EQU 0x1E0
RX_APB_MMAP_RXADC_CHQ1_COMP12CALN EQU 0x1E4
RX_APB_MMAP_RXADC_CHQ1_COMP11CALP EQU 0x1E8
RX_APB_MMAP_RXADC_CHQ1_COMP11CALN EQU 0x1EC
RX_APB_MMAP_RXADC_CHQ1_COMP10CALP EQU 0x1F0
RX_APB_MMAP_RXADC_CHQ1_COMP10CALN EQU 0x1F4
RX_APB_MMAP_RXADC_CHQ1_COMP9CALP EQU 0x1F8
RX_APB_MMAP_RXADC_CHQ1_COMP9CALN EQU 0x1FC
RX_APB_MMAP_RXADC_CHQ1_COMP8CALP EQU 0x200
RX_APB_MMAP_RXADC_CHQ1_COMP8CALN EQU 0x204
RX_APB_MMAP_RXADC_CHQ1_COMP7CALP EQU 0x208
RX_APB_MMAP_RXADC_CHQ1_COMP7CALN EQU 0x20C
RX_APB_MMAP_RXADC_CHQ1_COMP6CALP EQU 0x210
RX_APB_MMAP_RXADC_CHQ1_COMP6CALN EQU 0x214
RX_APB_MMAP_RXADC_CHQ1_COMP5CALP EQU 0x218
RX_APB_MMAP_RXADC_CHQ1_COMP5CALN EQU 0x21C
RX_APB_MMAP_RXADC_CHQ1_COMP4CALP EQU 0x220
RX_APB_MMAP_RXADC_CHQ1_COMP4CALN EQU 0x224
RX_APB_MMAP_RXADC_CHQ1_COMP3CALP EQU 0x228
RX_APB_MMAP_RXADC_CHQ1_COMP3CALN EQU 0x22C
RX_APB_MMAP_RXADC_CHQ1_COMP2CALP EQU 0x230
RX_APB_MMAP_RXADC_CHQ1_COMP2CALN EQU 0x234
RX_APB_MMAP_RXADC_CHQ1_COMP1CALP EQU 0x238
RX_APB_MMAP_RXADC_CHQ1_COMP1CALN EQU 0x23C
RX_APB_MMAP_RXADC_CHQ1_COMP0CALP EQU 0x240
RX_APB_MMAP_RXADC_CHQ1_COMP0CALN EQU 0x244
RX_APB_MMAP_RXADC_CHQ1_COMPDELAY EQU 0x248
RX_APB_MMAP_RXADC_CHQ1_FAIL_DETECT EQU 0x24C
RX_APB_MMAP_RXADC_CHQ1_SPARE EQU 0x250
RX_APB_MMAP_RXADC_CHQ1_N_VALUES EQU 0x254
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD12 EQU 0x258
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD11 EQU 0x25C
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD10 EQU 0x260
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD9 EQU 0x264
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD8 EQU 0x268
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD7 EQU 0x26C
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD6 EQU 0x270
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD5 EQU 0x274
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD4 EQU 0x278
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD3 EQU 0x27C
RX_APB_MMAP_RXADC_CHQ1_THRESHOLD2 EQU 0x280
RX_APB_MMAP_RXADC_CHQ2_CAL EQU 0x284
RX_APB_MMAP_RXADC_CHQ2_CALSTAGECTRL EQU 0x288
RX_APB_MMAP_RXADC_CHQ2_CHANNELGAIN EQU 0x28C
RX_APB_MMAP_RXADC_CHQ2_DACN1 EQU 0x290
RX_APB_MMAP_RXADC_CHQ2_DACP1 EQU 0x294
RX_APB_MMAP_RXADC_CHQ2_DACN2 EQU 0x298
RX_APB_MMAP_RXADC_CHQ2_DACP2 EQU 0x29C
RX_APB_MMAP_RXADC_CHQ2_AMP EQU 0x2A0
RX_APB_MMAP_RXADC_CHQ2_MSBCAL EQU 0x2A4
RX_APB_MMAP_RXADC_CHQ2_COMP12CALP EQU 0x2A8
RX_APB_MMAP_RXADC_CHQ2_COMP12CALN EQU 0x2AC
RX_APB_MMAP_RXADC_CHQ2_COMP11CALP EQU 0x2B0
RX_APB_MMAP_RXADC_CHQ2_COMP11CALN EQU 0x2B4
RX_APB_MMAP_RXADC_CHQ2_COMP10CALP EQU 0x2B8
RX_APB_MMAP_RXADC_CHQ2_COMP10CALN EQU 0x2BC
RX_APB_MMAP_RXADC_CHQ2_COMP9CALP EQU 0x2C0
RX_APB_MMAP_RXADC_CHQ2_COMP9CALN EQU 0x2C4
RX_APB_MMAP_RXADC_CHQ2_COMP8CALP EQU 0x2C8
RX_APB_MMAP_RXADC_CHQ2_COMP8CALN EQU 0x2CC
RX_APB_MMAP_RXADC_CHQ2_COMP7CALP EQU 0x2D0
RX_APB_MMAP_RXADC_CHQ2_COMP7CALN EQU 0x2D4
RX_APB_MMAP_RXADC_CHQ2_COMP6CALP EQU 0x2D8
RX_APB_MMAP_RXADC_CHQ2_COMP6CALN EQU 0x2DC
RX_APB_MMAP_RXADC_CHQ2_COMP5CALP EQU 0x2E0
RX_APB_MMAP_RXADC_CHQ2_COMP5CALN EQU 0x2E4
RX_APB_MMAP_RXADC_CHQ2_COMP4CALP EQU 0x2E8
RX_APB_MMAP_RXADC_CHQ2_COMP4CALN EQU 0x2EC
RX_APB_MMAP_RXADC_CHQ2_COMP3CALP EQU 0x2F0
RX_APB_MMAP_RXADC_CHQ2_COMP3CALN EQU 0x2F4
RX_APB_MMAP_RXADC_CHQ2_COMP2CALP EQU 0x2F8
RX_APB_MMAP_RXADC_CHQ2_COMP2CALN EQU 0x2FC
RX_APB_MMAP_RXADC_CHQ2_COMP1CALP EQU 0x300
RX_APB_MMAP_RXADC_CHQ2_COMP1CALN EQU 0x304
RX_APB_MMAP_RXADC_CHQ2_COMP0CALP EQU 0x308
RX_APB_MMAP_RXADC_CHQ2_COMP0CALN EQU 0x30C
RX_APB_MMAP_RXADC_CHQ2_COMPDELAY EQU 0x310
RX_APB_MMAP_RXADC_CHQ2_FAIL_DETECT EQU 0x314
RX_APB_MMAP_RXADC_CHQ2_SPARE EQU 0x318
RX_APB_MMAP_RXADC_CHQ2_N_VALUES EQU 0x31C
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD12 EQU 0x320
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD11 EQU 0x324
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD10 EQU 0x328
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD9 EQU 0x32C
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD8 EQU 0x330
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD7 EQU 0x334
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD6 EQU 0x338
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD5 EQU 0x33C
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD4 EQU 0x340
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD3 EQU 0x344
RX_APB_MMAP_RXADC_CHQ2_THRESHOLD2 EQU 0x348
RX_APB_MMAP_RXADC_DBG_RXADC EQU 0x34C
; EOF: rx_apb_mmap_rxadc.hs
   END
