Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\MUX2_4bit.vhd" into library work
Parsing entity <MUX2_4bit>.
Parsing architecture <Behavioral> of entity <mux2_4bit>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\BCDto7seg.vhd" into library work
Parsing entity <BCDto7seg>.
Parsing architecture <Behavioral> of entity <bcdto7seg>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\UP_DOWNCOUNT15.vhd" into library work
Parsing entity <UP_DOWNCOUNT15>.
Parsing architecture <Behavioral> of entity <up_downcount15>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\Display.vhd" into library work
Parsing entity <Display>.
Parsing architecture <Behavioral> of entity <display>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\Decoder1to2.vhd" into library work
Parsing entity <Decoder1to2>.
Parsing architecture <Behavioral> of entity <decoder1to2>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\ClockDivider.vhd" into library work
Parsing entity <ClockDivider>.
Parsing architecture <bhv> of entity <clockdivider>.
Parsing VHDL file "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <UP_DOWNCOUNT15> (architecture <Behavioral>) from library <work>.

Elaborating entity <Display> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX2_4bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <BCDto7seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder1to2> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\Decoder1to2.vhd" Line 45. Case statement is complete. others clause is never selected

Elaborating entity <ClockDivider> (architecture <bhv>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\ClockDivider.vhd" Line 29: tmp should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\main.vhd".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <UP_DOWNCOUNT15>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\UP_DOWNCOUNT15.vhd".
    Found 4-bit register for signal <D1tmp>.
    Found 4-bit register for signal <D10tmp>.
    Found finite state machine <FSM_0> for signal <D10tmp>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <D1tmp[3]_GND_7_o_add_19_OUT> created at line 72.
    Found 4-bit subtractor for signal <GND_7_o_GND_7_o_sub_8_OUT<3:0>> created at line 58.
    Found 4-bit comparator lessequal for signal <D1tmp[3]_GND_7_o_LessThan_19_o> created at line 71
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <UP_DOWNCOUNT15> synthesized.

Synthesizing Unit <Display>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\Display.vhd".
    Summary:
	no macro.
Unit <Display> synthesized.

Synthesizing Unit <MUX2_4bit>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\MUX2_4bit.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2_4bit> synthesized.

Synthesizing Unit <BCDto7seg>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\BCDto7seg.vhd".
    Found 16x7-bit Read Only RAM for signal <O>
    Summary:
	inferred   1 RAM(s).
Unit <BCDto7seg> synthesized.

Synthesizing Unit <Decoder1to2>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\Decoder1to2.vhd".
    Summary:
	no macro.
Unit <Decoder1to2> synthesized.

Synthesizing Unit <ClockDivider>.
    Related source file is "C:\Users\benzs\Documents\GitHub\CWH_CountingStore\fgpa\ClockDivider.vhd".
    Found 1-bit register for signal <tmp>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_12_o_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <ClockDivider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 4-bit addsub                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCDto7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_O> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <O>             |          |
    -----------------------------------------------------------------------
Unit <BCDto7seg> synthesized (advanced).

Synthesizing (advanced) Unit <ClockDivider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ClockDivider> synthesized (advanced).

Synthesizing (advanced) Unit <UP_DOWNCOUNT15>.
The following registers are absorbed into counter <D1tmp>: 1 register on signal <D1tmp>.
Unit <UP_DOWNCOUNT15> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit updown counter                                  : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <IC1/FSM_0> on signal <D10tmp[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0
 0001  | 1
-------------------

Optimizing unit <main> ...

Optimizing unit <UP_DOWNCOUNT15> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 156
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 34
#      LUT3                        : 2
#      LUT4                        : 2
#      LUT5                        : 4
#      LUT6                        : 16
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 38
#      FD                          : 34
#      FDR                         : 2
#      FDRE                        : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  11440     0%  
 Number of Slice LUTs:                   91  out of   5720     1%  
    Number used as Logic:                91  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     91
   Number with an unused Flip Flop:      53  out of     91    58%  
   Number with an unused LUT:             0  out of     91     0%  
   Number of fully used LUT-FF pairs:    38  out of     91    41%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Trigger                            | BUFGP                  | 5     |
CLK                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.907ns (Maximum Frequency: 203.791MHz)
   Minimum input arrival time before clock: 4.038ns
   Maximum output required time after clock: 5.984ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Trigger'
  Clock period: 3.769ns (frequency: 265.322MHz)
  Total number of paths / destination ports: 66 / 11
-------------------------------------------------------------------------
Delay:               3.769ns (Levels of Logic = 2)
  Source:            IC1/D1tmp_3 (FF)
  Destination:       IC1/D1tmp_3 (FF)
  Source Clock:      Trigger rising
  Destination Clock: Trigger rising

  Data Path: IC1/D1tmp_3 to IC1/D1tmp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.525   1.582  IC1/D1tmp_3 (IC1/D1tmp_3)
     LUT6:I0->O            4   0.254   1.080  IC1/_n0128_inv1 (IC1/_n0128_inv)
     LUT4:I0->O            1   0.254   0.000  IC1/D1tmp_3_glue_set (IC1/D1tmp_3_glue_set)
     FDR:D                     0.074          IC1/D1tmp_3
    ----------------------------------------
    Total                      3.769ns (1.107ns logic, 2.662ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.907ns (frequency: 203.790MHz)
  Total number of paths / destination ports: 1585 / 33
-------------------------------------------------------------------------
Delay:               4.907ns (Levels of Logic = 3)
  Source:            IC4/count_25 (FF)
  Destination:       IC4/tmp (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: IC4/count_25 to IC4/tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  IC4/count_25 (IC4/count_25)
     LUT6:I0->O            2   0.254   1.156  IC4/GND_12_o_count[31]_equal_2_o<31>5 (IC4/GND_12_o_count[31]_equal_2_o<31>4)
     LUT6:I1->O           17   0.254   1.209  IC4/GND_12_o_count[31]_equal_2_o<31>7 (IC4/GND_12_o_count[31]_equal_2_o)
     LUT2:I1->O            1   0.254   0.000  IC4/count_0_rstpot (IC4/count_0_rstpot)
     FD:D                      0.074          IC4/count_0
    ----------------------------------------
    Total                      4.907ns (1.361ns logic, 3.546ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Trigger'
  Total number of paths / destination ports: 14 / 11
-------------------------------------------------------------------------
Offset:              4.038ns (Levels of Logic = 3)
  Source:            Sen (PAD)
  Destination:       IC1/D1tmp_3 (FF)
  Destination Clock: Trigger rising

  Data Path: Sen to IC1/D1tmp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.052  Sen_IBUF (Sen_IBUF)
     LUT6:I4->O            4   0.250   1.080  IC1/_n0128_inv1 (IC1/_n0128_inv)
     LUT4:I0->O            1   0.254   0.000  IC1/D1tmp_3_glue_set (IC1/D1tmp_3_glue_set)
     FDR:D                     0.074          IC1/D1tmp_3
    ----------------------------------------
    Total                      4.038ns (1.906ns logic, 2.132ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.835ns (Levels of Logic = 2)
  Source:            IC4/tmp (FF)
  Destination:       Data<6> (PAD)
  Source Clock:      CLK rising

  Data Path: IC4/tmp to Data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.525   1.463  IC4/tmp (IC4/tmp)
     LUT6:I0->O            1   0.254   0.681  IC2/IC2/Mram_O21 (Data_2_OBUF)
     OBUF:I->O                 2.912          Data_2_OBUF (Data<2>)
    ----------------------------------------
    Total                      5.835ns (3.691ns logic, 2.144ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Trigger'
  Total number of paths / destination ports: 32 / 7
-------------------------------------------------------------------------
Offset:              5.984ns (Levels of Logic = 2)
  Source:            IC1/D1tmp_0 (FF)
  Destination:       Data<2> (PAD)
  Source Clock:      Trigger rising

  Data Path: IC1/D1tmp_0 to Data<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             16   0.525   1.612  IC1/D1tmp_0 (IC1/D1tmp_0)
     LUT6:I1->O            1   0.254   0.681  IC2/IC2/Mram_O21 (Data_2_OBUF)
     OBUF:I->O                 2.912          Data_2_OBUF (Data<2>)
    ----------------------------------------
    Total                      5.984ns (3.691ns logic, 2.293ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.907|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Trigger
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Trigger        |    3.769|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.60 secs
 
--> 

Total memory usage is 4503192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

