{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721006949956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721006949962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 09:29:09 2024 " "Processing started: Mon Jul 15 09:29:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721006949962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006949962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off color_recognize_menu -c color_recognize_menu " "Command: quartus_map --read_settings_files=on --write_settings_files=off color_recognize_menu -c color_recognize_menu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006949962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721006950366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721006950366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/rgb_hsv.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/rgb_hsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_hsv " "Found entity 1: rgb_hsv" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959272 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HSVComparator.v(26) " "Verilog HDL information at HSVComparator.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1721006959274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/hsvcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/hsvcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 HSVComparator " "Found entity 1: HSVComparator" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959274 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_find.v(47) " "Verilog HDL Expression warning at ws2812_find.v(47): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721006959276 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_find.v(55) " "Verilog HDL Expression warning at ws2812_find.v(55): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721006959276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_find.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_find.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_find " "Found entity 1: ws2812_find" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/beep_jingles.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/beep_jingles.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_jingles " "Found entity 1: beep_jingles" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/beep_bgm.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/beep_bgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_bgm " "Found entity 1: beep_bgm" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959282 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_draw.v(33) " "Verilog HDL Expression warning at ws2812_draw.v(33): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_draw.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721006959284 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_draw.v(41) " "Verilog HDL Expression warning at ws2812_draw.v(41): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_draw.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721006959284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_draw " "Found entity 1: ws2812_draw" {  } { { "../../rtl/rtl_menu/ws2812_draw.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../rtl/rtl_menu/counter.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_top " "Found entity 1: ws2812_top" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_select " "Found entity 1: ws2812_select" {  } { { "../../rtl/rtl_menu/ws2812_select.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(21) " "Verilog HDL Declaration information at i2c_ctrl.v(21): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721006959297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_ADDR reg_addr i2c_ctrl.v(23) " "Verilog HDL Declaration information at i2c_ctrl.v(23): object \"REG_ADDR\" differs only in case from object \"reg_addr\" in the same scope" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721006959297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/fsm_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/fsm_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_KEY " "Found entity 1: FSM_KEY" {  } { { "../../rtl/rtl_menu/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/color_recognize.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/color_recognize.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_recognize " "Found entity 1: color_recognize" {  } { { "../../rtl/rtl_menu/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/cls381_top_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/cls381_top_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cls381_top_multi " "Found entity 1: cls381_top_multi" {  } { { "../../rtl/rtl_menu/cls381_top_multi.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cls381_cfg_ctrl " "Found entity 1: cls381_cfg_ctrl" {  } { { "../../rtl/rtl_menu/cls381_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006959307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_g rgb_hsv.v(25) " "Verilog HDL Implicit Net warning at rgb_hsv.v(25): created implicit net for \"r_g\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_b rgb_hsv.v(26) " "Verilog HDL Implicit Net warning at rgb_hsv.v(26): created implicit net for \"r_b\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g_b rgb_hsv.v(27) " "Verilog HDL Implicit Net warning at rgb_hsv.v(27): created implicit net for \"g_b\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959307 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep_jingles beep_Jingles.v(25) " "Verilog HDL Parameter Declaration warning at beep_Jingles.v(25): Parameter Declaration in module \"beep_jingles\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721006959311 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep_bgm beep_bgm.v(54) " "Verilog HDL Parameter Declaration warning at beep_bgm.v(54): Parameter Declaration in module \"beep_bgm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721006959312 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_KEY FSM_KEY.v(21) " "Verilog HDL Parameter Declaration warning at FSM_KEY.v(21): Parameter Declaration in module \"FSM_KEY\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721006959315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "color_recognize " "Elaborating entity \"color_recognize\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721006959353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_top ws2812_top:ws2812_top_inst " "Elaborating entity \"ws2812_top\" for hierarchy \"ws2812_top:ws2812_top_inst\"" {  } { { "../../rtl/rtl_menu/color_recognize.v" "ws2812_top_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959355 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ws2812_start_draw ws2812_top.v(19) " "Verilog HDL warning at ws2812_top.v(19): object ws2812_start_draw used but never assigned" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721006959356 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cfg_num_draw ws2812_top.v(20) " "Verilog HDL warning at ws2812_top.v(20): object cfg_num_draw used but never assigned" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721006959356 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cfg_data_draw ws2812_top.v(21) " "Verilog HDL warning at ws2812_top.v(21): object cfg_data_draw used but never assigned" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721006959356 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_draw ws2812_top.v(37) " "Verilog HDL or VHDL warning at ws2812_top.v(37): object \"key_draw\" assigned a value but never read" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721006959356 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cfg_num_draw 0 ws2812_top.v(20) " "Net \"cfg_num_draw\" at ws2812_top.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721006959356 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cfg_data_draw 0 ws2812_top.v(21) " "Net \"cfg_data_draw\" at ws2812_top.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721006959356 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ws2812_start_draw 0 ws2812_top.v(19) " "Net \"ws2812_start_draw\" at ws2812_top.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721006959356 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pwm ws2812_top.v(12) " "Output port \"pwm\" at ws2812_top.v(12) has no driver" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721006959357 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_select ws2812_top:ws2812_top_inst\|ws2812_select:ws2812_cfg_ctrl_select_inst " "Elaborating entity \"ws2812_select\" for hierarchy \"ws2812_top:ws2812_top_inst\|ws2812_select:ws2812_cfg_ctrl_select_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "ws2812_cfg_ctrl_select_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959357 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ws2812_select.v(32) " "Verilog HDL Case Statement information at ws2812_select.v(32): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/ws2812_select.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_select.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721006959359 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_ctrl ws2812_top:ws2812_top_inst\|ws2812_ctrl:ws2812_ctrl_inst " "Elaborating entity \"ws2812_ctrl\" for hierarchy \"ws2812_top:ws2812_top_inst\|ws2812_ctrl:ws2812_ctrl_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "ws2812_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 ws2812_ctrl.v(112) " "Verilog HDL assignment warning at ws2812_ctrl.v(112): truncated value with size 6 to match size of target (5)" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959362 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 ws2812_ctrl.v(141) " "Verilog HDL assignment warning at ws2812_ctrl.v(141): truncated value with size 6 to match size of target (5)" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959362 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ws2812_ctrl.v(85) " "Verilog HDL Case Statement information at ws2812_ctrl.v(85): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721006959362 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ws2812_top:ws2812_top_inst\|counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"ws2812_top:ws2812_top_inst\|counter:counter_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "counter_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_find ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst " "Elaborating entity \"ws2812_find\" for hierarchy \"ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "ws2812_cfg_ctrl_find_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959365 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ws2812_find.v(44) " "Verilog HDL Case Statement information at ws2812_find.v(44): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ws2812_find.v(153) " "Verilog HDL or VHDL warning at the ws2812_find.v(153): index expression is not wide enough to address all of the elements in the array" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 153 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ws2812_find.v(154) " "Verilog HDL or VHDL warning at the ws2812_find.v(154): index expression is not wide enough to address all of the elements in the array" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 154 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ws2812_find.v(155) " "Verilog HDL or VHDL warning at the ws2812_find.v(155): index expression is not wide enough to address all of the elements in the array" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 155 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "point ws2812_find.v(17) " "Output port \"point\" at ws2812_find.v(17) has no driver" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[63\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[63\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[62\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[62\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[61\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[61\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[60\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[60\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[59\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[59\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[58\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[58\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959369 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[57\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[57\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[56\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[56\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[55\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[55\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[54\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[54\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[53\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[53\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[52\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[52\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[51\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[51\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[50\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[50\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[49\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[49\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[48\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[48\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[47\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[47\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[46\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[46\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[45\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[45\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[44\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[44\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959370 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[43\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[43\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[42\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[42\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[41\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[41\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[40\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[40\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[39\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[39\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[38\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[38\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[37\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[37\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[36\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[36\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[35\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[35\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[34\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[34\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[33\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[33\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[32\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[32\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[31\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[31\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[30\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[30\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[29\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[29\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[28\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[28\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[27\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[27\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[26\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[26\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[25\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[25\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[24\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[24\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[23\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[23\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[22\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[22\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[21\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[21\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[20\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[20\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[19\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[19\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[18\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[18\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[17\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[17\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[16\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[16\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[15\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[15\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[14\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[14\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[13\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[13\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[12\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[12\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[11\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[11\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[10\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[10\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[9\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[9\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[8\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[8\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959371 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[7\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[7\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959372 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[6\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[6\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959372 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[5\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[5\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959372 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[4\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[4\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959372 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[3\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[3\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959372 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[2\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[2\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959372 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[1\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[1\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959372 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[0\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[0\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959372 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_KEY ws2812_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst " "Elaborating entity \"FSM_KEY\" for hierarchy \"ws2812_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "FSM_KEY_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_bgm ws2812_top:ws2812_top_inst\|beep_bgm:beep_bgm_inst " "Elaborating entity \"beep_bgm\" for hierarchy \"ws2812_top:ws2812_top_inst\|beep_bgm:beep_bgm_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "beep_bgm_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 beep_bgm.v(180) " "Verilog HDL assignment warning at beep_bgm.v(180): truncated value with size 24 to match size of target (8)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959377 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(199) " "Verilog HDL assignment warning at beep_bgm.v(199): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959377 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(200) " "Verilog HDL assignment warning at beep_bgm.v(200): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959377 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(203) " "Verilog HDL assignment warning at beep_bgm.v(203): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959377 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(205) " "Verilog HDL assignment warning at beep_bgm.v(205): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959377 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(208) " "Verilog HDL assignment warning at beep_bgm.v(208): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959377 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(211) " "Verilog HDL assignment warning at beep_bgm.v(211): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959377 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(214) " "Verilog HDL assignment warning at beep_bgm.v(214): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959377 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(215) " "Verilog HDL assignment warning at beep_bgm.v(215): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959377 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(220) " "Verilog HDL assignment warning at beep_bgm.v(220): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959377 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(223) " "Verilog HDL assignment warning at beep_bgm.v(223): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(226) " "Verilog HDL assignment warning at beep_bgm.v(226): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(227) " "Verilog HDL assignment warning at beep_bgm.v(227): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(235) " "Verilog HDL assignment warning at beep_bgm.v(235): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(238) " "Verilog HDL assignment warning at beep_bgm.v(238): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(239) " "Verilog HDL assignment warning at beep_bgm.v(239): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(242) " "Verilog HDL assignment warning at beep_bgm.v(242): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(244) " "Verilog HDL assignment warning at beep_bgm.v(244): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(245) " "Verilog HDL assignment warning at beep_bgm.v(245): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(248) " "Verilog HDL assignment warning at beep_bgm.v(248): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(251) " "Verilog HDL assignment warning at beep_bgm.v(251): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(254) " "Verilog HDL assignment warning at beep_bgm.v(254): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(257) " "Verilog HDL assignment warning at beep_bgm.v(257): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(272) " "Verilog HDL assignment warning at beep_bgm.v(272): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(275) " "Verilog HDL assignment warning at beep_bgm.v(275): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(276) " "Verilog HDL assignment warning at beep_bgm.v(276): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(284) " "Verilog HDL assignment warning at beep_bgm.v(284): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(287) " "Verilog HDL assignment warning at beep_bgm.v(287): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(288) " "Verilog HDL assignment warning at beep_bgm.v(288): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(291) " "Verilog HDL assignment warning at beep_bgm.v(291): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(293) " "Verilog HDL assignment warning at beep_bgm.v(293): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(294) " "Verilog HDL assignment warning at beep_bgm.v(294): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(296) " "Verilog HDL assignment warning at beep_bgm.v(296): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(299) " "Verilog HDL assignment warning at beep_bgm.v(299): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(302) " "Verilog HDL assignment warning at beep_bgm.v(302): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(305) " "Verilog HDL assignment warning at beep_bgm.v(305): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(320) " "Verilog HDL assignment warning at beep_bgm.v(320): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(323) " "Verilog HDL assignment warning at beep_bgm.v(323): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(324) " "Verilog HDL assignment warning at beep_bgm.v(324): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(332) " "Verilog HDL assignment warning at beep_bgm.v(332): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959378 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(333) " "Verilog HDL assignment warning at beep_bgm.v(333): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(335) " "Verilog HDL assignment warning at beep_bgm.v(335): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(336) " "Verilog HDL assignment warning at beep_bgm.v(336): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(339) " "Verilog HDL assignment warning at beep_bgm.v(339): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(341) " "Verilog HDL assignment warning at beep_bgm.v(341): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(342) " "Verilog HDL assignment warning at beep_bgm.v(342): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(345) " "Verilog HDL assignment warning at beep_bgm.v(345): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(348) " "Verilog HDL assignment warning at beep_bgm.v(348): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(351) " "Verilog HDL assignment warning at beep_bgm.v(351): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(366) " "Verilog HDL assignment warning at beep_bgm.v(366): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(369) " "Verilog HDL assignment warning at beep_bgm.v(369): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(371) " "Verilog HDL assignment warning at beep_bgm.v(371): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(378) " "Verilog HDL assignment warning at beep_bgm.v(378): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(381) " "Verilog HDL assignment warning at beep_bgm.v(381): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(383) " "Verilog HDL assignment warning at beep_bgm.v(383): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(386) " "Verilog HDL assignment warning at beep_bgm.v(386): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(387) " "Verilog HDL assignment warning at beep_bgm.v(387): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(389) " "Verilog HDL assignment warning at beep_bgm.v(389): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(390) " "Verilog HDL assignment warning at beep_bgm.v(390): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(393) " "Verilog HDL assignment warning at beep_bgm.v(393): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(396) " "Verilog HDL assignment warning at beep_bgm.v(396): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(399) " "Verilog HDL assignment warning at beep_bgm.v(399): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959379 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_jingles ws2812_top:ws2812_top_inst\|beep_jingles:beep_jingles_inst " "Elaborating entity \"beep_jingles\" for hierarchy \"ws2812_top:ws2812_top_inst\|beep_jingles:beep_jingles_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "beep_jingles_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_flag beep_Jingles.v(160) " "Verilog HDL or VHDL warning at beep_Jingles.v(160): object \"update_flag\" assigned a value but never read" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721006959381 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 beep_Jingles.v(147) " "Verilog HDL assignment warning at beep_Jingles.v(147): truncated value with size 24 to match size of target (8)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959381 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(180) " "Verilog HDL assignment warning at beep_Jingles.v(180): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959381 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(188) " "Verilog HDL assignment warning at beep_Jingles.v(188): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959381 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(189) " "Verilog HDL assignment warning at beep_Jingles.v(189): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959381 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(196) " "Verilog HDL assignment warning at beep_Jingles.v(196): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959381 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(197) " "Verilog HDL assignment warning at beep_Jingles.v(197): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959381 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(207) " "Verilog HDL assignment warning at beep_Jingles.v(207): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959381 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X beep_Jingles.v(176) " "Verilog HDL Always Construct warning at beep_Jingles.v(176): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] beep_Jingles.v(206) " "Inferred latch for \"X\[0\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] beep_Jingles.v(206) " "Inferred latch for \"X\[1\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] beep_Jingles.v(206) " "Inferred latch for \"X\[2\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] beep_Jingles.v(206) " "Inferred latch for \"X\[3\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] beep_Jingles.v(206) " "Inferred latch for \"X\[4\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] beep_Jingles.v(206) " "Inferred latch for \"X\[5\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] beep_Jingles.v(206) " "Inferred latch for \"X\[6\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[7\] beep_Jingles.v(206) " "Inferred latch for \"X\[7\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[8\] beep_Jingles.v(206) " "Inferred latch for \"X\[8\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[9\] beep_Jingles.v(206) " "Inferred latch for \"X\[9\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[10\] beep_Jingles.v(206) " "Inferred latch for \"X\[10\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[11\] beep_Jingles.v(206) " "Inferred latch for \"X\[11\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[12\] beep_Jingles.v(206) " "Inferred latch for \"X\[12\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[13\] beep_Jingles.v(206) " "Inferred latch for \"X\[13\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[14\] beep_Jingles.v(206) " "Inferred latch for \"X\[14\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[15\] beep_Jingles.v(206) " "Inferred latch for \"X\[15\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[16\] beep_Jingles.v(206) " "Inferred latch for \"X\[16\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "now_select_flag\[0\] beep_Jingles.v(174) " "Inferred latch for \"now_select_flag\[0\]\" at beep_Jingles.v(174)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "now_select_flag\[1\] beep_Jingles.v(174) " "Inferred latch for \"now_select_flag\[1\]\" at beep_Jingles.v(174)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959382 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_hsv ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst " "Elaborating entity \"rgb_hsv\" for hierarchy \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "rgb_hsv_get_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 rgb_hsv.v(114) " "Verilog HDL assignment warning at rgb_hsv.v(114): truncated value with size 14 to match size of target (8)" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959384 "|color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rgb_hsv.v(125) " "Verilog HDL Case Statement information at rgb_hsv.v(125): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 125 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721006959385 "|color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb_hsv.v(161) " "Verilog HDL assignment warning at rgb_hsv.v(161): truncated value with size 16 to match size of target (8)" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959385 "|color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HSVComparator ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst " "Elaborating entity \"HSVComparator\" for hierarchy \"ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "HSVComparator_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 HSVComparator.v(36) " "Verilog HDL assignment warning at HSVComparator.v(36): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721006959387 "|color_recognize|ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cls381_top_multi cls381_top_multi:cls381_top_inst " "Elaborating entity \"cls381_top_multi\" for hierarchy \"cls381_top_multi:cls381_top_inst\"" {  } { { "../../rtl/rtl_menu/color_recognize.v" "cls381_top_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../../rtl/rtl_menu/cls381_top_multi.v" "i2c_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959391 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721006959393 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_addr i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"reg_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(520) " "Verilog HDL Case Statement information at i2c_ctrl.v(520): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 520 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[0\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[1\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[2\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[3\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[4\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[5\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[6\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[7\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006959394 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cls381_cfg_ctrl cls381_top_multi:cls381_top_inst\|cls381_cfg_ctrl:cls381_cfg_ctrl_inst " "Elaborating entity \"cls381_cfg_ctrl\" for hierarchy \"cls381_top_multi:cls381_top_inst\|cls381_cfg_ctrl:cls381_cfg_ctrl_inst\"" {  } { { "../../rtl/rtl_menu/cls381_top_multi.v" "cls381_cfg_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006959396 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_get_s\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_get_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_get_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721006959473 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_get_v\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_get_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_get_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721006959473 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_set_s\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_set_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_set_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721006959473 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_set_v\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_set_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_set_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721006959473 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1721006959473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib24 " "Found entity 1: altsyncram_ib24" {  } { { "db/altsyncram_ib24.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/altsyncram_ib24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006961232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006961232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006961414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006961414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006961496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006961496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sgi " "Found entity 1: cntr_sgi" {  } { { "db/cntr_sgi.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_sgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006961607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006961607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006961654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006961654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006961720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006961720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006961803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006961803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006961852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006961852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006961917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006961917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006961965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006961965 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006962388 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1721006962510 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.15.09:29:26 Progress: Loading sld2ef08be3/alt_sld_fab_wrapper_hw.tcl " "2024.07.15.09:29:26 Progress: Loading sld2ef08be3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006966263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006969210 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006969334 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006973337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006973420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006973516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006973614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006973619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006973619 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1721006974308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2ef08be3/alt_sld_fab.v" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006974478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006974478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006974536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006974536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006974538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006974538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006974585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006974585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006974648 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006974648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006974648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006974696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006974696 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div0\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div0" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721006977177 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div1" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721006977177 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div0\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div0" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721006977177 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div1" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721006977177 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1721006977177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006977215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0 " "Instantiated megafunction \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977215 ""}  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721006977215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006977260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006977260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006977275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006977275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006977299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006977299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006977347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006977347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006977391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006977391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006977401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1 " "Instantiated megafunction \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977401 ""}  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721006977401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006977444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006977444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006977461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006977461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/alt_u_div_g7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721006977485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006977485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006977516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1 " "Instantiated megafunction \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721006977517 ""}  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721006977517 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721006978877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[0\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978974 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978974 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978974 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978974 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978974 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978974 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978974 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[16\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[17\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[18\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[1\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[24\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[25\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[26\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[27\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978975 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[28\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[29\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[2\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[30\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[31\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[32\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[33\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[34\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[35\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[36\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[37\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[38\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[39\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978976 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[40\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[41\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[42\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[43\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[44\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[45\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[46\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[47\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[48\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[49\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[50\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[51\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978977 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[52\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[53\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[54\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[55\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[56\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[57\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[58\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[59\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[60\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[61\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[62\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[63\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978978 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978979 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978979 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[8\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978979 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[9\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721006978979 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721006978979 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../rtl/rtl_menu/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721006978989 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721006978989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pwm GND " "Pin \"pwm\" is stuck at GND" {  } { { "../../rtl/rtl_menu/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721006980417 "|color_recognize|pwm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721006980417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006980556 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721006985342 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721006985437 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721006985437 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006985837 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721006986696 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721006986696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006986810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.map.smsg " "Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006987307 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 191 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 191 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1721006988188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721006988244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721006988244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5029 " "Implemented 5029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721006988605 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721006988605 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1721006988605 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4931 " "Implemented 4931 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721006988605 ""} { "Info" "ICUT_CUT_TM_RAMS" "79 " "Implemented 79 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1721006988605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721006988605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 238 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 238 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721006988642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 09:29:48 2024 " "Processing ended: Mon Jul 15 09:29:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721006988642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721006988642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721006988642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721006988642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721006989879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721006989884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 09:29:49 2024 " "Processing started: Mon Jul 15 09:29:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721006989884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721006989884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off color_recognize_menu -c color_recognize_menu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off color_recognize_menu -c color_recognize_menu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721006989885 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721006989984 ""}
{ "Info" "0" "" "Project  = color_recognize_menu" {  } {  } 0 0 "Project  = color_recognize_menu" 0 0 "Fitter" 0 0 1721006989985 ""}
{ "Info" "0" "" "Revision = color_recognize_menu" {  } {  } 0 0 "Revision = color_recognize_menu" 0 0 "Fitter" 0 0 1721006989985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721006990103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721006990103 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "color_recognize_menu EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"color_recognize_menu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721006990146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721006990187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721006990187 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721006990308 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721006990466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721006990466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721006990466 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721006990466 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 11112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721006990473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 11114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721006990473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 11116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721006990473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 11118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721006990473 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 11120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1721006990473 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1721006990473 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1721006990475 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1721006990547 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "73 " "The Timing Analyzer is analyzing 73 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1721006991253 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721006991257 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721006991257 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721006991257 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1721006991257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "color_recognize_menu.sdc " "Synopsys Design Constraints File file not found: 'color_recognize_menu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721006991273 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|now_index\[4\] sys_clk " "Register ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|now_index\[4\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721006991285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1721006991285 "|color_recognize|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|data_r\[15\] cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|data_r\[15\] is being clocked by cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721006991285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1721006991285 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] " "Node: ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] is being clocked by ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721006991285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1721006991285 "|color_recognize|ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " "Node: cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_data\[1\] cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " "Latch cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_data\[1\] is being clocked by cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721006991285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1721006991285 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721006991307 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721006991307 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1721006991307 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1721006991307 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721006991307 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721006991307 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721006991307 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721006991307 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721006991667 ""}  } { { "../../rtl/rtl_menu/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 11095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721006991667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721006991667 ""}  } { { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 5819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721006991667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "Automatically promoted node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721006991667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0 " "Destination node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 2549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721006991667 ""}  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721006991667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]  " "Automatically promoted node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|rec_data_g\[23\]~0 " "Destination node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|rec_data_g\[23\]~0" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 467 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 2140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|rec_data_r\[23\]~0 " "Destination node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|rec_data_r\[23\]~0" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 479 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 2141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Equal9~0 " "Destination node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Equal9~0" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 506 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 2142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step~5 " "Destination node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step~5" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 2562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Equal0~0 " "Destination node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Equal0~0" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 2563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Selector12~2 " "Destination node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Selector12~2" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 2577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Selector13~2 " "Destination node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Selector13~2" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 2581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|always6~3 " "Destination node cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|always6~3" {  } { { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 2584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721006991668 ""}  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721006991668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 8655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 8680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 6458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1721006991668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1721006991668 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 0 { 0 ""} 0 7482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721006991668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1721006992142 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721006992148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721006992148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721006992155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721006992163 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1721006992171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1721006992171 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1721006992176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1721006992316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1721006992321 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721006992321 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721006992444 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721006992453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721006993020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721006993506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721006993541 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721006994554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721006994554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721006995187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/study/FPGA/color_recognize/prj/prj_menu/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721006996611 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721006996611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721006996856 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1721006996856 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721006996856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721006996858 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721006997030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721006997058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721006997398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721006997401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721006997913 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721006998636 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.fit.smsg " "Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721006999213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6564 " "Peak virtual memory: 6564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721007000248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 09:30:00 2024 " "Processing ended: Mon Jul 15 09:30:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721007000248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721007000248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721007000248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721007000248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721007001284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721007001290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 09:30:01 2024 " "Processing started: Mon Jul 15 09:30:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721007001290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721007001290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off color_recognize_menu -c color_recognize_menu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off color_recognize_menu -c color_recognize_menu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721007001290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721007001621 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721007002288 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721007002319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721007002459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 09:30:02 2024 " "Processing ended: Mon Jul 15 09:30:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721007002459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721007002459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721007002459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721007002459 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721007003073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721007003655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721007003662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 09:30:03 2024 " "Processing started: Mon Jul 15 09:30:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721007003662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721007003662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta color_recognize_menu -c color_recognize_menu " "Command: quartus_sta color_recognize_menu -c color_recognize_menu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721007003662 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1721007003765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721007003995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721007003995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007004034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007004034 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "73 " "The Timing Analyzer is analyzing 73 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1721007004250 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721007004338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1721007004338 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1721007004338 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1721007004338 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "color_recognize_menu.sdc " "Synopsys Design Constraints File file not found: 'color_recognize_menu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721007004356 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|now_index\[4\] sys_clk " "Register ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|now_index\[4\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007004367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007004367 "|color_recognize|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|data_b\[14\] cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|data_b\[14\] is being clocked by cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007004367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007004367 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] " "Node: ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] is being clocked by ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007004367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007004367 "|color_recognize|ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " "Node: cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_data\[1\] cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " "Latch cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_data\[1\] is being clocked by cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007004367 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007004367 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721007004380 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721007004380 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1721007004380 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721007004380 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1721007004390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.682 " "Worst-case setup slack is 43.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.682               0.000 altera_reserved_tck  " "   43.682               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007004411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007004416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.475 " "Worst-case recovery slack is 95.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.475               0.000 altera_reserved_tck  " "   95.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007004420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.127 " "Worst-case removal slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 altera_reserved_tck  " "    1.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007004423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.458 " "Worst-case minimum pulse width slack is 49.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.458               0.000 altera_reserved_tck  " "   49.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007004425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007004425 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007004474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007004474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007004474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007004474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.714 ns " "Worst Case Available Settling Time: 342.714 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007004474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007004474 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721007004474 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721007004477 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721007004504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721007005025 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|now_index\[4\] sys_clk " "Register ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|now_index\[4\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007005259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007005259 "|color_recognize|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|data_b\[14\] cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|data_b\[14\] is being clocked by cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007005259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007005259 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] " "Node: ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] is being clocked by ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007005259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007005259 "|color_recognize|ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " "Node: cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_data\[1\] cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " "Latch cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_data\[1\] is being clocked by cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007005259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007005259 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721007005262 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721007005262 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1721007005262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.118 " "Worst-case setup slack is 44.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.118               0.000 altera_reserved_tck  " "   44.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007005276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007005282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.786 " "Worst-case recovery slack is 95.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.786               0.000 altera_reserved_tck  " "   95.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007005286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.027 " "Worst-case removal slack is 1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 altera_reserved_tck  " "    1.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007005289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.315 " "Worst-case minimum pulse width slack is 49.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.315               0.000 altera_reserved_tck  " "   49.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007005291 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.297 ns " "Worst Case Available Settling Time: 343.297 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005338 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005338 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721007005338 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1721007005341 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|now_index\[4\] sys_clk " "Register ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|now_index\[4\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007005515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007005515 "|color_recognize|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|data_b\[14\] cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|data_b\[14\] is being clocked by cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007005515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007005515 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] " "Node: ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] is being clocked by ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007005515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007005515 "|color_recognize|ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst|similar_flag[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " "Node: cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_data\[1\] cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\] " "Latch cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|wr_data\[1\] is being clocked by cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\|step\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1721007005515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1721007005515 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst|step[2]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721007005518 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1721007005518 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1721007005518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.330 " "Worst-case setup slack is 47.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.330               0.000 altera_reserved_tck  " "   47.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007005526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007005533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.881 " "Worst-case recovery slack is 97.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.881               0.000 altera_reserved_tck  " "   97.881               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007005538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007005543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.448 " "Worst-case minimum pulse width slack is 49.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721007005547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721007005547 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.127 ns " "Worst Case Available Settling Time: 347.127 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1721007005597 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721007005597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721007005867 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721007005868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721007005949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 09:30:05 2024 " "Processing ended: Mon Jul 15 09:30:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721007005949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721007005949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721007005949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721007005949 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 274 s " "Quartus Prime Full Compilation was successful. 0 errors, 274 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721007006684 ""}
