;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -201, <20
	SUB #0, -30
	ADD -30, 9
	MOV -201, <20
	CMP @-127, 100
	ADD -30, 9
	ADD -30, 9
	SLT <300, 90
	SUB 0, @-0
	SUB -1, @1
	SUB 1, -1
	SPL 0, <702
	SPL 0, <702
	DJN @900, 930
	SUB @-121, 133
	SUB @121, 106
	SUB -207, <-100
	SUB -0, 0
	SLT 331, 80
	SUB -0, 0
	SUB <300, 90
	SUB #0, -31
	SUB -207, <-120
	CMP -0, 3
	SUB #0, -31
	SUB #0, -30
	CMP @-127, 100
	SLT <300, 90
	SUB @121, 106
	SUB 0, 300
	SUB <-0, -43
	SUB 310, 800
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB <0, -0
	MOV -1, <-20
	MOV -1, <-20
	SUB #0, -31
	SPL 0, <702
	SUB -0, 3
	CMP -207, <-120
	SPL 0, <702
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB #0, -30
