var annotated =
[
    [ "XMeDma_Shim", "struct_x_me_dma___shim.html", "struct_x_me_dma___shim" ],
    [ "XMeDma_ShimBd", "struct_x_me_dma___shim_bd.html", "struct_x_me_dma___shim_bd" ],
    [ "XMeDma_ShimBdAxi", "struct_x_me_dma___shim_bd_axi.html", "struct_x_me_dma___shim_bd_axi" ],
    [ "XMeDma_ShimBdLk", "struct_x_me_dma___shim_bd_lk.html", "struct_x_me_dma___shim_bd_lk" ],
    [ "XMeDma_Tile", "struct_x_me_dma___tile.html", "struct_x_me_dma___tile" ],
    [ "XMeDma_TileBd", "struct_x_me_dma___tile_bd.html", "struct_x_me_dma___tile_bd" ],
    [ "XMeDma_TileBdLock", "struct_x_me_dma___tile_bd_lock.html", "struct_x_me_dma___tile_bd_lock" ],
    [ "XMeDma_TileBdXy", "struct_x_me_dma___tile_bd_xy.html", "struct_x_me_dma___tile_bd_xy" ],
    [ "XMeGbl", "struct_x_me_gbl.html", "struct_x_me_gbl" ],
    [ "XMeGbl_Config", "struct_x_me_gbl___config.html", "struct_x_me_gbl___config" ],
    [ "XMeGbl_HwCfg", "struct_x_me_gbl___hw_cfg.html", "struct_x_me_gbl___hw_cfg" ],
    [ "XMeGbl_RegCoreCtrl", "struct_x_me_gbl___reg_core_ctrl.html", "struct_x_me_gbl___reg_core_ctrl" ],
    [ "XMeGbl_RegCoreSts", "struct_x_me_gbl___reg_core_sts.html", "struct_x_me_gbl___reg_core_sts" ],
    [ "XMeGbl_RegEventBroadcast", "struct_x_me_gbl___reg_event_broadcast.html", "struct_x_me_gbl___reg_event_broadcast" ],
    [ "XMeGbl_RegEventBroadcastClear", "struct_x_me_gbl___reg_event_broadcast_clear.html", "struct_x_me_gbl___reg_event_broadcast_clear" ],
    [ "XMeGbl_RegEventBroadcastSet", "struct_x_me_gbl___reg_event_broadcast_set.html", "struct_x_me_gbl___reg_event_broadcast_set" ],
    [ "XMeGbl_RegEventBroadcastValue", "struct_x_me_gbl___reg_event_broadcast_value.html", "struct_x_me_gbl___reg_event_broadcast_value" ],
    [ "XMeGbl_RegEventGenerate", "struct_x_me_gbl___reg_event_generate.html", "struct_x_me_gbl___reg_event_generate" ],
    [ "XMeGbl_RegFldAttr", "struct_x_me_gbl___reg_fld_attr.html", "struct_x_me_gbl___reg_fld_attr" ],
    [ "XMeGbl_RegLocks", "struct_x_me_gbl___reg_locks.html", "struct_x_me_gbl___reg_locks" ],
    [ "XMeGbl_RegPerfCounter", "struct_x_me_gbl___reg_perf_counter.html", "struct_x_me_gbl___reg_perf_counter" ],
    [ "XMeGbl_RegPerfCounterEvent", "struct_x_me_gbl___reg_perf_counter_event.html", "struct_x_me_gbl___reg_perf_counter_event" ],
    [ "XMeGbl_RegPerfCtrlReset", "struct_x_me_gbl___reg_perf_ctrl_reset.html", "struct_x_me_gbl___reg_perf_ctrl_reset" ],
    [ "XMeGbl_RegPerfCtrls", "struct_x_me_gbl___reg_perf_ctrls.html", "struct_x_me_gbl___reg_perf_ctrls" ],
    [ "XMeGbl_RegPlDwsz", "struct_x_me_gbl___reg_pl_dwsz.html", "struct_x_me_gbl___reg_pl_dwsz" ],
    [ "XMeGbl_RegPlDwszBypass", "struct_x_me_gbl___reg_pl_dwsz_bypass.html", "struct_x_me_gbl___reg_pl_dwsz_bypass" ],
    [ "XMeGbl_RegPlDwszEn", "struct_x_me_gbl___reg_pl_dwsz_en.html", "struct_x_me_gbl___reg_pl_dwsz_en" ],
    [ "XMeGbl_RegPlUpsz", "struct_x_me_gbl___reg_pl_upsz.html", "struct_x_me_gbl___reg_pl_upsz" ],
    [ "XMeGbl_RegShimBdAxi", "struct_x_me_gbl___reg_shim_bd_axi.html", "struct_x_me_gbl___reg_shim_bd_axi" ],
    [ "XMeGbl_RegShimBdCtrl", "struct_x_me_gbl___reg_shim_bd_ctrl.html", "struct_x_me_gbl___reg_shim_bd_ctrl" ],
    [ "XMeGbl_RegShimBdPkt", "struct_x_me_gbl___reg_shim_bd_pkt.html", "struct_x_me_gbl___reg_shim_bd_pkt" ],
    [ "XMeGbl_RegShimColumnReset", "struct_x_me_gbl___reg_shim_column_reset.html", "struct_x_me_gbl___reg_shim_column_reset" ],
    [ "XMeGbl_RegShimDemCfg", "struct_x_me_gbl___reg_shim_dem_cfg.html", "struct_x_me_gbl___reg_shim_dem_cfg" ],
    [ "XMeGbl_RegShimDmaBd", "struct_x_me_gbl___reg_shim_dma_bd.html", "struct_x_me_gbl___reg_shim_dma_bd" ],
    [ "XMeGbl_RegShimDmaCh", "struct_x_me_gbl___reg_shim_dma_ch.html", "struct_x_me_gbl___reg_shim_dma_ch" ],
    [ "XMeGbl_RegShimDmaSts", "struct_x_me_gbl___reg_shim_dma_sts.html", "struct_x_me_gbl___reg_shim_dma_sts" ],
    [ "XMeGbl_RegShimMuxCfg", "struct_x_me_gbl___reg_shim_mux_cfg.html", "struct_x_me_gbl___reg_shim_mux_cfg" ],
    [ "XMeGbl_RegStrmEvtPort", "struct_x_me_gbl___reg_strm_evt_port.html", "struct_x_me_gbl___reg_strm_evt_port" ],
    [ "XMeGbl_RegStrmMstr", "struct_x_me_gbl___reg_strm_mstr.html", "struct_x_me_gbl___reg_strm_mstr" ],
    [ "XMeGbl_RegStrmSlot", "struct_x_me_gbl___reg_strm_slot.html", "struct_x_me_gbl___reg_strm_slot" ],
    [ "XMeGbl_RegStrmSlv", "struct_x_me_gbl___reg_strm_slv.html", "struct_x_me_gbl___reg_strm_slv" ],
    [ "XMeGbl_RegTileBd2D", "struct_x_me_gbl___reg_tile_bd2_d.html", "struct_x_me_gbl___reg_tile_bd2_d" ],
    [ "XMeGbl_RegTileBdAdd", "struct_x_me_gbl___reg_tile_bd_add.html", "struct_x_me_gbl___reg_tile_bd_add" ],
    [ "XMeGbl_RegTileBdCtrl", "struct_x_me_gbl___reg_tile_bd_ctrl.html", "struct_x_me_gbl___reg_tile_bd_ctrl" ],
    [ "XMeGbl_RegTileBdInt", "struct_x_me_gbl___reg_tile_bd_int.html", "struct_x_me_gbl___reg_tile_bd_int" ],
    [ "XMeGbl_RegTileBdPkt", "struct_x_me_gbl___reg_tile_bd_pkt.html", "struct_x_me_gbl___reg_tile_bd_pkt" ],
    [ "XMeGbl_RegTileDmaBd", "struct_x_me_gbl___reg_tile_dma_bd.html", "struct_x_me_gbl___reg_tile_dma_bd" ],
    [ "XMeGbl_RegTileDmaCh", "struct_x_me_gbl___reg_tile_dma_ch.html", "struct_x_me_gbl___reg_tile_dma_ch" ],
    [ "XMeGbl_RegTimer", "struct_x_me_gbl___reg_timer.html", "struct_x_me_gbl___reg_timer" ],
    [ "XMeGbl_RegTraceCtrls", "struct_x_me_gbl___reg_trace_ctrls.html", "struct_x_me_gbl___reg_trace_ctrls" ],
    [ "XMeGbl_RegTraceEvent", "struct_x_me_gbl___reg_trace_event.html", "struct_x_me_gbl___reg_trace_event" ],
    [ "XMeGbl_Tile", "struct_x_me_gbl___tile.html", "struct_x_me_gbl___tile" ],
    [ "XMeSim_StackSz", "struct_x_me_sim___stack_sz.html", "struct_x_me_sim___stack_sz" ],
    [ "XSockCli", "struct_x_sock_cli.html", "struct_x_sock_cli" ],
    [ "XSockStr", "struct_x_sock_str.html", "struct_x_sock_str" ]
];