# vsim -pli "D:\Documents\FPGA_EDAs\DESim\modelsim.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -t 1ns -c -do "run -all" tb 
# Start time: 18:44:13 on Nov 10,2025
# Loading work.tb
# Loading work.top
# Loading work.vga_demo
# Loading work.vga_adapter
# Loading altera_mf_ver.altsyncram
# Loading work.vga_controller
# Loading work.vga_address_translator
# Loading work.vga_convert
# Loading work.vga_ff
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading D:\Documents\FPGA_EDAs\DESim\modelsim.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# GUI has closed the connection
# ** Note: $finish    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 983135 us  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 19:58:00 on Nov 10,2025, Elapsed time: 1:13:47
# Errors: 0, Warnings: 0
