
tia-testl476.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb18  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000137a8  0800cca8  0800cca8  0000dca8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020450  08020450  00022078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08020450  08020450  00021450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020458  08020458  00022078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020458  08020458  00021458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802045c  0802045c  0002145c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08020460  00022000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000761c  20000078  080204d8  00022078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007694  080204d8  00022694  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00022078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018f37  00000000  00000000  000220a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031d8  00000000  00000000  0003afdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001580  00000000  00000000  0003e1b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001028  00000000  00000000  0003f738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002941f  00000000  00000000  00040760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018e88  00000000  00000000  00069b7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108c1e  00000000  00000000  00082a07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  0018b625  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006590  00000000  00000000  0018b6d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00191c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000037c6  00000000  00000000  00191cdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000060  00000000  00000000  001954a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cc90 	.word	0x0800cc90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800cc90 	.word	0x0800cc90

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	@ 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	3c01      	subs	r4, #1
 800047c:	bf28      	it	cs
 800047e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000482:	d2e9      	bcs.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800062a:	bf08      	it	eq
 800062c:	4770      	bxeq	lr
 800062e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000632:	bf04      	itt	eq
 8000634:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000638:	4770      	bxeq	lr
 800063a:	b530      	push	{r4, r5, lr}
 800063c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000640:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000644:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000648:	e71c      	b.n	8000484 <__adddf3+0x138>
 800064a:	bf00      	nop

0800064c <__aeabi_ul2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	e00a      	b.n	8000672 <__aeabi_l2d+0x16>

0800065c <__aeabi_l2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800066a:	d502      	bpl.n	8000672 <__aeabi_l2d+0x16>
 800066c:	4240      	negs	r0, r0
 800066e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000672:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000676:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800067a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800067e:	f43f aed8 	beq.w	8000432 <__adddf3+0xe6>
 8000682:	f04f 0203 	mov.w	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000692:	bf18      	it	ne
 8000694:	3203      	addne	r2, #3
 8000696:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800069a:	f1c2 0320 	rsb	r3, r2, #32
 800069e:	fa00 fc03 	lsl.w	ip, r0, r3
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006aa:	ea40 000e 	orr.w	r0, r0, lr
 80006ae:	fa21 f102 	lsr.w	r1, r1, r2
 80006b2:	4414      	add	r4, r2
 80006b4:	e6bd      	b.n	8000432 <__adddf3+0xe6>
 80006b6:	bf00      	nop

080006b8 <__aeabi_dmul>:
 80006b8:	b570      	push	{r4, r5, r6, lr}
 80006ba:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006be:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006c6:	bf1d      	ittte	ne
 80006c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006cc:	ea94 0f0c 	teqne	r4, ip
 80006d0:	ea95 0f0c 	teqne	r5, ip
 80006d4:	f000 f8de 	bleq	8000894 <__aeabi_dmul+0x1dc>
 80006d8:	442c      	add	r4, r5
 80006da:	ea81 0603 	eor.w	r6, r1, r3
 80006de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006ea:	bf18      	it	ne
 80006ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006f8:	d038      	beq.n	800076c <__aeabi_dmul+0xb4>
 80006fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006fe:	f04f 0500 	mov.w	r5, #0
 8000702:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000706:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800070a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800070e:	f04f 0600 	mov.w	r6, #0
 8000712:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000716:	f09c 0f00 	teq	ip, #0
 800071a:	bf18      	it	ne
 800071c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000720:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000724:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000728:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800072c:	d204      	bcs.n	8000738 <__aeabi_dmul+0x80>
 800072e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000732:	416d      	adcs	r5, r5
 8000734:	eb46 0606 	adc.w	r6, r6, r6
 8000738:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800073c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000740:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000744:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000748:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800074c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000750:	bf88      	it	hi
 8000752:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000756:	d81e      	bhi.n	8000796 <__aeabi_dmul+0xde>
 8000758:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800075c:	bf08      	it	eq
 800075e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000762:	f150 0000 	adcs.w	r0, r0, #0
 8000766:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000770:	ea46 0101 	orr.w	r1, r6, r1
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000780:	bfc2      	ittt	gt
 8000782:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000786:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800078a:	bd70      	popgt	{r4, r5, r6, pc}
 800078c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000790:	f04f 0e00 	mov.w	lr, #0
 8000794:	3c01      	subs	r4, #1
 8000796:	f300 80ab 	bgt.w	80008f0 <__aeabi_dmul+0x238>
 800079a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800079e:	bfde      	ittt	le
 80007a0:	2000      	movle	r0, #0
 80007a2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007a6:	bd70      	pople	{r4, r5, r6, pc}
 80007a8:	f1c4 0400 	rsb	r4, r4, #0
 80007ac:	3c20      	subs	r4, #32
 80007ae:	da35      	bge.n	800081c <__aeabi_dmul+0x164>
 80007b0:	340c      	adds	r4, #12
 80007b2:	dc1b      	bgt.n	80007ec <__aeabi_dmul+0x134>
 80007b4:	f104 0414 	add.w	r4, r4, #20
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f305 	lsl.w	r3, r0, r5
 80007c0:	fa20 f004 	lsr.w	r0, r0, r4
 80007c4:	fa01 f205 	lsl.w	r2, r1, r5
 80007c8:	ea40 0002 	orr.w	r0, r0, r2
 80007cc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007d0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d8:	fa21 f604 	lsr.w	r6, r1, r4
 80007dc:	eb42 0106 	adc.w	r1, r2, r6
 80007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e4:	bf08      	it	eq
 80007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f1c4 040c 	rsb	r4, r4, #12
 80007f0:	f1c4 0520 	rsb	r5, r4, #32
 80007f4:	fa00 f304 	lsl.w	r3, r0, r4
 80007f8:	fa20 f005 	lsr.w	r0, r0, r5
 80007fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000800:	ea40 0002 	orr.w	r0, r0, r2
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800080c:	f141 0100 	adc.w	r1, r1, #0
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 0520 	rsb	r5, r4, #32
 8000820:	fa00 f205 	lsl.w	r2, r0, r5
 8000824:	ea4e 0e02 	orr.w	lr, lr, r2
 8000828:	fa20 f304 	lsr.w	r3, r0, r4
 800082c:	fa01 f205 	lsl.w	r2, r1, r5
 8000830:	ea43 0302 	orr.w	r3, r3, r2
 8000834:	fa21 f004 	lsr.w	r0, r1, r4
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	fa21 f204 	lsr.w	r2, r1, r4
 8000840:	ea20 0002 	bic.w	r0, r0, r2
 8000844:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800084c:	bf08      	it	eq
 800084e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	f094 0f00 	teq	r4, #0
 8000858:	d10f      	bne.n	800087a <__aeabi_dmul+0x1c2>
 800085a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800085e:	0040      	lsls	r0, r0, #1
 8000860:	eb41 0101 	adc.w	r1, r1, r1
 8000864:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000868:	bf08      	it	eq
 800086a:	3c01      	subeq	r4, #1
 800086c:	d0f7      	beq.n	800085e <__aeabi_dmul+0x1a6>
 800086e:	ea41 0106 	orr.w	r1, r1, r6
 8000872:	f095 0f00 	teq	r5, #0
 8000876:	bf18      	it	ne
 8000878:	4770      	bxne	lr
 800087a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800087e:	0052      	lsls	r2, r2, #1
 8000880:	eb43 0303 	adc.w	r3, r3, r3
 8000884:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000888:	bf08      	it	eq
 800088a:	3d01      	subeq	r5, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1c6>
 800088e:	ea43 0306 	orr.w	r3, r3, r6
 8000892:	4770      	bx	lr
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089c:	bf18      	it	ne
 800089e:	ea95 0f0c 	teqne	r5, ip
 80008a2:	d00c      	beq.n	80008be <__aeabi_dmul+0x206>
 80008a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a8:	bf18      	it	ne
 80008aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ae:	d1d1      	bne.n	8000854 <__aeabi_dmul+0x19c>
 80008b0:	ea81 0103 	eor.w	r1, r1, r3
 80008b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008b8:	f04f 0000 	mov.w	r0, #0
 80008bc:	bd70      	pop	{r4, r5, r6, pc}
 80008be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c2:	bf06      	itte	eq
 80008c4:	4610      	moveq	r0, r2
 80008c6:	4619      	moveq	r1, r3
 80008c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008cc:	d019      	beq.n	8000902 <__aeabi_dmul+0x24a>
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	d102      	bne.n	80008da <__aeabi_dmul+0x222>
 80008d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d8:	d113      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	d105      	bne.n	80008ec <__aeabi_dmul+0x234>
 80008e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008e4:	bf1c      	itt	ne
 80008e6:	4610      	movne	r0, r2
 80008e8:	4619      	movne	r1, r3
 80008ea:	d10a      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008ec:	ea81 0103 	eor.w	r1, r1, r3
 80008f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008fc:	f04f 0000 	mov.w	r0, #0
 8000900:	bd70      	pop	{r4, r5, r6, pc}
 8000902:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000906:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800090a:	bd70      	pop	{r4, r5, r6, pc}

0800090c <__aeabi_ddiv>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000912:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000916:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800091a:	bf1d      	ittte	ne
 800091c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000920:	ea94 0f0c 	teqne	r4, ip
 8000924:	ea95 0f0c 	teqne	r5, ip
 8000928:	f000 f8a7 	bleq	8000a7a <__aeabi_ddiv+0x16e>
 800092c:	eba4 0405 	sub.w	r4, r4, r5
 8000930:	ea81 0e03 	eor.w	lr, r1, r3
 8000934:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000938:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800093c:	f000 8088 	beq.w	8000a50 <__aeabi_ddiv+0x144>
 8000940:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000944:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000948:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800094c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000950:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000954:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000958:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800095c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000960:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000964:	429d      	cmp	r5, r3
 8000966:	bf08      	it	eq
 8000968:	4296      	cmpeq	r6, r2
 800096a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800096e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000972:	d202      	bcs.n	800097a <__aeabi_ddiv+0x6e>
 8000974:	085b      	lsrs	r3, r3, #1
 8000976:	ea4f 0232 	mov.w	r2, r2, rrx
 800097a:	1ab6      	subs	r6, r6, r2
 800097c:	eb65 0503 	sbc.w	r5, r5, r3
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800098a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800098e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000992:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000996:	bf22      	ittt	cs
 8000998:	1ab6      	subcs	r6, r6, r2
 800099a:	4675      	movcs	r5, lr
 800099c:	ea40 000c 	orrcs.w	r0, r0, ip
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ae:	bf22      	ittt	cs
 80009b0:	1ab6      	subcs	r6, r6, r2
 80009b2:	4675      	movcs	r5, lr
 80009b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b8:	085b      	lsrs	r3, r3, #1
 80009ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009ec:	d018      	beq.n	8000a20 <__aeabi_ddiv+0x114>
 80009ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a06:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a0a:	d1c0      	bne.n	800098e <__aeabi_ddiv+0x82>
 8000a0c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a10:	d10b      	bne.n	8000a2a <__aeabi_ddiv+0x11e>
 8000a12:	ea41 0100 	orr.w	r1, r1, r0
 8000a16:	f04f 0000 	mov.w	r0, #0
 8000a1a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a1e:	e7b6      	b.n	800098e <__aeabi_ddiv+0x82>
 8000a20:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a24:	bf04      	itt	eq
 8000a26:	4301      	orreq	r1, r0
 8000a28:	2000      	moveq	r0, #0
 8000a2a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a2e:	bf88      	it	hi
 8000a30:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a34:	f63f aeaf 	bhi.w	8000796 <__aeabi_dmul+0xde>
 8000a38:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a3c:	bf04      	itt	eq
 8000a3e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a46:	f150 0000 	adcs.w	r0, r0, #0
 8000a4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a4e:	bd70      	pop	{r4, r5, r6, pc}
 8000a50:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a54:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a58:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a5c:	bfc2      	ittt	gt
 8000a5e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a66:	bd70      	popgt	{r4, r5, r6, pc}
 8000a68:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a6c:	f04f 0e00 	mov.w	lr, #0
 8000a70:	3c01      	subs	r4, #1
 8000a72:	e690      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a74:	ea45 0e06 	orr.w	lr, r5, r6
 8000a78:	e68d      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a7a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a7e:	ea94 0f0c 	teq	r4, ip
 8000a82:	bf08      	it	eq
 8000a84:	ea95 0f0c 	teqeq	r5, ip
 8000a88:	f43f af3b 	beq.w	8000902 <__aeabi_dmul+0x24a>
 8000a8c:	ea94 0f0c 	teq	r4, ip
 8000a90:	d10a      	bne.n	8000aa8 <__aeabi_ddiv+0x19c>
 8000a92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a96:	f47f af34 	bne.w	8000902 <__aeabi_dmul+0x24a>
 8000a9a:	ea95 0f0c 	teq	r5, ip
 8000a9e:	f47f af25 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	e72c      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000aa8:	ea95 0f0c 	teq	r5, ip
 8000aac:	d106      	bne.n	8000abc <__aeabi_ddiv+0x1b0>
 8000aae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ab2:	f43f aefd 	beq.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ab6:	4610      	mov	r0, r2
 8000ab8:	4619      	mov	r1, r3
 8000aba:	e722      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000abc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ac0:	bf18      	it	ne
 8000ac2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ac6:	f47f aec5 	bne.w	8000854 <__aeabi_dmul+0x19c>
 8000aca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ace:	f47f af0d 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000ad2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ad6:	f47f aeeb 	bne.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ada:	e712      	b.n	8000902 <__aeabi_dmul+0x24a>

08000adc <__gedf2>:
 8000adc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ae0:	e006      	b.n	8000af0 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__ledf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	e002      	b.n	8000af0 <__cmpdf2+0x4>
 8000aea:	bf00      	nop

08000aec <__cmpdf2>:
 8000aec:	f04f 0c01 	mov.w	ip, #1
 8000af0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b06:	d01b      	beq.n	8000b40 <__cmpdf2+0x54>
 8000b08:	b001      	add	sp, #4
 8000b0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b0e:	bf0c      	ite	eq
 8000b10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b14:	ea91 0f03 	teqne	r1, r3
 8000b18:	bf02      	ittt	eq
 8000b1a:	ea90 0f02 	teqeq	r0, r2
 8000b1e:	2000      	moveq	r0, #0
 8000b20:	4770      	bxeq	lr
 8000b22:	f110 0f00 	cmn.w	r0, #0
 8000b26:	ea91 0f03 	teq	r1, r3
 8000b2a:	bf58      	it	pl
 8000b2c:	4299      	cmppl	r1, r3
 8000b2e:	bf08      	it	eq
 8000b30:	4290      	cmpeq	r0, r2
 8000b32:	bf2c      	ite	cs
 8000b34:	17d8      	asrcs	r0, r3, #31
 8000b36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b3a:	f040 0001 	orr.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__cmpdf2+0x64>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d107      	bne.n	8000b60 <__cmpdf2+0x74>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d1d6      	bne.n	8000b08 <__cmpdf2+0x1c>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d0d3      	beq.n	8000b08 <__cmpdf2+0x1c>
 8000b60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_cdrcmple>:
 8000b68:	4684      	mov	ip, r0
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	4662      	mov	r2, ip
 8000b6e:	468c      	mov	ip, r1
 8000b70:	4619      	mov	r1, r3
 8000b72:	4663      	mov	r3, ip
 8000b74:	e000      	b.n	8000b78 <__aeabi_cdcmpeq>
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdcmpeq>:
 8000b78:	b501      	push	{r0, lr}
 8000b7a:	f7ff ffb7 	bl	8000aec <__cmpdf2>
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	bf48      	it	mi
 8000b82:	f110 0f00 	cmnmi.w	r0, #0
 8000b86:	bd01      	pop	{r0, pc}

08000b88 <__aeabi_dcmpeq>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff fff4 	bl	8000b78 <__aeabi_cdcmpeq>
 8000b90:	bf0c      	ite	eq
 8000b92:	2001      	moveq	r0, #1
 8000b94:	2000      	movne	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmplt>:
 8000b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba0:	f7ff ffea 	bl	8000b78 <__aeabi_cdcmpeq>
 8000ba4:	bf34      	ite	cc
 8000ba6:	2001      	movcc	r0, #1
 8000ba8:	2000      	movcs	r0, #0
 8000baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bae:	bf00      	nop

08000bb0 <__aeabi_dcmple>:
 8000bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb4:	f7ff ffe0 	bl	8000b78 <__aeabi_cdcmpeq>
 8000bb8:	bf94      	ite	ls
 8000bba:	2001      	movls	r0, #1
 8000bbc:	2000      	movhi	r0, #0
 8000bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_dcmpge>:
 8000bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc8:	f7ff ffce 	bl	8000b68 <__aeabi_cdrcmple>
 8000bcc:	bf94      	ite	ls
 8000bce:	2001      	movls	r0, #1
 8000bd0:	2000      	movhi	r0, #0
 8000bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_dcmpgt>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff ffc4 	bl	8000b68 <__aeabi_cdrcmple>
 8000be0:	bf34      	ite	cc
 8000be2:	2001      	movcc	r0, #1
 8000be4:	2000      	movcs	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_d2iz>:
 8000bec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf4:	d215      	bcs.n	8000c22 <__aeabi_d2iz+0x36>
 8000bf6:	d511      	bpl.n	8000c1c <__aeabi_d2iz+0x30>
 8000bf8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bfc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c00:	d912      	bls.n	8000c28 <__aeabi_d2iz+0x3c>
 8000c02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c12:	fa23 f002 	lsr.w	r0, r3, r2
 8000c16:	bf18      	it	ne
 8000c18:	4240      	negne	r0, r0
 8000c1a:	4770      	bx	lr
 8000c1c:	f04f 0000 	mov.w	r0, #0
 8000c20:	4770      	bx	lr
 8000c22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c26:	d105      	bne.n	8000c34 <__aeabi_d2iz+0x48>
 8000c28:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	bf08      	it	eq
 8000c2e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c32:	4770      	bx	lr
 8000c34:	f04f 0000 	mov.w	r0, #0
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop

08000c3c <__aeabi_d2uiz>:
 8000c3c:	004a      	lsls	r2, r1, #1
 8000c3e:	d211      	bcs.n	8000c64 <__aeabi_d2uiz+0x28>
 8000c40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c44:	d211      	bcs.n	8000c6a <__aeabi_d2uiz+0x2e>
 8000c46:	d50d      	bpl.n	8000c64 <__aeabi_d2uiz+0x28>
 8000c48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c50:	d40e      	bmi.n	8000c70 <__aeabi_d2uiz+0x34>
 8000c52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	4770      	bx	lr
 8000c64:	f04f 0000 	mov.w	r0, #0
 8000c68:	4770      	bx	lr
 8000c6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c6e:	d102      	bne.n	8000c76 <__aeabi_d2uiz+0x3a>
 8000c70:	f04f 30ff 	mov.w	r0, #4294967295
 8000c74:	4770      	bx	lr
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	4770      	bx	lr

08000c7c <__aeabi_d2f>:
 8000c7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c84:	bf24      	itt	cs
 8000c86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c8e:	d90d      	bls.n	8000cac <__aeabi_d2f+0x30>
 8000c90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ca0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ca4:	bf08      	it	eq
 8000ca6:	f020 0001 	biceq.w	r0, r0, #1
 8000caa:	4770      	bx	lr
 8000cac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cb0:	d121      	bne.n	8000cf6 <__aeabi_d2f+0x7a>
 8000cb2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000cb6:	bfbc      	itt	lt
 8000cb8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	4770      	bxlt	lr
 8000cbe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cc6:	f1c2 0218 	rsb	r2, r2, #24
 8000cca:	f1c2 0c20 	rsb	ip, r2, #32
 8000cce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000cd6:	bf18      	it	ne
 8000cd8:	f040 0001 	orrne.w	r0, r0, #1
 8000cdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ce0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ce4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ce8:	ea40 000c 	orr.w	r0, r0, ip
 8000cec:	fa23 f302 	lsr.w	r3, r3, r2
 8000cf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cf4:	e7cc      	b.n	8000c90 <__aeabi_d2f+0x14>
 8000cf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cfa:	d107      	bne.n	8000d0c <__aeabi_d2f+0x90>
 8000cfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d00:	bf1e      	ittt	ne
 8000d02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d0a:	4770      	bxne	lr
 8000d0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop

08000d1c <__aeabi_frsub>:
 8000d1c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000d20:	e002      	b.n	8000d28 <__addsf3>
 8000d22:	bf00      	nop

08000d24 <__aeabi_fsub>:
 8000d24:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000d28 <__addsf3>:
 8000d28:	0042      	lsls	r2, r0, #1
 8000d2a:	bf1f      	itttt	ne
 8000d2c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000d30:	ea92 0f03 	teqne	r2, r3
 8000d34:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000d38:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d3c:	d06a      	beq.n	8000e14 <__addsf3+0xec>
 8000d3e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000d42:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000d46:	bfc1      	itttt	gt
 8000d48:	18d2      	addgt	r2, r2, r3
 8000d4a:	4041      	eorgt	r1, r0
 8000d4c:	4048      	eorgt	r0, r1
 8000d4e:	4041      	eorgt	r1, r0
 8000d50:	bfb8      	it	lt
 8000d52:	425b      	neglt	r3, r3
 8000d54:	2b19      	cmp	r3, #25
 8000d56:	bf88      	it	hi
 8000d58:	4770      	bxhi	lr
 8000d5a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d5e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d62:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d66:	bf18      	it	ne
 8000d68:	4240      	negne	r0, r0
 8000d6a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d6e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d72:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d76:	bf18      	it	ne
 8000d78:	4249      	negne	r1, r1
 8000d7a:	ea92 0f03 	teq	r2, r3
 8000d7e:	d03f      	beq.n	8000e00 <__addsf3+0xd8>
 8000d80:	f1a2 0201 	sub.w	r2, r2, #1
 8000d84:	fa41 fc03 	asr.w	ip, r1, r3
 8000d88:	eb10 000c 	adds.w	r0, r0, ip
 8000d8c:	f1c3 0320 	rsb	r3, r3, #32
 8000d90:	fa01 f103 	lsl.w	r1, r1, r3
 8000d94:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d98:	d502      	bpl.n	8000da0 <__addsf3+0x78>
 8000d9a:	4249      	negs	r1, r1
 8000d9c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000da0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000da4:	d313      	bcc.n	8000dce <__addsf3+0xa6>
 8000da6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000daa:	d306      	bcc.n	8000dba <__addsf3+0x92>
 8000dac:	0840      	lsrs	r0, r0, #1
 8000dae:	ea4f 0131 	mov.w	r1, r1, rrx
 8000db2:	f102 0201 	add.w	r2, r2, #1
 8000db6:	2afe      	cmp	r2, #254	@ 0xfe
 8000db8:	d251      	bcs.n	8000e5e <__addsf3+0x136>
 8000dba:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000dbe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dc2:	bf08      	it	eq
 8000dc4:	f020 0001 	biceq.w	r0, r0, #1
 8000dc8:	ea40 0003 	orr.w	r0, r0, r3
 8000dcc:	4770      	bx	lr
 8000dce:	0049      	lsls	r1, r1, #1
 8000dd0:	eb40 0000 	adc.w	r0, r0, r0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	bf28      	it	cs
 8000dd8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ddc:	d2ed      	bcs.n	8000dba <__addsf3+0x92>
 8000dde:	fab0 fc80 	clz	ip, r0
 8000de2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000de6:	ebb2 020c 	subs.w	r2, r2, ip
 8000dea:	fa00 f00c 	lsl.w	r0, r0, ip
 8000dee:	bfaa      	itet	ge
 8000df0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000df4:	4252      	neglt	r2, r2
 8000df6:	4318      	orrge	r0, r3
 8000df8:	bfbc      	itt	lt
 8000dfa:	40d0      	lsrlt	r0, r2
 8000dfc:	4318      	orrlt	r0, r3
 8000dfe:	4770      	bx	lr
 8000e00:	f092 0f00 	teq	r2, #0
 8000e04:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000e08:	bf06      	itte	eq
 8000e0a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000e0e:	3201      	addeq	r2, #1
 8000e10:	3b01      	subne	r3, #1
 8000e12:	e7b5      	b.n	8000d80 <__addsf3+0x58>
 8000e14:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e1c:	bf18      	it	ne
 8000e1e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e22:	d021      	beq.n	8000e68 <__addsf3+0x140>
 8000e24:	ea92 0f03 	teq	r2, r3
 8000e28:	d004      	beq.n	8000e34 <__addsf3+0x10c>
 8000e2a:	f092 0f00 	teq	r2, #0
 8000e2e:	bf08      	it	eq
 8000e30:	4608      	moveq	r0, r1
 8000e32:	4770      	bx	lr
 8000e34:	ea90 0f01 	teq	r0, r1
 8000e38:	bf1c      	itt	ne
 8000e3a:	2000      	movne	r0, #0
 8000e3c:	4770      	bxne	lr
 8000e3e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000e42:	d104      	bne.n	8000e4e <__addsf3+0x126>
 8000e44:	0040      	lsls	r0, r0, #1
 8000e46:	bf28      	it	cs
 8000e48:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e4c:	4770      	bx	lr
 8000e4e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e52:	bf3c      	itt	cc
 8000e54:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e58:	4770      	bxcc	lr
 8000e5a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e5e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e62:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e66:	4770      	bx	lr
 8000e68:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e6c:	bf16      	itet	ne
 8000e6e:	4608      	movne	r0, r1
 8000e70:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e74:	4601      	movne	r1, r0
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	bf06      	itte	eq
 8000e7a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e7e:	ea90 0f01 	teqeq	r0, r1
 8000e82:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e86:	4770      	bx	lr

08000e88 <__aeabi_ui2f>:
 8000e88:	f04f 0300 	mov.w	r3, #0
 8000e8c:	e004      	b.n	8000e98 <__aeabi_i2f+0x8>
 8000e8e:	bf00      	nop

08000e90 <__aeabi_i2f>:
 8000e90:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e94:	bf48      	it	mi
 8000e96:	4240      	negmi	r0, r0
 8000e98:	ea5f 0c00 	movs.w	ip, r0
 8000e9c:	bf08      	it	eq
 8000e9e:	4770      	bxeq	lr
 8000ea0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	f04f 0000 	mov.w	r0, #0
 8000eaa:	e01c      	b.n	8000ee6 <__aeabi_l2f+0x2a>

08000eac <__aeabi_ul2f>:
 8000eac:	ea50 0201 	orrs.w	r2, r0, r1
 8000eb0:	bf08      	it	eq
 8000eb2:	4770      	bxeq	lr
 8000eb4:	f04f 0300 	mov.w	r3, #0
 8000eb8:	e00a      	b.n	8000ed0 <__aeabi_l2f+0x14>
 8000eba:	bf00      	nop

08000ebc <__aeabi_l2f>:
 8000ebc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ec0:	bf08      	it	eq
 8000ec2:	4770      	bxeq	lr
 8000ec4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ec8:	d502      	bpl.n	8000ed0 <__aeabi_l2f+0x14>
 8000eca:	4240      	negs	r0, r0
 8000ecc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ed0:	ea5f 0c01 	movs.w	ip, r1
 8000ed4:	bf02      	ittt	eq
 8000ed6:	4684      	moveq	ip, r0
 8000ed8:	4601      	moveq	r1, r0
 8000eda:	2000      	moveq	r0, #0
 8000edc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ee0:	bf08      	it	eq
 8000ee2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ee6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000eea:	fabc f28c 	clz	r2, ip
 8000eee:	3a08      	subs	r2, #8
 8000ef0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ef4:	db10      	blt.n	8000f18 <__aeabi_l2f+0x5c>
 8000ef6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000efa:	4463      	add	r3, ip
 8000efc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f00:	f1c2 0220 	rsb	r2, r2, #32
 8000f04:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	eb43 0002 	adc.w	r0, r3, r2
 8000f10:	bf08      	it	eq
 8000f12:	f020 0001 	biceq.w	r0, r0, #1
 8000f16:	4770      	bx	lr
 8000f18:	f102 0220 	add.w	r2, r2, #32
 8000f1c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f20:	f1c2 0220 	rsb	r2, r2, #32
 8000f24:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000f28:	fa21 f202 	lsr.w	r2, r1, r2
 8000f2c:	eb43 0002 	adc.w	r0, r3, r2
 8000f30:	bf08      	it	eq
 8000f32:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f36:	4770      	bx	lr

08000f38 <__aeabi_fmul>:
 8000f38:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f40:	bf1e      	ittt	ne
 8000f42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f46:	ea92 0f0c 	teqne	r2, ip
 8000f4a:	ea93 0f0c 	teqne	r3, ip
 8000f4e:	d06f      	beq.n	8001030 <__aeabi_fmul+0xf8>
 8000f50:	441a      	add	r2, r3
 8000f52:	ea80 0c01 	eor.w	ip, r0, r1
 8000f56:	0240      	lsls	r0, r0, #9
 8000f58:	bf18      	it	ne
 8000f5a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000f5e:	d01e      	beq.n	8000f9e <__aeabi_fmul+0x66>
 8000f60:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000f64:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000f68:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000f6c:	fba0 3101 	umull	r3, r1, r0, r1
 8000f70:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f74:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000f78:	bf3e      	ittt	cc
 8000f7a:	0049      	lslcc	r1, r1, #1
 8000f7c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000f80:	005b      	lslcc	r3, r3, #1
 8000f82:	ea40 0001 	orr.w	r0, r0, r1
 8000f86:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000f8a:	2afd      	cmp	r2, #253	@ 0xfd
 8000f8c:	d81d      	bhi.n	8000fca <__aeabi_fmul+0x92>
 8000f8e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000f92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f96:	bf08      	it	eq
 8000f98:	f020 0001 	biceq.w	r0, r0, #1
 8000f9c:	4770      	bx	lr
 8000f9e:	f090 0f00 	teq	r0, #0
 8000fa2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fa6:	bf08      	it	eq
 8000fa8:	0249      	lsleq	r1, r1, #9
 8000faa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000fb2:	3a7f      	subs	r2, #127	@ 0x7f
 8000fb4:	bfc2      	ittt	gt
 8000fb6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fbe:	4770      	bxgt	lr
 8000fc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fc4:	f04f 0300 	mov.w	r3, #0
 8000fc8:	3a01      	subs	r2, #1
 8000fca:	dc5d      	bgt.n	8001088 <__aeabi_fmul+0x150>
 8000fcc:	f112 0f19 	cmn.w	r2, #25
 8000fd0:	bfdc      	itt	le
 8000fd2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000fd6:	4770      	bxle	lr
 8000fd8:	f1c2 0200 	rsb	r2, r2, #0
 8000fdc:	0041      	lsls	r1, r0, #1
 8000fde:	fa21 f102 	lsr.w	r1, r1, r2
 8000fe2:	f1c2 0220 	rsb	r2, r2, #32
 8000fe6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000fea:	ea5f 0031 	movs.w	r0, r1, rrx
 8000fee:	f140 0000 	adc.w	r0, r0, #0
 8000ff2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000ff6:	bf08      	it	eq
 8000ff8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ffc:	4770      	bx	lr
 8000ffe:	f092 0f00 	teq	r2, #0
 8001002:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001006:	bf02      	ittt	eq
 8001008:	0040      	lsleq	r0, r0, #1
 800100a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800100e:	3a01      	subeq	r2, #1
 8001010:	d0f9      	beq.n	8001006 <__aeabi_fmul+0xce>
 8001012:	ea40 000c 	orr.w	r0, r0, ip
 8001016:	f093 0f00 	teq	r3, #0
 800101a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800101e:	bf02      	ittt	eq
 8001020:	0049      	lsleq	r1, r1, #1
 8001022:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001026:	3b01      	subeq	r3, #1
 8001028:	d0f9      	beq.n	800101e <__aeabi_fmul+0xe6>
 800102a:	ea41 010c 	orr.w	r1, r1, ip
 800102e:	e78f      	b.n	8000f50 <__aeabi_fmul+0x18>
 8001030:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001034:	ea92 0f0c 	teq	r2, ip
 8001038:	bf18      	it	ne
 800103a:	ea93 0f0c 	teqne	r3, ip
 800103e:	d00a      	beq.n	8001056 <__aeabi_fmul+0x11e>
 8001040:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001044:	bf18      	it	ne
 8001046:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800104a:	d1d8      	bne.n	8000ffe <__aeabi_fmul+0xc6>
 800104c:	ea80 0001 	eor.w	r0, r0, r1
 8001050:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8001054:	4770      	bx	lr
 8001056:	f090 0f00 	teq	r0, #0
 800105a:	bf17      	itett	ne
 800105c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8001060:	4608      	moveq	r0, r1
 8001062:	f091 0f00 	teqne	r1, #0
 8001066:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800106a:	d014      	beq.n	8001096 <__aeabi_fmul+0x15e>
 800106c:	ea92 0f0c 	teq	r2, ip
 8001070:	d101      	bne.n	8001076 <__aeabi_fmul+0x13e>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	d10f      	bne.n	8001096 <__aeabi_fmul+0x15e>
 8001076:	ea93 0f0c 	teq	r3, ip
 800107a:	d103      	bne.n	8001084 <__aeabi_fmul+0x14c>
 800107c:	024b      	lsls	r3, r1, #9
 800107e:	bf18      	it	ne
 8001080:	4608      	movne	r0, r1
 8001082:	d108      	bne.n	8001096 <__aeabi_fmul+0x15e>
 8001084:	ea80 0001 	eor.w	r0, r0, r1
 8001088:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800108c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8001090:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001094:	4770      	bx	lr
 8001096:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800109a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800109e:	4770      	bx	lr

080010a0 <__aeabi_fdiv>:
 80010a0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80010a4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80010a8:	bf1e      	ittt	ne
 80010aa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80010ae:	ea92 0f0c 	teqne	r2, ip
 80010b2:	ea93 0f0c 	teqne	r3, ip
 80010b6:	d069      	beq.n	800118c <__aeabi_fdiv+0xec>
 80010b8:	eba2 0203 	sub.w	r2, r2, r3
 80010bc:	ea80 0c01 	eor.w	ip, r0, r1
 80010c0:	0249      	lsls	r1, r1, #9
 80010c2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80010c6:	d037      	beq.n	8001138 <__aeabi_fdiv+0x98>
 80010c8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80010cc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80010d0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80010d4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80010d8:	428b      	cmp	r3, r1
 80010da:	bf38      	it	cc
 80010dc:	005b      	lslcc	r3, r3, #1
 80010de:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80010e2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80010e6:	428b      	cmp	r3, r1
 80010e8:	bf24      	itt	cs
 80010ea:	1a5b      	subcs	r3, r3, r1
 80010ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80010f0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80010f4:	bf24      	itt	cs
 80010f6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80010fa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80010fe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001102:	bf24      	itt	cs
 8001104:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001108:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800110c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001110:	bf24      	itt	cs
 8001112:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001116:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800111a:	011b      	lsls	r3, r3, #4
 800111c:	bf18      	it	ne
 800111e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001122:	d1e0      	bne.n	80010e6 <__aeabi_fdiv+0x46>
 8001124:	2afd      	cmp	r2, #253	@ 0xfd
 8001126:	f63f af50 	bhi.w	8000fca <__aeabi_fmul+0x92>
 800112a:	428b      	cmp	r3, r1
 800112c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001130:	bf08      	it	eq
 8001132:	f020 0001 	biceq.w	r0, r0, #1
 8001136:	4770      	bx	lr
 8001138:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800113c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001140:	327f      	adds	r2, #127	@ 0x7f
 8001142:	bfc2      	ittt	gt
 8001144:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001148:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800114c:	4770      	bxgt	lr
 800114e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001152:	f04f 0300 	mov.w	r3, #0
 8001156:	3a01      	subs	r2, #1
 8001158:	e737      	b.n	8000fca <__aeabi_fmul+0x92>
 800115a:	f092 0f00 	teq	r2, #0
 800115e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001162:	bf02      	ittt	eq
 8001164:	0040      	lsleq	r0, r0, #1
 8001166:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800116a:	3a01      	subeq	r2, #1
 800116c:	d0f9      	beq.n	8001162 <__aeabi_fdiv+0xc2>
 800116e:	ea40 000c 	orr.w	r0, r0, ip
 8001172:	f093 0f00 	teq	r3, #0
 8001176:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800117a:	bf02      	ittt	eq
 800117c:	0049      	lsleq	r1, r1, #1
 800117e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001182:	3b01      	subeq	r3, #1
 8001184:	d0f9      	beq.n	800117a <__aeabi_fdiv+0xda>
 8001186:	ea41 010c 	orr.w	r1, r1, ip
 800118a:	e795      	b.n	80010b8 <__aeabi_fdiv+0x18>
 800118c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001190:	ea92 0f0c 	teq	r2, ip
 8001194:	d108      	bne.n	80011a8 <__aeabi_fdiv+0x108>
 8001196:	0242      	lsls	r2, r0, #9
 8001198:	f47f af7d 	bne.w	8001096 <__aeabi_fmul+0x15e>
 800119c:	ea93 0f0c 	teq	r3, ip
 80011a0:	f47f af70 	bne.w	8001084 <__aeabi_fmul+0x14c>
 80011a4:	4608      	mov	r0, r1
 80011a6:	e776      	b.n	8001096 <__aeabi_fmul+0x15e>
 80011a8:	ea93 0f0c 	teq	r3, ip
 80011ac:	d104      	bne.n	80011b8 <__aeabi_fdiv+0x118>
 80011ae:	024b      	lsls	r3, r1, #9
 80011b0:	f43f af4c 	beq.w	800104c <__aeabi_fmul+0x114>
 80011b4:	4608      	mov	r0, r1
 80011b6:	e76e      	b.n	8001096 <__aeabi_fmul+0x15e>
 80011b8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80011bc:	bf18      	it	ne
 80011be:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80011c2:	d1ca      	bne.n	800115a <__aeabi_fdiv+0xba>
 80011c4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80011c8:	f47f af5c 	bne.w	8001084 <__aeabi_fmul+0x14c>
 80011cc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80011d0:	f47f af3c 	bne.w	800104c <__aeabi_fmul+0x114>
 80011d4:	e75f      	b.n	8001096 <__aeabi_fmul+0x15e>
 80011d6:	bf00      	nop

080011d8 <__aeabi_uldivmod>:
 80011d8:	b953      	cbnz	r3, 80011f0 <__aeabi_uldivmod+0x18>
 80011da:	b94a      	cbnz	r2, 80011f0 <__aeabi_uldivmod+0x18>
 80011dc:	2900      	cmp	r1, #0
 80011de:	bf08      	it	eq
 80011e0:	2800      	cmpeq	r0, #0
 80011e2:	bf1c      	itt	ne
 80011e4:	f04f 31ff 	movne.w	r1, #4294967295
 80011e8:	f04f 30ff 	movne.w	r0, #4294967295
 80011ec:	f000 b988 	b.w	8001500 <__aeabi_idiv0>
 80011f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80011f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011f8:	f000 f806 	bl	8001208 <__udivmoddi4>
 80011fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001204:	b004      	add	sp, #16
 8001206:	4770      	bx	lr

08001208 <__udivmoddi4>:
 8001208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800120c:	9d08      	ldr	r5, [sp, #32]
 800120e:	468e      	mov	lr, r1
 8001210:	4604      	mov	r4, r0
 8001212:	4688      	mov	r8, r1
 8001214:	2b00      	cmp	r3, #0
 8001216:	d14a      	bne.n	80012ae <__udivmoddi4+0xa6>
 8001218:	428a      	cmp	r2, r1
 800121a:	4617      	mov	r7, r2
 800121c:	d962      	bls.n	80012e4 <__udivmoddi4+0xdc>
 800121e:	fab2 f682 	clz	r6, r2
 8001222:	b14e      	cbz	r6, 8001238 <__udivmoddi4+0x30>
 8001224:	f1c6 0320 	rsb	r3, r6, #32
 8001228:	fa01 f806 	lsl.w	r8, r1, r6
 800122c:	fa20 f303 	lsr.w	r3, r0, r3
 8001230:	40b7      	lsls	r7, r6
 8001232:	ea43 0808 	orr.w	r8, r3, r8
 8001236:	40b4      	lsls	r4, r6
 8001238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800123c:	fa1f fc87 	uxth.w	ip, r7
 8001240:	fbb8 f1fe 	udiv	r1, r8, lr
 8001244:	0c23      	lsrs	r3, r4, #16
 8001246:	fb0e 8811 	mls	r8, lr, r1, r8
 800124a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800124e:	fb01 f20c 	mul.w	r2, r1, ip
 8001252:	429a      	cmp	r2, r3
 8001254:	d909      	bls.n	800126a <__udivmoddi4+0x62>
 8001256:	18fb      	adds	r3, r7, r3
 8001258:	f101 30ff 	add.w	r0, r1, #4294967295
 800125c:	f080 80ea 	bcs.w	8001434 <__udivmoddi4+0x22c>
 8001260:	429a      	cmp	r2, r3
 8001262:	f240 80e7 	bls.w	8001434 <__udivmoddi4+0x22c>
 8001266:	3902      	subs	r1, #2
 8001268:	443b      	add	r3, r7
 800126a:	1a9a      	subs	r2, r3, r2
 800126c:	b2a3      	uxth	r3, r4
 800126e:	fbb2 f0fe 	udiv	r0, r2, lr
 8001272:	fb0e 2210 	mls	r2, lr, r0, r2
 8001276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800127a:	fb00 fc0c 	mul.w	ip, r0, ip
 800127e:	459c      	cmp	ip, r3
 8001280:	d909      	bls.n	8001296 <__udivmoddi4+0x8e>
 8001282:	18fb      	adds	r3, r7, r3
 8001284:	f100 32ff 	add.w	r2, r0, #4294967295
 8001288:	f080 80d6 	bcs.w	8001438 <__udivmoddi4+0x230>
 800128c:	459c      	cmp	ip, r3
 800128e:	f240 80d3 	bls.w	8001438 <__udivmoddi4+0x230>
 8001292:	443b      	add	r3, r7
 8001294:	3802      	subs	r0, #2
 8001296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800129a:	eba3 030c 	sub.w	r3, r3, ip
 800129e:	2100      	movs	r1, #0
 80012a0:	b11d      	cbz	r5, 80012aa <__udivmoddi4+0xa2>
 80012a2:	40f3      	lsrs	r3, r6
 80012a4:	2200      	movs	r2, #0
 80012a6:	e9c5 3200 	strd	r3, r2, [r5]
 80012aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012ae:	428b      	cmp	r3, r1
 80012b0:	d905      	bls.n	80012be <__udivmoddi4+0xb6>
 80012b2:	b10d      	cbz	r5, 80012b8 <__udivmoddi4+0xb0>
 80012b4:	e9c5 0100 	strd	r0, r1, [r5]
 80012b8:	2100      	movs	r1, #0
 80012ba:	4608      	mov	r0, r1
 80012bc:	e7f5      	b.n	80012aa <__udivmoddi4+0xa2>
 80012be:	fab3 f183 	clz	r1, r3
 80012c2:	2900      	cmp	r1, #0
 80012c4:	d146      	bne.n	8001354 <__udivmoddi4+0x14c>
 80012c6:	4573      	cmp	r3, lr
 80012c8:	d302      	bcc.n	80012d0 <__udivmoddi4+0xc8>
 80012ca:	4282      	cmp	r2, r0
 80012cc:	f200 8105 	bhi.w	80014da <__udivmoddi4+0x2d2>
 80012d0:	1a84      	subs	r4, r0, r2
 80012d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80012d6:	2001      	movs	r0, #1
 80012d8:	4690      	mov	r8, r2
 80012da:	2d00      	cmp	r5, #0
 80012dc:	d0e5      	beq.n	80012aa <__udivmoddi4+0xa2>
 80012de:	e9c5 4800 	strd	r4, r8, [r5]
 80012e2:	e7e2      	b.n	80012aa <__udivmoddi4+0xa2>
 80012e4:	2a00      	cmp	r2, #0
 80012e6:	f000 8090 	beq.w	800140a <__udivmoddi4+0x202>
 80012ea:	fab2 f682 	clz	r6, r2
 80012ee:	2e00      	cmp	r6, #0
 80012f0:	f040 80a4 	bne.w	800143c <__udivmoddi4+0x234>
 80012f4:	1a8a      	subs	r2, r1, r2
 80012f6:	0c03      	lsrs	r3, r0, #16
 80012f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80012fc:	b280      	uxth	r0, r0
 80012fe:	b2bc      	uxth	r4, r7
 8001300:	2101      	movs	r1, #1
 8001302:	fbb2 fcfe 	udiv	ip, r2, lr
 8001306:	fb0e 221c 	mls	r2, lr, ip, r2
 800130a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800130e:	fb04 f20c 	mul.w	r2, r4, ip
 8001312:	429a      	cmp	r2, r3
 8001314:	d907      	bls.n	8001326 <__udivmoddi4+0x11e>
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800131c:	d202      	bcs.n	8001324 <__udivmoddi4+0x11c>
 800131e:	429a      	cmp	r2, r3
 8001320:	f200 80e0 	bhi.w	80014e4 <__udivmoddi4+0x2dc>
 8001324:	46c4      	mov	ip, r8
 8001326:	1a9b      	subs	r3, r3, r2
 8001328:	fbb3 f2fe 	udiv	r2, r3, lr
 800132c:	fb0e 3312 	mls	r3, lr, r2, r3
 8001330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001334:	fb02 f404 	mul.w	r4, r2, r4
 8001338:	429c      	cmp	r4, r3
 800133a:	d907      	bls.n	800134c <__udivmoddi4+0x144>
 800133c:	18fb      	adds	r3, r7, r3
 800133e:	f102 30ff 	add.w	r0, r2, #4294967295
 8001342:	d202      	bcs.n	800134a <__udivmoddi4+0x142>
 8001344:	429c      	cmp	r4, r3
 8001346:	f200 80ca 	bhi.w	80014de <__udivmoddi4+0x2d6>
 800134a:	4602      	mov	r2, r0
 800134c:	1b1b      	subs	r3, r3, r4
 800134e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001352:	e7a5      	b.n	80012a0 <__udivmoddi4+0x98>
 8001354:	f1c1 0620 	rsb	r6, r1, #32
 8001358:	408b      	lsls	r3, r1
 800135a:	fa22 f706 	lsr.w	r7, r2, r6
 800135e:	431f      	orrs	r7, r3
 8001360:	fa0e f401 	lsl.w	r4, lr, r1
 8001364:	fa20 f306 	lsr.w	r3, r0, r6
 8001368:	fa2e fe06 	lsr.w	lr, lr, r6
 800136c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001370:	4323      	orrs	r3, r4
 8001372:	fa00 f801 	lsl.w	r8, r0, r1
 8001376:	fa1f fc87 	uxth.w	ip, r7
 800137a:	fbbe f0f9 	udiv	r0, lr, r9
 800137e:	0c1c      	lsrs	r4, r3, #16
 8001380:	fb09 ee10 	mls	lr, r9, r0, lr
 8001384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001388:	fb00 fe0c 	mul.w	lr, r0, ip
 800138c:	45a6      	cmp	lr, r4
 800138e:	fa02 f201 	lsl.w	r2, r2, r1
 8001392:	d909      	bls.n	80013a8 <__udivmoddi4+0x1a0>
 8001394:	193c      	adds	r4, r7, r4
 8001396:	f100 3aff 	add.w	sl, r0, #4294967295
 800139a:	f080 809c 	bcs.w	80014d6 <__udivmoddi4+0x2ce>
 800139e:	45a6      	cmp	lr, r4
 80013a0:	f240 8099 	bls.w	80014d6 <__udivmoddi4+0x2ce>
 80013a4:	3802      	subs	r0, #2
 80013a6:	443c      	add	r4, r7
 80013a8:	eba4 040e 	sub.w	r4, r4, lr
 80013ac:	fa1f fe83 	uxth.w	lr, r3
 80013b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80013b4:	fb09 4413 	mls	r4, r9, r3, r4
 80013b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80013bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80013c0:	45a4      	cmp	ip, r4
 80013c2:	d908      	bls.n	80013d6 <__udivmoddi4+0x1ce>
 80013c4:	193c      	adds	r4, r7, r4
 80013c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80013ca:	f080 8082 	bcs.w	80014d2 <__udivmoddi4+0x2ca>
 80013ce:	45a4      	cmp	ip, r4
 80013d0:	d97f      	bls.n	80014d2 <__udivmoddi4+0x2ca>
 80013d2:	3b02      	subs	r3, #2
 80013d4:	443c      	add	r4, r7
 80013d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80013da:	eba4 040c 	sub.w	r4, r4, ip
 80013de:	fba0 ec02 	umull	lr, ip, r0, r2
 80013e2:	4564      	cmp	r4, ip
 80013e4:	4673      	mov	r3, lr
 80013e6:	46e1      	mov	r9, ip
 80013e8:	d362      	bcc.n	80014b0 <__udivmoddi4+0x2a8>
 80013ea:	d05f      	beq.n	80014ac <__udivmoddi4+0x2a4>
 80013ec:	b15d      	cbz	r5, 8001406 <__udivmoddi4+0x1fe>
 80013ee:	ebb8 0203 	subs.w	r2, r8, r3
 80013f2:	eb64 0409 	sbc.w	r4, r4, r9
 80013f6:	fa04 f606 	lsl.w	r6, r4, r6
 80013fa:	fa22 f301 	lsr.w	r3, r2, r1
 80013fe:	431e      	orrs	r6, r3
 8001400:	40cc      	lsrs	r4, r1
 8001402:	e9c5 6400 	strd	r6, r4, [r5]
 8001406:	2100      	movs	r1, #0
 8001408:	e74f      	b.n	80012aa <__udivmoddi4+0xa2>
 800140a:	fbb1 fcf2 	udiv	ip, r1, r2
 800140e:	0c01      	lsrs	r1, r0, #16
 8001410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001414:	b280      	uxth	r0, r0
 8001416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800141a:	463b      	mov	r3, r7
 800141c:	4638      	mov	r0, r7
 800141e:	463c      	mov	r4, r7
 8001420:	46b8      	mov	r8, r7
 8001422:	46be      	mov	lr, r7
 8001424:	2620      	movs	r6, #32
 8001426:	fbb1 f1f7 	udiv	r1, r1, r7
 800142a:	eba2 0208 	sub.w	r2, r2, r8
 800142e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001432:	e766      	b.n	8001302 <__udivmoddi4+0xfa>
 8001434:	4601      	mov	r1, r0
 8001436:	e718      	b.n	800126a <__udivmoddi4+0x62>
 8001438:	4610      	mov	r0, r2
 800143a:	e72c      	b.n	8001296 <__udivmoddi4+0x8e>
 800143c:	f1c6 0220 	rsb	r2, r6, #32
 8001440:	fa2e f302 	lsr.w	r3, lr, r2
 8001444:	40b7      	lsls	r7, r6
 8001446:	40b1      	lsls	r1, r6
 8001448:	fa20 f202 	lsr.w	r2, r0, r2
 800144c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001450:	430a      	orrs	r2, r1
 8001452:	fbb3 f8fe 	udiv	r8, r3, lr
 8001456:	b2bc      	uxth	r4, r7
 8001458:	fb0e 3318 	mls	r3, lr, r8, r3
 800145c:	0c11      	lsrs	r1, r2, #16
 800145e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001462:	fb08 f904 	mul.w	r9, r8, r4
 8001466:	40b0      	lsls	r0, r6
 8001468:	4589      	cmp	r9, r1
 800146a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800146e:	b280      	uxth	r0, r0
 8001470:	d93e      	bls.n	80014f0 <__udivmoddi4+0x2e8>
 8001472:	1879      	adds	r1, r7, r1
 8001474:	f108 3cff 	add.w	ip, r8, #4294967295
 8001478:	d201      	bcs.n	800147e <__udivmoddi4+0x276>
 800147a:	4589      	cmp	r9, r1
 800147c:	d81f      	bhi.n	80014be <__udivmoddi4+0x2b6>
 800147e:	eba1 0109 	sub.w	r1, r1, r9
 8001482:	fbb1 f9fe 	udiv	r9, r1, lr
 8001486:	fb09 f804 	mul.w	r8, r9, r4
 800148a:	fb0e 1119 	mls	r1, lr, r9, r1
 800148e:	b292      	uxth	r2, r2
 8001490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001494:	4542      	cmp	r2, r8
 8001496:	d229      	bcs.n	80014ec <__udivmoddi4+0x2e4>
 8001498:	18ba      	adds	r2, r7, r2
 800149a:	f109 31ff 	add.w	r1, r9, #4294967295
 800149e:	d2c4      	bcs.n	800142a <__udivmoddi4+0x222>
 80014a0:	4542      	cmp	r2, r8
 80014a2:	d2c2      	bcs.n	800142a <__udivmoddi4+0x222>
 80014a4:	f1a9 0102 	sub.w	r1, r9, #2
 80014a8:	443a      	add	r2, r7
 80014aa:	e7be      	b.n	800142a <__udivmoddi4+0x222>
 80014ac:	45f0      	cmp	r8, lr
 80014ae:	d29d      	bcs.n	80013ec <__udivmoddi4+0x1e4>
 80014b0:	ebbe 0302 	subs.w	r3, lr, r2
 80014b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80014b8:	3801      	subs	r0, #1
 80014ba:	46e1      	mov	r9, ip
 80014bc:	e796      	b.n	80013ec <__udivmoddi4+0x1e4>
 80014be:	eba7 0909 	sub.w	r9, r7, r9
 80014c2:	4449      	add	r1, r9
 80014c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80014c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80014cc:	fb09 f804 	mul.w	r8, r9, r4
 80014d0:	e7db      	b.n	800148a <__udivmoddi4+0x282>
 80014d2:	4673      	mov	r3, lr
 80014d4:	e77f      	b.n	80013d6 <__udivmoddi4+0x1ce>
 80014d6:	4650      	mov	r0, sl
 80014d8:	e766      	b.n	80013a8 <__udivmoddi4+0x1a0>
 80014da:	4608      	mov	r0, r1
 80014dc:	e6fd      	b.n	80012da <__udivmoddi4+0xd2>
 80014de:	443b      	add	r3, r7
 80014e0:	3a02      	subs	r2, #2
 80014e2:	e733      	b.n	800134c <__udivmoddi4+0x144>
 80014e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80014e8:	443b      	add	r3, r7
 80014ea:	e71c      	b.n	8001326 <__udivmoddi4+0x11e>
 80014ec:	4649      	mov	r1, r9
 80014ee:	e79c      	b.n	800142a <__udivmoddi4+0x222>
 80014f0:	eba1 0109 	sub.w	r1, r1, r9
 80014f4:	46c4      	mov	ip, r8
 80014f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80014fa:	fb09 f804 	mul.w	r8, r9, r4
 80014fe:	e7c4      	b.n	800148a <__udivmoddi4+0x282>

08001500 <__aeabi_idiv0>:
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	0000      	movs	r0, r0
	...

08001508 <calcsin>:

uint32_t sine_val[100];
uint16_t hanning_array[FFT_BUFFER_SIZE];

void calcsin ()
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
	for (int i=0; i<100; i++)
 800150e:	2300      	movs	r3, #0
 8001510:	607b      	str	r3, [r7, #4]
 8001512:	e046      	b.n	80015a2 <calcsin+0x9a>
	{
		sine_val[i] = ((sin(i*2*PI/100) + 1)*(4096/2))/5+200;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff f863 	bl	80005e4 <__aeabi_i2d>
 800151e:	a32c      	add	r3, pc, #176	@ (adr r3, 80015d0 <calcsin+0xc8>)
 8001520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001524:	f7ff f8c8 	bl	80006b8 <__aeabi_dmul>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	4610      	mov	r0, r2
 800152e:	4619      	mov	r1, r3
 8001530:	f04f 0200 	mov.w	r2, #0
 8001534:	4b20      	ldr	r3, [pc, #128]	@ (80015b8 <calcsin+0xb0>)
 8001536:	f7ff f9e9 	bl	800090c <__aeabi_ddiv>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f00a fa17 	bl	800b974 <sin>
 8001546:	f04f 0200 	mov.w	r2, #0
 800154a:	4b1c      	ldr	r3, [pc, #112]	@ (80015bc <calcsin+0xb4>)
 800154c:	f7fe fefe 	bl	800034c <__adddf3>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4610      	mov	r0, r2
 8001556:	4619      	mov	r1, r3
 8001558:	f04f 0200 	mov.w	r2, #0
 800155c:	4b18      	ldr	r3, [pc, #96]	@ (80015c0 <calcsin+0xb8>)
 800155e:	f7ff f8ab 	bl	80006b8 <__aeabi_dmul>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	4610      	mov	r0, r2
 8001568:	4619      	mov	r1, r3
 800156a:	f04f 0200 	mov.w	r2, #0
 800156e:	4b15      	ldr	r3, [pc, #84]	@ (80015c4 <calcsin+0xbc>)
 8001570:	f7ff f9cc 	bl	800090c <__aeabi_ddiv>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	4610      	mov	r0, r2
 800157a:	4619      	mov	r1, r3
 800157c:	f04f 0200 	mov.w	r2, #0
 8001580:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <calcsin+0xc0>)
 8001582:	f7fe fee3 	bl	800034c <__adddf3>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	4610      	mov	r0, r2
 800158c:	4619      	mov	r1, r3
 800158e:	f7ff fb55 	bl	8000c3c <__aeabi_d2uiz>
 8001592:	4602      	mov	r2, r0
 8001594:	490d      	ldr	r1, [pc, #52]	@ (80015cc <calcsin+0xc4>)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i=0; i<100; i++)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	3301      	adds	r3, #1
 80015a0:	607b      	str	r3, [r7, #4]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b63      	cmp	r3, #99	@ 0x63
 80015a6:	ddb5      	ble.n	8001514 <calcsin+0xc>
	}
}
 80015a8:	bf00      	nop
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	f3af 8000 	nop.w
 80015b8:	40590000 	.word	0x40590000
 80015bc:	3ff00000 	.word	0x3ff00000
 80015c0:	40a00000 	.word	0x40a00000
 80015c4:	40140000 	.word	0x40140000
 80015c8:	40690000 	.word	0x40690000
 80015cc:	20000354 	.word	0x20000354
 80015d0:	4d12d84a 	.word	0x4d12d84a
 80015d4:	400921fb 	.word	0x400921fb

080015d8 <calchanning>:

void calchanning(){
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
	for (int i = 0; i < FFT_BUFFER_SIZE; i++) {
 80015de:	2300      	movs	r3, #0
 80015e0:	607b      	str	r3, [r7, #4]
 80015e2:	e03e      	b.n	8001662 <calchanning+0x8a>
	        hanning_array[i] = (int)(0.5 * (1 - cos(2 * M_PI * i / (FFT_BUFFER_SIZE - 1))) * 4096);
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7fe fffd 	bl	80005e4 <__aeabi_i2d>
 80015ea:	a327      	add	r3, pc, #156	@ (adr r3, 8001688 <calchanning+0xb0>)
 80015ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f0:	f7ff f862 	bl	80006b8 <__aeabi_dmul>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4610      	mov	r0, r2
 80015fa:	4619      	mov	r1, r3
 80015fc:	a324      	add	r3, pc, #144	@ (adr r3, 8001690 <calchanning+0xb8>)
 80015fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001602:	f7ff f983 	bl	800090c <__aeabi_ddiv>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	4610      	mov	r0, r2
 800160c:	4619      	mov	r1, r3
 800160e:	f00a f967 	bl	800b8e0 <cos>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	f04f 0000 	mov.w	r0, #0
 800161a:	4917      	ldr	r1, [pc, #92]	@ (8001678 <calchanning+0xa0>)
 800161c:	f7fe fe94 	bl	8000348 <__aeabi_dsub>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4610      	mov	r0, r2
 8001626:	4619      	mov	r1, r3
 8001628:	f04f 0200 	mov.w	r2, #0
 800162c:	4b13      	ldr	r3, [pc, #76]	@ (800167c <calchanning+0xa4>)
 800162e:	f7ff f843 	bl	80006b8 <__aeabi_dmul>
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	4610      	mov	r0, r2
 8001638:	4619      	mov	r1, r3
 800163a:	f04f 0200 	mov.w	r2, #0
 800163e:	4b10      	ldr	r3, [pc, #64]	@ (8001680 <calchanning+0xa8>)
 8001640:	f7ff f83a 	bl	80006b8 <__aeabi_dmul>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4610      	mov	r0, r2
 800164a:	4619      	mov	r1, r3
 800164c:	f7ff face 	bl	8000bec <__aeabi_d2iz>
 8001650:	4603      	mov	r3, r0
 8001652:	b299      	uxth	r1, r3
 8001654:	4a0b      	ldr	r2, [pc, #44]	@ (8001684 <calchanning+0xac>)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < FFT_BUFFER_SIZE; i++) {
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3301      	adds	r3, #1
 8001660:	607b      	str	r3, [r7, #4]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001668:	dbbc      	blt.n	80015e4 <calchanning+0xc>
	    }
}
 800166a:	bf00      	nop
 800166c:	bf00      	nop
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	f3af 8000 	nop.w
 8001678:	3ff00000 	.word	0x3ff00000
 800167c:	3fe00000 	.word	0x3fe00000
 8001680:	40b00000 	.word	0x40b00000
 8001684:	200004e4 	.word	0x200004e4
 8001688:	54442d18 	.word	0x54442d18
 800168c:	401921fb 	.word	0x401921fb
 8001690:	00000000 	.word	0x00000000
 8001694:	409ffc00 	.word	0x409ffc00

08001698 <sgn>:
    } while (fabs(term) > TOLERANCE);

    return sum;
}

int sgn(float x) {
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
    if(x>=0){
 80016a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80016a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ac:	db01      	blt.n	80016b2 <sgn+0x1a>
    	return 1;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e001      	b.n	80016b6 <sgn+0x1e>
    }
    else{
    	return -1;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <Read_ADC>:
uint32_t pwm_channels[3] = {TIM_CHANNEL_2, TIM_CHANNEL_3, TIM_CHANNEL_1};
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t Read_ADC(void) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 80016c8:	4806      	ldr	r0, [pc, #24]	@ (80016e4 <Read_ADC+0x20>)
 80016ca:	f002 f8b9 	bl	8003840 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80016ce:	f04f 31ff 	mov.w	r1, #4294967295
 80016d2:	4804      	ldr	r0, [pc, #16]	@ (80016e4 <Read_ADC+0x20>)
 80016d4:	f002 f9a2 	bl	8003a1c <HAL_ADC_PollForConversion>
    return HAL_ADC_GetValue(&hadc1);
 80016d8:	4802      	ldr	r0, [pc, #8]	@ (80016e4 <Read_ADC+0x20>)
 80016da:	f002 fb33 	bl	8003d44 <HAL_ADC_GetValue>
 80016de:	4603      	mov	r3, r0
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000094 	.word	0x20000094

080016e8 <Sweep_PWM>:
void Reset_PWM(TIM_HandleTypeDef *htim, uint32_t channel) {
}


void Sweep_PWM(TIM_HandleTypeDef *htim, uint32_t channel) {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b088      	sub	sp, #32
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]
	HAL_Delay(1000);
 80016f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016f6:	f001 fceb 	bl	80030d0 <HAL_Delay>
	uint32_t best_pwm_value = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61fb      	str	r3, [r7, #28]
	uint32_t min_adc_value = 0xFFFFFFFF;
 80016fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001702:	61bb      	str	r3, [r7, #24]
	uint32_t adc_val = Read_ADC();
 8001704:	f7ff ffde 	bl	80016c4 <Read_ADC>
 8001708:	60b8      	str	r0, [r7, #8]
    for (uint16_t duty = 900; duty <= 2100; duty += 10) {
 800170a:	f44f 7361 	mov.w	r3, #900	@ 0x384
 800170e:	82fb      	strh	r3, [r7, #22]
 8001710:	e05d      	b.n	80017ce <Sweep_PWM+0xe6>
    	__HAL_TIM_SET_COMPARE(htim, channel, duty);
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d104      	bne.n	8001722 <Sweep_PWM+0x3a>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	8afa      	ldrh	r2, [r7, #22]
 800171e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001720:	e023      	b.n	800176a <Sweep_PWM+0x82>
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	2b04      	cmp	r3, #4
 8001726:	d104      	bne.n	8001732 <Sweep_PWM+0x4a>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	8afb      	ldrh	r3, [r7, #22]
 800172e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001730:	e01b      	b.n	800176a <Sweep_PWM+0x82>
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	2b08      	cmp	r3, #8
 8001736:	d104      	bne.n	8001742 <Sweep_PWM+0x5a>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	8afb      	ldrh	r3, [r7, #22]
 800173e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001740:	e013      	b.n	800176a <Sweep_PWM+0x82>
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	2b0c      	cmp	r3, #12
 8001746:	d104      	bne.n	8001752 <Sweep_PWM+0x6a>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	8afb      	ldrh	r3, [r7, #22]
 800174e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001750:	e00b      	b.n	800176a <Sweep_PWM+0x82>
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	2b10      	cmp	r3, #16
 8001756:	d104      	bne.n	8001762 <Sweep_PWM+0x7a>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	8afb      	ldrh	r3, [r7, #22]
 800175e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001760:	e003      	b.n	800176a <Sweep_PWM+0x82>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	8afb      	ldrh	r3, [r7, #22]
 8001768:	65d3      	str	r3, [r2, #92]	@ 0x5c
        HAL_Delay(10);
 800176a:	200a      	movs	r0, #10
 800176c:	f001 fcb0 	bl	80030d0 <HAL_Delay>

    	uint32_t adc_val = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	613b      	str	r3, [r7, #16]
        for(uint16_t i= 0; i<1;i++){
 8001774:	2300      	movs	r3, #0
 8001776:	81fb      	strh	r3, [r7, #14]
 8001778:	e00b      	b.n	8001792 <Sweep_PWM+0xaa>
        	adc_val += Read_ADC();
 800177a:	f7ff ffa3 	bl	80016c4 <Read_ADC>
 800177e:	4602      	mov	r2, r0
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	4413      	add	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        	HAL_Delay(5);
 8001786:	2005      	movs	r0, #5
 8001788:	f001 fca2 	bl	80030d0 <HAL_Delay>
        for(uint16_t i= 0; i<1;i++){
 800178c:	89fb      	ldrh	r3, [r7, #14]
 800178e:	3301      	adds	r3, #1
 8001790:	81fb      	strh	r3, [r7, #14]
 8001792:	89fb      	ldrh	r3, [r7, #14]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d0f0      	beq.n	800177a <Sweep_PWM+0x92>
        }
        sprintf(data, "adc:%d, pwm:%d \r\n",adc_val, duty);
 8001798:	8afb      	ldrh	r3, [r7, #22]
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	4930      	ldr	r1, [pc, #192]	@ (8001860 <Sweep_PWM+0x178>)
 800179e:	4831      	ldr	r0, [pc, #196]	@ (8001864 <Sweep_PWM+0x17c>)
 80017a0:	f009 fbfe 	bl	800afa0 <siprintf>
        HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 80017a4:	482f      	ldr	r0, [pc, #188]	@ (8001864 <Sweep_PWM+0x17c>)
 80017a6:	f7fe fd73 	bl	8000290 <strlen>
 80017aa:	4603      	mov	r3, r0
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	2364      	movs	r3, #100	@ 0x64
 80017b0:	492c      	ldr	r1, [pc, #176]	@ (8001864 <Sweep_PWM+0x17c>)
 80017b2:	482d      	ldr	r0, [pc, #180]	@ (8001868 <Sweep_PWM+0x180>)
 80017b4:	f007 fa9e 	bl	8008cf4 <HAL_UART_Transmit>
        if (adc_val < min_adc_value) {
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d203      	bcs.n	80017c8 <Sweep_PWM+0xe0>
        	  min_adc_value = adc_val;
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	61bb      	str	r3, [r7, #24]
        	  best_pwm_value = duty;
 80017c4:	8afb      	ldrh	r3, [r7, #22]
 80017c6:	61fb      	str	r3, [r7, #28]
    for (uint16_t duty = 900; duty <= 2100; duty += 10) {
 80017c8:	8afb      	ldrh	r3, [r7, #22]
 80017ca:	330a      	adds	r3, #10
 80017cc:	82fb      	strh	r3, [r7, #22]
 80017ce:	8afb      	ldrh	r3, [r7, #22]
 80017d0:	f640 0234 	movw	r2, #2100	@ 0x834
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d99c      	bls.n	8001712 <Sweep_PWM+0x2a>

        }

    }
    sprintf(data, "best adc:%d, pwm:%d \r\n",min_adc_value, best_pwm_value );
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4923      	ldr	r1, [pc, #140]	@ (800186c <Sweep_PWM+0x184>)
 80017de:	4821      	ldr	r0, [pc, #132]	@ (8001864 <Sweep_PWM+0x17c>)
 80017e0:	f009 fbde 	bl	800afa0 <siprintf>
    HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 80017e4:	481f      	ldr	r0, [pc, #124]	@ (8001864 <Sweep_PWM+0x17c>)
 80017e6:	f7fe fd53 	bl	8000290 <strlen>
 80017ea:	4603      	mov	r3, r0
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	2364      	movs	r3, #100	@ 0x64
 80017f0:	491c      	ldr	r1, [pc, #112]	@ (8001864 <Sweep_PWM+0x17c>)
 80017f2:	481d      	ldr	r0, [pc, #116]	@ (8001868 <Sweep_PWM+0x180>)
 80017f4:	f007 fa7e 	bl	8008cf4 <HAL_UART_Transmit>
    __HAL_TIM_SET_COMPARE(htim, channel, best_pwm_value);
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d104      	bne.n	8001808 <Sweep_PWM+0x120>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	69fa      	ldr	r2, [r7, #28]
 8001804:	635a      	str	r2, [r3, #52]	@ 0x34
 8001806:	e023      	b.n	8001850 <Sweep_PWM+0x168>
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	2b04      	cmp	r3, #4
 800180c:	d104      	bne.n	8001818 <Sweep_PWM+0x130>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	6393      	str	r3, [r2, #56]	@ 0x38
 8001816:	e01b      	b.n	8001850 <Sweep_PWM+0x168>
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	2b08      	cmp	r3, #8
 800181c:	d104      	bne.n	8001828 <Sweep_PWM+0x140>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001826:	e013      	b.n	8001850 <Sweep_PWM+0x168>
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	2b0c      	cmp	r3, #12
 800182c:	d104      	bne.n	8001838 <Sweep_PWM+0x150>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	6413      	str	r3, [r2, #64]	@ 0x40
 8001836:	e00b      	b.n	8001850 <Sweep_PWM+0x168>
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	2b10      	cmp	r3, #16
 800183c:	d104      	bne.n	8001848 <Sweep_PWM+0x160>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	6593      	str	r3, [r2, #88]	@ 0x58
 8001846:	e003      	b.n	8001850 <Sweep_PWM+0x168>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	65d3      	str	r3, [r2, #92]	@ 0x5c
    HAL_Delay(1000);
 8001850:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001854:	f001 fc3c 	bl	80030d0 <HAL_Delay>
}
 8001858:	bf00      	nop
 800185a:	3720      	adds	r7, #32
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	0800cca8 	.word	0x0800cca8
 8001864:	200074fc 	.word	0x200074fc
 8001868:	200002cc 	.word	0x200002cc
 800186c:	0800ccbc 	.word	0x0800ccbc

08001870 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
        for (int i = 0; i < FFT_BUFFER_SIZE ; i++) {
 8001878:	2300      	movs	r3, #0
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	e017      	b.n	80018ae <HAL_ADC_ConvHalfCpltCallback+0x3e>
	 	fftBufIn[i] = (float)(ADC_val[i]*hanning_array[i]) ;
 800187e:	4a11      	ldr	r2, [pc, #68]	@ (80018c4 <HAL_ADC_ConvHalfCpltCallback+0x54>)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001886:	4619      	mov	r1, r3
 8001888:	4a0f      	ldr	r2, [pc, #60]	@ (80018c8 <HAL_ADC_ConvHalfCpltCallback+0x58>)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001890:	fb01 f303 	mul.w	r3, r1, r3
 8001894:	ee07 3a90 	vmov	s15, r3
 8001898:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800189c:	4a0b      	ldr	r2, [pc, #44]	@ (80018cc <HAL_ADC_ConvHalfCpltCallback+0x5c>)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	4413      	add	r3, r2
 80018a4:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < FFT_BUFFER_SIZE ; i++) {
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	3301      	adds	r3, #1
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80018b4:	dbe3      	blt.n	800187e <HAL_ADC_ConvHalfCpltCallback+0xe>
        }
        //sprintf(data, "half buffer\r\n\n ");
        //HAL_UART_Transmit(&huart2, data, strlen(data), 100);
        Calc_FFT();
 80018b6:	f000 f837 	bl	8001928 <Calc_FFT>
}
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	200014fc 	.word	0x200014fc
 80018c8:	200004e4 	.word	0x200004e4
 80018cc:	200034fc 	.word	0x200034fc

080018d0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
	 for (int i = FFT_BUFFER_SIZE; i < FFT_BUFFER_SIZE*2; i++) {
 80018d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	e012      	b.n	8001906 <HAL_ADC_ConvCpltCallback+0x36>
	  	fftBufIn[i-FFT_BUFFER_SIZE] = (float)(ADC_val[i]) ;
 80018e0:	4a0e      	ldr	r2, [pc, #56]	@ (800191c <HAL_ADC_ConvCpltCallback+0x4c>)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80018ee:	ee07 2a90 	vmov	s15, r2
 80018f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001920 <HAL_ADC_ConvCpltCallback+0x50>)
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	4413      	add	r3, r2
 80018fc:	edc3 7a00 	vstr	s15, [r3]
	 for (int i = FFT_BUFFER_SIZE; i < FFT_BUFFER_SIZE*2; i++) {
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	3301      	adds	r3, #1
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800190c:	dbe8      	blt.n	80018e0 <HAL_ADC_ConvCpltCallback+0x10>
        }
        //sprintf(data, "full buffer\r\n\n " );
        //HAL_UART_Transmit(&huart2, data, strlen(data), 100);
        Calc_FFT();
 800190e:	f000 f80b 	bl	8001928 <Calc_FFT>
}
 8001912:	bf00      	nop
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200014fc 	.word	0x200014fc
 8001920:	200034fc 	.word	0x200034fc
 8001924:	00000000 	.word	0x00000000

08001928 <Calc_FFT>:





void Calc_FFT(){
 8001928:	b580      	push	{r7, lr}
 800192a:	b08c      	sub	sp, #48	@ 0x30
 800192c:	af00      	add	r7, sp, #0

	arm_rfft_fast_f32(&fftHandler, &fftBufIn, &fftBufOut,0);
 800192e:	2300      	movs	r3, #0
 8001930:	4a91      	ldr	r2, [pc, #580]	@ (8001b78 <Calc_FFT+0x250>)
 8001932:	4992      	ldr	r1, [pc, #584]	@ (8001b7c <Calc_FFT+0x254>)
 8001934:	4892      	ldr	r0, [pc, #584]	@ (8001b80 <Calc_FFT+0x258>)
 8001936:	f007 ffbf 	bl	80098b8 <arm_rfft_fast_f32>
		  float phase_1khz = 0.0f, phase_2khz = 0.0f;
 800193a:	f04f 0300 	mov.w	r3, #0
 800193e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001940:	f04f 0300 	mov.w	r3, #0
 8001944:	61bb      	str	r3, [r7, #24]
		  //calc freqmagnitude for 1,2,3khz
		  float phase_shift_diff = 0.0;
 8001946:	f04f 0300 	mov.w	r3, #0
 800194a:	62bb      	str	r3, [r7, #40]	@ 0x28
		  for (int i = sample_count_1khz; i <= sample_count_1khz*3; i +=sample_count_1khz){
 800194c:	4b8d      	ldr	r3, [pc, #564]	@ (8001b84 <Calc_FFT+0x25c>)
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	627b      	str	r3, [r7, #36]	@ 0x24
 8001952:	e057      	b.n	8001a04 <Calc_FFT+0xdc>
		        float real = fftBufOut[i * 2];
 8001954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	4a87      	ldr	r2, [pc, #540]	@ (8001b78 <Calc_FFT+0x250>)
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	613b      	str	r3, [r7, #16]
		        float imag = fftBufOut[(i * 2) + 1];
 8001962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	3301      	adds	r3, #1
 8001968:	4a83      	ldr	r2, [pc, #524]	@ (8001b78 <Calc_FFT+0x250>)
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	4413      	add	r3, r2
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	60fb      	str	r3, [r7, #12]
		        float curVal = sqrtf((real * real) + (imag * imag));
 8001972:	edd7 7a04 	vldr	s15, [r7, #16]
 8001976:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800197a:	edd7 7a03 	vldr	s15, [r7, #12]
 800197e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001982:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001986:	ee17 0a90 	vmov	r0, s15
 800198a:	f00a f83b 	bl	800ba04 <sqrtf>
 800198e:	60b8      	str	r0, [r7, #8]
		        float phase = atan2f(imag, real);
 8001990:	6939      	ldr	r1, [r7, #16]
 8001992:	68f8      	ldr	r0, [r7, #12]
 8001994:	f00a f834 	bl	800ba00 <atan2f>
 8001998:	6078      	str	r0, [r7, #4]
		        if (i == sample_count_1khz) {
 800199a:	4b7a      	ldr	r3, [pc, #488]	@ (8001b84 <Calc_FFT+0x25c>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d102      	bne.n	80019ac <Calc_FFT+0x84>
		            phase_1khz = phase;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019aa:	e00f      	b.n	80019cc <Calc_FFT+0xa4>
		        } else if (i == sample_count_1khz * 2) {
 80019ac:	4b75      	ldr	r3, [pc, #468]	@ (8001b84 <Calc_FFT+0x25c>)
 80019ae:	881b      	ldrh	r3, [r3, #0]
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d109      	bne.n	80019cc <Calc_FFT+0xa4>
		            phase_2khz = phase;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	61bb      	str	r3, [r7, #24]
		            phase_shift_diff = phase_2khz - phase_1khz;
 80019bc:	ed97 7a06 	vldr	s14, [r7, #24]
 80019c0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80019c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019c8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		        }

			  freq_mag[i/sample_count_1khz-1]+=(uint16_t)curVal;
 80019cc:	4b6d      	ldr	r3, [pc, #436]	@ (8001b84 <Calc_FFT+0x25c>)
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	461a      	mov	r2, r3
 80019d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d4:	fb93 f3f2 	sdiv	r3, r3, r2
 80019d8:	1e5a      	subs	r2, r3, #1
 80019da:	496b      	ldr	r1, [pc, #428]	@ (8001b88 <Calc_FFT+0x260>)
 80019dc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80019e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80019e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019e8:	ee17 1a90 	vmov	r1, s15
 80019ec:	b289      	uxth	r1, r1
 80019ee:	3b01      	subs	r3, #1
 80019f0:	440a      	add	r2, r1
 80019f2:	4965      	ldr	r1, [pc, #404]	@ (8001b88 <Calc_FFT+0x260>)
 80019f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  for (int i = sample_count_1khz; i <= sample_count_1khz*3; i +=sample_count_1khz){
 80019f8:	4b62      	ldr	r3, [pc, #392]	@ (8001b84 <Calc_FFT+0x25c>)
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	461a      	mov	r2, r3
 80019fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a00:	4413      	add	r3, r2
 8001a02:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a04:	4b5f      	ldr	r3, [pc, #380]	@ (8001b84 <Calc_FFT+0x25c>)
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	4413      	add	r3, r2
 8001a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a12:	429a      	cmp	r2, r3
 8001a14:	dd9e      	ble.n	8001954 <Calc_FFT+0x2c>

		  }
		  sprintf(data, "%d ", (int16_t)(phase_shift_diff*1000));
 8001a16:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a1a:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8001b8c <Calc_FFT+0x264>
 8001a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a26:	ee17 3a90 	vmov	r3, s15
 8001a2a:	b21b      	sxth	r3, r3
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4958      	ldr	r1, [pc, #352]	@ (8001b90 <Calc_FFT+0x268>)
 8001a30:	4858      	ldr	r0, [pc, #352]	@ (8001b94 <Calc_FFT+0x26c>)
 8001a32:	f009 fab5 	bl	800afa0 <siprintf>
		  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8001a36:	4857      	ldr	r0, [pc, #348]	@ (8001b94 <Calc_FFT+0x26c>)
 8001a38:	f7fe fc2a 	bl	8000290 <strlen>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	2364      	movs	r3, #100	@ 0x64
 8001a42:	4954      	ldr	r1, [pc, #336]	@ (8001b94 <Calc_FFT+0x26c>)
 8001a44:	4854      	ldr	r0, [pc, #336]	@ (8001b98 <Calc_FFT+0x270>)
 8001a46:	f007 f955 	bl	8008cf4 <HAL_UART_Transmit>
		  if (phase_shift_diff < 0) {
 8001a4a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001a4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a56:	d510      	bpl.n	8001a7a <Calc_FFT+0x152>
		      phase_shift_diff += 2 * PI;
 8001a58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a5a:	f7fe fdd5 	bl	8000608 <__aeabi_f2d>
 8001a5e:	a344      	add	r3, pc, #272	@ (adr r3, 8001b70 <Calc_FFT+0x248>)
 8001a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a64:	f7fe fc72 	bl	800034c <__adddf3>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4610      	mov	r0, r2
 8001a6e:	4619      	mov	r1, r3
 8001a70:	f7ff f904 	bl	8000c7c <__aeabi_d2f>
 8001a74:	4603      	mov	r3, r0
 8001a76:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a78:	e01a      	b.n	8001ab0 <Calc_FFT+0x188>
		  } else if (phase_shift_diff >= 2 * PI) {
 8001a7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a7c:	f7fe fdc4 	bl	8000608 <__aeabi_f2d>
 8001a80:	a33b      	add	r3, pc, #236	@ (adr r3, 8001b70 <Calc_FFT+0x248>)
 8001a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a86:	f7ff f89d 	bl	8000bc4 <__aeabi_dcmpge>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d00f      	beq.n	8001ab0 <Calc_FFT+0x188>
		      phase_shift_diff -= 2 * PI;
 8001a90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a92:	f7fe fdb9 	bl	8000608 <__aeabi_f2d>
 8001a96:	a336      	add	r3, pc, #216	@ (adr r3, 8001b70 <Calc_FFT+0x248>)
 8001a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9c:	f7fe fc54 	bl	8000348 <__aeabi_dsub>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f7ff f8e8 	bl	8000c7c <__aeabi_d2f>
 8001aac:	4603      	mov	r3, r0
 8001aae:	62bb      	str	r3, [r7, #40]	@ 0x28
		  }


			  avgPhaseShift += phase_shift_diff;
 8001ab0:	4b3a      	ldr	r3, [pc, #232]	@ (8001b9c <Calc_FFT+0x274>)
 8001ab2:	ed93 7a00 	vldr	s14, [r3]
 8001ab6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001aba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001abe:	4b37      	ldr	r3, [pc, #220]	@ (8001b9c <Calc_FFT+0x274>)
 8001ac0:	edc3 7a00 	vstr	s15, [r3]
			  fft_count++;
 8001ac4:	4b36      	ldr	r3, [pc, #216]	@ (8001ba0 <Calc_FFT+0x278>)
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	4b34      	ldr	r3, [pc, #208]	@ (8001ba0 <Calc_FFT+0x278>)
 8001ace:	801a      	strh	r2, [r3, #0]


			  float avgTemp = 0.0;
 8001ad0:	f04f 0300 	mov.w	r3, #0
 8001ad4:	623b      	str	r3, [r7, #32]

			  for (int i = 4; i < FFT_BUFFER_SIZE; i +=2){
 8001ad6:	2304      	movs	r3, #4
 8001ad8:	61fb      	str	r3, [r7, #28]
 8001ada:	e02f      	b.n	8001b3c <Calc_FFT+0x214>
			  	float curVal = sqrtf((fftBufOut[i]*fftBufOut[i])+ (fftBufOut[i+1]*fftBufOut[i+1]));
 8001adc:	4a26      	ldr	r2, [pc, #152]	@ (8001b78 <Calc_FFT+0x250>)
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	ed93 7a00 	vldr	s14, [r3]
 8001ae8:	4a23      	ldr	r2, [pc, #140]	@ (8001b78 <Calc_FFT+0x250>)
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	4413      	add	r3, r2
 8001af0:	edd3 7a00 	vldr	s15, [r3]
 8001af4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	3301      	adds	r3, #1
 8001afc:	4a1e      	ldr	r2, [pc, #120]	@ (8001b78 <Calc_FFT+0x250>)
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4413      	add	r3, r2
 8001b02:	edd3 6a00 	vldr	s13, [r3]
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	4a1b      	ldr	r2, [pc, #108]	@ (8001b78 <Calc_FFT+0x250>)
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4413      	add	r3, r2
 8001b10:	edd3 7a00 	vldr	s15, [r3]
 8001b14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b1c:	ee17 0a90 	vmov	r0, s15
 8001b20:	f009 ff70 	bl	800ba04 <sqrtf>
 8001b24:	6178      	str	r0, [r7, #20]
			  	avgTemp += curVal;  // Convert float to
 8001b26:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b2a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b32:	edc7 7a08 	vstr	s15, [r7, #32]
			  for (int i = 4; i < FFT_BUFFER_SIZE; i +=2){
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	3302      	adds	r3, #2
 8001b3a:	61fb      	str	r3, [r7, #28]
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b42:	dbcb      	blt.n	8001adc <Calc_FFT+0x1b4>
				  //sprintf(data, "%d ", (uint16_t)(curVal));
				  //HAL_UART_Transmit(&huart2, data, strlen(data), 100);
			  }
			  avg += (uint32_t)avgTemp/((FFT_BUFFER_SIZE / 2)-2);
 8001b44:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b4c:	ee17 3a90 	vmov	r3, s15
 8001b50:	085b      	lsrs	r3, r3, #1
 8001b52:	4a14      	ldr	r2, [pc, #80]	@ (8001ba4 <Calc_FFT+0x27c>)
 8001b54:	fba2 2303 	umull	r2, r3, r2, r3
 8001b58:	0a1a      	lsrs	r2, r3, #8
 8001b5a:	4b13      	ldr	r3, [pc, #76]	@ (8001ba8 <Calc_FFT+0x280>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4413      	add	r3, r2
 8001b60:	4a11      	ldr	r2, [pc, #68]	@ (8001ba8 <Calc_FFT+0x280>)
 8001b62:	6013      	str	r3, [r2, #0]





}
 8001b64:	bf00      	nop
 8001b66:	3730      	adds	r7, #48	@ 0x30
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	f3af 8000 	nop.w
 8001b70:	4d12d84a 	.word	0x4d12d84a
 8001b74:	401921fb 	.word	0x401921fb
 8001b78:	200054fc 	.word	0x200054fc
 8001b7c:	200034fc 	.word	0x200034fc
 8001b80:	200014e4 	.word	0x200014e4
 8001b84:	20000000 	.word	0x20000000
 8001b88:	20007534 	.word	0x20007534
 8001b8c:	447a0000 	.word	0x447a0000
 8001b90:	0800ccd4 	.word	0x0800ccd4
 8001b94:	200074fc 	.word	0x200074fc
 8001b98:	200002cc 	.word	0x200002cc
 8001b9c:	20007540 	.word	0x20007540
 8001ba0:	2000752e 	.word	0x2000752e
 8001ba4:	80402011 	.word	0x80402011
 8001ba8:	20007530 	.word	0x20007530
 8001bac:	00000000 	.word	0x00000000

08001bb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	f5ad 7d53 	sub.w	sp, sp, #844	@ 0x34c
 8001bb6:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bb8:	f001 fa0e 	bl	8002fd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bbc:	f000 fb3a 	bl	8002234 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bc0:	f000 fe1a 	bl	80027f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001bc4:	f000 fdf2 	bl	80027ac <MX_DMA_Init>
  MX_ADC1_Init();
 8001bc8:	f000 fb86 	bl	80022d8 <MX_ADC1_Init>
  MX_DAC1_Init();
 8001bcc:	f000 fbfc 	bl	80023c8 <MX_DAC1_Init>
  MX_TIM6_Init();
 8001bd0:	f000 fd86 	bl	80026e0 <MX_TIM6_Init>
  MX_TIM1_Init();
 8001bd4:	f000 fc36 	bl	8002444 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001bd8:	f000 fdb8 	bl	800274c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001bdc:	f000 fc86 	bl	80024ec <MX_TIM2_Init>
  MX_TIM3_Init();
 8001be0:	f000 fd06 	bl	80025f0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
//polarization control

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001be4:	2104      	movs	r1, #4
 8001be6:	489a      	ldr	r0, [pc, #616]	@ (8001e50 <main+0x2a0>)
 8001be8:	f005 ff36 	bl	8007a58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001bec:	2108      	movs	r1, #8
 8001bee:	4898      	ldr	r0, [pc, #608]	@ (8001e50 <main+0x2a0>)
 8001bf0:	f005 ff32 	bl	8007a58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	4897      	ldr	r0, [pc, #604]	@ (8001e54 <main+0x2a4>)
 8001bf8:	f005 ff2e 	bl	8007a58 <HAL_TIM_PWM_Start>
	for (uint8_t i = 0; i < 3; i++) {
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	f887 3337 	strb.w	r3, [r7, #823]	@ 0x337
 8001c02:	e062      	b.n	8001cca <main+0x11a>
		__HAL_TIM_SET_COMPARE(htim_array[i],pwm_channels[i],900);
 8001c04:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001c08:	4a93      	ldr	r2, [pc, #588]	@ (8001e58 <main+0x2a8>)
 8001c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d109      	bne.n	8001c26 <main+0x76>
 8001c12:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001c16:	4a91      	ldr	r2, [pc, #580]	@ (8001e5c <main+0x2ac>)
 8001c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8001c22:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c24:	e04c      	b.n	8001cc0 <main+0x110>
 8001c26:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001c2a:	4a8b      	ldr	r2, [pc, #556]	@ (8001e58 <main+0x2a8>)
 8001c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c30:	2b04      	cmp	r3, #4
 8001c32:	d109      	bne.n	8001c48 <main+0x98>
 8001c34:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001c38:	4a88      	ldr	r2, [pc, #544]	@ (8001e5c <main+0x2ac>)
 8001c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8001c44:	6393      	str	r3, [r2, #56]	@ 0x38
 8001c46:	e03b      	b.n	8001cc0 <main+0x110>
 8001c48:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001c4c:	4a82      	ldr	r2, [pc, #520]	@ (8001e58 <main+0x2a8>)
 8001c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c52:	2b08      	cmp	r3, #8
 8001c54:	d109      	bne.n	8001c6a <main+0xba>
 8001c56:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001c5a:	4a80      	ldr	r2, [pc, #512]	@ (8001e5c <main+0x2ac>)
 8001c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8001c66:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001c68:	e02a      	b.n	8001cc0 <main+0x110>
 8001c6a:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001c6e:	4a7a      	ldr	r2, [pc, #488]	@ (8001e58 <main+0x2a8>)
 8001c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c74:	2b0c      	cmp	r3, #12
 8001c76:	d109      	bne.n	8001c8c <main+0xdc>
 8001c78:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001c7c:	4a77      	ldr	r2, [pc, #476]	@ (8001e5c <main+0x2ac>)
 8001c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8001c88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c8a:	e019      	b.n	8001cc0 <main+0x110>
 8001c8c:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001c90:	4a71      	ldr	r2, [pc, #452]	@ (8001e58 <main+0x2a8>)
 8001c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c96:	2b10      	cmp	r3, #16
 8001c98:	d109      	bne.n	8001cae <main+0xfe>
 8001c9a:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001c9e:	4a6f      	ldr	r2, [pc, #444]	@ (8001e5c <main+0x2ac>)
 8001ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8001caa:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cac:	e008      	b.n	8001cc0 <main+0x110>
 8001cae:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001cb2:	4a6a      	ldr	r2, [pc, #424]	@ (8001e5c <main+0x2ac>)
 8001cb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8001cbe:	65d3      	str	r3, [r2, #92]	@ 0x5c
	for (uint8_t i = 0; i < 3; i++) {
 8001cc0:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	f887 3337 	strb.w	r3, [r7, #823]	@ 0x337
 8001cca:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d998      	bls.n	8001c04 <main+0x54>
	  }
	HAL_Delay(1000);
 8001cd2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cd6:	f001 f9fb 	bl	80030d0 <HAL_Delay>
	// intial sweep
	for (uint8_t i = 0; i < 3; i++) {
 8001cda:	2300      	movs	r3, #0
 8001cdc:	f887 3336 	strb.w	r3, [r7, #822]	@ 0x336
 8001ce0:	e012      	b.n	8001d08 <main+0x158>
	     Sweep_PWM(htim_array[i],pwm_channels[i]);
 8001ce2:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 8001ce6:	4a5d      	ldr	r2, [pc, #372]	@ (8001e5c <main+0x2ac>)
 8001ce8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001cec:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 8001cf0:	4959      	ldr	r1, [pc, #356]	@ (8001e58 <main+0x2a8>)
 8001cf2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4610      	mov	r0, r2
 8001cfa:	f7ff fcf5 	bl	80016e8 <Sweep_PWM>
	for (uint8_t i = 0; i < 3; i++) {
 8001cfe:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 8001d02:	3301      	adds	r3, #1
 8001d04:	f887 3336 	strb.w	r3, [r7, #822]	@ 0x336
 8001d08:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d9e8      	bls.n	8001ce2 <main+0x132>

	  }
	// sweep 3 extra times padel 2 and 3 for extra accuracy
	for (uint8_t i = 0; i < 3; i++) {
 8001d10:	2300      	movs	r3, #0
 8001d12:	f887 3335 	strb.w	r3, [r7, #821]	@ 0x335
 8001d16:	e014      	b.n	8001d42 <main+0x192>
		     Sweep_PWM(htim_array[1],pwm_channels[1]);
 8001d18:	4b50      	ldr	r3, [pc, #320]	@ (8001e5c <main+0x2ac>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	4a4e      	ldr	r2, [pc, #312]	@ (8001e58 <main+0x2a8>)
 8001d1e:	6852      	ldr	r2, [r2, #4]
 8001d20:	4611      	mov	r1, r2
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fce0 	bl	80016e8 <Sweep_PWM>
		     Sweep_PWM(htim_array[2],pwm_channels[2]);
 8001d28:	4b4c      	ldr	r3, [pc, #304]	@ (8001e5c <main+0x2ac>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	4a4a      	ldr	r2, [pc, #296]	@ (8001e58 <main+0x2a8>)
 8001d2e:	6892      	ldr	r2, [r2, #8]
 8001d30:	4611      	mov	r1, r2
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff fcd8 	bl	80016e8 <Sweep_PWM>
	for (uint8_t i = 0; i < 3; i++) {
 8001d38:	f897 3335 	ldrb.w	r3, [r7, #821]	@ 0x335
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	f887 3335 	strb.w	r3, [r7, #821]	@ 0x335
 8001d42:	f897 3335 	ldrb.w	r3, [r7, #821]	@ 0x335
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d9e6      	bls.n	8001d18 <main+0x168>

	}
  //start sweep for mzm bias and calculate bias on midpoint between min and max output current
#define STEP_SIZE_BIAS_SWEEP 16
  uint32_t adc_val[128]={0};
 8001d4a:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001d4e:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8001d52:	4618      	mov	r0, r3
 8001d54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d58:	461a      	mov	r2, r3
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	f009 f942 	bl	800afe4 <memset>
  uint16_t dac_val[128]={0};
 8001d60:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001d64:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d6e:	461a      	mov	r2, r3
 8001d70:	2100      	movs	r1, #0
 8001d72:	f009 f937 	bl	800afe4 <memset>
  uint16_t index_adc_val_smallest=0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	f8a7 3332 	strh.w	r3, [r7, #818]	@ 0x332
  uint16_t index_adc_val_highest=0;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	f8a7 3330 	strh.w	r3, [r7, #816]	@ 0x330
  HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);
 8001d82:	2100      	movs	r1, #0
 8001d84:	4836      	ldr	r0, [pc, #216]	@ (8001e60 <main+0x2b0>)
 8001d86:	f003 fb08 	bl	800539a <HAL_DAC_Start>
  Read_ADC();
 8001d8a:	f7ff fc9b 	bl	80016c4 <Read_ADC>
  for(int i = 0; i< 2048; i+=STEP_SIZE_BIAS_SWEEP){
 8001d8e:	2300      	movs	r3, #0
 8001d90:	f8c7 332c 	str.w	r3, [r7, #812]	@ 0x32c
 8001d94:	e0a3      	b.n	8001ede <main+0x32e>
	  //take avrage of 10values
	  sprintf(data, "set to:%d\r\n\n ",i);
 8001d96:	f8d7 232c 	ldr.w	r2, [r7, #812]	@ 0x32c
 8001d9a:	4932      	ldr	r1, [pc, #200]	@ (8001e64 <main+0x2b4>)
 8001d9c:	4832      	ldr	r0, [pc, #200]	@ (8001e68 <main+0x2b8>)
 8001d9e:	f009 f8ff 	bl	800afa0 <siprintf>
	  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8001da2:	4831      	ldr	r0, [pc, #196]	@ (8001e68 <main+0x2b8>)
 8001da4:	f7fe fa74 	bl	8000290 <strlen>
 8001da8:	4603      	mov	r3, r0
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	2364      	movs	r3, #100	@ 0x64
 8001dae:	492e      	ldr	r1, [pc, #184]	@ (8001e68 <main+0x2b8>)
 8001db0:	482e      	ldr	r0, [pc, #184]	@ (8001e6c <main+0x2bc>)
 8001db2:	f006 ff9f 	bl	8008cf4 <HAL_UART_Transmit>
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1,DAC_ALIGN_12B_R, i);
 8001db6:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4828      	ldr	r0, [pc, #160]	@ (8001e60 <main+0x2b0>)
 8001dc0:	f003 fc5e 	bl	8005680 <HAL_DAC_SetValue>
	  for(int j = 0; j<20;j++){
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
 8001dca:	e01d      	b.n	8001e08 <main+0x258>
		  HAL_Delay(2);
 8001dcc:	2002      	movs	r0, #2
 8001dce:	f001 f97f 	bl	80030d0 <HAL_Delay>
		  adc_val[i/STEP_SIZE_BIAS_SWEEP] += Read_ADC();
 8001dd2:	f7ff fc77 	bl	80016c4 <Read_ADC>
 8001dd6:	4601      	mov	r1, r0
 8001dd8:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	da00      	bge.n	8001de2 <main+0x232>
 8001de0:	330f      	adds	r3, #15
 8001de2:	111b      	asrs	r3, r3, #4
 8001de4:	f507 724e 	add.w	r2, r7, #824	@ 0x338
 8001de8:	f5a2 7209 	sub.w	r2, r2, #548	@ 0x224
 8001dec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001df0:	4411      	add	r1, r2
 8001df2:	f507 724e 	add.w	r2, r7, #824	@ 0x338
 8001df6:	f5a2 7209 	sub.w	r2, r2, #548	@ 0x224
 8001dfa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  for(int j = 0; j<20;j++){
 8001dfe:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001e02:	3301      	adds	r3, #1
 8001e04:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
 8001e08:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8001e0c:	2b13      	cmp	r3, #19
 8001e0e:	dddd      	ble.n	8001dcc <main+0x21c>
	  }
	  //keep highest and lowest adc values
	  if(adc_val[i/STEP_SIZE_BIAS_SWEEP]>=adc_val[index_adc_val_highest]){
 8001e10:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	da00      	bge.n	8001e1a <main+0x26a>
 8001e18:	330f      	adds	r3, #15
 8001e1a:	111b      	asrs	r3, r3, #4
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001e22:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8001e26:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e2a:	f8b7 1330 	ldrh.w	r1, [r7, #816]	@ 0x330
 8001e2e:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001e32:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8001e36:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d318      	bcc.n	8001e70 <main+0x2c0>
		  index_adc_val_highest = i/STEP_SIZE_BIAS_SWEEP;
 8001e3e:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	da00      	bge.n	8001e48 <main+0x298>
 8001e46:	330f      	adds	r3, #15
 8001e48:	111b      	asrs	r3, r3, #4
 8001e4a:	f8a7 3330 	strh.w	r3, [r7, #816]	@ 0x330
 8001e4e:	e02e      	b.n	8001eae <main+0x2fe>
 8001e50:	200001e8 	.word	0x200001e8
 8001e54:	20000234 	.word	0x20000234
 8001e58:	20000010 	.word	0x20000010
 8001e5c:	20000004 	.word	0x20000004
 8001e60:	20000140 	.word	0x20000140
 8001e64:	0800ccd8 	.word	0x0800ccd8
 8001e68:	200074fc 	.word	0x200074fc
 8001e6c:	200002cc 	.word	0x200002cc
	  }else if(adc_val[i/STEP_SIZE_BIAS_SWEEP]<=adc_val[index_adc_val_smallest]){
 8001e70:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	da00      	bge.n	8001e7a <main+0x2ca>
 8001e78:	330f      	adds	r3, #15
 8001e7a:	111b      	asrs	r3, r3, #4
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001e82:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8001e86:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e8a:	f8b7 1332 	ldrh.w	r1, [r7, #818]	@ 0x332
 8001e8e:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001e92:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 8001e96:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d807      	bhi.n	8001eae <main+0x2fe>
		  index_adc_val_smallest = i/STEP_SIZE_BIAS_SWEEP;
 8001e9e:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	da00      	bge.n	8001ea8 <main+0x2f8>
 8001ea6:	330f      	adds	r3, #15
 8001ea8:	111b      	asrs	r3, r3, #4
 8001eaa:	f8a7 3332 	strh.w	r3, [r7, #818]	@ 0x332
	  }
	  dac_val[i/STEP_SIZE_BIAS_SWEEP] = i;
 8001eae:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	da00      	bge.n	8001eb8 <main+0x308>
 8001eb6:	330f      	adds	r3, #15
 8001eb8:	111b      	asrs	r3, r3, #4
 8001eba:	461a      	mov	r2, r3
 8001ebc:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001ec0:	b299      	uxth	r1, r3
 8001ec2:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001ec6:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001eca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  HAL_Delay(10);
 8001ece:	200a      	movs	r0, #10
 8001ed0:	f001 f8fe 	bl	80030d0 <HAL_Delay>
  for(int i = 0; i< 2048; i+=STEP_SIZE_BIAS_SWEEP){
 8001ed4:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001ed8:	3310      	adds	r3, #16
 8001eda:	f8c7 332c 	str.w	r3, [r7, #812]	@ 0x32c
 8001ede:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8001ee2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ee6:	f6ff af56 	blt.w	8001d96 <main+0x1e6>
  }
  //set dac to midpoint
  uint16_t midpoint_dac_val = dac_val[(index_adc_val_highest + index_adc_val_smallest) / 2];
 8001eea:	f8b7 2330 	ldrh.w	r2, [r7, #816]	@ 0x330
 8001eee:	f8b7 3332 	ldrh.w	r3, [r7, #818]	@ 0x332
 8001ef2:	4413      	add	r3, r2
 8001ef4:	0fda      	lsrs	r2, r3, #31
 8001ef6:	4413      	add	r3, r2
 8001ef8:	105b      	asrs	r3, r3, #1
 8001efa:	461a      	mov	r2, r3
 8001efc:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001f00:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001f04:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001f08:	f8a7 3326 	strh.w	r3, [r7, #806]	@ 0x326
  midpoint_dac_val = 1500;
 8001f0c:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001f10:	f8a7 3326 	strh.w	r3, [r7, #806]	@ 0x326
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, midpoint_dac_val  );
 8001f14:	f8b7 3326 	ldrh.w	r3, [r7, #806]	@ 0x326
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	48b0      	ldr	r0, [pc, #704]	@ (80021e0 <main+0x630>)
 8001f1e:	f003 fbaf 	bl	8005680 <HAL_DAC_SetValue>
  sprintf(data, "bias set as:%d\r\n\n ",midpoint_dac_val);
 8001f22:	f8b7 3326 	ldrh.w	r3, [r7, #806]	@ 0x326
 8001f26:	461a      	mov	r2, r3
 8001f28:	49ae      	ldr	r1, [pc, #696]	@ (80021e4 <main+0x634>)
 8001f2a:	48af      	ldr	r0, [pc, #700]	@ (80021e8 <main+0x638>)
 8001f2c:	f009 f838 	bl	800afa0 <siprintf>
  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8001f30:	48ad      	ldr	r0, [pc, #692]	@ (80021e8 <main+0x638>)
 8001f32:	f7fe f9ad 	bl	8000290 <strlen>
 8001f36:	4603      	mov	r3, r0
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	2364      	movs	r3, #100	@ 0x64
 8001f3c:	49aa      	ldr	r1, [pc, #680]	@ (80021e8 <main+0x638>)
 8001f3e:	48ab      	ldr	r0, [pc, #684]	@ (80021ec <main+0x63c>)
 8001f40:	f006 fed8 	bl	8008cf4 <HAL_UART_Transmit>


  //reset the adc
  HAL_ADC_Stop(&hadc1);
 8001f44:	48aa      	ldr	r0, [pc, #680]	@ (80021f0 <main+0x640>)
 8001f46:	f001 fd35 	bl	80039b4 <HAL_ADC_Stop>
  //ADC_Disable(&hadc1);
  MX_ADC1_Init2();
 8001f4a:	f000 fca7 	bl	800289c <MX_ADC1_Init2>

  HAL_TIM_Base_Start(&htim6);
 8001f4e:	48a9      	ldr	r0, [pc, #676]	@ (80021f4 <main+0x644>)
 8001f50:	f005 fcb8 	bl	80078c4 <HAL_TIM_Base_Start>
  calcsin();
 8001f54:	f7ff fad8 	bl	8001508 <calcsin>
  calchanning();
 8001f58:	f7ff fb3e 	bl	80015d8 <calchanning>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001f5c:	217f      	movs	r1, #127	@ 0x7f
 8001f5e:	48a4      	ldr	r0, [pc, #656]	@ (80021f0 <main+0x640>)
 8001f60:	f002 ffa6 	bl	8004eb0 <HAL_ADCEx_Calibration_Start>
  HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_2, sine_val, 100, DAC_ALIGN_12B_R);
 8001f64:	2300      	movs	r3, #0
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	2364      	movs	r3, #100	@ 0x64
 8001f6a:	4aa3      	ldr	r2, [pc, #652]	@ (80021f8 <main+0x648>)
 8001f6c:	2110      	movs	r1, #16
 8001f6e:	489c      	ldr	r0, [pc, #624]	@ (80021e0 <main+0x630>)
 8001f70:	f003 fa60 	bl	8005434 <HAL_DAC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)ADC_val,FFT_BUFFER_SIZE*2);
 8001f74:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f78:	49a0      	ldr	r1, [pc, #640]	@ (80021fc <main+0x64c>)
 8001f7a:	489d      	ldr	r0, [pc, #628]	@ (80021f0 <main+0x640>)
 8001f7c:	f001 fe26 	bl	8003bcc <HAL_ADC_Start_DMA>
  arm_rfft_fast_init_f32(&fftHandler,FFT_BUFFER_SIZE);
 8001f80:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001f84:	489e      	ldr	r0, [pc, #632]	@ (8002200 <main+0x650>)
 8001f86:	f007 fc13 	bl	80097b0 <arm_rfft_fast_init_f32>
  HAL_TIM_Base_Start(&htim1);
 8001f8a:	489e      	ldr	r0, [pc, #632]	@ (8002204 <main+0x654>)
 8001f8c:	f005 fc9a 	bl	80078c4 <HAL_TIM_Base_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t dac_val_tone_bias[3]={0};
 8001f90:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001f94:	f5a3 734b 	sub.w	r3, r3, #812	@ 0x32c
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	809a      	strh	r2, [r3, #4]
  uint32_t adc_val_tone_bias[3]={0};
 8001f9e:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001fa2:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	2300      	movs	r3, #0
 8001faa:	6013      	str	r3, [r2, #0]
 8001fac:	6053      	str	r3, [r2, #4]
 8001fae:	6093      	str	r3, [r2, #8]
  int16_t sweep_count = -1;
 8001fb0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fb4:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
  uint16_t prev_bias = 0;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f8a7 3318 	strh.w	r3, [r7, #792]	@ 0x318
  while (1)
  {

	  //for(int sweep = midpoint_dac_val-STEP_SIZE_BIAS_SWEEP; i<midpoint_dac_val+STEP_SIZE_BIAS_SWEEP; i+=STEP_SIZE_BIAS_SWEEP)
	  //sweep through best known value of bias, one below and one above
	  if(fft_count>=FFT_AVRAGE_COUNT){
 8001fbe:	4b92      	ldr	r3, [pc, #584]	@ (8002208 <main+0x658>)
 8001fc0:	881b      	ldrh	r3, [r3, #0]
 8001fc2:	2b63      	cmp	r3, #99	@ 0x63
 8001fc4:	d9fb      	bls.n	8001fbe <main+0x40e>
		  float phaseShift = avgPhaseShift/ fft_count;
 8001fc6:	4b91      	ldr	r3, [pc, #580]	@ (800220c <main+0x65c>)
 8001fc8:	edd3 6a00 	vldr	s13, [r3]
 8001fcc:	4b8e      	ldr	r3, [pc, #568]	@ (8002208 <main+0x658>)
 8001fce:	881b      	ldrh	r3, [r3, #0]
 8001fd0:	ee07 3a90 	vmov	s15, r3
 8001fd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fdc:	edc7 7ac8 	vstr	s15, [r7, #800]	@ 0x320
		  sprintf(data, "phase shift: %d\r\n\n ",(int16_t)(phaseShift*1000));
 8001fe0:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 8001fe4:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8002210 <main+0x660>
 8001fe8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ff0:	ee17 3a90 	vmov	r3, s15
 8001ff4:	b21b      	sxth	r3, r3
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	4986      	ldr	r1, [pc, #536]	@ (8002214 <main+0x664>)
 8001ffa:	487b      	ldr	r0, [pc, #492]	@ (80021e8 <main+0x638>)
 8001ffc:	f008 ffd0 	bl	800afa0 <siprintf>
		  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8002000:	4879      	ldr	r0, [pc, #484]	@ (80021e8 <main+0x638>)
 8002002:	f7fe f945 	bl	8000290 <strlen>
 8002006:	4603      	mov	r3, r0
 8002008:	b29a      	uxth	r2, r3
 800200a:	2364      	movs	r3, #100	@ 0x64
 800200c:	4976      	ldr	r1, [pc, #472]	@ (80021e8 <main+0x638>)
 800200e:	4877      	ldr	r0, [pc, #476]	@ (80021ec <main+0x63c>)
 8002010:	f006 fe70 	bl	8008cf4 <HAL_UART_Transmit>

		  fft_count=0;
 8002014:	4b7c      	ldr	r3, [pc, #496]	@ (8002208 <main+0x658>)
 8002016:	2200      	movs	r2, #0
 8002018:	801a      	strh	r2, [r3, #0]
		  sprintf(data, "%dfor  %d 1khz:%d 2khz:%d 3khz:%d\r\n\n ",sweep_count,prev_bias,freq_mag[0], freq_mag[1] ,freq_mag[2]);
 800201a:	f9b7 031a 	ldrsh.w	r0, [r7, #794]	@ 0x31a
 800201e:	f8b7 4318 	ldrh.w	r4, [r7, #792]	@ 0x318
 8002022:	4b7d      	ldr	r3, [pc, #500]	@ (8002218 <main+0x668>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a7c      	ldr	r2, [pc, #496]	@ (8002218 <main+0x668>)
 8002028:	6852      	ldr	r2, [r2, #4]
 800202a:	497b      	ldr	r1, [pc, #492]	@ (8002218 <main+0x668>)
 800202c:	6889      	ldr	r1, [r1, #8]
 800202e:	9102      	str	r1, [sp, #8]
 8002030:	9201      	str	r2, [sp, #4]
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	4623      	mov	r3, r4
 8002036:	4602      	mov	r2, r0
 8002038:	4978      	ldr	r1, [pc, #480]	@ (800221c <main+0x66c>)
 800203a:	486b      	ldr	r0, [pc, #428]	@ (80021e8 <main+0x638>)
 800203c:	f008 ffb0 	bl	800afa0 <siprintf>
		  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8002040:	4869      	ldr	r0, [pc, #420]	@ (80021e8 <main+0x638>)
 8002042:	f7fe f925 	bl	8000290 <strlen>
 8002046:	4603      	mov	r3, r0
 8002048:	b29a      	uxth	r2, r3
 800204a:	2364      	movs	r3, #100	@ 0x64
 800204c:	4966      	ldr	r1, [pc, #408]	@ (80021e8 <main+0x638>)
 800204e:	4867      	ldr	r0, [pc, #412]	@ (80021ec <main+0x63c>)
 8002050:	f006 fe50 	bl	8008cf4 <HAL_UART_Transmit>
		    if (phaseShift> PI) {
 8002054:	f8d7 0320 	ldr.w	r0, [r7, #800]	@ 0x320
 8002058:	f7fe fad6 	bl	8000608 <__aeabi_f2d>
 800205c:	a35c      	add	r3, pc, #368	@ (adr r3, 80021d0 <main+0x620>)
 800205e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002062:	f7fe fdb9 	bl	8000bd8 <__aeabi_dcmpgt>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d012      	beq.n	8002092 <main+0x4e2>
		    	phaseShift -= 2 * PI;
 800206c:	f8d7 0320 	ldr.w	r0, [r7, #800]	@ 0x320
 8002070:	f7fe faca 	bl	8000608 <__aeabi_f2d>
 8002074:	a358      	add	r3, pc, #352	@ (adr r3, 80021d8 <main+0x628>)
 8002076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207a:	f7fe f965 	bl	8000348 <__aeabi_dsub>
 800207e:	4602      	mov	r2, r0
 8002080:	460b      	mov	r3, r1
 8002082:	4610      	mov	r0, r2
 8002084:	4619      	mov	r1, r3
 8002086:	f7fe fdf9 	bl	8000c7c <__aeabi_d2f>
 800208a:	4603      	mov	r3, r0
 800208c:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
 8002090:	e003      	b.n	800209a <main+0x4ea>
		    } else if (phaseShift < PI) {
 8002092:	f8d7 0320 	ldr.w	r0, [r7, #800]	@ 0x320
 8002096:	f7fe fab7 	bl	8000608 <__aeabi_f2d>
		    	//phaseShift+= 2 * PI;
		    }

			  sprintf(data, "phase shift: %d\r\n\n ",(int16_t)(phaseShift*1000));
 800209a:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 800209e:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8002210 <main+0x660>
 80020a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020aa:	ee17 3a90 	vmov	r3, s15
 80020ae:	b21b      	sxth	r3, r3
 80020b0:	461a      	mov	r2, r3
 80020b2:	4958      	ldr	r1, [pc, #352]	@ (8002214 <main+0x664>)
 80020b4:	484c      	ldr	r0, [pc, #304]	@ (80021e8 <main+0x638>)
 80020b6:	f008 ff73 	bl	800afa0 <siprintf>
			  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 80020ba:	484b      	ldr	r0, [pc, #300]	@ (80021e8 <main+0x638>)
 80020bc:	f7fe f8e8 	bl	8000290 <strlen>
 80020c0:	4603      	mov	r3, r0
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	2364      	movs	r3, #100	@ 0x64
 80020c6:	4948      	ldr	r1, [pc, #288]	@ (80021e8 <main+0x638>)
 80020c8:	4848      	ldr	r0, [pc, #288]	@ (80021ec <main+0x63c>)
 80020ca:	f006 fe13 	bl	8008cf4 <HAL_UART_Transmit>
		  //float Vpi = ((midpoint_dac_val*13.724)/4096.0)*2;
		  //float Vac = 0.66;
		  //float correction =(Vpi/PI*arccot(((float)freq_mag[1]*bessel_jn(1,((Vac*PI)/Vpi)))/((float)freq_mag[0]*bessel_jn(2,((Vac*PI)/Vpi))))*sgn(phaseShift));//-(Vpi/2);
		  //midpoint_dac_val = midpoint_dac_val - (int16_t)((correction/13.724)*4096);
		  //fixed offset
			  sprintf(data, "avg: %d\r\n\n ",avg);
 80020ce:	4b54      	ldr	r3, [pc, #336]	@ (8002220 <main+0x670>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	461a      	mov	r2, r3
 80020d4:	4953      	ldr	r1, [pc, #332]	@ (8002224 <main+0x674>)
 80020d6:	4844      	ldr	r0, [pc, #272]	@ (80021e8 <main+0x638>)
 80020d8:	f008 ff62 	bl	800afa0 <siprintf>
			  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 80020dc:	4842      	ldr	r0, [pc, #264]	@ (80021e8 <main+0x638>)
 80020de:	f7fe f8d7 	bl	8000290 <strlen>
 80020e2:	4603      	mov	r3, r0
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	2364      	movs	r3, #100	@ 0x64
 80020e8:	493f      	ldr	r1, [pc, #252]	@ (80021e8 <main+0x638>)
 80020ea:	4840      	ldr	r0, [pc, #256]	@ (80021ec <main+0x63c>)
 80020ec:	f006 fe02 	bl	8008cf4 <HAL_UART_Transmit>
		  if(freq_mag[1]> 150000){
 80020f0:	4b49      	ldr	r3, [pc, #292]	@ (8002218 <main+0x668>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002228 <main+0x678>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d930      	bls.n	800215c <main+0x5ac>
			  float correction2 =50*sgn(phaseShift);
 80020fa:	f8d7 0320 	ldr.w	r0, [r7, #800]	@ 0x320
 80020fe:	f7ff facb 	bl	8001698 <sgn>
 8002102:	4603      	mov	r3, r0
 8002104:	2232      	movs	r2, #50	@ 0x32
 8002106:	fb02 f303 	mul.w	r3, r2, r3
 800210a:	ee07 3a90 	vmov	s15, r3
 800210e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002112:	edc7 7ac5 	vstr	s15, [r7, #788]	@ 0x314
			  midpoint_dac_val = midpoint_dac_val - (int16_t)(correction2);
 8002116:	edd7 7ac5 	vldr	s15, [r7, #788]	@ 0x314
 800211a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800211e:	ee17 3a90 	vmov	r3, s15
 8002122:	b21b      	sxth	r3, r3
 8002124:	b29b      	uxth	r3, r3
 8002126:	f8b7 2326 	ldrh.w	r2, [r7, #806]	@ 0x326
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	f8a7 3326 	strh.w	r3, [r7, #806]	@ 0x326
			  sprintf(data, "correction: %d\r\n\n ",(int16_t)(correction2));
 8002130:	edd7 7ac5 	vldr	s15, [r7, #788]	@ 0x314
 8002134:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002138:	ee17 3a90 	vmov	r3, s15
 800213c:	b21b      	sxth	r3, r3
 800213e:	461a      	mov	r2, r3
 8002140:	493a      	ldr	r1, [pc, #232]	@ (800222c <main+0x67c>)
 8002142:	4829      	ldr	r0, [pc, #164]	@ (80021e8 <main+0x638>)
 8002144:	f008 ff2c 	bl	800afa0 <siprintf>
			  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8002148:	4827      	ldr	r0, [pc, #156]	@ (80021e8 <main+0x638>)
 800214a:	f7fe f8a1 	bl	8000290 <strlen>
 800214e:	4603      	mov	r3, r0
 8002150:	b29a      	uxth	r2, r3
 8002152:	2364      	movs	r3, #100	@ 0x64
 8002154:	4924      	ldr	r1, [pc, #144]	@ (80021e8 <main+0x638>)
 8002156:	4825      	ldr	r0, [pc, #148]	@ (80021ec <main+0x63c>)
 8002158:	f006 fdcc 	bl	8008cf4 <HAL_UART_Transmit>
		  }
		  avg = 0;
 800215c:	4b30      	ldr	r3, [pc, #192]	@ (8002220 <main+0x670>)
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
		  sprintf(data, "new dac val: %d\r\n\n ",midpoint_dac_val);
 8002162:	f8b7 3326 	ldrh.w	r3, [r7, #806]	@ 0x326
 8002166:	461a      	mov	r2, r3
 8002168:	4931      	ldr	r1, [pc, #196]	@ (8002230 <main+0x680>)
 800216a:	481f      	ldr	r0, [pc, #124]	@ (80021e8 <main+0x638>)
 800216c:	f008 ff18 	bl	800afa0 <siprintf>
		  HAL_UART_Transmit(&huart2, data, strlen(data), 100);
 8002170:	481d      	ldr	r0, [pc, #116]	@ (80021e8 <main+0x638>)
 8002172:	f7fe f88d 	bl	8000290 <strlen>
 8002176:	4603      	mov	r3, r0
 8002178:	b29a      	uxth	r2, r3
 800217a:	2364      	movs	r3, #100	@ 0x64
 800217c:	491a      	ldr	r1, [pc, #104]	@ (80021e8 <main+0x638>)
 800217e:	481b      	ldr	r0, [pc, #108]	@ (80021ec <main+0x63c>)
 8002180:	f006 fdb8 	bl	8008cf4 <HAL_UART_Transmit>
		  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, midpoint_dac_val);
 8002184:	f8b7 3326 	ldrh.w	r3, [r7, #806]	@ 0x326
 8002188:	2200      	movs	r2, #0
 800218a:	2100      	movs	r1, #0
 800218c:	4814      	ldr	r0, [pc, #80]	@ (80021e0 <main+0x630>)
 800218e:	f003 fa77 	bl	8005680 <HAL_DAC_SetValue>

	  		fft_count=0;
 8002192:	4b1d      	ldr	r3, [pc, #116]	@ (8002208 <main+0x658>)
 8002194:	2200      	movs	r2, #0
 8002196:	801a      	strh	r2, [r3, #0]
	  		avgPhaseShift = 0;
 8002198:	4b1c      	ldr	r3, [pc, #112]	@ (800220c <main+0x65c>)
 800219a:	f04f 0200 	mov.w	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
			  for(int i =0;i<=2;i++){
 80021a0:	2300      	movs	r3, #0
 80021a2:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
 80021a6:	e00a      	b.n	80021be <main+0x60e>
				  freq_mag[i]=0;
 80021a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002218 <main+0x668>)
 80021aa:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 80021ae:	2100      	movs	r1, #0
 80021b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  for(int i =0;i<=2;i++){
 80021b4:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 80021b8:	3301      	adds	r3, #1
 80021ba:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
 80021be:	f8d7 331c 	ldr.w	r3, [r7, #796]	@ 0x31c
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	ddf0      	ble.n	80021a8 <main+0x5f8>
			  }
			  fft_count=0;
 80021c6:	4b10      	ldr	r3, [pc, #64]	@ (8002208 <main+0x658>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	801a      	strh	r2, [r3, #0]
	  if(fft_count>=FFT_AVRAGE_COUNT){
 80021cc:	e6f7      	b.n	8001fbe <main+0x40e>
 80021ce:	bf00      	nop
 80021d0:	4d12d84a 	.word	0x4d12d84a
 80021d4:	400921fb 	.word	0x400921fb
 80021d8:	4d12d84a 	.word	0x4d12d84a
 80021dc:	401921fb 	.word	0x401921fb
 80021e0:	20000140 	.word	0x20000140
 80021e4:	0800cce8 	.word	0x0800cce8
 80021e8:	200074fc 	.word	0x200074fc
 80021ec:	200002cc 	.word	0x200002cc
 80021f0:	20000094 	.word	0x20000094
 80021f4:	20000280 	.word	0x20000280
 80021f8:	20000354 	.word	0x20000354
 80021fc:	200014fc 	.word	0x200014fc
 8002200:	200014e4 	.word	0x200014e4
 8002204:	2000019c 	.word	0x2000019c
 8002208:	2000752e 	.word	0x2000752e
 800220c:	20007540 	.word	0x20007540
 8002210:	447a0000 	.word	0x447a0000
 8002214:	0800ccfc 	.word	0x0800ccfc
 8002218:	20007534 	.word	0x20007534
 800221c:	0800cd10 	.word	0x0800cd10
 8002220:	20007530 	.word	0x20007530
 8002224:	0800cd38 	.word	0x0800cd38
 8002228:	000249f0 	.word	0x000249f0
 800222c:	0800cd44 	.word	0x0800cd44
 8002230:	0800cd58 	.word	0x0800cd58

08002234 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b096      	sub	sp, #88	@ 0x58
 8002238:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800223a:	f107 0314 	add.w	r3, r7, #20
 800223e:	2244      	movs	r2, #68	@ 0x44
 8002240:	2100      	movs	r1, #0
 8002242:	4618      	mov	r0, r3
 8002244:	f008 fece 	bl	800afe4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002248:	463b      	mov	r3, r7
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]
 800224e:	605a      	str	r2, [r3, #4]
 8002250:	609a      	str	r2, [r3, #8]
 8002252:	60da      	str	r2, [r3, #12]
 8002254:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002256:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800225a:	f003 ffc9 	bl	80061f0 <HAL_PWREx_ControlVoltageScaling>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002264:	f000 fb94 	bl	8002990 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002268:	2310      	movs	r3, #16
 800226a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800226c:	2301      	movs	r3, #1
 800226e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002270:	2300      	movs	r3, #0
 8002272:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002274:	2360      	movs	r3, #96	@ 0x60
 8002276:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002278:	2302      	movs	r3, #2
 800227a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800227c:	2301      	movs	r3, #1
 800227e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002280:	2301      	movs	r3, #1
 8002282:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 32;
 8002284:	2320      	movs	r3, #32
 8002286:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002288:	2307      	movs	r3, #7
 800228a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800228c:	2302      	movs	r3, #2
 800228e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002290:	2302      	movs	r3, #2
 8002292:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	4618      	mov	r0, r3
 800229a:	f003 ffff 	bl	800629c <HAL_RCC_OscConfig>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80022a4:	f000 fb74 	bl	8002990 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022a8:	230f      	movs	r3, #15
 80022aa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022ac:	2303      	movs	r3, #3
 80022ae:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022b0:	2300      	movs	r3, #0
 80022b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022b8:	2300      	movs	r3, #0
 80022ba:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80022bc:	463b      	mov	r3, r7
 80022be:	2103      	movs	r1, #3
 80022c0:	4618      	mov	r0, r3
 80022c2:	f004 fbc7 	bl	8006a54 <HAL_RCC_ClockConfig>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80022cc:	f000 fb60 	bl	8002990 <Error_Handler>
  }
}
 80022d0:	bf00      	nop
 80022d2:	3758      	adds	r7, #88	@ 0x58
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08a      	sub	sp, #40	@ 0x28
 80022dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80022de:	f107 031c 	add.w	r3, r7, #28
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
 80022e6:	605a      	str	r2, [r3, #4]
 80022e8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80022ea:	1d3b      	adds	r3, r7, #4
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	611a      	str	r2, [r3, #16]
 80022f8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80022fa:	4b30      	ldr	r3, [pc, #192]	@ (80023bc <MX_ADC1_Init+0xe4>)
 80022fc:	4a30      	ldr	r2, [pc, #192]	@ (80023c0 <MX_ADC1_Init+0xe8>)
 80022fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002300:	4b2e      	ldr	r3, [pc, #184]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002302:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002306:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002308:	4b2c      	ldr	r3, [pc, #176]	@ (80023bc <MX_ADC1_Init+0xe4>)
 800230a:	2200      	movs	r2, #0
 800230c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800230e:	4b2b      	ldr	r3, [pc, #172]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002310:	2200      	movs	r2, #0
 8002312:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002314:	4b29      	ldr	r3, [pc, #164]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002316:	2200      	movs	r2, #0
 8002318:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800231a:	4b28      	ldr	r3, [pc, #160]	@ (80023bc <MX_ADC1_Init+0xe4>)
 800231c:	2204      	movs	r2, #4
 800231e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002320:	4b26      	ldr	r3, [pc, #152]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002322:	2200      	movs	r2, #0
 8002324:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002326:	4b25      	ldr	r3, [pc, #148]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002328:	2200      	movs	r2, #0
 800232a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800232c:	4b23      	ldr	r3, [pc, #140]	@ (80023bc <MX_ADC1_Init+0xe4>)
 800232e:	2201      	movs	r2, #1
 8002330:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002332:	4b22      	ldr	r3, [pc, #136]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800233a:	4b20      	ldr	r3, [pc, #128]	@ (80023bc <MX_ADC1_Init+0xe4>)
 800233c:	2200      	movs	r2, #0
 800233e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002340:	4b1e      	ldr	r3, [pc, #120]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002342:	2200      	movs	r2, #0
 8002344:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002346:	4b1d      	ldr	r3, [pc, #116]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002348:	2200      	movs	r2, #0
 800234a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800234e:	4b1b      	ldr	r3, [pc, #108]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002350:	2200      	movs	r2, #0
 8002352:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002354:	4b19      	ldr	r3, [pc, #100]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800235c:	4817      	ldr	r0, [pc, #92]	@ (80023bc <MX_ADC1_Init+0xe4>)
 800235e:	f001 f91f 	bl	80035a0 <HAL_ADC_Init>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8002368:	f000 fb12 	bl	8002990 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800236c:	2300      	movs	r3, #0
 800236e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002370:	f107 031c 	add.w	r3, r7, #28
 8002374:	4619      	mov	r1, r3
 8002376:	4811      	ldr	r0, [pc, #68]	@ (80023bc <MX_ADC1_Init+0xe4>)
 8002378:	f002 fe2c 	bl	8004fd4 <HAL_ADCEx_MultiModeConfigChannel>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8002382:	f000 fb05 	bl	8002990 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002386:	4b0f      	ldr	r3, [pc, #60]	@ (80023c4 <MX_ADC1_Init+0xec>)
 8002388:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800238a:	2306      	movs	r3, #6
 800238c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800238e:	2300      	movs	r3, #0
 8002390:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002392:	237f      	movs	r3, #127	@ 0x7f
 8002394:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002396:	2304      	movs	r3, #4
 8002398:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800239a:	2300      	movs	r3, #0
 800239c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800239e:	1d3b      	adds	r3, r7, #4
 80023a0:	4619      	mov	r1, r3
 80023a2:	4806      	ldr	r0, [pc, #24]	@ (80023bc <MX_ADC1_Init+0xe4>)
 80023a4:	f001 ff0a 	bl	80041bc <HAL_ADC_ConfigChannel>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 80023ae:	f000 faef 	bl	8002990 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023b2:	bf00      	nop
 80023b4:	3728      	adds	r7, #40	@ 0x28
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000094 	.word	0x20000094
 80023c0:	50040000 	.word	0x50040000
 80023c4:	14f00020 	.word	0x14f00020

080023c8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b08a      	sub	sp, #40	@ 0x28
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80023ce:	1d3b      	adds	r3, r7, #4
 80023d0:	2224      	movs	r2, #36	@ 0x24
 80023d2:	2100      	movs	r1, #0
 80023d4:	4618      	mov	r0, r3
 80023d6:	f008 fe05 	bl	800afe4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80023da:	4b18      	ldr	r3, [pc, #96]	@ (800243c <MX_DAC1_Init+0x74>)
 80023dc:	4a18      	ldr	r2, [pc, #96]	@ (8002440 <MX_DAC1_Init+0x78>)
 80023de:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80023e0:	4816      	ldr	r0, [pc, #88]	@ (800243c <MX_DAC1_Init+0x74>)
 80023e2:	f002 ffb8 	bl	8005356 <HAL_DAC_Init>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80023ec:	f000 fad0 	bl	8002990 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80023f0:	2300      	movs	r3, #0
 80023f2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80023f4:	2300      	movs	r3, #0
 80023f6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80023f8:	2300      	movs	r3, #0
 80023fa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80023fc:	2300      	movs	r3, #0
 80023fe:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002404:	1d3b      	adds	r3, r7, #4
 8002406:	2200      	movs	r2, #0
 8002408:	4619      	mov	r1, r3
 800240a:	480c      	ldr	r0, [pc, #48]	@ (800243c <MX_DAC1_Init+0x74>)
 800240c:	f003 f985 	bl	800571a <HAL_DAC_ConfigChannel>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8002416:	f000 fabb 	bl	8002990 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800241a:	2304      	movs	r3, #4
 800241c:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800241e:	1d3b      	adds	r3, r7, #4
 8002420:	2210      	movs	r2, #16
 8002422:	4619      	mov	r1, r3
 8002424:	4805      	ldr	r0, [pc, #20]	@ (800243c <MX_DAC1_Init+0x74>)
 8002426:	f003 f978 	bl	800571a <HAL_DAC_ConfigChannel>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <MX_DAC1_Init+0x6c>
  {
    Error_Handler();
 8002430:	f000 faae 	bl	8002990 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002434:	bf00      	nop
 8002436:	3728      	adds	r7, #40	@ 0x28
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20000140 	.word	0x20000140
 8002440:	40007400 	.word	0x40007400

08002444 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800244a:	f107 0310 	add.w	r3, r7, #16
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	605a      	str	r2, [r3, #4]
 8002454:	609a      	str	r2, [r3, #8]
 8002456:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002458:	1d3b      	adds	r3, r7, #4
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	605a      	str	r2, [r3, #4]
 8002460:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002462:	4b20      	ldr	r3, [pc, #128]	@ (80024e4 <MX_TIM1_Init+0xa0>)
 8002464:	4a20      	ldr	r2, [pc, #128]	@ (80024e8 <MX_TIM1_Init+0xa4>)
 8002466:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 624;
 8002468:	4b1e      	ldr	r3, [pc, #120]	@ (80024e4 <MX_TIM1_Init+0xa0>)
 800246a:	f44f 721c 	mov.w	r2, #624	@ 0x270
 800246e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002470:	4b1c      	ldr	r3, [pc, #112]	@ (80024e4 <MX_TIM1_Init+0xa0>)
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 8002476:	4b1b      	ldr	r3, [pc, #108]	@ (80024e4 <MX_TIM1_Init+0xa0>)
 8002478:	2209      	movs	r2, #9
 800247a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800247c:	4b19      	ldr	r3, [pc, #100]	@ (80024e4 <MX_TIM1_Init+0xa0>)
 800247e:	2200      	movs	r2, #0
 8002480:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002482:	4b18      	ldr	r3, [pc, #96]	@ (80024e4 <MX_TIM1_Init+0xa0>)
 8002484:	2200      	movs	r2, #0
 8002486:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002488:	4b16      	ldr	r3, [pc, #88]	@ (80024e4 <MX_TIM1_Init+0xa0>)
 800248a:	2200      	movs	r2, #0
 800248c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800248e:	4815      	ldr	r0, [pc, #84]	@ (80024e4 <MX_TIM1_Init+0xa0>)
 8002490:	f005 f9c0 	bl	8007814 <HAL_TIM_Base_Init>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d001      	beq.n	800249e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800249a:	f000 fa79 	bl	8002990 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800249e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024a4:	f107 0310 	add.w	r3, r7, #16
 80024a8:	4619      	mov	r1, r3
 80024aa:	480e      	ldr	r0, [pc, #56]	@ (80024e4 <MX_TIM1_Init+0xa0>)
 80024ac:	f005 fdf6 	bl	800809c <HAL_TIM_ConfigClockSource>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80024b6:	f000 fa6b 	bl	8002990 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80024ba:	2320      	movs	r3, #32
 80024bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 80024be:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80024c2:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80024c4:	2380      	movs	r3, #128	@ 0x80
 80024c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024c8:	1d3b      	adds	r3, r7, #4
 80024ca:	4619      	mov	r1, r3
 80024cc:	4805      	ldr	r0, [pc, #20]	@ (80024e4 <MX_TIM1_Init+0xa0>)
 80024ce:	f006 fb1d 	bl	8008b0c <HAL_TIMEx_MasterConfigSynchronization>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80024d8:	f000 fa5a 	bl	8002990 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80024dc:	bf00      	nop
 80024de:	3720      	adds	r7, #32
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	2000019c 	.word	0x2000019c
 80024e8:	40012c00 	.word	0x40012c00

080024ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b08e      	sub	sp, #56	@ 0x38
 80024f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	605a      	str	r2, [r3, #4]
 80024fc:	609a      	str	r2, [r3, #8]
 80024fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002500:	f107 031c 	add.w	r3, r7, #28
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	605a      	str	r2, [r3, #4]
 800250a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800250c:	463b      	mov	r3, r7
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
 8002516:	60da      	str	r2, [r3, #12]
 8002518:	611a      	str	r2, [r3, #16]
 800251a:	615a      	str	r2, [r3, #20]
 800251c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800251e:	4b33      	ldr	r3, [pc, #204]	@ (80025ec <MX_TIM2_Init+0x100>)
 8002520:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002524:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 8002526:	4b31      	ldr	r3, [pc, #196]	@ (80025ec <MX_TIM2_Init+0x100>)
 8002528:	223f      	movs	r2, #63	@ 0x3f
 800252a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800252c:	4b2f      	ldr	r3, [pc, #188]	@ (80025ec <MX_TIM2_Init+0x100>)
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8002532:	4b2e      	ldr	r3, [pc, #184]	@ (80025ec <MX_TIM2_Init+0x100>)
 8002534:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002538:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800253a:	4b2c      	ldr	r3, [pc, #176]	@ (80025ec <MX_TIM2_Init+0x100>)
 800253c:	2200      	movs	r2, #0
 800253e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002540:	4b2a      	ldr	r3, [pc, #168]	@ (80025ec <MX_TIM2_Init+0x100>)
 8002542:	2200      	movs	r2, #0
 8002544:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002546:	4829      	ldr	r0, [pc, #164]	@ (80025ec <MX_TIM2_Init+0x100>)
 8002548:	f005 f964 	bl	8007814 <HAL_TIM_Base_Init>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002552:	f000 fa1d 	bl	8002990 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002556:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800255a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800255c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002560:	4619      	mov	r1, r3
 8002562:	4822      	ldr	r0, [pc, #136]	@ (80025ec <MX_TIM2_Init+0x100>)
 8002564:	f005 fd9a 	bl	800809c <HAL_TIM_ConfigClockSource>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800256e:	f000 fa0f 	bl	8002990 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002572:	481e      	ldr	r0, [pc, #120]	@ (80025ec <MX_TIM2_Init+0x100>)
 8002574:	f005 fa0e 	bl	8007994 <HAL_TIM_PWM_Init>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800257e:	f000 fa07 	bl	8002990 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002582:	2300      	movs	r3, #0
 8002584:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002586:	2300      	movs	r3, #0
 8002588:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800258a:	f107 031c 	add.w	r3, r7, #28
 800258e:	4619      	mov	r1, r3
 8002590:	4816      	ldr	r0, [pc, #88]	@ (80025ec <MX_TIM2_Init+0x100>)
 8002592:	f006 fabb 	bl	8008b0c <HAL_TIMEx_MasterConfigSynchronization>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800259c:	f000 f9f8 	bl	8002990 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025a0:	2360      	movs	r3, #96	@ 0x60
 80025a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80025a4:	2300      	movs	r3, #0
 80025a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025ac:	2300      	movs	r3, #0
 80025ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025b0:	463b      	mov	r3, r7
 80025b2:	2204      	movs	r2, #4
 80025b4:	4619      	mov	r1, r3
 80025b6:	480d      	ldr	r0, [pc, #52]	@ (80025ec <MX_TIM2_Init+0x100>)
 80025b8:	f005 fc5c 	bl	8007e74 <HAL_TIM_PWM_ConfigChannel>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80025c2:	f000 f9e5 	bl	8002990 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025c6:	463b      	mov	r3, r7
 80025c8:	2208      	movs	r2, #8
 80025ca:	4619      	mov	r1, r3
 80025cc:	4807      	ldr	r0, [pc, #28]	@ (80025ec <MX_TIM2_Init+0x100>)
 80025ce:	f005 fc51 	bl	8007e74 <HAL_TIM_PWM_ConfigChannel>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80025d8:	f000 f9da 	bl	8002990 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80025dc:	4803      	ldr	r0, [pc, #12]	@ (80025ec <MX_TIM2_Init+0x100>)
 80025de:	f000 fb77 	bl	8002cd0 <HAL_TIM_MspPostInit>

}
 80025e2:	bf00      	nop
 80025e4:	3738      	adds	r7, #56	@ 0x38
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	200001e8 	.word	0x200001e8

080025f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b08e      	sub	sp, #56	@ 0x38
 80025f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	605a      	str	r2, [r3, #4]
 8002600:	609a      	str	r2, [r3, #8]
 8002602:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002604:	f107 031c 	add.w	r3, r7, #28
 8002608:	2200      	movs	r2, #0
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	605a      	str	r2, [r3, #4]
 800260e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002610:	463b      	mov	r3, r7
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	605a      	str	r2, [r3, #4]
 8002618:	609a      	str	r2, [r3, #8]
 800261a:	60da      	str	r2, [r3, #12]
 800261c:	611a      	str	r2, [r3, #16]
 800261e:	615a      	str	r2, [r3, #20]
 8002620:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002622:	4b2d      	ldr	r3, [pc, #180]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 8002624:	4a2d      	ldr	r2, [pc, #180]	@ (80026dc <MX_TIM3_Init+0xec>)
 8002626:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8002628:	4b2b      	ldr	r3, [pc, #172]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 800262a:	223f      	movs	r2, #63	@ 0x3f
 800262c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800262e:	4b2a      	ldr	r3, [pc, #168]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 8002630:	2200      	movs	r2, #0
 8002632:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8002634:	4b28      	ldr	r3, [pc, #160]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 8002636:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800263a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800263c:	4b26      	ldr	r3, [pc, #152]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 800263e:	2200      	movs	r2, #0
 8002640:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002642:	4b25      	ldr	r3, [pc, #148]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 8002644:	2200      	movs	r2, #0
 8002646:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002648:	4823      	ldr	r0, [pc, #140]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 800264a:	f005 f8e3 	bl	8007814 <HAL_TIM_Base_Init>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002654:	f000 f99c 	bl	8002990 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002658:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800265c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800265e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002662:	4619      	mov	r1, r3
 8002664:	481c      	ldr	r0, [pc, #112]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 8002666:	f005 fd19 	bl	800809c <HAL_TIM_ConfigClockSource>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002670:	f000 f98e 	bl	8002990 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002674:	4818      	ldr	r0, [pc, #96]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 8002676:	f005 f98d 	bl	8007994 <HAL_TIM_PWM_Init>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002680:	f000 f986 	bl	8002990 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002684:	2300      	movs	r3, #0
 8002686:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002688:	2300      	movs	r3, #0
 800268a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800268c:	f107 031c 	add.w	r3, r7, #28
 8002690:	4619      	mov	r1, r3
 8002692:	4811      	ldr	r0, [pc, #68]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 8002694:	f006 fa3a 	bl	8008b0c <HAL_TIMEx_MasterConfigSynchronization>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800269e:	f000 f977 	bl	8002990 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026a2:	2360      	movs	r3, #96	@ 0x60
 80026a4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80026a6:	2300      	movs	r3, #0
 80026a8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026aa:	2300      	movs	r3, #0
 80026ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026ae:	2300      	movs	r3, #0
 80026b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026b2:	463b      	mov	r3, r7
 80026b4:	2200      	movs	r2, #0
 80026b6:	4619      	mov	r1, r3
 80026b8:	4807      	ldr	r0, [pc, #28]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 80026ba:	f005 fbdb 	bl	8007e74 <HAL_TIM_PWM_ConfigChannel>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80026c4:	f000 f964 	bl	8002990 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80026c8:	4803      	ldr	r0, [pc, #12]	@ (80026d8 <MX_TIM3_Init+0xe8>)
 80026ca:	f000 fb01 	bl	8002cd0 <HAL_TIM_MspPostInit>

}
 80026ce:	bf00      	nop
 80026d0:	3738      	adds	r7, #56	@ 0x38
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000234 	.word	0x20000234
 80026dc:	40000400 	.word	0x40000400

080026e0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e6:	1d3b      	adds	r3, r7, #4
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	605a      	str	r2, [r3, #4]
 80026ee:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80026f0:	4b14      	ldr	r3, [pc, #80]	@ (8002744 <MX_TIM6_Init+0x64>)
 80026f2:	4a15      	ldr	r2, [pc, #84]	@ (8002748 <MX_TIM6_Init+0x68>)
 80026f4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 63;
 80026f6:	4b13      	ldr	r3, [pc, #76]	@ (8002744 <MX_TIM6_Init+0x64>)
 80026f8:	223f      	movs	r2, #63	@ 0x3f
 80026fa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026fc:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <MX_TIM6_Init+0x64>)
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8002702:	4b10      	ldr	r3, [pc, #64]	@ (8002744 <MX_TIM6_Init+0x64>)
 8002704:	2209      	movs	r2, #9
 8002706:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002708:	4b0e      	ldr	r3, [pc, #56]	@ (8002744 <MX_TIM6_Init+0x64>)
 800270a:	2200      	movs	r2, #0
 800270c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800270e:	480d      	ldr	r0, [pc, #52]	@ (8002744 <MX_TIM6_Init+0x64>)
 8002710:	f005 f880 	bl	8007814 <HAL_TIM_Base_Init>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800271a:	f000 f939 	bl	8002990 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800271e:	2320      	movs	r3, #32
 8002720:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002722:	2300      	movs	r3, #0
 8002724:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002726:	1d3b      	adds	r3, r7, #4
 8002728:	4619      	mov	r1, r3
 800272a:	4806      	ldr	r0, [pc, #24]	@ (8002744 <MX_TIM6_Init+0x64>)
 800272c:	f006 f9ee 	bl	8008b0c <HAL_TIMEx_MasterConfigSynchronization>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002736:	f000 f92b 	bl	8002990 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	20000280 	.word	0x20000280
 8002748:	40001000 	.word	0x40001000

0800274c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002750:	4b14      	ldr	r3, [pc, #80]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 8002752:	4a15      	ldr	r2, [pc, #84]	@ (80027a8 <MX_USART2_UART_Init+0x5c>)
 8002754:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002756:	4b13      	ldr	r3, [pc, #76]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 8002758:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800275c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800275e:	4b11      	ldr	r3, [pc, #68]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 8002760:	2200      	movs	r2, #0
 8002762:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002764:	4b0f      	ldr	r3, [pc, #60]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 8002766:	2200      	movs	r2, #0
 8002768:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800276a:	4b0e      	ldr	r3, [pc, #56]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 800276c:	2200      	movs	r2, #0
 800276e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002770:	4b0c      	ldr	r3, [pc, #48]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 8002772:	220c      	movs	r2, #12
 8002774:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002776:	4b0b      	ldr	r3, [pc, #44]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 8002778:	2200      	movs	r2, #0
 800277a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800277c:	4b09      	ldr	r3, [pc, #36]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 800277e:	2200      	movs	r2, #0
 8002780:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002782:	4b08      	ldr	r3, [pc, #32]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 8002784:	2200      	movs	r2, #0
 8002786:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002788:	4b06      	ldr	r3, [pc, #24]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 800278a:	2200      	movs	r2, #0
 800278c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800278e:	4805      	ldr	r0, [pc, #20]	@ (80027a4 <MX_USART2_UART_Init+0x58>)
 8002790:	f006 fa62 	bl	8008c58 <HAL_UART_Init>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800279a:	f000 f8f9 	bl	8002990 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800279e:	bf00      	nop
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	200002cc 	.word	0x200002cc
 80027a8:	40004400 	.word	0x40004400

080027ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80027b2:	4b10      	ldr	r3, [pc, #64]	@ (80027f4 <MX_DMA_Init+0x48>)
 80027b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027b6:	4a0f      	ldr	r2, [pc, #60]	@ (80027f4 <MX_DMA_Init+0x48>)
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6493      	str	r3, [r2, #72]	@ 0x48
 80027be:	4b0d      	ldr	r3, [pc, #52]	@ (80027f4 <MX_DMA_Init+0x48>)
 80027c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	607b      	str	r3, [r7, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80027ca:	2200      	movs	r2, #0
 80027cc:	2100      	movs	r1, #0
 80027ce:	200b      	movs	r0, #11
 80027d0:	f002 fd8b 	bl	80052ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80027d4:	200b      	movs	r0, #11
 80027d6:	f002 fda4 	bl	8005322 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80027da:	2200      	movs	r2, #0
 80027dc:	2100      	movs	r1, #0
 80027de:	200e      	movs	r0, #14
 80027e0:	f002 fd83 	bl	80052ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80027e4:	200e      	movs	r0, #14
 80027e6:	f002 fd9c 	bl	8005322 <HAL_NVIC_EnableIRQ>

}
 80027ea:	bf00      	nop
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	40021000 	.word	0x40021000

080027f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08a      	sub	sp, #40	@ 0x28
 80027fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fe:	f107 0314 	add.w	r3, r7, #20
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	60da      	str	r2, [r3, #12]
 800280c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800280e:	4b21      	ldr	r3, [pc, #132]	@ (8002894 <MX_GPIO_Init+0x9c>)
 8002810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002812:	4a20      	ldr	r2, [pc, #128]	@ (8002894 <MX_GPIO_Init+0x9c>)
 8002814:	f043 0304 	orr.w	r3, r3, #4
 8002818:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800281a:	4b1e      	ldr	r3, [pc, #120]	@ (8002894 <MX_GPIO_Init+0x9c>)
 800281c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800281e:	f003 0304 	and.w	r3, r3, #4
 8002822:	613b      	str	r3, [r7, #16]
 8002824:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002826:	4b1b      	ldr	r3, [pc, #108]	@ (8002894 <MX_GPIO_Init+0x9c>)
 8002828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800282a:	4a1a      	ldr	r2, [pc, #104]	@ (8002894 <MX_GPIO_Init+0x9c>)
 800282c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002830:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002832:	4b18      	ldr	r3, [pc, #96]	@ (8002894 <MX_GPIO_Init+0x9c>)
 8002834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800283e:	4b15      	ldr	r3, [pc, #84]	@ (8002894 <MX_GPIO_Init+0x9c>)
 8002840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002842:	4a14      	ldr	r2, [pc, #80]	@ (8002894 <MX_GPIO_Init+0x9c>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800284a:	4b12      	ldr	r3, [pc, #72]	@ (8002894 <MX_GPIO_Init+0x9c>)
 800284c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	60bb      	str	r3, [r7, #8]
 8002854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002856:	4b0f      	ldr	r3, [pc, #60]	@ (8002894 <MX_GPIO_Init+0x9c>)
 8002858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800285a:	4a0e      	ldr	r2, [pc, #56]	@ (8002894 <MX_GPIO_Init+0x9c>)
 800285c:	f043 0302 	orr.w	r3, r3, #2
 8002860:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002862:	4b0c      	ldr	r3, [pc, #48]	@ (8002894 <MX_GPIO_Init+0x9c>)
 8002864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	607b      	str	r3, [r7, #4]
 800286c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800286e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002872:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002874:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287a:	2300      	movs	r3, #0
 800287c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800287e:	f107 0314 	add.w	r3, r7, #20
 8002882:	4619      	mov	r1, r3
 8002884:	4804      	ldr	r0, [pc, #16]	@ (8002898 <MX_GPIO_Init+0xa0>)
 8002886:	f003 fafb 	bl	8005e80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800288a:	bf00      	nop
 800288c:	3728      	adds	r7, #40	@ 0x28
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	40021000 	.word	0x40021000
 8002898:	48000800 	.word	0x48000800

0800289c <MX_ADC1_Init2>:

/* USER CODE BEGIN 4 */
void MX_ADC1_Init2(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	@ 0x28
 80028a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80028a2:	f107 031c 	add.w	r3, r7, #28
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	605a      	str	r2, [r3, #4]
 80028ac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80028ae:	1d3b      	adds	r3, r7, #4
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	605a      	str	r2, [r3, #4]
 80028b6:	609a      	str	r2, [r3, #8]
 80028b8:	60da      	str	r2, [r3, #12]
 80028ba:	611a      	str	r2, [r3, #16]
 80028bc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80028be:	4b31      	ldr	r3, [pc, #196]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 80028c0:	4a31      	ldr	r2, [pc, #196]	@ (8002988 <MX_ADC1_Init2+0xec>)
 80028c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80028c4:	4b2f      	ldr	r3, [pc, #188]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 80028c6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80028ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80028cc:	4b2d      	ldr	r3, [pc, #180]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028d2:	4b2c      	ldr	r3, [pc, #176]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80028d8:	4b2a      	ldr	r3, [pc, #168]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 80028da:	2200      	movs	r2, #0
 80028dc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028de:	4b29      	ldr	r3, [pc, #164]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 80028e0:	2204      	movs	r2, #4
 80028e2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80028e4:	4b27      	ldr	r3, [pc, #156]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80028ea:	4b26      	ldr	r3, [pc, #152]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80028f0:	4b24      	ldr	r3, [pc, #144]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 80028f2:	2201      	movs	r2, #1
 80028f4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80028f6:	4b23      	ldr	r3, [pc, #140]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80028fe:	4b21      	ldr	r3, [pc, #132]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 8002900:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8002904:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002906:	4b1f      	ldr	r3, [pc, #124]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 8002908:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800290c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800290e:	4b1d      	ldr	r3, [pc, #116]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002916:	4b1b      	ldr	r3, [pc, #108]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 8002918:	2200      	movs	r2, #0
 800291a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800291c:	4b19      	ldr	r3, [pc, #100]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002924:	4817      	ldr	r0, [pc, #92]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 8002926:	f000 fe3b 	bl	80035a0 <HAL_ADC_Init>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <MX_ADC1_Init2+0x98>
  {
    Error_Handler();
 8002930:	f000 f82e 	bl	8002990 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002934:	2300      	movs	r3, #0
 8002936:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002938:	f107 031c 	add.w	r3, r7, #28
 800293c:	4619      	mov	r1, r3
 800293e:	4811      	ldr	r0, [pc, #68]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 8002940:	f002 fb48 	bl	8004fd4 <HAL_ADCEx_MultiModeConfigChannel>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <MX_ADC1_Init2+0xb2>
  {
    Error_Handler();
 800294a:	f000 f821 	bl	8002990 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800294e:	4b0f      	ldr	r3, [pc, #60]	@ (800298c <MX_ADC1_Init2+0xf0>)
 8002950:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002952:	2306      	movs	r3, #6
 8002954:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002956:	2300      	movs	r3, #0
 8002958:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800295a:	237f      	movs	r3, #127	@ 0x7f
 800295c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800295e:	2304      	movs	r3, #4
 8002960:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002962:	2300      	movs	r3, #0
 8002964:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002966:	1d3b      	adds	r3, r7, #4
 8002968:	4619      	mov	r1, r3
 800296a:	4806      	ldr	r0, [pc, #24]	@ (8002984 <MX_ADC1_Init2+0xe8>)
 800296c:	f001 fc26 	bl	80041bc <HAL_ADC_ConfigChannel>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_ADC1_Init2+0xde>
  {
    Error_Handler();
 8002976:	f000 f80b 	bl	8002990 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800297a:	bf00      	nop
 800297c:	3728      	adds	r7, #40	@ 0x28
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	20000094 	.word	0x20000094
 8002988:	50040000 	.word	0x50040000
 800298c:	14f00020 	.word	0x14f00020

08002990 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002994:	b672      	cpsid	i
}
 8002996:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002998:	bf00      	nop
 800299a:	e7fd      	b.n	8002998 <Error_Handler+0x8>

0800299c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029a2:	4b0f      	ldr	r3, [pc, #60]	@ (80029e0 <HAL_MspInit+0x44>)
 80029a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a6:	4a0e      	ldr	r2, [pc, #56]	@ (80029e0 <HAL_MspInit+0x44>)
 80029a8:	f043 0301 	orr.w	r3, r3, #1
 80029ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80029ae:	4b0c      	ldr	r3, [pc, #48]	@ (80029e0 <HAL_MspInit+0x44>)
 80029b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	607b      	str	r3, [r7, #4]
 80029b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ba:	4b09      	ldr	r3, [pc, #36]	@ (80029e0 <HAL_MspInit+0x44>)
 80029bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029be:	4a08      	ldr	r2, [pc, #32]	@ (80029e0 <HAL_MspInit+0x44>)
 80029c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80029c6:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <HAL_MspInit+0x44>)
 80029c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029ce:	603b      	str	r3, [r7, #0]
 80029d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	40021000 	.word	0x40021000

080029e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b0ac      	sub	sp, #176	@ 0xb0
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ec:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	605a      	str	r2, [r3, #4]
 80029f6:	609a      	str	r2, [r3, #8]
 80029f8:	60da      	str	r2, [r3, #12]
 80029fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029fc:	f107 0314 	add.w	r3, r7, #20
 8002a00:	2288      	movs	r2, #136	@ 0x88
 8002a02:	2100      	movs	r1, #0
 8002a04:	4618      	mov	r0, r3
 8002a06:	f008 faed 	bl	800afe4 <memset>
  if(hadc->Instance==ADC1)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a41      	ldr	r2, [pc, #260]	@ (8002b14 <HAL_ADC_MspInit+0x130>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d17a      	bne.n	8002b0a <HAL_ADC_MspInit+0x126>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002a14:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002a18:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002a1a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002a1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002a22:	2301      	movs	r3, #1
 8002a24:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002a26:	2301      	movs	r3, #1
 8002a28:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002a2a:	2310      	movs	r3, #16
 8002a2c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002a2e:	2307      	movs	r3, #7
 8002a30:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002a32:	2302      	movs	r3, #2
 8002a34:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV8;
 8002a36:	2308      	movs	r3, #8
 8002a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002a3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a3e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a40:	f107 0314 	add.w	r3, r7, #20
 8002a44:	4618      	mov	r0, r3
 8002a46:	f004 fa29 	bl	8006e9c <HAL_RCCEx_PeriphCLKConfig>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8002a50:	f7ff ff9e 	bl	8002990 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002a54:	4b30      	ldr	r3, [pc, #192]	@ (8002b18 <HAL_ADC_MspInit+0x134>)
 8002a56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a58:	4a2f      	ldr	r2, [pc, #188]	@ (8002b18 <HAL_ADC_MspInit+0x134>)
 8002a5a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a60:	4b2d      	ldr	r3, [pc, #180]	@ (8002b18 <HAL_ADC_MspInit+0x134>)
 8002a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b18 <HAL_ADC_MspInit+0x134>)
 8002a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a70:	4a29      	ldr	r2, [pc, #164]	@ (8002b18 <HAL_ADC_MspInit+0x134>)
 8002a72:	f043 0301 	orr.w	r3, r3, #1
 8002a76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a78:	4b27      	ldr	r3, [pc, #156]	@ (8002b18 <HAL_ADC_MspInit+0x134>)
 8002a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a7c:	f003 0301 	and.w	r3, r3, #1
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a84:	2301      	movs	r3, #1
 8002a86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002a8a:	230b      	movs	r3, #11
 8002a8c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a96:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aa0:	f003 f9ee 	bl	8005e80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002aa4:	4b1d      	ldr	r3, [pc, #116]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002aa6:	4a1e      	ldr	r2, [pc, #120]	@ (8002b20 <HAL_ADC_MspInit+0x13c>)
 8002aa8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ab0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ab6:	4b19      	ldr	r3, [pc, #100]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002abc:	4b17      	ldr	r3, [pc, #92]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002abe:	2280      	movs	r2, #128	@ 0x80
 8002ac0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ac2:	4b16      	ldr	r3, [pc, #88]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002ac4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ac8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002aca:	4b14      	ldr	r3, [pc, #80]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002acc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ad0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002ad2:	4b12      	ldr	r3, [pc, #72]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002ad8:	4b10      	ldr	r3, [pc, #64]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002ade:	480f      	ldr	r0, [pc, #60]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002ae0:	f002 ffd6 	bl	8005a90 <HAL_DMA_Init>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <HAL_ADC_MspInit+0x10a>
    {
      Error_Handler();
 8002aea:	f7ff ff51 	bl	8002990 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a0a      	ldr	r2, [pc, #40]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002af2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002af4:	4a09      	ldr	r2, [pc, #36]	@ (8002b1c <HAL_ADC_MspInit+0x138>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002afa:	2200      	movs	r2, #0
 8002afc:	2100      	movs	r1, #0
 8002afe:	2012      	movs	r0, #18
 8002b00:	f002 fbf3 	bl	80052ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002b04:	2012      	movs	r0, #18
 8002b06:	f002 fc0c 	bl	8005322 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b0a:	bf00      	nop
 8002b0c:	37b0      	adds	r7, #176	@ 0xb0
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	50040000 	.word	0x50040000
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	200000f8 	.word	0x200000f8
 8002b20:	40020008 	.word	0x40020008

08002b24 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b08a      	sub	sp, #40	@ 0x28
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b2c:	f107 0314 	add.w	r3, r7, #20
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	605a      	str	r2, [r3, #4]
 8002b36:	609a      	str	r2, [r3, #8]
 8002b38:	60da      	str	r2, [r3, #12]
 8002b3a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a2f      	ldr	r2, [pc, #188]	@ (8002c00 <HAL_DAC_MspInit+0xdc>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d157      	bne.n	8002bf6 <HAL_DAC_MspInit+0xd2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002b46:	4b2f      	ldr	r3, [pc, #188]	@ (8002c04 <HAL_DAC_MspInit+0xe0>)
 8002b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b4a:	4a2e      	ldr	r2, [pc, #184]	@ (8002c04 <HAL_DAC_MspInit+0xe0>)
 8002b4c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002b50:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b52:	4b2c      	ldr	r3, [pc, #176]	@ (8002c04 <HAL_DAC_MspInit+0xe0>)
 8002b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b56:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b5a:	613b      	str	r3, [r7, #16]
 8002b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5e:	4b29      	ldr	r3, [pc, #164]	@ (8002c04 <HAL_DAC_MspInit+0xe0>)
 8002b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b62:	4a28      	ldr	r2, [pc, #160]	@ (8002c04 <HAL_DAC_MspInit+0xe0>)
 8002b64:	f043 0301 	orr.w	r3, r3, #1
 8002b68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b6a:	4b26      	ldr	r3, [pc, #152]	@ (8002c04 <HAL_DAC_MspInit+0xe0>)
 8002b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	60fb      	str	r3, [r7, #12]
 8002b74:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002b76:	2330      	movs	r3, #48	@ 0x30
 8002b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b82:	f107 0314 	add.w	r3, r7, #20
 8002b86:	4619      	mov	r1, r3
 8002b88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b8c:	f003 f978 	bl	8005e80 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA1_Channel4;
 8002b90:	4b1d      	ldr	r3, [pc, #116]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002b92:	4a1e      	ldr	r2, [pc, #120]	@ (8002c0c <HAL_DAC_MspInit+0xe8>)
 8002b94:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Request = DMA_REQUEST_5;
 8002b96:	4b1c      	ldr	r3, [pc, #112]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002b98:	2205      	movs	r2, #5
 8002b9a:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002b9e:	2210      	movs	r2, #16
 8002ba0:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ba2:	4b19      	ldr	r3, [pc, #100]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002ba8:	4b17      	ldr	r3, [pc, #92]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002baa:	2280      	movs	r2, #128	@ 0x80
 8002bac:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002bae:	4b16      	ldr	r3, [pc, #88]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002bb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bb4:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002bb6:	4b14      	ldr	r3, [pc, #80]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002bb8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002bbc:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 8002bbe:	4b12      	ldr	r3, [pc, #72]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	61da      	str	r2, [r3, #28]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002bc4:	4b10      	ldr	r3, [pc, #64]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 8002bca:	480f      	ldr	r0, [pc, #60]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002bcc:	f002 ff60 	bl	8005a90 <HAL_DMA_Init>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8002bd6:	f7ff fedb 	bl	8002990 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac_ch2);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002bde:	60da      	str	r2, [r3, #12]
 8002be0:	4a09      	ldr	r2, [pc, #36]	@ (8002c08 <HAL_DAC_MspInit+0xe4>)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002be6:	2200      	movs	r2, #0
 8002be8:	2100      	movs	r1, #0
 8002bea:	2036      	movs	r0, #54	@ 0x36
 8002bec:	f002 fb7d 	bl	80052ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002bf0:	2036      	movs	r0, #54	@ 0x36
 8002bf2:	f002 fb96 	bl	8005322 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002bf6:	bf00      	nop
 8002bf8:	3728      	adds	r7, #40	@ 0x28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40007400 	.word	0x40007400
 8002c04:	40021000 	.word	0x40021000
 8002c08:	20000154 	.word	0x20000154
 8002c0c:	40020044 	.word	0x40020044

08002c10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a28      	ldr	r2, [pc, #160]	@ (8002cc0 <HAL_TIM_Base_MspInit+0xb0>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d10c      	bne.n	8002c3c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c22:	4b28      	ldr	r3, [pc, #160]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c26:	4a27      	ldr	r2, [pc, #156]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c28:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c2e:	4b25      	ldr	r3, [pc, #148]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c36:	617b      	str	r3, [r7, #20]
 8002c38:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002c3a:	e03c      	b.n	8002cb6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c44:	d10c      	bne.n	8002c60 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c46:	4b1f      	ldr	r3, [pc, #124]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c52:	4b1c      	ldr	r3, [pc, #112]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c56:	f003 0301 	and.w	r3, r3, #1
 8002c5a:	613b      	str	r3, [r7, #16]
 8002c5c:	693b      	ldr	r3, [r7, #16]
}
 8002c5e:	e02a      	b.n	8002cb6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a18      	ldr	r2, [pc, #96]	@ (8002cc8 <HAL_TIM_Base_MspInit+0xb8>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d10c      	bne.n	8002c84 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c6a:	4b16      	ldr	r3, [pc, #88]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6e:	4a15      	ldr	r2, [pc, #84]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c70:	f043 0302 	orr.w	r3, r3, #2
 8002c74:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c76:	4b13      	ldr	r3, [pc, #76]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c7a:	f003 0302 	and.w	r3, r3, #2
 8002c7e:	60fb      	str	r3, [r7, #12]
 8002c80:	68fb      	ldr	r3, [r7, #12]
}
 8002c82:	e018      	b.n	8002cb6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM6)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a10      	ldr	r2, [pc, #64]	@ (8002ccc <HAL_TIM_Base_MspInit+0xbc>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d113      	bne.n	8002cb6 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c92:	4a0c      	ldr	r2, [pc, #48]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c94:	f043 0310 	orr.w	r3, r3, #16
 8002c98:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc4 <HAL_TIM_Base_MspInit+0xb4>)
 8002c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c9e:	f003 0310 	and.w	r3, r3, #16
 8002ca2:	60bb      	str	r3, [r7, #8]
 8002ca4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	2100      	movs	r1, #0
 8002caa:	2036      	movs	r0, #54	@ 0x36
 8002cac:	f002 fb1d 	bl	80052ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002cb0:	2036      	movs	r0, #54	@ 0x36
 8002cb2:	f002 fb36 	bl	8005322 <HAL_NVIC_EnableIRQ>
}
 8002cb6:	bf00      	nop
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40012c00 	.word	0x40012c00
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	40000400 	.word	0x40000400
 8002ccc:	40001000 	.word	0x40001000

08002cd0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08a      	sub	sp, #40	@ 0x28
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd8:	f107 0314 	add.w	r3, r7, #20
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	605a      	str	r2, [r3, #4]
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	60da      	str	r2, [r3, #12]
 8002ce6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cf0:	d11d      	bne.n	8002d2e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf2:	4b21      	ldr	r3, [pc, #132]	@ (8002d78 <HAL_TIM_MspPostInit+0xa8>)
 8002cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cf6:	4a20      	ldr	r2, [pc, #128]	@ (8002d78 <HAL_TIM_MspPostInit+0xa8>)
 8002cf8:	f043 0302 	orr.w	r3, r3, #2
 8002cfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8002d78 <HAL_TIM_MspPostInit+0xa8>)
 8002d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	613b      	str	r3, [r7, #16]
 8002d08:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 8002d0a:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8002d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d10:	2302      	movs	r3, #2
 8002d12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d20:	f107 0314 	add.w	r3, r7, #20
 8002d24:	4619      	mov	r1, r3
 8002d26:	4815      	ldr	r0, [pc, #84]	@ (8002d7c <HAL_TIM_MspPostInit+0xac>)
 8002d28:	f003 f8aa 	bl	8005e80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002d2c:	e020      	b.n	8002d70 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a13      	ldr	r2, [pc, #76]	@ (8002d80 <HAL_TIM_MspPostInit+0xb0>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d11b      	bne.n	8002d70 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d38:	4b0f      	ldr	r3, [pc, #60]	@ (8002d78 <HAL_TIM_MspPostInit+0xa8>)
 8002d3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d3c:	4a0e      	ldr	r2, [pc, #56]	@ (8002d78 <HAL_TIM_MspPostInit+0xa8>)
 8002d3e:	f043 0302 	orr.w	r3, r3, #2
 8002d42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d44:	4b0c      	ldr	r3, [pc, #48]	@ (8002d78 <HAL_TIM_MspPostInit+0xa8>)
 8002d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	60fb      	str	r3, [r7, #12]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002d50:	2310      	movs	r3, #16
 8002d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d54:	2302      	movs	r3, #2
 8002d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d60:	2302      	movs	r3, #2
 8002d62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d64:	f107 0314 	add.w	r3, r7, #20
 8002d68:	4619      	mov	r1, r3
 8002d6a:	4804      	ldr	r0, [pc, #16]	@ (8002d7c <HAL_TIM_MspPostInit+0xac>)
 8002d6c:	f003 f888 	bl	8005e80 <HAL_GPIO_Init>
}
 8002d70:	bf00      	nop
 8002d72:	3728      	adds	r7, #40	@ 0x28
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	48000400 	.word	0x48000400
 8002d80:	40000400 	.word	0x40000400

08002d84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b0ac      	sub	sp, #176	@ 0xb0
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d8c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	605a      	str	r2, [r3, #4]
 8002d96:	609a      	str	r2, [r3, #8]
 8002d98:	60da      	str	r2, [r3, #12]
 8002d9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d9c:	f107 0314 	add.w	r3, r7, #20
 8002da0:	2288      	movs	r2, #136	@ 0x88
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f008 f91d 	bl	800afe4 <memset>
  if(huart->Instance==USART2)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a21      	ldr	r2, [pc, #132]	@ (8002e34 <HAL_UART_MspInit+0xb0>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d13b      	bne.n	8002e2c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002db4:	2302      	movs	r3, #2
 8002db6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002db8:	2300      	movs	r3, #0
 8002dba:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dbc:	f107 0314 	add.w	r3, r7, #20
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f004 f86b 	bl	8006e9c <HAL_RCCEx_PeriphCLKConfig>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d001      	beq.n	8002dd0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002dcc:	f7ff fde0 	bl	8002990 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002dd0:	4b19      	ldr	r3, [pc, #100]	@ (8002e38 <HAL_UART_MspInit+0xb4>)
 8002dd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd4:	4a18      	ldr	r2, [pc, #96]	@ (8002e38 <HAL_UART_MspInit+0xb4>)
 8002dd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dda:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ddc:	4b16      	ldr	r3, [pc, #88]	@ (8002e38 <HAL_UART_MspInit+0xb4>)
 8002dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de4:	613b      	str	r3, [r7, #16]
 8002de6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de8:	4b13      	ldr	r3, [pc, #76]	@ (8002e38 <HAL_UART_MspInit+0xb4>)
 8002dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dec:	4a12      	ldr	r2, [pc, #72]	@ (8002e38 <HAL_UART_MspInit+0xb4>)
 8002dee:	f043 0301 	orr.w	r3, r3, #1
 8002df2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002df4:	4b10      	ldr	r3, [pc, #64]	@ (8002e38 <HAL_UART_MspInit+0xb4>)
 8002df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	60fb      	str	r3, [r7, #12]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002e00:	230c      	movs	r3, #12
 8002e02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e06:	2302      	movs	r3, #2
 8002e08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e12:	2303      	movs	r3, #3
 8002e14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e18:	2307      	movs	r3, #7
 8002e1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e1e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002e22:	4619      	mov	r1, r3
 8002e24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e28:	f003 f82a 	bl	8005e80 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002e2c:	bf00      	nop
 8002e2e:	37b0      	adds	r7, #176	@ 0xb0
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40004400 	.word	0x40004400
 8002e38:	40021000 	.word	0x40021000

08002e3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e40:	bf00      	nop
 8002e42:	e7fd      	b.n	8002e40 <NMI_Handler+0x4>

08002e44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e48:	bf00      	nop
 8002e4a:	e7fd      	b.n	8002e48 <HardFault_Handler+0x4>

08002e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e50:	bf00      	nop
 8002e52:	e7fd      	b.n	8002e50 <MemManage_Handler+0x4>

08002e54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e58:	bf00      	nop
 8002e5a:	e7fd      	b.n	8002e58 <BusFault_Handler+0x4>

08002e5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e60:	bf00      	nop
 8002e62:	e7fd      	b.n	8002e60 <UsageFault_Handler+0x4>

08002e64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e68:	bf00      	nop
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr

08002e72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e72:	b480      	push	{r7}
 8002e74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e76:	bf00      	nop
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr

08002e8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e92:	f000 f8fd 	bl	8003090 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e96:	bf00      	nop
 8002e98:	bd80      	pop	{r7, pc}
	...

08002e9c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ea0:	4802      	ldr	r0, [pc, #8]	@ (8002eac <DMA1_Channel1_IRQHandler+0x10>)
 8002ea2:	f002 ff0d 	bl	8005cc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002ea6:	bf00      	nop
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	200000f8 	.word	0x200000f8

08002eb0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 8002eb4:	4802      	ldr	r0, [pc, #8]	@ (8002ec0 <DMA1_Channel4_IRQHandler+0x10>)
 8002eb6:	f002 ff03 	bl	8005cc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002eba:	bf00      	nop
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20000154 	.word	0x20000154

08002ec4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002ec8:	4802      	ldr	r0, [pc, #8]	@ (8002ed4 <ADC1_2_IRQHandler+0x10>)
 8002eca:	f000 ff49 	bl	8003d60 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002ece:	bf00      	nop
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	20000094 	.word	0x20000094

08002ed8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002edc:	4803      	ldr	r0, [pc, #12]	@ (8002eec <TIM6_DAC_IRQHandler+0x14>)
 8002ede:	f004 fec1 	bl	8007c64 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8002ee2:	4803      	ldr	r0, [pc, #12]	@ (8002ef0 <TIM6_DAC_IRQHandler+0x18>)
 8002ee4:	f002 fb72 	bl	80055cc <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002ee8:	bf00      	nop
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	20000280 	.word	0x20000280
 8002ef0:	20000140 	.word	0x20000140

08002ef4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002efc:	4a14      	ldr	r2, [pc, #80]	@ (8002f50 <_sbrk+0x5c>)
 8002efe:	4b15      	ldr	r3, [pc, #84]	@ (8002f54 <_sbrk+0x60>)
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f08:	4b13      	ldr	r3, [pc, #76]	@ (8002f58 <_sbrk+0x64>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d102      	bne.n	8002f16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f10:	4b11      	ldr	r3, [pc, #68]	@ (8002f58 <_sbrk+0x64>)
 8002f12:	4a12      	ldr	r2, [pc, #72]	@ (8002f5c <_sbrk+0x68>)
 8002f14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f16:	4b10      	ldr	r3, [pc, #64]	@ (8002f58 <_sbrk+0x64>)
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d207      	bcs.n	8002f34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f24:	f008 f866 	bl	800aff4 <__errno>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	220c      	movs	r2, #12
 8002f2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f32:	e009      	b.n	8002f48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f34:	4b08      	ldr	r3, [pc, #32]	@ (8002f58 <_sbrk+0x64>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f3a:	4b07      	ldr	r3, [pc, #28]	@ (8002f58 <_sbrk+0x64>)
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4413      	add	r3, r2
 8002f42:	4a05      	ldr	r2, [pc, #20]	@ (8002f58 <_sbrk+0x64>)
 8002f44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f46:	68fb      	ldr	r3, [r7, #12]
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3718      	adds	r7, #24
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	20018000 	.word	0x20018000
 8002f54:	00000400 	.word	0x00000400
 8002f58:	20007544 	.word	0x20007544
 8002f5c:	20007698 	.word	0x20007698

08002f60 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002f64:	4b06      	ldr	r3, [pc, #24]	@ (8002f80 <SystemInit+0x20>)
 8002f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f6a:	4a05      	ldr	r2, [pc, #20]	@ (8002f80 <SystemInit+0x20>)
 8002f6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002f74:	bf00      	nop
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	e000ed00 	.word	0xe000ed00

08002f84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002f84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fbc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f88:	f7ff ffea 	bl	8002f60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f8c:	480c      	ldr	r0, [pc, #48]	@ (8002fc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f8e:	490d      	ldr	r1, [pc, #52]	@ (8002fc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f90:	4a0d      	ldr	r2, [pc, #52]	@ (8002fc8 <LoopForever+0xe>)
  movs r3, #0
 8002f92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f94:	e002      	b.n	8002f9c <LoopCopyDataInit>

08002f96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f9a:	3304      	adds	r3, #4

08002f9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fa0:	d3f9      	bcc.n	8002f96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8002fcc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fa4:	4c0a      	ldr	r4, [pc, #40]	@ (8002fd0 <LoopForever+0x16>)
  movs r3, #0
 8002fa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fa8:	e001      	b.n	8002fae <LoopFillZerobss>

08002faa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002faa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fac:	3204      	adds	r2, #4

08002fae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fb0:	d3fb      	bcc.n	8002faa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002fb2:	f008 f825 	bl	800b000 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fb6:	f7fe fdfb 	bl	8001bb0 <main>

08002fba <LoopForever>:

LoopForever:
    b LoopForever
 8002fba:	e7fe      	b.n	8002fba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002fbc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002fc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fc4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002fc8:	08020460 	.word	0x08020460
  ldr r2, =_sbss
 8002fcc:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002fd0:	20007694 	.word	0x20007694

08002fd4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002fd4:	e7fe      	b.n	8002fd4 <ADC3_IRQHandler>
	...

08002fd8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8003014 <HAL_Init+0x3c>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a0b      	ldr	r2, [pc, #44]	@ (8003014 <HAL_Init+0x3c>)
 8002fe8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fec:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fee:	2003      	movs	r0, #3
 8002ff0:	f002 f970 	bl	80052d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ff4:	2000      	movs	r0, #0
 8002ff6:	f000 f80f 	bl	8003018 <HAL_InitTick>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d002      	beq.n	8003006 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	71fb      	strb	r3, [r7, #7]
 8003004:	e001      	b.n	800300a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003006:	f7ff fcc9 	bl	800299c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800300a:	79fb      	ldrb	r3, [r7, #7]
}
 800300c:	4618      	mov	r0, r3
 800300e:	3708      	adds	r7, #8
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	40022000 	.word	0x40022000

08003018 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003020:	2300      	movs	r3, #0
 8003022:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003024:	4b17      	ldr	r3, [pc, #92]	@ (8003084 <HAL_InitTick+0x6c>)
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d023      	beq.n	8003074 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800302c:	4b16      	ldr	r3, [pc, #88]	@ (8003088 <HAL_InitTick+0x70>)
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	4b14      	ldr	r3, [pc, #80]	@ (8003084 <HAL_InitTick+0x6c>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	4619      	mov	r1, r3
 8003036:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800303a:	fbb3 f3f1 	udiv	r3, r3, r1
 800303e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003042:	4618      	mov	r0, r3
 8003044:	f002 f97b 	bl	800533e <HAL_SYSTICK_Config>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d10f      	bne.n	800306e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b0f      	cmp	r3, #15
 8003052:	d809      	bhi.n	8003068 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003054:	2200      	movs	r2, #0
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	f04f 30ff 	mov.w	r0, #4294967295
 800305c:	f002 f945 	bl	80052ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003060:	4a0a      	ldr	r2, [pc, #40]	@ (800308c <HAL_InitTick+0x74>)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6013      	str	r3, [r2, #0]
 8003066:	e007      	b.n	8003078 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	73fb      	strb	r3, [r7, #15]
 800306c:	e004      	b.n	8003078 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	73fb      	strb	r3, [r7, #15]
 8003072:	e001      	b.n	8003078 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003078:	7bfb      	ldrb	r3, [r7, #15]
}
 800307a:	4618      	mov	r0, r3
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	20000024 	.word	0x20000024
 8003088:	2000001c 	.word	0x2000001c
 800308c:	20000020 	.word	0x20000020

08003090 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003094:	4b06      	ldr	r3, [pc, #24]	@ (80030b0 <HAL_IncTick+0x20>)
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	461a      	mov	r2, r3
 800309a:	4b06      	ldr	r3, [pc, #24]	@ (80030b4 <HAL_IncTick+0x24>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4413      	add	r3, r2
 80030a0:	4a04      	ldr	r2, [pc, #16]	@ (80030b4 <HAL_IncTick+0x24>)
 80030a2:	6013      	str	r3, [r2, #0]
}
 80030a4:	bf00      	nop
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	20000024 	.word	0x20000024
 80030b4:	20007548 	.word	0x20007548

080030b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  return uwTick;
 80030bc:	4b03      	ldr	r3, [pc, #12]	@ (80030cc <HAL_GetTick+0x14>)
 80030be:	681b      	ldr	r3, [r3, #0]
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	20007548 	.word	0x20007548

080030d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030d8:	f7ff ffee 	bl	80030b8 <HAL_GetTick>
 80030dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e8:	d005      	beq.n	80030f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80030ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003114 <HAL_Delay+0x44>)
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	461a      	mov	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	4413      	add	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030f6:	bf00      	nop
 80030f8:	f7ff ffde 	bl	80030b8 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	429a      	cmp	r2, r3
 8003106:	d8f7      	bhi.n	80030f8 <HAL_Delay+0x28>
  {
  }
}
 8003108:	bf00      	nop
 800310a:	bf00      	nop
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	20000024 	.word	0x20000024

08003118 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	431a      	orrs	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	609a      	str	r2, [r3, #8]
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr

0800313e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800313e:	b480      	push	{r7}
 8003140:	b083      	sub	sp, #12
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
 8003146:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	431a      	orrs	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	609a      	str	r2, [r3, #8]
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003174:	4618      	mov	r0, r3
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003180:	b480      	push	{r7}
 8003182:	b087      	sub	sp, #28
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
 800318c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	3360      	adds	r3, #96	@ 0x60
 8003192:	461a      	mov	r2, r3
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4413      	add	r3, r2
 800319a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	4b08      	ldr	r3, [pc, #32]	@ (80031c4 <LL_ADC_SetOffset+0x44>)
 80031a2:	4013      	ands	r3, r2
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80031aa:	683a      	ldr	r2, [r7, #0]
 80031ac:	430a      	orrs	r2, r1
 80031ae:	4313      	orrs	r3, r2
 80031b0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80031b8:	bf00      	nop
 80031ba:	371c      	adds	r7, #28
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	03fff000 	.word	0x03fff000

080031c8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b085      	sub	sp, #20
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	3360      	adds	r3, #96	@ 0x60
 80031d6:	461a      	mov	r2, r3
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	4413      	add	r3, r2
 80031de:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3714      	adds	r7, #20
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b087      	sub	sp, #28
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	3360      	adds	r3, #96	@ 0x60
 8003204:	461a      	mov	r2, r3
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	4413      	add	r3, r2
 800320c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	431a      	orrs	r2, r3
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800321e:	bf00      	nop
 8003220:	371c      	adds	r7, #28
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr

0800322a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800322a:	b480      	push	{r7}
 800322c:	b083      	sub	sp, #12
 800322e:	af00      	add	r7, sp, #0
 8003230:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800323e:	2301      	movs	r3, #1
 8003240:	e000      	b.n	8003244 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003242:	2300      	movs	r3, #0
}
 8003244:	4618      	mov	r0, r3
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003250:	b480      	push	{r7}
 8003252:	b087      	sub	sp, #28
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	3330      	adds	r3, #48	@ 0x30
 8003260:	461a      	mov	r2, r3
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	0a1b      	lsrs	r3, r3, #8
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	f003 030c 	and.w	r3, r3, #12
 800326c:	4413      	add	r3, r2
 800326e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	f003 031f 	and.w	r3, r3, #31
 800327a:	211f      	movs	r1, #31
 800327c:	fa01 f303 	lsl.w	r3, r1, r3
 8003280:	43db      	mvns	r3, r3
 8003282:	401a      	ands	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	0e9b      	lsrs	r3, r3, #26
 8003288:	f003 011f 	and.w	r1, r3, #31
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	f003 031f 	and.w	r3, r3, #31
 8003292:	fa01 f303 	lsl.w	r3, r1, r3
 8003296:	431a      	orrs	r2, r3
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800329c:	bf00      	nop
 800329e:	371c      	adds	r7, #28
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032b4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d101      	bne.n	80032c0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80032bc:	2301      	movs	r3, #1
 80032be:	e000      	b.n	80032c2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr

080032ce <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80032ce:	b480      	push	{r7}
 80032d0:	b087      	sub	sp, #28
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	60f8      	str	r0, [r7, #12]
 80032d6:	60b9      	str	r1, [r7, #8]
 80032d8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	3314      	adds	r3, #20
 80032de:	461a      	mov	r2, r3
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	0e5b      	lsrs	r3, r3, #25
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	4413      	add	r3, r2
 80032ec:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	0d1b      	lsrs	r3, r3, #20
 80032f6:	f003 031f 	and.w	r3, r3, #31
 80032fa:	2107      	movs	r1, #7
 80032fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003300:	43db      	mvns	r3, r3
 8003302:	401a      	ands	r2, r3
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	0d1b      	lsrs	r3, r3, #20
 8003308:	f003 031f 	and.w	r3, r3, #31
 800330c:	6879      	ldr	r1, [r7, #4]
 800330e:	fa01 f303 	lsl.w	r3, r1, r3
 8003312:	431a      	orrs	r2, r3
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003318:	bf00      	nop
 800331a:	371c      	adds	r7, #28
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800333c:	43db      	mvns	r3, r3
 800333e:	401a      	ands	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f003 0318 	and.w	r3, r3, #24
 8003346:	4908      	ldr	r1, [pc, #32]	@ (8003368 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003348:	40d9      	lsrs	r1, r3
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	400b      	ands	r3, r1
 800334e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003352:	431a      	orrs	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800335a:	bf00      	nop
 800335c:	3714      	adds	r7, #20
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	0007ffff 	.word	0x0007ffff

0800336c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f003 031f 	and.w	r3, r3, #31
}
 800337c:	4618      	mov	r0, r3
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003398:	4618      	mov	r0, r3
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80033b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6093      	str	r3, [r2, #8]
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80033d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033dc:	d101      	bne.n	80033e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003400:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003404:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800340c:	bf00      	nop
 800340e:	370c      	adds	r7, #12
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003428:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800342c:	d101      	bne.n	8003432 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800342e:	2301      	movs	r3, #1
 8003430:	e000      	b.n	8003434 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003450:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003454:	f043 0201 	orr.w	r2, r3, #1
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003478:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800347c:	f043 0202 	orr.w	r2, r3, #2
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d101      	bne.n	80034a8 <LL_ADC_IsEnabled+0x18>
 80034a4:	2301      	movs	r3, #1
 80034a6:	e000      	b.n	80034aa <LL_ADC_IsEnabled+0x1a>
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	370c      	adds	r7, #12
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d101      	bne.n	80034ce <LL_ADC_IsDisableOngoing+0x18>
 80034ca:	2301      	movs	r3, #1
 80034cc:	e000      	b.n	80034d0 <LL_ADC_IsDisableOngoing+0x1a>
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	370c      	adds	r7, #12
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr

080034dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034f0:	f043 0204 	orr.w	r2, r3, #4
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80034f8:	bf00      	nop
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003514:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003518:	f043 0210 	orr.w	r2, r3, #16
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b04      	cmp	r3, #4
 800353e:	d101      	bne.n	8003544 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003540:	2301      	movs	r3, #1
 8003542:	e000      	b.n	8003546 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr

08003552 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003552:	b480      	push	{r7}
 8003554:	b083      	sub	sp, #12
 8003556:	af00      	add	r7, sp, #0
 8003558:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003562:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003566:	f043 0220 	orr.w	r2, r3, #32
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800356e:	bf00      	nop
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr

0800357a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800357a:	b480      	push	{r7}
 800357c:	b083      	sub	sp, #12
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b08      	cmp	r3, #8
 800358c:	d101      	bne.n	8003592 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80035a0:	b590      	push	{r4, r7, lr}
 80035a2:	b089      	sub	sp, #36	@ 0x24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035a8:	2300      	movs	r3, #0
 80035aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80035ac:	2300      	movs	r3, #0
 80035ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e130      	b.n	800381c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d109      	bne.n	80035dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f7ff fa0b 	bl	80029e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7ff fef1 	bl	80033c8 <LL_ADC_IsDeepPowerDownEnabled>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d004      	beq.n	80035f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff fed7 	bl	80033a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7ff ff0c 	bl	8003418 <LL_ADC_IsInternalRegulatorEnabled>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d115      	bne.n	8003632 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4618      	mov	r0, r3
 800360c:	f7ff fef0 	bl	80033f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003610:	4b84      	ldr	r3, [pc, #528]	@ (8003824 <HAL_ADC_Init+0x284>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	099b      	lsrs	r3, r3, #6
 8003616:	4a84      	ldr	r2, [pc, #528]	@ (8003828 <HAL_ADC_Init+0x288>)
 8003618:	fba2 2303 	umull	r2, r3, r2, r3
 800361c:	099b      	lsrs	r3, r3, #6
 800361e:	3301      	adds	r3, #1
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003624:	e002      	b.n	800362c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	3b01      	subs	r3, #1
 800362a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1f9      	bne.n	8003626 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f7ff feee 	bl	8003418 <LL_ADC_IsInternalRegulatorEnabled>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d10d      	bne.n	800365e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003646:	f043 0210 	orr.w	r2, r3, #16
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003652:	f043 0201 	orr.w	r2, r3, #1
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4618      	mov	r0, r3
 8003664:	f7ff ff62 	bl	800352c <LL_ADC_REG_IsConversionOngoing>
 8003668:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800366e:	f003 0310 	and.w	r3, r3, #16
 8003672:	2b00      	cmp	r3, #0
 8003674:	f040 80c9 	bne.w	800380a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	2b00      	cmp	r3, #0
 800367c:	f040 80c5 	bne.w	800380a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003684:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003688:	f043 0202 	orr.w	r2, r3, #2
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff fefb 	bl	8003490 <LL_ADC_IsEnabled>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d115      	bne.n	80036cc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036a0:	4862      	ldr	r0, [pc, #392]	@ (800382c <HAL_ADC_Init+0x28c>)
 80036a2:	f7ff fef5 	bl	8003490 <LL_ADC_IsEnabled>
 80036a6:	4604      	mov	r4, r0
 80036a8:	4861      	ldr	r0, [pc, #388]	@ (8003830 <HAL_ADC_Init+0x290>)
 80036aa:	f7ff fef1 	bl	8003490 <LL_ADC_IsEnabled>
 80036ae:	4603      	mov	r3, r0
 80036b0:	431c      	orrs	r4, r3
 80036b2:	4860      	ldr	r0, [pc, #384]	@ (8003834 <HAL_ADC_Init+0x294>)
 80036b4:	f7ff feec 	bl	8003490 <LL_ADC_IsEnabled>
 80036b8:	4603      	mov	r3, r0
 80036ba:	4323      	orrs	r3, r4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d105      	bne.n	80036cc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	4619      	mov	r1, r3
 80036c6:	485c      	ldr	r0, [pc, #368]	@ (8003838 <HAL_ADC_Init+0x298>)
 80036c8:	f7ff fd26 	bl	8003118 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	7e5b      	ldrb	r3, [r3, #25]
 80036d0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036d6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80036dc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80036e2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036ea:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80036ec:	4313      	orrs	r3, r2
 80036ee:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d106      	bne.n	8003708 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fe:	3b01      	subs	r3, #1
 8003700:	045b      	lsls	r3, r3, #17
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800370c:	2b00      	cmp	r3, #0
 800370e:	d009      	beq.n	8003724 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003714:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4313      	orrs	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68da      	ldr	r2, [r3, #12]
 800372a:	4b44      	ldr	r3, [pc, #272]	@ (800383c <HAL_ADC_Init+0x29c>)
 800372c:	4013      	ands	r3, r2
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	6812      	ldr	r2, [r2, #0]
 8003732:	69b9      	ldr	r1, [r7, #24]
 8003734:	430b      	orrs	r3, r1
 8003736:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff ff1c 	bl	800357a <LL_ADC_INJ_IsConversionOngoing>
 8003742:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d13d      	bne.n	80037c6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d13a      	bne.n	80037c6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003754:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800375c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800375e:	4313      	orrs	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800376c:	f023 0302 	bic.w	r3, r3, #2
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	6812      	ldr	r2, [r2, #0]
 8003774:	69b9      	ldr	r1, [r7, #24]
 8003776:	430b      	orrs	r3, r1
 8003778:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003780:	2b01      	cmp	r3, #1
 8003782:	d118      	bne.n	80037b6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800378e:	f023 0304 	bic.w	r3, r3, #4
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800379a:	4311      	orrs	r1, r2
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80037a0:	4311      	orrs	r1, r2
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80037a6:	430a      	orrs	r2, r1
 80037a8:	431a      	orrs	r2, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f042 0201 	orr.w	r2, r2, #1
 80037b2:	611a      	str	r2, [r3, #16]
 80037b4:	e007      	b.n	80037c6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	691a      	ldr	r2, [r3, #16]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0201 	bic.w	r2, r2, #1
 80037c4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d10c      	bne.n	80037e8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d4:	f023 010f 	bic.w	r1, r3, #15
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	1e5a      	subs	r2, r3, #1
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80037e6:	e007      	b.n	80037f8 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f022 020f 	bic.w	r2, r2, #15
 80037f6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037fc:	f023 0303 	bic.w	r3, r3, #3
 8003800:	f043 0201 	orr.w	r2, r3, #1
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	655a      	str	r2, [r3, #84]	@ 0x54
 8003808:	e007      	b.n	800381a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800380e:	f043 0210 	orr.w	r2, r3, #16
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800381a:	7ffb      	ldrb	r3, [r7, #31]
}
 800381c:	4618      	mov	r0, r3
 800381e:	3724      	adds	r7, #36	@ 0x24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd90      	pop	{r4, r7, pc}
 8003824:	2000001c 	.word	0x2000001c
 8003828:	053e2d63 	.word	0x053e2d63
 800382c:	50040000 	.word	0x50040000
 8003830:	50040100 	.word	0x50040100
 8003834:	50040200 	.word	0x50040200
 8003838:	50040300 	.word	0x50040300
 800383c:	fff0c007 	.word	0xfff0c007

08003840 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003848:	4857      	ldr	r0, [pc, #348]	@ (80039a8 <HAL_ADC_Start+0x168>)
 800384a:	f7ff fd8f 	bl	800336c <LL_ADC_GetMultimode>
 800384e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4618      	mov	r0, r3
 8003856:	f7ff fe69 	bl	800352c <LL_ADC_REG_IsConversionOngoing>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	f040 809c 	bne.w	800399a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003868:	2b01      	cmp	r3, #1
 800386a:	d101      	bne.n	8003870 <HAL_ADC_Start+0x30>
 800386c:	2302      	movs	r3, #2
 800386e:	e097      	b.n	80039a0 <HAL_ADC_Start+0x160>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f001 f94d 	bl	8004b18 <ADC_Enable>
 800387e:	4603      	mov	r3, r0
 8003880:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003882:	7dfb      	ldrb	r3, [r7, #23]
 8003884:	2b00      	cmp	r3, #0
 8003886:	f040 8083 	bne.w	8003990 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003892:	f023 0301 	bic.w	r3, r3, #1
 8003896:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a42      	ldr	r2, [pc, #264]	@ (80039ac <HAL_ADC_Start+0x16c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d002      	beq.n	80038ae <HAL_ADC_Start+0x6e>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	e000      	b.n	80038b0 <HAL_ADC_Start+0x70>
 80038ae:	4b40      	ldr	r3, [pc, #256]	@ (80039b0 <HAL_ADC_Start+0x170>)
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	6812      	ldr	r2, [r2, #0]
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d002      	beq.n	80038be <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d105      	bne.n	80038ca <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038d6:	d106      	bne.n	80038e6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038dc:	f023 0206 	bic.w	r2, r3, #6
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80038e4:	e002      	b.n	80038ec <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	221c      	movs	r2, #28
 80038f2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a2a      	ldr	r2, [pc, #168]	@ (80039ac <HAL_ADC_Start+0x16c>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d002      	beq.n	800390c <HAL_ADC_Start+0xcc>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	e000      	b.n	800390e <HAL_ADC_Start+0xce>
 800390c:	4b28      	ldr	r3, [pc, #160]	@ (80039b0 <HAL_ADC_Start+0x170>)
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	6812      	ldr	r2, [r2, #0]
 8003912:	4293      	cmp	r3, r2
 8003914:	d008      	beq.n	8003928 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d005      	beq.n	8003928 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	2b05      	cmp	r3, #5
 8003920:	d002      	beq.n	8003928 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	2b09      	cmp	r3, #9
 8003926:	d114      	bne.n	8003952 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d007      	beq.n	8003946 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800393e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f7ff fdc6 	bl	80034dc <LL_ADC_REG_StartConversion>
 8003950:	e025      	b.n	800399e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003956:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a12      	ldr	r2, [pc, #72]	@ (80039ac <HAL_ADC_Start+0x16c>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d002      	beq.n	800396e <HAL_ADC_Start+0x12e>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	e000      	b.n	8003970 <HAL_ADC_Start+0x130>
 800396e:	4b10      	ldr	r3, [pc, #64]	@ (80039b0 <HAL_ADC_Start+0x170>)
 8003970:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00f      	beq.n	800399e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003982:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003986:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	655a      	str	r2, [r3, #84]	@ 0x54
 800398e:	e006      	b.n	800399e <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003998:	e001      	b.n	800399e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800399a:	2302      	movs	r3, #2
 800399c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800399e:	7dfb      	ldrb	r3, [r7, #23]
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3718      	adds	r7, #24
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	50040300 	.word	0x50040300
 80039ac:	50040100 	.word	0x50040100
 80039b0:	50040000 	.word	0x50040000

080039b4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d101      	bne.n	80039ca <HAL_ADC_Stop+0x16>
 80039c6:	2302      	movs	r3, #2
 80039c8:	e023      	b.n	8003a12 <HAL_ADC_Stop+0x5e>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80039d2:	2103      	movs	r1, #3
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f000 ffe3 	bl	80049a0 <ADC_ConversionStop>
 80039da:	4603      	mov	r3, r0
 80039dc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80039de:	7bfb      	ldrb	r3, [r7, #15]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d111      	bne.n	8003a08 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f001 f91d 	bl	8004c24 <ADC_Disable>
 80039ea:	4603      	mov	r3, r0
 80039ec:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80039ee:	7bfb      	ldrb	r3, [r7, #15]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d109      	bne.n	8003a08 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80039fc:	f023 0301 	bic.w	r3, r3, #1
 8003a00:	f043 0201 	orr.w	r2, r3, #1
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
	...

08003a1c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b088      	sub	sp, #32
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a26:	4866      	ldr	r0, [pc, #408]	@ (8003bc0 <HAL_ADC_PollForConversion+0x1a4>)
 8003a28:	f7ff fca0 	bl	800336c <LL_ADC_GetMultimode>
 8003a2c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	2b08      	cmp	r3, #8
 8003a34:	d102      	bne.n	8003a3c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003a36:	2308      	movs	r3, #8
 8003a38:	61fb      	str	r3, [r7, #28]
 8003a3a:	e02a      	b.n	8003a92 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d005      	beq.n	8003a4e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	2b05      	cmp	r3, #5
 8003a46:	d002      	beq.n	8003a4e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	2b09      	cmp	r3, #9
 8003a4c:	d111      	bne.n	8003a72 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d007      	beq.n	8003a6c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a60:	f043 0220 	orr.w	r2, r3, #32
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e0a4      	b.n	8003bb6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003a6c:	2304      	movs	r3, #4
 8003a6e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003a70:	e00f      	b.n	8003a92 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003a72:	4853      	ldr	r0, [pc, #332]	@ (8003bc0 <HAL_ADC_PollForConversion+0x1a4>)
 8003a74:	f7ff fc88 	bl	8003388 <LL_ADC_GetMultiDMATransfer>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d007      	beq.n	8003a8e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a82:	f043 0220 	orr.w	r2, r3, #32
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e093      	b.n	8003bb6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003a8e:	2304      	movs	r3, #4
 8003a90:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003a92:	f7ff fb11 	bl	80030b8 <HAL_GetTick>
 8003a96:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003a98:	e021      	b.n	8003ade <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aa0:	d01d      	beq.n	8003ade <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003aa2:	f7ff fb09 	bl	80030b8 <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d302      	bcc.n	8003ab8 <HAL_ADC_PollForConversion+0x9c>
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d112      	bne.n	8003ade <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10b      	bne.n	8003ade <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aca:	f043 0204 	orr.w	r2, r3, #4
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e06b      	b.n	8003bb6 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d0d6      	beq.n	8003a9a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003af0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7ff fb94 	bl	800322a <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d01c      	beq.n	8003b42 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	7e5b      	ldrb	r3, [r3, #25]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d118      	bne.n	8003b42 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0308 	and.w	r3, r3, #8
 8003b1a:	2b08      	cmp	r3, #8
 8003b1c:	d111      	bne.n	8003b42 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b22:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d105      	bne.n	8003b42 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b3a:	f043 0201 	orr.w	r2, r3, #1
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a1f      	ldr	r2, [pc, #124]	@ (8003bc4 <HAL_ADC_PollForConversion+0x1a8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d002      	beq.n	8003b52 <HAL_ADC_PollForConversion+0x136>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	e000      	b.n	8003b54 <HAL_ADC_PollForConversion+0x138>
 8003b52:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc8 <HAL_ADC_PollForConversion+0x1ac>)
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	6812      	ldr	r2, [r2, #0]
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d008      	beq.n	8003b6e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d005      	beq.n	8003b6e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	2b05      	cmp	r3, #5
 8003b66:	d002      	beq.n	8003b6e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	2b09      	cmp	r3, #9
 8003b6c:	d104      	bne.n	8003b78 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	61bb      	str	r3, [r7, #24]
 8003b76:	e00c      	b.n	8003b92 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a11      	ldr	r2, [pc, #68]	@ (8003bc4 <HAL_ADC_PollForConversion+0x1a8>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d002      	beq.n	8003b88 <HAL_ADC_PollForConversion+0x16c>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	e000      	b.n	8003b8a <HAL_ADC_PollForConversion+0x16e>
 8003b88:	4b0f      	ldr	r3, [pc, #60]	@ (8003bc8 <HAL_ADC_PollForConversion+0x1ac>)
 8003b8a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	2b08      	cmp	r3, #8
 8003b96:	d104      	bne.n	8003ba2 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2208      	movs	r2, #8
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	e008      	b.n	8003bb4 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d103      	bne.n	8003bb4 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	220c      	movs	r2, #12
 8003bb2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3720      	adds	r7, #32
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	50040300 	.word	0x50040300
 8003bc4:	50040100 	.word	0x50040100
 8003bc8:	50040000 	.word	0x50040000

08003bcc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003bd8:	4853      	ldr	r0, [pc, #332]	@ (8003d28 <HAL_ADC_Start_DMA+0x15c>)
 8003bda:	f7ff fbc7 	bl	800336c <LL_ADC_GetMultimode>
 8003bde:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7ff fca1 	bl	800352c <LL_ADC_REG_IsConversionOngoing>
 8003bea:	4603      	mov	r3, r0
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f040 8093 	bne.w	8003d18 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d101      	bne.n	8003c00 <HAL_ADC_Start_DMA+0x34>
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	e08e      	b.n	8003d1e <HAL_ADC_Start_DMA+0x152>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a47      	ldr	r2, [pc, #284]	@ (8003d2c <HAL_ADC_Start_DMA+0x160>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d008      	beq.n	8003c24 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d005      	beq.n	8003c24 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	2b05      	cmp	r3, #5
 8003c1c:	d002      	beq.n	8003c24 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	2b09      	cmp	r3, #9
 8003c22:	d172      	bne.n	8003d0a <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 ff77 	bl	8004b18 <ADC_Enable>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003c2e:	7dfb      	ldrb	r3, [r7, #23]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d165      	bne.n	8003d00 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c38:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c3c:	f023 0301 	bic.w	r3, r3, #1
 8003c40:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a38      	ldr	r2, [pc, #224]	@ (8003d30 <HAL_ADC_Start_DMA+0x164>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d002      	beq.n	8003c58 <HAL_ADC_Start_DMA+0x8c>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	e000      	b.n	8003c5a <HAL_ADC_Start_DMA+0x8e>
 8003c58:	4b36      	ldr	r3, [pc, #216]	@ (8003d34 <HAL_ADC_Start_DMA+0x168>)
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	6812      	ldr	r2, [r2, #0]
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d002      	beq.n	8003c68 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d105      	bne.n	8003c74 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c6c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d006      	beq.n	8003c8e <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c84:	f023 0206 	bic.w	r2, r3, #6
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c8c:	e002      	b.n	8003c94 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c98:	4a27      	ldr	r2, [pc, #156]	@ (8003d38 <HAL_ADC_Start_DMA+0x16c>)
 8003c9a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca0:	4a26      	ldr	r2, [pc, #152]	@ (8003d3c <HAL_ADC_Start_DMA+0x170>)
 8003ca2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ca8:	4a25      	ldr	r2, [pc, #148]	@ (8003d40 <HAL_ADC_Start_DMA+0x174>)
 8003caa:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	221c      	movs	r2, #28
 8003cb2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0210 	orr.w	r2, r2, #16
 8003cca:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 0201 	orr.w	r2, r2, #1
 8003cda:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	3340      	adds	r3, #64	@ 0x40
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f001 ff88 	bl	8005c00 <HAL_DMA_Start_IT>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7ff fbef 	bl	80034dc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003cfe:	e00d      	b.n	8003d1c <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8003d08:	e008      	b.n	8003d1c <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003d16:	e001      	b.n	8003d1c <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003d18:	2302      	movs	r3, #2
 8003d1a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003d1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3718      	adds	r7, #24
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	50040300 	.word	0x50040300
 8003d2c:	50040200 	.word	0x50040200
 8003d30:	50040100 	.word	0x50040100
 8003d34:	50040000 	.word	0x50040000
 8003d38:	08004ce3 	.word	0x08004ce3
 8003d3c:	08004dbb 	.word	0x08004dbb
 8003d40:	08004dd7 	.word	0x08004dd7

08003d44 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr
	...

08003d60 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b08a      	sub	sp, #40	@ 0x28
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003d68:	2300      	movs	r3, #0
 8003d6a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d7c:	4882      	ldr	r0, [pc, #520]	@ (8003f88 <HAL_ADC_IRQHandler+0x228>)
 8003d7e:	f7ff faf5 	bl	800336c <LL_ADC_GetMultimode>
 8003d82:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	f003 0302 	and.w	r3, r3, #2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d017      	beq.n	8003dbe <HAL_ADC_IRQHandler+0x5e>
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d012      	beq.n	8003dbe <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d9c:	f003 0310 	and.w	r3, r3, #16
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d105      	bne.n	8003db0 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003da8:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f001 f905 	bl	8004fc0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	f003 0304 	and.w	r3, r3, #4
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d004      	beq.n	8003dd2 <HAL_ADC_IRQHandler+0x72>
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	f003 0304 	and.w	r3, r3, #4
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10a      	bne.n	8003de8 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 8083 	beq.w	8003ee4 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	f003 0308 	and.w	r3, r3, #8
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d07d      	beq.n	8003ee4 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dec:	f003 0310 	and.w	r3, r3, #16
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d105      	bne.n	8003e00 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7ff fa10 	bl	800322a <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d062      	beq.n	8003ed6 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a5d      	ldr	r2, [pc, #372]	@ (8003f8c <HAL_ADC_IRQHandler+0x22c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d002      	beq.n	8003e20 <HAL_ADC_IRQHandler+0xc0>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	e000      	b.n	8003e22 <HAL_ADC_IRQHandler+0xc2>
 8003e20:	4b5b      	ldr	r3, [pc, #364]	@ (8003f90 <HAL_ADC_IRQHandler+0x230>)
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6812      	ldr	r2, [r2, #0]
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d008      	beq.n	8003e3c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d005      	beq.n	8003e3c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	2b05      	cmp	r3, #5
 8003e34:	d002      	beq.n	8003e3c <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	2b09      	cmp	r3, #9
 8003e3a:	d104      	bne.n	8003e46 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	623b      	str	r3, [r7, #32]
 8003e44:	e00c      	b.n	8003e60 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a50      	ldr	r2, [pc, #320]	@ (8003f8c <HAL_ADC_IRQHandler+0x22c>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d002      	beq.n	8003e56 <HAL_ADC_IRQHandler+0xf6>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	e000      	b.n	8003e58 <HAL_ADC_IRQHandler+0xf8>
 8003e56:	4b4e      	ldr	r3, [pc, #312]	@ (8003f90 <HAL_ADC_IRQHandler+0x230>)
 8003e58:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003e60:	6a3b      	ldr	r3, [r7, #32]
 8003e62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d135      	bne.n	8003ed6 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d12e      	bne.n	8003ed6 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7ff fb55 	bl	800352c <LL_ADC_REG_IsConversionOngoing>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d11a      	bne.n	8003ebe <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 020c 	bic.w	r2, r2, #12
 8003e96:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ea8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d112      	bne.n	8003ed6 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eb4:	f043 0201 	orr.w	r2, r3, #1
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	655a      	str	r2, [r3, #84]	@ 0x54
 8003ebc:	e00b      	b.n	8003ed6 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ec2:	f043 0210 	orr.w	r2, r3, #16
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ece:	f043 0201 	orr.w	r2, r3, #1
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7fd fcfa 	bl	80018d0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	220c      	movs	r2, #12
 8003ee2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	f003 0320 	and.w	r3, r3, #32
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d004      	beq.n	8003ef8 <HAL_ADC_IRQHandler+0x198>
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	f003 0320 	and.w	r3, r3, #32
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d10b      	bne.n	8003f10 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 809f 	beq.w	8004042 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f000 8099 	beq.w	8004042 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f14:	f003 0310 	and.w	r3, r3, #16
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d105      	bne.n	8003f28 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f20:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7ff f9bb 	bl	80032a8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003f32:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7ff f976 	bl	800322a <LL_ADC_REG_IsTriggerSourceSWStart>
 8003f3e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a11      	ldr	r2, [pc, #68]	@ (8003f8c <HAL_ADC_IRQHandler+0x22c>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d002      	beq.n	8003f50 <HAL_ADC_IRQHandler+0x1f0>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	e000      	b.n	8003f52 <HAL_ADC_IRQHandler+0x1f2>
 8003f50:	4b0f      	ldr	r3, [pc, #60]	@ (8003f90 <HAL_ADC_IRQHandler+0x230>)
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	6812      	ldr	r2, [r2, #0]
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d008      	beq.n	8003f6c <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d005      	beq.n	8003f6c <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	2b06      	cmp	r3, #6
 8003f64:	d002      	beq.n	8003f6c <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	2b07      	cmp	r3, #7
 8003f6a:	d104      	bne.n	8003f76 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	623b      	str	r3, [r7, #32]
 8003f74:	e013      	b.n	8003f9e <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a04      	ldr	r2, [pc, #16]	@ (8003f8c <HAL_ADC_IRQHandler+0x22c>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d009      	beq.n	8003f94 <HAL_ADC_IRQHandler+0x234>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	e007      	b.n	8003f96 <HAL_ADC_IRQHandler+0x236>
 8003f86:	bf00      	nop
 8003f88:	50040300 	.word	0x50040300
 8003f8c:	50040100 	.word	0x50040100
 8003f90:	50040000 	.word	0x50040000
 8003f94:	4b7d      	ldr	r3, [pc, #500]	@ (800418c <HAL_ADC_IRQHandler+0x42c>)
 8003f96:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d047      	beq.n	8004034 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003fa4:	6a3b      	ldr	r3, [r7, #32]
 8003fa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d007      	beq.n	8003fbe <HAL_ADC_IRQHandler+0x25e>
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d03f      	beq.n	8004034 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003fb4:	6a3b      	ldr	r3, [r7, #32]
 8003fb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d13a      	bne.n	8004034 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc8:	2b40      	cmp	r3, #64	@ 0x40
 8003fca:	d133      	bne.n	8004034 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003fcc:	6a3b      	ldr	r3, [r7, #32]
 8003fce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d12e      	bne.n	8004034 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7ff facd 	bl	800357a <LL_ADC_INJ_IsConversionOngoing>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d11a      	bne.n	800401c <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ff4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ffa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800400a:	2b00      	cmp	r3, #0
 800400c:	d112      	bne.n	8004034 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004012:	f043 0201 	orr.w	r2, r3, #1
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	655a      	str	r2, [r3, #84]	@ 0x54
 800401a:	e00b      	b.n	8004034 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004020:	f043 0210 	orr.w	r2, r3, #16
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800402c:	f043 0201 	orr.w	r2, r3, #1
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 ff9b 	bl	8004f70 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2260      	movs	r2, #96	@ 0x60
 8004040:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004048:	2b00      	cmp	r3, #0
 800404a:	d011      	beq.n	8004070 <HAL_ADC_IRQHandler+0x310>
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00c      	beq.n	8004070 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800405a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f896 	bl	8004194 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2280      	movs	r2, #128	@ 0x80
 800406e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004076:	2b00      	cmp	r3, #0
 8004078:	d012      	beq.n	80040a0 <HAL_ADC_IRQHandler+0x340>
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004080:	2b00      	cmp	r3, #0
 8004082:	d00d      	beq.n	80040a0 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004088:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 ff81 	bl	8004f98 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800409e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d012      	beq.n	80040d0 <HAL_ADC_IRQHandler+0x370>
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00d      	beq.n	80040d0 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040b8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 ff73 	bl	8004fac <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040ce:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f003 0310 	and.w	r3, r3, #16
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d036      	beq.n	8004148 <HAL_ADC_IRQHandler+0x3e8>
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	f003 0310 	and.w	r3, r3, #16
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d031      	beq.n	8004148 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d102      	bne.n	80040f2 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80040ec:	2301      	movs	r3, #1
 80040ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80040f0:	e014      	b.n	800411c <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d008      	beq.n	800410a <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80040f8:	4825      	ldr	r0, [pc, #148]	@ (8004190 <HAL_ADC_IRQHandler+0x430>)
 80040fa:	f7ff f945 	bl	8003388 <LL_ADC_GetMultiDMATransfer>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d00b      	beq.n	800411c <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8004104:	2301      	movs	r3, #1
 8004106:	627b      	str	r3, [r7, #36]	@ 0x24
 8004108:	e008      	b.n	800411c <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	f003 0301 	and.w	r3, r3, #1
 8004114:	2b00      	cmp	r3, #0
 8004116:	d001      	beq.n	800411c <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8004118:	2301      	movs	r3, #1
 800411a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800411c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411e:	2b01      	cmp	r3, #1
 8004120:	d10e      	bne.n	8004140 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004126:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004132:	f043 0202 	orr.w	r2, r3, #2
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f834 	bl	80041a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2210      	movs	r2, #16
 8004146:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800414e:	2b00      	cmp	r3, #0
 8004150:	d018      	beq.n	8004184 <HAL_ADC_IRQHandler+0x424>
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004158:	2b00      	cmp	r3, #0
 800415a:	d013      	beq.n	8004184 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004160:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800416c:	f043 0208 	orr.w	r2, r3, #8
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800417c:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 ff00 	bl	8004f84 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004184:	bf00      	nop
 8004186:	3728      	adds	r7, #40	@ 0x28
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	50040000 	.word	0x50040000
 8004190:	50040300 	.word	0x50040300

08004194 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b0b6      	sub	sp, #216	@ 0xd8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041c6:	2300      	movs	r3, #0
 80041c8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d101      	bne.n	80041de <HAL_ADC_ConfigChannel+0x22>
 80041da:	2302      	movs	r3, #2
 80041dc:	e3c9      	b.n	8004972 <HAL_ADC_ConfigChannel+0x7b6>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2201      	movs	r2, #1
 80041e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff f99e 	bl	800352c <LL_ADC_REG_IsConversionOngoing>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f040 83aa 	bne.w	800494c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	2b05      	cmp	r3, #5
 8004206:	d824      	bhi.n	8004252 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	3b02      	subs	r3, #2
 800420e:	2b03      	cmp	r3, #3
 8004210:	d81b      	bhi.n	800424a <HAL_ADC_ConfigChannel+0x8e>
 8004212:	a201      	add	r2, pc, #4	@ (adr r2, 8004218 <HAL_ADC_ConfigChannel+0x5c>)
 8004214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004218:	08004229 	.word	0x08004229
 800421c:	08004231 	.word	0x08004231
 8004220:	08004239 	.word	0x08004239
 8004224:	08004241 	.word	0x08004241
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004228:	230c      	movs	r3, #12
 800422a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800422e:	e010      	b.n	8004252 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8004230:	2312      	movs	r3, #18
 8004232:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004236:	e00c      	b.n	8004252 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004238:	2318      	movs	r3, #24
 800423a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800423e:	e008      	b.n	8004252 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8004240:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004244:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004248:	e003      	b.n	8004252 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800424a:	2306      	movs	r3, #6
 800424c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004250:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6818      	ldr	r0, [r3, #0]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	461a      	mov	r2, r3
 800425c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8004260:	f7fe fff6 	bl	8003250 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4618      	mov	r0, r3
 800426a:	f7ff f95f 	bl	800352c <LL_ADC_REG_IsConversionOngoing>
 800426e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff f97f 	bl	800357a <LL_ADC_INJ_IsConversionOngoing>
 800427c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004280:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004284:	2b00      	cmp	r3, #0
 8004286:	f040 81a4 	bne.w	80045d2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800428a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800428e:	2b00      	cmp	r3, #0
 8004290:	f040 819f 	bne.w	80045d2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	6819      	ldr	r1, [r3, #0]
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	461a      	mov	r2, r3
 80042a2:	f7ff f814 	bl	80032ce <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	695a      	ldr	r2, [r3, #20]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	08db      	lsrs	r3, r3, #3
 80042b2:	f003 0303 	and.w	r3, r3, #3
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	d00a      	beq.n	80042de <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6818      	ldr	r0, [r3, #0]
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	6919      	ldr	r1, [r3, #16]
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042d8:	f7fe ff52 	bl	8003180 <LL_ADC_SetOffset>
 80042dc:	e179      	b.n	80045d2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	2100      	movs	r1, #0
 80042e4:	4618      	mov	r0, r3
 80042e6:	f7fe ff6f 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 80042ea:	4603      	mov	r3, r0
 80042ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d10a      	bne.n	800430a <HAL_ADC_ConfigChannel+0x14e>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2100      	movs	r1, #0
 80042fa:	4618      	mov	r0, r3
 80042fc:	f7fe ff64 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 8004300:	4603      	mov	r3, r0
 8004302:	0e9b      	lsrs	r3, r3, #26
 8004304:	f003 021f 	and.w	r2, r3, #31
 8004308:	e01e      	b.n	8004348 <HAL_ADC_ConfigChannel+0x18c>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2100      	movs	r1, #0
 8004310:	4618      	mov	r0, r3
 8004312:	f7fe ff59 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 8004316:	4603      	mov	r3, r0
 8004318:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800431c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004320:	fa93 f3a3 	rbit	r3, r3
 8004324:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004328:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800432c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004330:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004334:	2b00      	cmp	r3, #0
 8004336:	d101      	bne.n	800433c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8004338:	2320      	movs	r3, #32
 800433a:	e004      	b.n	8004346 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800433c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004340:	fab3 f383 	clz	r3, r3
 8004344:	b2db      	uxtb	r3, r3
 8004346:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004350:	2b00      	cmp	r3, #0
 8004352:	d105      	bne.n	8004360 <HAL_ADC_ConfigChannel+0x1a4>
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	0e9b      	lsrs	r3, r3, #26
 800435a:	f003 031f 	and.w	r3, r3, #31
 800435e:	e018      	b.n	8004392 <HAL_ADC_ConfigChannel+0x1d6>
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004368:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800436c:	fa93 f3a3 	rbit	r3, r3
 8004370:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004374:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004378:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800437c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8004384:	2320      	movs	r3, #32
 8004386:	e004      	b.n	8004392 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8004388:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800438c:	fab3 f383 	clz	r3, r3
 8004390:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004392:	429a      	cmp	r2, r3
 8004394:	d106      	bne.n	80043a4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2200      	movs	r2, #0
 800439c:	2100      	movs	r1, #0
 800439e:	4618      	mov	r0, r3
 80043a0:	f7fe ff28 	bl	80031f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2101      	movs	r1, #1
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7fe ff0c 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 80043b0:	4603      	mov	r3, r0
 80043b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d10a      	bne.n	80043d0 <HAL_ADC_ConfigChannel+0x214>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2101      	movs	r1, #1
 80043c0:	4618      	mov	r0, r3
 80043c2:	f7fe ff01 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 80043c6:	4603      	mov	r3, r0
 80043c8:	0e9b      	lsrs	r3, r3, #26
 80043ca:	f003 021f 	and.w	r2, r3, #31
 80043ce:	e01e      	b.n	800440e <HAL_ADC_ConfigChannel+0x252>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2101      	movs	r1, #1
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fe fef6 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 80043dc:	4603      	mov	r3, r0
 80043de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80043e6:	fa93 f3a3 	rbit	r3, r3
 80043ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80043ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80043f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80043f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80043fe:	2320      	movs	r3, #32
 8004400:	e004      	b.n	800440c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8004402:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004406:	fab3 f383 	clz	r3, r3
 800440a:	b2db      	uxtb	r3, r3
 800440c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004416:	2b00      	cmp	r3, #0
 8004418:	d105      	bne.n	8004426 <HAL_ADC_ConfigChannel+0x26a>
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	0e9b      	lsrs	r3, r3, #26
 8004420:	f003 031f 	and.w	r3, r3, #31
 8004424:	e018      	b.n	8004458 <HAL_ADC_ConfigChannel+0x29c>
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004432:	fa93 f3a3 	rbit	r3, r3
 8004436:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800443a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800443e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004442:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004446:	2b00      	cmp	r3, #0
 8004448:	d101      	bne.n	800444e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800444a:	2320      	movs	r3, #32
 800444c:	e004      	b.n	8004458 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800444e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004452:	fab3 f383 	clz	r3, r3
 8004456:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004458:	429a      	cmp	r2, r3
 800445a:	d106      	bne.n	800446a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2200      	movs	r2, #0
 8004462:	2101      	movs	r1, #1
 8004464:	4618      	mov	r0, r3
 8004466:	f7fe fec5 	bl	80031f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2102      	movs	r1, #2
 8004470:	4618      	mov	r0, r3
 8004472:	f7fe fea9 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 8004476:	4603      	mov	r3, r0
 8004478:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800447c:	2b00      	cmp	r3, #0
 800447e:	d10a      	bne.n	8004496 <HAL_ADC_ConfigChannel+0x2da>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2102      	movs	r1, #2
 8004486:	4618      	mov	r0, r3
 8004488:	f7fe fe9e 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 800448c:	4603      	mov	r3, r0
 800448e:	0e9b      	lsrs	r3, r3, #26
 8004490:	f003 021f 	and.w	r2, r3, #31
 8004494:	e01e      	b.n	80044d4 <HAL_ADC_ConfigChannel+0x318>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2102      	movs	r1, #2
 800449c:	4618      	mov	r0, r3
 800449e:	f7fe fe93 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 80044a2:	4603      	mov	r3, r0
 80044a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80044ac:	fa93 f3a3 	rbit	r3, r3
 80044b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80044b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80044b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80044bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80044c4:	2320      	movs	r3, #32
 80044c6:	e004      	b.n	80044d2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80044c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044cc:	fab3 f383 	clz	r3, r3
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d105      	bne.n	80044ec <HAL_ADC_ConfigChannel+0x330>
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	0e9b      	lsrs	r3, r3, #26
 80044e6:	f003 031f 	and.w	r3, r3, #31
 80044ea:	e014      	b.n	8004516 <HAL_ADC_ConfigChannel+0x35a>
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80044f4:	fa93 f3a3 	rbit	r3, r3
 80044f8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80044fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004500:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004504:	2b00      	cmp	r3, #0
 8004506:	d101      	bne.n	800450c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8004508:	2320      	movs	r3, #32
 800450a:	e004      	b.n	8004516 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800450c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004510:	fab3 f383 	clz	r3, r3
 8004514:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004516:	429a      	cmp	r2, r3
 8004518:	d106      	bne.n	8004528 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2200      	movs	r2, #0
 8004520:	2102      	movs	r1, #2
 8004522:	4618      	mov	r0, r3
 8004524:	f7fe fe66 	bl	80031f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2103      	movs	r1, #3
 800452e:	4618      	mov	r0, r3
 8004530:	f7fe fe4a 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 8004534:	4603      	mov	r3, r0
 8004536:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800453a:	2b00      	cmp	r3, #0
 800453c:	d10a      	bne.n	8004554 <HAL_ADC_ConfigChannel+0x398>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2103      	movs	r1, #3
 8004544:	4618      	mov	r0, r3
 8004546:	f7fe fe3f 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 800454a:	4603      	mov	r3, r0
 800454c:	0e9b      	lsrs	r3, r3, #26
 800454e:	f003 021f 	and.w	r2, r3, #31
 8004552:	e017      	b.n	8004584 <HAL_ADC_ConfigChannel+0x3c8>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2103      	movs	r1, #3
 800455a:	4618      	mov	r0, r3
 800455c:	f7fe fe34 	bl	80031c8 <LL_ADC_GetOffsetChannel>
 8004560:	4603      	mov	r3, r0
 8004562:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004564:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004566:	fa93 f3a3 	rbit	r3, r3
 800456a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800456c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800456e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004570:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8004576:	2320      	movs	r3, #32
 8004578:	e003      	b.n	8004582 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800457a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800457c:	fab3 f383 	clz	r3, r3
 8004580:	b2db      	uxtb	r3, r3
 8004582:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800458c:	2b00      	cmp	r3, #0
 800458e:	d105      	bne.n	800459c <HAL_ADC_ConfigChannel+0x3e0>
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	0e9b      	lsrs	r3, r3, #26
 8004596:	f003 031f 	and.w	r3, r3, #31
 800459a:	e011      	b.n	80045c0 <HAL_ADC_ConfigChannel+0x404>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045a4:	fa93 f3a3 	rbit	r3, r3
 80045a8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80045aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045ac:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80045ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80045b4:	2320      	movs	r3, #32
 80045b6:	e003      	b.n	80045c0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80045b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80045ba:	fab3 f383 	clz	r3, r3
 80045be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d106      	bne.n	80045d2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2200      	movs	r2, #0
 80045ca:	2103      	movs	r1, #3
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7fe fe11 	bl	80031f4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7fe ff5a 	bl	8003490 <LL_ADC_IsEnabled>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	f040 8140 	bne.w	8004864 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6818      	ldr	r0, [r3, #0]
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	6819      	ldr	r1, [r3, #0]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	461a      	mov	r2, r3
 80045f2:	f7fe fe97 	bl	8003324 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	4a8f      	ldr	r2, [pc, #572]	@ (8004838 <HAL_ADC_ConfigChannel+0x67c>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	f040 8131 	bne.w	8004864 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10b      	bne.n	800462a <HAL_ADC_ConfigChannel+0x46e>
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	0e9b      	lsrs	r3, r3, #26
 8004618:	3301      	adds	r3, #1
 800461a:	f003 031f 	and.w	r3, r3, #31
 800461e:	2b09      	cmp	r3, #9
 8004620:	bf94      	ite	ls
 8004622:	2301      	movls	r3, #1
 8004624:	2300      	movhi	r3, #0
 8004626:	b2db      	uxtb	r3, r3
 8004628:	e019      	b.n	800465e <HAL_ADC_ConfigChannel+0x4a2>
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004630:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004632:	fa93 f3a3 	rbit	r3, r3
 8004636:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004638:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800463a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800463c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8004642:	2320      	movs	r3, #32
 8004644:	e003      	b.n	800464e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8004646:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004648:	fab3 f383 	clz	r3, r3
 800464c:	b2db      	uxtb	r3, r3
 800464e:	3301      	adds	r3, #1
 8004650:	f003 031f 	and.w	r3, r3, #31
 8004654:	2b09      	cmp	r3, #9
 8004656:	bf94      	ite	ls
 8004658:	2301      	movls	r3, #1
 800465a:	2300      	movhi	r3, #0
 800465c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800465e:	2b00      	cmp	r3, #0
 8004660:	d079      	beq.n	8004756 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800466a:	2b00      	cmp	r3, #0
 800466c:	d107      	bne.n	800467e <HAL_ADC_ConfigChannel+0x4c2>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	0e9b      	lsrs	r3, r3, #26
 8004674:	3301      	adds	r3, #1
 8004676:	069b      	lsls	r3, r3, #26
 8004678:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800467c:	e015      	b.n	80046aa <HAL_ADC_ConfigChannel+0x4ee>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004684:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004686:	fa93 f3a3 	rbit	r3, r3
 800468a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800468c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800468e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8004690:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8004696:	2320      	movs	r3, #32
 8004698:	e003      	b.n	80046a2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800469a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800469c:	fab3 f383 	clz	r3, r3
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	3301      	adds	r3, #1
 80046a4:	069b      	lsls	r3, r3, #26
 80046a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d109      	bne.n	80046ca <HAL_ADC_ConfigChannel+0x50e>
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	0e9b      	lsrs	r3, r3, #26
 80046bc:	3301      	adds	r3, #1
 80046be:	f003 031f 	and.w	r3, r3, #31
 80046c2:	2101      	movs	r1, #1
 80046c4:	fa01 f303 	lsl.w	r3, r1, r3
 80046c8:	e017      	b.n	80046fa <HAL_ADC_ConfigChannel+0x53e>
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046d2:	fa93 f3a3 	rbit	r3, r3
 80046d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80046d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046da:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80046dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80046e2:	2320      	movs	r3, #32
 80046e4:	e003      	b.n	80046ee <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80046e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046e8:	fab3 f383 	clz	r3, r3
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	3301      	adds	r3, #1
 80046f0:	f003 031f 	and.w	r3, r3, #31
 80046f4:	2101      	movs	r1, #1
 80046f6:	fa01 f303 	lsl.w	r3, r1, r3
 80046fa:	ea42 0103 	orr.w	r1, r2, r3
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10a      	bne.n	8004720 <HAL_ADC_ConfigChannel+0x564>
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	0e9b      	lsrs	r3, r3, #26
 8004710:	3301      	adds	r3, #1
 8004712:	f003 021f 	and.w	r2, r3, #31
 8004716:	4613      	mov	r3, r2
 8004718:	005b      	lsls	r3, r3, #1
 800471a:	4413      	add	r3, r2
 800471c:	051b      	lsls	r3, r3, #20
 800471e:	e018      	b.n	8004752 <HAL_ADC_ConfigChannel+0x596>
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004728:	fa93 f3a3 	rbit	r3, r3
 800472c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800472e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004730:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004734:	2b00      	cmp	r3, #0
 8004736:	d101      	bne.n	800473c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8004738:	2320      	movs	r3, #32
 800473a:	e003      	b.n	8004744 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800473c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800473e:	fab3 f383 	clz	r3, r3
 8004742:	b2db      	uxtb	r3, r3
 8004744:	3301      	adds	r3, #1
 8004746:	f003 021f 	and.w	r2, r3, #31
 800474a:	4613      	mov	r3, r2
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	4413      	add	r3, r2
 8004750:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004752:	430b      	orrs	r3, r1
 8004754:	e081      	b.n	800485a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800475e:	2b00      	cmp	r3, #0
 8004760:	d107      	bne.n	8004772 <HAL_ADC_ConfigChannel+0x5b6>
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	0e9b      	lsrs	r3, r3, #26
 8004768:	3301      	adds	r3, #1
 800476a:	069b      	lsls	r3, r3, #26
 800476c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004770:	e015      	b.n	800479e <HAL_ADC_ConfigChannel+0x5e2>
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800477a:	fa93 f3a3 	rbit	r3, r3
 800477e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8004780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8004784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004786:	2b00      	cmp	r3, #0
 8004788:	d101      	bne.n	800478e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800478a:	2320      	movs	r3, #32
 800478c:	e003      	b.n	8004796 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800478e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004790:	fab3 f383 	clz	r3, r3
 8004794:	b2db      	uxtb	r3, r3
 8004796:	3301      	adds	r3, #1
 8004798:	069b      	lsls	r3, r3, #26
 800479a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d109      	bne.n	80047be <HAL_ADC_ConfigChannel+0x602>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	0e9b      	lsrs	r3, r3, #26
 80047b0:	3301      	adds	r3, #1
 80047b2:	f003 031f 	and.w	r3, r3, #31
 80047b6:	2101      	movs	r1, #1
 80047b8:	fa01 f303 	lsl.w	r3, r1, r3
 80047bc:	e017      	b.n	80047ee <HAL_ADC_ConfigChannel+0x632>
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	fa93 f3a3 	rbit	r3, r3
 80047ca:	61bb      	str	r3, [r7, #24]
  return result;
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80047d0:	6a3b      	ldr	r3, [r7, #32]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d101      	bne.n	80047da <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80047d6:	2320      	movs	r3, #32
 80047d8:	e003      	b.n	80047e2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	fab3 f383 	clz	r3, r3
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	3301      	adds	r3, #1
 80047e4:	f003 031f 	and.w	r3, r3, #31
 80047e8:	2101      	movs	r1, #1
 80047ea:	fa01 f303 	lsl.w	r3, r1, r3
 80047ee:	ea42 0103 	orr.w	r1, r2, r3
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d10d      	bne.n	800481a <HAL_ADC_ConfigChannel+0x65e>
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	0e9b      	lsrs	r3, r3, #26
 8004804:	3301      	adds	r3, #1
 8004806:	f003 021f 	and.w	r2, r3, #31
 800480a:	4613      	mov	r3, r2
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	4413      	add	r3, r2
 8004810:	3b1e      	subs	r3, #30
 8004812:	051b      	lsls	r3, r3, #20
 8004814:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004818:	e01e      	b.n	8004858 <HAL_ADC_ConfigChannel+0x69c>
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	fa93 f3a3 	rbit	r3, r3
 8004826:	60fb      	str	r3, [r7, #12]
  return result;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d104      	bne.n	800483c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8004832:	2320      	movs	r3, #32
 8004834:	e006      	b.n	8004844 <HAL_ADC_ConfigChannel+0x688>
 8004836:	bf00      	nop
 8004838:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	fab3 f383 	clz	r3, r3
 8004842:	b2db      	uxtb	r3, r3
 8004844:	3301      	adds	r3, #1
 8004846:	f003 021f 	and.w	r2, r3, #31
 800484a:	4613      	mov	r3, r2
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	4413      	add	r3, r2
 8004850:	3b1e      	subs	r3, #30
 8004852:	051b      	lsls	r3, r3, #20
 8004854:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004858:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800485e:	4619      	mov	r1, r3
 8004860:	f7fe fd35 	bl	80032ce <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	4b44      	ldr	r3, [pc, #272]	@ (800497c <HAL_ADC_ConfigChannel+0x7c0>)
 800486a:	4013      	ands	r3, r2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d07a      	beq.n	8004966 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004870:	4843      	ldr	r0, [pc, #268]	@ (8004980 <HAL_ADC_ConfigChannel+0x7c4>)
 8004872:	f7fe fc77 	bl	8003164 <LL_ADC_GetCommonPathInternalCh>
 8004876:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a41      	ldr	r2, [pc, #260]	@ (8004984 <HAL_ADC_ConfigChannel+0x7c8>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d12c      	bne.n	80048de <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004884:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004888:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d126      	bne.n	80048de <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a3c      	ldr	r2, [pc, #240]	@ (8004988 <HAL_ADC_ConfigChannel+0x7cc>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d004      	beq.n	80048a4 <HAL_ADC_ConfigChannel+0x6e8>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a3b      	ldr	r2, [pc, #236]	@ (800498c <HAL_ADC_ConfigChannel+0x7d0>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d15d      	bne.n	8004960 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048ac:	4619      	mov	r1, r3
 80048ae:	4834      	ldr	r0, [pc, #208]	@ (8004980 <HAL_ADC_ConfigChannel+0x7c4>)
 80048b0:	f7fe fc45 	bl	800313e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80048b4:	4b36      	ldr	r3, [pc, #216]	@ (8004990 <HAL_ADC_ConfigChannel+0x7d4>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	099b      	lsrs	r3, r3, #6
 80048ba:	4a36      	ldr	r2, [pc, #216]	@ (8004994 <HAL_ADC_ConfigChannel+0x7d8>)
 80048bc:	fba2 2303 	umull	r2, r3, r2, r3
 80048c0:	099b      	lsrs	r3, r3, #6
 80048c2:	1c5a      	adds	r2, r3, #1
 80048c4:	4613      	mov	r3, r2
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	4413      	add	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80048ce:	e002      	b.n	80048d6 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	3b01      	subs	r3, #1
 80048d4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1f9      	bne.n	80048d0 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048dc:	e040      	b.n	8004960 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a2d      	ldr	r2, [pc, #180]	@ (8004998 <HAL_ADC_ConfigChannel+0x7dc>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d118      	bne.n	800491a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80048e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d112      	bne.n	800491a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a23      	ldr	r2, [pc, #140]	@ (8004988 <HAL_ADC_ConfigChannel+0x7cc>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d004      	beq.n	8004908 <HAL_ADC_ConfigChannel+0x74c>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a22      	ldr	r2, [pc, #136]	@ (800498c <HAL_ADC_ConfigChannel+0x7d0>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d12d      	bne.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004908:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800490c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004910:	4619      	mov	r1, r3
 8004912:	481b      	ldr	r0, [pc, #108]	@ (8004980 <HAL_ADC_ConfigChannel+0x7c4>)
 8004914:	f7fe fc13 	bl	800313e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004918:	e024      	b.n	8004964 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a1f      	ldr	r2, [pc, #124]	@ (800499c <HAL_ADC_ConfigChannel+0x7e0>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d120      	bne.n	8004966 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004924:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004928:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d11a      	bne.n	8004966 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a14      	ldr	r2, [pc, #80]	@ (8004988 <HAL_ADC_ConfigChannel+0x7cc>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d115      	bne.n	8004966 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800493a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800493e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004942:	4619      	mov	r1, r3
 8004944:	480e      	ldr	r0, [pc, #56]	@ (8004980 <HAL_ADC_ConfigChannel+0x7c4>)
 8004946:	f7fe fbfa 	bl	800313e <LL_ADC_SetCommonPathInternalCh>
 800494a:	e00c      	b.n	8004966 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004950:	f043 0220 	orr.w	r2, r3, #32
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800495e:	e002      	b.n	8004966 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004960:	bf00      	nop
 8004962:	e000      	b.n	8004966 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004964:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800496e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004972:	4618      	mov	r0, r3
 8004974:	37d8      	adds	r7, #216	@ 0xd8
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	80080000 	.word	0x80080000
 8004980:	50040300 	.word	0x50040300
 8004984:	c7520000 	.word	0xc7520000
 8004988:	50040000 	.word	0x50040000
 800498c:	50040200 	.word	0x50040200
 8004990:	2000001c 	.word	0x2000001c
 8004994:	053e2d63 	.word	0x053e2d63
 8004998:	cb840000 	.word	0xcb840000
 800499c:	80000001 	.word	0x80000001

080049a0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b088      	sub	sp, #32
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80049aa:	2300      	movs	r3, #0
 80049ac:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7fe fdb8 	bl	800352c <LL_ADC_REG_IsConversionOngoing>
 80049bc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7fe fdd9 	bl	800357a <LL_ADC_INJ_IsConversionOngoing>
 80049c8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d103      	bne.n	80049d8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	f000 8098 	beq.w	8004b08 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d02a      	beq.n	8004a3c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	7e5b      	ldrb	r3, [r3, #25]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d126      	bne.n	8004a3c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	7e1b      	ldrb	r3, [r3, #24]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d122      	bne.n	8004a3c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80049f6:	2301      	movs	r3, #1
 80049f8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80049fa:	e014      	b.n	8004a26 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	4a45      	ldr	r2, [pc, #276]	@ (8004b14 <ADC_ConversionStop+0x174>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d90d      	bls.n	8004a20 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a08:	f043 0210 	orr.w	r2, r3, #16
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a14:	f043 0201 	orr.w	r2, r3, #1
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e074      	b.n	8004b0a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	3301      	adds	r3, #1
 8004a24:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a30:	2b40      	cmp	r3, #64	@ 0x40
 8004a32:	d1e3      	bne.n	80049fc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2240      	movs	r2, #64	@ 0x40
 8004a3a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d014      	beq.n	8004a6c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7fe fd70 	bl	800352c <LL_ADC_REG_IsConversionOngoing>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00c      	beq.n	8004a6c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7fe fd2d 	bl	80034b6 <LL_ADC_IsDisableOngoing>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d104      	bne.n	8004a6c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7fe fd4c 	bl	8003504 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d014      	beq.n	8004a9c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7fe fd7f 	bl	800357a <LL_ADC_INJ_IsConversionOngoing>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00c      	beq.n	8004a9c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fe fd15 	bl	80034b6 <LL_ADC_IsDisableOngoing>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d104      	bne.n	8004a9c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4618      	mov	r0, r3
 8004a98:	f7fe fd5b 	bl	8003552 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d005      	beq.n	8004aae <ADC_ConversionStop+0x10e>
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d105      	bne.n	8004ab4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004aa8:	230c      	movs	r3, #12
 8004aaa:	617b      	str	r3, [r7, #20]
        break;
 8004aac:	e005      	b.n	8004aba <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004aae:	2308      	movs	r3, #8
 8004ab0:	617b      	str	r3, [r7, #20]
        break;
 8004ab2:	e002      	b.n	8004aba <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004ab4:	2304      	movs	r3, #4
 8004ab6:	617b      	str	r3, [r7, #20]
        break;
 8004ab8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004aba:	f7fe fafd 	bl	80030b8 <HAL_GetTick>
 8004abe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004ac0:	e01b      	b.n	8004afa <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004ac2:	f7fe faf9 	bl	80030b8 <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b05      	cmp	r3, #5
 8004ace:	d914      	bls.n	8004afa <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689a      	ldr	r2, [r3, #8]
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00d      	beq.n	8004afa <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ae2:	f043 0210 	orr.w	r2, r3, #16
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aee:	f043 0201 	orr.w	r2, r3, #1
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e007      	b.n	8004b0a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	689a      	ldr	r2, [r3, #8]
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	4013      	ands	r3, r2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d1dc      	bne.n	8004ac2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3720      	adds	r7, #32
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	a33fffff 	.word	0xa33fffff

08004b18 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004b20:	2300      	movs	r3, #0
 8004b22:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f7fe fcb1 	bl	8003490 <LL_ADC_IsEnabled>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d169      	bne.n	8004c08 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	4b36      	ldr	r3, [pc, #216]	@ (8004c14 <ADC_Enable+0xfc>)
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00d      	beq.n	8004b5e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b46:	f043 0210 	orr.w	r2, r3, #16
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b52:	f043 0201 	orr.w	r2, r3, #1
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e055      	b.n	8004c0a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7fe fc6c 	bl	8003440 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004b68:	482b      	ldr	r0, [pc, #172]	@ (8004c18 <ADC_Enable+0x100>)
 8004b6a:	f7fe fafb 	bl	8003164 <LL_ADC_GetCommonPathInternalCh>
 8004b6e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004b70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d013      	beq.n	8004ba0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b78:	4b28      	ldr	r3, [pc, #160]	@ (8004c1c <ADC_Enable+0x104>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	099b      	lsrs	r3, r3, #6
 8004b7e:	4a28      	ldr	r2, [pc, #160]	@ (8004c20 <ADC_Enable+0x108>)
 8004b80:	fba2 2303 	umull	r2, r3, r2, r3
 8004b84:	099b      	lsrs	r3, r3, #6
 8004b86:	1c5a      	adds	r2, r3, #1
 8004b88:	4613      	mov	r3, r2
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	4413      	add	r3, r2
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004b92:	e002      	b.n	8004b9a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d1f9      	bne.n	8004b94 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004ba0:	f7fe fa8a 	bl	80030b8 <HAL_GetTick>
 8004ba4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ba6:	e028      	b.n	8004bfa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4618      	mov	r0, r3
 8004bae:	f7fe fc6f 	bl	8003490 <LL_ADC_IsEnabled>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d104      	bne.n	8004bc2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f7fe fc3f 	bl	8003440 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004bc2:	f7fe fa79 	bl	80030b8 <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d914      	bls.n	8004bfa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d00d      	beq.n	8004bfa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be2:	f043 0210 	orr.w	r2, r3, #16
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bee:	f043 0201 	orr.w	r2, r3, #1
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e007      	b.n	8004c0a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0301 	and.w	r3, r3, #1
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d1cf      	bne.n	8004ba8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	8000003f 	.word	0x8000003f
 8004c18:	50040300 	.word	0x50040300
 8004c1c:	2000001c 	.word	0x2000001c
 8004c20:	053e2d63 	.word	0x053e2d63

08004c24 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7fe fc40 	bl	80034b6 <LL_ADC_IsDisableOngoing>
 8004c36:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f7fe fc27 	bl	8003490 <LL_ADC_IsEnabled>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d047      	beq.n	8004cd8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d144      	bne.n	8004cd8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f003 030d 	and.w	r3, r3, #13
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d10c      	bne.n	8004c76 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4618      	mov	r0, r3
 8004c62:	f7fe fc01 	bl	8003468 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2203      	movs	r2, #3
 8004c6c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004c6e:	f7fe fa23 	bl	80030b8 <HAL_GetTick>
 8004c72:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004c74:	e029      	b.n	8004cca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c7a:	f043 0210 	orr.w	r2, r3, #16
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c86:	f043 0201 	orr.w	r2, r3, #1
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e023      	b.n	8004cda <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004c92:	f7fe fa11 	bl	80030b8 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d914      	bls.n	8004cca <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d00d      	beq.n	8004cca <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb2:	f043 0210 	orr.w	r2, r3, #16
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cbe:	f043 0201 	orr.w	r2, r3, #1
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e007      	b.n	8004cda <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1dc      	bne.n	8004c92 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cee:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d14b      	bne.n	8004d94 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0308 	and.w	r3, r3, #8
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d021      	beq.n	8004d5a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fe fa85 	bl	800322a <LL_ADC_REG_IsTriggerSourceSWStart>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d032      	beq.n	8004d8c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d12b      	bne.n	8004d8c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d11f      	bne.n	8004d8c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d50:	f043 0201 	orr.w	r2, r3, #1
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	655a      	str	r2, [r3, #84]	@ 0x54
 8004d58:	e018      	b.n	8004d8c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d111      	bne.n	8004d8c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d105      	bne.n	8004d8c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d84:	f043 0201 	orr.w	r2, r3, #1
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004d8c:	68f8      	ldr	r0, [r7, #12]
 8004d8e:	f7fc fd9f 	bl	80018d0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004d92:	e00e      	b.n	8004db2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d98:	f003 0310 	and.w	r3, r3, #16
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d003      	beq.n	8004da8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f7ff fa01 	bl	80041a8 <HAL_ADC_ErrorCallback>
}
 8004da6:	e004      	b.n	8004db2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	4798      	blx	r3
}
 8004db2:	bf00      	nop
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}

08004dba <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004dba:	b580      	push	{r7, lr}
 8004dbc:	b084      	sub	sp, #16
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f7fc fd51 	bl	8001870 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004dce:	bf00      	nop
 8004dd0:	3710      	adds	r7, #16
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b084      	sub	sp, #16
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004df4:	f043 0204 	orr.w	r2, r3, #4
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f7ff f9d3 	bl	80041a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004e02:	bf00      	nop
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}

08004e0a <LL_ADC_IsEnabled>:
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	b083      	sub	sp, #12
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d101      	bne.n	8004e22 <LL_ADC_IsEnabled+0x18>
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e000      	b.n	8004e24 <LL_ADC_IsEnabled+0x1a>
 8004e22:	2300      	movs	r3, #0
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <LL_ADC_StartCalibration>:
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004e42:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004e46:	683a      	ldr	r2, [r7, #0]
 8004e48:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	609a      	str	r2, [r3, #8]
}
 8004e56:	bf00      	nop
 8004e58:	370c      	adds	r7, #12
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <LL_ADC_IsCalibrationOnGoing>:
{
 8004e62:	b480      	push	{r7}
 8004e64:	b083      	sub	sp, #12
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e76:	d101      	bne.n	8004e7c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e000      	b.n	8004e7e <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	370c      	adds	r7, #12
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <LL_ADC_REG_IsConversionOngoing>:
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b083      	sub	sp, #12
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f003 0304 	and.w	r3, r3, #4
 8004e9a:	2b04      	cmp	r3, #4
 8004e9c:	d101      	bne.n	8004ea2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e000      	b.n	8004ea4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d101      	bne.n	8004ecc <HAL_ADCEx_Calibration_Start+0x1c>
 8004ec8:	2302      	movs	r3, #2
 8004eca:	e04d      	b.n	8004f68 <HAL_ADCEx_Calibration_Start+0xb8>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f7ff fea5 	bl	8004c24 <ADC_Disable>
 8004eda:	4603      	mov	r3, r0
 8004edc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004ede:	7bfb      	ldrb	r3, [r7, #15]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d136      	bne.n	8004f52 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ee8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004eec:	f023 0302 	bic.w	r3, r3, #2
 8004ef0:	f043 0202 	orr.w	r2, r3, #2
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	6839      	ldr	r1, [r7, #0]
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7ff ff96 	bl	8004e30 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004f04:	e014      	b.n	8004f30 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	3301      	adds	r3, #1
 8004f0a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8004f12:	d30d      	bcc.n	8004f30 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f18:	f023 0312 	bic.w	r3, r3, #18
 8004f1c:	f043 0210 	orr.w	r2, r3, #16
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e01b      	b.n	8004f68 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7ff ff94 	bl	8004e62 <LL_ADC_IsCalibrationOnGoing>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d1e2      	bne.n	8004f06 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f44:	f023 0303 	bic.w	r3, r3, #3
 8004f48:	f043 0201 	orr.w	r2, r3, #1
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	655a      	str	r2, [r3, #84]	@ 0x54
 8004f50:	e005      	b.n	8004f5e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f56:	f043 0210 	orr.w	r2, r3, #16
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004fc8:	bf00      	nop
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004fd4:	b590      	push	{r4, r7, lr}
 8004fd6:	b09f      	sub	sp, #124	@ 0x7c
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d101      	bne.n	8004ff2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004fee:	2302      	movs	r3, #2
 8004ff0:	e093      	b.n	800511a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004ffe:	2300      	movs	r3, #0
 8005000:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a47      	ldr	r2, [pc, #284]	@ (8005124 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d102      	bne.n	8005012 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800500c:	4b46      	ldr	r3, [pc, #280]	@ (8005128 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800500e:	60bb      	str	r3, [r7, #8]
 8005010:	e001      	b.n	8005016 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005012:	2300      	movs	r3, #0
 8005014:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d10b      	bne.n	8005034 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005020:	f043 0220 	orr.w	r2, r3, #32
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e072      	b.n	800511a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	4618      	mov	r0, r3
 8005038:	f7ff ff27 	bl	8004e8a <LL_ADC_REG_IsConversionOngoing>
 800503c:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4618      	mov	r0, r3
 8005044:	f7ff ff21 	bl	8004e8a <LL_ADC_REG_IsConversionOngoing>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d154      	bne.n	80050f8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800504e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005050:	2b00      	cmp	r3, #0
 8005052:	d151      	bne.n	80050f8 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005054:	4b35      	ldr	r3, [pc, #212]	@ (800512c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005056:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d02c      	beq.n	80050ba <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005060:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	6859      	ldr	r1, [r3, #4]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005072:	035b      	lsls	r3, r3, #13
 8005074:	430b      	orrs	r3, r1
 8005076:	431a      	orrs	r2, r3
 8005078:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800507a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800507c:	4829      	ldr	r0, [pc, #164]	@ (8005124 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800507e:	f7ff fec4 	bl	8004e0a <LL_ADC_IsEnabled>
 8005082:	4604      	mov	r4, r0
 8005084:	4828      	ldr	r0, [pc, #160]	@ (8005128 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005086:	f7ff fec0 	bl	8004e0a <LL_ADC_IsEnabled>
 800508a:	4603      	mov	r3, r0
 800508c:	431c      	orrs	r4, r3
 800508e:	4828      	ldr	r0, [pc, #160]	@ (8005130 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005090:	f7ff febb 	bl	8004e0a <LL_ADC_IsEnabled>
 8005094:	4603      	mov	r3, r0
 8005096:	4323      	orrs	r3, r4
 8005098:	2b00      	cmp	r3, #0
 800509a:	d137      	bne.n	800510c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800509c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80050a4:	f023 030f 	bic.w	r3, r3, #15
 80050a8:	683a      	ldr	r2, [r7, #0]
 80050aa:	6811      	ldr	r1, [r2, #0]
 80050ac:	683a      	ldr	r2, [r7, #0]
 80050ae:	6892      	ldr	r2, [r2, #8]
 80050b0:	430a      	orrs	r2, r1
 80050b2:	431a      	orrs	r2, r3
 80050b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050b6:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80050b8:	e028      	b.n	800510c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80050ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80050c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050c4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80050c6:	4817      	ldr	r0, [pc, #92]	@ (8005124 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80050c8:	f7ff fe9f 	bl	8004e0a <LL_ADC_IsEnabled>
 80050cc:	4604      	mov	r4, r0
 80050ce:	4816      	ldr	r0, [pc, #88]	@ (8005128 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80050d0:	f7ff fe9b 	bl	8004e0a <LL_ADC_IsEnabled>
 80050d4:	4603      	mov	r3, r0
 80050d6:	431c      	orrs	r4, r3
 80050d8:	4815      	ldr	r0, [pc, #84]	@ (8005130 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80050da:	f7ff fe96 	bl	8004e0a <LL_ADC_IsEnabled>
 80050de:	4603      	mov	r3, r0
 80050e0:	4323      	orrs	r3, r4
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d112      	bne.n	800510c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80050e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80050ee:	f023 030f 	bic.w	r3, r3, #15
 80050f2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80050f4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80050f6:	e009      	b.n	800510c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fc:	f043 0220 	orr.w	r2, r3, #32
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800510a:	e000      	b.n	800510e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800510c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005116:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800511a:	4618      	mov	r0, r3
 800511c:	377c      	adds	r7, #124	@ 0x7c
 800511e:	46bd      	mov	sp, r7
 8005120:	bd90      	pop	{r4, r7, pc}
 8005122:	bf00      	nop
 8005124:	50040000 	.word	0x50040000
 8005128:	50040100 	.word	0x50040100
 800512c:	50040300 	.word	0x50040300
 8005130:	50040200 	.word	0x50040200

08005134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005134:	b480      	push	{r7}
 8005136:	b085      	sub	sp, #20
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f003 0307 	and.w	r3, r3, #7
 8005142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005144:	4b0c      	ldr	r3, [pc, #48]	@ (8005178 <__NVIC_SetPriorityGrouping+0x44>)
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005150:	4013      	ands	r3, r2
 8005152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800515c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005166:	4a04      	ldr	r2, [pc, #16]	@ (8005178 <__NVIC_SetPriorityGrouping+0x44>)
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	60d3      	str	r3, [r2, #12]
}
 800516c:	bf00      	nop
 800516e:	3714      	adds	r7, #20
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	e000ed00 	.word	0xe000ed00

0800517c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800517c:	b480      	push	{r7}
 800517e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005180:	4b04      	ldr	r3, [pc, #16]	@ (8005194 <__NVIC_GetPriorityGrouping+0x18>)
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	0a1b      	lsrs	r3, r3, #8
 8005186:	f003 0307 	and.w	r3, r3, #7
}
 800518a:	4618      	mov	r0, r3
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr
 8005194:	e000ed00 	.word	0xe000ed00

08005198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	4603      	mov	r3, r0
 80051a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	db0b      	blt.n	80051c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051aa:	79fb      	ldrb	r3, [r7, #7]
 80051ac:	f003 021f 	and.w	r2, r3, #31
 80051b0:	4907      	ldr	r1, [pc, #28]	@ (80051d0 <__NVIC_EnableIRQ+0x38>)
 80051b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051b6:	095b      	lsrs	r3, r3, #5
 80051b8:	2001      	movs	r0, #1
 80051ba:	fa00 f202 	lsl.w	r2, r0, r2
 80051be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80051c2:	bf00      	nop
 80051c4:	370c      	adds	r7, #12
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	e000e100 	.word	0xe000e100

080051d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	4603      	mov	r3, r0
 80051dc:	6039      	str	r1, [r7, #0]
 80051de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	db0a      	blt.n	80051fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	b2da      	uxtb	r2, r3
 80051ec:	490c      	ldr	r1, [pc, #48]	@ (8005220 <__NVIC_SetPriority+0x4c>)
 80051ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051f2:	0112      	lsls	r2, r2, #4
 80051f4:	b2d2      	uxtb	r2, r2
 80051f6:	440b      	add	r3, r1
 80051f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051fc:	e00a      	b.n	8005214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	b2da      	uxtb	r2, r3
 8005202:	4908      	ldr	r1, [pc, #32]	@ (8005224 <__NVIC_SetPriority+0x50>)
 8005204:	79fb      	ldrb	r3, [r7, #7]
 8005206:	f003 030f 	and.w	r3, r3, #15
 800520a:	3b04      	subs	r3, #4
 800520c:	0112      	lsls	r2, r2, #4
 800520e:	b2d2      	uxtb	r2, r2
 8005210:	440b      	add	r3, r1
 8005212:	761a      	strb	r2, [r3, #24]
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr
 8005220:	e000e100 	.word	0xe000e100
 8005224:	e000ed00 	.word	0xe000ed00

08005228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005228:	b480      	push	{r7}
 800522a:	b089      	sub	sp, #36	@ 0x24
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f003 0307 	and.w	r3, r3, #7
 800523a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	f1c3 0307 	rsb	r3, r3, #7
 8005242:	2b04      	cmp	r3, #4
 8005244:	bf28      	it	cs
 8005246:	2304      	movcs	r3, #4
 8005248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	3304      	adds	r3, #4
 800524e:	2b06      	cmp	r3, #6
 8005250:	d902      	bls.n	8005258 <NVIC_EncodePriority+0x30>
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	3b03      	subs	r3, #3
 8005256:	e000      	b.n	800525a <NVIC_EncodePriority+0x32>
 8005258:	2300      	movs	r3, #0
 800525a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800525c:	f04f 32ff 	mov.w	r2, #4294967295
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	fa02 f303 	lsl.w	r3, r2, r3
 8005266:	43da      	mvns	r2, r3
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	401a      	ands	r2, r3
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005270:	f04f 31ff 	mov.w	r1, #4294967295
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	fa01 f303 	lsl.w	r3, r1, r3
 800527a:	43d9      	mvns	r1, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005280:	4313      	orrs	r3, r2
         );
}
 8005282:	4618      	mov	r0, r3
 8005284:	3724      	adds	r7, #36	@ 0x24
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
	...

08005290 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	3b01      	subs	r3, #1
 800529c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052a0:	d301      	bcc.n	80052a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052a2:	2301      	movs	r3, #1
 80052a4:	e00f      	b.n	80052c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052a6:	4a0a      	ldr	r2, [pc, #40]	@ (80052d0 <SysTick_Config+0x40>)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3b01      	subs	r3, #1
 80052ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052ae:	210f      	movs	r1, #15
 80052b0:	f04f 30ff 	mov.w	r0, #4294967295
 80052b4:	f7ff ff8e 	bl	80051d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052b8:	4b05      	ldr	r3, [pc, #20]	@ (80052d0 <SysTick_Config+0x40>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052be:	4b04      	ldr	r3, [pc, #16]	@ (80052d0 <SysTick_Config+0x40>)
 80052c0:	2207      	movs	r2, #7
 80052c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3708      	adds	r7, #8
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	e000e010 	.word	0xe000e010

080052d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f7ff ff29 	bl	8005134 <__NVIC_SetPriorityGrouping>
}
 80052e2:	bf00      	nop
 80052e4:	3708      	adds	r7, #8
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b086      	sub	sp, #24
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	4603      	mov	r3, r0
 80052f2:	60b9      	str	r1, [r7, #8]
 80052f4:	607a      	str	r2, [r7, #4]
 80052f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80052f8:	2300      	movs	r3, #0
 80052fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80052fc:	f7ff ff3e 	bl	800517c <__NVIC_GetPriorityGrouping>
 8005300:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	68b9      	ldr	r1, [r7, #8]
 8005306:	6978      	ldr	r0, [r7, #20]
 8005308:	f7ff ff8e 	bl	8005228 <NVIC_EncodePriority>
 800530c:	4602      	mov	r2, r0
 800530e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005312:	4611      	mov	r1, r2
 8005314:	4618      	mov	r0, r3
 8005316:	f7ff ff5d 	bl	80051d4 <__NVIC_SetPriority>
}
 800531a:	bf00      	nop
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b082      	sub	sp, #8
 8005326:	af00      	add	r7, sp, #0
 8005328:	4603      	mov	r3, r0
 800532a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800532c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005330:	4618      	mov	r0, r3
 8005332:	f7ff ff31 	bl	8005198 <__NVIC_EnableIRQ>
}
 8005336:	bf00      	nop
 8005338:	3708      	adds	r7, #8
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800533e:	b580      	push	{r7, lr}
 8005340:	b082      	sub	sp, #8
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f7ff ffa2 	bl	8005290 <SysTick_Config>
 800534c:	4603      	mov	r3, r0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b082      	sub	sp, #8
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d101      	bne.n	8005368 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e014      	b.n	8005392 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	791b      	ldrb	r3, [r3, #4]
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d105      	bne.n	800537e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f7fd fbd3 	bl	8002b24 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2202      	movs	r2, #2
 8005382:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2201      	movs	r2, #1
 800538e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3708      	adds	r7, #8
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800539a:	b480      	push	{r7}
 800539c:	b083      	sub	sp, #12
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	795b      	ldrb	r3, [r3, #5]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d101      	bne.n	80053b0 <HAL_DAC_Start+0x16>
 80053ac:	2302      	movs	r3, #2
 80053ae:	e03b      	b.n	8005428 <HAL_DAC_Start+0x8e>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2202      	movs	r2, #2
 80053ba:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6819      	ldr	r1, [r3, #0]
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	f003 0310 	and.w	r3, r3, #16
 80053c8:	2201      	movs	r2, #1
 80053ca:	409a      	lsls	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	430a      	orrs	r2, r1
 80053d2:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10f      	bne.n	80053fa <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 80053e4:	2b04      	cmp	r3, #4
 80053e6:	d118      	bne.n	800541a <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	685a      	ldr	r2, [r3, #4]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f042 0201 	orr.w	r2, r2, #1
 80053f6:	605a      	str	r2, [r3, #4]
 80053f8:	e00f      	b.n	800541a <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8005404:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005408:	d107      	bne.n	800541a <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f042 0202 	orr.w	r2, r2, #2
 8005418:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]
 8005440:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8005442:	2300      	movs	r3, #0
 8005444:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	795b      	ldrb	r3, [r3, #5]
 800544a:	2b01      	cmp	r3, #1
 800544c:	d101      	bne.n	8005452 <HAL_DAC_Start_DMA+0x1e>
 800544e:	2302      	movs	r3, #2
 8005450:	e0ab      	b.n	80055aa <HAL_DAC_Start_DMA+0x176>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2201      	movs	r2, #1
 8005456:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2202      	movs	r2, #2
 800545c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d12f      	bne.n	80054c4 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	4a52      	ldr	r2, [pc, #328]	@ (80055b4 <HAL_DAC_Start_DMA+0x180>)
 800546a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	4a51      	ldr	r2, [pc, #324]	@ (80055b8 <HAL_DAC_Start_DMA+0x184>)
 8005472:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	4a50      	ldr	r2, [pc, #320]	@ (80055bc <HAL_DAC_Start_DMA+0x188>)
 800547a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800548a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800548c:	6a3b      	ldr	r3, [r7, #32]
 800548e:	2b08      	cmp	r3, #8
 8005490:	d013      	beq.n	80054ba <HAL_DAC_Start_DMA+0x86>
 8005492:	6a3b      	ldr	r3, [r7, #32]
 8005494:	2b08      	cmp	r3, #8
 8005496:	d845      	bhi.n	8005524 <HAL_DAC_Start_DMA+0xf0>
 8005498:	6a3b      	ldr	r3, [r7, #32]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d003      	beq.n	80054a6 <HAL_DAC_Start_DMA+0x72>
 800549e:	6a3b      	ldr	r3, [r7, #32]
 80054a0:	2b04      	cmp	r3, #4
 80054a2:	d005      	beq.n	80054b0 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80054a4:	e03e      	b.n	8005524 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3308      	adds	r3, #8
 80054ac:	613b      	str	r3, [r7, #16]
        break;
 80054ae:	e03c      	b.n	800552a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	330c      	adds	r3, #12
 80054b6:	613b      	str	r3, [r7, #16]
        break;
 80054b8:	e037      	b.n	800552a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	3310      	adds	r3, #16
 80054c0:	613b      	str	r3, [r7, #16]
        break;
 80054c2:	e032      	b.n	800552a <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	4a3d      	ldr	r2, [pc, #244]	@ (80055c0 <HAL_DAC_Start_DMA+0x18c>)
 80054ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	4a3c      	ldr	r2, [pc, #240]	@ (80055c4 <HAL_DAC_Start_DMA+0x190>)
 80054d2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	4a3b      	ldr	r2, [pc, #236]	@ (80055c8 <HAL_DAC_Start_DMA+0x194>)
 80054da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80054ea:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80054ec:	6a3b      	ldr	r3, [r7, #32]
 80054ee:	2b08      	cmp	r3, #8
 80054f0:	d013      	beq.n	800551a <HAL_DAC_Start_DMA+0xe6>
 80054f2:	6a3b      	ldr	r3, [r7, #32]
 80054f4:	2b08      	cmp	r3, #8
 80054f6:	d817      	bhi.n	8005528 <HAL_DAC_Start_DMA+0xf4>
 80054f8:	6a3b      	ldr	r3, [r7, #32]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d003      	beq.n	8005506 <HAL_DAC_Start_DMA+0xd2>
 80054fe:	6a3b      	ldr	r3, [r7, #32]
 8005500:	2b04      	cmp	r3, #4
 8005502:	d005      	beq.n	8005510 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8005504:	e010      	b.n	8005528 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	3314      	adds	r3, #20
 800550c:	613b      	str	r3, [r7, #16]
        break;
 800550e:	e00c      	b.n	800552a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	3318      	adds	r3, #24
 8005516:	613b      	str	r3, [r7, #16]
        break;
 8005518:	e007      	b.n	800552a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	331c      	adds	r3, #28
 8005520:	613b      	str	r3, [r7, #16]
        break;
 8005522:	e002      	b.n	800552a <HAL_DAC_Start_DMA+0xf6>
        break;
 8005524:	bf00      	nop
 8005526:	e000      	b.n	800552a <HAL_DAC_Start_DMA+0xf6>
        break;
 8005528:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d111      	bne.n	8005554 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800553e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6898      	ldr	r0, [r3, #8]
 8005544:	6879      	ldr	r1, [r7, #4]
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	f000 fb59 	bl	8005c00 <HAL_DMA_Start_IT>
 800554e:	4603      	mov	r3, r0
 8005550:	75fb      	strb	r3, [r7, #23]
 8005552:	e010      	b.n	8005576 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8005562:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	68d8      	ldr	r0, [r3, #12]
 8005568:	6879      	ldr	r1, [r7, #4]
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	f000 fb47 	bl	8005c00 <HAL_DMA_Start_IT>
 8005572:	4603      	mov	r3, r0
 8005574:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800557c:	7dfb      	ldrb	r3, [r7, #23]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d10c      	bne.n	800559c <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	6819      	ldr	r1, [r3, #0]
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f003 0310 	and.w	r3, r3, #16
 800558e:	2201      	movs	r2, #1
 8005590:	409a      	lsls	r2, r3
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	430a      	orrs	r2, r1
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	e005      	b.n	80055a8 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	f043 0204 	orr.w	r2, r3, #4
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80055a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3718      	adds	r7, #24
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	08005969 	.word	0x08005969
 80055b8:	0800598b 	.word	0x0800598b
 80055bc:	080059a7 	.word	0x080059a7
 80055c0:	08005a25 	.word	0x08005a25
 80055c4:	08005a47 	.word	0x08005a47
 80055c8:	08005a63 	.word	0x08005a63

080055cc <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b082      	sub	sp, #8
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055e2:	d120      	bne.n	8005626 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055f2:	d118      	bne.n	8005626 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2204      	movs	r2, #4
 80055f8:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	f043 0201 	orr.w	r2, r3, #1
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800560e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800561e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 f870 	bl	8005706 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005630:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005634:	d120      	bne.n	8005678 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800563c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005640:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005644:	d118      	bne.n	8005678 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2204      	movs	r2, #4
 800564a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	f043 0202 	orr.w	r2, r3, #2
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005660:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005670:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 f9cc 	bl	8005a10 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8005678:	bf00      	nop
 800567a:	3708      	adds	r7, #8
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}

08005680 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005680:	b480      	push	{r7}
 8005682:	b087      	sub	sp, #28
 8005684:	af00      	add	r7, sp, #0
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	60b9      	str	r1, [r7, #8]
 800568a:	607a      	str	r2, [r7, #4]
 800568c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 800568e:	2300      	movs	r3, #0
 8005690:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d105      	bne.n	80056aa <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4413      	add	r3, r2
 80056a4:	3308      	adds	r3, #8
 80056a6:	617b      	str	r3, [r7, #20]
 80056a8:	e004      	b.n	80056b4 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4413      	add	r3, r2
 80056b0:	3314      	adds	r3, #20
 80056b2:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	461a      	mov	r2, r3
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	371c      	adds	r7, #28
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr

080056ca <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80056ca:	b480      	push	{r7}
 80056cc:	b083      	sub	sp, #12
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80056d2:	bf00      	nop
 80056d4:	370c      	adds	r7, #12
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr

080056de <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80056de:	b480      	push	{r7}
 80056e0:	b083      	sub	sp, #12
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80056e6:	bf00      	nop
 80056e8:	370c      	adds	r7, #12
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr

080056f2 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80056f2:	b480      	push	{r7}
 80056f4:	b083      	sub	sp, #12
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80056fa:	bf00      	nop
 80056fc:	370c      	adds	r7, #12
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr

08005706 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005706:	b480      	push	{r7}
 8005708:	b083      	sub	sp, #12
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800570e:	bf00      	nop
 8005710:	370c      	adds	r7, #12
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr

0800571a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	b088      	sub	sp, #32
 800571e:	af00      	add	r7, sp, #0
 8005720:	60f8      	str	r0, [r7, #12]
 8005722:	60b9      	str	r1, [r7, #8]
 8005724:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8005726:	2300      	movs	r3, #0
 8005728:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	795b      	ldrb	r3, [r3, #5]
 800572e:	2b01      	cmp	r3, #1
 8005730:	d101      	bne.n	8005736 <HAL_DAC_ConfigChannel+0x1c>
 8005732:	2302      	movs	r3, #2
 8005734:	e114      	b.n	8005960 <HAL_DAC_ConfigChannel+0x246>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2201      	movs	r2, #1
 800573a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2202      	movs	r2, #2
 8005740:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2b04      	cmp	r3, #4
 8005748:	f040 8081 	bne.w	800584e <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800574c:	f7fd fcb4 	bl	80030b8 <HAL_GetTick>
 8005750:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d140      	bne.n	80057da <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005758:	e018      	b.n	800578c <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800575a:	f7fd fcad 	bl	80030b8 <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	2b01      	cmp	r3, #1
 8005766:	d911      	bls.n	800578c <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800576e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00a      	beq.n	800578c <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	f043 0208 	orr.w	r2, r3, #8
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2203      	movs	r2, #3
 8005786:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e0e9      	b.n	8005960 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005792:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1df      	bne.n	800575a <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800579a:	2001      	movs	r0, #1
 800579c:	f7fd fc98 	bl	80030d0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68ba      	ldr	r2, [r7, #8]
 80057a6:	6992      	ldr	r2, [r2, #24]
 80057a8:	641a      	str	r2, [r3, #64]	@ 0x40
 80057aa:	e023      	b.n	80057f4 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80057ac:	f7fd fc84 	bl	80030b8 <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d90f      	bls.n	80057da <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	da0a      	bge.n	80057da <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	f043 0208 	orr.w	r2, r3, #8
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2203      	movs	r2, #3
 80057d4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e0c2      	b.n	8005960 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	dbe3      	blt.n	80057ac <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80057e4:	2001      	movs	r0, #1
 80057e6:	f7fd fc73 	bl	80030d0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68ba      	ldr	r2, [r7, #8]
 80057f0:	6992      	ldr	r2, [r2, #24]
 80057f2:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f003 0310 	and.w	r3, r3, #16
 8005800:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005804:	fa01 f303 	lsl.w	r3, r1, r3
 8005808:	43db      	mvns	r3, r3
 800580a:	ea02 0103 	and.w	r1, r2, r3
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	69da      	ldr	r2, [r3, #28]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f003 0310 	and.w	r3, r3, #16
 8005818:	409a      	lsls	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	430a      	orrs	r2, r1
 8005820:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f003 0310 	and.w	r3, r3, #16
 800582e:	21ff      	movs	r1, #255	@ 0xff
 8005830:	fa01 f303 	lsl.w	r3, r1, r3
 8005834:	43db      	mvns	r3, r3
 8005836:	ea02 0103 	and.w	r1, r2, r3
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	6a1a      	ldr	r2, [r3, #32]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f003 0310 	and.w	r3, r3, #16
 8005844:	409a      	lsls	r2, r3
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	2b01      	cmp	r3, #1
 8005854:	d11d      	bne.n	8005892 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585c:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f003 0310 	and.w	r3, r3, #16
 8005864:	221f      	movs	r2, #31
 8005866:	fa02 f303 	lsl.w	r3, r2, r3
 800586a:	43db      	mvns	r3, r3
 800586c:	69ba      	ldr	r2, [r7, #24]
 800586e:	4013      	ands	r3, r2
 8005870:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f003 0310 	and.w	r3, r3, #16
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	fa02 f303 	lsl.w	r3, r2, r3
 8005884:	69ba      	ldr	r2, [r7, #24]
 8005886:	4313      	orrs	r3, r2
 8005888:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	69ba      	ldr	r2, [r7, #24]
 8005890:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005898:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f003 0310 	and.w	r3, r3, #16
 80058a0:	2207      	movs	r2, #7
 80058a2:	fa02 f303 	lsl.w	r3, r2, r3
 80058a6:	43db      	mvns	r3, r3
 80058a8:	69ba      	ldr	r2, [r7, #24]
 80058aa:	4013      	ands	r3, r2
 80058ac:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	431a      	orrs	r2, r3
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	4313      	orrs	r3, r2
 80058be:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f003 0310 	and.w	r3, r3, #16
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	fa02 f303 	lsl.w	r3, r2, r3
 80058cc:	69ba      	ldr	r2, [r7, #24]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	69ba      	ldr	r2, [r7, #24]
 80058d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	6819      	ldr	r1, [r3, #0]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f003 0310 	and.w	r3, r3, #16
 80058e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80058ea:	fa02 f303 	lsl.w	r3, r2, r3
 80058ee:	43da      	mvns	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	400a      	ands	r2, r1
 80058f6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f003 0310 	and.w	r3, r3, #16
 8005906:	f640 72fc 	movw	r2, #4092	@ 0xffc
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	43db      	mvns	r3, r3
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	4013      	ands	r3, r2
 8005914:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f003 0310 	and.w	r3, r3, #16
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	fa02 f303 	lsl.w	r3, r2, r3
 8005928:	69ba      	ldr	r2, [r7, #24]
 800592a:	4313      	orrs	r3, r2
 800592c:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	69ba      	ldr	r2, [r7, #24]
 8005934:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	6819      	ldr	r1, [r3, #0]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f003 0310 	and.w	r3, r3, #16
 8005942:	22c0      	movs	r2, #192	@ 0xc0
 8005944:	fa02 f303 	lsl.w	r3, r2, r3
 8005948:	43da      	mvns	r2, r3
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	400a      	ands	r2, r1
 8005950:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2201      	movs	r2, #1
 8005956:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800595e:	2300      	movs	r3, #0
}
 8005960:	4618      	mov	r0, r3
 8005962:	3720      	adds	r7, #32
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005974:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f7ff fea7 	bl	80056ca <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2201      	movs	r2, #1
 8005980:	711a      	strb	r2, [r3, #4]
}
 8005982:	bf00      	nop
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b084      	sub	sp, #16
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005996:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005998:	68f8      	ldr	r0, [r7, #12]
 800599a:	f7ff fea0 	bl	80056de <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800599e:	bf00      	nop
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b084      	sub	sp, #16
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	f043 0204 	orr.w	r2, r3, #4
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f7ff fe96 	bl	80056f2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2201      	movs	r2, #1
 80059ca:	711a      	strb	r2, [r3, #4]
}
 80059cc:	bf00      	nop
 80059ce:	3710      	adds	r7, #16
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80059dc:	bf00      	nop
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005a18:	bf00      	nop
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a30:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	f7ff ffce 	bl	80059d4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	711a      	strb	r2, [r3, #4]
}
 8005a3e:	bf00      	nop
 8005a40:	3710      	adds	r7, #16
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}

08005a46 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005a46:	b580      	push	{r7, lr}
 8005a48:	b084      	sub	sp, #16
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a52:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005a54:	68f8      	ldr	r0, [r7, #12]
 8005a56:	f7ff ffc7 	bl	80059e8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005a5a:	bf00      	nop
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}

08005a62 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005a62:	b580      	push	{r7, lr}
 8005a64:	b084      	sub	sp, #16
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	f043 0204 	orr.w	r2, r3, #4
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f7ff ffbd 	bl	80059fc <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2201      	movs	r2, #1
 8005a86:	711a      	strb	r2, [r3, #4]
}
 8005a88:	bf00      	nop
 8005a8a:	3710      	adds	r7, #16
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b085      	sub	sp, #20
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e098      	b.n	8005bd4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	4b4d      	ldr	r3, [pc, #308]	@ (8005be0 <HAL_DMA_Init+0x150>)
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d80f      	bhi.n	8005ace <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	4b4b      	ldr	r3, [pc, #300]	@ (8005be4 <HAL_DMA_Init+0x154>)
 8005ab6:	4413      	add	r3, r2
 8005ab8:	4a4b      	ldr	r2, [pc, #300]	@ (8005be8 <HAL_DMA_Init+0x158>)
 8005aba:	fba2 2303 	umull	r2, r3, r2, r3
 8005abe:	091b      	lsrs	r3, r3, #4
 8005ac0:	009a      	lsls	r2, r3, #2
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a48      	ldr	r2, [pc, #288]	@ (8005bec <HAL_DMA_Init+0x15c>)
 8005aca:	641a      	str	r2, [r3, #64]	@ 0x40
 8005acc:	e00e      	b.n	8005aec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	4b46      	ldr	r3, [pc, #280]	@ (8005bf0 <HAL_DMA_Init+0x160>)
 8005ad6:	4413      	add	r3, r2
 8005ad8:	4a43      	ldr	r2, [pc, #268]	@ (8005be8 <HAL_DMA_Init+0x158>)
 8005ada:	fba2 2303 	umull	r2, r3, r2, r3
 8005ade:	091b      	lsrs	r3, r3, #4
 8005ae0:	009a      	lsls	r2, r3, #2
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a42      	ldr	r2, [pc, #264]	@ (8005bf4 <HAL_DMA_Init+0x164>)
 8005aea:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005b10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b46:	d039      	beq.n	8005bbc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b4c:	4a27      	ldr	r2, [pc, #156]	@ (8005bec <HAL_DMA_Init+0x15c>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d11a      	bne.n	8005b88 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005b52:	4b29      	ldr	r3, [pc, #164]	@ (8005bf8 <HAL_DMA_Init+0x168>)
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b5a:	f003 031c 	and.w	r3, r3, #28
 8005b5e:	210f      	movs	r1, #15
 8005b60:	fa01 f303 	lsl.w	r3, r1, r3
 8005b64:	43db      	mvns	r3, r3
 8005b66:	4924      	ldr	r1, [pc, #144]	@ (8005bf8 <HAL_DMA_Init+0x168>)
 8005b68:	4013      	ands	r3, r2
 8005b6a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005b6c:	4b22      	ldr	r3, [pc, #136]	@ (8005bf8 <HAL_DMA_Init+0x168>)
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6859      	ldr	r1, [r3, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b78:	f003 031c 	and.w	r3, r3, #28
 8005b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b80:	491d      	ldr	r1, [pc, #116]	@ (8005bf8 <HAL_DMA_Init+0x168>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	600b      	str	r3, [r1, #0]
 8005b86:	e019      	b.n	8005bbc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005b88:	4b1c      	ldr	r3, [pc, #112]	@ (8005bfc <HAL_DMA_Init+0x16c>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b90:	f003 031c 	and.w	r3, r3, #28
 8005b94:	210f      	movs	r1, #15
 8005b96:	fa01 f303 	lsl.w	r3, r1, r3
 8005b9a:	43db      	mvns	r3, r3
 8005b9c:	4917      	ldr	r1, [pc, #92]	@ (8005bfc <HAL_DMA_Init+0x16c>)
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005ba2:	4b16      	ldr	r3, [pc, #88]	@ (8005bfc <HAL_DMA_Init+0x16c>)
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6859      	ldr	r1, [r3, #4]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bae:	f003 031c 	and.w	r3, r3, #28
 8005bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb6:	4911      	ldr	r1, [pc, #68]	@ (8005bfc <HAL_DMA_Init+0x16c>)
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005bd2:	2300      	movs	r3, #0
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3714      	adds	r7, #20
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr
 8005be0:	40020407 	.word	0x40020407
 8005be4:	bffdfff8 	.word	0xbffdfff8
 8005be8:	cccccccd 	.word	0xcccccccd
 8005bec:	40020000 	.word	0x40020000
 8005bf0:	bffdfbf8 	.word	0xbffdfbf8
 8005bf4:	40020400 	.word	0x40020400
 8005bf8:	400200a8 	.word	0x400200a8
 8005bfc:	400204a8 	.word	0x400204a8

08005c00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b086      	sub	sp, #24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	607a      	str	r2, [r7, #4]
 8005c0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_DMA_Start_IT+0x20>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e04b      	b.n	8005cb8 <HAL_DMA_Start_IT+0xb8>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d13a      	bne.n	8005caa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2202      	movs	r2, #2
 8005c38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f022 0201 	bic.w	r2, r2, #1
 8005c50:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	687a      	ldr	r2, [r7, #4]
 8005c56:	68b9      	ldr	r1, [r7, #8]
 8005c58:	68f8      	ldr	r0, [r7, #12]
 8005c5a:	f000 f8e0 	bl	8005e1e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d008      	beq.n	8005c78 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f042 020e 	orr.w	r2, r2, #14
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	e00f      	b.n	8005c98 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f022 0204 	bic.w	r2, r2, #4
 8005c86:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f042 020a 	orr.w	r2, r2, #10
 8005c96:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f042 0201 	orr.w	r2, r2, #1
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	e005      	b.n	8005cb6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005cb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3718      	adds	r7, #24
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cdc:	f003 031c 	and.w	r3, r3, #28
 8005ce0:	2204      	movs	r2, #4
 8005ce2:	409a      	lsls	r2, r3
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d026      	beq.n	8005d3a <HAL_DMA_IRQHandler+0x7a>
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	f003 0304 	and.w	r3, r3, #4
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d021      	beq.n	8005d3a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0320 	and.w	r3, r3, #32
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d107      	bne.n	8005d14 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f022 0204 	bic.w	r2, r2, #4
 8005d12:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d18:	f003 021c 	and.w	r2, r3, #28
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d20:	2104      	movs	r1, #4
 8005d22:	fa01 f202 	lsl.w	r2, r1, r2
 8005d26:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d071      	beq.n	8005e14 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005d38:	e06c      	b.n	8005e14 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d3e:	f003 031c 	and.w	r3, r3, #28
 8005d42:	2202      	movs	r2, #2
 8005d44:	409a      	lsls	r2, r3
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	4013      	ands	r3, r2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d02e      	beq.n	8005dac <HAL_DMA_IRQHandler+0xec>
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	f003 0302 	and.w	r3, r3, #2
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d029      	beq.n	8005dac <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0320 	and.w	r3, r3, #32
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d10b      	bne.n	8005d7e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f022 020a 	bic.w	r2, r2, #10
 8005d74:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d82:	f003 021c 	and.w	r2, r3, #28
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8a:	2102      	movs	r1, #2
 8005d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8005d90:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d038      	beq.n	8005e14 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005daa:	e033      	b.n	8005e14 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005db0:	f003 031c 	and.w	r3, r3, #28
 8005db4:	2208      	movs	r2, #8
 8005db6:	409a      	lsls	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	4013      	ands	r3, r2
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d02a      	beq.n	8005e16 <HAL_DMA_IRQHandler+0x156>
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	f003 0308 	and.w	r3, r3, #8
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d025      	beq.n	8005e16 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 020e 	bic.w	r2, r2, #14
 8005dd8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dde:	f003 021c 	and.w	r2, r3, #28
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de6:	2101      	movs	r1, #1
 8005de8:	fa01 f202 	lsl.w	r2, r1, r2
 8005dec:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d004      	beq.n	8005e16 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005e14:	bf00      	nop
 8005e16:	bf00      	nop
}
 8005e18:	3710      	adds	r7, #16
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}

08005e1e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e1e:	b480      	push	{r7}
 8005e20:	b085      	sub	sp, #20
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	60f8      	str	r0, [r7, #12]
 8005e26:	60b9      	str	r1, [r7, #8]
 8005e28:	607a      	str	r2, [r7, #4]
 8005e2a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e30:	f003 021c 	and.w	r2, r3, #28
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e38:	2101      	movs	r1, #1
 8005e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8005e3e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	683a      	ldr	r2, [r7, #0]
 8005e46:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	2b10      	cmp	r3, #16
 8005e4e:	d108      	bne.n	8005e62 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005e60:	e007      	b.n	8005e72 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	60da      	str	r2, [r3, #12]
}
 8005e72:	bf00      	nop
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
	...

08005e80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b087      	sub	sp, #28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e8e:	e17f      	b.n	8006190 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	2101      	movs	r1, #1
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	fa01 f303 	lsl.w	r3, r1, r3
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	f000 8171 	beq.w	800618a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	f003 0303 	and.w	r3, r3, #3
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d005      	beq.n	8005ec0 <HAL_GPIO_Init+0x40>
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	f003 0303 	and.w	r3, r3, #3
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d130      	bne.n	8005f22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	005b      	lsls	r3, r3, #1
 8005eca:	2203      	movs	r2, #3
 8005ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed0:	43db      	mvns	r3, r3
 8005ed2:	693a      	ldr	r2, [r7, #16]
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	68da      	ldr	r2, [r3, #12]
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	005b      	lsls	r3, r3, #1
 8005ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee4:	693a      	ldr	r2, [r7, #16]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	693a      	ldr	r2, [r7, #16]
 8005eee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	fa02 f303 	lsl.w	r3, r2, r3
 8005efe:	43db      	mvns	r3, r3
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	4013      	ands	r3, r2
 8005f04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	091b      	lsrs	r3, r3, #4
 8005f0c:	f003 0201 	and.w	r2, r3, #1
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	fa02 f303 	lsl.w	r3, r2, r3
 8005f16:	693a      	ldr	r2, [r7, #16]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	693a      	ldr	r2, [r7, #16]
 8005f20:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	f003 0303 	and.w	r3, r3, #3
 8005f2a:	2b03      	cmp	r3, #3
 8005f2c:	d118      	bne.n	8005f60 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005f34:	2201      	movs	r2, #1
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3c:	43db      	mvns	r3, r3
 8005f3e:	693a      	ldr	r2, [r7, #16]
 8005f40:	4013      	ands	r3, r2
 8005f42:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	08db      	lsrs	r3, r3, #3
 8005f4a:	f003 0201 	and.w	r2, r3, #1
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	fa02 f303 	lsl.w	r3, r2, r3
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	f003 0303 	and.w	r3, r3, #3
 8005f68:	2b03      	cmp	r3, #3
 8005f6a:	d017      	beq.n	8005f9c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	005b      	lsls	r3, r3, #1
 8005f76:	2203      	movs	r2, #3
 8005f78:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7c:	43db      	mvns	r3, r3
 8005f7e:	693a      	ldr	r2, [r7, #16]
 8005f80:	4013      	ands	r3, r2
 8005f82:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	689a      	ldr	r2, [r3, #8]
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	005b      	lsls	r3, r3, #1
 8005f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f90:	693a      	ldr	r2, [r7, #16]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f003 0303 	and.w	r3, r3, #3
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d123      	bne.n	8005ff0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	08da      	lsrs	r2, r3, #3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	3208      	adds	r2, #8
 8005fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	f003 0307 	and.w	r3, r3, #7
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	220f      	movs	r2, #15
 8005fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc4:	43db      	mvns	r3, r3
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	4013      	ands	r3, r2
 8005fca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	691a      	ldr	r2, [r3, #16]
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	f003 0307 	and.w	r3, r3, #7
 8005fd6:	009b      	lsls	r3, r3, #2
 8005fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	08da      	lsrs	r2, r3, #3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	3208      	adds	r2, #8
 8005fea:	6939      	ldr	r1, [r7, #16]
 8005fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	005b      	lsls	r3, r3, #1
 8005ffa:	2203      	movs	r2, #3
 8005ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8006000:	43db      	mvns	r3, r3
 8006002:	693a      	ldr	r2, [r7, #16]
 8006004:	4013      	ands	r3, r2
 8006006:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f003 0203 	and.w	r2, r3, #3
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	005b      	lsls	r3, r3, #1
 8006014:	fa02 f303 	lsl.w	r3, r2, r3
 8006018:	693a      	ldr	r2, [r7, #16]
 800601a:	4313      	orrs	r3, r2
 800601c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	693a      	ldr	r2, [r7, #16]
 8006022:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800602c:	2b00      	cmp	r3, #0
 800602e:	f000 80ac 	beq.w	800618a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006032:	4b5f      	ldr	r3, [pc, #380]	@ (80061b0 <HAL_GPIO_Init+0x330>)
 8006034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006036:	4a5e      	ldr	r2, [pc, #376]	@ (80061b0 <HAL_GPIO_Init+0x330>)
 8006038:	f043 0301 	orr.w	r3, r3, #1
 800603c:	6613      	str	r3, [r2, #96]	@ 0x60
 800603e:	4b5c      	ldr	r3, [pc, #368]	@ (80061b0 <HAL_GPIO_Init+0x330>)
 8006040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	60bb      	str	r3, [r7, #8]
 8006048:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800604a:	4a5a      	ldr	r2, [pc, #360]	@ (80061b4 <HAL_GPIO_Init+0x334>)
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	089b      	lsrs	r3, r3, #2
 8006050:	3302      	adds	r3, #2
 8006052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006056:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	f003 0303 	and.w	r3, r3, #3
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	220f      	movs	r2, #15
 8006062:	fa02 f303 	lsl.w	r3, r2, r3
 8006066:	43db      	mvns	r3, r3
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	4013      	ands	r3, r2
 800606c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006074:	d025      	beq.n	80060c2 <HAL_GPIO_Init+0x242>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a4f      	ldr	r2, [pc, #316]	@ (80061b8 <HAL_GPIO_Init+0x338>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d01f      	beq.n	80060be <HAL_GPIO_Init+0x23e>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a4e      	ldr	r2, [pc, #312]	@ (80061bc <HAL_GPIO_Init+0x33c>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d019      	beq.n	80060ba <HAL_GPIO_Init+0x23a>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a4d      	ldr	r2, [pc, #308]	@ (80061c0 <HAL_GPIO_Init+0x340>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d013      	beq.n	80060b6 <HAL_GPIO_Init+0x236>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a4c      	ldr	r2, [pc, #304]	@ (80061c4 <HAL_GPIO_Init+0x344>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d00d      	beq.n	80060b2 <HAL_GPIO_Init+0x232>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a4b      	ldr	r2, [pc, #300]	@ (80061c8 <HAL_GPIO_Init+0x348>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d007      	beq.n	80060ae <HAL_GPIO_Init+0x22e>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a4a      	ldr	r2, [pc, #296]	@ (80061cc <HAL_GPIO_Init+0x34c>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d101      	bne.n	80060aa <HAL_GPIO_Init+0x22a>
 80060a6:	2306      	movs	r3, #6
 80060a8:	e00c      	b.n	80060c4 <HAL_GPIO_Init+0x244>
 80060aa:	2307      	movs	r3, #7
 80060ac:	e00a      	b.n	80060c4 <HAL_GPIO_Init+0x244>
 80060ae:	2305      	movs	r3, #5
 80060b0:	e008      	b.n	80060c4 <HAL_GPIO_Init+0x244>
 80060b2:	2304      	movs	r3, #4
 80060b4:	e006      	b.n	80060c4 <HAL_GPIO_Init+0x244>
 80060b6:	2303      	movs	r3, #3
 80060b8:	e004      	b.n	80060c4 <HAL_GPIO_Init+0x244>
 80060ba:	2302      	movs	r3, #2
 80060bc:	e002      	b.n	80060c4 <HAL_GPIO_Init+0x244>
 80060be:	2301      	movs	r3, #1
 80060c0:	e000      	b.n	80060c4 <HAL_GPIO_Init+0x244>
 80060c2:	2300      	movs	r3, #0
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	f002 0203 	and.w	r2, r2, #3
 80060ca:	0092      	lsls	r2, r2, #2
 80060cc:	4093      	lsls	r3, r2
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80060d4:	4937      	ldr	r1, [pc, #220]	@ (80061b4 <HAL_GPIO_Init+0x334>)
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	089b      	lsrs	r3, r3, #2
 80060da:	3302      	adds	r3, #2
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80060e2:	4b3b      	ldr	r3, [pc, #236]	@ (80061d0 <HAL_GPIO_Init+0x350>)
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	43db      	mvns	r3, r3
 80060ec:	693a      	ldr	r2, [r7, #16]
 80060ee:	4013      	ands	r3, r2
 80060f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d003      	beq.n	8006106 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	4313      	orrs	r3, r2
 8006104:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006106:	4a32      	ldr	r2, [pc, #200]	@ (80061d0 <HAL_GPIO_Init+0x350>)
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800610c:	4b30      	ldr	r3, [pc, #192]	@ (80061d0 <HAL_GPIO_Init+0x350>)
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	43db      	mvns	r3, r3
 8006116:	693a      	ldr	r2, [r7, #16]
 8006118:	4013      	ands	r3, r2
 800611a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d003      	beq.n	8006130 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	4313      	orrs	r3, r2
 800612e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006130:	4a27      	ldr	r2, [pc, #156]	@ (80061d0 <HAL_GPIO_Init+0x350>)
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006136:	4b26      	ldr	r3, [pc, #152]	@ (80061d0 <HAL_GPIO_Init+0x350>)
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	43db      	mvns	r3, r3
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	4013      	ands	r3, r2
 8006144:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800614e:	2b00      	cmp	r3, #0
 8006150:	d003      	beq.n	800615a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8006152:	693a      	ldr	r2, [r7, #16]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	4313      	orrs	r3, r2
 8006158:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800615a:	4a1d      	ldr	r2, [pc, #116]	@ (80061d0 <HAL_GPIO_Init+0x350>)
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006160:	4b1b      	ldr	r3, [pc, #108]	@ (80061d0 <HAL_GPIO_Init+0x350>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	43db      	mvns	r3, r3
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	4013      	ands	r3, r2
 800616e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d003      	beq.n	8006184 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	4313      	orrs	r3, r2
 8006182:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006184:	4a12      	ldr	r2, [pc, #72]	@ (80061d0 <HAL_GPIO_Init+0x350>)
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	3301      	adds	r3, #1
 800618e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	fa22 f303 	lsr.w	r3, r2, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	f47f ae78 	bne.w	8005e90 <HAL_GPIO_Init+0x10>
  }
}
 80061a0:	bf00      	nop
 80061a2:	bf00      	nop
 80061a4:	371c      	adds	r7, #28
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop
 80061b0:	40021000 	.word	0x40021000
 80061b4:	40010000 	.word	0x40010000
 80061b8:	48000400 	.word	0x48000400
 80061bc:	48000800 	.word	0x48000800
 80061c0:	48000c00 	.word	0x48000c00
 80061c4:	48001000 	.word	0x48001000
 80061c8:	48001400 	.word	0x48001400
 80061cc:	48001800 	.word	0x48001800
 80061d0:	40010400 	.word	0x40010400

080061d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80061d4:	b480      	push	{r7}
 80061d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80061d8:	4b04      	ldr	r3, [pc, #16]	@ (80061ec <HAL_PWREx_GetVoltageRange+0x18>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop
 80061ec:	40007000 	.word	0x40007000

080061f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061fe:	d130      	bne.n	8006262 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006200:	4b23      	ldr	r3, [pc, #140]	@ (8006290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800620c:	d038      	beq.n	8006280 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800620e:	4b20      	ldr	r3, [pc, #128]	@ (8006290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006216:	4a1e      	ldr	r2, [pc, #120]	@ (8006290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006218:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800621c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800621e:	4b1d      	ldr	r3, [pc, #116]	@ (8006294 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2232      	movs	r2, #50	@ 0x32
 8006224:	fb02 f303 	mul.w	r3, r2, r3
 8006228:	4a1b      	ldr	r2, [pc, #108]	@ (8006298 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800622a:	fba2 2303 	umull	r2, r3, r2, r3
 800622e:	0c9b      	lsrs	r3, r3, #18
 8006230:	3301      	adds	r3, #1
 8006232:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006234:	e002      	b.n	800623c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	3b01      	subs	r3, #1
 800623a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800623c:	4b14      	ldr	r3, [pc, #80]	@ (8006290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006248:	d102      	bne.n	8006250 <HAL_PWREx_ControlVoltageScaling+0x60>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1f2      	bne.n	8006236 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006250:	4b0f      	ldr	r3, [pc, #60]	@ (8006290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006252:	695b      	ldr	r3, [r3, #20]
 8006254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800625c:	d110      	bne.n	8006280 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800625e:	2303      	movs	r3, #3
 8006260:	e00f      	b.n	8006282 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006262:	4b0b      	ldr	r3, [pc, #44]	@ (8006290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800626a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800626e:	d007      	beq.n	8006280 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006270:	4b07      	ldr	r3, [pc, #28]	@ (8006290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006278:	4a05      	ldr	r2, [pc, #20]	@ (8006290 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800627a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800627e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	40007000 	.word	0x40007000
 8006294:	2000001c 	.word	0x2000001c
 8006298:	431bde83 	.word	0x431bde83

0800629c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b088      	sub	sp, #32
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e3ca      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062ae:	4b97      	ldr	r3, [pc, #604]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	f003 030c 	and.w	r3, r3, #12
 80062b6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062b8:	4b94      	ldr	r3, [pc, #592]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	f003 0303 	and.w	r3, r3, #3
 80062c0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0310 	and.w	r3, r3, #16
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f000 80e4 	beq.w	8006498 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d007      	beq.n	80062e6 <HAL_RCC_OscConfig+0x4a>
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	2b0c      	cmp	r3, #12
 80062da:	f040 808b 	bne.w	80063f4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	f040 8087 	bne.w	80063f4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80062e6:	4b89      	ldr	r3, [pc, #548]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0302 	and.w	r3, r3, #2
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d005      	beq.n	80062fe <HAL_RCC_OscConfig+0x62>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	699b      	ldr	r3, [r3, #24]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e3a2      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a1a      	ldr	r2, [r3, #32]
 8006302:	4b82      	ldr	r3, [pc, #520]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 0308 	and.w	r3, r3, #8
 800630a:	2b00      	cmp	r3, #0
 800630c:	d004      	beq.n	8006318 <HAL_RCC_OscConfig+0x7c>
 800630e:	4b7f      	ldr	r3, [pc, #508]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006316:	e005      	b.n	8006324 <HAL_RCC_OscConfig+0x88>
 8006318:	4b7c      	ldr	r3, [pc, #496]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800631a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800631e:	091b      	lsrs	r3, r3, #4
 8006320:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006324:	4293      	cmp	r3, r2
 8006326:	d223      	bcs.n	8006370 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	4618      	mov	r0, r3
 800632e:	f000 fd55 	bl	8006ddc <RCC_SetFlashLatencyFromMSIRange>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d001      	beq.n	800633c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e383      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800633c:	4b73      	ldr	r3, [pc, #460]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a72      	ldr	r2, [pc, #456]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006342:	f043 0308 	orr.w	r3, r3, #8
 8006346:	6013      	str	r3, [r2, #0]
 8006348:	4b70      	ldr	r3, [pc, #448]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6a1b      	ldr	r3, [r3, #32]
 8006354:	496d      	ldr	r1, [pc, #436]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006356:	4313      	orrs	r3, r2
 8006358:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800635a:	4b6c      	ldr	r3, [pc, #432]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	69db      	ldr	r3, [r3, #28]
 8006366:	021b      	lsls	r3, r3, #8
 8006368:	4968      	ldr	r1, [pc, #416]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800636a:	4313      	orrs	r3, r2
 800636c:	604b      	str	r3, [r1, #4]
 800636e:	e025      	b.n	80063bc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006370:	4b66      	ldr	r3, [pc, #408]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a65      	ldr	r2, [pc, #404]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006376:	f043 0308 	orr.w	r3, r3, #8
 800637a:	6013      	str	r3, [r2, #0]
 800637c:	4b63      	ldr	r3, [pc, #396]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6a1b      	ldr	r3, [r3, #32]
 8006388:	4960      	ldr	r1, [pc, #384]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800638a:	4313      	orrs	r3, r2
 800638c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800638e:	4b5f      	ldr	r3, [pc, #380]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	69db      	ldr	r3, [r3, #28]
 800639a:	021b      	lsls	r3, r3, #8
 800639c:	495b      	ldr	r1, [pc, #364]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800639e:	4313      	orrs	r3, r2
 80063a0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d109      	bne.n	80063bc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a1b      	ldr	r3, [r3, #32]
 80063ac:	4618      	mov	r0, r3
 80063ae:	f000 fd15 	bl	8006ddc <RCC_SetFlashLatencyFromMSIRange>
 80063b2:	4603      	mov	r3, r0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d001      	beq.n	80063bc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e343      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80063bc:	f000 fc4a 	bl	8006c54 <HAL_RCC_GetSysClockFreq>
 80063c0:	4602      	mov	r2, r0
 80063c2:	4b52      	ldr	r3, [pc, #328]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	091b      	lsrs	r3, r3, #4
 80063c8:	f003 030f 	and.w	r3, r3, #15
 80063cc:	4950      	ldr	r1, [pc, #320]	@ (8006510 <HAL_RCC_OscConfig+0x274>)
 80063ce:	5ccb      	ldrb	r3, [r1, r3]
 80063d0:	f003 031f 	and.w	r3, r3, #31
 80063d4:	fa22 f303 	lsr.w	r3, r2, r3
 80063d8:	4a4e      	ldr	r2, [pc, #312]	@ (8006514 <HAL_RCC_OscConfig+0x278>)
 80063da:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80063dc:	4b4e      	ldr	r3, [pc, #312]	@ (8006518 <HAL_RCC_OscConfig+0x27c>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4618      	mov	r0, r3
 80063e2:	f7fc fe19 	bl	8003018 <HAL_InitTick>
 80063e6:	4603      	mov	r3, r0
 80063e8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80063ea:	7bfb      	ldrb	r3, [r7, #15]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d052      	beq.n	8006496 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80063f0:	7bfb      	ldrb	r3, [r7, #15]
 80063f2:	e327      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d032      	beq.n	8006462 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80063fc:	4b43      	ldr	r3, [pc, #268]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a42      	ldr	r2, [pc, #264]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006402:	f043 0301 	orr.w	r3, r3, #1
 8006406:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006408:	f7fc fe56 	bl	80030b8 <HAL_GetTick>
 800640c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800640e:	e008      	b.n	8006422 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006410:	f7fc fe52 	bl	80030b8 <HAL_GetTick>
 8006414:	4602      	mov	r2, r0
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	1ad3      	subs	r3, r2, r3
 800641a:	2b02      	cmp	r3, #2
 800641c:	d901      	bls.n	8006422 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e310      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006422:	4b3a      	ldr	r3, [pc, #232]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 0302 	and.w	r3, r3, #2
 800642a:	2b00      	cmp	r3, #0
 800642c:	d0f0      	beq.n	8006410 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800642e:	4b37      	ldr	r3, [pc, #220]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a36      	ldr	r2, [pc, #216]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006434:	f043 0308 	orr.w	r3, r3, #8
 8006438:	6013      	str	r3, [r2, #0]
 800643a:	4b34      	ldr	r3, [pc, #208]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	4931      	ldr	r1, [pc, #196]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006448:	4313      	orrs	r3, r2
 800644a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800644c:	4b2f      	ldr	r3, [pc, #188]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	69db      	ldr	r3, [r3, #28]
 8006458:	021b      	lsls	r3, r3, #8
 800645a:	492c      	ldr	r1, [pc, #176]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800645c:	4313      	orrs	r3, r2
 800645e:	604b      	str	r3, [r1, #4]
 8006460:	e01a      	b.n	8006498 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006462:	4b2a      	ldr	r3, [pc, #168]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a29      	ldr	r2, [pc, #164]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006468:	f023 0301 	bic.w	r3, r3, #1
 800646c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800646e:	f7fc fe23 	bl	80030b8 <HAL_GetTick>
 8006472:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006474:	e008      	b.n	8006488 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006476:	f7fc fe1f 	bl	80030b8 <HAL_GetTick>
 800647a:	4602      	mov	r2, r0
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	2b02      	cmp	r3, #2
 8006482:	d901      	bls.n	8006488 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e2dd      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006488:	4b20      	ldr	r3, [pc, #128]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0302 	and.w	r3, r3, #2
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1f0      	bne.n	8006476 <HAL_RCC_OscConfig+0x1da>
 8006494:	e000      	b.n	8006498 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006496:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d074      	beq.n	800658e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	2b08      	cmp	r3, #8
 80064a8:	d005      	beq.n	80064b6 <HAL_RCC_OscConfig+0x21a>
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	2b0c      	cmp	r3, #12
 80064ae:	d10e      	bne.n	80064ce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	2b03      	cmp	r3, #3
 80064b4:	d10b      	bne.n	80064ce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064b6:	4b15      	ldr	r3, [pc, #84]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d064      	beq.n	800658c <HAL_RCC_OscConfig+0x2f0>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d160      	bne.n	800658c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e2ba      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064d6:	d106      	bne.n	80064e6 <HAL_RCC_OscConfig+0x24a>
 80064d8:	4b0c      	ldr	r3, [pc, #48]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a0b      	ldr	r2, [pc, #44]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80064de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064e2:	6013      	str	r3, [r2, #0]
 80064e4:	e026      	b.n	8006534 <HAL_RCC_OscConfig+0x298>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80064ee:	d115      	bne.n	800651c <HAL_RCC_OscConfig+0x280>
 80064f0:	4b06      	ldr	r3, [pc, #24]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a05      	ldr	r2, [pc, #20]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80064f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80064fa:	6013      	str	r3, [r2, #0]
 80064fc:	4b03      	ldr	r3, [pc, #12]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a02      	ldr	r2, [pc, #8]	@ (800650c <HAL_RCC_OscConfig+0x270>)
 8006502:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006506:	6013      	str	r3, [r2, #0]
 8006508:	e014      	b.n	8006534 <HAL_RCC_OscConfig+0x298>
 800650a:	bf00      	nop
 800650c:	40021000 	.word	0x40021000
 8006510:	0800cd6c 	.word	0x0800cd6c
 8006514:	2000001c 	.word	0x2000001c
 8006518:	20000020 	.word	0x20000020
 800651c:	4ba0      	ldr	r3, [pc, #640]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a9f      	ldr	r2, [pc, #636]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006522:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006526:	6013      	str	r3, [r2, #0]
 8006528:	4b9d      	ldr	r3, [pc, #628]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a9c      	ldr	r2, [pc, #624]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 800652e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006532:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d013      	beq.n	8006564 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800653c:	f7fc fdbc 	bl	80030b8 <HAL_GetTick>
 8006540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006542:	e008      	b.n	8006556 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006544:	f7fc fdb8 	bl	80030b8 <HAL_GetTick>
 8006548:	4602      	mov	r2, r0
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	2b64      	cmp	r3, #100	@ 0x64
 8006550:	d901      	bls.n	8006556 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e276      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006556:	4b92      	ldr	r3, [pc, #584]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d0f0      	beq.n	8006544 <HAL_RCC_OscConfig+0x2a8>
 8006562:	e014      	b.n	800658e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006564:	f7fc fda8 	bl	80030b8 <HAL_GetTick>
 8006568:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800656a:	e008      	b.n	800657e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800656c:	f7fc fda4 	bl	80030b8 <HAL_GetTick>
 8006570:	4602      	mov	r2, r0
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	1ad3      	subs	r3, r2, r3
 8006576:	2b64      	cmp	r3, #100	@ 0x64
 8006578:	d901      	bls.n	800657e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800657a:	2303      	movs	r3, #3
 800657c:	e262      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800657e:	4b88      	ldr	r3, [pc, #544]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d1f0      	bne.n	800656c <HAL_RCC_OscConfig+0x2d0>
 800658a:	e000      	b.n	800658e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800658c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f003 0302 	and.w	r3, r3, #2
 8006596:	2b00      	cmp	r3, #0
 8006598:	d060      	beq.n	800665c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	2b04      	cmp	r3, #4
 800659e:	d005      	beq.n	80065ac <HAL_RCC_OscConfig+0x310>
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	2b0c      	cmp	r3, #12
 80065a4:	d119      	bne.n	80065da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	2b02      	cmp	r3, #2
 80065aa:	d116      	bne.n	80065da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065ac:	4b7c      	ldr	r3, [pc, #496]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d005      	beq.n	80065c4 <HAL_RCC_OscConfig+0x328>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d101      	bne.n	80065c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80065c0:	2301      	movs	r3, #1
 80065c2:	e23f      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065c4:	4b76      	ldr	r3, [pc, #472]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	691b      	ldr	r3, [r3, #16]
 80065d0:	061b      	lsls	r3, r3, #24
 80065d2:	4973      	ldr	r1, [pc, #460]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 80065d4:	4313      	orrs	r3, r2
 80065d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065d8:	e040      	b.n	800665c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	68db      	ldr	r3, [r3, #12]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d023      	beq.n	800662a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065e2:	4b6f      	ldr	r3, [pc, #444]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a6e      	ldr	r2, [pc, #440]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 80065e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ee:	f7fc fd63 	bl	80030b8 <HAL_GetTick>
 80065f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065f4:	e008      	b.n	8006608 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065f6:	f7fc fd5f 	bl	80030b8 <HAL_GetTick>
 80065fa:	4602      	mov	r2, r0
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	2b02      	cmp	r3, #2
 8006602:	d901      	bls.n	8006608 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006604:	2303      	movs	r3, #3
 8006606:	e21d      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006608:	4b65      	ldr	r3, [pc, #404]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006610:	2b00      	cmp	r3, #0
 8006612:	d0f0      	beq.n	80065f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006614:	4b62      	ldr	r3, [pc, #392]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	691b      	ldr	r3, [r3, #16]
 8006620:	061b      	lsls	r3, r3, #24
 8006622:	495f      	ldr	r1, [pc, #380]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006624:	4313      	orrs	r3, r2
 8006626:	604b      	str	r3, [r1, #4]
 8006628:	e018      	b.n	800665c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800662a:	4b5d      	ldr	r3, [pc, #372]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a5c      	ldr	r2, [pc, #368]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006630:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006634:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006636:	f7fc fd3f 	bl	80030b8 <HAL_GetTick>
 800663a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800663c:	e008      	b.n	8006650 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800663e:	f7fc fd3b 	bl	80030b8 <HAL_GetTick>
 8006642:	4602      	mov	r2, r0
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	1ad3      	subs	r3, r2, r3
 8006648:	2b02      	cmp	r3, #2
 800664a:	d901      	bls.n	8006650 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800664c:	2303      	movs	r3, #3
 800664e:	e1f9      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006650:	4b53      	ldr	r3, [pc, #332]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1f0      	bne.n	800663e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 0308 	and.w	r3, r3, #8
 8006664:	2b00      	cmp	r3, #0
 8006666:	d03c      	beq.n	80066e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d01c      	beq.n	80066aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006670:	4b4b      	ldr	r3, [pc, #300]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006672:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006676:	4a4a      	ldr	r2, [pc, #296]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006678:	f043 0301 	orr.w	r3, r3, #1
 800667c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006680:	f7fc fd1a 	bl	80030b8 <HAL_GetTick>
 8006684:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006686:	e008      	b.n	800669a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006688:	f7fc fd16 	bl	80030b8 <HAL_GetTick>
 800668c:	4602      	mov	r2, r0
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	2b02      	cmp	r3, #2
 8006694:	d901      	bls.n	800669a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006696:	2303      	movs	r3, #3
 8006698:	e1d4      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800669a:	4b41      	ldr	r3, [pc, #260]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 800669c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066a0:	f003 0302 	and.w	r3, r3, #2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d0ef      	beq.n	8006688 <HAL_RCC_OscConfig+0x3ec>
 80066a8:	e01b      	b.n	80066e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066aa:	4b3d      	ldr	r3, [pc, #244]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 80066ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066b0:	4a3b      	ldr	r2, [pc, #236]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 80066b2:	f023 0301 	bic.w	r3, r3, #1
 80066b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066ba:	f7fc fcfd 	bl	80030b8 <HAL_GetTick>
 80066be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066c0:	e008      	b.n	80066d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066c2:	f7fc fcf9 	bl	80030b8 <HAL_GetTick>
 80066c6:	4602      	mov	r2, r0
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d901      	bls.n	80066d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80066d0:	2303      	movs	r3, #3
 80066d2:	e1b7      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066d4:	4b32      	ldr	r3, [pc, #200]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 80066d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d1ef      	bne.n	80066c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0304 	and.w	r3, r3, #4
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	f000 80a6 	beq.w	800683c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066f0:	2300      	movs	r3, #0
 80066f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80066f4:	4b2a      	ldr	r3, [pc, #168]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 80066f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d10d      	bne.n	800671c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006700:	4b27      	ldr	r3, [pc, #156]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006704:	4a26      	ldr	r2, [pc, #152]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006706:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800670a:	6593      	str	r3, [r2, #88]	@ 0x58
 800670c:	4b24      	ldr	r3, [pc, #144]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 800670e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006710:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006714:	60bb      	str	r3, [r7, #8]
 8006716:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006718:	2301      	movs	r3, #1
 800671a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800671c:	4b21      	ldr	r3, [pc, #132]	@ (80067a4 <HAL_RCC_OscConfig+0x508>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006724:	2b00      	cmp	r3, #0
 8006726:	d118      	bne.n	800675a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006728:	4b1e      	ldr	r3, [pc, #120]	@ (80067a4 <HAL_RCC_OscConfig+0x508>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a1d      	ldr	r2, [pc, #116]	@ (80067a4 <HAL_RCC_OscConfig+0x508>)
 800672e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006732:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006734:	f7fc fcc0 	bl	80030b8 <HAL_GetTick>
 8006738:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800673a:	e008      	b.n	800674e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800673c:	f7fc fcbc 	bl	80030b8 <HAL_GetTick>
 8006740:	4602      	mov	r2, r0
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	2b02      	cmp	r3, #2
 8006748:	d901      	bls.n	800674e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e17a      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800674e:	4b15      	ldr	r3, [pc, #84]	@ (80067a4 <HAL_RCC_OscConfig+0x508>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006756:	2b00      	cmp	r3, #0
 8006758:	d0f0      	beq.n	800673c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	2b01      	cmp	r3, #1
 8006760:	d108      	bne.n	8006774 <HAL_RCC_OscConfig+0x4d8>
 8006762:	4b0f      	ldr	r3, [pc, #60]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006764:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006768:	4a0d      	ldr	r2, [pc, #52]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 800676a:	f043 0301 	orr.w	r3, r3, #1
 800676e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006772:	e029      	b.n	80067c8 <HAL_RCC_OscConfig+0x52c>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	2b05      	cmp	r3, #5
 800677a:	d115      	bne.n	80067a8 <HAL_RCC_OscConfig+0x50c>
 800677c:	4b08      	ldr	r3, [pc, #32]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 800677e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006782:	4a07      	ldr	r2, [pc, #28]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006784:	f043 0304 	orr.w	r3, r3, #4
 8006788:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800678c:	4b04      	ldr	r3, [pc, #16]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 800678e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006792:	4a03      	ldr	r2, [pc, #12]	@ (80067a0 <HAL_RCC_OscConfig+0x504>)
 8006794:	f043 0301 	orr.w	r3, r3, #1
 8006798:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800679c:	e014      	b.n	80067c8 <HAL_RCC_OscConfig+0x52c>
 800679e:	bf00      	nop
 80067a0:	40021000 	.word	0x40021000
 80067a4:	40007000 	.word	0x40007000
 80067a8:	4b9c      	ldr	r3, [pc, #624]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80067aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ae:	4a9b      	ldr	r2, [pc, #620]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80067b0:	f023 0301 	bic.w	r3, r3, #1
 80067b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80067b8:	4b98      	ldr	r3, [pc, #608]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80067ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067be:	4a97      	ldr	r2, [pc, #604]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80067c0:	f023 0304 	bic.w	r3, r3, #4
 80067c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d016      	beq.n	80067fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067d0:	f7fc fc72 	bl	80030b8 <HAL_GetTick>
 80067d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067d6:	e00a      	b.n	80067ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067d8:	f7fc fc6e 	bl	80030b8 <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d901      	bls.n	80067ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e12a      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067ee:	4b8b      	ldr	r3, [pc, #556]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80067f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067f4:	f003 0302 	and.w	r3, r3, #2
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d0ed      	beq.n	80067d8 <HAL_RCC_OscConfig+0x53c>
 80067fc:	e015      	b.n	800682a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067fe:	f7fc fc5b 	bl	80030b8 <HAL_GetTick>
 8006802:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006804:	e00a      	b.n	800681c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006806:	f7fc fc57 	bl	80030b8 <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006814:	4293      	cmp	r3, r2
 8006816:	d901      	bls.n	800681c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e113      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800681c:	4b7f      	ldr	r3, [pc, #508]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 800681e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006822:	f003 0302 	and.w	r3, r3, #2
 8006826:	2b00      	cmp	r3, #0
 8006828:	d1ed      	bne.n	8006806 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800682a:	7ffb      	ldrb	r3, [r7, #31]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d105      	bne.n	800683c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006830:	4b7a      	ldr	r3, [pc, #488]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 8006832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006834:	4a79      	ldr	r2, [pc, #484]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 8006836:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800683a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006840:	2b00      	cmp	r3, #0
 8006842:	f000 80fe 	beq.w	8006a42 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800684a:	2b02      	cmp	r3, #2
 800684c:	f040 80d0 	bne.w	80069f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006850:	4b72      	ldr	r3, [pc, #456]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	f003 0203 	and.w	r2, r3, #3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006860:	429a      	cmp	r2, r3
 8006862:	d130      	bne.n	80068c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800686e:	3b01      	subs	r3, #1
 8006870:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006872:	429a      	cmp	r2, r3
 8006874:	d127      	bne.n	80068c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006880:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006882:	429a      	cmp	r2, r3
 8006884:	d11f      	bne.n	80068c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800688c:	687a      	ldr	r2, [r7, #4]
 800688e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006890:	2a07      	cmp	r2, #7
 8006892:	bf14      	ite	ne
 8006894:	2201      	movne	r2, #1
 8006896:	2200      	moveq	r2, #0
 8006898:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800689a:	4293      	cmp	r3, r2
 800689c:	d113      	bne.n	80068c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068a8:	085b      	lsrs	r3, r3, #1
 80068aa:	3b01      	subs	r3, #1
 80068ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d109      	bne.n	80068c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068bc:	085b      	lsrs	r3, r3, #1
 80068be:	3b01      	subs	r3, #1
 80068c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d06e      	beq.n	80069a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	2b0c      	cmp	r3, #12
 80068ca:	d069      	beq.n	80069a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80068cc:	4b53      	ldr	r3, [pc, #332]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d105      	bne.n	80068e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80068d8:	4b50      	ldr	r3, [pc, #320]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d001      	beq.n	80068e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e0ad      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80068e8:	4b4c      	ldr	r3, [pc, #304]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a4b      	ldr	r2, [pc, #300]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80068ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80068f4:	f7fc fbe0 	bl	80030b8 <HAL_GetTick>
 80068f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068fa:	e008      	b.n	800690e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068fc:	f7fc fbdc 	bl	80030b8 <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	2b02      	cmp	r3, #2
 8006908:	d901      	bls.n	800690e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e09a      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800690e:	4b43      	ldr	r3, [pc, #268]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1f0      	bne.n	80068fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800691a:	4b40      	ldr	r3, [pc, #256]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 800691c:	68da      	ldr	r2, [r3, #12]
 800691e:	4b40      	ldr	r3, [pc, #256]	@ (8006a20 <HAL_RCC_OscConfig+0x784>)
 8006920:	4013      	ands	r3, r2
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800692a:	3a01      	subs	r2, #1
 800692c:	0112      	lsls	r2, r2, #4
 800692e:	4311      	orrs	r1, r2
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006934:	0212      	lsls	r2, r2, #8
 8006936:	4311      	orrs	r1, r2
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800693c:	0852      	lsrs	r2, r2, #1
 800693e:	3a01      	subs	r2, #1
 8006940:	0552      	lsls	r2, r2, #21
 8006942:	4311      	orrs	r1, r2
 8006944:	687a      	ldr	r2, [r7, #4]
 8006946:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006948:	0852      	lsrs	r2, r2, #1
 800694a:	3a01      	subs	r2, #1
 800694c:	0652      	lsls	r2, r2, #25
 800694e:	4311      	orrs	r1, r2
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006954:	0912      	lsrs	r2, r2, #4
 8006956:	0452      	lsls	r2, r2, #17
 8006958:	430a      	orrs	r2, r1
 800695a:	4930      	ldr	r1, [pc, #192]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 800695c:	4313      	orrs	r3, r2
 800695e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006960:	4b2e      	ldr	r3, [pc, #184]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a2d      	ldr	r2, [pc, #180]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 8006966:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800696a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800696c:	4b2b      	ldr	r3, [pc, #172]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 800696e:	68db      	ldr	r3, [r3, #12]
 8006970:	4a2a      	ldr	r2, [pc, #168]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 8006972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006976:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006978:	f7fc fb9e 	bl	80030b8 <HAL_GetTick>
 800697c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800697e:	e008      	b.n	8006992 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006980:	f7fc fb9a 	bl	80030b8 <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	2b02      	cmp	r3, #2
 800698c:	d901      	bls.n	8006992 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	e058      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006992:	4b22      	ldr	r3, [pc, #136]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d0f0      	beq.n	8006980 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800699e:	e050      	b.n	8006a42 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	e04f      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069a4:	4b1d      	ldr	r3, [pc, #116]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d148      	bne.n	8006a42 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80069b0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a19      	ldr	r2, [pc, #100]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80069b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80069bc:	4b17      	ldr	r3, [pc, #92]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	4a16      	ldr	r2, [pc, #88]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80069c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80069c8:	f7fc fb76 	bl	80030b8 <HAL_GetTick>
 80069cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069ce:	e008      	b.n	80069e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069d0:	f7fc fb72 	bl	80030b8 <HAL_GetTick>
 80069d4:	4602      	mov	r2, r0
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	1ad3      	subs	r3, r2, r3
 80069da:	2b02      	cmp	r3, #2
 80069dc:	d901      	bls.n	80069e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80069de:	2303      	movs	r3, #3
 80069e0:	e030      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069e2:	4b0e      	ldr	r3, [pc, #56]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d0f0      	beq.n	80069d0 <HAL_RCC_OscConfig+0x734>
 80069ee:	e028      	b.n	8006a42 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	2b0c      	cmp	r3, #12
 80069f4:	d023      	beq.n	8006a3e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069f6:	4b09      	ldr	r3, [pc, #36]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a08      	ldr	r2, [pc, #32]	@ (8006a1c <HAL_RCC_OscConfig+0x780>)
 80069fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a02:	f7fc fb59 	bl	80030b8 <HAL_GetTick>
 8006a06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a08:	e00c      	b.n	8006a24 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a0a:	f7fc fb55 	bl	80030b8 <HAL_GetTick>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	1ad3      	subs	r3, r2, r3
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	d905      	bls.n	8006a24 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006a18:	2303      	movs	r3, #3
 8006a1a:	e013      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
 8006a1c:	40021000 	.word	0x40021000
 8006a20:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a24:	4b09      	ldr	r3, [pc, #36]	@ (8006a4c <HAL_RCC_OscConfig+0x7b0>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1ec      	bne.n	8006a0a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006a30:	4b06      	ldr	r3, [pc, #24]	@ (8006a4c <HAL_RCC_OscConfig+0x7b0>)
 8006a32:	68da      	ldr	r2, [r3, #12]
 8006a34:	4905      	ldr	r1, [pc, #20]	@ (8006a4c <HAL_RCC_OscConfig+0x7b0>)
 8006a36:	4b06      	ldr	r3, [pc, #24]	@ (8006a50 <HAL_RCC_OscConfig+0x7b4>)
 8006a38:	4013      	ands	r3, r2
 8006a3a:	60cb      	str	r3, [r1, #12]
 8006a3c:	e001      	b.n	8006a42 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e000      	b.n	8006a44 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006a42:	2300      	movs	r3, #0
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3720      	adds	r7, #32
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bd80      	pop	{r7, pc}
 8006a4c:	40021000 	.word	0x40021000
 8006a50:	feeefffc 	.word	0xfeeefffc

08006a54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d101      	bne.n	8006a68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	e0e7      	b.n	8006c38 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a68:	4b75      	ldr	r3, [pc, #468]	@ (8006c40 <HAL_RCC_ClockConfig+0x1ec>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f003 0307 	and.w	r3, r3, #7
 8006a70:	683a      	ldr	r2, [r7, #0]
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d910      	bls.n	8006a98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a76:	4b72      	ldr	r3, [pc, #456]	@ (8006c40 <HAL_RCC_ClockConfig+0x1ec>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f023 0207 	bic.w	r2, r3, #7
 8006a7e:	4970      	ldr	r1, [pc, #448]	@ (8006c40 <HAL_RCC_ClockConfig+0x1ec>)
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a86:	4b6e      	ldr	r3, [pc, #440]	@ (8006c40 <HAL_RCC_ClockConfig+0x1ec>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f003 0307 	and.w	r3, r3, #7
 8006a8e:	683a      	ldr	r2, [r7, #0]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d001      	beq.n	8006a98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006a94:	2301      	movs	r3, #1
 8006a96:	e0cf      	b.n	8006c38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f003 0302 	and.w	r3, r3, #2
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d010      	beq.n	8006ac6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	689a      	ldr	r2, [r3, #8]
 8006aa8:	4b66      	ldr	r3, [pc, #408]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d908      	bls.n	8006ac6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ab4:	4b63      	ldr	r3, [pc, #396]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	4960      	ldr	r1, [pc, #384]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d04c      	beq.n	8006b6c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	2b03      	cmp	r3, #3
 8006ad8:	d107      	bne.n	8006aea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ada:	4b5a      	ldr	r3, [pc, #360]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d121      	bne.n	8006b2a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e0a6      	b.n	8006c38 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d107      	bne.n	8006b02 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006af2:	4b54      	ldr	r3, [pc, #336]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d115      	bne.n	8006b2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	e09a      	b.n	8006c38 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d107      	bne.n	8006b1a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006b0a:	4b4e      	ldr	r3, [pc, #312]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 0302 	and.w	r3, r3, #2
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d109      	bne.n	8006b2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	e08e      	b.n	8006c38 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b1a:	4b4a      	ldr	r3, [pc, #296]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d101      	bne.n	8006b2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	e086      	b.n	8006c38 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006b2a:	4b46      	ldr	r3, [pc, #280]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	f023 0203 	bic.w	r2, r3, #3
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	4943      	ldr	r1, [pc, #268]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b3c:	f7fc fabc 	bl	80030b8 <HAL_GetTick>
 8006b40:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b42:	e00a      	b.n	8006b5a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b44:	f7fc fab8 	bl	80030b8 <HAL_GetTick>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d901      	bls.n	8006b5a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006b56:	2303      	movs	r3, #3
 8006b58:	e06e      	b.n	8006c38 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b5a:	4b3a      	ldr	r3, [pc, #232]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	f003 020c 	and.w	r2, r3, #12
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d1eb      	bne.n	8006b44 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d010      	beq.n	8006b9a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	689a      	ldr	r2, [r3, #8]
 8006b7c:	4b31      	ldr	r3, [pc, #196]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d208      	bcs.n	8006b9a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b88:	4b2e      	ldr	r3, [pc, #184]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	492b      	ldr	r1, [pc, #172]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b9a:	4b29      	ldr	r3, [pc, #164]	@ (8006c40 <HAL_RCC_ClockConfig+0x1ec>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0307 	and.w	r3, r3, #7
 8006ba2:	683a      	ldr	r2, [r7, #0]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d210      	bcs.n	8006bca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ba8:	4b25      	ldr	r3, [pc, #148]	@ (8006c40 <HAL_RCC_ClockConfig+0x1ec>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f023 0207 	bic.w	r2, r3, #7
 8006bb0:	4923      	ldr	r1, [pc, #140]	@ (8006c40 <HAL_RCC_ClockConfig+0x1ec>)
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bb8:	4b21      	ldr	r3, [pc, #132]	@ (8006c40 <HAL_RCC_ClockConfig+0x1ec>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0307 	and.w	r3, r3, #7
 8006bc0:	683a      	ldr	r2, [r7, #0]
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d001      	beq.n	8006bca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e036      	b.n	8006c38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 0304 	and.w	r3, r3, #4
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d008      	beq.n	8006be8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	4918      	ldr	r1, [pc, #96]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006be4:	4313      	orrs	r3, r2
 8006be6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 0308 	and.w	r3, r3, #8
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d009      	beq.n	8006c08 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006bf4:	4b13      	ldr	r3, [pc, #76]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	00db      	lsls	r3, r3, #3
 8006c02:	4910      	ldr	r1, [pc, #64]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006c04:	4313      	orrs	r3, r2
 8006c06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006c08:	f000 f824 	bl	8006c54 <HAL_RCC_GetSysClockFreq>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c44 <HAL_RCC_ClockConfig+0x1f0>)
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	091b      	lsrs	r3, r3, #4
 8006c14:	f003 030f 	and.w	r3, r3, #15
 8006c18:	490b      	ldr	r1, [pc, #44]	@ (8006c48 <HAL_RCC_ClockConfig+0x1f4>)
 8006c1a:	5ccb      	ldrb	r3, [r1, r3]
 8006c1c:	f003 031f 	and.w	r3, r3, #31
 8006c20:	fa22 f303 	lsr.w	r3, r2, r3
 8006c24:	4a09      	ldr	r2, [pc, #36]	@ (8006c4c <HAL_RCC_ClockConfig+0x1f8>)
 8006c26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006c28:	4b09      	ldr	r3, [pc, #36]	@ (8006c50 <HAL_RCC_ClockConfig+0x1fc>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7fc f9f3 	bl	8003018 <HAL_InitTick>
 8006c32:	4603      	mov	r3, r0
 8006c34:	72fb      	strb	r3, [r7, #11]

  return status;
 8006c36:	7afb      	ldrb	r3, [r7, #11]
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3710      	adds	r7, #16
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}
 8006c40:	40022000 	.word	0x40022000
 8006c44:	40021000 	.word	0x40021000
 8006c48:	0800cd6c 	.word	0x0800cd6c
 8006c4c:	2000001c 	.word	0x2000001c
 8006c50:	20000020 	.word	0x20000020

08006c54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b089      	sub	sp, #36	@ 0x24
 8006c58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	61fb      	str	r3, [r7, #28]
 8006c5e:	2300      	movs	r3, #0
 8006c60:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c62:	4b3e      	ldr	r3, [pc, #248]	@ (8006d5c <HAL_RCC_GetSysClockFreq+0x108>)
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	f003 030c 	and.w	r3, r3, #12
 8006c6a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c6c:	4b3b      	ldr	r3, [pc, #236]	@ (8006d5c <HAL_RCC_GetSysClockFreq+0x108>)
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	f003 0303 	and.w	r3, r3, #3
 8006c74:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d005      	beq.n	8006c88 <HAL_RCC_GetSysClockFreq+0x34>
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	2b0c      	cmp	r3, #12
 8006c80:	d121      	bne.n	8006cc6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	d11e      	bne.n	8006cc6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006c88:	4b34      	ldr	r3, [pc, #208]	@ (8006d5c <HAL_RCC_GetSysClockFreq+0x108>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0308 	and.w	r3, r3, #8
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d107      	bne.n	8006ca4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006c94:	4b31      	ldr	r3, [pc, #196]	@ (8006d5c <HAL_RCC_GetSysClockFreq+0x108>)
 8006c96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c9a:	0a1b      	lsrs	r3, r3, #8
 8006c9c:	f003 030f 	and.w	r3, r3, #15
 8006ca0:	61fb      	str	r3, [r7, #28]
 8006ca2:	e005      	b.n	8006cb0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006ca4:	4b2d      	ldr	r3, [pc, #180]	@ (8006d5c <HAL_RCC_GetSysClockFreq+0x108>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	091b      	lsrs	r3, r3, #4
 8006caa:	f003 030f 	and.w	r3, r3, #15
 8006cae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006cb0:	4a2b      	ldr	r2, [pc, #172]	@ (8006d60 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cb8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006cba:	693b      	ldr	r3, [r7, #16]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d10d      	bne.n	8006cdc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006cc4:	e00a      	b.n	8006cdc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	2b04      	cmp	r3, #4
 8006cca:	d102      	bne.n	8006cd2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006ccc:	4b25      	ldr	r3, [pc, #148]	@ (8006d64 <HAL_RCC_GetSysClockFreq+0x110>)
 8006cce:	61bb      	str	r3, [r7, #24]
 8006cd0:	e004      	b.n	8006cdc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	2b08      	cmp	r3, #8
 8006cd6:	d101      	bne.n	8006cdc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006cd8:	4b23      	ldr	r3, [pc, #140]	@ (8006d68 <HAL_RCC_GetSysClockFreq+0x114>)
 8006cda:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	2b0c      	cmp	r3, #12
 8006ce0:	d134      	bne.n	8006d4c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006ce2:	4b1e      	ldr	r3, [pc, #120]	@ (8006d5c <HAL_RCC_GetSysClockFreq+0x108>)
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	f003 0303 	and.w	r3, r3, #3
 8006cea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d003      	beq.n	8006cfa <HAL_RCC_GetSysClockFreq+0xa6>
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	2b03      	cmp	r3, #3
 8006cf6:	d003      	beq.n	8006d00 <HAL_RCC_GetSysClockFreq+0xac>
 8006cf8:	e005      	b.n	8006d06 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8006d64 <HAL_RCC_GetSysClockFreq+0x110>)
 8006cfc:	617b      	str	r3, [r7, #20]
      break;
 8006cfe:	e005      	b.n	8006d0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006d00:	4b19      	ldr	r3, [pc, #100]	@ (8006d68 <HAL_RCC_GetSysClockFreq+0x114>)
 8006d02:	617b      	str	r3, [r7, #20]
      break;
 8006d04:	e002      	b.n	8006d0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	617b      	str	r3, [r7, #20]
      break;
 8006d0a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006d0c:	4b13      	ldr	r3, [pc, #76]	@ (8006d5c <HAL_RCC_GetSysClockFreq+0x108>)
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	091b      	lsrs	r3, r3, #4
 8006d12:	f003 0307 	and.w	r3, r3, #7
 8006d16:	3301      	adds	r3, #1
 8006d18:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006d1a:	4b10      	ldr	r3, [pc, #64]	@ (8006d5c <HAL_RCC_GetSysClockFreq+0x108>)
 8006d1c:	68db      	ldr	r3, [r3, #12]
 8006d1e:	0a1b      	lsrs	r3, r3, #8
 8006d20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	fb03 f202 	mul.w	r2, r3, r2
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d30:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006d32:	4b0a      	ldr	r3, [pc, #40]	@ (8006d5c <HAL_RCC_GetSysClockFreq+0x108>)
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	0e5b      	lsrs	r3, r3, #25
 8006d38:	f003 0303 	and.w	r3, r3, #3
 8006d3c:	3301      	adds	r3, #1
 8006d3e:	005b      	lsls	r3, r3, #1
 8006d40:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d4a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006d4c:	69bb      	ldr	r3, [r7, #24]
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3724      	adds	r7, #36	@ 0x24
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	40021000 	.word	0x40021000
 8006d60:	0800cd84 	.word	0x0800cd84
 8006d64:	00f42400 	.word	0x00f42400
 8006d68:	007a1200 	.word	0x007a1200

08006d6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d70:	4b03      	ldr	r3, [pc, #12]	@ (8006d80 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d72:	681b      	ldr	r3, [r3, #0]
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
 8006d7e:	bf00      	nop
 8006d80:	2000001c 	.word	0x2000001c

08006d84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006d88:	f7ff fff0 	bl	8006d6c <HAL_RCC_GetHCLKFreq>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	4b06      	ldr	r3, [pc, #24]	@ (8006da8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	0a1b      	lsrs	r3, r3, #8
 8006d94:	f003 0307 	and.w	r3, r3, #7
 8006d98:	4904      	ldr	r1, [pc, #16]	@ (8006dac <HAL_RCC_GetPCLK1Freq+0x28>)
 8006d9a:	5ccb      	ldrb	r3, [r1, r3]
 8006d9c:	f003 031f 	and.w	r3, r3, #31
 8006da0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	bd80      	pop	{r7, pc}
 8006da8:	40021000 	.word	0x40021000
 8006dac:	0800cd7c 	.word	0x0800cd7c

08006db0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006db4:	f7ff ffda 	bl	8006d6c <HAL_RCC_GetHCLKFreq>
 8006db8:	4602      	mov	r2, r0
 8006dba:	4b06      	ldr	r3, [pc, #24]	@ (8006dd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	0adb      	lsrs	r3, r3, #11
 8006dc0:	f003 0307 	and.w	r3, r3, #7
 8006dc4:	4904      	ldr	r1, [pc, #16]	@ (8006dd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006dc6:	5ccb      	ldrb	r3, [r1, r3]
 8006dc8:	f003 031f 	and.w	r3, r3, #31
 8006dcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	40021000 	.word	0x40021000
 8006dd8:	0800cd7c 	.word	0x0800cd7c

08006ddc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b086      	sub	sp, #24
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006de4:	2300      	movs	r3, #0
 8006de6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006de8:	4b2a      	ldr	r3, [pc, #168]	@ (8006e94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d003      	beq.n	8006dfc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006df4:	f7ff f9ee 	bl	80061d4 <HAL_PWREx_GetVoltageRange>
 8006df8:	6178      	str	r0, [r7, #20]
 8006dfa:	e014      	b.n	8006e26 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006dfc:	4b25      	ldr	r3, [pc, #148]	@ (8006e94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e00:	4a24      	ldr	r2, [pc, #144]	@ (8006e94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e06:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e08:	4b22      	ldr	r3, [pc, #136]	@ (8006e94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e10:	60fb      	str	r3, [r7, #12]
 8006e12:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006e14:	f7ff f9de 	bl	80061d4 <HAL_PWREx_GetVoltageRange>
 8006e18:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006e1a:	4b1e      	ldr	r3, [pc, #120]	@ (8006e94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e1e:	4a1d      	ldr	r2, [pc, #116]	@ (8006e94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e24:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e2c:	d10b      	bne.n	8006e46 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2b80      	cmp	r3, #128	@ 0x80
 8006e32:	d919      	bls.n	8006e68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2ba0      	cmp	r3, #160	@ 0xa0
 8006e38:	d902      	bls.n	8006e40 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	613b      	str	r3, [r7, #16]
 8006e3e:	e013      	b.n	8006e68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006e40:	2301      	movs	r3, #1
 8006e42:	613b      	str	r3, [r7, #16]
 8006e44:	e010      	b.n	8006e68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2b80      	cmp	r3, #128	@ 0x80
 8006e4a:	d902      	bls.n	8006e52 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	613b      	str	r3, [r7, #16]
 8006e50:	e00a      	b.n	8006e68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2b80      	cmp	r3, #128	@ 0x80
 8006e56:	d102      	bne.n	8006e5e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006e58:	2302      	movs	r3, #2
 8006e5a:	613b      	str	r3, [r7, #16]
 8006e5c:	e004      	b.n	8006e68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b70      	cmp	r3, #112	@ 0x70
 8006e62:	d101      	bne.n	8006e68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006e64:	2301      	movs	r3, #1
 8006e66:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006e68:	4b0b      	ldr	r3, [pc, #44]	@ (8006e98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f023 0207 	bic.w	r2, r3, #7
 8006e70:	4909      	ldr	r1, [pc, #36]	@ (8006e98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006e78:	4b07      	ldr	r3, [pc, #28]	@ (8006e98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0307 	and.w	r3, r3, #7
 8006e80:	693a      	ldr	r2, [r7, #16]
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d001      	beq.n	8006e8a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	e000      	b.n	8006e8c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3718      	adds	r7, #24
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	40021000 	.word	0x40021000
 8006e98:	40022000 	.word	0x40022000

08006e9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b086      	sub	sp, #24
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d041      	beq.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ebc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006ec0:	d02a      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006ec2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006ec6:	d824      	bhi.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006ec8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006ecc:	d008      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006ece:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006ed2:	d81e      	bhi.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00a      	beq.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006ed8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006edc:	d010      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006ede:	e018      	b.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006ee0:	4b86      	ldr	r3, [pc, #536]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	4a85      	ldr	r2, [pc, #532]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ee6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006eea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006eec:	e015      	b.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	3304      	adds	r3, #4
 8006ef2:	2100      	movs	r1, #0
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f000 fabb 	bl	8007470 <RCCEx_PLLSAI1_Config>
 8006efa:	4603      	mov	r3, r0
 8006efc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006efe:	e00c      	b.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	3320      	adds	r3, #32
 8006f04:	2100      	movs	r1, #0
 8006f06:	4618      	mov	r0, r3
 8006f08:	f000 fba6 	bl	8007658 <RCCEx_PLLSAI2_Config>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006f10:	e003      	b.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	74fb      	strb	r3, [r7, #19]
      break;
 8006f16:	e000      	b.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006f18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f1a:	7cfb      	ldrb	r3, [r7, #19]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d10b      	bne.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f20:	4b76      	ldr	r3, [pc, #472]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f26:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f2e:	4973      	ldr	r1, [pc, #460]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f30:	4313      	orrs	r3, r2
 8006f32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006f36:	e001      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f38:	7cfb      	ldrb	r3, [r7, #19]
 8006f3a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d041      	beq.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006f50:	d02a      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006f52:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006f56:	d824      	bhi.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006f58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f5c:	d008      	beq.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006f5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f62:	d81e      	bhi.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d00a      	beq.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006f68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f6c:	d010      	beq.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006f6e:	e018      	b.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006f70:	4b62      	ldr	r3, [pc, #392]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	4a61      	ldr	r2, [pc, #388]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f7a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006f7c:	e015      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	3304      	adds	r3, #4
 8006f82:	2100      	movs	r1, #0
 8006f84:	4618      	mov	r0, r3
 8006f86:	f000 fa73 	bl	8007470 <RCCEx_PLLSAI1_Config>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006f8e:	e00c      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	3320      	adds	r3, #32
 8006f94:	2100      	movs	r1, #0
 8006f96:	4618      	mov	r0, r3
 8006f98:	f000 fb5e 	bl	8007658 <RCCEx_PLLSAI2_Config>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006fa0:	e003      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	74fb      	strb	r3, [r7, #19]
      break;
 8006fa6:	e000      	b.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006fa8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006faa:	7cfb      	ldrb	r3, [r7, #19]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10b      	bne.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006fb0:	4b52      	ldr	r3, [pc, #328]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fbe:	494f      	ldr	r1, [pc, #316]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006fc6:	e001      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fc8:	7cfb      	ldrb	r3, [r7, #19]
 8006fca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	f000 80a0 	beq.w	800711a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006fde:	4b47      	ldr	r3, [pc, #284]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d101      	bne.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006fea:	2301      	movs	r3, #1
 8006fec:	e000      	b.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006fee:	2300      	movs	r3, #0
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d00d      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ff4:	4b41      	ldr	r3, [pc, #260]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ff6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ff8:	4a40      	ldr	r2, [pc, #256]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ffa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ffe:	6593      	str	r3, [r2, #88]	@ 0x58
 8007000:	4b3e      	ldr	r3, [pc, #248]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007004:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007008:	60bb      	str	r3, [r7, #8]
 800700a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800700c:	2301      	movs	r3, #1
 800700e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007010:	4b3b      	ldr	r3, [pc, #236]	@ (8007100 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a3a      	ldr	r2, [pc, #232]	@ (8007100 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007016:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800701a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800701c:	f7fc f84c 	bl	80030b8 <HAL_GetTick>
 8007020:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007022:	e009      	b.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007024:	f7fc f848 	bl	80030b8 <HAL_GetTick>
 8007028:	4602      	mov	r2, r0
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	2b02      	cmp	r3, #2
 8007030:	d902      	bls.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007032:	2303      	movs	r3, #3
 8007034:	74fb      	strb	r3, [r7, #19]
        break;
 8007036:	e005      	b.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007038:	4b31      	ldr	r3, [pc, #196]	@ (8007100 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007040:	2b00      	cmp	r3, #0
 8007042:	d0ef      	beq.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007044:	7cfb      	ldrb	r3, [r7, #19]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d15c      	bne.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800704a:	4b2c      	ldr	r3, [pc, #176]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800704c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007050:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007054:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d01f      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007062:	697a      	ldr	r2, [r7, #20]
 8007064:	429a      	cmp	r2, r3
 8007066:	d019      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007068:	4b24      	ldr	r3, [pc, #144]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800706a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800706e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007072:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007074:	4b21      	ldr	r3, [pc, #132]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800707a:	4a20      	ldr	r2, [pc, #128]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800707c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007080:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007084:	4b1d      	ldr	r3, [pc, #116]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800708a:	4a1c      	ldr	r2, [pc, #112]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800708c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007090:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007094:	4a19      	ldr	r2, [pc, #100]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	f003 0301 	and.w	r3, r3, #1
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d016      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070a6:	f7fc f807 	bl	80030b8 <HAL_GetTick>
 80070aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070ac:	e00b      	b.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070ae:	f7fc f803 	bl	80030b8 <HAL_GetTick>
 80070b2:	4602      	mov	r2, r0
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	1ad3      	subs	r3, r2, r3
 80070b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070bc:	4293      	cmp	r3, r2
 80070be:	d902      	bls.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80070c0:	2303      	movs	r3, #3
 80070c2:	74fb      	strb	r3, [r7, #19]
            break;
 80070c4:	e006      	b.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070c6:	4b0d      	ldr	r3, [pc, #52]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070cc:	f003 0302 	and.w	r3, r3, #2
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d0ec      	beq.n	80070ae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80070d4:	7cfb      	ldrb	r3, [r7, #19]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10c      	bne.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070da:	4b08      	ldr	r3, [pc, #32]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070ea:	4904      	ldr	r1, [pc, #16]	@ (80070fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070ec:	4313      	orrs	r3, r2
 80070ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80070f2:	e009      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80070f4:	7cfb      	ldrb	r3, [r7, #19]
 80070f6:	74bb      	strb	r3, [r7, #18]
 80070f8:	e006      	b.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80070fa:	bf00      	nop
 80070fc:	40021000 	.word	0x40021000
 8007100:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007104:	7cfb      	ldrb	r3, [r7, #19]
 8007106:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007108:	7c7b      	ldrb	r3, [r7, #17]
 800710a:	2b01      	cmp	r3, #1
 800710c:	d105      	bne.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800710e:	4b9e      	ldr	r3, [pc, #632]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007112:	4a9d      	ldr	r2, [pc, #628]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007114:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007118:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0301 	and.w	r3, r3, #1
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00a      	beq.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007126:	4b98      	ldr	r3, [pc, #608]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800712c:	f023 0203 	bic.w	r2, r3, #3
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007134:	4994      	ldr	r1, [pc, #592]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007136:	4313      	orrs	r3, r2
 8007138:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0302 	and.w	r3, r3, #2
 8007144:	2b00      	cmp	r3, #0
 8007146:	d00a      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007148:	4b8f      	ldr	r3, [pc, #572]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800714a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800714e:	f023 020c 	bic.w	r2, r3, #12
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007156:	498c      	ldr	r1, [pc, #560]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007158:	4313      	orrs	r3, r2
 800715a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 0304 	and.w	r3, r3, #4
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00a      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800716a:	4b87      	ldr	r3, [pc, #540]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800716c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007170:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007178:	4983      	ldr	r1, [pc, #524]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800717a:	4313      	orrs	r3, r2
 800717c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0308 	and.w	r3, r3, #8
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00a      	beq.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800718c:	4b7e      	ldr	r3, [pc, #504]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800718e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007192:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800719a:	497b      	ldr	r1, [pc, #492]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800719c:	4313      	orrs	r3, r2
 800719e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 0310 	and.w	r3, r3, #16
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00a      	beq.n	80071c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80071ae:	4b76      	ldr	r3, [pc, #472]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071bc:	4972      	ldr	r1, [pc, #456]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071be:	4313      	orrs	r3, r2
 80071c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 0320 	and.w	r3, r3, #32
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00a      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80071d0:	4b6d      	ldr	r3, [pc, #436]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071de:	496a      	ldr	r1, [pc, #424]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071e0:	4313      	orrs	r3, r2
 80071e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00a      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80071f2:	4b65      	ldr	r3, [pc, #404]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007200:	4961      	ldr	r1, [pc, #388]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007202:	4313      	orrs	r3, r2
 8007204:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00a      	beq.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007214:	4b5c      	ldr	r3, [pc, #368]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800721a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007222:	4959      	ldr	r1, [pc, #356]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007224:	4313      	orrs	r3, r2
 8007226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00a      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007236:	4b54      	ldr	r3, [pc, #336]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800723c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007244:	4950      	ldr	r1, [pc, #320]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007246:	4313      	orrs	r3, r2
 8007248:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00a      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007258:	4b4b      	ldr	r3, [pc, #300]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800725a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800725e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007266:	4948      	ldr	r1, [pc, #288]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007268:	4313      	orrs	r3, r2
 800726a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00a      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800727a:	4b43      	ldr	r3, [pc, #268]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800727c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007280:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007288:	493f      	ldr	r1, [pc, #252]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800728a:	4313      	orrs	r3, r2
 800728c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d028      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800729c:	4b3a      	ldr	r3, [pc, #232]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800729e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072aa:	4937      	ldr	r1, [pc, #220]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072ac:	4313      	orrs	r3, r2
 80072ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80072ba:	d106      	bne.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072bc:	4b32      	ldr	r3, [pc, #200]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072be:	68db      	ldr	r3, [r3, #12]
 80072c0:	4a31      	ldr	r2, [pc, #196]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072c6:	60d3      	str	r3, [r2, #12]
 80072c8:	e011      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072d2:	d10c      	bne.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	3304      	adds	r3, #4
 80072d8:	2101      	movs	r1, #1
 80072da:	4618      	mov	r0, r3
 80072dc:	f000 f8c8 	bl	8007470 <RCCEx_PLLSAI1_Config>
 80072e0:	4603      	mov	r3, r0
 80072e2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80072e4:	7cfb      	ldrb	r3, [r7, #19]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d001      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80072ea:	7cfb      	ldrb	r3, [r7, #19]
 80072ec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d028      	beq.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80072fa:	4b23      	ldr	r3, [pc, #140]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007300:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007308:	491f      	ldr	r1, [pc, #124]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800730a:	4313      	orrs	r3, r2
 800730c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007314:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007318:	d106      	bne.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800731a:	4b1b      	ldr	r3, [pc, #108]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800731c:	68db      	ldr	r3, [r3, #12]
 800731e:	4a1a      	ldr	r2, [pc, #104]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007320:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007324:	60d3      	str	r3, [r2, #12]
 8007326:	e011      	b.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800732c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007330:	d10c      	bne.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	3304      	adds	r3, #4
 8007336:	2101      	movs	r1, #1
 8007338:	4618      	mov	r0, r3
 800733a:	f000 f899 	bl	8007470 <RCCEx_PLLSAI1_Config>
 800733e:	4603      	mov	r3, r0
 8007340:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007342:	7cfb      	ldrb	r3, [r7, #19]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d001      	beq.n	800734c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007348:	7cfb      	ldrb	r3, [r7, #19]
 800734a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007354:	2b00      	cmp	r3, #0
 8007356:	d02b      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007358:	4b0b      	ldr	r3, [pc, #44]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800735a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800735e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007366:	4908      	ldr	r1, [pc, #32]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007368:	4313      	orrs	r3, r2
 800736a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007372:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007376:	d109      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007378:	4b03      	ldr	r3, [pc, #12]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	4a02      	ldr	r2, [pc, #8]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800737e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007382:	60d3      	str	r3, [r2, #12]
 8007384:	e014      	b.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8007386:	bf00      	nop
 8007388:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007390:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007394:	d10c      	bne.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	3304      	adds	r3, #4
 800739a:	2101      	movs	r1, #1
 800739c:	4618      	mov	r0, r3
 800739e:	f000 f867 	bl	8007470 <RCCEx_PLLSAI1_Config>
 80073a2:	4603      	mov	r3, r0
 80073a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80073a6:	7cfb      	ldrb	r3, [r7, #19]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d001      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80073ac:	7cfb      	ldrb	r3, [r7, #19]
 80073ae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d02f      	beq.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80073bc:	4b2b      	ldr	r3, [pc, #172]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80073be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073c2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80073ca:	4928      	ldr	r1, [pc, #160]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80073cc:	4313      	orrs	r3, r2
 80073ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80073d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073da:	d10d      	bne.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	3304      	adds	r3, #4
 80073e0:	2102      	movs	r1, #2
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 f844 	bl	8007470 <RCCEx_PLLSAI1_Config>
 80073e8:	4603      	mov	r3, r0
 80073ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80073ec:	7cfb      	ldrb	r3, [r7, #19]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d014      	beq.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80073f2:	7cfb      	ldrb	r3, [r7, #19]
 80073f4:	74bb      	strb	r3, [r7, #18]
 80073f6:	e011      	b.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80073fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007400:	d10c      	bne.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	3320      	adds	r3, #32
 8007406:	2102      	movs	r1, #2
 8007408:	4618      	mov	r0, r3
 800740a:	f000 f925 	bl	8007658 <RCCEx_PLLSAI2_Config>
 800740e:	4603      	mov	r3, r0
 8007410:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007412:	7cfb      	ldrb	r3, [r7, #19]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d001      	beq.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007418:	7cfb      	ldrb	r3, [r7, #19]
 800741a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007424:	2b00      	cmp	r3, #0
 8007426:	d00a      	beq.n	800743e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007428:	4b10      	ldr	r3, [pc, #64]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800742a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800742e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007436:	490d      	ldr	r1, [pc, #52]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007438:	4313      	orrs	r3, r2
 800743a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007446:	2b00      	cmp	r3, #0
 8007448:	d00b      	beq.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800744a:	4b08      	ldr	r3, [pc, #32]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800744c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007450:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800745a:	4904      	ldr	r1, [pc, #16]	@ (800746c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800745c:	4313      	orrs	r3, r2
 800745e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007462:	7cbb      	ldrb	r3, [r7, #18]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3718      	adds	r7, #24
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	40021000 	.word	0x40021000

08007470 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b084      	sub	sp, #16
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800747a:	2300      	movs	r3, #0
 800747c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800747e:	4b75      	ldr	r3, [pc, #468]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007480:	68db      	ldr	r3, [r3, #12]
 8007482:	f003 0303 	and.w	r3, r3, #3
 8007486:	2b00      	cmp	r3, #0
 8007488:	d018      	beq.n	80074bc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800748a:	4b72      	ldr	r3, [pc, #456]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	f003 0203 	and.w	r2, r3, #3
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	429a      	cmp	r2, r3
 8007498:	d10d      	bne.n	80074b6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
       ||
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d009      	beq.n	80074b6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80074a2:	4b6c      	ldr	r3, [pc, #432]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	091b      	lsrs	r3, r3, #4
 80074a8:	f003 0307 	and.w	r3, r3, #7
 80074ac:	1c5a      	adds	r2, r3, #1
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	685b      	ldr	r3, [r3, #4]
       ||
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d047      	beq.n	8007546 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	73fb      	strb	r3, [r7, #15]
 80074ba:	e044      	b.n	8007546 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2b03      	cmp	r3, #3
 80074c2:	d018      	beq.n	80074f6 <RCCEx_PLLSAI1_Config+0x86>
 80074c4:	2b03      	cmp	r3, #3
 80074c6:	d825      	bhi.n	8007514 <RCCEx_PLLSAI1_Config+0xa4>
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d002      	beq.n	80074d2 <RCCEx_PLLSAI1_Config+0x62>
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d009      	beq.n	80074e4 <RCCEx_PLLSAI1_Config+0x74>
 80074d0:	e020      	b.n	8007514 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80074d2:	4b60      	ldr	r3, [pc, #384]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 0302 	and.w	r3, r3, #2
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d11d      	bne.n	800751a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074e2:	e01a      	b.n	800751a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80074e4:	4b5b      	ldr	r3, [pc, #364]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d116      	bne.n	800751e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074f4:	e013      	b.n	800751e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80074f6:	4b57      	ldr	r3, [pc, #348]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10f      	bne.n	8007522 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007502:	4b54      	ldr	r3, [pc, #336]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d109      	bne.n	8007522 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007512:	e006      	b.n	8007522 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	73fb      	strb	r3, [r7, #15]
      break;
 8007518:	e004      	b.n	8007524 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800751a:	bf00      	nop
 800751c:	e002      	b.n	8007524 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800751e:	bf00      	nop
 8007520:	e000      	b.n	8007524 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007522:	bf00      	nop
    }

    if(status == HAL_OK)
 8007524:	7bfb      	ldrb	r3, [r7, #15]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d10d      	bne.n	8007546 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800752a:	4b4a      	ldr	r3, [pc, #296]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6819      	ldr	r1, [r3, #0]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	3b01      	subs	r3, #1
 800753c:	011b      	lsls	r3, r3, #4
 800753e:	430b      	orrs	r3, r1
 8007540:	4944      	ldr	r1, [pc, #272]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007542:	4313      	orrs	r3, r2
 8007544:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007546:	7bfb      	ldrb	r3, [r7, #15]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d17d      	bne.n	8007648 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800754c:	4b41      	ldr	r3, [pc, #260]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a40      	ldr	r2, [pc, #256]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007552:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007556:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007558:	f7fb fdae 	bl	80030b8 <HAL_GetTick>
 800755c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800755e:	e009      	b.n	8007574 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007560:	f7fb fdaa 	bl	80030b8 <HAL_GetTick>
 8007564:	4602      	mov	r2, r0
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	1ad3      	subs	r3, r2, r3
 800756a:	2b02      	cmp	r3, #2
 800756c:	d902      	bls.n	8007574 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800756e:	2303      	movs	r3, #3
 8007570:	73fb      	strb	r3, [r7, #15]
        break;
 8007572:	e005      	b.n	8007580 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007574:	4b37      	ldr	r3, [pc, #220]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800757c:	2b00      	cmp	r3, #0
 800757e:	d1ef      	bne.n	8007560 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007580:	7bfb      	ldrb	r3, [r7, #15]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d160      	bne.n	8007648 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d111      	bne.n	80075b0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800758c:	4b31      	ldr	r3, [pc, #196]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 800758e:	691b      	ldr	r3, [r3, #16]
 8007590:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007594:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007598:	687a      	ldr	r2, [r7, #4]
 800759a:	6892      	ldr	r2, [r2, #8]
 800759c:	0211      	lsls	r1, r2, #8
 800759e:	687a      	ldr	r2, [r7, #4]
 80075a0:	68d2      	ldr	r2, [r2, #12]
 80075a2:	0912      	lsrs	r2, r2, #4
 80075a4:	0452      	lsls	r2, r2, #17
 80075a6:	430a      	orrs	r2, r1
 80075a8:	492a      	ldr	r1, [pc, #168]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 80075aa:	4313      	orrs	r3, r2
 80075ac:	610b      	str	r3, [r1, #16]
 80075ae:	e027      	b.n	8007600 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d112      	bne.n	80075dc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80075b6:	4b27      	ldr	r3, [pc, #156]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 80075b8:	691b      	ldr	r3, [r3, #16]
 80075ba:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80075be:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	6892      	ldr	r2, [r2, #8]
 80075c6:	0211      	lsls	r1, r2, #8
 80075c8:	687a      	ldr	r2, [r7, #4]
 80075ca:	6912      	ldr	r2, [r2, #16]
 80075cc:	0852      	lsrs	r2, r2, #1
 80075ce:	3a01      	subs	r2, #1
 80075d0:	0552      	lsls	r2, r2, #21
 80075d2:	430a      	orrs	r2, r1
 80075d4:	491f      	ldr	r1, [pc, #124]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 80075d6:	4313      	orrs	r3, r2
 80075d8:	610b      	str	r3, [r1, #16]
 80075da:	e011      	b.n	8007600 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80075dc:	4b1d      	ldr	r3, [pc, #116]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80075e4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	6892      	ldr	r2, [r2, #8]
 80075ec:	0211      	lsls	r1, r2, #8
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	6952      	ldr	r2, [r2, #20]
 80075f2:	0852      	lsrs	r2, r2, #1
 80075f4:	3a01      	subs	r2, #1
 80075f6:	0652      	lsls	r2, r2, #25
 80075f8:	430a      	orrs	r2, r1
 80075fa:	4916      	ldr	r1, [pc, #88]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 80075fc:	4313      	orrs	r3, r2
 80075fe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007600:	4b14      	ldr	r3, [pc, #80]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a13      	ldr	r2, [pc, #76]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007606:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800760a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800760c:	f7fb fd54 	bl	80030b8 <HAL_GetTick>
 8007610:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007612:	e009      	b.n	8007628 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007614:	f7fb fd50 	bl	80030b8 <HAL_GetTick>
 8007618:	4602      	mov	r2, r0
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	1ad3      	subs	r3, r2, r3
 800761e:	2b02      	cmp	r3, #2
 8007620:	d902      	bls.n	8007628 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	73fb      	strb	r3, [r7, #15]
          break;
 8007626:	e005      	b.n	8007634 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007628:	4b0a      	ldr	r3, [pc, #40]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d0ef      	beq.n	8007614 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007634:	7bfb      	ldrb	r3, [r7, #15]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d106      	bne.n	8007648 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800763a:	4b06      	ldr	r3, [pc, #24]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 800763c:	691a      	ldr	r2, [r3, #16]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	699b      	ldr	r3, [r3, #24]
 8007642:	4904      	ldr	r1, [pc, #16]	@ (8007654 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007644:	4313      	orrs	r3, r2
 8007646:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007648:	7bfb      	ldrb	r3, [r7, #15]
}
 800764a:	4618      	mov	r0, r3
 800764c:	3710      	adds	r7, #16
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	40021000 	.word	0x40021000

08007658 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007662:	2300      	movs	r3, #0
 8007664:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007666:	4b6a      	ldr	r3, [pc, #424]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	f003 0303 	and.w	r3, r3, #3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d018      	beq.n	80076a4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007672:	4b67      	ldr	r3, [pc, #412]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	f003 0203 	and.w	r2, r3, #3
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	429a      	cmp	r2, r3
 8007680:	d10d      	bne.n	800769e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
       ||
 8007686:	2b00      	cmp	r3, #0
 8007688:	d009      	beq.n	800769e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800768a:	4b61      	ldr	r3, [pc, #388]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	091b      	lsrs	r3, r3, #4
 8007690:	f003 0307 	and.w	r3, r3, #7
 8007694:	1c5a      	adds	r2, r3, #1
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	685b      	ldr	r3, [r3, #4]
       ||
 800769a:	429a      	cmp	r2, r3
 800769c:	d047      	beq.n	800772e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	73fb      	strb	r3, [r7, #15]
 80076a2:	e044      	b.n	800772e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2b03      	cmp	r3, #3
 80076aa:	d018      	beq.n	80076de <RCCEx_PLLSAI2_Config+0x86>
 80076ac:	2b03      	cmp	r3, #3
 80076ae:	d825      	bhi.n	80076fc <RCCEx_PLLSAI2_Config+0xa4>
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d002      	beq.n	80076ba <RCCEx_PLLSAI2_Config+0x62>
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	d009      	beq.n	80076cc <RCCEx_PLLSAI2_Config+0x74>
 80076b8:	e020      	b.n	80076fc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80076ba:	4b55      	ldr	r3, [pc, #340]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f003 0302 	and.w	r3, r3, #2
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d11d      	bne.n	8007702 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076ca:	e01a      	b.n	8007702 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80076cc:	4b50      	ldr	r3, [pc, #320]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d116      	bne.n	8007706 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80076d8:	2301      	movs	r3, #1
 80076da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80076dc:	e013      	b.n	8007706 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80076de:	4b4c      	ldr	r3, [pc, #304]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d10f      	bne.n	800770a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80076ea:	4b49      	ldr	r3, [pc, #292]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d109      	bne.n	800770a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80076fa:	e006      	b.n	800770a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	73fb      	strb	r3, [r7, #15]
      break;
 8007700:	e004      	b.n	800770c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007702:	bf00      	nop
 8007704:	e002      	b.n	800770c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007706:	bf00      	nop
 8007708:	e000      	b.n	800770c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800770a:	bf00      	nop
    }

    if(status == HAL_OK)
 800770c:	7bfb      	ldrb	r3, [r7, #15]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10d      	bne.n	800772e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007712:	4b3f      	ldr	r3, [pc, #252]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007714:	68db      	ldr	r3, [r3, #12]
 8007716:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6819      	ldr	r1, [r3, #0]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	3b01      	subs	r3, #1
 8007724:	011b      	lsls	r3, r3, #4
 8007726:	430b      	orrs	r3, r1
 8007728:	4939      	ldr	r1, [pc, #228]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 800772a:	4313      	orrs	r3, r2
 800772c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800772e:	7bfb      	ldrb	r3, [r7, #15]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d167      	bne.n	8007804 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007734:	4b36      	ldr	r3, [pc, #216]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a35      	ldr	r2, [pc, #212]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 800773a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800773e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007740:	f7fb fcba 	bl	80030b8 <HAL_GetTick>
 8007744:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007746:	e009      	b.n	800775c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007748:	f7fb fcb6 	bl	80030b8 <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	2b02      	cmp	r3, #2
 8007754:	d902      	bls.n	800775c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007756:	2303      	movs	r3, #3
 8007758:	73fb      	strb	r3, [r7, #15]
        break;
 800775a:	e005      	b.n	8007768 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800775c:	4b2c      	ldr	r3, [pc, #176]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007764:	2b00      	cmp	r3, #0
 8007766:	d1ef      	bne.n	8007748 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007768:	7bfb      	ldrb	r3, [r7, #15]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d14a      	bne.n	8007804 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d111      	bne.n	8007798 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007774:	4b26      	ldr	r3, [pc, #152]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007776:	695b      	ldr	r3, [r3, #20]
 8007778:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800777c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	6892      	ldr	r2, [r2, #8]
 8007784:	0211      	lsls	r1, r2, #8
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	68d2      	ldr	r2, [r2, #12]
 800778a:	0912      	lsrs	r2, r2, #4
 800778c:	0452      	lsls	r2, r2, #17
 800778e:	430a      	orrs	r2, r1
 8007790:	491f      	ldr	r1, [pc, #124]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007792:	4313      	orrs	r3, r2
 8007794:	614b      	str	r3, [r1, #20]
 8007796:	e011      	b.n	80077bc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007798:	4b1d      	ldr	r3, [pc, #116]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 800779a:	695b      	ldr	r3, [r3, #20]
 800779c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80077a0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	6892      	ldr	r2, [r2, #8]
 80077a8:	0211      	lsls	r1, r2, #8
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	6912      	ldr	r2, [r2, #16]
 80077ae:	0852      	lsrs	r2, r2, #1
 80077b0:	3a01      	subs	r2, #1
 80077b2:	0652      	lsls	r2, r2, #25
 80077b4:	430a      	orrs	r2, r1
 80077b6:	4916      	ldr	r1, [pc, #88]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077b8:	4313      	orrs	r3, r2
 80077ba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80077bc:	4b14      	ldr	r3, [pc, #80]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a13      	ldr	r2, [pc, #76]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077c8:	f7fb fc76 	bl	80030b8 <HAL_GetTick>
 80077cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80077ce:	e009      	b.n	80077e4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80077d0:	f7fb fc72 	bl	80030b8 <HAL_GetTick>
 80077d4:	4602      	mov	r2, r0
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	2b02      	cmp	r3, #2
 80077dc:	d902      	bls.n	80077e4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80077de:	2303      	movs	r3, #3
 80077e0:	73fb      	strb	r3, [r7, #15]
          break;
 80077e2:	e005      	b.n	80077f0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80077e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d0ef      	beq.n	80077d0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80077f0:	7bfb      	ldrb	r3, [r7, #15]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d106      	bne.n	8007804 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80077f6:	4b06      	ldr	r3, [pc, #24]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077f8:	695a      	ldr	r2, [r3, #20]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	695b      	ldr	r3, [r3, #20]
 80077fe:	4904      	ldr	r1, [pc, #16]	@ (8007810 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007800:	4313      	orrs	r3, r2
 8007802:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007804:	7bfb      	ldrb	r3, [r7, #15]
}
 8007806:	4618      	mov	r0, r3
 8007808:	3710      	adds	r7, #16
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
 800780e:	bf00      	nop
 8007810:	40021000 	.word	0x40021000

08007814 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d101      	bne.n	8007826 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	e049      	b.n	80078ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800782c:	b2db      	uxtb	r3, r3
 800782e:	2b00      	cmp	r3, #0
 8007830:	d106      	bne.n	8007840 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2200      	movs	r2, #0
 8007836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f7fb f9e8 	bl	8002c10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2202      	movs	r2, #2
 8007844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	3304      	adds	r3, #4
 8007850:	4619      	mov	r1, r3
 8007852:	4610      	mov	r0, r2
 8007854:	f000 fd1e 	bl	8008294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2201      	movs	r2, #1
 800785c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2201      	movs	r2, #1
 800786c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2201      	movs	r2, #1
 800787c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2201      	movs	r2, #1
 8007884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2201      	movs	r2, #1
 800789c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2201      	movs	r2, #1
 80078a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078b8:	2300      	movs	r3, #0
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3708      	adds	r7, #8
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}
	...

080078c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b085      	sub	sp, #20
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078d2:	b2db      	uxtb	r3, r3
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d001      	beq.n	80078dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e047      	b.n	800796c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2202      	movs	r2, #2
 80078e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a23      	ldr	r2, [pc, #140]	@ (8007978 <HAL_TIM_Base_Start+0xb4>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d01d      	beq.n	800792a <HAL_TIM_Base_Start+0x66>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078f6:	d018      	beq.n	800792a <HAL_TIM_Base_Start+0x66>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a1f      	ldr	r2, [pc, #124]	@ (800797c <HAL_TIM_Base_Start+0xb8>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d013      	beq.n	800792a <HAL_TIM_Base_Start+0x66>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a1e      	ldr	r2, [pc, #120]	@ (8007980 <HAL_TIM_Base_Start+0xbc>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d00e      	beq.n	800792a <HAL_TIM_Base_Start+0x66>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a1c      	ldr	r2, [pc, #112]	@ (8007984 <HAL_TIM_Base_Start+0xc0>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d009      	beq.n	800792a <HAL_TIM_Base_Start+0x66>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a1b      	ldr	r2, [pc, #108]	@ (8007988 <HAL_TIM_Base_Start+0xc4>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d004      	beq.n	800792a <HAL_TIM_Base_Start+0x66>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a19      	ldr	r2, [pc, #100]	@ (800798c <HAL_TIM_Base_Start+0xc8>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d115      	bne.n	8007956 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	689a      	ldr	r2, [r3, #8]
 8007930:	4b17      	ldr	r3, [pc, #92]	@ (8007990 <HAL_TIM_Base_Start+0xcc>)
 8007932:	4013      	ands	r3, r2
 8007934:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2b06      	cmp	r3, #6
 800793a:	d015      	beq.n	8007968 <HAL_TIM_Base_Start+0xa4>
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007942:	d011      	beq.n	8007968 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f042 0201 	orr.w	r2, r2, #1
 8007952:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007954:	e008      	b.n	8007968 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f042 0201 	orr.w	r2, r2, #1
 8007964:	601a      	str	r2, [r3, #0]
 8007966:	e000      	b.n	800796a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007968:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800796a:	2300      	movs	r3, #0
}
 800796c:	4618      	mov	r0, r3
 800796e:	3714      	adds	r7, #20
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr
 8007978:	40012c00 	.word	0x40012c00
 800797c:	40000400 	.word	0x40000400
 8007980:	40000800 	.word	0x40000800
 8007984:	40000c00 	.word	0x40000c00
 8007988:	40013400 	.word	0x40013400
 800798c:	40014000 	.word	0x40014000
 8007990:	00010007 	.word	0x00010007

08007994 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b082      	sub	sp, #8
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d101      	bne.n	80079a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e049      	b.n	8007a3a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d106      	bne.n	80079c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 f841 	bl	8007a42 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2202      	movs	r2, #2
 80079c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	3304      	adds	r3, #4
 80079d0:	4619      	mov	r1, r3
 80079d2:	4610      	mov	r0, r2
 80079d4:	f000 fc5e 	bl	8008294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2201      	movs	r2, #1
 80079ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2201      	movs	r2, #1
 80079fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2201      	movs	r2, #1
 8007a14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2201      	movs	r2, #1
 8007a24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2201      	movs	r2, #1
 8007a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a38:	2300      	movs	r3, #0
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3708      	adds	r7, #8
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007a42:	b480      	push	{r7}
 8007a44:	b083      	sub	sp, #12
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007a4a:	bf00      	nop
 8007a4c:	370c      	adds	r7, #12
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr
	...

08007a58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d109      	bne.n	8007a7c <HAL_TIM_PWM_Start+0x24>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	bf14      	ite	ne
 8007a74:	2301      	movne	r3, #1
 8007a76:	2300      	moveq	r3, #0
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	e03c      	b.n	8007af6 <HAL_TIM_PWM_Start+0x9e>
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	2b04      	cmp	r3, #4
 8007a80:	d109      	bne.n	8007a96 <HAL_TIM_PWM_Start+0x3e>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007a88:	b2db      	uxtb	r3, r3
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	bf14      	ite	ne
 8007a8e:	2301      	movne	r3, #1
 8007a90:	2300      	moveq	r3, #0
 8007a92:	b2db      	uxtb	r3, r3
 8007a94:	e02f      	b.n	8007af6 <HAL_TIM_PWM_Start+0x9e>
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	2b08      	cmp	r3, #8
 8007a9a:	d109      	bne.n	8007ab0 <HAL_TIM_PWM_Start+0x58>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007aa2:	b2db      	uxtb	r3, r3
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	bf14      	ite	ne
 8007aa8:	2301      	movne	r3, #1
 8007aaa:	2300      	moveq	r3, #0
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	e022      	b.n	8007af6 <HAL_TIM_PWM_Start+0x9e>
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	2b0c      	cmp	r3, #12
 8007ab4:	d109      	bne.n	8007aca <HAL_TIM_PWM_Start+0x72>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	bf14      	ite	ne
 8007ac2:	2301      	movne	r3, #1
 8007ac4:	2300      	moveq	r3, #0
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	e015      	b.n	8007af6 <HAL_TIM_PWM_Start+0x9e>
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	2b10      	cmp	r3, #16
 8007ace:	d109      	bne.n	8007ae4 <HAL_TIM_PWM_Start+0x8c>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007ad6:	b2db      	uxtb	r3, r3
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	bf14      	ite	ne
 8007adc:	2301      	movne	r3, #1
 8007ade:	2300      	moveq	r3, #0
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	e008      	b.n	8007af6 <HAL_TIM_PWM_Start+0x9e>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	2b01      	cmp	r3, #1
 8007aee:	bf14      	ite	ne
 8007af0:	2301      	movne	r3, #1
 8007af2:	2300      	moveq	r3, #0
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d001      	beq.n	8007afe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	e09c      	b.n	8007c38 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d104      	bne.n	8007b0e <HAL_TIM_PWM_Start+0xb6>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2202      	movs	r2, #2
 8007b08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b0c:	e023      	b.n	8007b56 <HAL_TIM_PWM_Start+0xfe>
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	2b04      	cmp	r3, #4
 8007b12:	d104      	bne.n	8007b1e <HAL_TIM_PWM_Start+0xc6>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2202      	movs	r2, #2
 8007b18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b1c:	e01b      	b.n	8007b56 <HAL_TIM_PWM_Start+0xfe>
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	2b08      	cmp	r3, #8
 8007b22:	d104      	bne.n	8007b2e <HAL_TIM_PWM_Start+0xd6>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2202      	movs	r2, #2
 8007b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b2c:	e013      	b.n	8007b56 <HAL_TIM_PWM_Start+0xfe>
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	2b0c      	cmp	r3, #12
 8007b32:	d104      	bne.n	8007b3e <HAL_TIM_PWM_Start+0xe6>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2202      	movs	r2, #2
 8007b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007b3c:	e00b      	b.n	8007b56 <HAL_TIM_PWM_Start+0xfe>
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	2b10      	cmp	r3, #16
 8007b42:	d104      	bne.n	8007b4e <HAL_TIM_PWM_Start+0xf6>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2202      	movs	r2, #2
 8007b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b4c:	e003      	b.n	8007b56 <HAL_TIM_PWM_Start+0xfe>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2202      	movs	r2, #2
 8007b52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	6839      	ldr	r1, [r7, #0]
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f000 ffae 	bl	8008ac0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a35      	ldr	r2, [pc, #212]	@ (8007c40 <HAL_TIM_PWM_Start+0x1e8>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d013      	beq.n	8007b96 <HAL_TIM_PWM_Start+0x13e>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a34      	ldr	r2, [pc, #208]	@ (8007c44 <HAL_TIM_PWM_Start+0x1ec>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d00e      	beq.n	8007b96 <HAL_TIM_PWM_Start+0x13e>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a32      	ldr	r2, [pc, #200]	@ (8007c48 <HAL_TIM_PWM_Start+0x1f0>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d009      	beq.n	8007b96 <HAL_TIM_PWM_Start+0x13e>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a31      	ldr	r2, [pc, #196]	@ (8007c4c <HAL_TIM_PWM_Start+0x1f4>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d004      	beq.n	8007b96 <HAL_TIM_PWM_Start+0x13e>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a2f      	ldr	r2, [pc, #188]	@ (8007c50 <HAL_TIM_PWM_Start+0x1f8>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d101      	bne.n	8007b9a <HAL_TIM_PWM_Start+0x142>
 8007b96:	2301      	movs	r3, #1
 8007b98:	e000      	b.n	8007b9c <HAL_TIM_PWM_Start+0x144>
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d007      	beq.n	8007bb0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007bae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a22      	ldr	r2, [pc, #136]	@ (8007c40 <HAL_TIM_PWM_Start+0x1e8>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d01d      	beq.n	8007bf6 <HAL_TIM_PWM_Start+0x19e>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bc2:	d018      	beq.n	8007bf6 <HAL_TIM_PWM_Start+0x19e>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4a22      	ldr	r2, [pc, #136]	@ (8007c54 <HAL_TIM_PWM_Start+0x1fc>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d013      	beq.n	8007bf6 <HAL_TIM_PWM_Start+0x19e>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	4a21      	ldr	r2, [pc, #132]	@ (8007c58 <HAL_TIM_PWM_Start+0x200>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d00e      	beq.n	8007bf6 <HAL_TIM_PWM_Start+0x19e>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a1f      	ldr	r2, [pc, #124]	@ (8007c5c <HAL_TIM_PWM_Start+0x204>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d009      	beq.n	8007bf6 <HAL_TIM_PWM_Start+0x19e>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4a17      	ldr	r2, [pc, #92]	@ (8007c44 <HAL_TIM_PWM_Start+0x1ec>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d004      	beq.n	8007bf6 <HAL_TIM_PWM_Start+0x19e>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a15      	ldr	r2, [pc, #84]	@ (8007c48 <HAL_TIM_PWM_Start+0x1f0>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d115      	bne.n	8007c22 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	689a      	ldr	r2, [r3, #8]
 8007bfc:	4b18      	ldr	r3, [pc, #96]	@ (8007c60 <HAL_TIM_PWM_Start+0x208>)
 8007bfe:	4013      	ands	r3, r2
 8007c00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2b06      	cmp	r3, #6
 8007c06:	d015      	beq.n	8007c34 <HAL_TIM_PWM_Start+0x1dc>
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c0e:	d011      	beq.n	8007c34 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f042 0201 	orr.w	r2, r2, #1
 8007c1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c20:	e008      	b.n	8007c34 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f042 0201 	orr.w	r2, r2, #1
 8007c30:	601a      	str	r2, [r3, #0]
 8007c32:	e000      	b.n	8007c36 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c34:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3710      	adds	r7, #16
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	40012c00 	.word	0x40012c00
 8007c44:	40013400 	.word	0x40013400
 8007c48:	40014000 	.word	0x40014000
 8007c4c:	40014400 	.word	0x40014400
 8007c50:	40014800 	.word	0x40014800
 8007c54:	40000400 	.word	0x40000400
 8007c58:	40000800 	.word	0x40000800
 8007c5c:	40000c00 	.word	0x40000c00
 8007c60:	00010007 	.word	0x00010007

08007c64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	f003 0302 	and.w	r3, r3, #2
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d020      	beq.n	8007cc8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f003 0302 	and.w	r3, r3, #2
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d01b      	beq.n	8007cc8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f06f 0202 	mvn.w	r2, #2
 8007c98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	699b      	ldr	r3, [r3, #24]
 8007ca6:	f003 0303 	and.w	r3, r3, #3
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d003      	beq.n	8007cb6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f000 fad1 	bl	8008256 <HAL_TIM_IC_CaptureCallback>
 8007cb4:	e005      	b.n	8007cc2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 fac3 	bl	8008242 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 fad4 	bl	800826a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	f003 0304 	and.w	r3, r3, #4
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d020      	beq.n	8007d14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f003 0304 	and.w	r3, r3, #4
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d01b      	beq.n	8007d14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f06f 0204 	mvn.w	r2, #4
 8007ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2202      	movs	r2, #2
 8007cea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d003      	beq.n	8007d02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 faab 	bl	8008256 <HAL_TIM_IC_CaptureCallback>
 8007d00:	e005      	b.n	8007d0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 fa9d 	bl	8008242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f000 faae 	bl	800826a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	f003 0308 	and.w	r3, r3, #8
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d020      	beq.n	8007d60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	f003 0308 	and.w	r3, r3, #8
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d01b      	beq.n	8007d60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f06f 0208 	mvn.w	r2, #8
 8007d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2204      	movs	r2, #4
 8007d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	69db      	ldr	r3, [r3, #28]
 8007d3e:	f003 0303 	and.w	r3, r3, #3
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d003      	beq.n	8007d4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 fa85 	bl	8008256 <HAL_TIM_IC_CaptureCallback>
 8007d4c:	e005      	b.n	8007d5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f000 fa77 	bl	8008242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f000 fa88 	bl	800826a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	f003 0310 	and.w	r3, r3, #16
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d020      	beq.n	8007dac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f003 0310 	and.w	r3, r3, #16
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d01b      	beq.n	8007dac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f06f 0210 	mvn.w	r2, #16
 8007d7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2208      	movs	r2, #8
 8007d82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	69db      	ldr	r3, [r3, #28]
 8007d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d003      	beq.n	8007d9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	f000 fa5f 	bl	8008256 <HAL_TIM_IC_CaptureCallback>
 8007d98:	e005      	b.n	8007da6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f000 fa51 	bl	8008242 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f000 fa62 	bl	800826a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2200      	movs	r2, #0
 8007daa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	f003 0301 	and.w	r3, r3, #1
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d00c      	beq.n	8007dd0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f003 0301 	and.w	r3, r3, #1
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d007      	beq.n	8007dd0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	f06f 0201 	mvn.w	r2, #1
 8007dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f000 fa2f 	bl	800822e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d104      	bne.n	8007de4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d00c      	beq.n	8007dfe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d007      	beq.n	8007dfe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007df6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 ff19 	bl	8008c30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d00c      	beq.n	8007e22 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d007      	beq.n	8007e22 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007e1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f000 ff11 	bl	8008c44 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d00c      	beq.n	8007e46 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d007      	beq.n	8007e46 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f000 fa1c 	bl	800827e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	f003 0320 	and.w	r3, r3, #32
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d00c      	beq.n	8007e6a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f003 0320 	and.w	r3, r3, #32
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d007      	beq.n	8007e6a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f06f 0220 	mvn.w	r2, #32
 8007e62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 fed9 	bl	8008c1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e6a:	bf00      	nop
 8007e6c:	3710      	adds	r7, #16
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
	...

08007e74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b086      	sub	sp, #24
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d101      	bne.n	8007e92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007e8e:	2302      	movs	r3, #2
 8007e90:	e0ff      	b.n	8008092 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2201      	movs	r2, #1
 8007e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2b14      	cmp	r3, #20
 8007e9e:	f200 80f0 	bhi.w	8008082 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ea8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ea8:	08007efd 	.word	0x08007efd
 8007eac:	08008083 	.word	0x08008083
 8007eb0:	08008083 	.word	0x08008083
 8007eb4:	08008083 	.word	0x08008083
 8007eb8:	08007f3d 	.word	0x08007f3d
 8007ebc:	08008083 	.word	0x08008083
 8007ec0:	08008083 	.word	0x08008083
 8007ec4:	08008083 	.word	0x08008083
 8007ec8:	08007f7f 	.word	0x08007f7f
 8007ecc:	08008083 	.word	0x08008083
 8007ed0:	08008083 	.word	0x08008083
 8007ed4:	08008083 	.word	0x08008083
 8007ed8:	08007fbf 	.word	0x08007fbf
 8007edc:	08008083 	.word	0x08008083
 8007ee0:	08008083 	.word	0x08008083
 8007ee4:	08008083 	.word	0x08008083
 8007ee8:	08008001 	.word	0x08008001
 8007eec:	08008083 	.word	0x08008083
 8007ef0:	08008083 	.word	0x08008083
 8007ef4:	08008083 	.word	0x08008083
 8007ef8:	08008041 	.word	0x08008041
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68b9      	ldr	r1, [r7, #8]
 8007f02:	4618      	mov	r0, r3
 8007f04:	f000 fa6c 	bl	80083e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	699a      	ldr	r2, [r3, #24]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f042 0208 	orr.w	r2, r2, #8
 8007f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	699a      	ldr	r2, [r3, #24]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f022 0204 	bic.w	r2, r2, #4
 8007f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6999      	ldr	r1, [r3, #24]
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	691a      	ldr	r2, [r3, #16]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	430a      	orrs	r2, r1
 8007f38:	619a      	str	r2, [r3, #24]
      break;
 8007f3a:	e0a5      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	68b9      	ldr	r1, [r7, #8]
 8007f42:	4618      	mov	r0, r3
 8007f44:	f000 fadc 	bl	8008500 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	699a      	ldr	r2, [r3, #24]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	699a      	ldr	r2, [r3, #24]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	6999      	ldr	r1, [r3, #24]
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	691b      	ldr	r3, [r3, #16]
 8007f72:	021a      	lsls	r2, r3, #8
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	430a      	orrs	r2, r1
 8007f7a:	619a      	str	r2, [r3, #24]
      break;
 8007f7c:	e084      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	68b9      	ldr	r1, [r7, #8]
 8007f84:	4618      	mov	r0, r3
 8007f86:	f000 fb45 	bl	8008614 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	69da      	ldr	r2, [r3, #28]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f042 0208 	orr.w	r2, r2, #8
 8007f98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	69da      	ldr	r2, [r3, #28]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f022 0204 	bic.w	r2, r2, #4
 8007fa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	69d9      	ldr	r1, [r3, #28]
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	691a      	ldr	r2, [r3, #16]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	430a      	orrs	r2, r1
 8007fba:	61da      	str	r2, [r3, #28]
      break;
 8007fbc:	e064      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	68b9      	ldr	r1, [r7, #8]
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f000 fbad 	bl	8008724 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	69da      	ldr	r2, [r3, #28]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007fd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	69da      	ldr	r2, [r3, #28]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007fe8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	69d9      	ldr	r1, [r3, #28]
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	021a      	lsls	r2, r3, #8
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	430a      	orrs	r2, r1
 8007ffc:	61da      	str	r2, [r3, #28]
      break;
 8007ffe:	e043      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	68b9      	ldr	r1, [r7, #8]
 8008006:	4618      	mov	r0, r3
 8008008:	f000 fbf6 	bl	80087f8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f042 0208 	orr.w	r2, r2, #8
 800801a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f022 0204 	bic.w	r2, r2, #4
 800802a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	691a      	ldr	r2, [r3, #16]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	430a      	orrs	r2, r1
 800803c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800803e:	e023      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68b9      	ldr	r1, [r7, #8]
 8008046:	4618      	mov	r0, r3
 8008048:	f000 fc3a 	bl	80088c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800805a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800806a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	691b      	ldr	r3, [r3, #16]
 8008076:	021a      	lsls	r2, r3, #8
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	430a      	orrs	r2, r1
 800807e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008080:	e002      	b.n	8008088 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	75fb      	strb	r3, [r7, #23]
      break;
 8008086:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2200      	movs	r2, #0
 800808c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008090:	7dfb      	ldrb	r3, [r7, #23]
}
 8008092:	4618      	mov	r0, r3
 8008094:	3718      	adds	r7, #24
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
 800809a:	bf00      	nop

0800809c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b084      	sub	sp, #16
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80080a6:	2300      	movs	r3, #0
 80080a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d101      	bne.n	80080b8 <HAL_TIM_ConfigClockSource+0x1c>
 80080b4:	2302      	movs	r3, #2
 80080b6:	e0b6      	b.n	8008226 <HAL_TIM_ConfigClockSource+0x18a>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2201      	movs	r2, #1
 80080bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2202      	movs	r2, #2
 80080c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80080d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80080da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80080e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080f4:	d03e      	beq.n	8008174 <HAL_TIM_ConfigClockSource+0xd8>
 80080f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080fa:	f200 8087 	bhi.w	800820c <HAL_TIM_ConfigClockSource+0x170>
 80080fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008102:	f000 8086 	beq.w	8008212 <HAL_TIM_ConfigClockSource+0x176>
 8008106:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800810a:	d87f      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x170>
 800810c:	2b70      	cmp	r3, #112	@ 0x70
 800810e:	d01a      	beq.n	8008146 <HAL_TIM_ConfigClockSource+0xaa>
 8008110:	2b70      	cmp	r3, #112	@ 0x70
 8008112:	d87b      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x170>
 8008114:	2b60      	cmp	r3, #96	@ 0x60
 8008116:	d050      	beq.n	80081ba <HAL_TIM_ConfigClockSource+0x11e>
 8008118:	2b60      	cmp	r3, #96	@ 0x60
 800811a:	d877      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x170>
 800811c:	2b50      	cmp	r3, #80	@ 0x50
 800811e:	d03c      	beq.n	800819a <HAL_TIM_ConfigClockSource+0xfe>
 8008120:	2b50      	cmp	r3, #80	@ 0x50
 8008122:	d873      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x170>
 8008124:	2b40      	cmp	r3, #64	@ 0x40
 8008126:	d058      	beq.n	80081da <HAL_TIM_ConfigClockSource+0x13e>
 8008128:	2b40      	cmp	r3, #64	@ 0x40
 800812a:	d86f      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x170>
 800812c:	2b30      	cmp	r3, #48	@ 0x30
 800812e:	d064      	beq.n	80081fa <HAL_TIM_ConfigClockSource+0x15e>
 8008130:	2b30      	cmp	r3, #48	@ 0x30
 8008132:	d86b      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x170>
 8008134:	2b20      	cmp	r3, #32
 8008136:	d060      	beq.n	80081fa <HAL_TIM_ConfigClockSource+0x15e>
 8008138:	2b20      	cmp	r3, #32
 800813a:	d867      	bhi.n	800820c <HAL_TIM_ConfigClockSource+0x170>
 800813c:	2b00      	cmp	r3, #0
 800813e:	d05c      	beq.n	80081fa <HAL_TIM_ConfigClockSource+0x15e>
 8008140:	2b10      	cmp	r3, #16
 8008142:	d05a      	beq.n	80081fa <HAL_TIM_ConfigClockSource+0x15e>
 8008144:	e062      	b.n	800820c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008156:	f000 fc93 	bl	8008a80 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008168:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	68ba      	ldr	r2, [r7, #8]
 8008170:	609a      	str	r2, [r3, #8]
      break;
 8008172:	e04f      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008184:	f000 fc7c 	bl	8008a80 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	689a      	ldr	r2, [r3, #8]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008196:	609a      	str	r2, [r3, #8]
      break;
 8008198:	e03c      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081a6:	461a      	mov	r2, r3
 80081a8:	f000 fbf0 	bl	800898c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2150      	movs	r1, #80	@ 0x50
 80081b2:	4618      	mov	r0, r3
 80081b4:	f000 fc49 	bl	8008a4a <TIM_ITRx_SetConfig>
      break;
 80081b8:	e02c      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80081c6:	461a      	mov	r2, r3
 80081c8:	f000 fc0f 	bl	80089ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2160      	movs	r1, #96	@ 0x60
 80081d2:	4618      	mov	r0, r3
 80081d4:	f000 fc39 	bl	8008a4a <TIM_ITRx_SetConfig>
      break;
 80081d8:	e01c      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081e6:	461a      	mov	r2, r3
 80081e8:	f000 fbd0 	bl	800898c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2140      	movs	r1, #64	@ 0x40
 80081f2:	4618      	mov	r0, r3
 80081f4:	f000 fc29 	bl	8008a4a <TIM_ITRx_SetConfig>
      break;
 80081f8:	e00c      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4619      	mov	r1, r3
 8008204:	4610      	mov	r0, r2
 8008206:	f000 fc20 	bl	8008a4a <TIM_ITRx_SetConfig>
      break;
 800820a:	e003      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	73fb      	strb	r3, [r7, #15]
      break;
 8008210:	e000      	b.n	8008214 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008212:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008224:	7bfb      	ldrb	r3, [r7, #15]
}
 8008226:	4618      	mov	r0, r3
 8008228:	3710      	adds	r7, #16
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}

0800822e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800822e:	b480      	push	{r7}
 8008230:	b083      	sub	sp, #12
 8008232:	af00      	add	r7, sp, #0
 8008234:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008236:	bf00      	nop
 8008238:	370c      	adds	r7, #12
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr

08008242 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008242:	b480      	push	{r7}
 8008244:	b083      	sub	sp, #12
 8008246:	af00      	add	r7, sp, #0
 8008248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800824a:	bf00      	nop
 800824c:	370c      	adds	r7, #12
 800824e:	46bd      	mov	sp, r7
 8008250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008254:	4770      	bx	lr

08008256 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008256:	b480      	push	{r7}
 8008258:	b083      	sub	sp, #12
 800825a:	af00      	add	r7, sp, #0
 800825c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800825e:	bf00      	nop
 8008260:	370c      	adds	r7, #12
 8008262:	46bd      	mov	sp, r7
 8008264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008268:	4770      	bx	lr

0800826a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800826a:	b480      	push	{r7}
 800826c:	b083      	sub	sp, #12
 800826e:	af00      	add	r7, sp, #0
 8008270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008272:	bf00      	nop
 8008274:	370c      	adds	r7, #12
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr

0800827e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800827e:	b480      	push	{r7}
 8008280:	b083      	sub	sp, #12
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008286:	bf00      	nop
 8008288:	370c      	adds	r7, #12
 800828a:	46bd      	mov	sp, r7
 800828c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008290:	4770      	bx	lr
	...

08008294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008294:	b480      	push	{r7}
 8008296:	b085      	sub	sp, #20
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a46      	ldr	r2, [pc, #280]	@ (80083c0 <TIM_Base_SetConfig+0x12c>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d013      	beq.n	80082d4 <TIM_Base_SetConfig+0x40>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082b2:	d00f      	beq.n	80082d4 <TIM_Base_SetConfig+0x40>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	4a43      	ldr	r2, [pc, #268]	@ (80083c4 <TIM_Base_SetConfig+0x130>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d00b      	beq.n	80082d4 <TIM_Base_SetConfig+0x40>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4a42      	ldr	r2, [pc, #264]	@ (80083c8 <TIM_Base_SetConfig+0x134>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d007      	beq.n	80082d4 <TIM_Base_SetConfig+0x40>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	4a41      	ldr	r2, [pc, #260]	@ (80083cc <TIM_Base_SetConfig+0x138>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d003      	beq.n	80082d4 <TIM_Base_SetConfig+0x40>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4a40      	ldr	r2, [pc, #256]	@ (80083d0 <TIM_Base_SetConfig+0x13c>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d108      	bne.n	80082e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	68fa      	ldr	r2, [r7, #12]
 80082e2:	4313      	orrs	r3, r2
 80082e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	4a35      	ldr	r2, [pc, #212]	@ (80083c0 <TIM_Base_SetConfig+0x12c>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d01f      	beq.n	800832e <TIM_Base_SetConfig+0x9a>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082f4:	d01b      	beq.n	800832e <TIM_Base_SetConfig+0x9a>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	4a32      	ldr	r2, [pc, #200]	@ (80083c4 <TIM_Base_SetConfig+0x130>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d017      	beq.n	800832e <TIM_Base_SetConfig+0x9a>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	4a31      	ldr	r2, [pc, #196]	@ (80083c8 <TIM_Base_SetConfig+0x134>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d013      	beq.n	800832e <TIM_Base_SetConfig+0x9a>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	4a30      	ldr	r2, [pc, #192]	@ (80083cc <TIM_Base_SetConfig+0x138>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d00f      	beq.n	800832e <TIM_Base_SetConfig+0x9a>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	4a2f      	ldr	r2, [pc, #188]	@ (80083d0 <TIM_Base_SetConfig+0x13c>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d00b      	beq.n	800832e <TIM_Base_SetConfig+0x9a>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	4a2e      	ldr	r2, [pc, #184]	@ (80083d4 <TIM_Base_SetConfig+0x140>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d007      	beq.n	800832e <TIM_Base_SetConfig+0x9a>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4a2d      	ldr	r2, [pc, #180]	@ (80083d8 <TIM_Base_SetConfig+0x144>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d003      	beq.n	800832e <TIM_Base_SetConfig+0x9a>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	4a2c      	ldr	r2, [pc, #176]	@ (80083dc <TIM_Base_SetConfig+0x148>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d108      	bne.n	8008340 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008334:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	68db      	ldr	r3, [r3, #12]
 800833a:	68fa      	ldr	r2, [r7, #12]
 800833c:	4313      	orrs	r3, r2
 800833e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	695b      	ldr	r3, [r3, #20]
 800834a:	4313      	orrs	r3, r2
 800834c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	68fa      	ldr	r2, [r7, #12]
 8008352:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	689a      	ldr	r2, [r3, #8]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4a16      	ldr	r2, [pc, #88]	@ (80083c0 <TIM_Base_SetConfig+0x12c>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d00f      	beq.n	800838c <TIM_Base_SetConfig+0xf8>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a18      	ldr	r2, [pc, #96]	@ (80083d0 <TIM_Base_SetConfig+0x13c>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d00b      	beq.n	800838c <TIM_Base_SetConfig+0xf8>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	4a17      	ldr	r2, [pc, #92]	@ (80083d4 <TIM_Base_SetConfig+0x140>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d007      	beq.n	800838c <TIM_Base_SetConfig+0xf8>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	4a16      	ldr	r2, [pc, #88]	@ (80083d8 <TIM_Base_SetConfig+0x144>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d003      	beq.n	800838c <TIM_Base_SetConfig+0xf8>
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	4a15      	ldr	r2, [pc, #84]	@ (80083dc <TIM_Base_SetConfig+0x148>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d103      	bne.n	8008394 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	691a      	ldr	r2, [r3, #16]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	691b      	ldr	r3, [r3, #16]
 800839e:	f003 0301 	and.w	r3, r3, #1
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	d105      	bne.n	80083b2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	691b      	ldr	r3, [r3, #16]
 80083aa:	f023 0201 	bic.w	r2, r3, #1
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	611a      	str	r2, [r3, #16]
  }
}
 80083b2:	bf00      	nop
 80083b4:	3714      	adds	r7, #20
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr
 80083be:	bf00      	nop
 80083c0:	40012c00 	.word	0x40012c00
 80083c4:	40000400 	.word	0x40000400
 80083c8:	40000800 	.word	0x40000800
 80083cc:	40000c00 	.word	0x40000c00
 80083d0:	40013400 	.word	0x40013400
 80083d4:	40014000 	.word	0x40014000
 80083d8:	40014400 	.word	0x40014400
 80083dc:	40014800 	.word	0x40014800

080083e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b087      	sub	sp, #28
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a1b      	ldr	r3, [r3, #32]
 80083ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6a1b      	ldr	r3, [r3, #32]
 80083f4:	f023 0201 	bic.w	r2, r3, #1
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	699b      	ldr	r3, [r3, #24]
 8008406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800840e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f023 0303 	bic.w	r3, r3, #3
 800841a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	68fa      	ldr	r2, [r7, #12]
 8008422:	4313      	orrs	r3, r2
 8008424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	f023 0302 	bic.w	r3, r3, #2
 800842c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	697a      	ldr	r2, [r7, #20]
 8008434:	4313      	orrs	r3, r2
 8008436:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	4a2c      	ldr	r2, [pc, #176]	@ (80084ec <TIM_OC1_SetConfig+0x10c>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d00f      	beq.n	8008460 <TIM_OC1_SetConfig+0x80>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	4a2b      	ldr	r2, [pc, #172]	@ (80084f0 <TIM_OC1_SetConfig+0x110>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d00b      	beq.n	8008460 <TIM_OC1_SetConfig+0x80>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	4a2a      	ldr	r2, [pc, #168]	@ (80084f4 <TIM_OC1_SetConfig+0x114>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d007      	beq.n	8008460 <TIM_OC1_SetConfig+0x80>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	4a29      	ldr	r2, [pc, #164]	@ (80084f8 <TIM_OC1_SetConfig+0x118>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d003      	beq.n	8008460 <TIM_OC1_SetConfig+0x80>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	4a28      	ldr	r2, [pc, #160]	@ (80084fc <TIM_OC1_SetConfig+0x11c>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d10c      	bne.n	800847a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	f023 0308 	bic.w	r3, r3, #8
 8008466:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	68db      	ldr	r3, [r3, #12]
 800846c:	697a      	ldr	r2, [r7, #20]
 800846e:	4313      	orrs	r3, r2
 8008470:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	f023 0304 	bic.w	r3, r3, #4
 8008478:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a1b      	ldr	r2, [pc, #108]	@ (80084ec <TIM_OC1_SetConfig+0x10c>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d00f      	beq.n	80084a2 <TIM_OC1_SetConfig+0xc2>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	4a1a      	ldr	r2, [pc, #104]	@ (80084f0 <TIM_OC1_SetConfig+0x110>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d00b      	beq.n	80084a2 <TIM_OC1_SetConfig+0xc2>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4a19      	ldr	r2, [pc, #100]	@ (80084f4 <TIM_OC1_SetConfig+0x114>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d007      	beq.n	80084a2 <TIM_OC1_SetConfig+0xc2>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4a18      	ldr	r2, [pc, #96]	@ (80084f8 <TIM_OC1_SetConfig+0x118>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d003      	beq.n	80084a2 <TIM_OC1_SetConfig+0xc2>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	4a17      	ldr	r2, [pc, #92]	@ (80084fc <TIM_OC1_SetConfig+0x11c>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d111      	bne.n	80084c6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80084a2:	693b      	ldr	r3, [r7, #16]
 80084a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80084b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	695b      	ldr	r3, [r3, #20]
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	699b      	ldr	r3, [r3, #24]
 80084c0:	693a      	ldr	r2, [r7, #16]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	693a      	ldr	r2, [r7, #16]
 80084ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	68fa      	ldr	r2, [r7, #12]
 80084d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	685a      	ldr	r2, [r3, #4]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	697a      	ldr	r2, [r7, #20]
 80084de:	621a      	str	r2, [r3, #32]
}
 80084e0:	bf00      	nop
 80084e2:	371c      	adds	r7, #28
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr
 80084ec:	40012c00 	.word	0x40012c00
 80084f0:	40013400 	.word	0x40013400
 80084f4:	40014000 	.word	0x40014000
 80084f8:	40014400 	.word	0x40014400
 80084fc:	40014800 	.word	0x40014800

08008500 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008500:	b480      	push	{r7}
 8008502:	b087      	sub	sp, #28
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a1b      	ldr	r3, [r3, #32]
 800850e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6a1b      	ldr	r3, [r3, #32]
 8008514:	f023 0210 	bic.w	r2, r3, #16
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	699b      	ldr	r3, [r3, #24]
 8008526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800852e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800853a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	021b      	lsls	r3, r3, #8
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	4313      	orrs	r3, r2
 8008546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	f023 0320 	bic.w	r3, r3, #32
 800854e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	011b      	lsls	r3, r3, #4
 8008556:	697a      	ldr	r2, [r7, #20]
 8008558:	4313      	orrs	r3, r2
 800855a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a28      	ldr	r2, [pc, #160]	@ (8008600 <TIM_OC2_SetConfig+0x100>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d003      	beq.n	800856c <TIM_OC2_SetConfig+0x6c>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a27      	ldr	r2, [pc, #156]	@ (8008604 <TIM_OC2_SetConfig+0x104>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d10d      	bne.n	8008588 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008572:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	68db      	ldr	r3, [r3, #12]
 8008578:	011b      	lsls	r3, r3, #4
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	4313      	orrs	r3, r2
 800857e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008586:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a1d      	ldr	r2, [pc, #116]	@ (8008600 <TIM_OC2_SetConfig+0x100>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d00f      	beq.n	80085b0 <TIM_OC2_SetConfig+0xb0>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4a1c      	ldr	r2, [pc, #112]	@ (8008604 <TIM_OC2_SetConfig+0x104>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d00b      	beq.n	80085b0 <TIM_OC2_SetConfig+0xb0>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4a1b      	ldr	r2, [pc, #108]	@ (8008608 <TIM_OC2_SetConfig+0x108>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d007      	beq.n	80085b0 <TIM_OC2_SetConfig+0xb0>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	4a1a      	ldr	r2, [pc, #104]	@ (800860c <TIM_OC2_SetConfig+0x10c>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d003      	beq.n	80085b0 <TIM_OC2_SetConfig+0xb0>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	4a19      	ldr	r2, [pc, #100]	@ (8008610 <TIM_OC2_SetConfig+0x110>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d113      	bne.n	80085d8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80085b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80085b8:	693b      	ldr	r3, [r7, #16]
 80085ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80085be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	695b      	ldr	r3, [r3, #20]
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	693a      	ldr	r2, [r7, #16]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	699b      	ldr	r3, [r3, #24]
 80085d0:	009b      	lsls	r3, r3, #2
 80085d2:	693a      	ldr	r2, [r7, #16]
 80085d4:	4313      	orrs	r3, r2
 80085d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	693a      	ldr	r2, [r7, #16]
 80085dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	68fa      	ldr	r2, [r7, #12]
 80085e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	685a      	ldr	r2, [r3, #4]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	697a      	ldr	r2, [r7, #20]
 80085f0:	621a      	str	r2, [r3, #32]
}
 80085f2:	bf00      	nop
 80085f4:	371c      	adds	r7, #28
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr
 80085fe:	bf00      	nop
 8008600:	40012c00 	.word	0x40012c00
 8008604:	40013400 	.word	0x40013400
 8008608:	40014000 	.word	0x40014000
 800860c:	40014400 	.word	0x40014400
 8008610:	40014800 	.word	0x40014800

08008614 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008614:	b480      	push	{r7}
 8008616:	b087      	sub	sp, #28
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6a1b      	ldr	r3, [r3, #32]
 8008622:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6a1b      	ldr	r3, [r3, #32]
 8008628:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	69db      	ldr	r3, [r3, #28]
 800863a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f023 0303 	bic.w	r3, r3, #3
 800864e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	68fa      	ldr	r2, [r7, #12]
 8008656:	4313      	orrs	r3, r2
 8008658:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008660:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	689b      	ldr	r3, [r3, #8]
 8008666:	021b      	lsls	r3, r3, #8
 8008668:	697a      	ldr	r2, [r7, #20]
 800866a:	4313      	orrs	r3, r2
 800866c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	4a27      	ldr	r2, [pc, #156]	@ (8008710 <TIM_OC3_SetConfig+0xfc>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d003      	beq.n	800867e <TIM_OC3_SetConfig+0x6a>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	4a26      	ldr	r2, [pc, #152]	@ (8008714 <TIM_OC3_SetConfig+0x100>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d10d      	bne.n	800869a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008684:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	021b      	lsls	r3, r3, #8
 800868c:	697a      	ldr	r2, [r7, #20]
 800868e:	4313      	orrs	r3, r2
 8008690:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008698:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	4a1c      	ldr	r2, [pc, #112]	@ (8008710 <TIM_OC3_SetConfig+0xfc>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d00f      	beq.n	80086c2 <TIM_OC3_SetConfig+0xae>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	4a1b      	ldr	r2, [pc, #108]	@ (8008714 <TIM_OC3_SetConfig+0x100>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d00b      	beq.n	80086c2 <TIM_OC3_SetConfig+0xae>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4a1a      	ldr	r2, [pc, #104]	@ (8008718 <TIM_OC3_SetConfig+0x104>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d007      	beq.n	80086c2 <TIM_OC3_SetConfig+0xae>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	4a19      	ldr	r2, [pc, #100]	@ (800871c <TIM_OC3_SetConfig+0x108>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d003      	beq.n	80086c2 <TIM_OC3_SetConfig+0xae>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	4a18      	ldr	r2, [pc, #96]	@ (8008720 <TIM_OC3_SetConfig+0x10c>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d113      	bne.n	80086ea <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80086c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80086d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	695b      	ldr	r3, [r3, #20]
 80086d6:	011b      	lsls	r3, r3, #4
 80086d8:	693a      	ldr	r2, [r7, #16]
 80086da:	4313      	orrs	r3, r2
 80086dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	699b      	ldr	r3, [r3, #24]
 80086e2:	011b      	lsls	r3, r3, #4
 80086e4:	693a      	ldr	r2, [r7, #16]
 80086e6:	4313      	orrs	r3, r2
 80086e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	693a      	ldr	r2, [r7, #16]
 80086ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	68fa      	ldr	r2, [r7, #12]
 80086f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	685a      	ldr	r2, [r3, #4]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	697a      	ldr	r2, [r7, #20]
 8008702:	621a      	str	r2, [r3, #32]
}
 8008704:	bf00      	nop
 8008706:	371c      	adds	r7, #28
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr
 8008710:	40012c00 	.word	0x40012c00
 8008714:	40013400 	.word	0x40013400
 8008718:	40014000 	.word	0x40014000
 800871c:	40014400 	.word	0x40014400
 8008720:	40014800 	.word	0x40014800

08008724 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008724:	b480      	push	{r7}
 8008726:	b087      	sub	sp, #28
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6a1b      	ldr	r3, [r3, #32]
 8008732:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6a1b      	ldr	r3, [r3, #32]
 8008738:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	69db      	ldr	r3, [r3, #28]
 800874a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008752:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008756:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800875e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	021b      	lsls	r3, r3, #8
 8008766:	68fa      	ldr	r2, [r7, #12]
 8008768:	4313      	orrs	r3, r2
 800876a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008772:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	689b      	ldr	r3, [r3, #8]
 8008778:	031b      	lsls	r3, r3, #12
 800877a:	693a      	ldr	r2, [r7, #16]
 800877c:	4313      	orrs	r3, r2
 800877e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a18      	ldr	r2, [pc, #96]	@ (80087e4 <TIM_OC4_SetConfig+0xc0>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d00f      	beq.n	80087a8 <TIM_OC4_SetConfig+0x84>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	4a17      	ldr	r2, [pc, #92]	@ (80087e8 <TIM_OC4_SetConfig+0xc4>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d00b      	beq.n	80087a8 <TIM_OC4_SetConfig+0x84>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	4a16      	ldr	r2, [pc, #88]	@ (80087ec <TIM_OC4_SetConfig+0xc8>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d007      	beq.n	80087a8 <TIM_OC4_SetConfig+0x84>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4a15      	ldr	r2, [pc, #84]	@ (80087f0 <TIM_OC4_SetConfig+0xcc>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d003      	beq.n	80087a8 <TIM_OC4_SetConfig+0x84>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a14      	ldr	r2, [pc, #80]	@ (80087f4 <TIM_OC4_SetConfig+0xd0>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d109      	bne.n	80087bc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80087ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	695b      	ldr	r3, [r3, #20]
 80087b4:	019b      	lsls	r3, r3, #6
 80087b6:	697a      	ldr	r2, [r7, #20]
 80087b8:	4313      	orrs	r3, r2
 80087ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	697a      	ldr	r2, [r7, #20]
 80087c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	68fa      	ldr	r2, [r7, #12]
 80087c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	685a      	ldr	r2, [r3, #4]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	693a      	ldr	r2, [r7, #16]
 80087d4:	621a      	str	r2, [r3, #32]
}
 80087d6:	bf00      	nop
 80087d8:	371c      	adds	r7, #28
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr
 80087e2:	bf00      	nop
 80087e4:	40012c00 	.word	0x40012c00
 80087e8:	40013400 	.word	0x40013400
 80087ec:	40014000 	.word	0x40014000
 80087f0:	40014400 	.word	0x40014400
 80087f4:	40014800 	.word	0x40014800

080087f8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b087      	sub	sp, #28
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a1b      	ldr	r3, [r3, #32]
 8008806:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6a1b      	ldr	r3, [r3, #32]
 800880c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800881e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800882a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	68fa      	ldr	r2, [r7, #12]
 8008832:	4313      	orrs	r3, r2
 8008834:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800883c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	689b      	ldr	r3, [r3, #8]
 8008842:	041b      	lsls	r3, r3, #16
 8008844:	693a      	ldr	r2, [r7, #16]
 8008846:	4313      	orrs	r3, r2
 8008848:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	4a17      	ldr	r2, [pc, #92]	@ (80088ac <TIM_OC5_SetConfig+0xb4>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d00f      	beq.n	8008872 <TIM_OC5_SetConfig+0x7a>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	4a16      	ldr	r2, [pc, #88]	@ (80088b0 <TIM_OC5_SetConfig+0xb8>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d00b      	beq.n	8008872 <TIM_OC5_SetConfig+0x7a>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	4a15      	ldr	r2, [pc, #84]	@ (80088b4 <TIM_OC5_SetConfig+0xbc>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d007      	beq.n	8008872 <TIM_OC5_SetConfig+0x7a>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	4a14      	ldr	r2, [pc, #80]	@ (80088b8 <TIM_OC5_SetConfig+0xc0>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d003      	beq.n	8008872 <TIM_OC5_SetConfig+0x7a>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	4a13      	ldr	r2, [pc, #76]	@ (80088bc <TIM_OC5_SetConfig+0xc4>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d109      	bne.n	8008886 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008878:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	695b      	ldr	r3, [r3, #20]
 800887e:	021b      	lsls	r3, r3, #8
 8008880:	697a      	ldr	r2, [r7, #20]
 8008882:	4313      	orrs	r3, r2
 8008884:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	697a      	ldr	r2, [r7, #20]
 800888a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	68fa      	ldr	r2, [r7, #12]
 8008890:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	685a      	ldr	r2, [r3, #4]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	621a      	str	r2, [r3, #32]
}
 80088a0:	bf00      	nop
 80088a2:	371c      	adds	r7, #28
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr
 80088ac:	40012c00 	.word	0x40012c00
 80088b0:	40013400 	.word	0x40013400
 80088b4:	40014000 	.word	0x40014000
 80088b8:	40014400 	.word	0x40014400
 80088bc:	40014800 	.word	0x40014800

080088c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b087      	sub	sp, #28
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6a1b      	ldr	r3, [r3, #32]
 80088ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6a1b      	ldr	r3, [r3, #32]
 80088d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80088ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	021b      	lsls	r3, r3, #8
 80088fa:	68fa      	ldr	r2, [r7, #12]
 80088fc:	4313      	orrs	r3, r2
 80088fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008906:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	051b      	lsls	r3, r3, #20
 800890e:	693a      	ldr	r2, [r7, #16]
 8008910:	4313      	orrs	r3, r2
 8008912:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4a18      	ldr	r2, [pc, #96]	@ (8008978 <TIM_OC6_SetConfig+0xb8>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d00f      	beq.n	800893c <TIM_OC6_SetConfig+0x7c>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	4a17      	ldr	r2, [pc, #92]	@ (800897c <TIM_OC6_SetConfig+0xbc>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d00b      	beq.n	800893c <TIM_OC6_SetConfig+0x7c>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	4a16      	ldr	r2, [pc, #88]	@ (8008980 <TIM_OC6_SetConfig+0xc0>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d007      	beq.n	800893c <TIM_OC6_SetConfig+0x7c>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	4a15      	ldr	r2, [pc, #84]	@ (8008984 <TIM_OC6_SetConfig+0xc4>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d003      	beq.n	800893c <TIM_OC6_SetConfig+0x7c>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	4a14      	ldr	r2, [pc, #80]	@ (8008988 <TIM_OC6_SetConfig+0xc8>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d109      	bne.n	8008950 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008942:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	695b      	ldr	r3, [r3, #20]
 8008948:	029b      	lsls	r3, r3, #10
 800894a:	697a      	ldr	r2, [r7, #20]
 800894c:	4313      	orrs	r3, r2
 800894e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	697a      	ldr	r2, [r7, #20]
 8008954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	68fa      	ldr	r2, [r7, #12]
 800895a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	685a      	ldr	r2, [r3, #4]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	693a      	ldr	r2, [r7, #16]
 8008968:	621a      	str	r2, [r3, #32]
}
 800896a:	bf00      	nop
 800896c:	371c      	adds	r7, #28
 800896e:	46bd      	mov	sp, r7
 8008970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008974:	4770      	bx	lr
 8008976:	bf00      	nop
 8008978:	40012c00 	.word	0x40012c00
 800897c:	40013400 	.word	0x40013400
 8008980:	40014000 	.word	0x40014000
 8008984:	40014400 	.word	0x40014400
 8008988:	40014800 	.word	0x40014800

0800898c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800898c:	b480      	push	{r7}
 800898e:	b087      	sub	sp, #28
 8008990:	af00      	add	r7, sp, #0
 8008992:	60f8      	str	r0, [r7, #12]
 8008994:	60b9      	str	r1, [r7, #8]
 8008996:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	6a1b      	ldr	r3, [r3, #32]
 800899c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	6a1b      	ldr	r3, [r3, #32]
 80089a2:	f023 0201 	bic.w	r2, r3, #1
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	699b      	ldr	r3, [r3, #24]
 80089ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80089b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	011b      	lsls	r3, r3, #4
 80089bc:	693a      	ldr	r2, [r7, #16]
 80089be:	4313      	orrs	r3, r2
 80089c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	f023 030a 	bic.w	r3, r3, #10
 80089c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80089ca:	697a      	ldr	r2, [r7, #20]
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	4313      	orrs	r3, r2
 80089d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	693a      	ldr	r2, [r7, #16]
 80089d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	697a      	ldr	r2, [r7, #20]
 80089dc:	621a      	str	r2, [r3, #32]
}
 80089de:	bf00      	nop
 80089e0:	371c      	adds	r7, #28
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr

080089ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80089ea:	b480      	push	{r7}
 80089ec:	b087      	sub	sp, #28
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	60f8      	str	r0, [r7, #12]
 80089f2:	60b9      	str	r1, [r7, #8]
 80089f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	6a1b      	ldr	r3, [r3, #32]
 80089fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	6a1b      	ldr	r3, [r3, #32]
 8008a00:	f023 0210 	bic.w	r2, r3, #16
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	699b      	ldr	r3, [r3, #24]
 8008a0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008a14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	031b      	lsls	r3, r3, #12
 8008a1a:	693a      	ldr	r2, [r7, #16]
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008a26:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	011b      	lsls	r3, r3, #4
 8008a2c:	697a      	ldr	r2, [r7, #20]
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	693a      	ldr	r2, [r7, #16]
 8008a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	697a      	ldr	r2, [r7, #20]
 8008a3c:	621a      	str	r2, [r3, #32]
}
 8008a3e:	bf00      	nop
 8008a40:	371c      	adds	r7, #28
 8008a42:	46bd      	mov	sp, r7
 8008a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a48:	4770      	bx	lr

08008a4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008a4a:	b480      	push	{r7}
 8008a4c:	b085      	sub	sp, #20
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	6078      	str	r0, [r7, #4]
 8008a52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008a62:	683a      	ldr	r2, [r7, #0]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	f043 0307 	orr.w	r3, r3, #7
 8008a6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	68fa      	ldr	r2, [r7, #12]
 8008a72:	609a      	str	r2, [r3, #8]
}
 8008a74:	bf00      	nop
 8008a76:	3714      	adds	r7, #20
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b087      	sub	sp, #28
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	607a      	str	r2, [r7, #4]
 8008a8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008a9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	021a      	lsls	r2, r3, #8
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	431a      	orrs	r2, r3
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	697a      	ldr	r2, [r7, #20]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	697a      	ldr	r2, [r7, #20]
 8008ab2:	609a      	str	r2, [r3, #8]
}
 8008ab4:	bf00      	nop
 8008ab6:	371c      	adds	r7, #28
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b087      	sub	sp, #28
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	60f8      	str	r0, [r7, #12]
 8008ac8:	60b9      	str	r1, [r7, #8]
 8008aca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	f003 031f 	and.w	r3, r3, #31
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	6a1a      	ldr	r2, [r3, #32]
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	43db      	mvns	r3, r3
 8008ae2:	401a      	ands	r2, r3
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6a1a      	ldr	r2, [r3, #32]
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	f003 031f 	and.w	r3, r3, #31
 8008af2:	6879      	ldr	r1, [r7, #4]
 8008af4:	fa01 f303 	lsl.w	r3, r1, r3
 8008af8:	431a      	orrs	r2, r3
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	621a      	str	r2, [r3, #32]
}
 8008afe:	bf00      	nop
 8008b00:	371c      	adds	r7, #28
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr
	...

08008b0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d101      	bne.n	8008b24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008b20:	2302      	movs	r3, #2
 8008b22:	e068      	b.n	8008bf6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2202      	movs	r2, #2
 8008b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	685b      	ldr	r3, [r3, #4]
 8008b3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4a2e      	ldr	r2, [pc, #184]	@ (8008c04 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d004      	beq.n	8008b58 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a2d      	ldr	r2, [pc, #180]	@ (8008c08 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d108      	bne.n	8008b6a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008b5e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	68fa      	ldr	r2, [r7, #12]
 8008b66:	4313      	orrs	r3, r2
 8008b68:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b70:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	68fa      	ldr	r2, [r7, #12]
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	68fa      	ldr	r2, [r7, #12]
 8008b82:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a1e      	ldr	r2, [pc, #120]	@ (8008c04 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d01d      	beq.n	8008bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b96:	d018      	beq.n	8008bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	4a1b      	ldr	r2, [pc, #108]	@ (8008c0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d013      	beq.n	8008bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a1a      	ldr	r2, [pc, #104]	@ (8008c10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d00e      	beq.n	8008bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a18      	ldr	r2, [pc, #96]	@ (8008c14 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d009      	beq.n	8008bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4a13      	ldr	r2, [pc, #76]	@ (8008c08 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d004      	beq.n	8008bca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a14      	ldr	r2, [pc, #80]	@ (8008c18 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d10c      	bne.n	8008be4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008bd0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	689b      	ldr	r3, [r3, #8]
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68ba      	ldr	r2, [r7, #8]
 8008be2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2201      	movs	r2, #1
 8008be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008bf4:	2300      	movs	r3, #0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3714      	adds	r7, #20
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr
 8008c02:	bf00      	nop
 8008c04:	40012c00 	.word	0x40012c00
 8008c08:	40013400 	.word	0x40013400
 8008c0c:	40000400 	.word	0x40000400
 8008c10:	40000800 	.word	0x40000800
 8008c14:	40000c00 	.word	0x40000c00
 8008c18:	40014000 	.word	0x40014000

08008c1c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b083      	sub	sp, #12
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008c24:	bf00      	nop
 8008c26:	370c      	adds	r7, #12
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b083      	sub	sp, #12
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008c38:	bf00      	nop
 8008c3a:	370c      	adds	r7, #12
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c42:	4770      	bx	lr

08008c44 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008c44:	b480      	push	{r7}
 8008c46:	b083      	sub	sp, #12
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008c4c:	bf00      	nop
 8008c4e:	370c      	adds	r7, #12
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr

08008c58 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d101      	bne.n	8008c6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c66:	2301      	movs	r3, #1
 8008c68:	e040      	b.n	8008cec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d106      	bne.n	8008c80 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2200      	movs	r2, #0
 8008c76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f7fa f882 	bl	8002d84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2224      	movs	r2, #36	@ 0x24
 8008c84:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	681a      	ldr	r2, [r3, #0]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f022 0201 	bic.w	r2, r2, #1
 8008c94:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d002      	beq.n	8008ca4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f000 fb6a 	bl	8009378 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 f8af 	bl	8008e08 <UART_SetConfig>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d101      	bne.n	8008cb4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	e01b      	b.n	8008cec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	685a      	ldr	r2, [r3, #4]
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008cc2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	689a      	ldr	r2, [r3, #8]
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008cd2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	681a      	ldr	r2, [r3, #0]
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f042 0201 	orr.w	r2, r2, #1
 8008ce2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 fbe9 	bl	80094bc <UART_CheckIdleState>
 8008cea:	4603      	mov	r3, r0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3708      	adds	r7, #8
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b08a      	sub	sp, #40	@ 0x28
 8008cf8:	af02      	add	r7, sp, #8
 8008cfa:	60f8      	str	r0, [r7, #12]
 8008cfc:	60b9      	str	r1, [r7, #8]
 8008cfe:	603b      	str	r3, [r7, #0]
 8008d00:	4613      	mov	r3, r2
 8008d02:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d08:	2b20      	cmp	r3, #32
 8008d0a:	d177      	bne.n	8008dfc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d002      	beq.n	8008d18 <HAL_UART_Transmit+0x24>
 8008d12:	88fb      	ldrh	r3, [r7, #6]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d101      	bne.n	8008d1c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008d18:	2301      	movs	r3, #1
 8008d1a:	e070      	b.n	8008dfe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2221      	movs	r2, #33	@ 0x21
 8008d28:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008d2a:	f7fa f9c5 	bl	80030b8 <HAL_GetTick>
 8008d2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	88fa      	ldrh	r2, [r7, #6]
 8008d34:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	88fa      	ldrh	r2, [r7, #6]
 8008d3c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	689b      	ldr	r3, [r3, #8]
 8008d44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d48:	d108      	bne.n	8008d5c <HAL_UART_Transmit+0x68>
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d104      	bne.n	8008d5c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008d52:	2300      	movs	r3, #0
 8008d54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	61bb      	str	r3, [r7, #24]
 8008d5a:	e003      	b.n	8008d64 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d60:	2300      	movs	r3, #0
 8008d62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008d64:	e02f      	b.n	8008dc6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	9300      	str	r3, [sp, #0]
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	2180      	movs	r1, #128	@ 0x80
 8008d70:	68f8      	ldr	r0, [r7, #12]
 8008d72:	f000 fc4b 	bl	800960c <UART_WaitOnFlagUntilTimeout>
 8008d76:	4603      	mov	r3, r0
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d004      	beq.n	8008d86 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2220      	movs	r2, #32
 8008d80:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008d82:	2303      	movs	r3, #3
 8008d84:	e03b      	b.n	8008dfe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8008d86:	69fb      	ldr	r3, [r7, #28]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10b      	bne.n	8008da4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008d8c:	69bb      	ldr	r3, [r7, #24]
 8008d8e:	881a      	ldrh	r2, [r3, #0]
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d98:	b292      	uxth	r2, r2
 8008d9a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008d9c:	69bb      	ldr	r3, [r7, #24]
 8008d9e:	3302      	adds	r3, #2
 8008da0:	61bb      	str	r3, [r7, #24]
 8008da2:	e007      	b.n	8008db4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008da4:	69fb      	ldr	r3, [r7, #28]
 8008da6:	781a      	ldrb	r2, [r3, #0]
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008dae:	69fb      	ldr	r3, [r7, #28]
 8008db0:	3301      	adds	r3, #1
 8008db2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	3b01      	subs	r3, #1
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d1c9      	bne.n	8008d66 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	9300      	str	r3, [sp, #0]
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	2140      	movs	r1, #64	@ 0x40
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f000 fc15 	bl	800960c <UART_WaitOnFlagUntilTimeout>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d004      	beq.n	8008df2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2220      	movs	r2, #32
 8008dec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008dee:	2303      	movs	r3, #3
 8008df0:	e005      	b.n	8008dfe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2220      	movs	r2, #32
 8008df6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008df8:	2300      	movs	r3, #0
 8008dfa:	e000      	b.n	8008dfe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008dfc:	2302      	movs	r3, #2
  }
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3720      	adds	r7, #32
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
	...

08008e08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e0c:	b08a      	sub	sp, #40	@ 0x28
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e12:	2300      	movs	r3, #0
 8008e14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	689a      	ldr	r2, [r3, #8]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	691b      	ldr	r3, [r3, #16]
 8008e20:	431a      	orrs	r2, r3
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	695b      	ldr	r3, [r3, #20]
 8008e26:	431a      	orrs	r2, r3
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	69db      	ldr	r3, [r3, #28]
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	4ba4      	ldr	r3, [pc, #656]	@ (80090c8 <UART_SetConfig+0x2c0>)
 8008e38:	4013      	ands	r3, r2
 8008e3a:	68fa      	ldr	r2, [r7, #12]
 8008e3c:	6812      	ldr	r2, [r2, #0]
 8008e3e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008e40:	430b      	orrs	r3, r1
 8008e42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	68da      	ldr	r2, [r3, #12]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	430a      	orrs	r2, r1
 8008e58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	699b      	ldr	r3, [r3, #24]
 8008e5e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a99      	ldr	r2, [pc, #612]	@ (80090cc <UART_SetConfig+0x2c4>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d004      	beq.n	8008e74 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	6a1b      	ldr	r3, [r3, #32]
 8008e6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e70:	4313      	orrs	r3, r2
 8008e72:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	689b      	ldr	r3, [r3, #8]
 8008e7a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e84:	430a      	orrs	r2, r1
 8008e86:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a90      	ldr	r2, [pc, #576]	@ (80090d0 <UART_SetConfig+0x2c8>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d126      	bne.n	8008ee0 <UART_SetConfig+0xd8>
 8008e92:	4b90      	ldr	r3, [pc, #576]	@ (80090d4 <UART_SetConfig+0x2cc>)
 8008e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e98:	f003 0303 	and.w	r3, r3, #3
 8008e9c:	2b03      	cmp	r3, #3
 8008e9e:	d81b      	bhi.n	8008ed8 <UART_SetConfig+0xd0>
 8008ea0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ea8 <UART_SetConfig+0xa0>)
 8008ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea6:	bf00      	nop
 8008ea8:	08008eb9 	.word	0x08008eb9
 8008eac:	08008ec9 	.word	0x08008ec9
 8008eb0:	08008ec1 	.word	0x08008ec1
 8008eb4:	08008ed1 	.word	0x08008ed1
 8008eb8:	2301      	movs	r3, #1
 8008eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ebe:	e116      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008ec0:	2302      	movs	r3, #2
 8008ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ec6:	e112      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008ec8:	2304      	movs	r3, #4
 8008eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ece:	e10e      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008ed0:	2308      	movs	r3, #8
 8008ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ed6:	e10a      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008ed8:	2310      	movs	r3, #16
 8008eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ede:	e106      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4a7c      	ldr	r2, [pc, #496]	@ (80090d8 <UART_SetConfig+0x2d0>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d138      	bne.n	8008f5c <UART_SetConfig+0x154>
 8008eea:	4b7a      	ldr	r3, [pc, #488]	@ (80090d4 <UART_SetConfig+0x2cc>)
 8008eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ef0:	f003 030c 	and.w	r3, r3, #12
 8008ef4:	2b0c      	cmp	r3, #12
 8008ef6:	d82d      	bhi.n	8008f54 <UART_SetConfig+0x14c>
 8008ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8008f00 <UART_SetConfig+0xf8>)
 8008efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008efe:	bf00      	nop
 8008f00:	08008f35 	.word	0x08008f35
 8008f04:	08008f55 	.word	0x08008f55
 8008f08:	08008f55 	.word	0x08008f55
 8008f0c:	08008f55 	.word	0x08008f55
 8008f10:	08008f45 	.word	0x08008f45
 8008f14:	08008f55 	.word	0x08008f55
 8008f18:	08008f55 	.word	0x08008f55
 8008f1c:	08008f55 	.word	0x08008f55
 8008f20:	08008f3d 	.word	0x08008f3d
 8008f24:	08008f55 	.word	0x08008f55
 8008f28:	08008f55 	.word	0x08008f55
 8008f2c:	08008f55 	.word	0x08008f55
 8008f30:	08008f4d 	.word	0x08008f4d
 8008f34:	2300      	movs	r3, #0
 8008f36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f3a:	e0d8      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008f3c:	2302      	movs	r3, #2
 8008f3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f42:	e0d4      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008f44:	2304      	movs	r3, #4
 8008f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f4a:	e0d0      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008f4c:	2308      	movs	r3, #8
 8008f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f52:	e0cc      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008f54:	2310      	movs	r3, #16
 8008f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f5a:	e0c8      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a5e      	ldr	r2, [pc, #376]	@ (80090dc <UART_SetConfig+0x2d4>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d125      	bne.n	8008fb2 <UART_SetConfig+0x1aa>
 8008f66:	4b5b      	ldr	r3, [pc, #364]	@ (80090d4 <UART_SetConfig+0x2cc>)
 8008f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f6c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008f70:	2b30      	cmp	r3, #48	@ 0x30
 8008f72:	d016      	beq.n	8008fa2 <UART_SetConfig+0x19a>
 8008f74:	2b30      	cmp	r3, #48	@ 0x30
 8008f76:	d818      	bhi.n	8008faa <UART_SetConfig+0x1a2>
 8008f78:	2b20      	cmp	r3, #32
 8008f7a:	d00a      	beq.n	8008f92 <UART_SetConfig+0x18a>
 8008f7c:	2b20      	cmp	r3, #32
 8008f7e:	d814      	bhi.n	8008faa <UART_SetConfig+0x1a2>
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d002      	beq.n	8008f8a <UART_SetConfig+0x182>
 8008f84:	2b10      	cmp	r3, #16
 8008f86:	d008      	beq.n	8008f9a <UART_SetConfig+0x192>
 8008f88:	e00f      	b.n	8008faa <UART_SetConfig+0x1a2>
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f90:	e0ad      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008f92:	2302      	movs	r3, #2
 8008f94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f98:	e0a9      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008f9a:	2304      	movs	r3, #4
 8008f9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fa0:	e0a5      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008fa2:	2308      	movs	r3, #8
 8008fa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fa8:	e0a1      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008faa:	2310      	movs	r3, #16
 8008fac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fb0:	e09d      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4a4a      	ldr	r2, [pc, #296]	@ (80090e0 <UART_SetConfig+0x2d8>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d125      	bne.n	8009008 <UART_SetConfig+0x200>
 8008fbc:	4b45      	ldr	r3, [pc, #276]	@ (80090d4 <UART_SetConfig+0x2cc>)
 8008fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fc2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008fc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008fc8:	d016      	beq.n	8008ff8 <UART_SetConfig+0x1f0>
 8008fca:	2bc0      	cmp	r3, #192	@ 0xc0
 8008fcc:	d818      	bhi.n	8009000 <UART_SetConfig+0x1f8>
 8008fce:	2b80      	cmp	r3, #128	@ 0x80
 8008fd0:	d00a      	beq.n	8008fe8 <UART_SetConfig+0x1e0>
 8008fd2:	2b80      	cmp	r3, #128	@ 0x80
 8008fd4:	d814      	bhi.n	8009000 <UART_SetConfig+0x1f8>
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d002      	beq.n	8008fe0 <UART_SetConfig+0x1d8>
 8008fda:	2b40      	cmp	r3, #64	@ 0x40
 8008fdc:	d008      	beq.n	8008ff0 <UART_SetConfig+0x1e8>
 8008fde:	e00f      	b.n	8009000 <UART_SetConfig+0x1f8>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fe6:	e082      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008fe8:	2302      	movs	r3, #2
 8008fea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fee:	e07e      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008ff0:	2304      	movs	r3, #4
 8008ff2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ff6:	e07a      	b.n	80090ee <UART_SetConfig+0x2e6>
 8008ff8:	2308      	movs	r3, #8
 8008ffa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ffe:	e076      	b.n	80090ee <UART_SetConfig+0x2e6>
 8009000:	2310      	movs	r3, #16
 8009002:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009006:	e072      	b.n	80090ee <UART_SetConfig+0x2e6>
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a35      	ldr	r2, [pc, #212]	@ (80090e4 <UART_SetConfig+0x2dc>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d12a      	bne.n	8009068 <UART_SetConfig+0x260>
 8009012:	4b30      	ldr	r3, [pc, #192]	@ (80090d4 <UART_SetConfig+0x2cc>)
 8009014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009018:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800901c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009020:	d01a      	beq.n	8009058 <UART_SetConfig+0x250>
 8009022:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009026:	d81b      	bhi.n	8009060 <UART_SetConfig+0x258>
 8009028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800902c:	d00c      	beq.n	8009048 <UART_SetConfig+0x240>
 800902e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009032:	d815      	bhi.n	8009060 <UART_SetConfig+0x258>
 8009034:	2b00      	cmp	r3, #0
 8009036:	d003      	beq.n	8009040 <UART_SetConfig+0x238>
 8009038:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800903c:	d008      	beq.n	8009050 <UART_SetConfig+0x248>
 800903e:	e00f      	b.n	8009060 <UART_SetConfig+0x258>
 8009040:	2300      	movs	r3, #0
 8009042:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009046:	e052      	b.n	80090ee <UART_SetConfig+0x2e6>
 8009048:	2302      	movs	r3, #2
 800904a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800904e:	e04e      	b.n	80090ee <UART_SetConfig+0x2e6>
 8009050:	2304      	movs	r3, #4
 8009052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009056:	e04a      	b.n	80090ee <UART_SetConfig+0x2e6>
 8009058:	2308      	movs	r3, #8
 800905a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800905e:	e046      	b.n	80090ee <UART_SetConfig+0x2e6>
 8009060:	2310      	movs	r3, #16
 8009062:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009066:	e042      	b.n	80090ee <UART_SetConfig+0x2e6>
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a17      	ldr	r2, [pc, #92]	@ (80090cc <UART_SetConfig+0x2c4>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d13a      	bne.n	80090e8 <UART_SetConfig+0x2e0>
 8009072:	4b18      	ldr	r3, [pc, #96]	@ (80090d4 <UART_SetConfig+0x2cc>)
 8009074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009078:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800907c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009080:	d01a      	beq.n	80090b8 <UART_SetConfig+0x2b0>
 8009082:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009086:	d81b      	bhi.n	80090c0 <UART_SetConfig+0x2b8>
 8009088:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800908c:	d00c      	beq.n	80090a8 <UART_SetConfig+0x2a0>
 800908e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009092:	d815      	bhi.n	80090c0 <UART_SetConfig+0x2b8>
 8009094:	2b00      	cmp	r3, #0
 8009096:	d003      	beq.n	80090a0 <UART_SetConfig+0x298>
 8009098:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800909c:	d008      	beq.n	80090b0 <UART_SetConfig+0x2a8>
 800909e:	e00f      	b.n	80090c0 <UART_SetConfig+0x2b8>
 80090a0:	2300      	movs	r3, #0
 80090a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090a6:	e022      	b.n	80090ee <UART_SetConfig+0x2e6>
 80090a8:	2302      	movs	r3, #2
 80090aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090ae:	e01e      	b.n	80090ee <UART_SetConfig+0x2e6>
 80090b0:	2304      	movs	r3, #4
 80090b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090b6:	e01a      	b.n	80090ee <UART_SetConfig+0x2e6>
 80090b8:	2308      	movs	r3, #8
 80090ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090be:	e016      	b.n	80090ee <UART_SetConfig+0x2e6>
 80090c0:	2310      	movs	r3, #16
 80090c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090c6:	e012      	b.n	80090ee <UART_SetConfig+0x2e6>
 80090c8:	efff69f3 	.word	0xefff69f3
 80090cc:	40008000 	.word	0x40008000
 80090d0:	40013800 	.word	0x40013800
 80090d4:	40021000 	.word	0x40021000
 80090d8:	40004400 	.word	0x40004400
 80090dc:	40004800 	.word	0x40004800
 80090e0:	40004c00 	.word	0x40004c00
 80090e4:	40005000 	.word	0x40005000
 80090e8:	2310      	movs	r3, #16
 80090ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a9f      	ldr	r2, [pc, #636]	@ (8009370 <UART_SetConfig+0x568>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d17a      	bne.n	80091ee <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80090f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80090fc:	2b08      	cmp	r3, #8
 80090fe:	d824      	bhi.n	800914a <UART_SetConfig+0x342>
 8009100:	a201      	add	r2, pc, #4	@ (adr r2, 8009108 <UART_SetConfig+0x300>)
 8009102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009106:	bf00      	nop
 8009108:	0800912d 	.word	0x0800912d
 800910c:	0800914b 	.word	0x0800914b
 8009110:	08009135 	.word	0x08009135
 8009114:	0800914b 	.word	0x0800914b
 8009118:	0800913b 	.word	0x0800913b
 800911c:	0800914b 	.word	0x0800914b
 8009120:	0800914b 	.word	0x0800914b
 8009124:	0800914b 	.word	0x0800914b
 8009128:	08009143 	.word	0x08009143
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800912c:	f7fd fe2a 	bl	8006d84 <HAL_RCC_GetPCLK1Freq>
 8009130:	61f8      	str	r0, [r7, #28]
        break;
 8009132:	e010      	b.n	8009156 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009134:	4b8f      	ldr	r3, [pc, #572]	@ (8009374 <UART_SetConfig+0x56c>)
 8009136:	61fb      	str	r3, [r7, #28]
        break;
 8009138:	e00d      	b.n	8009156 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800913a:	f7fd fd8b 	bl	8006c54 <HAL_RCC_GetSysClockFreq>
 800913e:	61f8      	str	r0, [r7, #28]
        break;
 8009140:	e009      	b.n	8009156 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009142:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009146:	61fb      	str	r3, [r7, #28]
        break;
 8009148:	e005      	b.n	8009156 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800914a:	2300      	movs	r3, #0
 800914c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800914e:	2301      	movs	r3, #1
 8009150:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009154:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009156:	69fb      	ldr	r3, [r7, #28]
 8009158:	2b00      	cmp	r3, #0
 800915a:	f000 80fb 	beq.w	8009354 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	685a      	ldr	r2, [r3, #4]
 8009162:	4613      	mov	r3, r2
 8009164:	005b      	lsls	r3, r3, #1
 8009166:	4413      	add	r3, r2
 8009168:	69fa      	ldr	r2, [r7, #28]
 800916a:	429a      	cmp	r2, r3
 800916c:	d305      	bcc.n	800917a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	685b      	ldr	r3, [r3, #4]
 8009172:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009174:	69fa      	ldr	r2, [r7, #28]
 8009176:	429a      	cmp	r2, r3
 8009178:	d903      	bls.n	8009182 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800917a:	2301      	movs	r3, #1
 800917c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009180:	e0e8      	b.n	8009354 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009182:	69fb      	ldr	r3, [r7, #28]
 8009184:	2200      	movs	r2, #0
 8009186:	461c      	mov	r4, r3
 8009188:	4615      	mov	r5, r2
 800918a:	f04f 0200 	mov.w	r2, #0
 800918e:	f04f 0300 	mov.w	r3, #0
 8009192:	022b      	lsls	r3, r5, #8
 8009194:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009198:	0222      	lsls	r2, r4, #8
 800919a:	68f9      	ldr	r1, [r7, #12]
 800919c:	6849      	ldr	r1, [r1, #4]
 800919e:	0849      	lsrs	r1, r1, #1
 80091a0:	2000      	movs	r0, #0
 80091a2:	4688      	mov	r8, r1
 80091a4:	4681      	mov	r9, r0
 80091a6:	eb12 0a08 	adds.w	sl, r2, r8
 80091aa:	eb43 0b09 	adc.w	fp, r3, r9
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	2200      	movs	r2, #0
 80091b4:	603b      	str	r3, [r7, #0]
 80091b6:	607a      	str	r2, [r7, #4]
 80091b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091bc:	4650      	mov	r0, sl
 80091be:	4659      	mov	r1, fp
 80091c0:	f7f8 f80a 	bl	80011d8 <__aeabi_uldivmod>
 80091c4:	4602      	mov	r2, r0
 80091c6:	460b      	mov	r3, r1
 80091c8:	4613      	mov	r3, r2
 80091ca:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80091cc:	69bb      	ldr	r3, [r7, #24]
 80091ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80091d2:	d308      	bcc.n	80091e6 <UART_SetConfig+0x3de>
 80091d4:	69bb      	ldr	r3, [r7, #24]
 80091d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80091da:	d204      	bcs.n	80091e6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	69ba      	ldr	r2, [r7, #24]
 80091e2:	60da      	str	r2, [r3, #12]
 80091e4:	e0b6      	b.n	8009354 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80091e6:	2301      	movs	r3, #1
 80091e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80091ec:	e0b2      	b.n	8009354 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	69db      	ldr	r3, [r3, #28]
 80091f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091f6:	d15e      	bne.n	80092b6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80091f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80091fc:	2b08      	cmp	r3, #8
 80091fe:	d828      	bhi.n	8009252 <UART_SetConfig+0x44a>
 8009200:	a201      	add	r2, pc, #4	@ (adr r2, 8009208 <UART_SetConfig+0x400>)
 8009202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009206:	bf00      	nop
 8009208:	0800922d 	.word	0x0800922d
 800920c:	08009235 	.word	0x08009235
 8009210:	0800923d 	.word	0x0800923d
 8009214:	08009253 	.word	0x08009253
 8009218:	08009243 	.word	0x08009243
 800921c:	08009253 	.word	0x08009253
 8009220:	08009253 	.word	0x08009253
 8009224:	08009253 	.word	0x08009253
 8009228:	0800924b 	.word	0x0800924b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800922c:	f7fd fdaa 	bl	8006d84 <HAL_RCC_GetPCLK1Freq>
 8009230:	61f8      	str	r0, [r7, #28]
        break;
 8009232:	e014      	b.n	800925e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009234:	f7fd fdbc 	bl	8006db0 <HAL_RCC_GetPCLK2Freq>
 8009238:	61f8      	str	r0, [r7, #28]
        break;
 800923a:	e010      	b.n	800925e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800923c:	4b4d      	ldr	r3, [pc, #308]	@ (8009374 <UART_SetConfig+0x56c>)
 800923e:	61fb      	str	r3, [r7, #28]
        break;
 8009240:	e00d      	b.n	800925e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009242:	f7fd fd07 	bl	8006c54 <HAL_RCC_GetSysClockFreq>
 8009246:	61f8      	str	r0, [r7, #28]
        break;
 8009248:	e009      	b.n	800925e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800924a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800924e:	61fb      	str	r3, [r7, #28]
        break;
 8009250:	e005      	b.n	800925e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009252:	2300      	movs	r3, #0
 8009254:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009256:	2301      	movs	r3, #1
 8009258:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800925c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d077      	beq.n	8009354 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009264:	69fb      	ldr	r3, [r7, #28]
 8009266:	005a      	lsls	r2, r3, #1
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	085b      	lsrs	r3, r3, #1
 800926e:	441a      	add	r2, r3
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	fbb2 f3f3 	udiv	r3, r2, r3
 8009278:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800927a:	69bb      	ldr	r3, [r7, #24]
 800927c:	2b0f      	cmp	r3, #15
 800927e:	d916      	bls.n	80092ae <UART_SetConfig+0x4a6>
 8009280:	69bb      	ldr	r3, [r7, #24]
 8009282:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009286:	d212      	bcs.n	80092ae <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009288:	69bb      	ldr	r3, [r7, #24]
 800928a:	b29b      	uxth	r3, r3
 800928c:	f023 030f 	bic.w	r3, r3, #15
 8009290:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	085b      	lsrs	r3, r3, #1
 8009296:	b29b      	uxth	r3, r3
 8009298:	f003 0307 	and.w	r3, r3, #7
 800929c:	b29a      	uxth	r2, r3
 800929e:	8afb      	ldrh	r3, [r7, #22]
 80092a0:	4313      	orrs	r3, r2
 80092a2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	8afa      	ldrh	r2, [r7, #22]
 80092aa:	60da      	str	r2, [r3, #12]
 80092ac:	e052      	b.n	8009354 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80092b4:	e04e      	b.n	8009354 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80092b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80092ba:	2b08      	cmp	r3, #8
 80092bc:	d827      	bhi.n	800930e <UART_SetConfig+0x506>
 80092be:	a201      	add	r2, pc, #4	@ (adr r2, 80092c4 <UART_SetConfig+0x4bc>)
 80092c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092c4:	080092e9 	.word	0x080092e9
 80092c8:	080092f1 	.word	0x080092f1
 80092cc:	080092f9 	.word	0x080092f9
 80092d0:	0800930f 	.word	0x0800930f
 80092d4:	080092ff 	.word	0x080092ff
 80092d8:	0800930f 	.word	0x0800930f
 80092dc:	0800930f 	.word	0x0800930f
 80092e0:	0800930f 	.word	0x0800930f
 80092e4:	08009307 	.word	0x08009307
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092e8:	f7fd fd4c 	bl	8006d84 <HAL_RCC_GetPCLK1Freq>
 80092ec:	61f8      	str	r0, [r7, #28]
        break;
 80092ee:	e014      	b.n	800931a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092f0:	f7fd fd5e 	bl	8006db0 <HAL_RCC_GetPCLK2Freq>
 80092f4:	61f8      	str	r0, [r7, #28]
        break;
 80092f6:	e010      	b.n	800931a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092f8:	4b1e      	ldr	r3, [pc, #120]	@ (8009374 <UART_SetConfig+0x56c>)
 80092fa:	61fb      	str	r3, [r7, #28]
        break;
 80092fc:	e00d      	b.n	800931a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092fe:	f7fd fca9 	bl	8006c54 <HAL_RCC_GetSysClockFreq>
 8009302:	61f8      	str	r0, [r7, #28]
        break;
 8009304:	e009      	b.n	800931a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800930a:	61fb      	str	r3, [r7, #28]
        break;
 800930c:	e005      	b.n	800931a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800930e:	2300      	movs	r3, #0
 8009310:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009312:	2301      	movs	r3, #1
 8009314:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009318:	bf00      	nop
    }

    if (pclk != 0U)
 800931a:	69fb      	ldr	r3, [r7, #28]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d019      	beq.n	8009354 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	085a      	lsrs	r2, r3, #1
 8009326:	69fb      	ldr	r3, [r7, #28]
 8009328:	441a      	add	r2, r3
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009332:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009334:	69bb      	ldr	r3, [r7, #24]
 8009336:	2b0f      	cmp	r3, #15
 8009338:	d909      	bls.n	800934e <UART_SetConfig+0x546>
 800933a:	69bb      	ldr	r3, [r7, #24]
 800933c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009340:	d205      	bcs.n	800934e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009342:	69bb      	ldr	r3, [r7, #24]
 8009344:	b29a      	uxth	r2, r3
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	60da      	str	r2, [r3, #12]
 800934c:	e002      	b.n	8009354 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800934e:	2301      	movs	r3, #1
 8009350:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2200      	movs	r2, #0
 8009358:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2200      	movs	r2, #0
 800935e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009360:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009364:	4618      	mov	r0, r3
 8009366:	3728      	adds	r7, #40	@ 0x28
 8009368:	46bd      	mov	sp, r7
 800936a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800936e:	bf00      	nop
 8009370:	40008000 	.word	0x40008000
 8009374:	00f42400 	.word	0x00f42400

08009378 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009384:	f003 0308 	and.w	r3, r3, #8
 8009388:	2b00      	cmp	r3, #0
 800938a:	d00a      	beq.n	80093a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	430a      	orrs	r2, r1
 80093a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093a6:	f003 0301 	and.w	r3, r3, #1
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d00a      	beq.n	80093c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	430a      	orrs	r2, r1
 80093c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c8:	f003 0302 	and.w	r3, r3, #2
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d00a      	beq.n	80093e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	430a      	orrs	r2, r1
 80093e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ea:	f003 0304 	and.w	r3, r3, #4
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d00a      	beq.n	8009408 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	685b      	ldr	r3, [r3, #4]
 80093f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	430a      	orrs	r2, r1
 8009406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800940c:	f003 0310 	and.w	r3, r3, #16
 8009410:	2b00      	cmp	r3, #0
 8009412:	d00a      	beq.n	800942a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	689b      	ldr	r3, [r3, #8]
 800941a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	430a      	orrs	r2, r1
 8009428:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800942e:	f003 0320 	and.w	r3, r3, #32
 8009432:	2b00      	cmp	r3, #0
 8009434:	d00a      	beq.n	800944c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	430a      	orrs	r2, r1
 800944a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009454:	2b00      	cmp	r3, #0
 8009456:	d01a      	beq.n	800948e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	430a      	orrs	r2, r1
 800946c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009472:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009476:	d10a      	bne.n	800948e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	430a      	orrs	r2, r1
 800948c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009496:	2b00      	cmp	r3, #0
 8009498:	d00a      	beq.n	80094b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	430a      	orrs	r2, r1
 80094ae:	605a      	str	r2, [r3, #4]
  }
}
 80094b0:	bf00      	nop
 80094b2:	370c      	adds	r7, #12
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr

080094bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b098      	sub	sp, #96	@ 0x60
 80094c0:	af02      	add	r7, sp, #8
 80094c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2200      	movs	r2, #0
 80094c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80094cc:	f7f9 fdf4 	bl	80030b8 <HAL_GetTick>
 80094d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f003 0308 	and.w	r3, r3, #8
 80094dc:	2b08      	cmp	r3, #8
 80094de:	d12e      	bne.n	800953e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80094e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80094e4:	9300      	str	r3, [sp, #0]
 80094e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094e8:	2200      	movs	r2, #0
 80094ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f000 f88c 	bl	800960c <UART_WaitOnFlagUntilTimeout>
 80094f4:	4603      	mov	r3, r0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d021      	beq.n	800953e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009502:	e853 3f00 	ldrex	r3, [r3]
 8009506:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800950a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800950e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	461a      	mov	r2, r3
 8009516:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009518:	647b      	str	r3, [r7, #68]	@ 0x44
 800951a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800951c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800951e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009520:	e841 2300 	strex	r3, r2, [r1]
 8009524:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009528:	2b00      	cmp	r3, #0
 800952a:	d1e6      	bne.n	80094fa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2220      	movs	r2, #32
 8009530:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800953a:	2303      	movs	r3, #3
 800953c:	e062      	b.n	8009604 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f003 0304 	and.w	r3, r3, #4
 8009548:	2b04      	cmp	r3, #4
 800954a:	d149      	bne.n	80095e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800954c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009550:	9300      	str	r3, [sp, #0]
 8009552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009554:	2200      	movs	r2, #0
 8009556:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f000 f856 	bl	800960c <UART_WaitOnFlagUntilTimeout>
 8009560:	4603      	mov	r3, r0
 8009562:	2b00      	cmp	r3, #0
 8009564:	d03c      	beq.n	80095e0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800956c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800956e:	e853 3f00 	ldrex	r3, [r3]
 8009572:	623b      	str	r3, [r7, #32]
   return(result);
 8009574:	6a3b      	ldr	r3, [r7, #32]
 8009576:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800957a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	461a      	mov	r2, r3
 8009582:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009584:	633b      	str	r3, [r7, #48]	@ 0x30
 8009586:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009588:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800958a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800958c:	e841 2300 	strex	r3, r2, [r1]
 8009590:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009594:	2b00      	cmp	r3, #0
 8009596:	d1e6      	bne.n	8009566 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	3308      	adds	r3, #8
 800959e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	e853 3f00 	ldrex	r3, [r3]
 80095a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f023 0301 	bic.w	r3, r3, #1
 80095ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	3308      	adds	r3, #8
 80095b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095b8:	61fa      	str	r2, [r7, #28]
 80095ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095bc:	69b9      	ldr	r1, [r7, #24]
 80095be:	69fa      	ldr	r2, [r7, #28]
 80095c0:	e841 2300 	strex	r3, r2, [r1]
 80095c4:	617b      	str	r3, [r7, #20]
   return(result);
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d1e5      	bne.n	8009598 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2220      	movs	r2, #32
 80095d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2200      	movs	r2, #0
 80095d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095dc:	2303      	movs	r3, #3
 80095de:	e011      	b.n	8009604 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2220      	movs	r2, #32
 80095e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2220      	movs	r2, #32
 80095ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2200      	movs	r2, #0
 80095fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	4618      	mov	r0, r3
 8009606:	3758      	adds	r7, #88	@ 0x58
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}

0800960c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b084      	sub	sp, #16
 8009610:	af00      	add	r7, sp, #0
 8009612:	60f8      	str	r0, [r7, #12]
 8009614:	60b9      	str	r1, [r7, #8]
 8009616:	603b      	str	r3, [r7, #0]
 8009618:	4613      	mov	r3, r2
 800961a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800961c:	e04f      	b.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800961e:	69bb      	ldr	r3, [r7, #24]
 8009620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009624:	d04b      	beq.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009626:	f7f9 fd47 	bl	80030b8 <HAL_GetTick>
 800962a:	4602      	mov	r2, r0
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	1ad3      	subs	r3, r2, r3
 8009630:	69ba      	ldr	r2, [r7, #24]
 8009632:	429a      	cmp	r2, r3
 8009634:	d302      	bcc.n	800963c <UART_WaitOnFlagUntilTimeout+0x30>
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d101      	bne.n	8009640 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800963c:	2303      	movs	r3, #3
 800963e:	e04e      	b.n	80096de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f003 0304 	and.w	r3, r3, #4
 800964a:	2b00      	cmp	r3, #0
 800964c:	d037      	beq.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	2b80      	cmp	r3, #128	@ 0x80
 8009652:	d034      	beq.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	2b40      	cmp	r3, #64	@ 0x40
 8009658:	d031      	beq.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	69db      	ldr	r3, [r3, #28]
 8009660:	f003 0308 	and.w	r3, r3, #8
 8009664:	2b08      	cmp	r3, #8
 8009666:	d110      	bne.n	800968a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2208      	movs	r2, #8
 800966e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f000 f838 	bl	80096e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2208      	movs	r2, #8
 800967a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2200      	movs	r2, #0
 8009682:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009686:	2301      	movs	r3, #1
 8009688:	e029      	b.n	80096de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	69db      	ldr	r3, [r3, #28]
 8009690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009694:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009698:	d111      	bne.n	80096be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80096a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80096a4:	68f8      	ldr	r0, [r7, #12]
 80096a6:	f000 f81e 	bl	80096e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	2220      	movs	r2, #32
 80096ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	2200      	movs	r2, #0
 80096b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80096ba:	2303      	movs	r3, #3
 80096bc:	e00f      	b.n	80096de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	69da      	ldr	r2, [r3, #28]
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	4013      	ands	r3, r2
 80096c8:	68ba      	ldr	r2, [r7, #8]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	bf0c      	ite	eq
 80096ce:	2301      	moveq	r3, #1
 80096d0:	2300      	movne	r3, #0
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	461a      	mov	r2, r3
 80096d6:	79fb      	ldrb	r3, [r7, #7]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d0a0      	beq.n	800961e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80096dc:	2300      	movs	r3, #0
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3710      	adds	r7, #16
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}

080096e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096e6:	b480      	push	{r7}
 80096e8:	b095      	sub	sp, #84	@ 0x54
 80096ea:	af00      	add	r7, sp, #0
 80096ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096f6:	e853 3f00 	ldrex	r3, [r3]
 80096fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80096fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009702:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	461a      	mov	r2, r3
 800970a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800970c:	643b      	str	r3, [r7, #64]	@ 0x40
 800970e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009710:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009712:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009714:	e841 2300 	strex	r3, r2, [r1]
 8009718:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800971a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800971c:	2b00      	cmp	r3, #0
 800971e:	d1e6      	bne.n	80096ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	3308      	adds	r3, #8
 8009726:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009728:	6a3b      	ldr	r3, [r7, #32]
 800972a:	e853 3f00 	ldrex	r3, [r3]
 800972e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009730:	69fb      	ldr	r3, [r7, #28]
 8009732:	f023 0301 	bic.w	r3, r3, #1
 8009736:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	3308      	adds	r3, #8
 800973e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009740:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009742:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009744:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009746:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009748:	e841 2300 	strex	r3, r2, [r1]
 800974c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800974e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009750:	2b00      	cmp	r3, #0
 8009752:	d1e5      	bne.n	8009720 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009758:	2b01      	cmp	r3, #1
 800975a:	d118      	bne.n	800978e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	e853 3f00 	ldrex	r3, [r3]
 8009768:	60bb      	str	r3, [r7, #8]
   return(result);
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	f023 0310 	bic.w	r3, r3, #16
 8009770:	647b      	str	r3, [r7, #68]	@ 0x44
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	461a      	mov	r2, r3
 8009778:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800977a:	61bb      	str	r3, [r7, #24]
 800977c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800977e:	6979      	ldr	r1, [r7, #20]
 8009780:	69ba      	ldr	r2, [r7, #24]
 8009782:	e841 2300 	strex	r3, r2, [r1]
 8009786:	613b      	str	r3, [r7, #16]
   return(result);
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d1e6      	bne.n	800975c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	2220      	movs	r2, #32
 8009792:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2200      	movs	r2, #0
 800979a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2200      	movs	r2, #0
 80097a0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80097a2:	bf00      	nop
 80097a4:	3754      	adds	r7, #84	@ 0x54
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr
	...

080097b0 <arm_rfft_fast_init_f32>:
 80097b0:	084b      	lsrs	r3, r1, #1
 80097b2:	2b80      	cmp	r3, #128	@ 0x80
 80097b4:	b410      	push	{r4}
 80097b6:	8201      	strh	r1, [r0, #16]
 80097b8:	8003      	strh	r3, [r0, #0]
 80097ba:	d047      	beq.n	800984c <arm_rfft_fast_init_f32+0x9c>
 80097bc:	d917      	bls.n	80097ee <arm_rfft_fast_init_f32+0x3e>
 80097be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097c2:	d03d      	beq.n	8009840 <arm_rfft_fast_init_f32+0x90>
 80097c4:	d929      	bls.n	800981a <arm_rfft_fast_init_f32+0x6a>
 80097c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097ca:	d020      	beq.n	800980e <arm_rfft_fast_init_f32+0x5e>
 80097cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097d0:	d113      	bne.n	80097fa <arm_rfft_fast_init_f32+0x4a>
 80097d2:	4921      	ldr	r1, [pc, #132]	@ (8009858 <arm_rfft_fast_init_f32+0xa8>)
 80097d4:	4a21      	ldr	r2, [pc, #132]	@ (800985c <arm_rfft_fast_init_f32+0xac>)
 80097d6:	4b22      	ldr	r3, [pc, #136]	@ (8009860 <arm_rfft_fast_init_f32+0xb0>)
 80097d8:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 80097dc:	8184      	strh	r4, [r0, #12]
 80097de:	6081      	str	r1, [r0, #8]
 80097e0:	6042      	str	r2, [r0, #4]
 80097e2:	6143      	str	r3, [r0, #20]
 80097e4:	2000      	movs	r0, #0
 80097e6:	b240      	sxtb	r0, r0
 80097e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097ec:	4770      	bx	lr
 80097ee:	2b20      	cmp	r3, #32
 80097f0:	d01c      	beq.n	800982c <arm_rfft_fast_init_f32+0x7c>
 80097f2:	2b40      	cmp	r3, #64	@ 0x40
 80097f4:	d006      	beq.n	8009804 <arm_rfft_fast_init_f32+0x54>
 80097f6:	2b10      	cmp	r3, #16
 80097f8:	d01d      	beq.n	8009836 <arm_rfft_fast_init_f32+0x86>
 80097fa:	20ff      	movs	r0, #255	@ 0xff
 80097fc:	b240      	sxtb	r0, r0
 80097fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009802:	4770      	bx	lr
 8009804:	2438      	movs	r4, #56	@ 0x38
 8009806:	4917      	ldr	r1, [pc, #92]	@ (8009864 <arm_rfft_fast_init_f32+0xb4>)
 8009808:	4a17      	ldr	r2, [pc, #92]	@ (8009868 <arm_rfft_fast_init_f32+0xb8>)
 800980a:	4b18      	ldr	r3, [pc, #96]	@ (800986c <arm_rfft_fast_init_f32+0xbc>)
 800980c:	e7e6      	b.n	80097dc <arm_rfft_fast_init_f32+0x2c>
 800980e:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8009812:	4917      	ldr	r1, [pc, #92]	@ (8009870 <arm_rfft_fast_init_f32+0xc0>)
 8009814:	4a17      	ldr	r2, [pc, #92]	@ (8009874 <arm_rfft_fast_init_f32+0xc4>)
 8009816:	4b18      	ldr	r3, [pc, #96]	@ (8009878 <arm_rfft_fast_init_f32+0xc8>)
 8009818:	e7e0      	b.n	80097dc <arm_rfft_fast_init_f32+0x2c>
 800981a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800981e:	d1ec      	bne.n	80097fa <arm_rfft_fast_init_f32+0x4a>
 8009820:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8009824:	4915      	ldr	r1, [pc, #84]	@ (800987c <arm_rfft_fast_init_f32+0xcc>)
 8009826:	4a16      	ldr	r2, [pc, #88]	@ (8009880 <arm_rfft_fast_init_f32+0xd0>)
 8009828:	4b16      	ldr	r3, [pc, #88]	@ (8009884 <arm_rfft_fast_init_f32+0xd4>)
 800982a:	e7d7      	b.n	80097dc <arm_rfft_fast_init_f32+0x2c>
 800982c:	2430      	movs	r4, #48	@ 0x30
 800982e:	4916      	ldr	r1, [pc, #88]	@ (8009888 <arm_rfft_fast_init_f32+0xd8>)
 8009830:	4a16      	ldr	r2, [pc, #88]	@ (800988c <arm_rfft_fast_init_f32+0xdc>)
 8009832:	4b17      	ldr	r3, [pc, #92]	@ (8009890 <arm_rfft_fast_init_f32+0xe0>)
 8009834:	e7d2      	b.n	80097dc <arm_rfft_fast_init_f32+0x2c>
 8009836:	2414      	movs	r4, #20
 8009838:	4916      	ldr	r1, [pc, #88]	@ (8009894 <arm_rfft_fast_init_f32+0xe4>)
 800983a:	4a17      	ldr	r2, [pc, #92]	@ (8009898 <arm_rfft_fast_init_f32+0xe8>)
 800983c:	4b17      	ldr	r3, [pc, #92]	@ (800989c <arm_rfft_fast_init_f32+0xec>)
 800983e:	e7cd      	b.n	80097dc <arm_rfft_fast_init_f32+0x2c>
 8009840:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8009844:	4916      	ldr	r1, [pc, #88]	@ (80098a0 <arm_rfft_fast_init_f32+0xf0>)
 8009846:	4a17      	ldr	r2, [pc, #92]	@ (80098a4 <arm_rfft_fast_init_f32+0xf4>)
 8009848:	4b17      	ldr	r3, [pc, #92]	@ (80098a8 <arm_rfft_fast_init_f32+0xf8>)
 800984a:	e7c7      	b.n	80097dc <arm_rfft_fast_init_f32+0x2c>
 800984c:	24d0      	movs	r4, #208	@ 0xd0
 800984e:	4917      	ldr	r1, [pc, #92]	@ (80098ac <arm_rfft_fast_init_f32+0xfc>)
 8009850:	4a17      	ldr	r2, [pc, #92]	@ (80098b0 <arm_rfft_fast_init_f32+0x100>)
 8009852:	4b18      	ldr	r3, [pc, #96]	@ (80098b4 <arm_rfft_fast_init_f32+0x104>)
 8009854:	e7c2      	b.n	80097dc <arm_rfft_fast_init_f32+0x2c>
 8009856:	bf00      	nop
 8009858:	0801bbbc 	.word	0x0801bbbc
 800985c:	0800cdb4 	.word	0x0800cdb4
 8009860:	08012f24 	.word	0x08012f24
 8009864:	08010eb4 	.word	0x08010eb4
 8009868:	0801d97c 	.word	0x0801d97c
 800986c:	0801fe6c 	.word	0x0801fe6c
 8009870:	080198a4 	.word	0x080198a4
 8009874:	080177a4 	.word	0x080177a4
 8009878:	08010f24 	.word	0x08010f24
 800987c:	0801fafc 	.word	0x0801fafc
 8009880:	08016f24 	.word	0x08016f24
 8009884:	0801db7c 	.word	0x0801db7c
 8009888:	0801a75c 	.word	0x0801a75c
 800988c:	080197a4 	.word	0x080197a4
 8009890:	08010db4 	.word	0x08010db4
 8009894:	0801a6b4 	.word	0x0801a6b4
 8009898:	08017724 	.word	0x08017724
 800989c:	0801a6dc 	.word	0x0801a6dc
 80098a0:	0801e37c 	.word	0x0801e37c
 80098a4:	0801abbc 	.word	0x0801abbc
 80098a8:	0801e6fc 	.word	0x0801e6fc
 80098ac:	0802006c 	.word	0x0802006c
 80098b0:	0801a7bc 	.word	0x0801a7bc
 80098b4:	0801f6fc 	.word	0x0801f6fc

080098b8 <arm_rfft_fast_f32>:
 80098b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098bc:	b089      	sub	sp, #36	@ 0x24
 80098be:	460e      	mov	r6, r1
 80098c0:	9205      	str	r2, [sp, #20]
 80098c2:	8a02      	ldrh	r2, [r0, #16]
 80098c4:	9006      	str	r0, [sp, #24]
 80098c6:	0852      	lsrs	r2, r2, #1
 80098c8:	8002      	strh	r2, [r0, #0]
 80098ca:	9307      	str	r3, [sp, #28]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	f040 8097 	bne.w	8009a00 <arm_rfft_fast_f32+0x148>
 80098d2:	461a      	mov	r2, r3
 80098d4:	2301      	movs	r3, #1
 80098d6:	f000 fe35 	bl	800a544 <arm_cfft_f32>
 80098da:	9a06      	ldr	r2, [sp, #24]
 80098dc:	6830      	ldr	r0, [r6, #0]
 80098de:	8813      	ldrh	r3, [r2, #0]
 80098e0:	6954      	ldr	r4, [r2, #20]
 80098e2:	3b01      	subs	r3, #1
 80098e4:	4601      	mov	r1, r0
 80098e6:	9301      	str	r3, [sp, #4]
 80098e8:	f7f7 fa1e 	bl	8000d28 <__addsf3>
 80098ec:	4605      	mov	r5, r0
 80098ee:	6870      	ldr	r0, [r6, #4]
 80098f0:	4601      	mov	r1, r0
 80098f2:	f7f7 fa19 	bl	8000d28 <__addsf3>
 80098f6:	4607      	mov	r7, r0
 80098f8:	4639      	mov	r1, r7
 80098fa:	4628      	mov	r0, r5
 80098fc:	f7f7 fa14 	bl	8000d28 <__addsf3>
 8009900:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009904:	f7f7 fb18 	bl	8000f38 <__aeabi_fmul>
 8009908:	4639      	mov	r1, r7
 800990a:	9f05      	ldr	r7, [sp, #20]
 800990c:	6038      	str	r0, [r7, #0]
 800990e:	4628      	mov	r0, r5
 8009910:	f7f7 fa08 	bl	8000d24 <__aeabi_fsub>
 8009914:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009918:	f7f7 fb0e 	bl	8000f38 <__aeabi_fmul>
 800991c:	9b01      	ldr	r3, [sp, #4]
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 8009924:	f106 0210 	add.w	r2, r6, #16
 8009928:	f1a3 0c08 	sub.w	ip, r3, #8
 800992c:	f107 0510 	add.w	r5, r7, #16
 8009930:	3410      	adds	r4, #16
 8009932:	4666      	mov	r6, ip
 8009934:	4617      	mov	r7, r2
 8009936:	68f1      	ldr	r1, [r6, #12]
 8009938:	68b2      	ldr	r2, [r6, #8]
 800993a:	f857 3c08 	ldr.w	r3, [r7, #-8]
 800993e:	9206      	str	r2, [sp, #24]
 8009940:	4688      	mov	r8, r1
 8009942:	f857 1c04 	ldr.w	r1, [r7, #-4]
 8009946:	9100      	str	r1, [sp, #0]
 8009948:	4610      	mov	r0, r2
 800994a:	4619      	mov	r1, r3
 800994c:	9305      	str	r3, [sp, #20]
 800994e:	f7f7 f9e9 	bl	8000d24 <__aeabi_fsub>
 8009952:	9900      	ldr	r1, [sp, #0]
 8009954:	f8cd 8008 	str.w	r8, [sp, #8]
 8009958:	4683      	mov	fp, r0
 800995a:	4640      	mov	r0, r8
 800995c:	f7f7 f9e4 	bl	8000d28 <__addsf3>
 8009960:	f854 ac04 	ldr.w	sl, [r4, #-4]
 8009964:	f854 9c08 	ldr.w	r9, [r4, #-8]
 8009968:	4680      	mov	r8, r0
 800996a:	4641      	mov	r1, r8
 800996c:	4650      	mov	r0, sl
 800996e:	f7f7 fae3 	bl	8000f38 <__aeabi_fmul>
 8009972:	4659      	mov	r1, fp
 8009974:	9003      	str	r0, [sp, #12]
 8009976:	4648      	mov	r0, r9
 8009978:	f7f7 fade 	bl	8000f38 <__aeabi_fmul>
 800997c:	9b05      	ldr	r3, [sp, #20]
 800997e:	9a06      	ldr	r2, [sp, #24]
 8009980:	9004      	str	r0, [sp, #16]
 8009982:	4619      	mov	r1, r3
 8009984:	4610      	mov	r0, r2
 8009986:	f7f7 f9cf 	bl	8000d28 <__addsf3>
 800998a:	f8dd c010 	ldr.w	ip, [sp, #16]
 800998e:	4601      	mov	r1, r0
 8009990:	4660      	mov	r0, ip
 8009992:	f7f7 f9c9 	bl	8000d28 <__addsf3>
 8009996:	4601      	mov	r1, r0
 8009998:	9803      	ldr	r0, [sp, #12]
 800999a:	f7f7 f9c5 	bl	8000d28 <__addsf3>
 800999e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80099a2:	f7f7 fac9 	bl	8000f38 <__aeabi_fmul>
 80099a6:	4659      	mov	r1, fp
 80099a8:	f845 0c08 	str.w	r0, [r5, #-8]
 80099ac:	4650      	mov	r0, sl
 80099ae:	f7f7 fac3 	bl	8000f38 <__aeabi_fmul>
 80099b2:	9902      	ldr	r1, [sp, #8]
 80099b4:	4682      	mov	sl, r0
 80099b6:	9800      	ldr	r0, [sp, #0]
 80099b8:	f7f7 f9b4 	bl	8000d24 <__aeabi_fsub>
 80099bc:	4601      	mov	r1, r0
 80099be:	4650      	mov	r0, sl
 80099c0:	f7f7 f9b2 	bl	8000d28 <__addsf3>
 80099c4:	4641      	mov	r1, r8
 80099c6:	4682      	mov	sl, r0
 80099c8:	4648      	mov	r0, r9
 80099ca:	f7f7 fab5 	bl	8000f38 <__aeabi_fmul>
 80099ce:	4601      	mov	r1, r0
 80099d0:	4650      	mov	r0, sl
 80099d2:	f7f7 f9a7 	bl	8000d24 <__aeabi_fsub>
 80099d6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80099da:	f7f7 faad 	bl	8000f38 <__aeabi_fmul>
 80099de:	9b01      	ldr	r3, [sp, #4]
 80099e0:	f845 0c04 	str.w	r0, [r5, #-4]
 80099e4:	3b01      	subs	r3, #1
 80099e6:	f1a6 0608 	sub.w	r6, r6, #8
 80099ea:	f107 0708 	add.w	r7, r7, #8
 80099ee:	f104 0408 	add.w	r4, r4, #8
 80099f2:	f105 0508 	add.w	r5, r5, #8
 80099f6:	9301      	str	r3, [sp, #4]
 80099f8:	d19d      	bne.n	8009936 <arm_rfft_fast_f32+0x7e>
 80099fa:	b009      	add	sp, #36	@ 0x24
 80099fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a00:	680d      	ldr	r5, [r1, #0]
 8009a02:	684f      	ldr	r7, [r1, #4]
 8009a04:	6944      	ldr	r4, [r0, #20]
 8009a06:	1e53      	subs	r3, r2, #1
 8009a08:	4639      	mov	r1, r7
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	9302      	str	r3, [sp, #8]
 8009a0e:	f7f7 f98b 	bl	8000d28 <__addsf3>
 8009a12:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009a16:	f7f7 fa8f 	bl	8000f38 <__aeabi_fmul>
 8009a1a:	4639      	mov	r1, r7
 8009a1c:	9f05      	ldr	r7, [sp, #20]
 8009a1e:	6038      	str	r0, [r7, #0]
 8009a20:	4628      	mov	r0, r5
 8009a22:	f7f7 f97f 	bl	8000d24 <__aeabi_fsub>
 8009a26:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009a2a:	f7f7 fa85 	bl	8000f38 <__aeabi_fmul>
 8009a2e:	9b02      	ldr	r3, [sp, #8]
 8009a30:	6078      	str	r0, [r7, #4]
 8009a32:	00dd      	lsls	r5, r3, #3
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d06b      	beq.n	8009b10 <arm_rfft_fast_f32+0x258>
 8009a38:	3d08      	subs	r5, #8
 8009a3a:	f104 0310 	add.w	r3, r4, #16
 8009a3e:	4435      	add	r5, r6
 8009a40:	f106 0410 	add.w	r4, r6, #16
 8009a44:	f107 0610 	add.w	r6, r7, #16
 8009a48:	46b0      	mov	r8, r6
 8009a4a:	461f      	mov	r7, r3
 8009a4c:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8009a50:	f854 2c08 	ldr.w	r2, [r4, #-8]
 8009a54:	68eb      	ldr	r3, [r5, #12]
 8009a56:	9300      	str	r3, [sp, #0]
 8009a58:	4661      	mov	r1, ip
 8009a5a:	4610      	mov	r0, r2
 8009a5c:	f8cd c010 	str.w	ip, [sp, #16]
 8009a60:	9203      	str	r2, [sp, #12]
 8009a62:	f7f7 f95f 	bl	8000d24 <__aeabi_fsub>
 8009a66:	f854 ac04 	ldr.w	sl, [r4, #-4]
 8009a6a:	f857 9c08 	ldr.w	r9, [r7, #-8]
 8009a6e:	f857 bc04 	ldr.w	fp, [r7, #-4]
 8009a72:	4606      	mov	r6, r0
 8009a74:	4651      	mov	r1, sl
 8009a76:	9800      	ldr	r0, [sp, #0]
 8009a78:	f7f7 f956 	bl	8000d28 <__addsf3>
 8009a7c:	f8dd c010 	ldr.w	ip, [sp, #16]
 8009a80:	9a03      	ldr	r2, [sp, #12]
 8009a82:	9001      	str	r0, [sp, #4]
 8009a84:	4611      	mov	r1, r2
 8009a86:	4660      	mov	r0, ip
 8009a88:	f7f7 f94e 	bl	8000d28 <__addsf3>
 8009a8c:	4631      	mov	r1, r6
 8009a8e:	9003      	str	r0, [sp, #12]
 8009a90:	4648      	mov	r0, r9
 8009a92:	f7f7 fa51 	bl	8000f38 <__aeabi_fmul>
 8009a96:	9a03      	ldr	r2, [sp, #12]
 8009a98:	4601      	mov	r1, r0
 8009a9a:	4610      	mov	r0, r2
 8009a9c:	f7f7 f942 	bl	8000d24 <__aeabi_fsub>
 8009aa0:	9901      	ldr	r1, [sp, #4]
 8009aa2:	9003      	str	r0, [sp, #12]
 8009aa4:	4658      	mov	r0, fp
 8009aa6:	f7f7 fa47 	bl	8000f38 <__aeabi_fmul>
 8009aaa:	9a03      	ldr	r2, [sp, #12]
 8009aac:	4601      	mov	r1, r0
 8009aae:	4610      	mov	r0, r2
 8009ab0:	f7f7 f938 	bl	8000d24 <__aeabi_fsub>
 8009ab4:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009ab8:	f7f7 fa3e 	bl	8000f38 <__aeabi_fmul>
 8009abc:	4631      	mov	r1, r6
 8009abe:	f848 0c08 	str.w	r0, [r8, #-8]
 8009ac2:	4658      	mov	r0, fp
 8009ac4:	f7f7 fa38 	bl	8000f38 <__aeabi_fmul>
 8009ac8:	9900      	ldr	r1, [sp, #0]
 8009aca:	4606      	mov	r6, r0
 8009acc:	4650      	mov	r0, sl
 8009ace:	f7f7 f929 	bl	8000d24 <__aeabi_fsub>
 8009ad2:	4601      	mov	r1, r0
 8009ad4:	4630      	mov	r0, r6
 8009ad6:	f7f7 f927 	bl	8000d28 <__addsf3>
 8009ada:	9901      	ldr	r1, [sp, #4]
 8009adc:	4606      	mov	r6, r0
 8009ade:	4648      	mov	r0, r9
 8009ae0:	f7f7 fa2a 	bl	8000f38 <__aeabi_fmul>
 8009ae4:	4601      	mov	r1, r0
 8009ae6:	4630      	mov	r0, r6
 8009ae8:	f7f7 f91c 	bl	8000d24 <__aeabi_fsub>
 8009aec:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009af0:	f7f7 fa22 	bl	8000f38 <__aeabi_fmul>
 8009af4:	9b02      	ldr	r3, [sp, #8]
 8009af6:	f848 0c04 	str.w	r0, [r8, #-4]
 8009afa:	3b01      	subs	r3, #1
 8009afc:	f1a5 0508 	sub.w	r5, r5, #8
 8009b00:	f104 0408 	add.w	r4, r4, #8
 8009b04:	f107 0708 	add.w	r7, r7, #8
 8009b08:	f108 0808 	add.w	r8, r8, #8
 8009b0c:	9302      	str	r3, [sp, #8]
 8009b0e:	d19d      	bne.n	8009a4c <arm_rfft_fast_f32+0x194>
 8009b10:	9806      	ldr	r0, [sp, #24]
 8009b12:	9905      	ldr	r1, [sp, #20]
 8009b14:	9a07      	ldr	r2, [sp, #28]
 8009b16:	2301      	movs	r3, #1
 8009b18:	b009      	add	sp, #36	@ 0x24
 8009b1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b1e:	f000 bd11 	b.w	800a544 <arm_cfft_f32>
 8009b22:	bf00      	nop

08009b24 <arm_cfft_radix8by2_f32>:
 8009b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b28:	4602      	mov	r2, r0
 8009b2a:	b093      	sub	sp, #76	@ 0x4c
 8009b2c:	8813      	ldrh	r3, [r2, #0]
 8009b2e:	900e      	str	r0, [sp, #56]	@ 0x38
 8009b30:	085c      	lsrs	r4, r3, #1
 8009b32:	4608      	mov	r0, r1
 8009b34:	9111      	str	r1, [sp, #68]	@ 0x44
 8009b36:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8009b3a:	08db      	lsrs	r3, r3, #3
 8009b3c:	6852      	ldr	r2, [r2, #4]
 8009b3e:	9410      	str	r4, [sp, #64]	@ 0x40
 8009b40:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009b44:	910f      	str	r1, [sp, #60]	@ 0x3c
 8009b46:	f000 8137 	beq.w	8009db8 <arm_cfft_radix8by2_f32+0x294>
 8009b4a:	f10c 0c10 	add.w	ip, ip, #16
 8009b4e:	eb00 070c 	add.w	r7, r0, ip
 8009b52:	f101 0910 	add.w	r9, r1, #16
 8009b56:	3210      	adds	r2, #16
 8009b58:	448c      	add	ip, r1
 8009b5a:	46ca      	mov	sl, r9
 8009b5c:	9200      	str	r2, [sp, #0]
 8009b5e:	f100 0610 	add.w	r6, r0, #16
 8009b62:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b64:	46e1      	mov	r9, ip
 8009b66:	46bb      	mov	fp, r7
 8009b68:	f85a cc10 	ldr.w	ip, [sl, #-16]
 8009b6c:	f85b 1c10 	ldr.w	r1, [fp, #-16]
 8009b70:	f85b 0c0c 	ldr.w	r0, [fp, #-12]
 8009b74:	f856 4c10 	ldr.w	r4, [r6, #-16]
 8009b78:	f85a 2c08 	ldr.w	r2, [sl, #-8]
 8009b7c:	f85b ec08 	ldr.w	lr, [fp, #-8]
 8009b80:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 8009b84:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009b86:	900c      	str	r0, [sp, #48]	@ 0x30
 8009b88:	f859 1c0c 	ldr.w	r1, [r9, #-12]
 8009b8c:	f859 0c08 	ldr.w	r0, [r9, #-8]
 8009b90:	f856 8c08 	ldr.w	r8, [r6, #-8]
 8009b94:	9301      	str	r3, [sp, #4]
 8009b96:	9203      	str	r2, [sp, #12]
 8009b98:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 8009b9c:	f859 2c10 	ldr.w	r2, [r9, #-16]
 8009ba0:	f8cd e010 	str.w	lr, [sp, #16]
 8009ba4:	9107      	str	r1, [sp, #28]
 8009ba6:	f859 ec04 	ldr.w	lr, [r9, #-4]
 8009baa:	9008      	str	r0, [sp, #32]
 8009bac:	4661      	mov	r1, ip
 8009bae:	4620      	mov	r0, r4
 8009bb0:	f8cd e024 	str.w	lr, [sp, #36]	@ 0x24
 8009bb4:	9305      	str	r3, [sp, #20]
 8009bb6:	9206      	str	r2, [sp, #24]
 8009bb8:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 8009bbc:	f8cd 8008 	str.w	r8, [sp, #8]
 8009bc0:	f7f7 f8b2 	bl	8000d28 <__addsf3>
 8009bc4:	f85a 7c0c 	ldr.w	r7, [sl, #-12]
 8009bc8:	f85a 5c04 	ldr.w	r5, [sl, #-4]
 8009bcc:	f846 0c10 	str.w	r0, [r6, #-16]
 8009bd0:	4639      	mov	r1, r7
 8009bd2:	9801      	ldr	r0, [sp, #4]
 8009bd4:	f856 8c04 	ldr.w	r8, [r6, #-4]
 8009bd8:	f7f7 f8a6 	bl	8000d28 <__addsf3>
 8009bdc:	9903      	ldr	r1, [sp, #12]
 8009bde:	f846 0c0c 	str.w	r0, [r6, #-12]
 8009be2:	9802      	ldr	r0, [sp, #8]
 8009be4:	f7f7 f8a0 	bl	8000d28 <__addsf3>
 8009be8:	4629      	mov	r1, r5
 8009bea:	f846 0c08 	str.w	r0, [r6, #-8]
 8009bee:	4640      	mov	r0, r8
 8009bf0:	f7f7 f89a 	bl	8000d28 <__addsf3>
 8009bf4:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 8009bf8:	f846 0c04 	str.w	r0, [r6, #-4]
 8009bfc:	4661      	mov	r1, ip
 8009bfe:	4620      	mov	r0, r4
 8009c00:	f7f7 f890 	bl	8000d24 <__aeabi_fsub>
 8009c04:	4639      	mov	r1, r7
 8009c06:	4604      	mov	r4, r0
 8009c08:	9801      	ldr	r0, [sp, #4]
 8009c0a:	f7f7 f88b 	bl	8000d24 <__aeabi_fsub>
 8009c0e:	9903      	ldr	r1, [sp, #12]
 8009c10:	4607      	mov	r7, r0
 8009c12:	9802      	ldr	r0, [sp, #8]
 8009c14:	f7f7 f886 	bl	8000d24 <__aeabi_fsub>
 8009c18:	4629      	mov	r1, r5
 8009c1a:	9001      	str	r0, [sp, #4]
 8009c1c:	4640      	mov	r0, r8
 8009c1e:	f7f7 f881 	bl	8000d24 <__aeabi_fsub>
 8009c22:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009c24:	900d      	str	r0, [sp, #52]	@ 0x34
 8009c26:	9906      	ldr	r1, [sp, #24]
 8009c28:	4628      	mov	r0, r5
 8009c2a:	f7f7 f87d 	bl	8000d28 <__addsf3>
 8009c2e:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8009c32:	9907      	ldr	r1, [sp, #28]
 8009c34:	f84b 0c10 	str.w	r0, [fp, #-16]
 8009c38:	4640      	mov	r0, r8
 8009c3a:	f7f7 f875 	bl	8000d28 <__addsf3>
 8009c3e:	9908      	ldr	r1, [sp, #32]
 8009c40:	f84b 0c0c 	str.w	r0, [fp, #-12]
 8009c44:	9804      	ldr	r0, [sp, #16]
 8009c46:	f7f7 f86f 	bl	8000d28 <__addsf3>
 8009c4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009c4c:	f84b 0c08 	str.w	r0, [fp, #-8]
 8009c50:	9805      	ldr	r0, [sp, #20]
 8009c52:	f7f7 f869 	bl	8000d28 <__addsf3>
 8009c56:	4629      	mov	r1, r5
 8009c58:	f84b 0c04 	str.w	r0, [fp, #-4]
 8009c5c:	9806      	ldr	r0, [sp, #24]
 8009c5e:	f7f7 f861 	bl	8000d24 <__aeabi_fsub>
 8009c62:	4641      	mov	r1, r8
 8009c64:	9002      	str	r0, [sp, #8]
 8009c66:	9807      	ldr	r0, [sp, #28]
 8009c68:	f7f7 f85c 	bl	8000d24 <__aeabi_fsub>
 8009c6c:	9904      	ldr	r1, [sp, #16]
 8009c6e:	9006      	str	r0, [sp, #24]
 8009c70:	9808      	ldr	r0, [sp, #32]
 8009c72:	f7f7 f857 	bl	8000d24 <__aeabi_fsub>
 8009c76:	9905      	ldr	r1, [sp, #20]
 8009c78:	9003      	str	r0, [sp, #12]
 8009c7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c7c:	f7f7 f852 	bl	8000d24 <__aeabi_fsub>
 8009c80:	9a00      	ldr	r2, [sp, #0]
 8009c82:	9004      	str	r0, [sp, #16]
 8009c84:	f852 5c10 	ldr.w	r5, [r2, #-16]
 8009c88:	f852 8c0c 	ldr.w	r8, [r2, #-12]
 8009c8c:	4629      	mov	r1, r5
 8009c8e:	4620      	mov	r0, r4
 8009c90:	f7f7 f952 	bl	8000f38 <__aeabi_fmul>
 8009c94:	4641      	mov	r1, r8
 8009c96:	9005      	str	r0, [sp, #20]
 8009c98:	4638      	mov	r0, r7
 8009c9a:	f7f7 f94d 	bl	8000f38 <__aeabi_fmul>
 8009c9e:	9b05      	ldr	r3, [sp, #20]
 8009ca0:	4601      	mov	r1, r0
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7f7 f840 	bl	8000d28 <__addsf3>
 8009ca8:	4629      	mov	r1, r5
 8009caa:	f84a 0c10 	str.w	r0, [sl, #-16]
 8009cae:	4638      	mov	r0, r7
 8009cb0:	f7f7 f942 	bl	8000f38 <__aeabi_fmul>
 8009cb4:	4641      	mov	r1, r8
 8009cb6:	4607      	mov	r7, r0
 8009cb8:	4620      	mov	r0, r4
 8009cba:	f7f7 f93d 	bl	8000f38 <__aeabi_fmul>
 8009cbe:	4601      	mov	r1, r0
 8009cc0:	4638      	mov	r0, r7
 8009cc2:	f7f7 f82f 	bl	8000d24 <__aeabi_fsub>
 8009cc6:	4641      	mov	r1, r8
 8009cc8:	f84a 0c0c 	str.w	r0, [sl, #-12]
 8009ccc:	9802      	ldr	r0, [sp, #8]
 8009cce:	f7f7 f933 	bl	8000f38 <__aeabi_fmul>
 8009cd2:	9f06      	ldr	r7, [sp, #24]
 8009cd4:	4604      	mov	r4, r0
 8009cd6:	4629      	mov	r1, r5
 8009cd8:	4638      	mov	r0, r7
 8009cda:	f7f7 f92d 	bl	8000f38 <__aeabi_fmul>
 8009cde:	4601      	mov	r1, r0
 8009ce0:	4620      	mov	r0, r4
 8009ce2:	f7f7 f81f 	bl	8000d24 <__aeabi_fsub>
 8009ce6:	4641      	mov	r1, r8
 8009ce8:	f849 0c10 	str.w	r0, [r9, #-16]
 8009cec:	4638      	mov	r0, r7
 8009cee:	f7f7 f923 	bl	8000f38 <__aeabi_fmul>
 8009cf2:	4629      	mov	r1, r5
 8009cf4:	4604      	mov	r4, r0
 8009cf6:	9802      	ldr	r0, [sp, #8]
 8009cf8:	f7f7 f91e 	bl	8000f38 <__aeabi_fmul>
 8009cfc:	4601      	mov	r1, r0
 8009cfe:	4620      	mov	r0, r4
 8009d00:	f7f7 f812 	bl	8000d28 <__addsf3>
 8009d04:	9a00      	ldr	r2, [sp, #0]
 8009d06:	f849 0c0c 	str.w	r0, [r9, #-12]
 8009d0a:	f852 4c08 	ldr.w	r4, [r2, #-8]
 8009d0e:	9801      	ldr	r0, [sp, #4]
 8009d10:	f852 5c04 	ldr.w	r5, [r2, #-4]
 8009d14:	4621      	mov	r1, r4
 8009d16:	f7f7 f90f 	bl	8000f38 <__aeabi_fmul>
 8009d1a:	f8dd 8034 	ldr.w	r8, [sp, #52]	@ 0x34
 8009d1e:	4607      	mov	r7, r0
 8009d20:	4629      	mov	r1, r5
 8009d22:	4640      	mov	r0, r8
 8009d24:	f7f7 f908 	bl	8000f38 <__aeabi_fmul>
 8009d28:	4601      	mov	r1, r0
 8009d2a:	4638      	mov	r0, r7
 8009d2c:	f7f6 fffc 	bl	8000d28 <__addsf3>
 8009d30:	4621      	mov	r1, r4
 8009d32:	f84a 0c08 	str.w	r0, [sl, #-8]
 8009d36:	4640      	mov	r0, r8
 8009d38:	f7f7 f8fe 	bl	8000f38 <__aeabi_fmul>
 8009d3c:	4629      	mov	r1, r5
 8009d3e:	4607      	mov	r7, r0
 8009d40:	9801      	ldr	r0, [sp, #4]
 8009d42:	f7f7 f8f9 	bl	8000f38 <__aeabi_fmul>
 8009d46:	4601      	mov	r1, r0
 8009d48:	4638      	mov	r0, r7
 8009d4a:	f7f6 ffeb 	bl	8000d24 <__aeabi_fsub>
 8009d4e:	4629      	mov	r1, r5
 8009d50:	f84a 0c04 	str.w	r0, [sl, #-4]
 8009d54:	9803      	ldr	r0, [sp, #12]
 8009d56:	f7f7 f8ef 	bl	8000f38 <__aeabi_fmul>
 8009d5a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009d5e:	4607      	mov	r7, r0
 8009d60:	4621      	mov	r1, r4
 8009d62:	4640      	mov	r0, r8
 8009d64:	f7f7 f8e8 	bl	8000f38 <__aeabi_fmul>
 8009d68:	4601      	mov	r1, r0
 8009d6a:	4638      	mov	r0, r7
 8009d6c:	f7f6 ffda 	bl	8000d24 <__aeabi_fsub>
 8009d70:	4629      	mov	r1, r5
 8009d72:	f849 0c08 	str.w	r0, [r9, #-8]
 8009d76:	4640      	mov	r0, r8
 8009d78:	f7f7 f8de 	bl	8000f38 <__aeabi_fmul>
 8009d7c:	4621      	mov	r1, r4
 8009d7e:	4605      	mov	r5, r0
 8009d80:	9803      	ldr	r0, [sp, #12]
 8009d82:	f7f7 f8d9 	bl	8000f38 <__aeabi_fmul>
 8009d86:	4601      	mov	r1, r0
 8009d88:	4628      	mov	r0, r5
 8009d8a:	f7f6 ffcd 	bl	8000d28 <__addsf3>
 8009d8e:	9b00      	ldr	r3, [sp, #0]
 8009d90:	f849 0c04 	str.w	r0, [r9, #-4]
 8009d94:	3310      	adds	r3, #16
 8009d96:	9300      	str	r3, [sp, #0]
 8009d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d9a:	3b01      	subs	r3, #1
 8009d9c:	f106 0610 	add.w	r6, r6, #16
 8009da0:	f10b 0b10 	add.w	fp, fp, #16
 8009da4:	f10a 0a10 	add.w	sl, sl, #16
 8009da8:	f109 0910 	add.w	r9, r9, #16
 8009dac:	930a      	str	r3, [sp, #40]	@ 0x28
 8009dae:	f47f aedb 	bne.w	8009b68 <arm_cfft_radix8by2_f32+0x44>
 8009db2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009db4:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8009db6:	685a      	ldr	r2, [r3, #4]
 8009db8:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 8009dbc:	2302      	movs	r3, #2
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	f000 fc3e 	bl	800a640 <arm_radix8_butterfly_f32>
 8009dc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009dc6:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8009dc8:	685a      	ldr	r2, [r3, #4]
 8009dca:	4621      	mov	r1, r4
 8009dcc:	2302      	movs	r3, #2
 8009dce:	b013      	add	sp, #76	@ 0x4c
 8009dd0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dd4:	f000 bc34 	b.w	800a640 <arm_radix8_butterfly_f32>

08009dd8 <arm_cfft_radix8by4_f32>:
 8009dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ddc:	8804      	ldrh	r4, [r0, #0]
 8009dde:	6843      	ldr	r3, [r0, #4]
 8009de0:	680e      	ldr	r6, [r1, #0]
 8009de2:	b0a7      	sub	sp, #156	@ 0x9c
 8009de4:	0864      	lsrs	r4, r4, #1
 8009de6:	ea4f 0984 	mov.w	r9, r4, lsl #2
 8009dea:	9302      	str	r3, [sp, #8]
 8009dec:	eb01 0309 	add.w	r3, r1, r9
 8009df0:	461f      	mov	r7, r3
 8009df2:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 8009df6:	9025      	str	r0, [sp, #148]	@ 0x94
 8009df8:	911a      	str	r1, [sp, #104]	@ 0x68
 8009dfa:	9318      	str	r3, [sp, #96]	@ 0x60
 8009dfc:	4629      	mov	r1, r5
 8009dfe:	444b      	add	r3, r9
 8009e00:	4630      	mov	r0, r6
 8009e02:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009e04:	f7f6 ff90 	bl	8000d28 <__addsf3>
 8009e08:	4629      	mov	r1, r5
 8009e0a:	4683      	mov	fp, r0
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	f7f6 ff89 	bl	8000d24 <__aeabi_fsub>
 8009e12:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009e14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e16:	6855      	ldr	r5, [r2, #4]
 8009e18:	684e      	ldr	r6, [r1, #4]
 8009e1a:	9000      	str	r0, [sp, #0]
 8009e1c:	4629      	mov	r1, r5
 8009e1e:	4630      	mov	r0, r6
 8009e20:	f7f6 ff82 	bl	8000d28 <__addsf3>
 8009e24:	4629      	mov	r1, r5
 8009e26:	4682      	mov	sl, r0
 8009e28:	4630      	mov	r0, r6
 8009e2a:	f7f6 ff7b 	bl	8000d24 <__aeabi_fsub>
 8009e2e:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8009e30:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8009e32:	f855 6024 	ldr.w	r6, [r5, r4, lsl #2]
 8009e36:	9001      	str	r0, [sp, #4]
 8009e38:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 8009e3c:	9718      	str	r7, [sp, #96]	@ 0x60
 8009e3e:	4631      	mov	r1, r6
 8009e40:	4658      	mov	r0, fp
 8009e42:	f7f6 ff71 	bl	8000d28 <__addsf3>
 8009e46:	4601      	mov	r1, r0
 8009e48:	4628      	mov	r0, r5
 8009e4a:	f7f6 ff6d 	bl	8000d28 <__addsf3>
 8009e4e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009e50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e52:	f8d7 8004 	ldr.w	r8, [r7, #4]
 8009e56:	468e      	mov	lr, r1
 8009e58:	eb02 0709 	add.w	r7, r2, r9
 8009e5c:	9719      	str	r7, [sp, #100]	@ 0x64
 8009e5e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009e60:	687f      	ldr	r7, [r7, #4]
 8009e62:	f84e 0b08 	str.w	r0, [lr], #8
 8009e66:	4650      	mov	r0, sl
 8009e68:	6851      	ldr	r1, [r2, #4]
 8009e6a:	f8cd e074 	str.w	lr, [sp, #116]	@ 0x74
 8009e6e:	f7f6 ff5b 	bl	8000d28 <__addsf3>
 8009e72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e74:	6859      	ldr	r1, [r3, #4]
 8009e76:	f7f6 ff57 	bl	8000d28 <__addsf3>
 8009e7a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009e7c:	9900      	ldr	r1, [sp, #0]
 8009e7e:	6058      	str	r0, [r3, #4]
 8009e80:	4640      	mov	r0, r8
 8009e82:	f7f6 ff51 	bl	8000d28 <__addsf3>
 8009e86:	4639      	mov	r1, r7
 8009e88:	f7f6 ff4c 	bl	8000d24 <__aeabi_fsub>
 8009e8c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009e8e:	4631      	mov	r1, r6
 8009e90:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009e94:	9801      	ldr	r0, [sp, #4]
 8009e96:	f7f6 ff45 	bl	8000d24 <__aeabi_fsub>
 8009e9a:	4629      	mov	r1, r5
 8009e9c:	f7f6 ff44 	bl	8000d28 <__addsf3>
 8009ea0:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8009ea2:	4631      	mov	r1, r6
 8009ea4:	6058      	str	r0, [r3, #4]
 8009ea6:	4658      	mov	r0, fp
 8009ea8:	f7f6 ff3c 	bl	8000d24 <__aeabi_fsub>
 8009eac:	4629      	mov	r1, r5
 8009eae:	f7f6 ff39 	bl	8000d24 <__aeabi_fsub>
 8009eb2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009eb4:	4641      	mov	r1, r8
 8009eb6:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8009eba:	4650      	mov	r0, sl
 8009ebc:	f7f6 ff32 	bl	8000d24 <__aeabi_fsub>
 8009ec0:	4639      	mov	r1, r7
 8009ec2:	f7f6 ff2f 	bl	8000d24 <__aeabi_fsub>
 8009ec6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009ec8:	4641      	mov	r1, r8
 8009eca:	6058      	str	r0, [r3, #4]
 8009ecc:	9800      	ldr	r0, [sp, #0]
 8009ece:	f7f6 ff29 	bl	8000d24 <__aeabi_fsub>
 8009ed2:	4601      	mov	r1, r0
 8009ed4:	4638      	mov	r0, r7
 8009ed6:	f7f6 ff27 	bl	8000d28 <__addsf3>
 8009eda:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 8009edc:	4631      	mov	r1, r6
 8009ede:	f847 0024 	str.w	r0, [r7, r4, lsl #2]
 8009ee2:	9801      	ldr	r0, [sp, #4]
 8009ee4:	f7f6 ff20 	bl	8000d28 <__addsf3>
 8009ee8:	4629      	mov	r1, r5
 8009eea:	f7f6 ff1b 	bl	8000d24 <__aeabi_fsub>
 8009eee:	0866      	lsrs	r6, r4, #1
 8009ef0:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 8009ef2:	9b02      	ldr	r3, [sp, #8]
 8009ef4:	9624      	str	r6, [sp, #144]	@ 0x90
 8009ef6:	1eb1      	subs	r1, r6, #2
 8009ef8:	9e19      	ldr	r6, [sp, #100]	@ 0x64
 8009efa:	f104 0208 	add.w	r2, r4, #8
 8009efe:	6070      	str	r0, [r6, #4]
 8009f00:	921e      	str	r2, [sp, #120]	@ 0x78
 8009f02:	4630      	mov	r0, r6
 8009f04:	f103 0208 	add.w	r2, r3, #8
 8009f08:	3008      	adds	r0, #8
 8009f0a:	9220      	str	r2, [sp, #128]	@ 0x80
 8009f0c:	f103 0210 	add.w	r2, r3, #16
 8009f10:	4635      	mov	r5, r6
 8009f12:	901c      	str	r0, [sp, #112]	@ 0x70
 8009f14:	463e      	mov	r6, r7
 8009f16:	4638      	mov	r0, r7
 8009f18:	9221      	str	r2, [sp, #132]	@ 0x84
 8009f1a:	4617      	mov	r7, r2
 8009f1c:	f103 0218 	add.w	r2, r3, #24
 8009f20:	3008      	adds	r0, #8
 8009f22:	9222      	str	r2, [sp, #136]	@ 0x88
 8009f24:	084a      	lsrs	r2, r1, #1
 8009f26:	901f      	str	r0, [sp, #124]	@ 0x7c
 8009f28:	9223      	str	r2, [sp, #140]	@ 0x8c
 8009f2a:	f000 821d 	beq.w	800a368 <arm_cfft_radix8by4_f32+0x590>
 8009f2e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f30:	9706      	str	r7, [sp, #24]
 8009f32:	3110      	adds	r1, #16
 8009f34:	4694      	mov	ip, r2
 8009f36:	4628      	mov	r0, r5
 8009f38:	f1a9 020c 	sub.w	r2, r9, #12
 8009f3c:	9102      	str	r1, [sp, #8]
 8009f3e:	f103 0120 	add.w	r1, r3, #32
 8009f42:	3330      	adds	r3, #48	@ 0x30
 8009f44:	4410      	add	r0, r2
 8009f46:	9304      	str	r3, [sp, #16]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	f106 0310 	add.w	r3, r6, #16
 8009f4e:	f104 0910 	add.w	r9, r4, #16
 8009f52:	f1a6 0b0c 	sub.w	fp, r6, #12
 8009f56:	9301      	str	r3, [sp, #4]
 8009f58:	f105 0810 	add.w	r8, r5, #16
 8009f5c:	4613      	mov	r3, r2
 8009f5e:	46ca      	mov	sl, r9
 8009f60:	4662      	mov	r2, ip
 8009f62:	9003      	str	r0, [sp, #12]
 8009f64:	9105      	str	r1, [sp, #20]
 8009f66:	46d9      	mov	r9, fp
 8009f68:	f8cd 8000 	str.w	r8, [sp]
 8009f6c:	469c      	mov	ip, r3
 8009f6e:	9e02      	ldr	r6, [sp, #8]
 8009f70:	9f01      	ldr	r7, [sp, #4]
 8009f72:	f856 5c08 	ldr.w	r5, [r6, #-8]
 8009f76:	f857 4c08 	ldr.w	r4, [r7, #-8]
 8009f7a:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009f7c:	4621      	mov	r1, r4
 8009f7e:	4628      	mov	r0, r5
 8009f80:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 8009f84:	f7f6 fed0 	bl	8000d28 <__addsf3>
 8009f88:	4621      	mov	r1, r4
 8009f8a:	4680      	mov	r8, r0
 8009f8c:	4628      	mov	r0, r5
 8009f8e:	f7f6 fec9 	bl	8000d24 <__aeabi_fsub>
 8009f92:	f856 5c04 	ldr.w	r5, [r6, #-4]
 8009f96:	f857 4c04 	ldr.w	r4, [r7, #-4]
 8009f9a:	9007      	str	r0, [sp, #28]
 8009f9c:	4621      	mov	r1, r4
 8009f9e:	4628      	mov	r0, r5
 8009fa0:	9602      	str	r6, [sp, #8]
 8009fa2:	9701      	str	r7, [sp, #4]
 8009fa4:	f7f6 fec0 	bl	8000d28 <__addsf3>
 8009fa8:	4621      	mov	r1, r4
 8009faa:	4607      	mov	r7, r0
 8009fac:	4628      	mov	r0, r5
 8009fae:	f7f6 feb9 	bl	8000d24 <__aeabi_fsub>
 8009fb2:	9c00      	ldr	r4, [sp, #0]
 8009fb4:	f85a bc04 	ldr.w	fp, [sl, #-4]
 8009fb8:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8009fbc:	9907      	ldr	r1, [sp, #28]
 8009fbe:	9008      	str	r0, [sp, #32]
 8009fc0:	4658      	mov	r0, fp
 8009fc2:	f7f6 feb1 	bl	8000d28 <__addsf3>
 8009fc6:	4631      	mov	r1, r6
 8009fc8:	f7f6 feac 	bl	8000d24 <__aeabi_fsub>
 8009fcc:	f85a 5c08 	ldr.w	r5, [sl, #-8]
 8009fd0:	9400      	str	r4, [sp, #0]
 8009fd2:	f854 4c08 	ldr.w	r4, [r4, #-8]
 8009fd6:	9009      	str	r0, [sp, #36]	@ 0x24
 8009fd8:	4629      	mov	r1, r5
 8009fda:	9808      	ldr	r0, [sp, #32]
 8009fdc:	f7f6 fea2 	bl	8000d24 <__aeabi_fsub>
 8009fe0:	4621      	mov	r1, r4
 8009fe2:	f7f6 fea1 	bl	8000d28 <__addsf3>
 8009fe6:	4629      	mov	r1, r5
 8009fe8:	9010      	str	r0, [sp, #64]	@ 0x40
 8009fea:	4640      	mov	r0, r8
 8009fec:	f7f6 fe9a 	bl	8000d24 <__aeabi_fsub>
 8009ff0:	4621      	mov	r1, r4
 8009ff2:	f7f6 fe97 	bl	8000d24 <__aeabi_fsub>
 8009ff6:	4659      	mov	r1, fp
 8009ff8:	900a      	str	r0, [sp, #40]	@ 0x28
 8009ffa:	4638      	mov	r0, r7
 8009ffc:	f7f6 fe92 	bl	8000d24 <__aeabi_fsub>
 800a000:	4631      	mov	r1, r6
 800a002:	f7f6 fe8f 	bl	8000d24 <__aeabi_fsub>
 800a006:	4659      	mov	r1, fp
 800a008:	9011      	str	r0, [sp, #68]	@ 0x44
 800a00a:	9807      	ldr	r0, [sp, #28]
 800a00c:	f7f6 fe8a 	bl	8000d24 <__aeabi_fsub>
 800a010:	4601      	mov	r1, r0
 800a012:	4630      	mov	r0, r6
 800a014:	f7f6 fe88 	bl	8000d28 <__addsf3>
 800a018:	4629      	mov	r1, r5
 800a01a:	9007      	str	r0, [sp, #28]
 800a01c:	9808      	ldr	r0, [sp, #32]
 800a01e:	f7f6 fe83 	bl	8000d28 <__addsf3>
 800a022:	4621      	mov	r1, r4
 800a024:	f7f6 fe7e 	bl	8000d24 <__aeabi_fsub>
 800a028:	4629      	mov	r1, r5
 800a02a:	9012      	str	r0, [sp, #72]	@ 0x48
 800a02c:	4640      	mov	r0, r8
 800a02e:	f7f6 fe7b 	bl	8000d28 <__addsf3>
 800a032:	4601      	mov	r1, r0
 800a034:	4620      	mov	r0, r4
 800a036:	f7f6 fe77 	bl	8000d28 <__addsf3>
 800a03a:	9d02      	ldr	r5, [sp, #8]
 800a03c:	f845 0c08 	str.w	r0, [r5, #-8]
 800a040:	f85a 1c04 	ldr.w	r1, [sl, #-4]
 800a044:	4638      	mov	r0, r7
 800a046:	f7f6 fe6f 	bl	8000d28 <__addsf3>
 800a04a:	9900      	ldr	r1, [sp, #0]
 800a04c:	f851 1c04 	ldr.w	r1, [r1, #-4]
 800a050:	f7f6 fe6a 	bl	8000d28 <__addsf3>
 800a054:	f8dd c02c 	ldr.w	ip, [sp, #44]	@ 0x2c
 800a058:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800a05a:	f845 0c04 	str.w	r0, [r5, #-4]
 800a05e:	eb03 040c 	add.w	r4, r3, ip
 800a062:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a064:	f854 6c08 	ldr.w	r6, [r4, #-8]
 800a068:	9502      	str	r5, [sp, #8]
 800a06a:	4463      	add	r3, ip
 800a06c:	461f      	mov	r7, r3
 800a06e:	4630      	mov	r0, r6
 800a070:	f857 5c08 	ldr.w	r5, [r7, #-8]
 800a074:	f8cd c058 	str.w	ip, [sp, #88]	@ 0x58
 800a078:	4629      	mov	r1, r5
 800a07a:	f7f6 fe55 	bl	8000d28 <__addsf3>
 800a07e:	4629      	mov	r1, r5
 800a080:	9008      	str	r0, [sp, #32]
 800a082:	4630      	mov	r0, r6
 800a084:	f7f6 fe4e 	bl	8000d24 <__aeabi_fsub>
 800a088:	f854 6c04 	ldr.w	r6, [r4, #-4]
 800a08c:	f857 5c04 	ldr.w	r5, [r7, #-4]
 800a090:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a092:	4683      	mov	fp, r0
 800a094:	4629      	mov	r1, r5
 800a096:	4630      	mov	r0, r6
 800a098:	f7f6 fe46 	bl	8000d28 <__addsf3>
 800a09c:	4629      	mov	r1, r5
 800a09e:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a0a0:	4630      	mov	r0, r6
 800a0a2:	f7f6 fe3f 	bl	8000d24 <__aeabi_fsub>
 800a0a6:	9e03      	ldr	r6, [sp, #12]
 800a0a8:	f8d9 7008 	ldr.w	r7, [r9, #8]
 800a0ac:	68b5      	ldr	r5, [r6, #8]
 800a0ae:	900c      	str	r0, [sp, #48]	@ 0x30
 800a0b0:	4629      	mov	r1, r5
 800a0b2:	4638      	mov	r0, r7
 800a0b4:	f7f6 fe36 	bl	8000d24 <__aeabi_fsub>
 800a0b8:	4659      	mov	r1, fp
 800a0ba:	9015      	str	r0, [sp, #84]	@ 0x54
 800a0bc:	f7f6 fe34 	bl	8000d28 <__addsf3>
 800a0c0:	f8d9 8004 	ldr.w	r8, [r9, #4]
 800a0c4:	9603      	str	r6, [sp, #12]
 800a0c6:	6876      	ldr	r6, [r6, #4]
 800a0c8:	9013      	str	r0, [sp, #76]	@ 0x4c
 800a0ca:	4641      	mov	r1, r8
 800a0cc:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800a0ce:	f7f6 fe29 	bl	8000d24 <__aeabi_fsub>
 800a0d2:	4631      	mov	r1, r6
 800a0d4:	f7f6 fe28 	bl	8000d28 <__addsf3>
 800a0d8:	4641      	mov	r1, r8
 800a0da:	900d      	str	r0, [sp, #52]	@ 0x34
 800a0dc:	9808      	ldr	r0, [sp, #32]
 800a0de:	f7f6 fe21 	bl	8000d24 <__aeabi_fsub>
 800a0e2:	4631      	mov	r1, r6
 800a0e4:	f7f6 fe1e 	bl	8000d24 <__aeabi_fsub>
 800a0e8:	4639      	mov	r1, r7
 800a0ea:	9014      	str	r0, [sp, #80]	@ 0x50
 800a0ec:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a0ee:	f7f6 fe19 	bl	8000d24 <__aeabi_fsub>
 800a0f2:	4629      	mov	r1, r5
 800a0f4:	f7f6 fe16 	bl	8000d24 <__aeabi_fsub>
 800a0f8:	900e      	str	r0, [sp, #56]	@ 0x38
 800a0fa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a0fc:	4659      	mov	r1, fp
 800a0fe:	4618      	mov	r0, r3
 800a100:	f7f6 fe10 	bl	8000d24 <__aeabi_fsub>
 800a104:	4641      	mov	r1, r8
 800a106:	4683      	mov	fp, r0
 800a108:	4630      	mov	r0, r6
 800a10a:	f7f6 fe0b 	bl	8000d24 <__aeabi_fsub>
 800a10e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a110:	f7f6 fe08 	bl	8000d24 <__aeabi_fsub>
 800a114:	4639      	mov	r1, r7
 800a116:	4606      	mov	r6, r0
 800a118:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a11a:	f7f6 fe05 	bl	8000d28 <__addsf3>
 800a11e:	4601      	mov	r1, r0
 800a120:	4628      	mov	r0, r5
 800a122:	f7f6 fe01 	bl	8000d28 <__addsf3>
 800a126:	f844 0c04 	str.w	r0, [r4, #-4]
 800a12a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a12e:	9808      	ldr	r0, [sp, #32]
 800a130:	f7f6 fdfa 	bl	8000d28 <__addsf3>
 800a134:	9d03      	ldr	r5, [sp, #12]
 800a136:	6869      	ldr	r1, [r5, #4]
 800a138:	f7f6 fdf6 	bl	8000d28 <__addsf3>
 800a13c:	9a06      	ldr	r2, [sp, #24]
 800a13e:	f844 0c08 	str.w	r0, [r4, #-8]
 800a142:	f852 4c08 	ldr.w	r4, [r2, #-8]
 800a146:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a148:	f852 5c04 	ldr.w	r5, [r2, #-4]
 800a14c:	4621      	mov	r1, r4
 800a14e:	f7f6 fef3 	bl	8000f38 <__aeabi_fmul>
 800a152:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a154:	4680      	mov	r8, r0
 800a156:	4629      	mov	r1, r5
 800a158:	4638      	mov	r0, r7
 800a15a:	f7f6 feed 	bl	8000f38 <__aeabi_fmul>
 800a15e:	4601      	mov	r1, r0
 800a160:	4640      	mov	r0, r8
 800a162:	f7f6 fde1 	bl	8000d28 <__addsf3>
 800a166:	4621      	mov	r1, r4
 800a168:	f84a 0c08 	str.w	r0, [sl, #-8]
 800a16c:	4638      	mov	r0, r7
 800a16e:	f7f6 fee3 	bl	8000f38 <__aeabi_fmul>
 800a172:	4629      	mov	r1, r5
 800a174:	4680      	mov	r8, r0
 800a176:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a178:	f7f6 fede 	bl	8000f38 <__aeabi_fmul>
 800a17c:	4601      	mov	r1, r0
 800a17e:	4640      	mov	r0, r8
 800a180:	f7f6 fdd0 	bl	8000d24 <__aeabi_fsub>
 800a184:	4629      	mov	r1, r5
 800a186:	f84a 0c04 	str.w	r0, [sl, #-4]
 800a18a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a18c:	f7f6 fed4 	bl	8000f38 <__aeabi_fmul>
 800a190:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800a192:	4680      	mov	r8, r0
 800a194:	4621      	mov	r1, r4
 800a196:	4638      	mov	r0, r7
 800a198:	f7f6 fece 	bl	8000f38 <__aeabi_fmul>
 800a19c:	4601      	mov	r1, r0
 800a19e:	4640      	mov	r0, r8
 800a1a0:	f7f6 fdc0 	bl	8000d24 <__aeabi_fsub>
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	f8c9 0008 	str.w	r0, [r9, #8]
 800a1aa:	4638      	mov	r0, r7
 800a1ac:	f7f6 fec4 	bl	8000f38 <__aeabi_fmul>
 800a1b0:	4621      	mov	r1, r4
 800a1b2:	4605      	mov	r5, r0
 800a1b4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a1b6:	f7f6 febf 	bl	8000f38 <__aeabi_fmul>
 800a1ba:	4601      	mov	r1, r0
 800a1bc:	4628      	mov	r0, r5
 800a1be:	f7f6 fdb3 	bl	8000d28 <__addsf3>
 800a1c2:	9d05      	ldr	r5, [sp, #20]
 800a1c4:	f8c9 0004 	str.w	r0, [r9, #4]
 800a1c8:	f855 4c10 	ldr.w	r4, [r5, #-16]
 800a1cc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a1ce:	f855 5c0c 	ldr.w	r5, [r5, #-12]
 800a1d2:	4621      	mov	r1, r4
 800a1d4:	f7f6 feb0 	bl	8000f38 <__aeabi_fmul>
 800a1d8:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a1dc:	4607      	mov	r7, r0
 800a1de:	4629      	mov	r1, r5
 800a1e0:	4640      	mov	r0, r8
 800a1e2:	f7f6 fea9 	bl	8000f38 <__aeabi_fmul>
 800a1e6:	4601      	mov	r1, r0
 800a1e8:	4638      	mov	r0, r7
 800a1ea:	f7f6 fd9d 	bl	8000d28 <__addsf3>
 800a1ee:	9f01      	ldr	r7, [sp, #4]
 800a1f0:	4621      	mov	r1, r4
 800a1f2:	f847 0c08 	str.w	r0, [r7, #-8]
 800a1f6:	4640      	mov	r0, r8
 800a1f8:	f7f6 fe9e 	bl	8000f38 <__aeabi_fmul>
 800a1fc:	4629      	mov	r1, r5
 800a1fe:	4607      	mov	r7, r0
 800a200:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a202:	f7f6 fe99 	bl	8000f38 <__aeabi_fmul>
 800a206:	4601      	mov	r1, r0
 800a208:	4638      	mov	r0, r7
 800a20a:	f7f6 fd8b 	bl	8000d24 <__aeabi_fsub>
 800a20e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a210:	9f01      	ldr	r7, [sp, #4]
 800a212:	f102 4300 	add.w	r3, r2, #2147483648	@ 0x80000000
 800a216:	f847 0c04 	str.w	r0, [r7, #-4]
 800a21a:	4621      	mov	r1, r4
 800a21c:	4618      	mov	r0, r3
 800a21e:	f7f6 fe8b 	bl	8000f38 <__aeabi_fmul>
 800a222:	f8dd 8050 	ldr.w	r8, [sp, #80]	@ 0x50
 800a226:	4607      	mov	r7, r0
 800a228:	4629      	mov	r1, r5
 800a22a:	4640      	mov	r0, r8
 800a22c:	f7f6 fe84 	bl	8000f38 <__aeabi_fmul>
 800a230:	4601      	mov	r1, r0
 800a232:	4638      	mov	r0, r7
 800a234:	f7f6 fd76 	bl	8000d24 <__aeabi_fsub>
 800a238:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
 800a23a:	4629      	mov	r1, r5
 800a23c:	f847 0c04 	str.w	r0, [r7, #-4]
 800a240:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a242:	f7f6 fe79 	bl	8000f38 <__aeabi_fmul>
 800a246:	4621      	mov	r1, r4
 800a248:	4605      	mov	r5, r0
 800a24a:	4640      	mov	r0, r8
 800a24c:	f7f6 fe74 	bl	8000f38 <__aeabi_fmul>
 800a250:	4601      	mov	r1, r0
 800a252:	4628      	mov	r0, r5
 800a254:	f7f6 fd66 	bl	8000d24 <__aeabi_fsub>
 800a258:	f847 0c08 	str.w	r0, [r7, #-8]
 800a25c:	9f04      	ldr	r7, [sp, #16]
 800a25e:	9807      	ldr	r0, [sp, #28]
 800a260:	f857 4c18 	ldr.w	r4, [r7, #-24]
 800a264:	f857 5c14 	ldr.w	r5, [r7, #-20]
 800a268:	4621      	mov	r1, r4
 800a26a:	f7f6 fe65 	bl	8000f38 <__aeabi_fmul>
 800a26e:	f8dd 8048 	ldr.w	r8, [sp, #72]	@ 0x48
 800a272:	4607      	mov	r7, r0
 800a274:	4629      	mov	r1, r5
 800a276:	4640      	mov	r0, r8
 800a278:	f7f6 fe5e 	bl	8000f38 <__aeabi_fmul>
 800a27c:	4601      	mov	r1, r0
 800a27e:	4638      	mov	r0, r7
 800a280:	f7f6 fd52 	bl	8000d28 <__addsf3>
 800a284:	9b00      	ldr	r3, [sp, #0]
 800a286:	4621      	mov	r1, r4
 800a288:	f843 0c08 	str.w	r0, [r3, #-8]
 800a28c:	4640      	mov	r0, r8
 800a28e:	f7f6 fe53 	bl	8000f38 <__aeabi_fmul>
 800a292:	4629      	mov	r1, r5
 800a294:	4607      	mov	r7, r0
 800a296:	9807      	ldr	r0, [sp, #28]
 800a298:	f7f6 fe4e 	bl	8000f38 <__aeabi_fmul>
 800a29c:	4601      	mov	r1, r0
 800a29e:	4638      	mov	r0, r7
 800a2a0:	f7f6 fd40 	bl	8000d24 <__aeabi_fsub>
 800a2a4:	9a00      	ldr	r2, [sp, #0]
 800a2a6:	4629      	mov	r1, r5
 800a2a8:	f842 0c04 	str.w	r0, [r2, #-4]
 800a2ac:	4630      	mov	r0, r6
 800a2ae:	f7f6 fe43 	bl	8000f38 <__aeabi_fmul>
 800a2b2:	4621      	mov	r1, r4
 800a2b4:	4607      	mov	r7, r0
 800a2b6:	4658      	mov	r0, fp
 800a2b8:	f7f6 fe3e 	bl	8000f38 <__aeabi_fmul>
 800a2bc:	4601      	mov	r1, r0
 800a2be:	4638      	mov	r0, r7
 800a2c0:	f7f6 fd30 	bl	8000d24 <__aeabi_fsub>
 800a2c4:	9f03      	ldr	r7, [sp, #12]
 800a2c6:	4629      	mov	r1, r5
 800a2c8:	60b8      	str	r0, [r7, #8]
 800a2ca:	4658      	mov	r0, fp
 800a2cc:	f7f6 fe34 	bl	8000f38 <__aeabi_fmul>
 800a2d0:	4621      	mov	r1, r4
 800a2d2:	4605      	mov	r5, r0
 800a2d4:	4630      	mov	r0, r6
 800a2d6:	f7f6 fe2f 	bl	8000f38 <__aeabi_fmul>
 800a2da:	4601      	mov	r1, r0
 800a2dc:	4628      	mov	r0, r5
 800a2de:	f7f6 fd23 	bl	8000d28 <__addsf3>
 800a2e2:	9902      	ldr	r1, [sp, #8]
 800a2e4:	9c06      	ldr	r4, [sp, #24]
 800a2e6:	9b05      	ldr	r3, [sp, #20]
 800a2e8:	9a00      	ldr	r2, [sp, #0]
 800a2ea:	9f03      	ldr	r7, [sp, #12]
 800a2ec:	f8dd c058 	ldr.w	ip, [sp, #88]	@ 0x58
 800a2f0:	6078      	str	r0, [r7, #4]
 800a2f2:	460e      	mov	r6, r1
 800a2f4:	3608      	adds	r6, #8
 800a2f6:	9602      	str	r6, [sp, #8]
 800a2f8:	4626      	mov	r6, r4
 800a2fa:	3608      	adds	r6, #8
 800a2fc:	9901      	ldr	r1, [sp, #4]
 800a2fe:	9c04      	ldr	r4, [sp, #16]
 800a300:	9606      	str	r6, [sp, #24]
 800a302:	f103 0610 	add.w	r6, r3, #16
 800a306:	f102 0308 	add.w	r3, r2, #8
 800a30a:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a30c:	9300      	str	r3, [sp, #0]
 800a30e:	3108      	adds	r1, #8
 800a310:	9101      	str	r1, [sp, #4]
 800a312:	f1a7 0308 	sub.w	r3, r7, #8
 800a316:	f104 0118 	add.w	r1, r4, #24
 800a31a:	3a01      	subs	r2, #1
 800a31c:	f1ac 0c08 	sub.w	ip, ip, #8
 800a320:	f10a 0a08 	add.w	sl, sl, #8
 800a324:	f1a9 0908 	sub.w	r9, r9, #8
 800a328:	9605      	str	r6, [sp, #20]
 800a32a:	9104      	str	r1, [sp, #16]
 800a32c:	9303      	str	r3, [sp, #12]
 800a32e:	f47f ae1e 	bne.w	8009f6e <arm_cfft_radix8by4_f32+0x196>
 800a332:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800a334:	9821      	ldr	r0, [sp, #132]	@ 0x84
 800a336:	00cb      	lsls	r3, r1, #3
 800a338:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800a33c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800a340:	9121      	str	r1, [sp, #132]	@ 0x84
 800a342:	991d      	ldr	r1, [sp, #116]	@ 0x74
 800a344:	4419      	add	r1, r3
 800a346:	911d      	str	r1, [sp, #116]	@ 0x74
 800a348:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800a34a:	4419      	add	r1, r3
 800a34c:	9120      	str	r1, [sp, #128]	@ 0x80
 800a34e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a350:	4419      	add	r1, r3
 800a352:	911e      	str	r1, [sp, #120]	@ 0x78
 800a354:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 800a356:	4419      	add	r1, r3
 800a358:	911f      	str	r1, [sp, #124]	@ 0x7c
 800a35a:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800a35c:	4419      	add	r1, r3
 800a35e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a360:	911c      	str	r1, [sp, #112]	@ 0x70
 800a362:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a366:	9322      	str	r3, [sp, #136]	@ 0x88
 800a368:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 800a36a:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 800a36c:	6835      	ldr	r5, [r6, #0]
 800a36e:	683c      	ldr	r4, [r7, #0]
 800a370:	4628      	mov	r0, r5
 800a372:	4621      	mov	r1, r4
 800a374:	f7f6 fcd8 	bl	8000d28 <__addsf3>
 800a378:	4621      	mov	r1, r4
 800a37a:	4681      	mov	r9, r0
 800a37c:	4628      	mov	r0, r5
 800a37e:	f7f6 fcd1 	bl	8000d24 <__aeabi_fsub>
 800a382:	6875      	ldr	r5, [r6, #4]
 800a384:	687c      	ldr	r4, [r7, #4]
 800a386:	961d      	str	r6, [sp, #116]	@ 0x74
 800a388:	4683      	mov	fp, r0
 800a38a:	4621      	mov	r1, r4
 800a38c:	4628      	mov	r0, r5
 800a38e:	971f      	str	r7, [sp, #124]	@ 0x7c
 800a390:	f7f6 fcca 	bl	8000d28 <__addsf3>
 800a394:	4621      	mov	r1, r4
 800a396:	4680      	mov	r8, r0
 800a398:	4628      	mov	r0, r5
 800a39a:	f7f6 fcc3 	bl	8000d24 <__aeabi_fsub>
 800a39e:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 800a3a0:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800a3a2:	6867      	ldr	r7, [r4, #4]
 800a3a4:	685e      	ldr	r6, [r3, #4]
 800a3a6:	4682      	mov	sl, r0
 800a3a8:	4659      	mov	r1, fp
 800a3aa:	4638      	mov	r0, r7
 800a3ac:	f7f6 fcbc 	bl	8000d28 <__addsf3>
 800a3b0:	4631      	mov	r1, r6
 800a3b2:	f7f6 fcb7 	bl	8000d24 <__aeabi_fsub>
 800a3b6:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800a3b8:	6825      	ldr	r5, [r4, #0]
 800a3ba:	941e      	str	r4, [sp, #120]	@ 0x78
 800a3bc:	680c      	ldr	r4, [r1, #0]
 800a3be:	9000      	str	r0, [sp, #0]
 800a3c0:	4629      	mov	r1, r5
 800a3c2:	4650      	mov	r0, sl
 800a3c4:	f7f6 fcae 	bl	8000d24 <__aeabi_fsub>
 800a3c8:	4621      	mov	r1, r4
 800a3ca:	f7f6 fcad 	bl	8000d28 <__addsf3>
 800a3ce:	4629      	mov	r1, r5
 800a3d0:	9001      	str	r0, [sp, #4]
 800a3d2:	4648      	mov	r0, r9
 800a3d4:	f7f6 fca6 	bl	8000d24 <__aeabi_fsub>
 800a3d8:	4621      	mov	r1, r4
 800a3da:	f7f6 fca3 	bl	8000d24 <__aeabi_fsub>
 800a3de:	4639      	mov	r1, r7
 800a3e0:	9002      	str	r0, [sp, #8]
 800a3e2:	4640      	mov	r0, r8
 800a3e4:	f7f6 fc9e 	bl	8000d24 <__aeabi_fsub>
 800a3e8:	4631      	mov	r1, r6
 800a3ea:	f7f6 fc9b 	bl	8000d24 <__aeabi_fsub>
 800a3ee:	4639      	mov	r1, r7
 800a3f0:	9003      	str	r0, [sp, #12]
 800a3f2:	4658      	mov	r0, fp
 800a3f4:	f7f6 fc96 	bl	8000d24 <__aeabi_fsub>
 800a3f8:	4601      	mov	r1, r0
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	f7f6 fc94 	bl	8000d28 <__addsf3>
 800a400:	4629      	mov	r1, r5
 800a402:	4606      	mov	r6, r0
 800a404:	4650      	mov	r0, sl
 800a406:	f7f6 fc8f 	bl	8000d28 <__addsf3>
 800a40a:	4621      	mov	r1, r4
 800a40c:	f7f6 fc8a 	bl	8000d24 <__aeabi_fsub>
 800a410:	4629      	mov	r1, r5
 800a412:	4682      	mov	sl, r0
 800a414:	4648      	mov	r0, r9
 800a416:	f7f6 fc87 	bl	8000d28 <__addsf3>
 800a41a:	4601      	mov	r1, r0
 800a41c:	4620      	mov	r0, r4
 800a41e:	f7f6 fc83 	bl	8000d28 <__addsf3>
 800a422:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800a424:	6028      	str	r0, [r5, #0]
 800a426:	9f1e      	ldr	r7, [sp, #120]	@ 0x78
 800a428:	4640      	mov	r0, r8
 800a42a:	6879      	ldr	r1, [r7, #4]
 800a42c:	f7f6 fc7c 	bl	8000d28 <__addsf3>
 800a430:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a432:	6851      	ldr	r1, [r2, #4]
 800a434:	f7f6 fc78 	bl	8000d28 <__addsf3>
 800a438:	9c20      	ldr	r4, [sp, #128]	@ 0x80
 800a43a:	6068      	str	r0, [r5, #4]
 800a43c:	6825      	ldr	r5, [r4, #0]
 800a43e:	f8dd 9000 	ldr.w	r9, [sp]
 800a442:	6864      	ldr	r4, [r4, #4]
 800a444:	4629      	mov	r1, r5
 800a446:	4648      	mov	r0, r9
 800a448:	f7f6 fd76 	bl	8000f38 <__aeabi_fmul>
 800a44c:	f8dd b004 	ldr.w	fp, [sp, #4]
 800a450:	4680      	mov	r8, r0
 800a452:	4621      	mov	r1, r4
 800a454:	4658      	mov	r0, fp
 800a456:	f7f6 fd6f 	bl	8000f38 <__aeabi_fmul>
 800a45a:	4601      	mov	r1, r0
 800a45c:	4640      	mov	r0, r8
 800a45e:	f7f6 fc63 	bl	8000d28 <__addsf3>
 800a462:	4629      	mov	r1, r5
 800a464:	6038      	str	r0, [r7, #0]
 800a466:	4658      	mov	r0, fp
 800a468:	f7f6 fd66 	bl	8000f38 <__aeabi_fmul>
 800a46c:	4621      	mov	r1, r4
 800a46e:	4605      	mov	r5, r0
 800a470:	4648      	mov	r0, r9
 800a472:	f7f6 fd61 	bl	8000f38 <__aeabi_fmul>
 800a476:	4601      	mov	r1, r0
 800a478:	4628      	mov	r0, r5
 800a47a:	f7f6 fc53 	bl	8000d24 <__aeabi_fsub>
 800a47e:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 800a480:	6078      	str	r0, [r7, #4]
 800a482:	6825      	ldr	r5, [r4, #0]
 800a484:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800a488:	6864      	ldr	r4, [r4, #4]
 800a48a:	4629      	mov	r1, r5
 800a48c:	4648      	mov	r0, r9
 800a48e:	f7f6 fd53 	bl	8000f38 <__aeabi_fmul>
 800a492:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a496:	4607      	mov	r7, r0
 800a498:	4621      	mov	r1, r4
 800a49a:	4640      	mov	r0, r8
 800a49c:	f7f6 fd4c 	bl	8000f38 <__aeabi_fmul>
 800a4a0:	4601      	mov	r1, r0
 800a4a2:	4638      	mov	r0, r7
 800a4a4:	f7f6 fc40 	bl	8000d28 <__addsf3>
 800a4a8:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 800a4aa:	4629      	mov	r1, r5
 800a4ac:	6038      	str	r0, [r7, #0]
 800a4ae:	4640      	mov	r0, r8
 800a4b0:	f7f6 fd42 	bl	8000f38 <__aeabi_fmul>
 800a4b4:	4621      	mov	r1, r4
 800a4b6:	4605      	mov	r5, r0
 800a4b8:	4648      	mov	r0, r9
 800a4ba:	f7f6 fd3d 	bl	8000f38 <__aeabi_fmul>
 800a4be:	4601      	mov	r1, r0
 800a4c0:	4628      	mov	r0, r5
 800a4c2:	f7f6 fc2f 	bl	8000d24 <__aeabi_fsub>
 800a4c6:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800a4c8:	6078      	str	r0, [r7, #4]
 800a4ca:	680d      	ldr	r5, [r1, #0]
 800a4cc:	684c      	ldr	r4, [r1, #4]
 800a4ce:	4630      	mov	r0, r6
 800a4d0:	4629      	mov	r1, r5
 800a4d2:	f7f6 fd31 	bl	8000f38 <__aeabi_fmul>
 800a4d6:	4621      	mov	r1, r4
 800a4d8:	4607      	mov	r7, r0
 800a4da:	4650      	mov	r0, sl
 800a4dc:	f7f6 fd2c 	bl	8000f38 <__aeabi_fmul>
 800a4e0:	4601      	mov	r1, r0
 800a4e2:	4638      	mov	r0, r7
 800a4e4:	f7f6 fc20 	bl	8000d28 <__addsf3>
 800a4e8:	9f1c      	ldr	r7, [sp, #112]	@ 0x70
 800a4ea:	4629      	mov	r1, r5
 800a4ec:	6038      	str	r0, [r7, #0]
 800a4ee:	4650      	mov	r0, sl
 800a4f0:	f7f6 fd22 	bl	8000f38 <__aeabi_fmul>
 800a4f4:	4621      	mov	r1, r4
 800a4f6:	4605      	mov	r5, r0
 800a4f8:	4630      	mov	r0, r6
 800a4fa:	f7f6 fd1d 	bl	8000f38 <__aeabi_fmul>
 800a4fe:	4601      	mov	r1, r0
 800a500:	4628      	mov	r0, r5
 800a502:	f7f6 fc0f 	bl	8000d24 <__aeabi_fsub>
 800a506:	f8bd 4090 	ldrh.w	r4, [sp, #144]	@ 0x90
 800a50a:	9e25      	ldr	r6, [sp, #148]	@ 0x94
 800a50c:	6078      	str	r0, [r7, #4]
 800a50e:	6872      	ldr	r2, [r6, #4]
 800a510:	981a      	ldr	r0, [sp, #104]	@ 0x68
 800a512:	4621      	mov	r1, r4
 800a514:	2304      	movs	r3, #4
 800a516:	f000 f893 	bl	800a640 <arm_radix8_butterfly_f32>
 800a51a:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800a51c:	6872      	ldr	r2, [r6, #4]
 800a51e:	4621      	mov	r1, r4
 800a520:	2304      	movs	r3, #4
 800a522:	f000 f88d 	bl	800a640 <arm_radix8_butterfly_f32>
 800a526:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 800a528:	6872      	ldr	r2, [r6, #4]
 800a52a:	4621      	mov	r1, r4
 800a52c:	2304      	movs	r3, #4
 800a52e:	f000 f887 	bl	800a640 <arm_radix8_butterfly_f32>
 800a532:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a534:	6872      	ldr	r2, [r6, #4]
 800a536:	4621      	mov	r1, r4
 800a538:	2304      	movs	r3, #4
 800a53a:	b027      	add	sp, #156	@ 0x9c
 800a53c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a540:	f000 b87e 	b.w	800a640 <arm_radix8_butterfly_f32>

0800a544 <arm_cfft_f32>:
 800a544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a548:	2a01      	cmp	r2, #1
 800a54a:	4606      	mov	r6, r0
 800a54c:	4617      	mov	r7, r2
 800a54e:	460c      	mov	r4, r1
 800a550:	4698      	mov	r8, r3
 800a552:	8805      	ldrh	r5, [r0, #0]
 800a554:	d058      	beq.n	800a608 <arm_cfft_f32+0xc4>
 800a556:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800a55a:	d050      	beq.n	800a5fe <arm_cfft_f32+0xba>
 800a55c:	d916      	bls.n	800a58c <arm_cfft_f32+0x48>
 800a55e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800a562:	d01a      	beq.n	800a59a <arm_cfft_f32+0x56>
 800a564:	d960      	bls.n	800a628 <arm_cfft_f32+0xe4>
 800a566:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800a56a:	d048      	beq.n	800a5fe <arm_cfft_f32+0xba>
 800a56c:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800a570:	d105      	bne.n	800a57e <arm_cfft_f32+0x3a>
 800a572:	4620      	mov	r0, r4
 800a574:	4629      	mov	r1, r5
 800a576:	6872      	ldr	r2, [r6, #4]
 800a578:	2301      	movs	r3, #1
 800a57a:	f000 f861 	bl	800a640 <arm_radix8_butterfly_f32>
 800a57e:	f1b8 0f00 	cmp.w	r8, #0
 800a582:	d111      	bne.n	800a5a8 <arm_cfft_f32+0x64>
 800a584:	2f01      	cmp	r7, #1
 800a586:	d016      	beq.n	800a5b6 <arm_cfft_f32+0x72>
 800a588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a58c:	2d20      	cmp	r5, #32
 800a58e:	d036      	beq.n	800a5fe <arm_cfft_f32+0xba>
 800a590:	d94e      	bls.n	800a630 <arm_cfft_f32+0xec>
 800a592:	2d40      	cmp	r5, #64	@ 0x40
 800a594:	d0ed      	beq.n	800a572 <arm_cfft_f32+0x2e>
 800a596:	2d80      	cmp	r5, #128	@ 0x80
 800a598:	d1f1      	bne.n	800a57e <arm_cfft_f32+0x3a>
 800a59a:	4630      	mov	r0, r6
 800a59c:	4621      	mov	r1, r4
 800a59e:	f7ff fac1 	bl	8009b24 <arm_cfft_radix8by2_f32>
 800a5a2:	f1b8 0f00 	cmp.w	r8, #0
 800a5a6:	d0ed      	beq.n	800a584 <arm_cfft_f32+0x40>
 800a5a8:	4620      	mov	r0, r4
 800a5aa:	89b1      	ldrh	r1, [r6, #12]
 800a5ac:	68b2      	ldr	r2, [r6, #8]
 800a5ae:	f7f5 fe0f 	bl	80001d0 <arm_bitreversal_32>
 800a5b2:	2f01      	cmp	r7, #1
 800a5b4:	d1e8      	bne.n	800a588 <arm_cfft_f32+0x44>
 800a5b6:	4628      	mov	r0, r5
 800a5b8:	f7f6 fc66 	bl	8000e88 <__aeabi_ui2f>
 800a5bc:	4601      	mov	r1, r0
 800a5be:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800a5c2:	f7f6 fd6d 	bl	80010a0 <__aeabi_fdiv>
 800a5c6:	4607      	mov	r7, r0
 800a5c8:	2d00      	cmp	r5, #0
 800a5ca:	d0dd      	beq.n	800a588 <arm_cfft_f32+0x44>
 800a5cc:	3408      	adds	r4, #8
 800a5ce:	2600      	movs	r6, #0
 800a5d0:	f854 0c08 	ldr.w	r0, [r4, #-8]
 800a5d4:	4639      	mov	r1, r7
 800a5d6:	f7f6 fcaf 	bl	8000f38 <__aeabi_fmul>
 800a5da:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a5de:	f844 0c08 	str.w	r0, [r4, #-8]
 800a5e2:	4639      	mov	r1, r7
 800a5e4:	f103 4000 	add.w	r0, r3, #2147483648	@ 0x80000000
 800a5e8:	f7f6 fca6 	bl	8000f38 <__aeabi_fmul>
 800a5ec:	3601      	adds	r6, #1
 800a5ee:	42b5      	cmp	r5, r6
 800a5f0:	f844 0c04 	str.w	r0, [r4, #-4]
 800a5f4:	f104 0408 	add.w	r4, r4, #8
 800a5f8:	d1ea      	bne.n	800a5d0 <arm_cfft_f32+0x8c>
 800a5fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5fe:	4630      	mov	r0, r6
 800a600:	4621      	mov	r1, r4
 800a602:	f7ff fbe9 	bl	8009dd8 <arm_cfft_radix8by4_f32>
 800a606:	e7ba      	b.n	800a57e <arm_cfft_f32+0x3a>
 800a608:	b1ad      	cbz	r5, 800a636 <arm_cfft_f32+0xf2>
 800a60a:	f101 030c 	add.w	r3, r1, #12
 800a60e:	2100      	movs	r1, #0
 800a610:	f853 2c08 	ldr.w	r2, [r3, #-8]
 800a614:	3101      	adds	r1, #1
 800a616:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 800a61a:	428d      	cmp	r5, r1
 800a61c:	f843 2c08 	str.w	r2, [r3, #-8]
 800a620:	f103 0308 	add.w	r3, r3, #8
 800a624:	d1f4      	bne.n	800a610 <arm_cfft_f32+0xcc>
 800a626:	e796      	b.n	800a556 <arm_cfft_f32+0x12>
 800a628:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800a62c:	d0a1      	beq.n	800a572 <arm_cfft_f32+0x2e>
 800a62e:	e7a6      	b.n	800a57e <arm_cfft_f32+0x3a>
 800a630:	2d10      	cmp	r5, #16
 800a632:	d0b2      	beq.n	800a59a <arm_cfft_f32+0x56>
 800a634:	e7a3      	b.n	800a57e <arm_cfft_f32+0x3a>
 800a636:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800a63a:	d890      	bhi.n	800a55e <arm_cfft_f32+0x1a>
 800a63c:	e7a6      	b.n	800a58c <arm_cfft_f32+0x48>
 800a63e:	bf00      	nop

0800a640 <arm_radix8_butterfly_f32>:
 800a640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a644:	b0b1      	sub	sp, #196	@ 0xc4
 800a646:	4607      	mov	r7, r0
 800a648:	932c      	str	r3, [sp, #176]	@ 0xb0
 800a64a:	9119      	str	r1, [sp, #100]	@ 0x64
 800a64c:	9029      	str	r0, [sp, #164]	@ 0xa4
 800a64e:	9225      	str	r2, [sp, #148]	@ 0x94
 800a650:	460b      	mov	r3, r1
 800a652:	9118      	str	r1, [sp, #96]	@ 0x60
 800a654:	08db      	lsrs	r3, r3, #3
 800a656:	00d9      	lsls	r1, r3, #3
 800a658:	460c      	mov	r4, r1
 800a65a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a65c:	4639      	mov	r1, r7
 800a65e:	4421      	add	r1, r4
 800a660:	005a      	lsls	r2, r3, #1
 800a662:	9111      	str	r1, [sp, #68]	@ 0x44
 800a664:	461e      	mov	r6, r3
 800a666:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a668:	9214      	str	r2, [sp, #80]	@ 0x50
 800a66a:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800a66c:	9322      	str	r3, [sp, #136]	@ 0x88
 800a66e:	441a      	add	r2, r3
 800a670:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800a674:	ebc6 7146 	rsb	r1, r6, r6, lsl #29
 800a678:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800a67c:	eb03 0446 	add.w	r4, r3, r6, lsl #1
 800a680:	1828      	adds	r0, r5, r0
 800a682:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
 800a686:	00c9      	lsls	r1, r1, #3
 800a688:	9008      	str	r0, [sp, #32]
 800a68a:	9103      	str	r1, [sp, #12]
 800a68c:	1d15      	adds	r5, r2, #4
 800a68e:	1d1a      	adds	r2, r3, #4
 800a690:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
 800a694:	9201      	str	r2, [sp, #4]
 800a696:	9c03      	ldr	r4, [sp, #12]
 800a698:	9a08      	ldr	r2, [sp, #32]
 800a69a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800a69c:	4422      	add	r2, r4
 800a69e:	eba6 0086 	sub.w	r0, r6, r6, lsl #2
 800a6a2:	ebc6 7106 	rsb	r1, r6, r6, lsl #28
 800a6a6:	9212      	str	r2, [sp, #72]	@ 0x48
 800a6a8:	00c2      	lsls	r2, r0, #3
 800a6aa:	9204      	str	r2, [sp, #16]
 800a6ac:	010a      	lsls	r2, r1, #4
 800a6ae:	9205      	str	r2, [sp, #20]
 800a6b0:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
 800a6b4:	0132      	lsls	r2, r6, #4
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	46ba      	mov	sl, r7
 800a6ba:	9202      	str	r2, [sp, #8]
 800a6bc:	9300      	str	r3, [sp, #0]
 800a6be:	462f      	mov	r7, r5
 800a6c0:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 800a6c2:	9e00      	ldr	r6, [sp, #0]
 800a6c4:	f8cd c040 	str.w	ip, [sp, #64]	@ 0x40
 800a6c8:	461a      	mov	r2, r3
 800a6ca:	9b04      	ldr	r3, [sp, #16]
 800a6cc:	f852 5036 	ldr.w	r5, [r2, r6, lsl #3]
 800a6d0:	f85a 4003 	ldr.w	r4, [sl, r3]
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	4621      	mov	r1, r4
 800a6d8:	f7f6 fb26 	bl	8000d28 <__addsf3>
 800a6dc:	4621      	mov	r1, r4
 800a6de:	4683      	mov	fp, r0
 800a6e0:	4628      	mov	r0, r5
 800a6e2:	f7f6 fb1f 	bl	8000d24 <__aeabi_fsub>
 800a6e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a6e8:	9b01      	ldr	r3, [sp, #4]
 800a6ea:	9009      	str	r0, [sp, #36]	@ 0x24
 800a6ec:	4611      	mov	r1, r2
 800a6ee:	f853 4c04 	ldr.w	r4, [r3, #-4]
 800a6f2:	f851 5036 	ldr.w	r5, [r1, r6, lsl #3]
 800a6f6:	9600      	str	r6, [sp, #0]
 800a6f8:	4621      	mov	r1, r4
 800a6fa:	4628      	mov	r0, r5
 800a6fc:	f7f6 fb14 	bl	8000d28 <__addsf3>
 800a700:	4621      	mov	r1, r4
 800a702:	4606      	mov	r6, r0
 800a704:	4628      	mov	r0, r5
 800a706:	f7f6 fb0d 	bl	8000d24 <__aeabi_fsub>
 800a70a:	9908      	ldr	r1, [sp, #32]
 800a70c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a70e:	460c      	mov	r4, r1
 800a710:	9900      	ldr	r1, [sp, #0]
 800a712:	f854 8031 	ldr.w	r8, [r4, r1, lsl #3]
 800a716:	9c03      	ldr	r4, [sp, #12]
 800a718:	f85a 5004 	ldr.w	r5, [sl, r4]
 800a71c:	4640      	mov	r0, r8
 800a71e:	4629      	mov	r1, r5
 800a720:	f7f6 fb02 	bl	8000d28 <__addsf3>
 800a724:	4629      	mov	r1, r5
 800a726:	4604      	mov	r4, r0
 800a728:	4640      	mov	r0, r8
 800a72a:	f7f6 fafb 	bl	8000d24 <__aeabi_fsub>
 800a72e:	f857 9c04 	ldr.w	r9, [r7, #-4]
 800a732:	f8da 8000 	ldr.w	r8, [sl]
 800a736:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a738:	4641      	mov	r1, r8
 800a73a:	4648      	mov	r0, r9
 800a73c:	f7f6 faf4 	bl	8000d28 <__addsf3>
 800a740:	4641      	mov	r1, r8
 800a742:	4605      	mov	r5, r0
 800a744:	4648      	mov	r0, r9
 800a746:	f7f6 faed 	bl	8000d24 <__aeabi_fsub>
 800a74a:	4621      	mov	r1, r4
 800a74c:	900c      	str	r0, [sp, #48]	@ 0x30
 800a74e:	4658      	mov	r0, fp
 800a750:	f7f6 fae8 	bl	8000d24 <__aeabi_fsub>
 800a754:	46d8      	mov	r8, fp
 800a756:	4621      	mov	r1, r4
 800a758:	4683      	mov	fp, r0
 800a75a:	4640      	mov	r0, r8
 800a75c:	f7f6 fae4 	bl	8000d28 <__addsf3>
 800a760:	4629      	mov	r1, r5
 800a762:	4604      	mov	r4, r0
 800a764:	4630      	mov	r0, r6
 800a766:	f7f6 fadd 	bl	8000d24 <__aeabi_fsub>
 800a76a:	4629      	mov	r1, r5
 800a76c:	900d      	str	r0, [sp, #52]	@ 0x34
 800a76e:	4630      	mov	r0, r6
 800a770:	f7f6 fada 	bl	8000d28 <__addsf3>
 800a774:	4605      	mov	r5, r0
 800a776:	4629      	mov	r1, r5
 800a778:	4620      	mov	r0, r4
 800a77a:	f7f6 fad5 	bl	8000d28 <__addsf3>
 800a77e:	9b00      	ldr	r3, [sp, #0]
 800a780:	9e29      	ldr	r6, [sp, #164]	@ 0xa4
 800a782:	4629      	mov	r1, r5
 800a784:	f846 0033 	str.w	r0, [r6, r3, lsl #3]
 800a788:	4620      	mov	r0, r4
 800a78a:	f7f6 facb 	bl	8000d24 <__aeabi_fsub>
 800a78e:	9d04      	ldr	r5, [sp, #16]
 800a790:	f84a 0005 	str.w	r0, [sl, r5]
 800a794:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800a796:	597d      	ldr	r5, [r7, r5]
 800a798:	f857 4031 	ldr.w	r4, [r7, r1, lsl #3]
 800a79c:	4628      	mov	r0, r5
 800a79e:	4621      	mov	r1, r4
 800a7a0:	f7f6 fac2 	bl	8000d28 <__addsf3>
 800a7a4:	4621      	mov	r1, r4
 800a7a6:	4680      	mov	r8, r0
 800a7a8:	4628      	mov	r0, r5
 800a7aa:	f7f6 fabb 	bl	8000d24 <__aeabi_fsub>
 800a7ae:	9a02      	ldr	r2, [sp, #8]
 800a7b0:	9e05      	ldr	r6, [sp, #20]
 800a7b2:	58bc      	ldr	r4, [r7, r2]
 800a7b4:	59bd      	ldr	r5, [r7, r6]
 800a7b6:	900e      	str	r0, [sp, #56]	@ 0x38
 800a7b8:	4621      	mov	r1, r4
 800a7ba:	4628      	mov	r0, r5
 800a7bc:	f7f6 fab4 	bl	8000d28 <__addsf3>
 800a7c0:	4621      	mov	r1, r4
 800a7c2:	9006      	str	r0, [sp, #24]
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	f7f6 faad 	bl	8000d24 <__aeabi_fsub>
 800a7ca:	9a01      	ldr	r2, [sp, #4]
 800a7cc:	9e03      	ldr	r6, [sp, #12]
 800a7ce:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 800a7d0:	59bd      	ldr	r5, [r7, r6]
 800a7d2:	f852 4034 	ldr.w	r4, [r2, r4, lsl #3]
 800a7d6:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a7d8:	4621      	mov	r1, r4
 800a7da:	4628      	mov	r0, r5
 800a7dc:	f7f6 faa4 	bl	8000d28 <__addsf3>
 800a7e0:	4621      	mov	r1, r4
 800a7e2:	4606      	mov	r6, r0
 800a7e4:	4628      	mov	r0, r5
 800a7e6:	f7f6 fa9d 	bl	8000d24 <__aeabi_fsub>
 800a7ea:	9c01      	ldr	r4, [sp, #4]
 800a7ec:	9905      	ldr	r1, [sp, #20]
 800a7ee:	9007      	str	r0, [sp, #28]
 800a7f0:	5865      	ldr	r5, [r4, r1]
 800a7f2:	f8da 4004 	ldr.w	r4, [sl, #4]
 800a7f6:	4628      	mov	r0, r5
 800a7f8:	4621      	mov	r1, r4
 800a7fa:	f7f6 fa95 	bl	8000d28 <__addsf3>
 800a7fe:	4621      	mov	r1, r4
 800a800:	4681      	mov	r9, r0
 800a802:	4628      	mov	r0, r5
 800a804:	f7f6 fa8e 	bl	8000d24 <__aeabi_fsub>
 800a808:	4631      	mov	r1, r6
 800a80a:	4605      	mov	r5, r0
 800a80c:	4640      	mov	r0, r8
 800a80e:	f7f6 fa89 	bl	8000d24 <__aeabi_fsub>
 800a812:	4631      	mov	r1, r6
 800a814:	4604      	mov	r4, r0
 800a816:	4640      	mov	r0, r8
 800a818:	f7f6 fa86 	bl	8000d28 <__addsf3>
 800a81c:	4649      	mov	r1, r9
 800a81e:	4680      	mov	r8, r0
 800a820:	9806      	ldr	r0, [sp, #24]
 800a822:	f7f6 fa7f 	bl	8000d24 <__aeabi_fsub>
 800a826:	4649      	mov	r1, r9
 800a828:	4606      	mov	r6, r0
 800a82a:	9806      	ldr	r0, [sp, #24]
 800a82c:	f7f6 fa7c 	bl	8000d28 <__addsf3>
 800a830:	4681      	mov	r9, r0
 800a832:	4649      	mov	r1, r9
 800a834:	4640      	mov	r0, r8
 800a836:	f7f6 fa77 	bl	8000d28 <__addsf3>
 800a83a:	9a04      	ldr	r2, [sp, #16]
 800a83c:	4649      	mov	r1, r9
 800a83e:	50b8      	str	r0, [r7, r2]
 800a840:	4640      	mov	r0, r8
 800a842:	f7f6 fa6f 	bl	8000d24 <__aeabi_fsub>
 800a846:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a848:	4631      	mov	r1, r6
 800a84a:	f847 0032 	str.w	r0, [r7, r2, lsl #3]
 800a84e:	4658      	mov	r0, fp
 800a850:	f7f6 fa6a 	bl	8000d28 <__addsf3>
 800a854:	9b08      	ldr	r3, [sp, #32]
 800a856:	9a00      	ldr	r2, [sp, #0]
 800a858:	469e      	mov	lr, r3
 800a85a:	4631      	mov	r1, r6
 800a85c:	f84e 0032 	str.w	r0, [lr, r2, lsl #3]
 800a860:	4658      	mov	r0, fp
 800a862:	f7f6 fa5f 	bl	8000d24 <__aeabi_fsub>
 800a866:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 800a86a:	9e03      	ldr	r6, [sp, #12]
 800a86c:	4659      	mov	r1, fp
 800a86e:	f84a 0006 	str.w	r0, [sl, r6]
 800a872:	4620      	mov	r0, r4
 800a874:	f7f6 fa56 	bl	8000d24 <__aeabi_fsub>
 800a878:	9e03      	ldr	r6, [sp, #12]
 800a87a:	4659      	mov	r1, fp
 800a87c:	51b8      	str	r0, [r7, r6]
 800a87e:	4620      	mov	r0, r4
 800a880:	f7f6 fa52 	bl	8000d28 <__addsf3>
 800a884:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 800a888:	f8dd b028 	ldr.w	fp, [sp, #40]	@ 0x28
 800a88c:	9e01      	ldr	r6, [sp, #4]
 800a88e:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 800a890:	4641      	mov	r1, r8
 800a892:	f846 0034 	str.w	r0, [r6, r4, lsl #3]
 800a896:	4658      	mov	r0, fp
 800a898:	f7f6 fa44 	bl	8000d24 <__aeabi_fsub>
 800a89c:	497e      	ldr	r1, [pc, #504]	@ (800aa98 <arm_radix8_butterfly_f32+0x458>)
 800a89e:	f7f6 fb4b 	bl	8000f38 <__aeabi_fmul>
 800a8a2:	4641      	mov	r1, r8
 800a8a4:	4681      	mov	r9, r0
 800a8a6:	4658      	mov	r0, fp
 800a8a8:	f7f6 fa3e 	bl	8000d28 <__addsf3>
 800a8ac:	497a      	ldr	r1, [pc, #488]	@ (800aa98 <arm_radix8_butterfly_f32+0x458>)
 800a8ae:	f7f6 fb43 	bl	8000f38 <__aeabi_fmul>
 800a8b2:	f8dd 803c 	ldr.w	r8, [sp, #60]	@ 0x3c
 800a8b6:	4604      	mov	r4, r0
 800a8b8:	4629      	mov	r1, r5
 800a8ba:	4640      	mov	r0, r8
 800a8bc:	f7f6 fa32 	bl	8000d24 <__aeabi_fsub>
 800a8c0:	4975      	ldr	r1, [pc, #468]	@ (800aa98 <arm_radix8_butterfly_f32+0x458>)
 800a8c2:	f7f6 fb39 	bl	8000f38 <__aeabi_fmul>
 800a8c6:	4629      	mov	r1, r5
 800a8c8:	4606      	mov	r6, r0
 800a8ca:	4640      	mov	r0, r8
 800a8cc:	f7f6 fa2c 	bl	8000d28 <__addsf3>
 800a8d0:	4971      	ldr	r1, [pc, #452]	@ (800aa98 <arm_radix8_butterfly_f32+0x458>)
 800a8d2:	f7f6 fb31 	bl	8000f38 <__aeabi_fmul>
 800a8d6:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a8d8:	4683      	mov	fp, r0
 800a8da:	4649      	mov	r1, r9
 800a8dc:	4628      	mov	r0, r5
 800a8de:	f7f6 fa21 	bl	8000d24 <__aeabi_fsub>
 800a8e2:	4649      	mov	r1, r9
 800a8e4:	4680      	mov	r8, r0
 800a8e6:	4628      	mov	r0, r5
 800a8e8:	f7f6 fa1e 	bl	8000d28 <__addsf3>
 800a8ec:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800a8f0:	9006      	str	r0, [sp, #24]
 800a8f2:	4621      	mov	r1, r4
 800a8f4:	4648      	mov	r0, r9
 800a8f6:	f7f6 fa15 	bl	8000d24 <__aeabi_fsub>
 800a8fa:	4621      	mov	r1, r4
 800a8fc:	4605      	mov	r5, r0
 800a8fe:	4648      	mov	r0, r9
 800a900:	f7f6 fa12 	bl	8000d28 <__addsf3>
 800a904:	f8dd 9038 	ldr.w	r9, [sp, #56]	@ 0x38
 800a908:	9009      	str	r0, [sp, #36]	@ 0x24
 800a90a:	4631      	mov	r1, r6
 800a90c:	4648      	mov	r0, r9
 800a90e:	f7f6 fa09 	bl	8000d24 <__aeabi_fsub>
 800a912:	4631      	mov	r1, r6
 800a914:	4604      	mov	r4, r0
 800a916:	4648      	mov	r0, r9
 800a918:	f7f6 fa06 	bl	8000d28 <__addsf3>
 800a91c:	4659      	mov	r1, fp
 800a91e:	4606      	mov	r6, r0
 800a920:	9807      	ldr	r0, [sp, #28]
 800a922:	f7f6 f9ff 	bl	8000d24 <__aeabi_fsub>
 800a926:	4659      	mov	r1, fp
 800a928:	4681      	mov	r9, r0
 800a92a:	9807      	ldr	r0, [sp, #28]
 800a92c:	f7f6 f9fc 	bl	8000d28 <__addsf3>
 800a930:	4683      	mov	fp, r0
 800a932:	4659      	mov	r1, fp
 800a934:	9806      	ldr	r0, [sp, #24]
 800a936:	f7f6 f9f7 	bl	8000d28 <__addsf3>
 800a93a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a93c:	469e      	mov	lr, r3
 800a93e:	9b00      	ldr	r3, [sp, #0]
 800a940:	4659      	mov	r1, fp
 800a942:	f84e 0033 	str.w	r0, [lr, r3, lsl #3]
 800a946:	9806      	ldr	r0, [sp, #24]
 800a948:	f7f6 f9ec 	bl	8000d24 <__aeabi_fsub>
 800a94c:	4649      	mov	r1, r9
 800a94e:	f8ca 0000 	str.w	r0, [sl]
 800a952:	4640      	mov	r0, r8
 800a954:	f7f6 f9e8 	bl	8000d28 <__addsf3>
 800a958:	9a01      	ldr	r2, [sp, #4]
 800a95a:	4649      	mov	r1, r9
 800a95c:	f842 0c04 	str.w	r0, [r2, #-4]
 800a960:	4640      	mov	r0, r8
 800a962:	f7f6 f9df 	bl	8000d24 <__aeabi_fsub>
 800a966:	f8dd 8024 	ldr.w	r8, [sp, #36]	@ 0x24
 800a96a:	f847 0c04 	str.w	r0, [r7, #-4]
 800a96e:	4641      	mov	r1, r8
 800a970:	4630      	mov	r0, r6
 800a972:	f7f6 f9d7 	bl	8000d24 <__aeabi_fsub>
 800a976:	9b05      	ldr	r3, [sp, #20]
 800a978:	4641      	mov	r1, r8
 800a97a:	50f8      	str	r0, [r7, r3]
 800a97c:	4630      	mov	r0, r6
 800a97e:	f7f6 f9d3 	bl	8000d28 <__addsf3>
 800a982:	4629      	mov	r1, r5
 800a984:	f8ca 0004 	str.w	r0, [sl, #4]
 800a988:	4620      	mov	r0, r4
 800a98a:	f7f6 f9cb 	bl	8000d24 <__aeabi_fsub>
 800a98e:	4629      	mov	r1, r5
 800a990:	9d02      	ldr	r5, [sp, #8]
 800a992:	5178      	str	r0, [r7, r5]
 800a994:	4620      	mov	r0, r4
 800a996:	f7f6 f9c7 	bl	8000d28 <__addsf3>
 800a99a:	9b00      	ldr	r3, [sp, #0]
 800a99c:	9a01      	ldr	r2, [sp, #4]
 800a99e:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 800a9a0:	f8dd c040 	ldr.w	ip, [sp, #64]	@ 0x40
 800a9a4:	9905      	ldr	r1, [sp, #20]
 800a9a6:	191c      	adds	r4, r3, r4
 800a9a8:	4613      	mov	r3, r2
 800a9aa:	4463      	add	r3, ip
 800a9ac:	9301      	str	r3, [sp, #4]
 800a9ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9b0:	9400      	str	r4, [sp, #0]
 800a9b2:	42a3      	cmp	r3, r4
 800a9b4:	44e2      	add	sl, ip
 800a9b6:	5050      	str	r0, [r2, r1]
 800a9b8:	4467      	add	r7, ip
 800a9ba:	f63f ae81 	bhi.w	800a6c0 <arm_radix8_butterfly_f32+0x80>
 800a9be:	9d22      	ldr	r5, [sp, #136]	@ 0x88
 800a9c0:	2d07      	cmp	r5, #7
 800a9c2:	f240 82e8 	bls.w	800af96 <arm_radix8_butterfly_f32+0x956>
 800a9c6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a9c8:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a9ca:	9c2c      	ldr	r4, [sp, #176]	@ 0xb0
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	1b73      	subs	r3, r6, r5
 800a9d0:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 800a9d4:	00db      	lsls	r3, r3, #3
 800a9d6:	1908      	adds	r0, r1, r4
 800a9d8:	442a      	add	r2, r5
 800a9da:	9305      	str	r3, [sp, #20]
 800a9dc:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 800a9de:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 800a9e0:	00c9      	lsls	r1, r1, #3
 800a9e2:	00c0      	lsls	r0, r0, #3
 800a9e4:	0112      	lsls	r2, r2, #4
 800a9e6:	460f      	mov	r7, r1
 800a9e8:	912f      	str	r1, [sp, #188]	@ 0xbc
 800a9ea:	9206      	str	r2, [sp, #24]
 800a9ec:	4621      	mov	r1, r4
 800a9ee:	181a      	adds	r2, r3, r0
 800a9f0:	00e4      	lsls	r4, r4, #3
 800a9f2:	9228      	str	r2, [sp, #160]	@ 0xa0
 800a9f4:	19da      	adds	r2, r3, r7
 800a9f6:	4423      	add	r3, r4
 800a9f8:	9326      	str	r3, [sp, #152]	@ 0x98
 800a9fa:	016b      	lsls	r3, r5, #5
 800a9fc:	942d      	str	r4, [sp, #180]	@ 0xb4
 800a9fe:	9304      	str	r3, [sp, #16]
 800aa00:	9c29      	ldr	r4, [sp, #164]	@ 0xa4
 800aa02:	902e      	str	r0, [sp, #184]	@ 0xb8
 800aa04:	2301      	movs	r3, #1
 800aa06:	9227      	str	r2, [sp, #156]	@ 0x9c
 800aa08:	9123      	str	r1, [sp, #140]	@ 0x8c
 800aa0a:	9324      	str	r3, [sp, #144]	@ 0x90
 800aa0c:	46b0      	mov	r8, r6
 800aa0e:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800aa10:	9825      	ldr	r0, [sp, #148]	@ 0x94
 800aa12:	010f      	lsls	r7, r1, #4
 800aa14:	19c6      	adds	r6, r0, r7
 800aa16:	00cb      	lsls	r3, r1, #3
 800aa18:	18f5      	adds	r5, r6, r3
 800aa1a:	eb05 0903 	add.w	r9, r5, r3
 800aa1e:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800aa22:	1a5b      	subs	r3, r3, r1
 800aa24:	eb09 0ec2 	add.w	lr, r9, r2, lsl #3
 800aa28:	f850 3033 	ldr.w	r3, [r0, r3, lsl #3]
 800aa2c:	930c      	str	r3, [sp, #48]	@ 0x30
 800aa2e:	0149      	lsls	r1, r1, #5
 800aa30:	f8de 3004 	ldr.w	r3, [lr, #4]
 800aa34:	686d      	ldr	r5, [r5, #4]
 800aa36:	9321      	str	r3, [sp, #132]	@ 0x84
 800aa38:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800aa3c:	59c7      	ldr	r7, [r0, r7]
 800aa3e:	951e      	str	r5, [sp, #120]	@ 0x78
 800aa40:	930e      	str	r3, [sp, #56]	@ 0x38
 800aa42:	4605      	mov	r5, r0
 800aa44:	f850 3032 	ldr.w	r3, [r0, r2, lsl #3]
 800aa48:	5840      	ldr	r0, [r0, r1]
 800aa4a:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800aa4c:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800aa4e:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa50:	f855 3031 	ldr.w	r3, [r5, r1, lsl #3]
 800aa54:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 800aa56:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa58:	6813      	ldr	r3, [r2, #0]
 800aa5a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800aa5c:	680b      	ldr	r3, [r1, #0]
 800aa5e:	931c      	str	r3, [sp, #112]	@ 0x70
 800aa60:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800aa62:	6876      	ldr	r6, [r6, #4]
 800aa64:	685b      	ldr	r3, [r3, #4]
 800aa66:	930d      	str	r3, [sp, #52]	@ 0x34
 800aa68:	6853      	ldr	r3, [r2, #4]
 800aa6a:	931f      	str	r3, [sp, #124]	@ 0x7c
 800aa6c:	684b      	ldr	r3, [r1, #4]
 800aa6e:	970a      	str	r7, [sp, #40]	@ 0x28
 800aa70:	f108 0208 	add.w	r2, r8, #8
 800aa74:	961d      	str	r6, [sp, #116]	@ 0x74
 800aa76:	900b      	str	r0, [sp, #44]	@ 0x2c
 800aa78:	9320      	str	r3, [sp, #128]	@ 0x80
 800aa7a:	f104 0308 	add.w	r3, r4, #8
 800aa7e:	461f      	mov	r7, r3
 800aa80:	932b      	str	r3, [sp, #172]	@ 0xac
 800aa82:	922a      	str	r2, [sp, #168]	@ 0xa8
 800aa84:	f104 010c 	add.w	r1, r4, #12
 800aa88:	f108 030c 	add.w	r3, r8, #12
 800aa8c:	9201      	str	r2, [sp, #4]
 800aa8e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800aa90:	9100      	str	r1, [sp, #0]
 800aa92:	9303      	str	r3, [sp, #12]
 800aa94:	46bb      	mov	fp, r7
 800aa96:	e001      	b.n	800aa9c <arm_radix8_butterfly_f32+0x45c>
 800aa98:	3f3504f3 	.word	0x3f3504f3
 800aa9c:	9b00      	ldr	r3, [sp, #0]
 800aa9e:	9f04      	ldr	r7, [sp, #16]
 800aaa0:	f853 5c04 	ldr.w	r5, [r3, #-4]
 800aaa4:	f85b 4007 	ldr.w	r4, [fp, r7]
 800aaa8:	f8cd c05c 	str.w	ip, [sp, #92]	@ 0x5c
 800aaac:	4621      	mov	r1, r4
 800aaae:	4628      	mov	r0, r5
 800aab0:	9216      	str	r2, [sp, #88]	@ 0x58
 800aab2:	f7f6 f939 	bl	8000d28 <__addsf3>
 800aab6:	4621      	mov	r1, r4
 800aab8:	4606      	mov	r6, r0
 800aaba:	4628      	mov	r0, r5
 800aabc:	f7f6 f932 	bl	8000d24 <__aeabi_fsub>
 800aac0:	9c01      	ldr	r4, [sp, #4]
 800aac2:	9903      	ldr	r1, [sp, #12]
 800aac4:	900f      	str	r0, [sp, #60]	@ 0x3c
 800aac6:	46a6      	mov	lr, r4
 800aac8:	f851 5c04 	ldr.w	r5, [r1, #-4]
 800aacc:	f85e 4007 	ldr.w	r4, [lr, r7]
 800aad0:	9704      	str	r7, [sp, #16]
 800aad2:	4621      	mov	r1, r4
 800aad4:	4628      	mov	r0, r5
 800aad6:	f7f6 f927 	bl	8000d28 <__addsf3>
 800aada:	4621      	mov	r1, r4
 800aadc:	4607      	mov	r7, r0
 800aade:	4628      	mov	r0, r5
 800aae0:	f7f6 f920 	bl	8000d24 <__aeabi_fsub>
 800aae4:	9902      	ldr	r1, [sp, #8]
 800aae6:	9d06      	ldr	r5, [sp, #24]
 800aae8:	f85b 8001 	ldr.w	r8, [fp, r1]
 800aaec:	f85b 5005 	ldr.w	r5, [fp, r5]
 800aaf0:	9010      	str	r0, [sp, #64]	@ 0x40
 800aaf2:	4629      	mov	r1, r5
 800aaf4:	4640      	mov	r0, r8
 800aaf6:	f7f6 f917 	bl	8000d28 <__addsf3>
 800aafa:	4629      	mov	r1, r5
 800aafc:	4604      	mov	r4, r0
 800aafe:	4640      	mov	r0, r8
 800ab00:	f7f6 f910 	bl	8000d24 <__aeabi_fsub>
 800ab04:	9d01      	ldr	r5, [sp, #4]
 800ab06:	9a05      	ldr	r2, [sp, #20]
 800ab08:	9011      	str	r0, [sp, #68]	@ 0x44
 800ab0a:	46ae      	mov	lr, r5
 800ab0c:	9d02      	ldr	r5, [sp, #8]
 800ab0e:	f85b 8002 	ldr.w	r8, [fp, r2]
 800ab12:	f85e 9005 	ldr.w	r9, [lr, r5]
 800ab16:	4641      	mov	r1, r8
 800ab18:	4648      	mov	r0, r9
 800ab1a:	f7f6 f905 	bl	8000d28 <__addsf3>
 800ab1e:	4641      	mov	r1, r8
 800ab20:	4605      	mov	r5, r0
 800ab22:	4648      	mov	r0, r9
 800ab24:	f7f6 f8fe 	bl	8000d24 <__aeabi_fsub>
 800ab28:	4621      	mov	r1, r4
 800ab2a:	9012      	str	r0, [sp, #72]	@ 0x48
 800ab2c:	4630      	mov	r0, r6
 800ab2e:	f7f6 f8f9 	bl	8000d24 <__aeabi_fsub>
 800ab32:	4621      	mov	r1, r4
 800ab34:	9007      	str	r0, [sp, #28]
 800ab36:	4630      	mov	r0, r6
 800ab38:	f7f6 f8f6 	bl	8000d28 <__addsf3>
 800ab3c:	4629      	mov	r1, r5
 800ab3e:	4604      	mov	r4, r0
 800ab40:	4638      	mov	r0, r7
 800ab42:	f7f6 f8ef 	bl	8000d24 <__aeabi_fsub>
 800ab46:	4629      	mov	r1, r5
 800ab48:	4606      	mov	r6, r0
 800ab4a:	4638      	mov	r0, r7
 800ab4c:	f7f6 f8ec 	bl	8000d28 <__addsf3>
 800ab50:	4605      	mov	r5, r0
 800ab52:	4629      	mov	r1, r5
 800ab54:	4620      	mov	r0, r4
 800ab56:	f7f6 f8e7 	bl	8000d28 <__addsf3>
 800ab5a:	9a00      	ldr	r2, [sp, #0]
 800ab5c:	4629      	mov	r1, r5
 800ab5e:	f842 0c04 	str.w	r0, [r2, #-4]
 800ab62:	4620      	mov	r0, r4
 800ab64:	f7f6 f8de 	bl	8000d24 <__aeabi_fsub>
 800ab68:	f8db 7004 	ldr.w	r7, [fp, #4]
 800ab6c:	9900      	ldr	r1, [sp, #0]
 800ab6e:	9b04      	ldr	r3, [sp, #16]
 800ab70:	58cc      	ldr	r4, [r1, r3]
 800ab72:	4605      	mov	r5, r0
 800ab74:	4621      	mov	r1, r4
 800ab76:	4638      	mov	r0, r7
 800ab78:	f7f6 f8d6 	bl	8000d28 <__addsf3>
 800ab7c:	4621      	mov	r1, r4
 800ab7e:	4682      	mov	sl, r0
 800ab80:	4638      	mov	r0, r7
 800ab82:	f7f6 f8cf 	bl	8000d24 <__aeabi_fsub>
 800ab86:	9a03      	ldr	r2, [sp, #12]
 800ab88:	9f01      	ldr	r7, [sp, #4]
 800ab8a:	9c04      	ldr	r4, [sp, #16]
 800ab8c:	687f      	ldr	r7, [r7, #4]
 800ab8e:	5914      	ldr	r4, [r2, r4]
 800ab90:	9013      	str	r0, [sp, #76]	@ 0x4c
 800ab92:	4621      	mov	r1, r4
 800ab94:	4638      	mov	r0, r7
 800ab96:	f7f6 f8c7 	bl	8000d28 <__addsf3>
 800ab9a:	4621      	mov	r1, r4
 800ab9c:	4681      	mov	r9, r0
 800ab9e:	4638      	mov	r0, r7
 800aba0:	f7f6 f8c0 	bl	8000d24 <__aeabi_fsub>
 800aba4:	9a02      	ldr	r2, [sp, #8]
 800aba6:	9b06      	ldr	r3, [sp, #24]
 800aba8:	9900      	ldr	r1, [sp, #0]
 800abaa:	9014      	str	r0, [sp, #80]	@ 0x50
 800abac:	588f      	ldr	r7, [r1, r2]
 800abae:	58cc      	ldr	r4, [r1, r3]
 800abb0:	4638      	mov	r0, r7
 800abb2:	4621      	mov	r1, r4
 800abb4:	f7f6 f8b8 	bl	8000d28 <__addsf3>
 800abb8:	4621      	mov	r1, r4
 800abba:	4680      	mov	r8, r0
 800abbc:	4638      	mov	r0, r7
 800abbe:	f7f6 f8b1 	bl	8000d24 <__aeabi_fsub>
 800abc2:	9f03      	ldr	r7, [sp, #12]
 800abc4:	9900      	ldr	r1, [sp, #0]
 800abc6:	9c05      	ldr	r4, [sp, #20]
 800abc8:	9008      	str	r0, [sp, #32]
 800abca:	46be      	mov	lr, r7
 800abcc:	9f02      	ldr	r7, [sp, #8]
 800abce:	f85e 3007 	ldr.w	r3, [lr, r7]
 800abd2:	590f      	ldr	r7, [r1, r4]
 800abd4:	9315      	str	r3, [sp, #84]	@ 0x54
 800abd6:	4639      	mov	r1, r7
 800abd8:	4618      	mov	r0, r3
 800abda:	f7f6 f8a5 	bl	8000d28 <__addsf3>
 800abde:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800abe0:	4604      	mov	r4, r0
 800abe2:	4639      	mov	r1, r7
 800abe4:	4618      	mov	r0, r3
 800abe6:	f7f6 f89d 	bl	8000d24 <__aeabi_fsub>
 800abea:	4641      	mov	r1, r8
 800abec:	9015      	str	r0, [sp, #84]	@ 0x54
 800abee:	4650      	mov	r0, sl
 800abf0:	f7f6 f898 	bl	8000d24 <__aeabi_fsub>
 800abf4:	4641      	mov	r1, r8
 800abf6:	4607      	mov	r7, r0
 800abf8:	4650      	mov	r0, sl
 800abfa:	f7f6 f895 	bl	8000d28 <__addsf3>
 800abfe:	4621      	mov	r1, r4
 800ac00:	4680      	mov	r8, r0
 800ac02:	4648      	mov	r0, r9
 800ac04:	f7f6 f88e 	bl	8000d24 <__aeabi_fsub>
 800ac08:	4621      	mov	r1, r4
 800ac0a:	4682      	mov	sl, r0
 800ac0c:	4648      	mov	r0, r9
 800ac0e:	f7f6 f88b 	bl	8000d28 <__addsf3>
 800ac12:	4651      	mov	r1, sl
 800ac14:	4681      	mov	r9, r0
 800ac16:	9807      	ldr	r0, [sp, #28]
 800ac18:	f7f6 f886 	bl	8000d28 <__addsf3>
 800ac1c:	4651      	mov	r1, sl
 800ac1e:	4604      	mov	r4, r0
 800ac20:	9807      	ldr	r0, [sp, #28]
 800ac22:	f7f6 f87f 	bl	8000d24 <__aeabi_fsub>
 800ac26:	4649      	mov	r1, r9
 800ac28:	4682      	mov	sl, r0
 800ac2a:	4640      	mov	r0, r8
 800ac2c:	f7f6 f87c 	bl	8000d28 <__addsf3>
 800ac30:	4649      	mov	r1, r9
 800ac32:	f8cb 0004 	str.w	r0, [fp, #4]
 800ac36:	4640      	mov	r0, r8
 800ac38:	f7f6 f874 	bl	8000d24 <__aeabi_fsub>
 800ac3c:	4631      	mov	r1, r6
 800ac3e:	4681      	mov	r9, r0
 800ac40:	4638      	mov	r0, r7
 800ac42:	f7f6 f86f 	bl	8000d24 <__aeabi_fsub>
 800ac46:	4631      	mov	r1, r6
 800ac48:	4680      	mov	r8, r0
 800ac4a:	4638      	mov	r0, r7
 800ac4c:	f7f6 f86c 	bl	8000d28 <__addsf3>
 800ac50:	4629      	mov	r1, r5
 800ac52:	4606      	mov	r6, r0
 800ac54:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ac56:	f7f6 f96f 	bl	8000f38 <__aeabi_fmul>
 800ac5a:	4649      	mov	r1, r9
 800ac5c:	4607      	mov	r7, r0
 800ac5e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800ac60:	f7f6 f96a 	bl	8000f38 <__aeabi_fmul>
 800ac64:	4601      	mov	r1, r0
 800ac66:	4638      	mov	r0, r7
 800ac68:	f7f6 f85e 	bl	8000d28 <__addsf3>
 800ac6c:	9a04      	ldr	r2, [sp, #16]
 800ac6e:	4649      	mov	r1, r9
 800ac70:	f84b 0002 	str.w	r0, [fp, r2]
 800ac74:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ac76:	f7f6 f95f 	bl	8000f38 <__aeabi_fmul>
 800ac7a:	4629      	mov	r1, r5
 800ac7c:	4607      	mov	r7, r0
 800ac7e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800ac80:	f7f6 f95a 	bl	8000f38 <__aeabi_fmul>
 800ac84:	4601      	mov	r1, r0
 800ac86:	4638      	mov	r0, r7
 800ac88:	f7f6 f84c 	bl	8000d24 <__aeabi_fsub>
 800ac8c:	9f00      	ldr	r7, [sp, #0]
 800ac8e:	9d04      	ldr	r5, [sp, #16]
 800ac90:	4621      	mov	r1, r4
 800ac92:	5178      	str	r0, [r7, r5]
 800ac94:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ac96:	f7f6 f94f 	bl	8000f38 <__aeabi_fmul>
 800ac9a:	f8dd 9074 	ldr.w	r9, [sp, #116]	@ 0x74
 800ac9e:	4605      	mov	r5, r0
 800aca0:	4641      	mov	r1, r8
 800aca2:	4648      	mov	r0, r9
 800aca4:	f7f6 f948 	bl	8000f38 <__aeabi_fmul>
 800aca8:	4601      	mov	r1, r0
 800acaa:	4628      	mov	r0, r5
 800acac:	f7f6 f83c 	bl	8000d28 <__addsf3>
 800acb0:	9b02      	ldr	r3, [sp, #8]
 800acb2:	4641      	mov	r1, r8
 800acb4:	f84b 0003 	str.w	r0, [fp, r3]
 800acb8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800acba:	f7f6 f93d 	bl	8000f38 <__aeabi_fmul>
 800acbe:	4621      	mov	r1, r4
 800acc0:	4605      	mov	r5, r0
 800acc2:	4648      	mov	r0, r9
 800acc4:	f7f6 f938 	bl	8000f38 <__aeabi_fmul>
 800acc8:	4601      	mov	r1, r0
 800acca:	4628      	mov	r0, r5
 800accc:	f7f6 f82a 	bl	8000d24 <__aeabi_fsub>
 800acd0:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
 800acd4:	9c02      	ldr	r4, [sp, #8]
 800acd6:	4651      	mov	r1, sl
 800acd8:	5138      	str	r0, [r7, r4]
 800acda:	4640      	mov	r0, r8
 800acdc:	f7f6 f92c 	bl	8000f38 <__aeabi_fmul>
 800ace0:	f8dd 9080 	ldr.w	r9, [sp, #128]	@ 0x80
 800ace4:	4604      	mov	r4, r0
 800ace6:	4631      	mov	r1, r6
 800ace8:	4648      	mov	r0, r9
 800acea:	f7f6 f925 	bl	8000f38 <__aeabi_fmul>
 800acee:	4601      	mov	r1, r0
 800acf0:	4620      	mov	r0, r4
 800acf2:	f7f6 f819 	bl	8000d28 <__addsf3>
 800acf6:	4631      	mov	r1, r6
 800acf8:	9e06      	ldr	r6, [sp, #24]
 800acfa:	f84b 0006 	str.w	r0, [fp, r6]
 800acfe:	4640      	mov	r0, r8
 800ad00:	f7f6 f91a 	bl	8000f38 <__aeabi_fmul>
 800ad04:	4651      	mov	r1, sl
 800ad06:	4604      	mov	r4, r0
 800ad08:	4648      	mov	r0, r9
 800ad0a:	f7f6 f915 	bl	8000f38 <__aeabi_fmul>
 800ad0e:	4601      	mov	r1, r0
 800ad10:	4620      	mov	r0, r4
 800ad12:	f7f6 f807 	bl	8000d24 <__aeabi_fsub>
 800ad16:	f8dd 8048 	ldr.w	r8, [sp, #72]	@ 0x48
 800ad1a:	f8dd 9040 	ldr.w	r9, [sp, #64]	@ 0x40
 800ad1e:	51b8      	str	r0, [r7, r6]
 800ad20:	4641      	mov	r1, r8
 800ad22:	4648      	mov	r0, r9
 800ad24:	9700      	str	r7, [sp, #0]
 800ad26:	f7f5 fffd 	bl	8000d24 <__aeabi_fsub>
 800ad2a:	499c      	ldr	r1, [pc, #624]	@ (800af9c <arm_radix8_butterfly_f32+0x95c>)
 800ad2c:	f7f6 f904 	bl	8000f38 <__aeabi_fmul>
 800ad30:	4641      	mov	r1, r8
 800ad32:	4604      	mov	r4, r0
 800ad34:	4648      	mov	r0, r9
 800ad36:	f7f5 fff7 	bl	8000d28 <__addsf3>
 800ad3a:	4998      	ldr	r1, [pc, #608]	@ (800af9c <arm_radix8_butterfly_f32+0x95c>)
 800ad3c:	f7f6 f8fc 	bl	8000f38 <__aeabi_fmul>
 800ad40:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800ad44:	f8dd 8054 	ldr.w	r8, [sp, #84]	@ 0x54
 800ad48:	4607      	mov	r7, r0
 800ad4a:	4641      	mov	r1, r8
 800ad4c:	4650      	mov	r0, sl
 800ad4e:	f7f5 ffe9 	bl	8000d24 <__aeabi_fsub>
 800ad52:	4992      	ldr	r1, [pc, #584]	@ (800af9c <arm_radix8_butterfly_f32+0x95c>)
 800ad54:	f7f6 f8f0 	bl	8000f38 <__aeabi_fmul>
 800ad58:	4641      	mov	r1, r8
 800ad5a:	4681      	mov	r9, r0
 800ad5c:	4650      	mov	r0, sl
 800ad5e:	f7f5 ffe3 	bl	8000d28 <__addsf3>
 800ad62:	498e      	ldr	r1, [pc, #568]	@ (800af9c <arm_radix8_butterfly_f32+0x95c>)
 800ad64:	f7f6 f8e8 	bl	8000f38 <__aeabi_fmul>
 800ad68:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 800ad6a:	4605      	mov	r5, r0
 800ad6c:	4621      	mov	r1, r4
 800ad6e:	4630      	mov	r0, r6
 800ad70:	f7f5 ffd8 	bl	8000d24 <__aeabi_fsub>
 800ad74:	4621      	mov	r1, r4
 800ad76:	9007      	str	r0, [sp, #28]
 800ad78:	4630      	mov	r0, r6
 800ad7a:	f7f5 ffd5 	bl	8000d28 <__addsf3>
 800ad7e:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800ad82:	4604      	mov	r4, r0
 800ad84:	4639      	mov	r1, r7
 800ad86:	4640      	mov	r0, r8
 800ad88:	f7f5 ffcc 	bl	8000d24 <__aeabi_fsub>
 800ad8c:	4639      	mov	r1, r7
 800ad8e:	4606      	mov	r6, r0
 800ad90:	4640      	mov	r0, r8
 800ad92:	f7f5 ffc9 	bl	8000d28 <__addsf3>
 800ad96:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800ad9a:	4680      	mov	r8, r0
 800ad9c:	4649      	mov	r1, r9
 800ad9e:	4650      	mov	r0, sl
 800ada0:	f7f5 ffc0 	bl	8000d24 <__aeabi_fsub>
 800ada4:	4649      	mov	r1, r9
 800ada6:	4607      	mov	r7, r0
 800ada8:	4650      	mov	r0, sl
 800adaa:	f7f5 ffbd 	bl	8000d28 <__addsf3>
 800adae:	4629      	mov	r1, r5
 800adb0:	4681      	mov	r9, r0
 800adb2:	9808      	ldr	r0, [sp, #32]
 800adb4:	f7f5 ffb6 	bl	8000d24 <__aeabi_fsub>
 800adb8:	4629      	mov	r1, r5
 800adba:	4682      	mov	sl, r0
 800adbc:	9808      	ldr	r0, [sp, #32]
 800adbe:	f7f5 ffb3 	bl	8000d28 <__addsf3>
 800adc2:	4603      	mov	r3, r0
 800adc4:	4619      	mov	r1, r3
 800adc6:	4620      	mov	r0, r4
 800adc8:	9308      	str	r3, [sp, #32]
 800adca:	f7f5 ffad 	bl	8000d28 <__addsf3>
 800adce:	9b08      	ldr	r3, [sp, #32]
 800add0:	4605      	mov	r5, r0
 800add2:	4619      	mov	r1, r3
 800add4:	4620      	mov	r0, r4
 800add6:	f7f5 ffa5 	bl	8000d24 <__aeabi_fsub>
 800adda:	4651      	mov	r1, sl
 800addc:	4604      	mov	r4, r0
 800adde:	9807      	ldr	r0, [sp, #28]
 800ade0:	f7f5 ffa2 	bl	8000d28 <__addsf3>
 800ade4:	4651      	mov	r1, sl
 800ade6:	9008      	str	r0, [sp, #32]
 800ade8:	9807      	ldr	r0, [sp, #28]
 800adea:	f7f5 ff9b 	bl	8000d24 <__aeabi_fsub>
 800adee:	4641      	mov	r1, r8
 800adf0:	9007      	str	r0, [sp, #28]
 800adf2:	4648      	mov	r0, r9
 800adf4:	f7f5 ff96 	bl	8000d24 <__aeabi_fsub>
 800adf8:	4641      	mov	r1, r8
 800adfa:	4682      	mov	sl, r0
 800adfc:	4648      	mov	r0, r9
 800adfe:	f7f5 ff93 	bl	8000d28 <__addsf3>
 800ae02:	4631      	mov	r1, r6
 800ae04:	4681      	mov	r9, r0
 800ae06:	4638      	mov	r0, r7
 800ae08:	f7f5 ff8c 	bl	8000d24 <__aeabi_fsub>
 800ae0c:	4631      	mov	r1, r6
 800ae0e:	4680      	mov	r8, r0
 800ae10:	4638      	mov	r0, r7
 800ae12:	f7f5 ff89 	bl	8000d28 <__addsf3>
 800ae16:	4629      	mov	r1, r5
 800ae18:	4606      	mov	r6, r0
 800ae1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae1c:	f7f6 f88c 	bl	8000f38 <__aeabi_fmul>
 800ae20:	4651      	mov	r1, sl
 800ae22:	4607      	mov	r7, r0
 800ae24:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ae26:	f7f6 f887 	bl	8000f38 <__aeabi_fmul>
 800ae2a:	4601      	mov	r1, r0
 800ae2c:	4638      	mov	r0, r7
 800ae2e:	f7f5 ff7b 	bl	8000d28 <__addsf3>
 800ae32:	9b03      	ldr	r3, [sp, #12]
 800ae34:	4651      	mov	r1, sl
 800ae36:	f843 0c04 	str.w	r0, [r3, #-4]
 800ae3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae3c:	f7f6 f87c 	bl	8000f38 <__aeabi_fmul>
 800ae40:	4629      	mov	r1, r5
 800ae42:	4607      	mov	r7, r0
 800ae44:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ae46:	f7f6 f877 	bl	8000f38 <__aeabi_fmul>
 800ae4a:	4601      	mov	r1, r0
 800ae4c:	4638      	mov	r0, r7
 800ae4e:	f7f5 ff69 	bl	8000d24 <__aeabi_fsub>
 800ae52:	9f01      	ldr	r7, [sp, #4]
 800ae54:	4621      	mov	r1, r4
 800ae56:	6078      	str	r0, [r7, #4]
 800ae58:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800ae5a:	f7f6 f86d 	bl	8000f38 <__aeabi_fmul>
 800ae5e:	f8dd a084 	ldr.w	sl, [sp, #132]	@ 0x84
 800ae62:	4605      	mov	r5, r0
 800ae64:	4649      	mov	r1, r9
 800ae66:	4650      	mov	r0, sl
 800ae68:	f7f6 f866 	bl	8000f38 <__aeabi_fmul>
 800ae6c:	4601      	mov	r1, r0
 800ae6e:	4628      	mov	r0, r5
 800ae70:	f7f5 ff5a 	bl	8000d28 <__addsf3>
 800ae74:	9a05      	ldr	r2, [sp, #20]
 800ae76:	4649      	mov	r1, r9
 800ae78:	f84b 0002 	str.w	r0, [fp, r2]
 800ae7c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800ae7e:	f7f6 f85b 	bl	8000f38 <__aeabi_fmul>
 800ae82:	4621      	mov	r1, r4
 800ae84:	4605      	mov	r5, r0
 800ae86:	4650      	mov	r0, sl
 800ae88:	f7f6 f856 	bl	8000f38 <__aeabi_fmul>
 800ae8c:	4601      	mov	r1, r0
 800ae8e:	4628      	mov	r0, r5
 800ae90:	f7f5 ff48 	bl	8000d24 <__aeabi_fsub>
 800ae94:	9908      	ldr	r1, [sp, #32]
 800ae96:	9a05      	ldr	r2, [sp, #20]
 800ae98:	9d00      	ldr	r5, [sp, #0]
 800ae9a:	f8dd a06c 	ldr.w	sl, [sp, #108]	@ 0x6c
 800ae9e:	50a8      	str	r0, [r5, r2]
 800aea0:	4650      	mov	r0, sl
 800aea2:	f7f6 f849 	bl	8000f38 <__aeabi_fmul>
 800aea6:	f8dd 907c 	ldr.w	r9, [sp, #124]	@ 0x7c
 800aeaa:	4604      	mov	r4, r0
 800aeac:	4641      	mov	r1, r8
 800aeae:	4648      	mov	r0, r9
 800aeb0:	f7f6 f842 	bl	8000f38 <__aeabi_fmul>
 800aeb4:	4601      	mov	r1, r0
 800aeb6:	4620      	mov	r0, r4
 800aeb8:	f7f5 ff36 	bl	8000d28 <__addsf3>
 800aebc:	463a      	mov	r2, r7
 800aebe:	9701      	str	r7, [sp, #4]
 800aec0:	9f04      	ldr	r7, [sp, #16]
 800aec2:	4641      	mov	r1, r8
 800aec4:	51d0      	str	r0, [r2, r7]
 800aec6:	4650      	mov	r0, sl
 800aec8:	f7f6 f836 	bl	8000f38 <__aeabi_fmul>
 800aecc:	9908      	ldr	r1, [sp, #32]
 800aece:	4604      	mov	r4, r0
 800aed0:	4648      	mov	r0, r9
 800aed2:	f7f6 f831 	bl	8000f38 <__aeabi_fmul>
 800aed6:	4601      	mov	r1, r0
 800aed8:	4620      	mov	r0, r4
 800aeda:	f7f5 ff23 	bl	8000d24 <__aeabi_fsub>
 800aede:	9a03      	ldr	r2, [sp, #12]
 800aee0:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800aee4:	f8dd 9068 	ldr.w	r9, [sp, #104]	@ 0x68
 800aee8:	51d0      	str	r0, [r2, r7]
 800aeea:	4651      	mov	r1, sl
 800aeec:	4648      	mov	r0, r9
 800aeee:	f7f6 f823 	bl	8000f38 <__aeabi_fmul>
 800aef2:	f8dd 8078 	ldr.w	r8, [sp, #120]	@ 0x78
 800aef6:	4604      	mov	r4, r0
 800aef8:	4631      	mov	r1, r6
 800aefa:	4640      	mov	r0, r8
 800aefc:	f7f6 f81c 	bl	8000f38 <__aeabi_fmul>
 800af00:	4601      	mov	r1, r0
 800af02:	4620      	mov	r0, r4
 800af04:	f7f5 ff10 	bl	8000d28 <__addsf3>
 800af08:	9f01      	ldr	r7, [sp, #4]
 800af0a:	4631      	mov	r1, r6
 800af0c:	9e02      	ldr	r6, [sp, #8]
 800af0e:	51b8      	str	r0, [r7, r6]
 800af10:	4648      	mov	r0, r9
 800af12:	f7f6 f811 	bl	8000f38 <__aeabi_fmul>
 800af16:	4651      	mov	r1, sl
 800af18:	4604      	mov	r4, r0
 800af1a:	4640      	mov	r0, r8
 800af1c:	f7f6 f80c 	bl	8000f38 <__aeabi_fmul>
 800af20:	4601      	mov	r1, r0
 800af22:	4620      	mov	r0, r4
 800af24:	f7f5 fefe 	bl	8000d24 <__aeabi_fsub>
 800af28:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 800af2c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800af2e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800af30:	9f01      	ldr	r7, [sp, #4]
 800af32:	9b03      	ldr	r3, [sp, #12]
 800af34:	440a      	add	r2, r1
 800af36:	eb05 010c 	add.w	r1, r5, ip
 800af3a:	9100      	str	r1, [sp, #0]
 800af3c:	5198      	str	r0, [r3, r6]
 800af3e:	eb07 010c 	add.w	r1, r7, ip
 800af42:	4463      	add	r3, ip
 800af44:	9101      	str	r1, [sp, #4]
 800af46:	9303      	str	r3, [sp, #12]
 800af48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af4a:	4293      	cmp	r3, r2
 800af4c:	44e3      	add	fp, ip
 800af4e:	f63f ada5 	bhi.w	800aa9c <arm_radix8_butterfly_f32+0x45c>
 800af52:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800af54:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800af56:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800af58:	9c2b      	ldr	r4, [sp, #172]	@ 0xac
 800af5a:	f8dd 80a8 	ldr.w	r8, [sp, #168]	@ 0xa8
 800af5e:	440a      	add	r2, r1
 800af60:	9223      	str	r2, [sp, #140]	@ 0x8c
 800af62:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 800af64:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800af66:	440a      	add	r2, r1
 800af68:	9226      	str	r2, [sp, #152]	@ 0x98
 800af6a:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 800af6c:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800af6e:	440a      	add	r2, r1
 800af70:	9227      	str	r2, [sp, #156]	@ 0x9c
 800af72:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800af74:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800af76:	440a      	add	r2, r1
 800af78:	9228      	str	r2, [sp, #160]	@ 0xa0
 800af7a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800af7c:	3301      	adds	r3, #1
 800af7e:	4293      	cmp	r3, r2
 800af80:	9324      	str	r3, [sp, #144]	@ 0x90
 800af82:	f47f ad44 	bne.w	800aa0e <arm_radix8_butterfly_f32+0x3ce>
 800af86:	f8bd 30b4 	ldrh.w	r3, [sp, #180]	@ 0xb4
 800af8a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800af8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800af8e:	9318      	str	r3, [sp, #96]	@ 0x60
 800af90:	9f29      	ldr	r7, [sp, #164]	@ 0xa4
 800af92:	f7ff bb5f 	b.w	800a654 <arm_radix8_butterfly_f32+0x14>
 800af96:	b031      	add	sp, #196	@ 0xc4
 800af98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af9c:	3f3504f3 	.word	0x3f3504f3

0800afa0 <siprintf>:
 800afa0:	b40e      	push	{r1, r2, r3}
 800afa2:	b510      	push	{r4, lr}
 800afa4:	b09d      	sub	sp, #116	@ 0x74
 800afa6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800afa8:	9002      	str	r0, [sp, #8]
 800afaa:	9006      	str	r0, [sp, #24]
 800afac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800afb0:	480a      	ldr	r0, [pc, #40]	@ (800afdc <siprintf+0x3c>)
 800afb2:	9107      	str	r1, [sp, #28]
 800afb4:	9104      	str	r1, [sp, #16]
 800afb6:	490a      	ldr	r1, [pc, #40]	@ (800afe0 <siprintf+0x40>)
 800afb8:	f853 2b04 	ldr.w	r2, [r3], #4
 800afbc:	9105      	str	r1, [sp, #20]
 800afbe:	2400      	movs	r4, #0
 800afc0:	a902      	add	r1, sp, #8
 800afc2:	6800      	ldr	r0, [r0, #0]
 800afc4:	9301      	str	r3, [sp, #4]
 800afc6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800afc8:	f000 f994 	bl	800b2f4 <_svfiprintf_r>
 800afcc:	9b02      	ldr	r3, [sp, #8]
 800afce:	701c      	strb	r4, [r3, #0]
 800afd0:	b01d      	add	sp, #116	@ 0x74
 800afd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afd6:	b003      	add	sp, #12
 800afd8:	4770      	bx	lr
 800afda:	bf00      	nop
 800afdc:	20000028 	.word	0x20000028
 800afe0:	ffff0208 	.word	0xffff0208

0800afe4 <memset>:
 800afe4:	4402      	add	r2, r0
 800afe6:	4603      	mov	r3, r0
 800afe8:	4293      	cmp	r3, r2
 800afea:	d100      	bne.n	800afee <memset+0xa>
 800afec:	4770      	bx	lr
 800afee:	f803 1b01 	strb.w	r1, [r3], #1
 800aff2:	e7f9      	b.n	800afe8 <memset+0x4>

0800aff4 <__errno>:
 800aff4:	4b01      	ldr	r3, [pc, #4]	@ (800affc <__errno+0x8>)
 800aff6:	6818      	ldr	r0, [r3, #0]
 800aff8:	4770      	bx	lr
 800affa:	bf00      	nop
 800affc:	20000028 	.word	0x20000028

0800b000 <__libc_init_array>:
 800b000:	b570      	push	{r4, r5, r6, lr}
 800b002:	4d0d      	ldr	r5, [pc, #52]	@ (800b038 <__libc_init_array+0x38>)
 800b004:	4c0d      	ldr	r4, [pc, #52]	@ (800b03c <__libc_init_array+0x3c>)
 800b006:	1b64      	subs	r4, r4, r5
 800b008:	10a4      	asrs	r4, r4, #2
 800b00a:	2600      	movs	r6, #0
 800b00c:	42a6      	cmp	r6, r4
 800b00e:	d109      	bne.n	800b024 <__libc_init_array+0x24>
 800b010:	4d0b      	ldr	r5, [pc, #44]	@ (800b040 <__libc_init_array+0x40>)
 800b012:	4c0c      	ldr	r4, [pc, #48]	@ (800b044 <__libc_init_array+0x44>)
 800b014:	f001 fe3c 	bl	800cc90 <_init>
 800b018:	1b64      	subs	r4, r4, r5
 800b01a:	10a4      	asrs	r4, r4, #2
 800b01c:	2600      	movs	r6, #0
 800b01e:	42a6      	cmp	r6, r4
 800b020:	d105      	bne.n	800b02e <__libc_init_array+0x2e>
 800b022:	bd70      	pop	{r4, r5, r6, pc}
 800b024:	f855 3b04 	ldr.w	r3, [r5], #4
 800b028:	4798      	blx	r3
 800b02a:	3601      	adds	r6, #1
 800b02c:	e7ee      	b.n	800b00c <__libc_init_array+0xc>
 800b02e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b032:	4798      	blx	r3
 800b034:	3601      	adds	r6, #1
 800b036:	e7f2      	b.n	800b01e <__libc_init_array+0x1e>
 800b038:	08020458 	.word	0x08020458
 800b03c:	08020458 	.word	0x08020458
 800b040:	08020458 	.word	0x08020458
 800b044:	0802045c 	.word	0x0802045c

0800b048 <__retarget_lock_acquire_recursive>:
 800b048:	4770      	bx	lr

0800b04a <__retarget_lock_release_recursive>:
 800b04a:	4770      	bx	lr

0800b04c <_free_r>:
 800b04c:	b538      	push	{r3, r4, r5, lr}
 800b04e:	4605      	mov	r5, r0
 800b050:	2900      	cmp	r1, #0
 800b052:	d041      	beq.n	800b0d8 <_free_r+0x8c>
 800b054:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b058:	1f0c      	subs	r4, r1, #4
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	bfb8      	it	lt
 800b05e:	18e4      	addlt	r4, r4, r3
 800b060:	f000 f8e0 	bl	800b224 <__malloc_lock>
 800b064:	4a1d      	ldr	r2, [pc, #116]	@ (800b0dc <_free_r+0x90>)
 800b066:	6813      	ldr	r3, [r2, #0]
 800b068:	b933      	cbnz	r3, 800b078 <_free_r+0x2c>
 800b06a:	6063      	str	r3, [r4, #4]
 800b06c:	6014      	str	r4, [r2, #0]
 800b06e:	4628      	mov	r0, r5
 800b070:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b074:	f000 b8dc 	b.w	800b230 <__malloc_unlock>
 800b078:	42a3      	cmp	r3, r4
 800b07a:	d908      	bls.n	800b08e <_free_r+0x42>
 800b07c:	6820      	ldr	r0, [r4, #0]
 800b07e:	1821      	adds	r1, r4, r0
 800b080:	428b      	cmp	r3, r1
 800b082:	bf01      	itttt	eq
 800b084:	6819      	ldreq	r1, [r3, #0]
 800b086:	685b      	ldreq	r3, [r3, #4]
 800b088:	1809      	addeq	r1, r1, r0
 800b08a:	6021      	streq	r1, [r4, #0]
 800b08c:	e7ed      	b.n	800b06a <_free_r+0x1e>
 800b08e:	461a      	mov	r2, r3
 800b090:	685b      	ldr	r3, [r3, #4]
 800b092:	b10b      	cbz	r3, 800b098 <_free_r+0x4c>
 800b094:	42a3      	cmp	r3, r4
 800b096:	d9fa      	bls.n	800b08e <_free_r+0x42>
 800b098:	6811      	ldr	r1, [r2, #0]
 800b09a:	1850      	adds	r0, r2, r1
 800b09c:	42a0      	cmp	r0, r4
 800b09e:	d10b      	bne.n	800b0b8 <_free_r+0x6c>
 800b0a0:	6820      	ldr	r0, [r4, #0]
 800b0a2:	4401      	add	r1, r0
 800b0a4:	1850      	adds	r0, r2, r1
 800b0a6:	4283      	cmp	r3, r0
 800b0a8:	6011      	str	r1, [r2, #0]
 800b0aa:	d1e0      	bne.n	800b06e <_free_r+0x22>
 800b0ac:	6818      	ldr	r0, [r3, #0]
 800b0ae:	685b      	ldr	r3, [r3, #4]
 800b0b0:	6053      	str	r3, [r2, #4]
 800b0b2:	4408      	add	r0, r1
 800b0b4:	6010      	str	r0, [r2, #0]
 800b0b6:	e7da      	b.n	800b06e <_free_r+0x22>
 800b0b8:	d902      	bls.n	800b0c0 <_free_r+0x74>
 800b0ba:	230c      	movs	r3, #12
 800b0bc:	602b      	str	r3, [r5, #0]
 800b0be:	e7d6      	b.n	800b06e <_free_r+0x22>
 800b0c0:	6820      	ldr	r0, [r4, #0]
 800b0c2:	1821      	adds	r1, r4, r0
 800b0c4:	428b      	cmp	r3, r1
 800b0c6:	bf04      	itt	eq
 800b0c8:	6819      	ldreq	r1, [r3, #0]
 800b0ca:	685b      	ldreq	r3, [r3, #4]
 800b0cc:	6063      	str	r3, [r4, #4]
 800b0ce:	bf04      	itt	eq
 800b0d0:	1809      	addeq	r1, r1, r0
 800b0d2:	6021      	streq	r1, [r4, #0]
 800b0d4:	6054      	str	r4, [r2, #4]
 800b0d6:	e7ca      	b.n	800b06e <_free_r+0x22>
 800b0d8:	bd38      	pop	{r3, r4, r5, pc}
 800b0da:	bf00      	nop
 800b0dc:	20007690 	.word	0x20007690

0800b0e0 <sbrk_aligned>:
 800b0e0:	b570      	push	{r4, r5, r6, lr}
 800b0e2:	4e0f      	ldr	r6, [pc, #60]	@ (800b120 <sbrk_aligned+0x40>)
 800b0e4:	460c      	mov	r4, r1
 800b0e6:	6831      	ldr	r1, [r6, #0]
 800b0e8:	4605      	mov	r5, r0
 800b0ea:	b911      	cbnz	r1, 800b0f2 <sbrk_aligned+0x12>
 800b0ec:	f000 fba4 	bl	800b838 <_sbrk_r>
 800b0f0:	6030      	str	r0, [r6, #0]
 800b0f2:	4621      	mov	r1, r4
 800b0f4:	4628      	mov	r0, r5
 800b0f6:	f000 fb9f 	bl	800b838 <_sbrk_r>
 800b0fa:	1c43      	adds	r3, r0, #1
 800b0fc:	d103      	bne.n	800b106 <sbrk_aligned+0x26>
 800b0fe:	f04f 34ff 	mov.w	r4, #4294967295
 800b102:	4620      	mov	r0, r4
 800b104:	bd70      	pop	{r4, r5, r6, pc}
 800b106:	1cc4      	adds	r4, r0, #3
 800b108:	f024 0403 	bic.w	r4, r4, #3
 800b10c:	42a0      	cmp	r0, r4
 800b10e:	d0f8      	beq.n	800b102 <sbrk_aligned+0x22>
 800b110:	1a21      	subs	r1, r4, r0
 800b112:	4628      	mov	r0, r5
 800b114:	f000 fb90 	bl	800b838 <_sbrk_r>
 800b118:	3001      	adds	r0, #1
 800b11a:	d1f2      	bne.n	800b102 <sbrk_aligned+0x22>
 800b11c:	e7ef      	b.n	800b0fe <sbrk_aligned+0x1e>
 800b11e:	bf00      	nop
 800b120:	2000768c 	.word	0x2000768c

0800b124 <_malloc_r>:
 800b124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b128:	1ccd      	adds	r5, r1, #3
 800b12a:	f025 0503 	bic.w	r5, r5, #3
 800b12e:	3508      	adds	r5, #8
 800b130:	2d0c      	cmp	r5, #12
 800b132:	bf38      	it	cc
 800b134:	250c      	movcc	r5, #12
 800b136:	2d00      	cmp	r5, #0
 800b138:	4606      	mov	r6, r0
 800b13a:	db01      	blt.n	800b140 <_malloc_r+0x1c>
 800b13c:	42a9      	cmp	r1, r5
 800b13e:	d904      	bls.n	800b14a <_malloc_r+0x26>
 800b140:	230c      	movs	r3, #12
 800b142:	6033      	str	r3, [r6, #0]
 800b144:	2000      	movs	r0, #0
 800b146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b14a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b220 <_malloc_r+0xfc>
 800b14e:	f000 f869 	bl	800b224 <__malloc_lock>
 800b152:	f8d8 3000 	ldr.w	r3, [r8]
 800b156:	461c      	mov	r4, r3
 800b158:	bb44      	cbnz	r4, 800b1ac <_malloc_r+0x88>
 800b15a:	4629      	mov	r1, r5
 800b15c:	4630      	mov	r0, r6
 800b15e:	f7ff ffbf 	bl	800b0e0 <sbrk_aligned>
 800b162:	1c43      	adds	r3, r0, #1
 800b164:	4604      	mov	r4, r0
 800b166:	d158      	bne.n	800b21a <_malloc_r+0xf6>
 800b168:	f8d8 4000 	ldr.w	r4, [r8]
 800b16c:	4627      	mov	r7, r4
 800b16e:	2f00      	cmp	r7, #0
 800b170:	d143      	bne.n	800b1fa <_malloc_r+0xd6>
 800b172:	2c00      	cmp	r4, #0
 800b174:	d04b      	beq.n	800b20e <_malloc_r+0xea>
 800b176:	6823      	ldr	r3, [r4, #0]
 800b178:	4639      	mov	r1, r7
 800b17a:	4630      	mov	r0, r6
 800b17c:	eb04 0903 	add.w	r9, r4, r3
 800b180:	f000 fb5a 	bl	800b838 <_sbrk_r>
 800b184:	4581      	cmp	r9, r0
 800b186:	d142      	bne.n	800b20e <_malloc_r+0xea>
 800b188:	6821      	ldr	r1, [r4, #0]
 800b18a:	1a6d      	subs	r5, r5, r1
 800b18c:	4629      	mov	r1, r5
 800b18e:	4630      	mov	r0, r6
 800b190:	f7ff ffa6 	bl	800b0e0 <sbrk_aligned>
 800b194:	3001      	adds	r0, #1
 800b196:	d03a      	beq.n	800b20e <_malloc_r+0xea>
 800b198:	6823      	ldr	r3, [r4, #0]
 800b19a:	442b      	add	r3, r5
 800b19c:	6023      	str	r3, [r4, #0]
 800b19e:	f8d8 3000 	ldr.w	r3, [r8]
 800b1a2:	685a      	ldr	r2, [r3, #4]
 800b1a4:	bb62      	cbnz	r2, 800b200 <_malloc_r+0xdc>
 800b1a6:	f8c8 7000 	str.w	r7, [r8]
 800b1aa:	e00f      	b.n	800b1cc <_malloc_r+0xa8>
 800b1ac:	6822      	ldr	r2, [r4, #0]
 800b1ae:	1b52      	subs	r2, r2, r5
 800b1b0:	d420      	bmi.n	800b1f4 <_malloc_r+0xd0>
 800b1b2:	2a0b      	cmp	r2, #11
 800b1b4:	d917      	bls.n	800b1e6 <_malloc_r+0xc2>
 800b1b6:	1961      	adds	r1, r4, r5
 800b1b8:	42a3      	cmp	r3, r4
 800b1ba:	6025      	str	r5, [r4, #0]
 800b1bc:	bf18      	it	ne
 800b1be:	6059      	strne	r1, [r3, #4]
 800b1c0:	6863      	ldr	r3, [r4, #4]
 800b1c2:	bf08      	it	eq
 800b1c4:	f8c8 1000 	streq.w	r1, [r8]
 800b1c8:	5162      	str	r2, [r4, r5]
 800b1ca:	604b      	str	r3, [r1, #4]
 800b1cc:	4630      	mov	r0, r6
 800b1ce:	f000 f82f 	bl	800b230 <__malloc_unlock>
 800b1d2:	f104 000b 	add.w	r0, r4, #11
 800b1d6:	1d23      	adds	r3, r4, #4
 800b1d8:	f020 0007 	bic.w	r0, r0, #7
 800b1dc:	1ac2      	subs	r2, r0, r3
 800b1de:	bf1c      	itt	ne
 800b1e0:	1a1b      	subne	r3, r3, r0
 800b1e2:	50a3      	strne	r3, [r4, r2]
 800b1e4:	e7af      	b.n	800b146 <_malloc_r+0x22>
 800b1e6:	6862      	ldr	r2, [r4, #4]
 800b1e8:	42a3      	cmp	r3, r4
 800b1ea:	bf0c      	ite	eq
 800b1ec:	f8c8 2000 	streq.w	r2, [r8]
 800b1f0:	605a      	strne	r2, [r3, #4]
 800b1f2:	e7eb      	b.n	800b1cc <_malloc_r+0xa8>
 800b1f4:	4623      	mov	r3, r4
 800b1f6:	6864      	ldr	r4, [r4, #4]
 800b1f8:	e7ae      	b.n	800b158 <_malloc_r+0x34>
 800b1fa:	463c      	mov	r4, r7
 800b1fc:	687f      	ldr	r7, [r7, #4]
 800b1fe:	e7b6      	b.n	800b16e <_malloc_r+0x4a>
 800b200:	461a      	mov	r2, r3
 800b202:	685b      	ldr	r3, [r3, #4]
 800b204:	42a3      	cmp	r3, r4
 800b206:	d1fb      	bne.n	800b200 <_malloc_r+0xdc>
 800b208:	2300      	movs	r3, #0
 800b20a:	6053      	str	r3, [r2, #4]
 800b20c:	e7de      	b.n	800b1cc <_malloc_r+0xa8>
 800b20e:	230c      	movs	r3, #12
 800b210:	6033      	str	r3, [r6, #0]
 800b212:	4630      	mov	r0, r6
 800b214:	f000 f80c 	bl	800b230 <__malloc_unlock>
 800b218:	e794      	b.n	800b144 <_malloc_r+0x20>
 800b21a:	6005      	str	r5, [r0, #0]
 800b21c:	e7d6      	b.n	800b1cc <_malloc_r+0xa8>
 800b21e:	bf00      	nop
 800b220:	20007690 	.word	0x20007690

0800b224 <__malloc_lock>:
 800b224:	4801      	ldr	r0, [pc, #4]	@ (800b22c <__malloc_lock+0x8>)
 800b226:	f7ff bf0f 	b.w	800b048 <__retarget_lock_acquire_recursive>
 800b22a:	bf00      	nop
 800b22c:	20007688 	.word	0x20007688

0800b230 <__malloc_unlock>:
 800b230:	4801      	ldr	r0, [pc, #4]	@ (800b238 <__malloc_unlock+0x8>)
 800b232:	f7ff bf0a 	b.w	800b04a <__retarget_lock_release_recursive>
 800b236:	bf00      	nop
 800b238:	20007688 	.word	0x20007688

0800b23c <__ssputs_r>:
 800b23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b240:	688e      	ldr	r6, [r1, #8]
 800b242:	461f      	mov	r7, r3
 800b244:	42be      	cmp	r6, r7
 800b246:	680b      	ldr	r3, [r1, #0]
 800b248:	4682      	mov	sl, r0
 800b24a:	460c      	mov	r4, r1
 800b24c:	4690      	mov	r8, r2
 800b24e:	d82d      	bhi.n	800b2ac <__ssputs_r+0x70>
 800b250:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b254:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b258:	d026      	beq.n	800b2a8 <__ssputs_r+0x6c>
 800b25a:	6965      	ldr	r5, [r4, #20]
 800b25c:	6909      	ldr	r1, [r1, #16]
 800b25e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b262:	eba3 0901 	sub.w	r9, r3, r1
 800b266:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b26a:	1c7b      	adds	r3, r7, #1
 800b26c:	444b      	add	r3, r9
 800b26e:	106d      	asrs	r5, r5, #1
 800b270:	429d      	cmp	r5, r3
 800b272:	bf38      	it	cc
 800b274:	461d      	movcc	r5, r3
 800b276:	0553      	lsls	r3, r2, #21
 800b278:	d527      	bpl.n	800b2ca <__ssputs_r+0x8e>
 800b27a:	4629      	mov	r1, r5
 800b27c:	f7ff ff52 	bl	800b124 <_malloc_r>
 800b280:	4606      	mov	r6, r0
 800b282:	b360      	cbz	r0, 800b2de <__ssputs_r+0xa2>
 800b284:	6921      	ldr	r1, [r4, #16]
 800b286:	464a      	mov	r2, r9
 800b288:	f000 fae6 	bl	800b858 <memcpy>
 800b28c:	89a3      	ldrh	r3, [r4, #12]
 800b28e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b296:	81a3      	strh	r3, [r4, #12]
 800b298:	6126      	str	r6, [r4, #16]
 800b29a:	6165      	str	r5, [r4, #20]
 800b29c:	444e      	add	r6, r9
 800b29e:	eba5 0509 	sub.w	r5, r5, r9
 800b2a2:	6026      	str	r6, [r4, #0]
 800b2a4:	60a5      	str	r5, [r4, #8]
 800b2a6:	463e      	mov	r6, r7
 800b2a8:	42be      	cmp	r6, r7
 800b2aa:	d900      	bls.n	800b2ae <__ssputs_r+0x72>
 800b2ac:	463e      	mov	r6, r7
 800b2ae:	6820      	ldr	r0, [r4, #0]
 800b2b0:	4632      	mov	r2, r6
 800b2b2:	4641      	mov	r1, r8
 800b2b4:	f000 faa6 	bl	800b804 <memmove>
 800b2b8:	68a3      	ldr	r3, [r4, #8]
 800b2ba:	1b9b      	subs	r3, r3, r6
 800b2bc:	60a3      	str	r3, [r4, #8]
 800b2be:	6823      	ldr	r3, [r4, #0]
 800b2c0:	4433      	add	r3, r6
 800b2c2:	6023      	str	r3, [r4, #0]
 800b2c4:	2000      	movs	r0, #0
 800b2c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ca:	462a      	mov	r2, r5
 800b2cc:	f000 fad2 	bl	800b874 <_realloc_r>
 800b2d0:	4606      	mov	r6, r0
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	d1e0      	bne.n	800b298 <__ssputs_r+0x5c>
 800b2d6:	6921      	ldr	r1, [r4, #16]
 800b2d8:	4650      	mov	r0, sl
 800b2da:	f7ff feb7 	bl	800b04c <_free_r>
 800b2de:	230c      	movs	r3, #12
 800b2e0:	f8ca 3000 	str.w	r3, [sl]
 800b2e4:	89a3      	ldrh	r3, [r4, #12]
 800b2e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2ea:	81a3      	strh	r3, [r4, #12]
 800b2ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b2f0:	e7e9      	b.n	800b2c6 <__ssputs_r+0x8a>
	...

0800b2f4 <_svfiprintf_r>:
 800b2f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2f8:	4698      	mov	r8, r3
 800b2fa:	898b      	ldrh	r3, [r1, #12]
 800b2fc:	061b      	lsls	r3, r3, #24
 800b2fe:	b09d      	sub	sp, #116	@ 0x74
 800b300:	4607      	mov	r7, r0
 800b302:	460d      	mov	r5, r1
 800b304:	4614      	mov	r4, r2
 800b306:	d510      	bpl.n	800b32a <_svfiprintf_r+0x36>
 800b308:	690b      	ldr	r3, [r1, #16]
 800b30a:	b973      	cbnz	r3, 800b32a <_svfiprintf_r+0x36>
 800b30c:	2140      	movs	r1, #64	@ 0x40
 800b30e:	f7ff ff09 	bl	800b124 <_malloc_r>
 800b312:	6028      	str	r0, [r5, #0]
 800b314:	6128      	str	r0, [r5, #16]
 800b316:	b930      	cbnz	r0, 800b326 <_svfiprintf_r+0x32>
 800b318:	230c      	movs	r3, #12
 800b31a:	603b      	str	r3, [r7, #0]
 800b31c:	f04f 30ff 	mov.w	r0, #4294967295
 800b320:	b01d      	add	sp, #116	@ 0x74
 800b322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b326:	2340      	movs	r3, #64	@ 0x40
 800b328:	616b      	str	r3, [r5, #20]
 800b32a:	2300      	movs	r3, #0
 800b32c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b32e:	2320      	movs	r3, #32
 800b330:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b334:	f8cd 800c 	str.w	r8, [sp, #12]
 800b338:	2330      	movs	r3, #48	@ 0x30
 800b33a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b4d8 <_svfiprintf_r+0x1e4>
 800b33e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b342:	f04f 0901 	mov.w	r9, #1
 800b346:	4623      	mov	r3, r4
 800b348:	469a      	mov	sl, r3
 800b34a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b34e:	b10a      	cbz	r2, 800b354 <_svfiprintf_r+0x60>
 800b350:	2a25      	cmp	r2, #37	@ 0x25
 800b352:	d1f9      	bne.n	800b348 <_svfiprintf_r+0x54>
 800b354:	ebba 0b04 	subs.w	fp, sl, r4
 800b358:	d00b      	beq.n	800b372 <_svfiprintf_r+0x7e>
 800b35a:	465b      	mov	r3, fp
 800b35c:	4622      	mov	r2, r4
 800b35e:	4629      	mov	r1, r5
 800b360:	4638      	mov	r0, r7
 800b362:	f7ff ff6b 	bl	800b23c <__ssputs_r>
 800b366:	3001      	adds	r0, #1
 800b368:	f000 80a7 	beq.w	800b4ba <_svfiprintf_r+0x1c6>
 800b36c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b36e:	445a      	add	r2, fp
 800b370:	9209      	str	r2, [sp, #36]	@ 0x24
 800b372:	f89a 3000 	ldrb.w	r3, [sl]
 800b376:	2b00      	cmp	r3, #0
 800b378:	f000 809f 	beq.w	800b4ba <_svfiprintf_r+0x1c6>
 800b37c:	2300      	movs	r3, #0
 800b37e:	f04f 32ff 	mov.w	r2, #4294967295
 800b382:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b386:	f10a 0a01 	add.w	sl, sl, #1
 800b38a:	9304      	str	r3, [sp, #16]
 800b38c:	9307      	str	r3, [sp, #28]
 800b38e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b392:	931a      	str	r3, [sp, #104]	@ 0x68
 800b394:	4654      	mov	r4, sl
 800b396:	2205      	movs	r2, #5
 800b398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b39c:	484e      	ldr	r0, [pc, #312]	@ (800b4d8 <_svfiprintf_r+0x1e4>)
 800b39e:	f7f4 ff7f 	bl	80002a0 <memchr>
 800b3a2:	9a04      	ldr	r2, [sp, #16]
 800b3a4:	b9d8      	cbnz	r0, 800b3de <_svfiprintf_r+0xea>
 800b3a6:	06d0      	lsls	r0, r2, #27
 800b3a8:	bf44      	itt	mi
 800b3aa:	2320      	movmi	r3, #32
 800b3ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3b0:	0711      	lsls	r1, r2, #28
 800b3b2:	bf44      	itt	mi
 800b3b4:	232b      	movmi	r3, #43	@ 0x2b
 800b3b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3ba:	f89a 3000 	ldrb.w	r3, [sl]
 800b3be:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3c0:	d015      	beq.n	800b3ee <_svfiprintf_r+0xfa>
 800b3c2:	9a07      	ldr	r2, [sp, #28]
 800b3c4:	4654      	mov	r4, sl
 800b3c6:	2000      	movs	r0, #0
 800b3c8:	f04f 0c0a 	mov.w	ip, #10
 800b3cc:	4621      	mov	r1, r4
 800b3ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3d2:	3b30      	subs	r3, #48	@ 0x30
 800b3d4:	2b09      	cmp	r3, #9
 800b3d6:	d94b      	bls.n	800b470 <_svfiprintf_r+0x17c>
 800b3d8:	b1b0      	cbz	r0, 800b408 <_svfiprintf_r+0x114>
 800b3da:	9207      	str	r2, [sp, #28]
 800b3dc:	e014      	b.n	800b408 <_svfiprintf_r+0x114>
 800b3de:	eba0 0308 	sub.w	r3, r0, r8
 800b3e2:	fa09 f303 	lsl.w	r3, r9, r3
 800b3e6:	4313      	orrs	r3, r2
 800b3e8:	9304      	str	r3, [sp, #16]
 800b3ea:	46a2      	mov	sl, r4
 800b3ec:	e7d2      	b.n	800b394 <_svfiprintf_r+0xa0>
 800b3ee:	9b03      	ldr	r3, [sp, #12]
 800b3f0:	1d19      	adds	r1, r3, #4
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	9103      	str	r1, [sp, #12]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	bfbb      	ittet	lt
 800b3fa:	425b      	neglt	r3, r3
 800b3fc:	f042 0202 	orrlt.w	r2, r2, #2
 800b400:	9307      	strge	r3, [sp, #28]
 800b402:	9307      	strlt	r3, [sp, #28]
 800b404:	bfb8      	it	lt
 800b406:	9204      	strlt	r2, [sp, #16]
 800b408:	7823      	ldrb	r3, [r4, #0]
 800b40a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b40c:	d10a      	bne.n	800b424 <_svfiprintf_r+0x130>
 800b40e:	7863      	ldrb	r3, [r4, #1]
 800b410:	2b2a      	cmp	r3, #42	@ 0x2a
 800b412:	d132      	bne.n	800b47a <_svfiprintf_r+0x186>
 800b414:	9b03      	ldr	r3, [sp, #12]
 800b416:	1d1a      	adds	r2, r3, #4
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	9203      	str	r2, [sp, #12]
 800b41c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b420:	3402      	adds	r4, #2
 800b422:	9305      	str	r3, [sp, #20]
 800b424:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b4e8 <_svfiprintf_r+0x1f4>
 800b428:	7821      	ldrb	r1, [r4, #0]
 800b42a:	2203      	movs	r2, #3
 800b42c:	4650      	mov	r0, sl
 800b42e:	f7f4 ff37 	bl	80002a0 <memchr>
 800b432:	b138      	cbz	r0, 800b444 <_svfiprintf_r+0x150>
 800b434:	9b04      	ldr	r3, [sp, #16]
 800b436:	eba0 000a 	sub.w	r0, r0, sl
 800b43a:	2240      	movs	r2, #64	@ 0x40
 800b43c:	4082      	lsls	r2, r0
 800b43e:	4313      	orrs	r3, r2
 800b440:	3401      	adds	r4, #1
 800b442:	9304      	str	r3, [sp, #16]
 800b444:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b448:	4824      	ldr	r0, [pc, #144]	@ (800b4dc <_svfiprintf_r+0x1e8>)
 800b44a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b44e:	2206      	movs	r2, #6
 800b450:	f7f4 ff26 	bl	80002a0 <memchr>
 800b454:	2800      	cmp	r0, #0
 800b456:	d036      	beq.n	800b4c6 <_svfiprintf_r+0x1d2>
 800b458:	4b21      	ldr	r3, [pc, #132]	@ (800b4e0 <_svfiprintf_r+0x1ec>)
 800b45a:	bb1b      	cbnz	r3, 800b4a4 <_svfiprintf_r+0x1b0>
 800b45c:	9b03      	ldr	r3, [sp, #12]
 800b45e:	3307      	adds	r3, #7
 800b460:	f023 0307 	bic.w	r3, r3, #7
 800b464:	3308      	adds	r3, #8
 800b466:	9303      	str	r3, [sp, #12]
 800b468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b46a:	4433      	add	r3, r6
 800b46c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b46e:	e76a      	b.n	800b346 <_svfiprintf_r+0x52>
 800b470:	fb0c 3202 	mla	r2, ip, r2, r3
 800b474:	460c      	mov	r4, r1
 800b476:	2001      	movs	r0, #1
 800b478:	e7a8      	b.n	800b3cc <_svfiprintf_r+0xd8>
 800b47a:	2300      	movs	r3, #0
 800b47c:	3401      	adds	r4, #1
 800b47e:	9305      	str	r3, [sp, #20]
 800b480:	4619      	mov	r1, r3
 800b482:	f04f 0c0a 	mov.w	ip, #10
 800b486:	4620      	mov	r0, r4
 800b488:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b48c:	3a30      	subs	r2, #48	@ 0x30
 800b48e:	2a09      	cmp	r2, #9
 800b490:	d903      	bls.n	800b49a <_svfiprintf_r+0x1a6>
 800b492:	2b00      	cmp	r3, #0
 800b494:	d0c6      	beq.n	800b424 <_svfiprintf_r+0x130>
 800b496:	9105      	str	r1, [sp, #20]
 800b498:	e7c4      	b.n	800b424 <_svfiprintf_r+0x130>
 800b49a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b49e:	4604      	mov	r4, r0
 800b4a0:	2301      	movs	r3, #1
 800b4a2:	e7f0      	b.n	800b486 <_svfiprintf_r+0x192>
 800b4a4:	ab03      	add	r3, sp, #12
 800b4a6:	9300      	str	r3, [sp, #0]
 800b4a8:	462a      	mov	r2, r5
 800b4aa:	4b0e      	ldr	r3, [pc, #56]	@ (800b4e4 <_svfiprintf_r+0x1f0>)
 800b4ac:	a904      	add	r1, sp, #16
 800b4ae:	4638      	mov	r0, r7
 800b4b0:	f3af 8000 	nop.w
 800b4b4:	1c42      	adds	r2, r0, #1
 800b4b6:	4606      	mov	r6, r0
 800b4b8:	d1d6      	bne.n	800b468 <_svfiprintf_r+0x174>
 800b4ba:	89ab      	ldrh	r3, [r5, #12]
 800b4bc:	065b      	lsls	r3, r3, #25
 800b4be:	f53f af2d 	bmi.w	800b31c <_svfiprintf_r+0x28>
 800b4c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4c4:	e72c      	b.n	800b320 <_svfiprintf_r+0x2c>
 800b4c6:	ab03      	add	r3, sp, #12
 800b4c8:	9300      	str	r3, [sp, #0]
 800b4ca:	462a      	mov	r2, r5
 800b4cc:	4b05      	ldr	r3, [pc, #20]	@ (800b4e4 <_svfiprintf_r+0x1f0>)
 800b4ce:	a904      	add	r1, sp, #16
 800b4d0:	4638      	mov	r0, r7
 800b4d2:	f000 f879 	bl	800b5c8 <_printf_i>
 800b4d6:	e7ed      	b.n	800b4b4 <_svfiprintf_r+0x1c0>
 800b4d8:	0802020c 	.word	0x0802020c
 800b4dc:	08020216 	.word	0x08020216
 800b4e0:	00000000 	.word	0x00000000
 800b4e4:	0800b23d 	.word	0x0800b23d
 800b4e8:	08020212 	.word	0x08020212

0800b4ec <_printf_common>:
 800b4ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4f0:	4616      	mov	r6, r2
 800b4f2:	4698      	mov	r8, r3
 800b4f4:	688a      	ldr	r2, [r1, #8]
 800b4f6:	690b      	ldr	r3, [r1, #16]
 800b4f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b4fc:	4293      	cmp	r3, r2
 800b4fe:	bfb8      	it	lt
 800b500:	4613      	movlt	r3, r2
 800b502:	6033      	str	r3, [r6, #0]
 800b504:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b508:	4607      	mov	r7, r0
 800b50a:	460c      	mov	r4, r1
 800b50c:	b10a      	cbz	r2, 800b512 <_printf_common+0x26>
 800b50e:	3301      	adds	r3, #1
 800b510:	6033      	str	r3, [r6, #0]
 800b512:	6823      	ldr	r3, [r4, #0]
 800b514:	0699      	lsls	r1, r3, #26
 800b516:	bf42      	ittt	mi
 800b518:	6833      	ldrmi	r3, [r6, #0]
 800b51a:	3302      	addmi	r3, #2
 800b51c:	6033      	strmi	r3, [r6, #0]
 800b51e:	6825      	ldr	r5, [r4, #0]
 800b520:	f015 0506 	ands.w	r5, r5, #6
 800b524:	d106      	bne.n	800b534 <_printf_common+0x48>
 800b526:	f104 0a19 	add.w	sl, r4, #25
 800b52a:	68e3      	ldr	r3, [r4, #12]
 800b52c:	6832      	ldr	r2, [r6, #0]
 800b52e:	1a9b      	subs	r3, r3, r2
 800b530:	42ab      	cmp	r3, r5
 800b532:	dc26      	bgt.n	800b582 <_printf_common+0x96>
 800b534:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b538:	6822      	ldr	r2, [r4, #0]
 800b53a:	3b00      	subs	r3, #0
 800b53c:	bf18      	it	ne
 800b53e:	2301      	movne	r3, #1
 800b540:	0692      	lsls	r2, r2, #26
 800b542:	d42b      	bmi.n	800b59c <_printf_common+0xb0>
 800b544:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b548:	4641      	mov	r1, r8
 800b54a:	4638      	mov	r0, r7
 800b54c:	47c8      	blx	r9
 800b54e:	3001      	adds	r0, #1
 800b550:	d01e      	beq.n	800b590 <_printf_common+0xa4>
 800b552:	6823      	ldr	r3, [r4, #0]
 800b554:	6922      	ldr	r2, [r4, #16]
 800b556:	f003 0306 	and.w	r3, r3, #6
 800b55a:	2b04      	cmp	r3, #4
 800b55c:	bf02      	ittt	eq
 800b55e:	68e5      	ldreq	r5, [r4, #12]
 800b560:	6833      	ldreq	r3, [r6, #0]
 800b562:	1aed      	subeq	r5, r5, r3
 800b564:	68a3      	ldr	r3, [r4, #8]
 800b566:	bf0c      	ite	eq
 800b568:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b56c:	2500      	movne	r5, #0
 800b56e:	4293      	cmp	r3, r2
 800b570:	bfc4      	itt	gt
 800b572:	1a9b      	subgt	r3, r3, r2
 800b574:	18ed      	addgt	r5, r5, r3
 800b576:	2600      	movs	r6, #0
 800b578:	341a      	adds	r4, #26
 800b57a:	42b5      	cmp	r5, r6
 800b57c:	d11a      	bne.n	800b5b4 <_printf_common+0xc8>
 800b57e:	2000      	movs	r0, #0
 800b580:	e008      	b.n	800b594 <_printf_common+0xa8>
 800b582:	2301      	movs	r3, #1
 800b584:	4652      	mov	r2, sl
 800b586:	4641      	mov	r1, r8
 800b588:	4638      	mov	r0, r7
 800b58a:	47c8      	blx	r9
 800b58c:	3001      	adds	r0, #1
 800b58e:	d103      	bne.n	800b598 <_printf_common+0xac>
 800b590:	f04f 30ff 	mov.w	r0, #4294967295
 800b594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b598:	3501      	adds	r5, #1
 800b59a:	e7c6      	b.n	800b52a <_printf_common+0x3e>
 800b59c:	18e1      	adds	r1, r4, r3
 800b59e:	1c5a      	adds	r2, r3, #1
 800b5a0:	2030      	movs	r0, #48	@ 0x30
 800b5a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b5a6:	4422      	add	r2, r4
 800b5a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b5ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5b0:	3302      	adds	r3, #2
 800b5b2:	e7c7      	b.n	800b544 <_printf_common+0x58>
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	4622      	mov	r2, r4
 800b5b8:	4641      	mov	r1, r8
 800b5ba:	4638      	mov	r0, r7
 800b5bc:	47c8      	blx	r9
 800b5be:	3001      	adds	r0, #1
 800b5c0:	d0e6      	beq.n	800b590 <_printf_common+0xa4>
 800b5c2:	3601      	adds	r6, #1
 800b5c4:	e7d9      	b.n	800b57a <_printf_common+0x8e>
	...

0800b5c8 <_printf_i>:
 800b5c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5cc:	7e0f      	ldrb	r7, [r1, #24]
 800b5ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b5d0:	2f78      	cmp	r7, #120	@ 0x78
 800b5d2:	4691      	mov	r9, r2
 800b5d4:	4680      	mov	r8, r0
 800b5d6:	460c      	mov	r4, r1
 800b5d8:	469a      	mov	sl, r3
 800b5da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b5de:	d807      	bhi.n	800b5f0 <_printf_i+0x28>
 800b5e0:	2f62      	cmp	r7, #98	@ 0x62
 800b5e2:	d80a      	bhi.n	800b5fa <_printf_i+0x32>
 800b5e4:	2f00      	cmp	r7, #0
 800b5e6:	f000 80d1 	beq.w	800b78c <_printf_i+0x1c4>
 800b5ea:	2f58      	cmp	r7, #88	@ 0x58
 800b5ec:	f000 80b8 	beq.w	800b760 <_printf_i+0x198>
 800b5f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b5f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b5f8:	e03a      	b.n	800b670 <_printf_i+0xa8>
 800b5fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b5fe:	2b15      	cmp	r3, #21
 800b600:	d8f6      	bhi.n	800b5f0 <_printf_i+0x28>
 800b602:	a101      	add	r1, pc, #4	@ (adr r1, 800b608 <_printf_i+0x40>)
 800b604:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b608:	0800b661 	.word	0x0800b661
 800b60c:	0800b675 	.word	0x0800b675
 800b610:	0800b5f1 	.word	0x0800b5f1
 800b614:	0800b5f1 	.word	0x0800b5f1
 800b618:	0800b5f1 	.word	0x0800b5f1
 800b61c:	0800b5f1 	.word	0x0800b5f1
 800b620:	0800b675 	.word	0x0800b675
 800b624:	0800b5f1 	.word	0x0800b5f1
 800b628:	0800b5f1 	.word	0x0800b5f1
 800b62c:	0800b5f1 	.word	0x0800b5f1
 800b630:	0800b5f1 	.word	0x0800b5f1
 800b634:	0800b773 	.word	0x0800b773
 800b638:	0800b69f 	.word	0x0800b69f
 800b63c:	0800b72d 	.word	0x0800b72d
 800b640:	0800b5f1 	.word	0x0800b5f1
 800b644:	0800b5f1 	.word	0x0800b5f1
 800b648:	0800b795 	.word	0x0800b795
 800b64c:	0800b5f1 	.word	0x0800b5f1
 800b650:	0800b69f 	.word	0x0800b69f
 800b654:	0800b5f1 	.word	0x0800b5f1
 800b658:	0800b5f1 	.word	0x0800b5f1
 800b65c:	0800b735 	.word	0x0800b735
 800b660:	6833      	ldr	r3, [r6, #0]
 800b662:	1d1a      	adds	r2, r3, #4
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	6032      	str	r2, [r6, #0]
 800b668:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b66c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b670:	2301      	movs	r3, #1
 800b672:	e09c      	b.n	800b7ae <_printf_i+0x1e6>
 800b674:	6833      	ldr	r3, [r6, #0]
 800b676:	6820      	ldr	r0, [r4, #0]
 800b678:	1d19      	adds	r1, r3, #4
 800b67a:	6031      	str	r1, [r6, #0]
 800b67c:	0606      	lsls	r6, r0, #24
 800b67e:	d501      	bpl.n	800b684 <_printf_i+0xbc>
 800b680:	681d      	ldr	r5, [r3, #0]
 800b682:	e003      	b.n	800b68c <_printf_i+0xc4>
 800b684:	0645      	lsls	r5, r0, #25
 800b686:	d5fb      	bpl.n	800b680 <_printf_i+0xb8>
 800b688:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b68c:	2d00      	cmp	r5, #0
 800b68e:	da03      	bge.n	800b698 <_printf_i+0xd0>
 800b690:	232d      	movs	r3, #45	@ 0x2d
 800b692:	426d      	negs	r5, r5
 800b694:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b698:	4858      	ldr	r0, [pc, #352]	@ (800b7fc <_printf_i+0x234>)
 800b69a:	230a      	movs	r3, #10
 800b69c:	e011      	b.n	800b6c2 <_printf_i+0xfa>
 800b69e:	6821      	ldr	r1, [r4, #0]
 800b6a0:	6833      	ldr	r3, [r6, #0]
 800b6a2:	0608      	lsls	r0, r1, #24
 800b6a4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b6a8:	d402      	bmi.n	800b6b0 <_printf_i+0xe8>
 800b6aa:	0649      	lsls	r1, r1, #25
 800b6ac:	bf48      	it	mi
 800b6ae:	b2ad      	uxthmi	r5, r5
 800b6b0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6b2:	4852      	ldr	r0, [pc, #328]	@ (800b7fc <_printf_i+0x234>)
 800b6b4:	6033      	str	r3, [r6, #0]
 800b6b6:	bf14      	ite	ne
 800b6b8:	230a      	movne	r3, #10
 800b6ba:	2308      	moveq	r3, #8
 800b6bc:	2100      	movs	r1, #0
 800b6be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b6c2:	6866      	ldr	r6, [r4, #4]
 800b6c4:	60a6      	str	r6, [r4, #8]
 800b6c6:	2e00      	cmp	r6, #0
 800b6c8:	db05      	blt.n	800b6d6 <_printf_i+0x10e>
 800b6ca:	6821      	ldr	r1, [r4, #0]
 800b6cc:	432e      	orrs	r6, r5
 800b6ce:	f021 0104 	bic.w	r1, r1, #4
 800b6d2:	6021      	str	r1, [r4, #0]
 800b6d4:	d04b      	beq.n	800b76e <_printf_i+0x1a6>
 800b6d6:	4616      	mov	r6, r2
 800b6d8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b6dc:	fb03 5711 	mls	r7, r3, r1, r5
 800b6e0:	5dc7      	ldrb	r7, [r0, r7]
 800b6e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b6e6:	462f      	mov	r7, r5
 800b6e8:	42bb      	cmp	r3, r7
 800b6ea:	460d      	mov	r5, r1
 800b6ec:	d9f4      	bls.n	800b6d8 <_printf_i+0x110>
 800b6ee:	2b08      	cmp	r3, #8
 800b6f0:	d10b      	bne.n	800b70a <_printf_i+0x142>
 800b6f2:	6823      	ldr	r3, [r4, #0]
 800b6f4:	07df      	lsls	r7, r3, #31
 800b6f6:	d508      	bpl.n	800b70a <_printf_i+0x142>
 800b6f8:	6923      	ldr	r3, [r4, #16]
 800b6fa:	6861      	ldr	r1, [r4, #4]
 800b6fc:	4299      	cmp	r1, r3
 800b6fe:	bfde      	ittt	le
 800b700:	2330      	movle	r3, #48	@ 0x30
 800b702:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b706:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b70a:	1b92      	subs	r2, r2, r6
 800b70c:	6122      	str	r2, [r4, #16]
 800b70e:	f8cd a000 	str.w	sl, [sp]
 800b712:	464b      	mov	r3, r9
 800b714:	aa03      	add	r2, sp, #12
 800b716:	4621      	mov	r1, r4
 800b718:	4640      	mov	r0, r8
 800b71a:	f7ff fee7 	bl	800b4ec <_printf_common>
 800b71e:	3001      	adds	r0, #1
 800b720:	d14a      	bne.n	800b7b8 <_printf_i+0x1f0>
 800b722:	f04f 30ff 	mov.w	r0, #4294967295
 800b726:	b004      	add	sp, #16
 800b728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b72c:	6823      	ldr	r3, [r4, #0]
 800b72e:	f043 0320 	orr.w	r3, r3, #32
 800b732:	6023      	str	r3, [r4, #0]
 800b734:	4832      	ldr	r0, [pc, #200]	@ (800b800 <_printf_i+0x238>)
 800b736:	2778      	movs	r7, #120	@ 0x78
 800b738:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b73c:	6823      	ldr	r3, [r4, #0]
 800b73e:	6831      	ldr	r1, [r6, #0]
 800b740:	061f      	lsls	r7, r3, #24
 800b742:	f851 5b04 	ldr.w	r5, [r1], #4
 800b746:	d402      	bmi.n	800b74e <_printf_i+0x186>
 800b748:	065f      	lsls	r7, r3, #25
 800b74a:	bf48      	it	mi
 800b74c:	b2ad      	uxthmi	r5, r5
 800b74e:	6031      	str	r1, [r6, #0]
 800b750:	07d9      	lsls	r1, r3, #31
 800b752:	bf44      	itt	mi
 800b754:	f043 0320 	orrmi.w	r3, r3, #32
 800b758:	6023      	strmi	r3, [r4, #0]
 800b75a:	b11d      	cbz	r5, 800b764 <_printf_i+0x19c>
 800b75c:	2310      	movs	r3, #16
 800b75e:	e7ad      	b.n	800b6bc <_printf_i+0xf4>
 800b760:	4826      	ldr	r0, [pc, #152]	@ (800b7fc <_printf_i+0x234>)
 800b762:	e7e9      	b.n	800b738 <_printf_i+0x170>
 800b764:	6823      	ldr	r3, [r4, #0]
 800b766:	f023 0320 	bic.w	r3, r3, #32
 800b76a:	6023      	str	r3, [r4, #0]
 800b76c:	e7f6      	b.n	800b75c <_printf_i+0x194>
 800b76e:	4616      	mov	r6, r2
 800b770:	e7bd      	b.n	800b6ee <_printf_i+0x126>
 800b772:	6833      	ldr	r3, [r6, #0]
 800b774:	6825      	ldr	r5, [r4, #0]
 800b776:	6961      	ldr	r1, [r4, #20]
 800b778:	1d18      	adds	r0, r3, #4
 800b77a:	6030      	str	r0, [r6, #0]
 800b77c:	062e      	lsls	r6, r5, #24
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	d501      	bpl.n	800b786 <_printf_i+0x1be>
 800b782:	6019      	str	r1, [r3, #0]
 800b784:	e002      	b.n	800b78c <_printf_i+0x1c4>
 800b786:	0668      	lsls	r0, r5, #25
 800b788:	d5fb      	bpl.n	800b782 <_printf_i+0x1ba>
 800b78a:	8019      	strh	r1, [r3, #0]
 800b78c:	2300      	movs	r3, #0
 800b78e:	6123      	str	r3, [r4, #16]
 800b790:	4616      	mov	r6, r2
 800b792:	e7bc      	b.n	800b70e <_printf_i+0x146>
 800b794:	6833      	ldr	r3, [r6, #0]
 800b796:	1d1a      	adds	r2, r3, #4
 800b798:	6032      	str	r2, [r6, #0]
 800b79a:	681e      	ldr	r6, [r3, #0]
 800b79c:	6862      	ldr	r2, [r4, #4]
 800b79e:	2100      	movs	r1, #0
 800b7a0:	4630      	mov	r0, r6
 800b7a2:	f7f4 fd7d 	bl	80002a0 <memchr>
 800b7a6:	b108      	cbz	r0, 800b7ac <_printf_i+0x1e4>
 800b7a8:	1b80      	subs	r0, r0, r6
 800b7aa:	6060      	str	r0, [r4, #4]
 800b7ac:	6863      	ldr	r3, [r4, #4]
 800b7ae:	6123      	str	r3, [r4, #16]
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7b6:	e7aa      	b.n	800b70e <_printf_i+0x146>
 800b7b8:	6923      	ldr	r3, [r4, #16]
 800b7ba:	4632      	mov	r2, r6
 800b7bc:	4649      	mov	r1, r9
 800b7be:	4640      	mov	r0, r8
 800b7c0:	47d0      	blx	sl
 800b7c2:	3001      	adds	r0, #1
 800b7c4:	d0ad      	beq.n	800b722 <_printf_i+0x15a>
 800b7c6:	6823      	ldr	r3, [r4, #0]
 800b7c8:	079b      	lsls	r3, r3, #30
 800b7ca:	d413      	bmi.n	800b7f4 <_printf_i+0x22c>
 800b7cc:	68e0      	ldr	r0, [r4, #12]
 800b7ce:	9b03      	ldr	r3, [sp, #12]
 800b7d0:	4298      	cmp	r0, r3
 800b7d2:	bfb8      	it	lt
 800b7d4:	4618      	movlt	r0, r3
 800b7d6:	e7a6      	b.n	800b726 <_printf_i+0x15e>
 800b7d8:	2301      	movs	r3, #1
 800b7da:	4632      	mov	r2, r6
 800b7dc:	4649      	mov	r1, r9
 800b7de:	4640      	mov	r0, r8
 800b7e0:	47d0      	blx	sl
 800b7e2:	3001      	adds	r0, #1
 800b7e4:	d09d      	beq.n	800b722 <_printf_i+0x15a>
 800b7e6:	3501      	adds	r5, #1
 800b7e8:	68e3      	ldr	r3, [r4, #12]
 800b7ea:	9903      	ldr	r1, [sp, #12]
 800b7ec:	1a5b      	subs	r3, r3, r1
 800b7ee:	42ab      	cmp	r3, r5
 800b7f0:	dcf2      	bgt.n	800b7d8 <_printf_i+0x210>
 800b7f2:	e7eb      	b.n	800b7cc <_printf_i+0x204>
 800b7f4:	2500      	movs	r5, #0
 800b7f6:	f104 0619 	add.w	r6, r4, #25
 800b7fa:	e7f5      	b.n	800b7e8 <_printf_i+0x220>
 800b7fc:	0802021d 	.word	0x0802021d
 800b800:	0802022e 	.word	0x0802022e

0800b804 <memmove>:
 800b804:	4288      	cmp	r0, r1
 800b806:	b510      	push	{r4, lr}
 800b808:	eb01 0402 	add.w	r4, r1, r2
 800b80c:	d902      	bls.n	800b814 <memmove+0x10>
 800b80e:	4284      	cmp	r4, r0
 800b810:	4623      	mov	r3, r4
 800b812:	d807      	bhi.n	800b824 <memmove+0x20>
 800b814:	1e43      	subs	r3, r0, #1
 800b816:	42a1      	cmp	r1, r4
 800b818:	d008      	beq.n	800b82c <memmove+0x28>
 800b81a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b81e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b822:	e7f8      	b.n	800b816 <memmove+0x12>
 800b824:	4402      	add	r2, r0
 800b826:	4601      	mov	r1, r0
 800b828:	428a      	cmp	r2, r1
 800b82a:	d100      	bne.n	800b82e <memmove+0x2a>
 800b82c:	bd10      	pop	{r4, pc}
 800b82e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b832:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b836:	e7f7      	b.n	800b828 <memmove+0x24>

0800b838 <_sbrk_r>:
 800b838:	b538      	push	{r3, r4, r5, lr}
 800b83a:	4d06      	ldr	r5, [pc, #24]	@ (800b854 <_sbrk_r+0x1c>)
 800b83c:	2300      	movs	r3, #0
 800b83e:	4604      	mov	r4, r0
 800b840:	4608      	mov	r0, r1
 800b842:	602b      	str	r3, [r5, #0]
 800b844:	f7f7 fb56 	bl	8002ef4 <_sbrk>
 800b848:	1c43      	adds	r3, r0, #1
 800b84a:	d102      	bne.n	800b852 <_sbrk_r+0x1a>
 800b84c:	682b      	ldr	r3, [r5, #0]
 800b84e:	b103      	cbz	r3, 800b852 <_sbrk_r+0x1a>
 800b850:	6023      	str	r3, [r4, #0]
 800b852:	bd38      	pop	{r3, r4, r5, pc}
 800b854:	20007684 	.word	0x20007684

0800b858 <memcpy>:
 800b858:	440a      	add	r2, r1
 800b85a:	4291      	cmp	r1, r2
 800b85c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b860:	d100      	bne.n	800b864 <memcpy+0xc>
 800b862:	4770      	bx	lr
 800b864:	b510      	push	{r4, lr}
 800b866:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b86a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b86e:	4291      	cmp	r1, r2
 800b870:	d1f9      	bne.n	800b866 <memcpy+0xe>
 800b872:	bd10      	pop	{r4, pc}

0800b874 <_realloc_r>:
 800b874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b878:	4607      	mov	r7, r0
 800b87a:	4614      	mov	r4, r2
 800b87c:	460d      	mov	r5, r1
 800b87e:	b921      	cbnz	r1, 800b88a <_realloc_r+0x16>
 800b880:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b884:	4611      	mov	r1, r2
 800b886:	f7ff bc4d 	b.w	800b124 <_malloc_r>
 800b88a:	b92a      	cbnz	r2, 800b898 <_realloc_r+0x24>
 800b88c:	f7ff fbde 	bl	800b04c <_free_r>
 800b890:	4625      	mov	r5, r4
 800b892:	4628      	mov	r0, r5
 800b894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b898:	f000 f81a 	bl	800b8d0 <_malloc_usable_size_r>
 800b89c:	4284      	cmp	r4, r0
 800b89e:	4606      	mov	r6, r0
 800b8a0:	d802      	bhi.n	800b8a8 <_realloc_r+0x34>
 800b8a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b8a6:	d8f4      	bhi.n	800b892 <_realloc_r+0x1e>
 800b8a8:	4621      	mov	r1, r4
 800b8aa:	4638      	mov	r0, r7
 800b8ac:	f7ff fc3a 	bl	800b124 <_malloc_r>
 800b8b0:	4680      	mov	r8, r0
 800b8b2:	b908      	cbnz	r0, 800b8b8 <_realloc_r+0x44>
 800b8b4:	4645      	mov	r5, r8
 800b8b6:	e7ec      	b.n	800b892 <_realloc_r+0x1e>
 800b8b8:	42b4      	cmp	r4, r6
 800b8ba:	4622      	mov	r2, r4
 800b8bc:	4629      	mov	r1, r5
 800b8be:	bf28      	it	cs
 800b8c0:	4632      	movcs	r2, r6
 800b8c2:	f7ff ffc9 	bl	800b858 <memcpy>
 800b8c6:	4629      	mov	r1, r5
 800b8c8:	4638      	mov	r0, r7
 800b8ca:	f7ff fbbf 	bl	800b04c <_free_r>
 800b8ce:	e7f1      	b.n	800b8b4 <_realloc_r+0x40>

0800b8d0 <_malloc_usable_size_r>:
 800b8d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8d4:	1f18      	subs	r0, r3, #4
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	bfbc      	itt	lt
 800b8da:	580b      	ldrlt	r3, [r1, r0]
 800b8dc:	18c0      	addlt	r0, r0, r3
 800b8de:	4770      	bx	lr

0800b8e0 <cos>:
 800b8e0:	b530      	push	{r4, r5, lr}
 800b8e2:	4d20      	ldr	r5, [pc, #128]	@ (800b964 <cos+0x84>)
 800b8e4:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800b8e8:	42ac      	cmp	r4, r5
 800b8ea:	b087      	sub	sp, #28
 800b8ec:	4602      	mov	r2, r0
 800b8ee:	460b      	mov	r3, r1
 800b8f0:	d806      	bhi.n	800b900 <cos+0x20>
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	b007      	add	sp, #28
 800b8f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b8fc:	f000 b92c 	b.w	800bb58 <__kernel_cos>
 800b900:	4d19      	ldr	r5, [pc, #100]	@ (800b968 <cos+0x88>)
 800b902:	42ac      	cmp	r4, r5
 800b904:	d903      	bls.n	800b90e <cos+0x2e>
 800b906:	f7f4 fd1f 	bl	8000348 <__aeabi_dsub>
 800b90a:	b007      	add	sp, #28
 800b90c:	bd30      	pop	{r4, r5, pc}
 800b90e:	aa02      	add	r2, sp, #8
 800b910:	f000 fa9a 	bl	800be48 <__ieee754_rem_pio2>
 800b914:	f000 0003 	and.w	r0, r0, #3
 800b918:	2801      	cmp	r0, #1
 800b91a:	d009      	beq.n	800b930 <cos+0x50>
 800b91c:	2802      	cmp	r0, #2
 800b91e:	d011      	beq.n	800b944 <cos+0x64>
 800b920:	b9b8      	cbnz	r0, 800b952 <cos+0x72>
 800b922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b92a:	f000 f915 	bl	800bb58 <__kernel_cos>
 800b92e:	e7ec      	b.n	800b90a <cos+0x2a>
 800b930:	9000      	str	r0, [sp, #0]
 800b932:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b93a:	f000 f9cd 	bl	800bcd8 <__kernel_sin>
 800b93e:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 800b942:	e7e2      	b.n	800b90a <cos+0x2a>
 800b944:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b948:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b94c:	f000 f904 	bl	800bb58 <__kernel_cos>
 800b950:	e7f5      	b.n	800b93e <cos+0x5e>
 800b952:	2301      	movs	r3, #1
 800b954:	9300      	str	r3, [sp, #0]
 800b956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b95a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b95e:	f000 f9bb 	bl	800bcd8 <__kernel_sin>
 800b962:	e7d2      	b.n	800b90a <cos+0x2a>
 800b964:	3fe921fb 	.word	0x3fe921fb
 800b968:	7fefffff 	.word	0x7fefffff

0800b96c <fabs>:
 800b96c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b970:	4619      	mov	r1, r3
 800b972:	4770      	bx	lr

0800b974 <sin>:
 800b974:	b530      	push	{r4, r5, lr}
 800b976:	4d20      	ldr	r5, [pc, #128]	@ (800b9f8 <sin+0x84>)
 800b978:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800b97c:	42ac      	cmp	r4, r5
 800b97e:	b087      	sub	sp, #28
 800b980:	4602      	mov	r2, r0
 800b982:	460b      	mov	r3, r1
 800b984:	d806      	bhi.n	800b994 <sin+0x20>
 800b986:	2300      	movs	r3, #0
 800b988:	9300      	str	r3, [sp, #0]
 800b98a:	2200      	movs	r2, #0
 800b98c:	2300      	movs	r3, #0
 800b98e:	f000 f9a3 	bl	800bcd8 <__kernel_sin>
 800b992:	e004      	b.n	800b99e <sin+0x2a>
 800b994:	4d19      	ldr	r5, [pc, #100]	@ (800b9fc <sin+0x88>)
 800b996:	42ac      	cmp	r4, r5
 800b998:	d903      	bls.n	800b9a2 <sin+0x2e>
 800b99a:	f7f4 fcd5 	bl	8000348 <__aeabi_dsub>
 800b99e:	b007      	add	sp, #28
 800b9a0:	bd30      	pop	{r4, r5, pc}
 800b9a2:	aa02      	add	r2, sp, #8
 800b9a4:	f000 fa50 	bl	800be48 <__ieee754_rem_pio2>
 800b9a8:	f000 0003 	and.w	r0, r0, #3
 800b9ac:	2801      	cmp	r0, #1
 800b9ae:	d009      	beq.n	800b9c4 <sin+0x50>
 800b9b0:	2802      	cmp	r0, #2
 800b9b2:	d00e      	beq.n	800b9d2 <sin+0x5e>
 800b9b4:	b9c0      	cbnz	r0, 800b9e8 <sin+0x74>
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	9300      	str	r3, [sp, #0]
 800b9ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9c2:	e7e4      	b.n	800b98e <sin+0x1a>
 800b9c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9cc:	f000 f8c4 	bl	800bb58 <__kernel_cos>
 800b9d0:	e7e5      	b.n	800b99e <sin+0x2a>
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	9300      	str	r3, [sp, #0]
 800b9d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9de:	f000 f97b 	bl	800bcd8 <__kernel_sin>
 800b9e2:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 800b9e6:	e7da      	b.n	800b99e <sin+0x2a>
 800b9e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9f0:	f000 f8b2 	bl	800bb58 <__kernel_cos>
 800b9f4:	e7f5      	b.n	800b9e2 <sin+0x6e>
 800b9f6:	bf00      	nop
 800b9f8:	3fe921fb 	.word	0x3fe921fb
 800b9fc:	7fefffff 	.word	0x7fefffff

0800ba00 <atan2f>:
 800ba00:	f000 bc18 	b.w	800c234 <__ieee754_atan2f>

0800ba04 <sqrtf>:
 800ba04:	b508      	push	{r3, lr}
 800ba06:	ed2d 8b02 	vpush	{d8}
 800ba0a:	ee08 0a10 	vmov	s16, r0
 800ba0e:	f000 f81b 	bl	800ba48 <__ieee754_sqrtf>
 800ba12:	eeb4 8a48 	vcmp.f32	s16, s16
 800ba16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba1a:	ee07 0a90 	vmov	s15, r0
 800ba1e:	d60c      	bvs.n	800ba3a <sqrtf+0x36>
 800ba20:	eddf 8a08 	vldr	s17, [pc, #32]	@ 800ba44 <sqrtf+0x40>
 800ba24:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800ba28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba2c:	d505      	bpl.n	800ba3a <sqrtf+0x36>
 800ba2e:	f7ff fae1 	bl	800aff4 <__errno>
 800ba32:	eec8 7aa8 	vdiv.f32	s15, s17, s17
 800ba36:	2321      	movs	r3, #33	@ 0x21
 800ba38:	6003      	str	r3, [r0, #0]
 800ba3a:	ecbd 8b02 	vpop	{d8}
 800ba3e:	ee17 0a90 	vmov	r0, s15
 800ba42:	bd08      	pop	{r3, pc}
 800ba44:	00000000 	.word	0x00000000

0800ba48 <__ieee754_sqrtf>:
 800ba48:	ee07 0a90 	vmov	s15, r0
 800ba4c:	eef1 7ae7 	vsqrt.f32	s15, s15
 800ba50:	ee17 0a90 	vmov	r0, s15
 800ba54:	4770      	bx	lr
	...

0800ba58 <floor>:
 800ba58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba5c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ba60:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 800ba64:	2e13      	cmp	r6, #19
 800ba66:	4602      	mov	r2, r0
 800ba68:	460b      	mov	r3, r1
 800ba6a:	460c      	mov	r4, r1
 800ba6c:	4605      	mov	r5, r0
 800ba6e:	4680      	mov	r8, r0
 800ba70:	dc35      	bgt.n	800bade <floor+0x86>
 800ba72:	2e00      	cmp	r6, #0
 800ba74:	da17      	bge.n	800baa6 <floor+0x4e>
 800ba76:	a334      	add	r3, pc, #208	@ (adr r3, 800bb48 <floor+0xf0>)
 800ba78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba7c:	f7f4 fc66 	bl	800034c <__adddf3>
 800ba80:	2200      	movs	r2, #0
 800ba82:	2300      	movs	r3, #0
 800ba84:	f7f5 f8a8 	bl	8000bd8 <__aeabi_dcmpgt>
 800ba88:	b150      	cbz	r0, 800baa0 <floor+0x48>
 800ba8a:	2c00      	cmp	r4, #0
 800ba8c:	da57      	bge.n	800bb3e <floor+0xe6>
 800ba8e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ba92:	432c      	orrs	r4, r5
 800ba94:	2500      	movs	r5, #0
 800ba96:	42ac      	cmp	r4, r5
 800ba98:	4c2d      	ldr	r4, [pc, #180]	@ (800bb50 <floor+0xf8>)
 800ba9a:	bf08      	it	eq
 800ba9c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800baa0:	4623      	mov	r3, r4
 800baa2:	462a      	mov	r2, r5
 800baa4:	e024      	b.n	800baf0 <floor+0x98>
 800baa6:	4f2b      	ldr	r7, [pc, #172]	@ (800bb54 <floor+0xfc>)
 800baa8:	4137      	asrs	r7, r6
 800baaa:	ea01 0c07 	and.w	ip, r1, r7
 800baae:	ea5c 0c00 	orrs.w	ip, ip, r0
 800bab2:	d01d      	beq.n	800baf0 <floor+0x98>
 800bab4:	a324      	add	r3, pc, #144	@ (adr r3, 800bb48 <floor+0xf0>)
 800bab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baba:	f7f4 fc47 	bl	800034c <__adddf3>
 800babe:	2200      	movs	r2, #0
 800bac0:	2300      	movs	r3, #0
 800bac2:	f7f5 f889 	bl	8000bd8 <__aeabi_dcmpgt>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	d0ea      	beq.n	800baa0 <floor+0x48>
 800baca:	2c00      	cmp	r4, #0
 800bacc:	bfbe      	ittt	lt
 800bace:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800bad2:	4133      	asrlt	r3, r6
 800bad4:	18e4      	addlt	r4, r4, r3
 800bad6:	ea24 0407 	bic.w	r4, r4, r7
 800bada:	2500      	movs	r5, #0
 800badc:	e7e0      	b.n	800baa0 <floor+0x48>
 800bade:	2e33      	cmp	r6, #51	@ 0x33
 800bae0:	dd0a      	ble.n	800baf8 <floor+0xa0>
 800bae2:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800bae6:	d103      	bne.n	800baf0 <floor+0x98>
 800bae8:	f7f4 fc30 	bl	800034c <__adddf3>
 800baec:	4602      	mov	r2, r0
 800baee:	460b      	mov	r3, r1
 800baf0:	4610      	mov	r0, r2
 800baf2:	4619      	mov	r1, r3
 800baf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800baf8:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 800bafc:	f04f 3cff 	mov.w	ip, #4294967295
 800bb00:	fa2c f707 	lsr.w	r7, ip, r7
 800bb04:	4207      	tst	r7, r0
 800bb06:	d0f3      	beq.n	800baf0 <floor+0x98>
 800bb08:	a30f      	add	r3, pc, #60	@ (adr r3, 800bb48 <floor+0xf0>)
 800bb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb0e:	f7f4 fc1d 	bl	800034c <__adddf3>
 800bb12:	2200      	movs	r2, #0
 800bb14:	2300      	movs	r3, #0
 800bb16:	f7f5 f85f 	bl	8000bd8 <__aeabi_dcmpgt>
 800bb1a:	2800      	cmp	r0, #0
 800bb1c:	d0c0      	beq.n	800baa0 <floor+0x48>
 800bb1e:	2c00      	cmp	r4, #0
 800bb20:	da0a      	bge.n	800bb38 <floor+0xe0>
 800bb22:	2e14      	cmp	r6, #20
 800bb24:	d101      	bne.n	800bb2a <floor+0xd2>
 800bb26:	3401      	adds	r4, #1
 800bb28:	e006      	b.n	800bb38 <floor+0xe0>
 800bb2a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800bb2e:	2301      	movs	r3, #1
 800bb30:	40b3      	lsls	r3, r6
 800bb32:	441d      	add	r5, r3
 800bb34:	4545      	cmp	r5, r8
 800bb36:	d3f6      	bcc.n	800bb26 <floor+0xce>
 800bb38:	ea25 0507 	bic.w	r5, r5, r7
 800bb3c:	e7b0      	b.n	800baa0 <floor+0x48>
 800bb3e:	2500      	movs	r5, #0
 800bb40:	462c      	mov	r4, r5
 800bb42:	e7ad      	b.n	800baa0 <floor+0x48>
 800bb44:	f3af 8000 	nop.w
 800bb48:	8800759c 	.word	0x8800759c
 800bb4c:	7e37e43c 	.word	0x7e37e43c
 800bb50:	bff00000 	.word	0xbff00000
 800bb54:	000fffff 	.word	0x000fffff

0800bb58 <__kernel_cos>:
 800bb58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb5c:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800bb60:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800bb64:	e9cd 2300 	strd	r2, r3, [sp]
 800bb68:	4680      	mov	r8, r0
 800bb6a:	4689      	mov	r9, r1
 800bb6c:	d204      	bcs.n	800bb78 <__kernel_cos+0x20>
 800bb6e:	f7f5 f83d 	bl	8000bec <__aeabi_d2iz>
 800bb72:	2800      	cmp	r0, #0
 800bb74:	f000 8086 	beq.w	800bc84 <__kernel_cos+0x12c>
 800bb78:	4642      	mov	r2, r8
 800bb7a:	464b      	mov	r3, r9
 800bb7c:	4640      	mov	r0, r8
 800bb7e:	4649      	mov	r1, r9
 800bb80:	f7f4 fd9a 	bl	80006b8 <__aeabi_dmul>
 800bb84:	4b4e      	ldr	r3, [pc, #312]	@ (800bcc0 <__kernel_cos+0x168>)
 800bb86:	2200      	movs	r2, #0
 800bb88:	4604      	mov	r4, r0
 800bb8a:	460d      	mov	r5, r1
 800bb8c:	f7f4 fd94 	bl	80006b8 <__aeabi_dmul>
 800bb90:	a33f      	add	r3, pc, #252	@ (adr r3, 800bc90 <__kernel_cos+0x138>)
 800bb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb96:	4682      	mov	sl, r0
 800bb98:	468b      	mov	fp, r1
 800bb9a:	4620      	mov	r0, r4
 800bb9c:	4629      	mov	r1, r5
 800bb9e:	f7f4 fd8b 	bl	80006b8 <__aeabi_dmul>
 800bba2:	a33d      	add	r3, pc, #244	@ (adr r3, 800bc98 <__kernel_cos+0x140>)
 800bba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba8:	f7f4 fbd0 	bl	800034c <__adddf3>
 800bbac:	4622      	mov	r2, r4
 800bbae:	462b      	mov	r3, r5
 800bbb0:	f7f4 fd82 	bl	80006b8 <__aeabi_dmul>
 800bbb4:	a33a      	add	r3, pc, #232	@ (adr r3, 800bca0 <__kernel_cos+0x148>)
 800bbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbba:	f7f4 fbc5 	bl	8000348 <__aeabi_dsub>
 800bbbe:	4622      	mov	r2, r4
 800bbc0:	462b      	mov	r3, r5
 800bbc2:	f7f4 fd79 	bl	80006b8 <__aeabi_dmul>
 800bbc6:	a338      	add	r3, pc, #224	@ (adr r3, 800bca8 <__kernel_cos+0x150>)
 800bbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbcc:	f7f4 fbbe 	bl	800034c <__adddf3>
 800bbd0:	4622      	mov	r2, r4
 800bbd2:	462b      	mov	r3, r5
 800bbd4:	f7f4 fd70 	bl	80006b8 <__aeabi_dmul>
 800bbd8:	a335      	add	r3, pc, #212	@ (adr r3, 800bcb0 <__kernel_cos+0x158>)
 800bbda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbde:	f7f4 fbb3 	bl	8000348 <__aeabi_dsub>
 800bbe2:	4622      	mov	r2, r4
 800bbe4:	462b      	mov	r3, r5
 800bbe6:	f7f4 fd67 	bl	80006b8 <__aeabi_dmul>
 800bbea:	a333      	add	r3, pc, #204	@ (adr r3, 800bcb8 <__kernel_cos+0x160>)
 800bbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf0:	f7f4 fbac 	bl	800034c <__adddf3>
 800bbf4:	4622      	mov	r2, r4
 800bbf6:	462b      	mov	r3, r5
 800bbf8:	f7f4 fd5e 	bl	80006b8 <__aeabi_dmul>
 800bbfc:	4622      	mov	r2, r4
 800bbfe:	462b      	mov	r3, r5
 800bc00:	f7f4 fd5a 	bl	80006b8 <__aeabi_dmul>
 800bc04:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc08:	4604      	mov	r4, r0
 800bc0a:	460d      	mov	r5, r1
 800bc0c:	4640      	mov	r0, r8
 800bc0e:	4649      	mov	r1, r9
 800bc10:	f7f4 fd52 	bl	80006b8 <__aeabi_dmul>
 800bc14:	460b      	mov	r3, r1
 800bc16:	4602      	mov	r2, r0
 800bc18:	4629      	mov	r1, r5
 800bc1a:	4620      	mov	r0, r4
 800bc1c:	f7f4 fb94 	bl	8000348 <__aeabi_dsub>
 800bc20:	4b28      	ldr	r3, [pc, #160]	@ (800bcc4 <__kernel_cos+0x16c>)
 800bc22:	429e      	cmp	r6, r3
 800bc24:	4680      	mov	r8, r0
 800bc26:	4689      	mov	r9, r1
 800bc28:	d80e      	bhi.n	800bc48 <__kernel_cos+0xf0>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	4650      	mov	r0, sl
 800bc30:	4659      	mov	r1, fp
 800bc32:	f7f4 fb89 	bl	8000348 <__aeabi_dsub>
 800bc36:	460b      	mov	r3, r1
 800bc38:	4923      	ldr	r1, [pc, #140]	@ (800bcc8 <__kernel_cos+0x170>)
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	2000      	movs	r0, #0
 800bc3e:	f7f4 fb83 	bl	8000348 <__aeabi_dsub>
 800bc42:	b003      	add	sp, #12
 800bc44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc48:	4b20      	ldr	r3, [pc, #128]	@ (800bccc <__kernel_cos+0x174>)
 800bc4a:	491f      	ldr	r1, [pc, #124]	@ (800bcc8 <__kernel_cos+0x170>)
 800bc4c:	429e      	cmp	r6, r3
 800bc4e:	bf8c      	ite	hi
 800bc50:	4d1f      	ldrhi	r5, [pc, #124]	@ (800bcd0 <__kernel_cos+0x178>)
 800bc52:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 800bc56:	2400      	movs	r4, #0
 800bc58:	4622      	mov	r2, r4
 800bc5a:	462b      	mov	r3, r5
 800bc5c:	2000      	movs	r0, #0
 800bc5e:	f7f4 fb73 	bl	8000348 <__aeabi_dsub>
 800bc62:	4622      	mov	r2, r4
 800bc64:	4606      	mov	r6, r0
 800bc66:	460f      	mov	r7, r1
 800bc68:	462b      	mov	r3, r5
 800bc6a:	4650      	mov	r0, sl
 800bc6c:	4659      	mov	r1, fp
 800bc6e:	f7f4 fb6b 	bl	8000348 <__aeabi_dsub>
 800bc72:	4642      	mov	r2, r8
 800bc74:	464b      	mov	r3, r9
 800bc76:	f7f4 fb67 	bl	8000348 <__aeabi_dsub>
 800bc7a:	4602      	mov	r2, r0
 800bc7c:	460b      	mov	r3, r1
 800bc7e:	4630      	mov	r0, r6
 800bc80:	4639      	mov	r1, r7
 800bc82:	e7dc      	b.n	800bc3e <__kernel_cos+0xe6>
 800bc84:	4910      	ldr	r1, [pc, #64]	@ (800bcc8 <__kernel_cos+0x170>)
 800bc86:	2000      	movs	r0, #0
 800bc88:	e7db      	b.n	800bc42 <__kernel_cos+0xea>
 800bc8a:	bf00      	nop
 800bc8c:	f3af 8000 	nop.w
 800bc90:	be8838d4 	.word	0xbe8838d4
 800bc94:	bda8fae9 	.word	0xbda8fae9
 800bc98:	bdb4b1c4 	.word	0xbdb4b1c4
 800bc9c:	3e21ee9e 	.word	0x3e21ee9e
 800bca0:	809c52ad 	.word	0x809c52ad
 800bca4:	3e927e4f 	.word	0x3e927e4f
 800bca8:	19cb1590 	.word	0x19cb1590
 800bcac:	3efa01a0 	.word	0x3efa01a0
 800bcb0:	16c15177 	.word	0x16c15177
 800bcb4:	3f56c16c 	.word	0x3f56c16c
 800bcb8:	5555554c 	.word	0x5555554c
 800bcbc:	3fa55555 	.word	0x3fa55555
 800bcc0:	3fe00000 	.word	0x3fe00000
 800bcc4:	3fd33332 	.word	0x3fd33332
 800bcc8:	3ff00000 	.word	0x3ff00000
 800bccc:	3fe90000 	.word	0x3fe90000
 800bcd0:	3fd20000 	.word	0x3fd20000
 800bcd4:	00000000 	.word	0x00000000

0800bcd8 <__kernel_sin>:
 800bcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	461f      	mov	r7, r3
 800bcde:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bce2:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800bce6:	b085      	sub	sp, #20
 800bce8:	4604      	mov	r4, r0
 800bcea:	460d      	mov	r5, r1
 800bcec:	4616      	mov	r6, r2
 800bcee:	d203      	bcs.n	800bcf8 <__kernel_sin+0x20>
 800bcf0:	f7f4 ff7c 	bl	8000bec <__aeabi_d2iz>
 800bcf4:	2800      	cmp	r0, #0
 800bcf6:	d051      	beq.n	800bd9c <__kernel_sin+0xc4>
 800bcf8:	4622      	mov	r2, r4
 800bcfa:	462b      	mov	r3, r5
 800bcfc:	4620      	mov	r0, r4
 800bcfe:	4629      	mov	r1, r5
 800bd00:	f7f4 fcda 	bl	80006b8 <__aeabi_dmul>
 800bd04:	4682      	mov	sl, r0
 800bd06:	468b      	mov	fp, r1
 800bd08:	4602      	mov	r2, r0
 800bd0a:	460b      	mov	r3, r1
 800bd0c:	4620      	mov	r0, r4
 800bd0e:	4629      	mov	r1, r5
 800bd10:	f7f4 fcd2 	bl	80006b8 <__aeabi_dmul>
 800bd14:	a341      	add	r3, pc, #260	@ (adr r3, 800be1c <__kernel_sin+0x144>)
 800bd16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd1a:	4680      	mov	r8, r0
 800bd1c:	4689      	mov	r9, r1
 800bd1e:	4650      	mov	r0, sl
 800bd20:	4659      	mov	r1, fp
 800bd22:	f7f4 fcc9 	bl	80006b8 <__aeabi_dmul>
 800bd26:	a33f      	add	r3, pc, #252	@ (adr r3, 800be24 <__kernel_sin+0x14c>)
 800bd28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd2c:	f7f4 fb0c 	bl	8000348 <__aeabi_dsub>
 800bd30:	4652      	mov	r2, sl
 800bd32:	465b      	mov	r3, fp
 800bd34:	f7f4 fcc0 	bl	80006b8 <__aeabi_dmul>
 800bd38:	a33c      	add	r3, pc, #240	@ (adr r3, 800be2c <__kernel_sin+0x154>)
 800bd3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3e:	f7f4 fb05 	bl	800034c <__adddf3>
 800bd42:	4652      	mov	r2, sl
 800bd44:	465b      	mov	r3, fp
 800bd46:	f7f4 fcb7 	bl	80006b8 <__aeabi_dmul>
 800bd4a:	a33a      	add	r3, pc, #232	@ (adr r3, 800be34 <__kernel_sin+0x15c>)
 800bd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd50:	f7f4 fafa 	bl	8000348 <__aeabi_dsub>
 800bd54:	4652      	mov	r2, sl
 800bd56:	465b      	mov	r3, fp
 800bd58:	f7f4 fcae 	bl	80006b8 <__aeabi_dmul>
 800bd5c:	a337      	add	r3, pc, #220	@ (adr r3, 800be3c <__kernel_sin+0x164>)
 800bd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd62:	f7f4 faf3 	bl	800034c <__adddf3>
 800bd66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd68:	e9cd 0100 	strd	r0, r1, [sp]
 800bd6c:	b9db      	cbnz	r3, 800bda6 <__kernel_sin+0xce>
 800bd6e:	4602      	mov	r2, r0
 800bd70:	460b      	mov	r3, r1
 800bd72:	4650      	mov	r0, sl
 800bd74:	4659      	mov	r1, fp
 800bd76:	f7f4 fc9f 	bl	80006b8 <__aeabi_dmul>
 800bd7a:	a325      	add	r3, pc, #148	@ (adr r3, 800be10 <__kernel_sin+0x138>)
 800bd7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd80:	f7f4 fae2 	bl	8000348 <__aeabi_dsub>
 800bd84:	4642      	mov	r2, r8
 800bd86:	464b      	mov	r3, r9
 800bd88:	f7f4 fc96 	bl	80006b8 <__aeabi_dmul>
 800bd8c:	4602      	mov	r2, r0
 800bd8e:	460b      	mov	r3, r1
 800bd90:	4620      	mov	r0, r4
 800bd92:	4629      	mov	r1, r5
 800bd94:	f7f4 fada 	bl	800034c <__adddf3>
 800bd98:	4604      	mov	r4, r0
 800bd9a:	460d      	mov	r5, r1
 800bd9c:	4620      	mov	r0, r4
 800bd9e:	4629      	mov	r1, r5
 800bda0:	b005      	add	sp, #20
 800bda2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bda6:	4b1c      	ldr	r3, [pc, #112]	@ (800be18 <__kernel_sin+0x140>)
 800bda8:	2200      	movs	r2, #0
 800bdaa:	4630      	mov	r0, r6
 800bdac:	4639      	mov	r1, r7
 800bdae:	f7f4 fc83 	bl	80006b8 <__aeabi_dmul>
 800bdb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bdba:	4640      	mov	r0, r8
 800bdbc:	4649      	mov	r1, r9
 800bdbe:	f7f4 fc7b 	bl	80006b8 <__aeabi_dmul>
 800bdc2:	4602      	mov	r2, r0
 800bdc4:	460b      	mov	r3, r1
 800bdc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdca:	f7f4 fabd 	bl	8000348 <__aeabi_dsub>
 800bdce:	4652      	mov	r2, sl
 800bdd0:	465b      	mov	r3, fp
 800bdd2:	f7f4 fc71 	bl	80006b8 <__aeabi_dmul>
 800bdd6:	4632      	mov	r2, r6
 800bdd8:	463b      	mov	r3, r7
 800bdda:	f7f4 fab5 	bl	8000348 <__aeabi_dsub>
 800bdde:	a30c      	add	r3, pc, #48	@ (adr r3, 800be10 <__kernel_sin+0x138>)
 800bde0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde4:	4606      	mov	r6, r0
 800bde6:	460f      	mov	r7, r1
 800bde8:	4640      	mov	r0, r8
 800bdea:	4649      	mov	r1, r9
 800bdec:	f7f4 fc64 	bl	80006b8 <__aeabi_dmul>
 800bdf0:	4602      	mov	r2, r0
 800bdf2:	460b      	mov	r3, r1
 800bdf4:	4630      	mov	r0, r6
 800bdf6:	4639      	mov	r1, r7
 800bdf8:	f7f4 faa8 	bl	800034c <__adddf3>
 800bdfc:	4602      	mov	r2, r0
 800bdfe:	460b      	mov	r3, r1
 800be00:	4620      	mov	r0, r4
 800be02:	4629      	mov	r1, r5
 800be04:	f7f4 faa0 	bl	8000348 <__aeabi_dsub>
 800be08:	e7c6      	b.n	800bd98 <__kernel_sin+0xc0>
 800be0a:	bf00      	nop
 800be0c:	f3af 8000 	nop.w
 800be10:	55555549 	.word	0x55555549
 800be14:	3fc55555 	.word	0x3fc55555
 800be18:	3fe00000 	.word	0x3fe00000
 800be1c:	5acfd57c 	.word	0x5acfd57c
 800be20:	3de5d93a 	.word	0x3de5d93a
 800be24:	8a2b9ceb 	.word	0x8a2b9ceb
 800be28:	3e5ae5e6 	.word	0x3e5ae5e6
 800be2c:	57b1fe7d 	.word	0x57b1fe7d
 800be30:	3ec71de3 	.word	0x3ec71de3
 800be34:	19c161d5 	.word	0x19c161d5
 800be38:	3f2a01a0 	.word	0x3f2a01a0
 800be3c:	1110f8a6 	.word	0x1110f8a6
 800be40:	3f811111 	.word	0x3f811111
 800be44:	00000000 	.word	0x00000000

0800be48 <__ieee754_rem_pio2>:
 800be48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be4c:	4bc4      	ldr	r3, [pc, #784]	@ (800c160 <__ieee754_rem_pio2+0x318>)
 800be4e:	b08d      	sub	sp, #52	@ 0x34
 800be50:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 800be54:	4598      	cmp	r8, r3
 800be56:	4606      	mov	r6, r0
 800be58:	460f      	mov	r7, r1
 800be5a:	4614      	mov	r4, r2
 800be5c:	9104      	str	r1, [sp, #16]
 800be5e:	d807      	bhi.n	800be70 <__ieee754_rem_pio2+0x28>
 800be60:	e9c2 6700 	strd	r6, r7, [r2]
 800be64:	2300      	movs	r3, #0
 800be66:	2200      	movs	r2, #0
 800be68:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800be6c:	2500      	movs	r5, #0
 800be6e:	e026      	b.n	800bebe <__ieee754_rem_pio2+0x76>
 800be70:	4bbc      	ldr	r3, [pc, #752]	@ (800c164 <__ieee754_rem_pio2+0x31c>)
 800be72:	4598      	cmp	r8, r3
 800be74:	d876      	bhi.n	800bf64 <__ieee754_rem_pio2+0x11c>
 800be76:	9b04      	ldr	r3, [sp, #16]
 800be78:	4dbb      	ldr	r5, [pc, #748]	@ (800c168 <__ieee754_rem_pio2+0x320>)
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	a3aa      	add	r3, pc, #680	@ (adr r3, 800c128 <__ieee754_rem_pio2+0x2e0>)
 800be7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be82:	dd38      	ble.n	800bef6 <__ieee754_rem_pio2+0xae>
 800be84:	f7f4 fa60 	bl	8000348 <__aeabi_dsub>
 800be88:	45a8      	cmp	r8, r5
 800be8a:	4606      	mov	r6, r0
 800be8c:	460f      	mov	r7, r1
 800be8e:	d01a      	beq.n	800bec6 <__ieee754_rem_pio2+0x7e>
 800be90:	a3a7      	add	r3, pc, #668	@ (adr r3, 800c130 <__ieee754_rem_pio2+0x2e8>)
 800be92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be96:	f7f4 fa57 	bl	8000348 <__aeabi_dsub>
 800be9a:	4602      	mov	r2, r0
 800be9c:	460b      	mov	r3, r1
 800be9e:	4680      	mov	r8, r0
 800bea0:	4689      	mov	r9, r1
 800bea2:	4630      	mov	r0, r6
 800bea4:	4639      	mov	r1, r7
 800bea6:	f7f4 fa4f 	bl	8000348 <__aeabi_dsub>
 800beaa:	a3a1      	add	r3, pc, #644	@ (adr r3, 800c130 <__ieee754_rem_pio2+0x2e8>)
 800beac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb0:	f7f4 fa4a 	bl	8000348 <__aeabi_dsub>
 800beb4:	e9c4 8900 	strd	r8, r9, [r4]
 800beb8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bebc:	2501      	movs	r5, #1
 800bebe:	4628      	mov	r0, r5
 800bec0:	b00d      	add	sp, #52	@ 0x34
 800bec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bec6:	a39c      	add	r3, pc, #624	@ (adr r3, 800c138 <__ieee754_rem_pio2+0x2f0>)
 800bec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800becc:	f7f4 fa3c 	bl	8000348 <__aeabi_dsub>
 800bed0:	a39b      	add	r3, pc, #620	@ (adr r3, 800c140 <__ieee754_rem_pio2+0x2f8>)
 800bed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed6:	4606      	mov	r6, r0
 800bed8:	460f      	mov	r7, r1
 800beda:	f7f4 fa35 	bl	8000348 <__aeabi_dsub>
 800bede:	4602      	mov	r2, r0
 800bee0:	460b      	mov	r3, r1
 800bee2:	4680      	mov	r8, r0
 800bee4:	4689      	mov	r9, r1
 800bee6:	4630      	mov	r0, r6
 800bee8:	4639      	mov	r1, r7
 800beea:	f7f4 fa2d 	bl	8000348 <__aeabi_dsub>
 800beee:	a394      	add	r3, pc, #592	@ (adr r3, 800c140 <__ieee754_rem_pio2+0x2f8>)
 800bef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef4:	e7dc      	b.n	800beb0 <__ieee754_rem_pio2+0x68>
 800bef6:	f7f4 fa29 	bl	800034c <__adddf3>
 800befa:	45a8      	cmp	r8, r5
 800befc:	4606      	mov	r6, r0
 800befe:	460f      	mov	r7, r1
 800bf00:	d018      	beq.n	800bf34 <__ieee754_rem_pio2+0xec>
 800bf02:	a38b      	add	r3, pc, #556	@ (adr r3, 800c130 <__ieee754_rem_pio2+0x2e8>)
 800bf04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf08:	f7f4 fa20 	bl	800034c <__adddf3>
 800bf0c:	4602      	mov	r2, r0
 800bf0e:	460b      	mov	r3, r1
 800bf10:	4680      	mov	r8, r0
 800bf12:	4689      	mov	r9, r1
 800bf14:	4630      	mov	r0, r6
 800bf16:	4639      	mov	r1, r7
 800bf18:	f7f4 fa16 	bl	8000348 <__aeabi_dsub>
 800bf1c:	a384      	add	r3, pc, #528	@ (adr r3, 800c130 <__ieee754_rem_pio2+0x2e8>)
 800bf1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf22:	f7f4 fa13 	bl	800034c <__adddf3>
 800bf26:	f04f 35ff 	mov.w	r5, #4294967295
 800bf2a:	e9c4 8900 	strd	r8, r9, [r4]
 800bf2e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bf32:	e7c4      	b.n	800bebe <__ieee754_rem_pio2+0x76>
 800bf34:	a380      	add	r3, pc, #512	@ (adr r3, 800c138 <__ieee754_rem_pio2+0x2f0>)
 800bf36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf3a:	f7f4 fa07 	bl	800034c <__adddf3>
 800bf3e:	a380      	add	r3, pc, #512	@ (adr r3, 800c140 <__ieee754_rem_pio2+0x2f8>)
 800bf40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf44:	4606      	mov	r6, r0
 800bf46:	460f      	mov	r7, r1
 800bf48:	f7f4 fa00 	bl	800034c <__adddf3>
 800bf4c:	4602      	mov	r2, r0
 800bf4e:	460b      	mov	r3, r1
 800bf50:	4680      	mov	r8, r0
 800bf52:	4689      	mov	r9, r1
 800bf54:	4630      	mov	r0, r6
 800bf56:	4639      	mov	r1, r7
 800bf58:	f7f4 f9f6 	bl	8000348 <__aeabi_dsub>
 800bf5c:	a378      	add	r3, pc, #480	@ (adr r3, 800c140 <__ieee754_rem_pio2+0x2f8>)
 800bf5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf62:	e7de      	b.n	800bf22 <__ieee754_rem_pio2+0xda>
 800bf64:	4b81      	ldr	r3, [pc, #516]	@ (800c16c <__ieee754_rem_pio2+0x324>)
 800bf66:	4598      	cmp	r8, r3
 800bf68:	f200 80cf 	bhi.w	800c10a <__ieee754_rem_pio2+0x2c2>
 800bf6c:	f7ff fcfe 	bl	800b96c <fabs>
 800bf70:	a375      	add	r3, pc, #468	@ (adr r3, 800c148 <__ieee754_rem_pio2+0x300>)
 800bf72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf76:	4606      	mov	r6, r0
 800bf78:	460f      	mov	r7, r1
 800bf7a:	f7f4 fb9d 	bl	80006b8 <__aeabi_dmul>
 800bf7e:	4b7c      	ldr	r3, [pc, #496]	@ (800c170 <__ieee754_rem_pio2+0x328>)
 800bf80:	2200      	movs	r2, #0
 800bf82:	f7f4 f9e3 	bl	800034c <__adddf3>
 800bf86:	f7f4 fe31 	bl	8000bec <__aeabi_d2iz>
 800bf8a:	4605      	mov	r5, r0
 800bf8c:	f7f4 fb2a 	bl	80005e4 <__aeabi_i2d>
 800bf90:	4602      	mov	r2, r0
 800bf92:	460b      	mov	r3, r1
 800bf94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bf98:	a363      	add	r3, pc, #396	@ (adr r3, 800c128 <__ieee754_rem_pio2+0x2e0>)
 800bf9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf9e:	f7f4 fb8b 	bl	80006b8 <__aeabi_dmul>
 800bfa2:	4602      	mov	r2, r0
 800bfa4:	460b      	mov	r3, r1
 800bfa6:	4630      	mov	r0, r6
 800bfa8:	4639      	mov	r1, r7
 800bfaa:	f7f4 f9cd 	bl	8000348 <__aeabi_dsub>
 800bfae:	a360      	add	r3, pc, #384	@ (adr r3, 800c130 <__ieee754_rem_pio2+0x2e8>)
 800bfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb4:	4682      	mov	sl, r0
 800bfb6:	468b      	mov	fp, r1
 800bfb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfbc:	f7f4 fb7c 	bl	80006b8 <__aeabi_dmul>
 800bfc0:	2d1f      	cmp	r5, #31
 800bfc2:	4606      	mov	r6, r0
 800bfc4:	460f      	mov	r7, r1
 800bfc6:	dc0c      	bgt.n	800bfe2 <__ieee754_rem_pio2+0x19a>
 800bfc8:	4b6a      	ldr	r3, [pc, #424]	@ (800c174 <__ieee754_rem_pio2+0x32c>)
 800bfca:	1e6a      	subs	r2, r5, #1
 800bfcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfd0:	4543      	cmp	r3, r8
 800bfd2:	d006      	beq.n	800bfe2 <__ieee754_rem_pio2+0x19a>
 800bfd4:	4632      	mov	r2, r6
 800bfd6:	463b      	mov	r3, r7
 800bfd8:	4650      	mov	r0, sl
 800bfda:	4659      	mov	r1, fp
 800bfdc:	f7f4 f9b4 	bl	8000348 <__aeabi_dsub>
 800bfe0:	e00e      	b.n	800c000 <__ieee754_rem_pio2+0x1b8>
 800bfe2:	463b      	mov	r3, r7
 800bfe4:	4632      	mov	r2, r6
 800bfe6:	4650      	mov	r0, sl
 800bfe8:	4659      	mov	r1, fp
 800bfea:	f7f4 f9ad 	bl	8000348 <__aeabi_dsub>
 800bfee:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bff2:	9305      	str	r3, [sp, #20]
 800bff4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bff8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800bffc:	2b10      	cmp	r3, #16
 800bffe:	dc02      	bgt.n	800c006 <__ieee754_rem_pio2+0x1be>
 800c000:	e9c4 0100 	strd	r0, r1, [r4]
 800c004:	e039      	b.n	800c07a <__ieee754_rem_pio2+0x232>
 800c006:	a34c      	add	r3, pc, #304	@ (adr r3, 800c138 <__ieee754_rem_pio2+0x2f0>)
 800c008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c00c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c010:	f7f4 fb52 	bl	80006b8 <__aeabi_dmul>
 800c014:	4606      	mov	r6, r0
 800c016:	460f      	mov	r7, r1
 800c018:	4602      	mov	r2, r0
 800c01a:	460b      	mov	r3, r1
 800c01c:	4650      	mov	r0, sl
 800c01e:	4659      	mov	r1, fp
 800c020:	f7f4 f992 	bl	8000348 <__aeabi_dsub>
 800c024:	4602      	mov	r2, r0
 800c026:	460b      	mov	r3, r1
 800c028:	4680      	mov	r8, r0
 800c02a:	4689      	mov	r9, r1
 800c02c:	4650      	mov	r0, sl
 800c02e:	4659      	mov	r1, fp
 800c030:	f7f4 f98a 	bl	8000348 <__aeabi_dsub>
 800c034:	4632      	mov	r2, r6
 800c036:	463b      	mov	r3, r7
 800c038:	f7f4 f986 	bl	8000348 <__aeabi_dsub>
 800c03c:	a340      	add	r3, pc, #256	@ (adr r3, 800c140 <__ieee754_rem_pio2+0x2f8>)
 800c03e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c042:	4606      	mov	r6, r0
 800c044:	460f      	mov	r7, r1
 800c046:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c04a:	f7f4 fb35 	bl	80006b8 <__aeabi_dmul>
 800c04e:	4632      	mov	r2, r6
 800c050:	463b      	mov	r3, r7
 800c052:	f7f4 f979 	bl	8000348 <__aeabi_dsub>
 800c056:	4602      	mov	r2, r0
 800c058:	460b      	mov	r3, r1
 800c05a:	4606      	mov	r6, r0
 800c05c:	460f      	mov	r7, r1
 800c05e:	4640      	mov	r0, r8
 800c060:	4649      	mov	r1, r9
 800c062:	f7f4 f971 	bl	8000348 <__aeabi_dsub>
 800c066:	9a05      	ldr	r2, [sp, #20]
 800c068:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c06c:	1ad3      	subs	r3, r2, r3
 800c06e:	2b31      	cmp	r3, #49	@ 0x31
 800c070:	dc20      	bgt.n	800c0b4 <__ieee754_rem_pio2+0x26c>
 800c072:	e9c4 0100 	strd	r0, r1, [r4]
 800c076:	46c2      	mov	sl, r8
 800c078:	46cb      	mov	fp, r9
 800c07a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c07e:	4650      	mov	r0, sl
 800c080:	4642      	mov	r2, r8
 800c082:	464b      	mov	r3, r9
 800c084:	4659      	mov	r1, fp
 800c086:	f7f4 f95f 	bl	8000348 <__aeabi_dsub>
 800c08a:	463b      	mov	r3, r7
 800c08c:	4632      	mov	r2, r6
 800c08e:	f7f4 f95b 	bl	8000348 <__aeabi_dsub>
 800c092:	9b04      	ldr	r3, [sp, #16]
 800c094:	2b00      	cmp	r3, #0
 800c096:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c09a:	f6bf af10 	bge.w	800bebe <__ieee754_rem_pio2+0x76>
 800c09e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800c0a2:	6063      	str	r3, [r4, #4]
 800c0a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c0a8:	f8c4 8000 	str.w	r8, [r4]
 800c0ac:	60a0      	str	r0, [r4, #8]
 800c0ae:	60e3      	str	r3, [r4, #12]
 800c0b0:	426d      	negs	r5, r5
 800c0b2:	e704      	b.n	800bebe <__ieee754_rem_pio2+0x76>
 800c0b4:	a326      	add	r3, pc, #152	@ (adr r3, 800c150 <__ieee754_rem_pio2+0x308>)
 800c0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0be:	f7f4 fafb 	bl	80006b8 <__aeabi_dmul>
 800c0c2:	4606      	mov	r6, r0
 800c0c4:	460f      	mov	r7, r1
 800c0c6:	4602      	mov	r2, r0
 800c0c8:	460b      	mov	r3, r1
 800c0ca:	4640      	mov	r0, r8
 800c0cc:	4649      	mov	r1, r9
 800c0ce:	f7f4 f93b 	bl	8000348 <__aeabi_dsub>
 800c0d2:	4602      	mov	r2, r0
 800c0d4:	460b      	mov	r3, r1
 800c0d6:	4682      	mov	sl, r0
 800c0d8:	468b      	mov	fp, r1
 800c0da:	4640      	mov	r0, r8
 800c0dc:	4649      	mov	r1, r9
 800c0de:	f7f4 f933 	bl	8000348 <__aeabi_dsub>
 800c0e2:	4632      	mov	r2, r6
 800c0e4:	463b      	mov	r3, r7
 800c0e6:	f7f4 f92f 	bl	8000348 <__aeabi_dsub>
 800c0ea:	a31b      	add	r3, pc, #108	@ (adr r3, 800c158 <__ieee754_rem_pio2+0x310>)
 800c0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f0:	4606      	mov	r6, r0
 800c0f2:	460f      	mov	r7, r1
 800c0f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0f8:	f7f4 fade 	bl	80006b8 <__aeabi_dmul>
 800c0fc:	4632      	mov	r2, r6
 800c0fe:	463b      	mov	r3, r7
 800c100:	f7f4 f922 	bl	8000348 <__aeabi_dsub>
 800c104:	4606      	mov	r6, r0
 800c106:	460f      	mov	r7, r1
 800c108:	e764      	b.n	800bfd4 <__ieee754_rem_pio2+0x18c>
 800c10a:	4b1b      	ldr	r3, [pc, #108]	@ (800c178 <__ieee754_rem_pio2+0x330>)
 800c10c:	4598      	cmp	r8, r3
 800c10e:	d935      	bls.n	800c17c <__ieee754_rem_pio2+0x334>
 800c110:	4602      	mov	r2, r0
 800c112:	460b      	mov	r3, r1
 800c114:	f7f4 f918 	bl	8000348 <__aeabi_dsub>
 800c118:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c11c:	e9c4 0100 	strd	r0, r1, [r4]
 800c120:	e6a4      	b.n	800be6c <__ieee754_rem_pio2+0x24>
 800c122:	bf00      	nop
 800c124:	f3af 8000 	nop.w
 800c128:	54400000 	.word	0x54400000
 800c12c:	3ff921fb 	.word	0x3ff921fb
 800c130:	1a626331 	.word	0x1a626331
 800c134:	3dd0b461 	.word	0x3dd0b461
 800c138:	1a600000 	.word	0x1a600000
 800c13c:	3dd0b461 	.word	0x3dd0b461
 800c140:	2e037073 	.word	0x2e037073
 800c144:	3ba3198a 	.word	0x3ba3198a
 800c148:	6dc9c883 	.word	0x6dc9c883
 800c14c:	3fe45f30 	.word	0x3fe45f30
 800c150:	2e000000 	.word	0x2e000000
 800c154:	3ba3198a 	.word	0x3ba3198a
 800c158:	252049c1 	.word	0x252049c1
 800c15c:	397b839a 	.word	0x397b839a
 800c160:	3fe921fb 	.word	0x3fe921fb
 800c164:	4002d97b 	.word	0x4002d97b
 800c168:	3ff921fb 	.word	0x3ff921fb
 800c16c:	413921fb 	.word	0x413921fb
 800c170:	3fe00000 	.word	0x3fe00000
 800c174:	08020240 	.word	0x08020240
 800c178:	7fefffff 	.word	0x7fefffff
 800c17c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800c180:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800c184:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800c188:	460f      	mov	r7, r1
 800c18a:	f7f4 fd2f 	bl	8000bec <__aeabi_d2iz>
 800c18e:	f7f4 fa29 	bl	80005e4 <__aeabi_i2d>
 800c192:	4602      	mov	r2, r0
 800c194:	460b      	mov	r3, r1
 800c196:	4630      	mov	r0, r6
 800c198:	4639      	mov	r1, r7
 800c19a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c19e:	f7f4 f8d3 	bl	8000348 <__aeabi_dsub>
 800c1a2:	4b22      	ldr	r3, [pc, #136]	@ (800c22c <__ieee754_rem_pio2+0x3e4>)
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	f7f4 fa87 	bl	80006b8 <__aeabi_dmul>
 800c1aa:	460f      	mov	r7, r1
 800c1ac:	4606      	mov	r6, r0
 800c1ae:	f7f4 fd1d 	bl	8000bec <__aeabi_d2iz>
 800c1b2:	f7f4 fa17 	bl	80005e4 <__aeabi_i2d>
 800c1b6:	4602      	mov	r2, r0
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	4630      	mov	r0, r6
 800c1bc:	4639      	mov	r1, r7
 800c1be:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c1c2:	f7f4 f8c1 	bl	8000348 <__aeabi_dsub>
 800c1c6:	4b19      	ldr	r3, [pc, #100]	@ (800c22c <__ieee754_rem_pio2+0x3e4>)
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	f7f4 fa75 	bl	80006b8 <__aeabi_dmul>
 800c1ce:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800c1d2:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800c1d6:	f04f 0803 	mov.w	r8, #3
 800c1da:	2600      	movs	r6, #0
 800c1dc:	2700      	movs	r7, #0
 800c1de:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c1e2:	4632      	mov	r2, r6
 800c1e4:	463b      	mov	r3, r7
 800c1e6:	46c2      	mov	sl, r8
 800c1e8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c1ec:	f7f4 fccc 	bl	8000b88 <__aeabi_dcmpeq>
 800c1f0:	2800      	cmp	r0, #0
 800c1f2:	d1f4      	bne.n	800c1de <__ieee754_rem_pio2+0x396>
 800c1f4:	4b0e      	ldr	r3, [pc, #56]	@ (800c230 <__ieee754_rem_pio2+0x3e8>)
 800c1f6:	9301      	str	r3, [sp, #4]
 800c1f8:	2302      	movs	r3, #2
 800c1fa:	9300      	str	r3, [sp, #0]
 800c1fc:	462a      	mov	r2, r5
 800c1fe:	4653      	mov	r3, sl
 800c200:	4621      	mov	r1, r4
 800c202:	a806      	add	r0, sp, #24
 800c204:	f000 fa0c 	bl	800c620 <__kernel_rem_pio2>
 800c208:	9b04      	ldr	r3, [sp, #16]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	4605      	mov	r5, r0
 800c20e:	f6bf ae56 	bge.w	800bebe <__ieee754_rem_pio2+0x76>
 800c212:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c216:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c21a:	e9c4 2300 	strd	r2, r3, [r4]
 800c21e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c222:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c226:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c22a:	e741      	b.n	800c0b0 <__ieee754_rem_pio2+0x268>
 800c22c:	41700000 	.word	0x41700000
 800c230:	080202c0 	.word	0x080202c0

0800c234 <__ieee754_atan2f>:
 800c234:	ee07 1a10 	vmov	s14, r1
 800c238:	460a      	mov	r2, r1
 800c23a:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800c23e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c242:	b538      	push	{r3, r4, r5, lr}
 800c244:	ee07 0a90 	vmov	s15, r0
 800c248:	d805      	bhi.n	800c256 <__ieee754_atan2f+0x22>
 800c24a:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800c24e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c252:	4605      	mov	r5, r0
 800c254:	d904      	bls.n	800c260 <__ieee754_atan2f+0x2c>
 800c256:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c25a:	ee17 0a90 	vmov	r0, s15
 800c25e:	bd38      	pop	{r3, r4, r5, pc}
 800c260:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800c264:	d103      	bne.n	800c26e <__ieee754_atan2f+0x3a>
 800c266:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c26a:	f000 b885 	b.w	800c378 <atanf>
 800c26e:	1794      	asrs	r4, r2, #30
 800c270:	f004 0402 	and.w	r4, r4, #2
 800c274:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c278:	b943      	cbnz	r3, 800c28c <__ieee754_atan2f+0x58>
 800c27a:	2c02      	cmp	r4, #2
 800c27c:	d060      	beq.n	800c340 <__ieee754_atan2f+0x10c>
 800c27e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800c354 <__ieee754_atan2f+0x120>
 800c282:	2c03      	cmp	r4, #3
 800c284:	bf08      	it	eq
 800c286:	eef0 7a47 	vmoveq.f32	s15, s14
 800c28a:	e7e6      	b.n	800c25a <__ieee754_atan2f+0x26>
 800c28c:	b941      	cbnz	r1, 800c2a0 <__ieee754_atan2f+0x6c>
 800c28e:	eddf 7a32 	vldr	s15, [pc, #200]	@ 800c358 <__ieee754_atan2f+0x124>
 800c292:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800c35c <__ieee754_atan2f+0x128>
 800c296:	2d00      	cmp	r5, #0
 800c298:	bfa8      	it	ge
 800c29a:	eef0 7a47 	vmovge.f32	s15, s14
 800c29e:	e7dc      	b.n	800c25a <__ieee754_atan2f+0x26>
 800c2a0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c2a4:	d110      	bne.n	800c2c8 <__ieee754_atan2f+0x94>
 800c2a6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c2aa:	f104 34ff 	add.w	r4, r4, #4294967295
 800c2ae:	d107      	bne.n	800c2c0 <__ieee754_atan2f+0x8c>
 800c2b0:	2c02      	cmp	r4, #2
 800c2b2:	d848      	bhi.n	800c346 <__ieee754_atan2f+0x112>
 800c2b4:	4b2a      	ldr	r3, [pc, #168]	@ (800c360 <__ieee754_atan2f+0x12c>)
 800c2b6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c2ba:	edd3 7a00 	vldr	s15, [r3]
 800c2be:	e7cc      	b.n	800c25a <__ieee754_atan2f+0x26>
 800c2c0:	2c02      	cmp	r4, #2
 800c2c2:	d843      	bhi.n	800c34c <__ieee754_atan2f+0x118>
 800c2c4:	4b27      	ldr	r3, [pc, #156]	@ (800c364 <__ieee754_atan2f+0x130>)
 800c2c6:	e7f6      	b.n	800c2b6 <__ieee754_atan2f+0x82>
 800c2c8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c2cc:	d0df      	beq.n	800c28e <__ieee754_atan2f+0x5a>
 800c2ce:	1a5b      	subs	r3, r3, r1
 800c2d0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800c2d4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800c2d8:	da1c      	bge.n	800c314 <__ieee754_atan2f+0xe0>
 800c2da:	2a00      	cmp	r2, #0
 800c2dc:	da01      	bge.n	800c2e2 <__ieee754_atan2f+0xae>
 800c2de:	313c      	adds	r1, #60	@ 0x3c
 800c2e0:	db1b      	blt.n	800c31a <__ieee754_atan2f+0xe6>
 800c2e2:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800c2e6:	ee17 0a90 	vmov	r0, s15
 800c2ea:	f000 f91b 	bl	800c524 <fabsf>
 800c2ee:	f000 f843 	bl	800c378 <atanf>
 800c2f2:	ee07 0a90 	vmov	s15, r0
 800c2f6:	2c01      	cmp	r4, #1
 800c2f8:	d012      	beq.n	800c320 <__ieee754_atan2f+0xec>
 800c2fa:	2c02      	cmp	r4, #2
 800c2fc:	d017      	beq.n	800c32e <__ieee754_atan2f+0xfa>
 800c2fe:	2c00      	cmp	r4, #0
 800c300:	d0ab      	beq.n	800c25a <__ieee754_atan2f+0x26>
 800c302:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c368 <__ieee754_atan2f+0x134>
 800c306:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c30a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800c36c <__ieee754_atan2f+0x138>
 800c30e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c312:	e7a2      	b.n	800c25a <__ieee754_atan2f+0x26>
 800c314:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800c35c <__ieee754_atan2f+0x128>
 800c318:	e7ed      	b.n	800c2f6 <__ieee754_atan2f+0xc2>
 800c31a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c370 <__ieee754_atan2f+0x13c>
 800c31e:	e7ea      	b.n	800c2f6 <__ieee754_atan2f+0xc2>
 800c320:	ee17 3a90 	vmov	r3, s15
 800c324:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c328:	ee07 3a90 	vmov	s15, r3
 800c32c:	e795      	b.n	800c25a <__ieee754_atan2f+0x26>
 800c32e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c368 <__ieee754_atan2f+0x134>
 800c332:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c336:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800c36c <__ieee754_atan2f+0x138>
 800c33a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c33e:	e78c      	b.n	800c25a <__ieee754_atan2f+0x26>
 800c340:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800c36c <__ieee754_atan2f+0x138>
 800c344:	e789      	b.n	800c25a <__ieee754_atan2f+0x26>
 800c346:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800c374 <__ieee754_atan2f+0x140>
 800c34a:	e786      	b.n	800c25a <__ieee754_atan2f+0x26>
 800c34c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800c370 <__ieee754_atan2f+0x13c>
 800c350:	e783      	b.n	800c25a <__ieee754_atan2f+0x26>
 800c352:	bf00      	nop
 800c354:	c0490fdb 	.word	0xc0490fdb
 800c358:	bfc90fdb 	.word	0xbfc90fdb
 800c35c:	3fc90fdb 	.word	0x3fc90fdb
 800c360:	080203d4 	.word	0x080203d4
 800c364:	080203c8 	.word	0x080203c8
 800c368:	33bbbd2e 	.word	0x33bbbd2e
 800c36c:	40490fdb 	.word	0x40490fdb
 800c370:	00000000 	.word	0x00000000
 800c374:	3f490fdb 	.word	0x3f490fdb

0800c378 <atanf>:
 800c378:	b538      	push	{r3, r4, r5, lr}
 800c37a:	f020 4400 	bic.w	r4, r0, #2147483648	@ 0x80000000
 800c37e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800c382:	ee07 0a90 	vmov	s15, r0
 800c386:	4605      	mov	r5, r0
 800c388:	d310      	bcc.n	800c3ac <atanf+0x34>
 800c38a:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800c38e:	d904      	bls.n	800c39a <atanf+0x22>
 800c390:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800c394:	ee17 0a90 	vmov	r0, s15
 800c398:	bd38      	pop	{r3, r4, r5, pc}
 800c39a:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 800c4d8 <atanf+0x160>
 800c39e:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 800c4dc <atanf+0x164>
 800c3a2:	2800      	cmp	r0, #0
 800c3a4:	bfc8      	it	gt
 800c3a6:	eef0 7a47 	vmovgt.f32	s15, s14
 800c3aa:	e7f3      	b.n	800c394 <atanf+0x1c>
 800c3ac:	4b4c      	ldr	r3, [pc, #304]	@ (800c4e0 <atanf+0x168>)
 800c3ae:	429c      	cmp	r4, r3
 800c3b0:	d810      	bhi.n	800c3d4 <atanf+0x5c>
 800c3b2:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800c3b6:	d20a      	bcs.n	800c3ce <atanf+0x56>
 800c3b8:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800c4e4 <atanf+0x16c>
 800c3bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c3c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c3c4:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800c3c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3cc:	dce2      	bgt.n	800c394 <atanf+0x1c>
 800c3ce:	f04f 33ff 	mov.w	r3, #4294967295
 800c3d2:	e015      	b.n	800c400 <atanf+0x88>
 800c3d4:	f000 f8a6 	bl	800c524 <fabsf>
 800c3d8:	4b43      	ldr	r3, [pc, #268]	@ (800c4e8 <atanf+0x170>)
 800c3da:	429c      	cmp	r4, r3
 800c3dc:	ee07 0a10 	vmov	s14, r0
 800c3e0:	d84f      	bhi.n	800c482 <atanf+0x10a>
 800c3e2:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800c3e6:	429c      	cmp	r4, r3
 800c3e8:	d841      	bhi.n	800c46e <atanf+0xf6>
 800c3ea:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800c3ee:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 800c3f2:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c3fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c400:	1c5a      	adds	r2, r3, #1
 800c402:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800c406:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800c4ec <atanf+0x174>
 800c40a:	eddf 5a39 	vldr	s11, [pc, #228]	@ 800c4f0 <atanf+0x178>
 800c40e:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 800c4f4 <atanf+0x17c>
 800c412:	ee66 6a06 	vmul.f32	s13, s12, s12
 800c416:	eee6 5a87 	vfma.f32	s11, s13, s14
 800c41a:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800c4f8 <atanf+0x180>
 800c41e:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c422:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800c4fc <atanf+0x184>
 800c426:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c42a:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800c500 <atanf+0x188>
 800c42e:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c432:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c504 <atanf+0x18c>
 800c436:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c43a:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800c508 <atanf+0x190>
 800c43e:	eea6 5a87 	vfma.f32	s10, s13, s14
 800c442:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800c50c <atanf+0x194>
 800c446:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c44a:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 800c510 <atanf+0x198>
 800c44e:	eea7 5a26 	vfma.f32	s10, s14, s13
 800c452:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800c514 <atanf+0x19c>
 800c456:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c45a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c45e:	eea5 7a86 	vfma.f32	s14, s11, s12
 800c462:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c466:	d121      	bne.n	800c4ac <atanf+0x134>
 800c468:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c46c:	e792      	b.n	800c394 <atanf+0x1c>
 800c46e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c472:	ee77 6a67 	vsub.f32	s13, s14, s15
 800c476:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c47a:	2301      	movs	r3, #1
 800c47c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c480:	e7be      	b.n	800c400 <atanf+0x88>
 800c482:	4b25      	ldr	r3, [pc, #148]	@ (800c518 <atanf+0x1a0>)
 800c484:	429c      	cmp	r4, r3
 800c486:	d80b      	bhi.n	800c4a0 <atanf+0x128>
 800c488:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800c48c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c490:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c494:	2302      	movs	r3, #2
 800c496:	ee37 6a67 	vsub.f32	s12, s14, s15
 800c49a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800c49e:	e7af      	b.n	800c400 <atanf+0x88>
 800c4a0:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 800c4a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c4a8:	2303      	movs	r3, #3
 800c4aa:	e7a9      	b.n	800c400 <atanf+0x88>
 800c4ac:	4a1b      	ldr	r2, [pc, #108]	@ (800c51c <atanf+0x1a4>)
 800c4ae:	491c      	ldr	r1, [pc, #112]	@ (800c520 <atanf+0x1a8>)
 800c4b0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c4b4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800c4b8:	edd3 6a00 	vldr	s13, [r3]
 800c4bc:	ee37 7a66 	vsub.f32	s14, s14, s13
 800c4c0:	2d00      	cmp	r5, #0
 800c4c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c4c6:	edd2 7a00 	vldr	s15, [r2]
 800c4ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c4ce:	bfb8      	it	lt
 800c4d0:	eef1 7a67 	vneglt.f32	s15, s15
 800c4d4:	e75e      	b.n	800c394 <atanf+0x1c>
 800c4d6:	bf00      	nop
 800c4d8:	bfc90fdb 	.word	0xbfc90fdb
 800c4dc:	3fc90fdb 	.word	0x3fc90fdb
 800c4e0:	3edfffff 	.word	0x3edfffff
 800c4e4:	7149f2ca 	.word	0x7149f2ca
 800c4e8:	3f97ffff 	.word	0x3f97ffff
 800c4ec:	3c8569d7 	.word	0x3c8569d7
 800c4f0:	3d4bda59 	.word	0x3d4bda59
 800c4f4:	bd6ef16b 	.word	0xbd6ef16b
 800c4f8:	3d886b35 	.word	0x3d886b35
 800c4fc:	3dba2e6e 	.word	0x3dba2e6e
 800c500:	3e124925 	.word	0x3e124925
 800c504:	3eaaaaab 	.word	0x3eaaaaab
 800c508:	bd15a221 	.word	0xbd15a221
 800c50c:	bd9d8795 	.word	0xbd9d8795
 800c510:	bde38e38 	.word	0xbde38e38
 800c514:	be4ccccd 	.word	0xbe4ccccd
 800c518:	401bffff 	.word	0x401bffff
 800c51c:	080203f0 	.word	0x080203f0
 800c520:	080203e0 	.word	0x080203e0

0800c524 <fabsf>:
 800c524:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800c528:	4770      	bx	lr
 800c52a:	0000      	movs	r0, r0
 800c52c:	0000      	movs	r0, r0
	...

0800c530 <scalbn>:
 800c530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c532:	4616      	mov	r6, r2
 800c534:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c538:	4604      	mov	r4, r0
 800c53a:	460d      	mov	r5, r1
 800c53c:	460b      	mov	r3, r1
 800c53e:	b982      	cbnz	r2, 800c562 <scalbn+0x32>
 800c540:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c544:	4303      	orrs	r3, r0
 800c546:	d037      	beq.n	800c5b8 <scalbn+0x88>
 800c548:	4b31      	ldr	r3, [pc, #196]	@ (800c610 <scalbn+0xe0>)
 800c54a:	2200      	movs	r2, #0
 800c54c:	f7f4 f8b4 	bl	80006b8 <__aeabi_dmul>
 800c550:	4b30      	ldr	r3, [pc, #192]	@ (800c614 <scalbn+0xe4>)
 800c552:	429e      	cmp	r6, r3
 800c554:	4604      	mov	r4, r0
 800c556:	460d      	mov	r5, r1
 800c558:	da0d      	bge.n	800c576 <scalbn+0x46>
 800c55a:	a325      	add	r3, pc, #148	@ (adr r3, 800c5f0 <scalbn+0xc0>)
 800c55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c560:	e01c      	b.n	800c59c <scalbn+0x6c>
 800c562:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800c566:	42ba      	cmp	r2, r7
 800c568:	d109      	bne.n	800c57e <scalbn+0x4e>
 800c56a:	4602      	mov	r2, r0
 800c56c:	f7f3 feee 	bl	800034c <__adddf3>
 800c570:	4604      	mov	r4, r0
 800c572:	460d      	mov	r5, r1
 800c574:	e020      	b.n	800c5b8 <scalbn+0x88>
 800c576:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c57a:	460b      	mov	r3, r1
 800c57c:	3a36      	subs	r2, #54	@ 0x36
 800c57e:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800c582:	428e      	cmp	r6, r1
 800c584:	dd0d      	ble.n	800c5a2 <scalbn+0x72>
 800c586:	2d00      	cmp	r5, #0
 800c588:	a11b      	add	r1, pc, #108	@ (adr r1, 800c5f8 <scalbn+0xc8>)
 800c58a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c58e:	da02      	bge.n	800c596 <scalbn+0x66>
 800c590:	a11b      	add	r1, pc, #108	@ (adr r1, 800c600 <scalbn+0xd0>)
 800c592:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c596:	a318      	add	r3, pc, #96	@ (adr r3, 800c5f8 <scalbn+0xc8>)
 800c598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c59c:	f7f4 f88c 	bl	80006b8 <__aeabi_dmul>
 800c5a0:	e7e6      	b.n	800c570 <scalbn+0x40>
 800c5a2:	4432      	add	r2, r6
 800c5a4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c5a8:	428a      	cmp	r2, r1
 800c5aa:	dcec      	bgt.n	800c586 <scalbn+0x56>
 800c5ac:	2a00      	cmp	r2, #0
 800c5ae:	dd06      	ble.n	800c5be <scalbn+0x8e>
 800c5b0:	f36f 531e 	bfc	r3, #20, #11
 800c5b4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c5b8:	4620      	mov	r0, r4
 800c5ba:	4629      	mov	r1, r5
 800c5bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5be:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c5c2:	da08      	bge.n	800c5d6 <scalbn+0xa6>
 800c5c4:	2d00      	cmp	r5, #0
 800c5c6:	a10a      	add	r1, pc, #40	@ (adr r1, 800c5f0 <scalbn+0xc0>)
 800c5c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5cc:	dac5      	bge.n	800c55a <scalbn+0x2a>
 800c5ce:	a10e      	add	r1, pc, #56	@ (adr r1, 800c608 <scalbn+0xd8>)
 800c5d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5d4:	e7c1      	b.n	800c55a <scalbn+0x2a>
 800c5d6:	3236      	adds	r2, #54	@ 0x36
 800c5d8:	f36f 531e 	bfc	r3, #20, #11
 800c5dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c5e0:	4620      	mov	r0, r4
 800c5e2:	4b0d      	ldr	r3, [pc, #52]	@ (800c618 <scalbn+0xe8>)
 800c5e4:	4629      	mov	r1, r5
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	e7d8      	b.n	800c59c <scalbn+0x6c>
 800c5ea:	bf00      	nop
 800c5ec:	f3af 8000 	nop.w
 800c5f0:	c2f8f359 	.word	0xc2f8f359
 800c5f4:	01a56e1f 	.word	0x01a56e1f
 800c5f8:	8800759c 	.word	0x8800759c
 800c5fc:	7e37e43c 	.word	0x7e37e43c
 800c600:	8800759c 	.word	0x8800759c
 800c604:	fe37e43c 	.word	0xfe37e43c
 800c608:	c2f8f359 	.word	0xc2f8f359
 800c60c:	81a56e1f 	.word	0x81a56e1f
 800c610:	43500000 	.word	0x43500000
 800c614:	ffff3cb0 	.word	0xffff3cb0
 800c618:	3c900000 	.word	0x3c900000
 800c61c:	00000000 	.word	0x00000000

0800c620 <__kernel_rem_pio2>:
 800c620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c624:	ed2d 8b02 	vpush	{d8}
 800c628:	f5ad 7d1b 	sub.w	sp, sp, #620	@ 0x26c
 800c62c:	f112 0f14 	cmn.w	r2, #20
 800c630:	9309      	str	r3, [sp, #36]	@ 0x24
 800c632:	9101      	str	r1, [sp, #4]
 800c634:	4bbc      	ldr	r3, [pc, #752]	@ (800c928 <__kernel_rem_pio2+0x308>)
 800c636:	99a6      	ldr	r1, [sp, #664]	@ 0x298
 800c638:	900a      	str	r0, [sp, #40]	@ 0x28
 800c63a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c63e:	9304      	str	r3, [sp, #16]
 800c640:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c642:	f103 33ff 	add.w	r3, r3, #4294967295
 800c646:	bfa8      	it	ge
 800c648:	1ed4      	subge	r4, r2, #3
 800c64a:	9306      	str	r3, [sp, #24]
 800c64c:	bfb2      	itee	lt
 800c64e:	2400      	movlt	r4, #0
 800c650:	2318      	movge	r3, #24
 800c652:	fb94 f4f3 	sdivge	r4, r4, r3
 800c656:	f06f 0317 	mvn.w	r3, #23
 800c65a:	fb04 3303 	mla	r3, r4, r3, r3
 800c65e:	eb03 0b02 	add.w	fp, r3, r2
 800c662:	9b04      	ldr	r3, [sp, #16]
 800c664:	9a06      	ldr	r2, [sp, #24]
 800c666:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800c920 <__kernel_rem_pio2+0x300>
 800c66a:	eb03 0802 	add.w	r8, r3, r2
 800c66e:	9ba7      	ldr	r3, [sp, #668]	@ 0x29c
 800c670:	1aa7      	subs	r7, r4, r2
 800c672:	ae22      	add	r6, sp, #136	@ 0x88
 800c674:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c678:	2500      	movs	r5, #0
 800c67a:	4545      	cmp	r5, r8
 800c67c:	dd12      	ble.n	800c6a4 <__kernel_rem_pio2+0x84>
 800c67e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c680:	aa22      	add	r2, sp, #136	@ 0x88
 800c682:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c686:	f50d 7ae4 	add.w	sl, sp, #456	@ 0x1c8
 800c68a:	2700      	movs	r7, #0
 800c68c:	9b04      	ldr	r3, [sp, #16]
 800c68e:	429f      	cmp	r7, r3
 800c690:	dc2e      	bgt.n	800c6f0 <__kernel_rem_pio2+0xd0>
 800c692:	ed9f 7ba3 	vldr	d7, [pc, #652]	@ 800c920 <__kernel_rem_pio2+0x300>
 800c696:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800c69a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c69e:	46a8      	mov	r8, r5
 800c6a0:	2600      	movs	r6, #0
 800c6a2:	e01b      	b.n	800c6dc <__kernel_rem_pio2+0xbc>
 800c6a4:	42ef      	cmn	r7, r5
 800c6a6:	d407      	bmi.n	800c6b8 <__kernel_rem_pio2+0x98>
 800c6a8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c6ac:	f7f3 ff9a 	bl	80005e4 <__aeabi_i2d>
 800c6b0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c6b4:	3501      	adds	r5, #1
 800c6b6:	e7e0      	b.n	800c67a <__kernel_rem_pio2+0x5a>
 800c6b8:	ec51 0b18 	vmov	r0, r1, d8
 800c6bc:	e7f8      	b.n	800c6b0 <__kernel_rem_pio2+0x90>
 800c6be:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800c6c2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c6c6:	f7f3 fff7 	bl	80006b8 <__aeabi_dmul>
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	460b      	mov	r3, r1
 800c6ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6d2:	f7f3 fe3b 	bl	800034c <__adddf3>
 800c6d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c6da:	3601      	adds	r6, #1
 800c6dc:	9b06      	ldr	r3, [sp, #24]
 800c6de:	429e      	cmp	r6, r3
 800c6e0:	dded      	ble.n	800c6be <__kernel_rem_pio2+0x9e>
 800c6e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c6e6:	3701      	adds	r7, #1
 800c6e8:	ecaa 7b02 	vstmia	sl!, {d7}
 800c6ec:	3508      	adds	r5, #8
 800c6ee:	e7cd      	b.n	800c68c <__kernel_rem_pio2+0x6c>
 800c6f0:	9b04      	ldr	r3, [sp, #16]
 800c6f2:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c6f6:	aa0e      	add	r2, sp, #56	@ 0x38
 800c6f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c6fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800c6fe:	9ba7      	ldr	r3, [sp, #668]	@ 0x29c
 800c700:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c704:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c706:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c70a:	930d      	str	r3, [sp, #52]	@ 0x34
 800c70c:	ab9a      	add	r3, sp, #616	@ 0x268
 800c70e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c712:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 800c716:	ae0e      	add	r6, sp, #56	@ 0x38
 800c718:	ab72      	add	r3, sp, #456	@ 0x1c8
 800c71a:	eb03 07ca 	add.w	r7, r3, sl, lsl #3
 800c71e:	46b1      	mov	r9, r6
 800c720:	46d0      	mov	r8, sl
 800c722:	f1b8 0f00 	cmp.w	r8, #0
 800c726:	dc71      	bgt.n	800c80c <__kernel_rem_pio2+0x1ec>
 800c728:	465a      	mov	r2, fp
 800c72a:	4620      	mov	r0, r4
 800c72c:	4629      	mov	r1, r5
 800c72e:	f7ff feff 	bl	800c530 <scalbn>
 800c732:	2200      	movs	r2, #0
 800c734:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c738:	4604      	mov	r4, r0
 800c73a:	460d      	mov	r5, r1
 800c73c:	f7f3 ffbc 	bl	80006b8 <__aeabi_dmul>
 800c740:	f7ff f98a 	bl	800ba58 <floor>
 800c744:	4b79      	ldr	r3, [pc, #484]	@ (800c92c <__kernel_rem_pio2+0x30c>)
 800c746:	2200      	movs	r2, #0
 800c748:	f7f3 ffb6 	bl	80006b8 <__aeabi_dmul>
 800c74c:	4602      	mov	r2, r0
 800c74e:	460b      	mov	r3, r1
 800c750:	4620      	mov	r0, r4
 800c752:	4629      	mov	r1, r5
 800c754:	f7f3 fdf8 	bl	8000348 <__aeabi_dsub>
 800c758:	460d      	mov	r5, r1
 800c75a:	4604      	mov	r4, r0
 800c75c:	f7f4 fa46 	bl	8000bec <__aeabi_d2iz>
 800c760:	9008      	str	r0, [sp, #32]
 800c762:	f7f3 ff3f 	bl	80005e4 <__aeabi_i2d>
 800c766:	4602      	mov	r2, r0
 800c768:	460b      	mov	r3, r1
 800c76a:	4620      	mov	r0, r4
 800c76c:	4629      	mov	r1, r5
 800c76e:	f7f3 fdeb 	bl	8000348 <__aeabi_dsub>
 800c772:	f1bb 0f00 	cmp.w	fp, #0
 800c776:	4680      	mov	r8, r0
 800c778:	4689      	mov	r9, r1
 800c77a:	dd6e      	ble.n	800c85a <__kernel_rem_pio2+0x23a>
 800c77c:	f10a 31ff 	add.w	r1, sl, #4294967295
 800c780:	ab0e      	add	r3, sp, #56	@ 0x38
 800c782:	9c08      	ldr	r4, [sp, #32]
 800c784:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c788:	f1cb 0018 	rsb	r0, fp, #24
 800c78c:	fa43 f200 	asr.w	r2, r3, r0
 800c790:	4414      	add	r4, r2
 800c792:	4082      	lsls	r2, r0
 800c794:	1a9b      	subs	r3, r3, r2
 800c796:	aa0e      	add	r2, sp, #56	@ 0x38
 800c798:	9408      	str	r4, [sp, #32]
 800c79a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c79e:	f1cb 0217 	rsb	r2, fp, #23
 800c7a2:	4113      	asrs	r3, r2
 800c7a4:	9302      	str	r3, [sp, #8]
 800c7a6:	9b02      	ldr	r3, [sp, #8]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	dd65      	ble.n	800c878 <__kernel_rem_pio2+0x258>
 800c7ac:	9b08      	ldr	r3, [sp, #32]
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	3301      	adds	r3, #1
 800c7b2:	9308      	str	r3, [sp, #32]
 800c7b4:	4614      	mov	r4, r2
 800c7b6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c7ba:	4592      	cmp	sl, r2
 800c7bc:	f300 80a2 	bgt.w	800c904 <__kernel_rem_pio2+0x2e4>
 800c7c0:	f1bb 0f00 	cmp.w	fp, #0
 800c7c4:	dd07      	ble.n	800c7d6 <__kernel_rem_pio2+0x1b6>
 800c7c6:	f1bb 0f01 	cmp.w	fp, #1
 800c7ca:	f000 80bb 	beq.w	800c944 <__kernel_rem_pio2+0x324>
 800c7ce:	f1bb 0f02 	cmp.w	fp, #2
 800c7d2:	f000 80c2 	beq.w	800c95a <__kernel_rem_pio2+0x33a>
 800c7d6:	9b02      	ldr	r3, [sp, #8]
 800c7d8:	2b02      	cmp	r3, #2
 800c7da:	d14d      	bne.n	800c878 <__kernel_rem_pio2+0x258>
 800c7dc:	4642      	mov	r2, r8
 800c7de:	464b      	mov	r3, r9
 800c7e0:	4953      	ldr	r1, [pc, #332]	@ (800c930 <__kernel_rem_pio2+0x310>)
 800c7e2:	2000      	movs	r0, #0
 800c7e4:	f7f3 fdb0 	bl	8000348 <__aeabi_dsub>
 800c7e8:	4680      	mov	r8, r0
 800c7ea:	4689      	mov	r9, r1
 800c7ec:	2c00      	cmp	r4, #0
 800c7ee:	d043      	beq.n	800c878 <__kernel_rem_pio2+0x258>
 800c7f0:	465a      	mov	r2, fp
 800c7f2:	494f      	ldr	r1, [pc, #316]	@ (800c930 <__kernel_rem_pio2+0x310>)
 800c7f4:	2000      	movs	r0, #0
 800c7f6:	f7ff fe9b 	bl	800c530 <scalbn>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	4640      	mov	r0, r8
 800c800:	4649      	mov	r1, r9
 800c802:	f7f3 fda1 	bl	8000348 <__aeabi_dsub>
 800c806:	4680      	mov	r8, r0
 800c808:	4689      	mov	r9, r1
 800c80a:	e035      	b.n	800c878 <__kernel_rem_pio2+0x258>
 800c80c:	4b49      	ldr	r3, [pc, #292]	@ (800c934 <__kernel_rem_pio2+0x314>)
 800c80e:	2200      	movs	r2, #0
 800c810:	4620      	mov	r0, r4
 800c812:	4629      	mov	r1, r5
 800c814:	f7f3 ff50 	bl	80006b8 <__aeabi_dmul>
 800c818:	f7f4 f9e8 	bl	8000bec <__aeabi_d2iz>
 800c81c:	f7f3 fee2 	bl	80005e4 <__aeabi_i2d>
 800c820:	4602      	mov	r2, r0
 800c822:	460b      	mov	r3, r1
 800c824:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c828:	4b43      	ldr	r3, [pc, #268]	@ (800c938 <__kernel_rem_pio2+0x318>)
 800c82a:	2200      	movs	r2, #0
 800c82c:	f7f3 ff44 	bl	80006b8 <__aeabi_dmul>
 800c830:	4602      	mov	r2, r0
 800c832:	460b      	mov	r3, r1
 800c834:	4620      	mov	r0, r4
 800c836:	4629      	mov	r1, r5
 800c838:	f7f3 fd86 	bl	8000348 <__aeabi_dsub>
 800c83c:	f7f4 f9d6 	bl	8000bec <__aeabi_d2iz>
 800c840:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
 800c844:	f849 0b04 	str.w	r0, [r9], #4
 800c848:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c84c:	f7f3 fd7e 	bl	800034c <__adddf3>
 800c850:	f108 38ff 	add.w	r8, r8, #4294967295
 800c854:	4604      	mov	r4, r0
 800c856:	460d      	mov	r5, r1
 800c858:	e763      	b.n	800c722 <__kernel_rem_pio2+0x102>
 800c85a:	d106      	bne.n	800c86a <__kernel_rem_pio2+0x24a>
 800c85c:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c860:	aa0e      	add	r2, sp, #56	@ 0x38
 800c862:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c866:	15db      	asrs	r3, r3, #23
 800c868:	e79c      	b.n	800c7a4 <__kernel_rem_pio2+0x184>
 800c86a:	4b34      	ldr	r3, [pc, #208]	@ (800c93c <__kernel_rem_pio2+0x31c>)
 800c86c:	2200      	movs	r2, #0
 800c86e:	f7f4 f9a9 	bl	8000bc4 <__aeabi_dcmpge>
 800c872:	2800      	cmp	r0, #0
 800c874:	d143      	bne.n	800c8fe <__kernel_rem_pio2+0x2de>
 800c876:	9002      	str	r0, [sp, #8]
 800c878:	2200      	movs	r2, #0
 800c87a:	2300      	movs	r3, #0
 800c87c:	4640      	mov	r0, r8
 800c87e:	4649      	mov	r1, r9
 800c880:	f7f4 f982 	bl	8000b88 <__aeabi_dcmpeq>
 800c884:	2800      	cmp	r0, #0
 800c886:	f000 80ba 	beq.w	800c9fe <__kernel_rem_pio2+0x3de>
 800c88a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c88e:	2200      	movs	r2, #0
 800c890:	9904      	ldr	r1, [sp, #16]
 800c892:	428b      	cmp	r3, r1
 800c894:	da69      	bge.n	800c96a <__kernel_rem_pio2+0x34a>
 800c896:	2a00      	cmp	r2, #0
 800c898:	f000 8084 	beq.w	800c9a4 <__kernel_rem_pio2+0x384>
 800c89c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c8a0:	ab0e      	add	r3, sp, #56	@ 0x38
 800c8a2:	f1ab 0b18 	sub.w	fp, fp, #24
 800c8a6:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d0f6      	beq.n	800c89c <__kernel_rem_pio2+0x27c>
 800c8ae:	465a      	mov	r2, fp
 800c8b0:	491f      	ldr	r1, [pc, #124]	@ (800c930 <__kernel_rem_pio2+0x310>)
 800c8b2:	f8df 9080 	ldr.w	r9, [pc, #128]	@ 800c934 <__kernel_rem_pio2+0x314>
 800c8b6:	2000      	movs	r0, #0
 800c8b8:	f7ff fe3a 	bl	800c530 <scalbn>
 800c8bc:	f10a 0301 	add.w	r3, sl, #1
 800c8c0:	aa72      	add	r2, sp, #456	@ 0x1c8
 800c8c2:	4604      	mov	r4, r0
 800c8c4:	460d      	mov	r5, r1
 800c8c6:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
 800c8ca:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800c8ce:	4656      	mov	r6, sl
 800c8d0:	f04f 0800 	mov.w	r8, #0
 800c8d4:	2e00      	cmp	r6, #0
 800c8d6:	f280 80c8 	bge.w	800ca6a <__kernel_rem_pio2+0x44a>
 800c8da:	4654      	mov	r4, sl
 800c8dc:	2c00      	cmp	r4, #0
 800c8de:	f2c0 80f6 	blt.w	800cace <__kernel_rem_pio2+0x4ae>
 800c8e2:	4b17      	ldr	r3, [pc, #92]	@ (800c940 <__kernel_rem_pio2+0x320>)
 800c8e4:	461f      	mov	r7, r3
 800c8e6:	ab72      	add	r3, sp, #456	@ 0x1c8
 800c8e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c8ec:	9306      	str	r3, [sp, #24]
 800c8ee:	f04f 0800 	mov.w	r8, #0
 800c8f2:	f04f 0900 	mov.w	r9, #0
 800c8f6:	2600      	movs	r6, #0
 800c8f8:	ebaa 0504 	sub.w	r5, sl, r4
 800c8fc:	e0db      	b.n	800cab6 <__kernel_rem_pio2+0x496>
 800c8fe:	2302      	movs	r3, #2
 800c900:	9302      	str	r3, [sp, #8]
 800c902:	e753      	b.n	800c7ac <__kernel_rem_pio2+0x18c>
 800c904:	f856 3b04 	ldr.w	r3, [r6], #4
 800c908:	b944      	cbnz	r4, 800c91c <__kernel_rem_pio2+0x2fc>
 800c90a:	b123      	cbz	r3, 800c916 <__kernel_rem_pio2+0x2f6>
 800c90c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800c910:	f846 3c04 	str.w	r3, [r6, #-4]
 800c914:	2301      	movs	r3, #1
 800c916:	3201      	adds	r2, #1
 800c918:	461c      	mov	r4, r3
 800c91a:	e74e      	b.n	800c7ba <__kernel_rem_pio2+0x19a>
 800c91c:	1acb      	subs	r3, r1, r3
 800c91e:	e7f7      	b.n	800c910 <__kernel_rem_pio2+0x2f0>
	...
 800c928:	08020440 	.word	0x08020440
 800c92c:	40200000 	.word	0x40200000
 800c930:	3ff00000 	.word	0x3ff00000
 800c934:	3e700000 	.word	0x3e700000
 800c938:	41700000 	.word	0x41700000
 800c93c:	3fe00000 	.word	0x3fe00000
 800c940:	08020400 	.word	0x08020400
 800c944:	f10a 32ff 	add.w	r2, sl, #4294967295
 800c948:	ab0e      	add	r3, sp, #56	@ 0x38
 800c94a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c94e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c952:	a90e      	add	r1, sp, #56	@ 0x38
 800c954:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c958:	e73d      	b.n	800c7d6 <__kernel_rem_pio2+0x1b6>
 800c95a:	f10a 32ff 	add.w	r2, sl, #4294967295
 800c95e:	ab0e      	add	r3, sp, #56	@ 0x38
 800c960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c964:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c968:	e7f3      	b.n	800c952 <__kernel_rem_pio2+0x332>
 800c96a:	a90e      	add	r1, sp, #56	@ 0x38
 800c96c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c970:	3b01      	subs	r3, #1
 800c972:	430a      	orrs	r2, r1
 800c974:	e78c      	b.n	800c890 <__kernel_rem_pio2+0x270>
 800c976:	3401      	adds	r4, #1
 800c978:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c97c:	2a00      	cmp	r2, #0
 800c97e:	d0fa      	beq.n	800c976 <__kernel_rem_pio2+0x356>
 800c980:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c982:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c986:	eb0d 0503 	add.w	r5, sp, r3
 800c98a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c98c:	aa22      	add	r2, sp, #136	@ 0x88
 800c98e:	4453      	add	r3, sl
 800c990:	f10a 0701 	add.w	r7, sl, #1
 800c994:	3d98      	subs	r5, #152	@ 0x98
 800c996:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c99a:	4454      	add	r4, sl
 800c99c:	42bc      	cmp	r4, r7
 800c99e:	da04      	bge.n	800c9aa <__kernel_rem_pio2+0x38a>
 800c9a0:	46a2      	mov	sl, r4
 800c9a2:	e6b0      	b.n	800c706 <__kernel_rem_pio2+0xe6>
 800c9a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c9a6:	2401      	movs	r4, #1
 800c9a8:	e7e6      	b.n	800c978 <__kernel_rem_pio2+0x358>
 800c9aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9ac:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c9b0:	f7f3 fe18 	bl	80005e4 <__aeabi_i2d>
 800c9b4:	ed9f 7bb2 	vldr	d7, [pc, #712]	@ 800cc80 <__kernel_rem_pio2+0x660>
 800c9b8:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c9bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c9c0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800c9c4:	46b2      	mov	sl, r6
 800c9c6:	f04f 0800 	mov.w	r8, #0
 800c9ca:	9b06      	ldr	r3, [sp, #24]
 800c9cc:	4598      	cmp	r8, r3
 800c9ce:	dd05      	ble.n	800c9dc <__kernel_rem_pio2+0x3bc>
 800c9d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c9d4:	3701      	adds	r7, #1
 800c9d6:	eca5 7b02 	vstmia	r5!, {d7}
 800c9da:	e7df      	b.n	800c99c <__kernel_rem_pio2+0x37c>
 800c9dc:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c9e0:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c9e4:	f7f3 fe68 	bl	80006b8 <__aeabi_dmul>
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9f0:	f7f3 fcac 	bl	800034c <__adddf3>
 800c9f4:	f108 0801 	add.w	r8, r8, #1
 800c9f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9fc:	e7e5      	b.n	800c9ca <__kernel_rem_pio2+0x3aa>
 800c9fe:	f1cb 0200 	rsb	r2, fp, #0
 800ca02:	4640      	mov	r0, r8
 800ca04:	4649      	mov	r1, r9
 800ca06:	f7ff fd93 	bl	800c530 <scalbn>
 800ca0a:	4b9f      	ldr	r3, [pc, #636]	@ (800cc88 <__kernel_rem_pio2+0x668>)
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	4604      	mov	r4, r0
 800ca10:	460d      	mov	r5, r1
 800ca12:	f7f4 f8d7 	bl	8000bc4 <__aeabi_dcmpge>
 800ca16:	b300      	cbz	r0, 800ca5a <__kernel_rem_pio2+0x43a>
 800ca18:	4b9c      	ldr	r3, [pc, #624]	@ (800cc8c <__kernel_rem_pio2+0x66c>)
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	4620      	mov	r0, r4
 800ca1e:	4629      	mov	r1, r5
 800ca20:	f7f3 fe4a 	bl	80006b8 <__aeabi_dmul>
 800ca24:	f7f4 f8e2 	bl	8000bec <__aeabi_d2iz>
 800ca28:	4606      	mov	r6, r0
 800ca2a:	f7f3 fddb 	bl	80005e4 <__aeabi_i2d>
 800ca2e:	4b96      	ldr	r3, [pc, #600]	@ (800cc88 <__kernel_rem_pio2+0x668>)
 800ca30:	2200      	movs	r2, #0
 800ca32:	f7f3 fe41 	bl	80006b8 <__aeabi_dmul>
 800ca36:	460b      	mov	r3, r1
 800ca38:	4602      	mov	r2, r0
 800ca3a:	4629      	mov	r1, r5
 800ca3c:	4620      	mov	r0, r4
 800ca3e:	f7f3 fc83 	bl	8000348 <__aeabi_dsub>
 800ca42:	f7f4 f8d3 	bl	8000bec <__aeabi_d2iz>
 800ca46:	ab0e      	add	r3, sp, #56	@ 0x38
 800ca48:	f10b 0b18 	add.w	fp, fp, #24
 800ca4c:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
 800ca50:	f10a 0a01 	add.w	sl, sl, #1
 800ca54:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
 800ca58:	e729      	b.n	800c8ae <__kernel_rem_pio2+0x28e>
 800ca5a:	4620      	mov	r0, r4
 800ca5c:	4629      	mov	r1, r5
 800ca5e:	f7f4 f8c5 	bl	8000bec <__aeabi_d2iz>
 800ca62:	ab0e      	add	r3, sp, #56	@ 0x38
 800ca64:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
 800ca68:	e721      	b.n	800c8ae <__kernel_rem_pio2+0x28e>
 800ca6a:	ab0e      	add	r3, sp, #56	@ 0x38
 800ca6c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ca70:	f7f3 fdb8 	bl	80005e4 <__aeabi_i2d>
 800ca74:	4622      	mov	r2, r4
 800ca76:	462b      	mov	r3, r5
 800ca78:	f7f3 fe1e 	bl	80006b8 <__aeabi_dmul>
 800ca7c:	4642      	mov	r2, r8
 800ca7e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800ca82:	464b      	mov	r3, r9
 800ca84:	4620      	mov	r0, r4
 800ca86:	4629      	mov	r1, r5
 800ca88:	f7f3 fe16 	bl	80006b8 <__aeabi_dmul>
 800ca8c:	3e01      	subs	r6, #1
 800ca8e:	4604      	mov	r4, r0
 800ca90:	460d      	mov	r5, r1
 800ca92:	e71f      	b.n	800c8d4 <__kernel_rem_pio2+0x2b4>
 800ca94:	9906      	ldr	r1, [sp, #24]
 800ca96:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800ca9a:	9106      	str	r1, [sp, #24]
 800ca9c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800caa0:	f7f3 fe0a 	bl	80006b8 <__aeabi_dmul>
 800caa4:	4602      	mov	r2, r0
 800caa6:	460b      	mov	r3, r1
 800caa8:	4640      	mov	r0, r8
 800caaa:	4649      	mov	r1, r9
 800caac:	f7f3 fc4e 	bl	800034c <__adddf3>
 800cab0:	3601      	adds	r6, #1
 800cab2:	4680      	mov	r8, r0
 800cab4:	4689      	mov	r9, r1
 800cab6:	9b04      	ldr	r3, [sp, #16]
 800cab8:	429e      	cmp	r6, r3
 800caba:	dc01      	bgt.n	800cac0 <__kernel_rem_pio2+0x4a0>
 800cabc:	42ae      	cmp	r6, r5
 800cabe:	dde9      	ble.n	800ca94 <__kernel_rem_pio2+0x474>
 800cac0:	ab4a      	add	r3, sp, #296	@ 0x128
 800cac2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800cac6:	e9c5 8900 	strd	r8, r9, [r5]
 800caca:	3c01      	subs	r4, #1
 800cacc:	e706      	b.n	800c8dc <__kernel_rem_pio2+0x2bc>
 800cace:	9ba6      	ldr	r3, [sp, #664]	@ 0x298
 800cad0:	2b02      	cmp	r3, #2
 800cad2:	dc0b      	bgt.n	800caec <__kernel_rem_pio2+0x4cc>
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	dc34      	bgt.n	800cb42 <__kernel_rem_pio2+0x522>
 800cad8:	d056      	beq.n	800cb88 <__kernel_rem_pio2+0x568>
 800cada:	9b08      	ldr	r3, [sp, #32]
 800cadc:	f003 0007 	and.w	r0, r3, #7
 800cae0:	f50d 7d1b 	add.w	sp, sp, #620	@ 0x26c
 800cae4:	ecbd 8b02 	vpop	{d8}
 800cae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caec:	9ba6      	ldr	r3, [sp, #664]	@ 0x298
 800caee:	2b03      	cmp	r3, #3
 800caf0:	d1f3      	bne.n	800cada <__kernel_rem_pio2+0x4ba>
 800caf2:	f50b 731a 	add.w	r3, fp, #616	@ 0x268
 800caf6:	eb0d 0403 	add.w	r4, sp, r3
 800cafa:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800cafe:	4625      	mov	r5, r4
 800cb00:	46d0      	mov	r8, sl
 800cb02:	f1b8 0f00 	cmp.w	r8, #0
 800cb06:	dc65      	bgt.n	800cbd4 <__kernel_rem_pio2+0x5b4>
 800cb08:	4655      	mov	r5, sl
 800cb0a:	2d01      	cmp	r5, #1
 800cb0c:	f300 8083 	bgt.w	800cc16 <__kernel_rem_pio2+0x5f6>
 800cb10:	ab4a      	add	r3, sp, #296	@ 0x128
 800cb12:	eb03 040b 	add.w	r4, r3, fp
 800cb16:	2000      	movs	r0, #0
 800cb18:	2100      	movs	r1, #0
 800cb1a:	f1ba 0f01 	cmp.w	sl, #1
 800cb1e:	f300 8098 	bgt.w	800cc52 <__kernel_rem_pio2+0x632>
 800cb22:	9b02      	ldr	r3, [sp, #8]
 800cb24:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800cb28:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	@ 0x130
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	f040 8097 	bne.w	800cc60 <__kernel_rem_pio2+0x640>
 800cb32:	9b01      	ldr	r3, [sp, #4]
 800cb34:	e9c3 5600 	strd	r5, r6, [r3]
 800cb38:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800cb3c:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800cb40:	e7cb      	b.n	800cada <__kernel_rem_pio2+0x4ba>
 800cb42:	ab4a      	add	r3, sp, #296	@ 0x128
 800cb44:	449b      	add	fp, r3
 800cb46:	4654      	mov	r4, sl
 800cb48:	2000      	movs	r0, #0
 800cb4a:	2100      	movs	r1, #0
 800cb4c:	2c00      	cmp	r4, #0
 800cb4e:	da32      	bge.n	800cbb6 <__kernel_rem_pio2+0x596>
 800cb50:	9b02      	ldr	r3, [sp, #8]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d035      	beq.n	800cbc2 <__kernel_rem_pio2+0x5a2>
 800cb56:	4602      	mov	r2, r0
 800cb58:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb5c:	9c01      	ldr	r4, [sp, #4]
 800cb5e:	e9c4 2300 	strd	r2, r3, [r4]
 800cb62:	4602      	mov	r2, r0
 800cb64:	460b      	mov	r3, r1
 800cb66:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	@ 0x128
 800cb6a:	f7f3 fbed 	bl	8000348 <__aeabi_dsub>
 800cb6e:	ad4c      	add	r5, sp, #304	@ 0x130
 800cb70:	2401      	movs	r4, #1
 800cb72:	45a2      	cmp	sl, r4
 800cb74:	da28      	bge.n	800cbc8 <__kernel_rem_pio2+0x5a8>
 800cb76:	9b02      	ldr	r3, [sp, #8]
 800cb78:	b113      	cbz	r3, 800cb80 <__kernel_rem_pio2+0x560>
 800cb7a:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb7e:	4619      	mov	r1, r3
 800cb80:	9b01      	ldr	r3, [sp, #4]
 800cb82:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800cb86:	e7a8      	b.n	800cada <__kernel_rem_pio2+0x4ba>
 800cb88:	ab4a      	add	r3, sp, #296	@ 0x128
 800cb8a:	449b      	add	fp, r3
 800cb8c:	2000      	movs	r0, #0
 800cb8e:	2100      	movs	r1, #0
 800cb90:	f1ba 0f00 	cmp.w	sl, #0
 800cb94:	da08      	bge.n	800cba8 <__kernel_rem_pio2+0x588>
 800cb96:	9b02      	ldr	r3, [sp, #8]
 800cb98:	b113      	cbz	r3, 800cba0 <__kernel_rem_pio2+0x580>
 800cb9a:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb9e:	4619      	mov	r1, r3
 800cba0:	9b01      	ldr	r3, [sp, #4]
 800cba2:	e9c3 0100 	strd	r0, r1, [r3]
 800cba6:	e798      	b.n	800cada <__kernel_rem_pio2+0x4ba>
 800cba8:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800cbac:	f7f3 fbce 	bl	800034c <__adddf3>
 800cbb0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cbb4:	e7ec      	b.n	800cb90 <__kernel_rem_pio2+0x570>
 800cbb6:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800cbba:	f7f3 fbc7 	bl	800034c <__adddf3>
 800cbbe:	3c01      	subs	r4, #1
 800cbc0:	e7c4      	b.n	800cb4c <__kernel_rem_pio2+0x52c>
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	460b      	mov	r3, r1
 800cbc6:	e7c9      	b.n	800cb5c <__kernel_rem_pio2+0x53c>
 800cbc8:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800cbcc:	f7f3 fbbe 	bl	800034c <__adddf3>
 800cbd0:	3401      	adds	r4, #1
 800cbd2:	e7ce      	b.n	800cb72 <__kernel_rem_pio2+0x552>
 800cbd4:	ed35 7b02 	vldmdb	r5!, {d7}
 800cbd8:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cbdc:	ed95 7b02 	vldr	d7, [r5, #8]
 800cbe0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbe4:	ec53 2b17 	vmov	r2, r3, d7
 800cbe8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cbec:	f7f3 fbae 	bl	800034c <__adddf3>
 800cbf0:	4602      	mov	r2, r0
 800cbf2:	460b      	mov	r3, r1
 800cbf4:	4606      	mov	r6, r0
 800cbf6:	460f      	mov	r7, r1
 800cbf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbfc:	f7f3 fba4 	bl	8000348 <__aeabi_dsub>
 800cc00:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cc04:	f7f3 fba2 	bl	800034c <__adddf3>
 800cc08:	f108 38ff 	add.w	r8, r8, #4294967295
 800cc0c:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800cc10:	e9c5 6700 	strd	r6, r7, [r5]
 800cc14:	e775      	b.n	800cb02 <__kernel_rem_pio2+0x4e2>
 800cc16:	e974 8902 	ldrd	r8, r9, [r4, #-8]!
 800cc1a:	ed94 7b02 	vldr	d7, [r4, #8]
 800cc1e:	4640      	mov	r0, r8
 800cc20:	ec53 2b17 	vmov	r2, r3, d7
 800cc24:	4649      	mov	r1, r9
 800cc26:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cc2a:	f7f3 fb8f 	bl	800034c <__adddf3>
 800cc2e:	4602      	mov	r2, r0
 800cc30:	460b      	mov	r3, r1
 800cc32:	4606      	mov	r6, r0
 800cc34:	460f      	mov	r7, r1
 800cc36:	4640      	mov	r0, r8
 800cc38:	4649      	mov	r1, r9
 800cc3a:	f7f3 fb85 	bl	8000348 <__aeabi_dsub>
 800cc3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc42:	f7f3 fb83 	bl	800034c <__adddf3>
 800cc46:	3d01      	subs	r5, #1
 800cc48:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cc4c:	e9c4 6700 	strd	r6, r7, [r4]
 800cc50:	e75b      	b.n	800cb0a <__kernel_rem_pio2+0x4ea>
 800cc52:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800cc56:	f7f3 fb79 	bl	800034c <__adddf3>
 800cc5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cc5e:	e75c      	b.n	800cb1a <__kernel_rem_pio2+0x4fa>
 800cc60:	9b01      	ldr	r3, [sp, #4]
 800cc62:	9a01      	ldr	r2, [sp, #4]
 800cc64:	601d      	str	r5, [r3, #0]
 800cc66:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800cc6a:	605c      	str	r4, [r3, #4]
 800cc6c:	609f      	str	r7, [r3, #8]
 800cc6e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800cc72:	60d3      	str	r3, [r2, #12]
 800cc74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cc78:	6110      	str	r0, [r2, #16]
 800cc7a:	6153      	str	r3, [r2, #20]
 800cc7c:	e72d      	b.n	800cada <__kernel_rem_pio2+0x4ba>
 800cc7e:	bf00      	nop
	...
 800cc88:	41700000 	.word	0x41700000
 800cc8c:	3e700000 	.word	0x3e700000

0800cc90 <_init>:
 800cc90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc92:	bf00      	nop
 800cc94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc96:	bc08      	pop	{r3}
 800cc98:	469e      	mov	lr, r3
 800cc9a:	4770      	bx	lr

0800cc9c <_fini>:
 800cc9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc9e:	bf00      	nop
 800cca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cca2:	bc08      	pop	{r3}
 800cca4:	469e      	mov	lr, r3
 800cca6:	4770      	bx	lr
