From 2e2c8a044ac9ebee964d397fa737327e96d274ce Mon Sep 17 00:00:00 2001
From: deadpoolcode1 <deadpoolcode@gmail.com>
Date: Thu, 26 Sep 2024 08:56:27 +0300
Subject: [PATCH] limit spi speed for fpga

---
 arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
index e30accbfc60e..886ef61e33c5 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
@@ -283,7 +283,7 @@
     fpga-mgr@0 {
         compatible = "xlnx,fpga-slave-serial";   // Xilinx FPGA slave serial
         reg = <0>;                              // Chip select 0 for SPI device
-        spi-max-frequency = <50000000>;         // SPI max frequency (adjust as needed)
+        spi-max-frequency = <1000000>;         // SPI max frequency (adjust as needed)
         prog_b-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;   // Program_B GPIO pin
         init-b-gpios = <&gpio3 21 GPIO_ACTIVE_LOW>;    // Init_B GPIO pin (optional)
         done-gpios = <&gpio3 22 GPIO_ACTIVE_HIGH>;     // Done GPIO pin
-- 
2.17.1

