<!DOCTYPE html>
<html
  lang="en"
  itemscope
  itemtype="http://schema.org/WebPage"
>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <title>
          Verilog入门笔记：第2章 基础语法及数据 - Shangkun&#39;s Blog
        </title>
    

<meta name="renderer" content="webkit" />
<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=yes"/>

<meta name="MobileOptimized" content="width"/>
<meta name="HandheldFriendly" content="true"/>


<meta name="applicable-device" content="pc,mobile">

<meta name="theme-color" content="#f8f5ec" />
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">

<meta name="mobile-web-app-capable" content="yes">

<meta name="author" content="李尚坤" />
  <meta name="description" content="CHAPTER 2 2.1 Verilog基础语法 代码格式 格式与C代码相近，以分号;结尾 注释 单行注释// 多行注释/* 与 */结合 标识符与关键词 标识符：由字母，数字，" />







<meta name="generator" content="Hugo 0.110.0" />


<link rel="canonical" href="https://shangkunli.github.io/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC2%E7%AB%A0-%E4%BB%8B%E7%BB%8D/" />





<link rel="icon" href="/favicon.ico" />











<link rel="stylesheet" href="/sass/jane.min.1c5fbf395b529e89bd8288f7ec57a15c321448c550f7b806d20fab4abdc7879c.css" integrity="sha256-HF&#43;/OVtSnom9goj37FehXDIUSMVQ97gG0g&#43;rSr3Hh5w=" media="screen" crossorigin="anonymous">






<link rel="stylesheet" href="/css/custom.css">


<meta property="og:title" content="Verilog入门笔记：第2章 基础语法及数据" />
<meta property="og:description" content="CHAPTER 2 2.1 Verilog基础语法 代码格式 格式与C代码相近，以分号;结尾 注释 单行注释// 多行注释/* 与 */结合 标识符与关键词 标识符：由字母，数字，" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://shangkunli.github.io/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC2%E7%AB%A0-%E4%BB%8B%E7%BB%8D/" /><meta property="article:section" content="post" />

<meta property="article:modified_time" content="2023-01-20T00:00:00+00:00" />
<meta itemprop="name" content="Verilog入门笔记：第2章 基础语法及数据">
<meta itemprop="description" content="CHAPTER 2 2.1 Verilog基础语法 代码格式 格式与C代码相近，以分号;结尾 注释 单行注释// 多行注释/* 与 */结合 标识符与关键词 标识符：由字母，数字，">
<meta itemprop="dateModified" content="2023-01-20T00:00:00+00:00" />
<meta itemprop="wordCount" content="2067">
<meta itemprop="keywords" content="Verilog,IC,开发," /><meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Verilog入门笔记：第2章 基础语法及数据"/>
<meta name="twitter:description" content="CHAPTER 2 2.1 Verilog基础语法 代码格式 格式与C代码相近，以分号;结尾 注释 单行注释// 多行注释/* 与 */结合 标识符与关键词 标识符：由字母，数字，"/>

<!--[if lte IE 9]>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js"></script>
<![endif]-->

<!--[if lt IE 9]>
  <script src="https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js"></script>
  <script src="https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js"></script>
<![endif]-->



  

  </head>
  <body>
    <div id="back-to-top"></div>

    <div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/" class="logo">Shangkun's Bolg</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>
<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    <li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/">Home</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/post/">Archives</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/categories/">Categories</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/life/">Life</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/tags/">Tags</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/about/">About</a>
          
        
      </li>
    

    
  </ul>
</nav>


    
      






  <link rel="stylesheet" href="/lib/photoswipe/photoswipe.min.css" />
  <link rel="stylesheet" href="/lib/photoswipe/default-skin/default-skin.min.css" />




<div class="pswp" tabindex="-1" role="dialog" aria-hidden="true">

<div class="pswp__bg"></div>

<div class="pswp__scroll-wrap">
    
    <div class="pswp__container">
      <div class="pswp__item"></div>
      <div class="pswp__item"></div>
      <div class="pswp__item"></div>
    </div>
    
    <div class="pswp__ui pswp__ui--hidden">
    <div class="pswp__top-bar">
      
      <div class="pswp__counter"></div>
      <button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
      <button class="pswp__button pswp__button--share" title="Share"></button>
      <button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
      <button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button>
      
      
      <div class="pswp__preloader">
        <div class="pswp__preloader__icn">
          <div class="pswp__preloader__cut">
            <div class="pswp__preloader__donut"></div>
          </div>
        </div>
      </div>
    </div>
    <div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
      <div class="pswp__share-tooltip"></div>
    </div>
    <button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
    </button>
    <button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)">
    </button>
    <div class="pswp__caption">
      <div class="pswp__caption__center"></div>
    </div>
    </div>
    </div>
</div>

    

    

    


    <header id="header" class="header">
      <div class="logo-wrapper">
  <a href="/" class="logo">
    
      Shangkun's Bolg
    
  </a>
</div>

<nav class="site-navbar">
  <ul id="menu" class="menu">
    
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/">Home</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/post/">Archives</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/categories/">Categories</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/life/">Life</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/tags/">Tags</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/about/">About</a>
          

        

      </li>
    

    
    

    
  </ul>
</nav>

    </header>

    <div id="mobile-panel">
      <main id="main" class="main bg-llight wallpaper">
        <div class="content-wrapper">
    
    <nav class="toc" id="toc">
    <div class="toc-title">Table of Contents</div>
    <div class="toc-content custom-scrollbar">
      <nav id="TableOfContents">
  <ul>
    <li><a href="#21-verilog基础语法">2.1 Verilog基础语法</a>
      <ul>
        <li><a href="#代码格式">代码格式</a></li>
        <li><a href="#注释">注释</a></li>
        <li><a href="#标识符与关键词">标识符与关键词</a></li>
      </ul>
    </li>
    <li><a href="#22-verilog数值表示">2.2 Verilog数值表示</a>
      <ul>
        <li><a href="#布尔数值表示">布尔数值表示</a></li>
        <li><a href="#整数数值表示">整数数值表示</a></li>
        <li><a href="#字符串表示">字符串表示</a></li>
      </ul>
    </li>
    <li><a href="#23-verilog数据类型">2.3 Verilog数据类型</a>
      <ul>
        <li><a href="#线网wire">线网(wire)</a></li>
        <li><a href="#寄存器reg">寄存器(reg)</a></li>
        <li><a href="#数组">数组</a></li>
        <li><a href="#向量">向量</a></li>
        <li><a href="#参数parameter">参数（parameter）</a></li>
      </ul>
    </li>
    <li><a href="#24-verilog表达式">2.4 Verilog表达式</a>
      <ul>
        <li><a href="#表达式操作符操作数">表达式（操作符+操作数）</a></li>
      </ul>
    </li>
    <li><a href="#25-verilog编译指令">2.5 Verilog编译指令</a></li>
  </ul>
</nav>
    </div>
  </nav>



    <div id="content" class="content">
      <article class="post">
        
        <header class="post-header">
          <h1 class="post-title">Verilog入门笔记：第2章 基础语法及数据</h1>
          

          <div class="post-meta">
  <div class="post-meta-author">
    by
      <a href="/about">
        <span class="post-meta-author-name">
          李尚坤
        </span>
      </a>
    
  </div>

  <div class="post-meta-time">
    <time datetime="2023-01-20">
      2023-01-20
    </time>
  </div>

  


  <div class="post-meta__right">
    <span class="post-meta-more">
        2067 words -
        5 min read
      </span>

    <div class="post-meta-category">
        <a href="https://shangkunli.github.io/categories/verilog/"> Verilog </a>
          
      </div>


    
    


    
    
  </div>
</div>

        </header>

        
        <div class="post-content">
          <h1 id="chapter-2">CHAPTER 2</h1>
<h2 id="21-verilog基础语法">2.1 Verilog基础语法</h2>
<h3 id="代码格式">代码格式</h3>
<p>格式与C代码相近，以分号<code>;</code>结尾</p>
<h3 id="注释">注释</h3>
<ul>
<li>单行注释<code>//</code></li>
<li>多行注释<code>/*</code> 与 <code>*/</code>结合</li>
</ul>
<h3 id="标识符与关键词">标识符与关键词</h3>
<ul>
<li>标识符：由字母，数字，<code>$</code> ，<code>_</code>组合而成，但第一个字符必须为字母或者下划线。标识符区分大小写</li>
<li>关键字：类似C语言，是verilog用于预定义语言用的标识符</li>
</ul>
<h2 id="22-verilog数值表示">2.2 Verilog数值表示</h2>
<h3 id="布尔数值表示">布尔数值表示</h3>
<ul>
<li>0：逻辑假/低电平</li>
<li>1：逻辑真/高电平</li>
<li>x/X：未知</li>
<li>z/Z：高阻态</li>
</ul>
<h3 id="整数数值表示">整数数值表示</h3>
<ul>
<li>
<p>十进制 d，十六进制 h，八进制 o，二进制 b</p>
</li>
<li>
<p>指明位宽</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b1011</span>         <span style="color:#75715e">// 4bit 数值
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#ae81ff">32&#39;h3022</span>_c0de   <span style="color:#75715e">// 32bit 的数值，下划线为增加可读性
</span></span></span></code></pre></div></li>
<li>
<p>也可不指明位宽，且直接写数字时默认为十进制</p>
</li>
<li>
<p>负数直接在表示位宽的数字前加负号</p>
</li>
</ul>
<h3 id="字符串表示">字符串表示</h3>
<ul>
<li>用&quot;&ldquo;括起来的字符队列</li>
</ul>
<h2 id="23-verilog数据类型">2.3 Verilog数据类型</h2>
<h3 id="线网wire">线网(wire)</h3>
<ul>
<li>wire类型表示硬件单元之间的物理连线</li>
</ul>
<h3 id="寄存器reg">寄存器(reg)</h3>
<ul>
<li>reg类型用来表示存储单元</li>
<li>整数、实数、时间等数据类型属于reg类型
<ul>
<li>整数（<code>integer</code>）：reg为无符号数，integer为有符号数</li>
<li>实数（<code>real</code>）：可用十进制/科学计数法表示</li>
<li>时间（<code>time</code>）：对仿真时间进行保存，通过调用<code>$time</code>获取当前仿真时间</li>
<li>字符串：每一个字符占8bit，有转义字符</li>
</ul>
</li>
</ul>
<h3 id="数组">数组</h3>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">integer</span>          flag [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ; <span style="color:#75715e">//8个整数组成的数组
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">reg</span>  [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]       counter [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ; <span style="color:#75715e">//由4个4bit计数器组成的数组
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]       addr_bus [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ; <span style="color:#75715e">//由4个8bit wire型变量组成的数组
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">wire</span>             data_bit[<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>][<span style="color:#ae81ff">5</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ; <span style="color:#75715e">//声明1bit wire型变量的二维数组
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">31</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]       data_4d[<span style="color:#ae81ff">11</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>][<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>][<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>][<span style="color:#ae81ff">255</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] ; <span style="color:#75715e">//声明4维的32bit数据变量数组
</span></span></span></code></pre></div><ul>
<li>
<p>数组由<strong>多个元件</strong>组成，向量是一个<strong>元件</strong></p>
</li>
<li>
<p>存储器：一种寄存器数组，可用来描述RAM和ROM</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">reg</span>               membit[<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">255</span>] ;  <span style="color:#75715e">//256bit的1bit存储器
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">reg</span>  [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]        mem[<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">1023</span>] ;    <span style="color:#75715e">//1Kbyte存储器，位宽8bit
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>mem[<span style="color:#ae81ff">511</span>] <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span><span style="color:#ae81ff">&#39;b0</span> ;                  <span style="color:#75715e">//令第512个8bit的存储单元值为0
</span></span></span></code></pre></div></li>
</ul>
<h3 id="向量">向量</h3>
<ul>
<li>
<p>当位宽大于1时，wire或reg类型可以声明为向量</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]      counter ;    <span style="color:#75715e">//声明4bit位宽的寄存器counter
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">32</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]  gpio_data;   <span style="color:#75715e">//声明32bit位宽的线型变量gpio_data
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">8</span><span style="color:#f92672">:</span><span style="color:#ae81ff">2</span>]     addr ;       <span style="color:#75715e">//声明7bit位宽的线型变量addr，位宽范围为8:2
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">31</span>]     data ;       <span style="color:#75715e">//声明32bit位宽的寄存器变量data, 最高有效位为0
</span></span></span></code></pre></div></li>
<li>
<p>Verilog支持可变的向量域选择</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">31</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]     data1 ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]      byte1 [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>];<span style="color:#75715e">//byte1变量的每一个元素都为一个8bit宽的寄存器
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">integer</span> j ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">always</span>@<span style="color:#f92672">*</span> <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">for</span> (j<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; j<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">3</span>;j<span style="color:#f92672">=</span>j<span style="color:#f92672">+</span><span style="color:#ae81ff">1</span>) <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        byte1[j] <span style="color:#f92672">=</span> data1[(j<span style="color:#f92672">+</span><span style="color:#ae81ff">1</span>)<span style="color:#f92672">*</span><span style="color:#ae81ff">8</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span> <span style="color:#f92672">:</span> j<span style="color:#f92672">*</span><span style="color:#ae81ff">8</span>]; 
</span></span><span style="display:flex;"><span>        <span style="color:#75715e">//把data1[7:0]…data1[31:24]依次赋值给byte1[0][7:0]…byte[3][7:0]
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">end</span>
</span></span></code></pre></div></li>
<li>
<p><strong>Verillog 还支持指定 bit 位后固定位宽的向量域选择访问</strong></p>
<ul>
<li><strong>[bit+: width]</strong> : 从起始 bit 位开始递增，位宽为 width</li>
<li><strong>[bit-: width]</strong> : 从起始 bit 位开始递减，位宽为 width</li>
</ul>
</li>
<li>
<p>Verilog可以利用大括号<code>{}</code>进行数据拼接</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">31</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]    temp1, temp2 ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">assign</span> temp1 <span style="color:#f92672">=</span> {byte1[<span style="color:#ae81ff">0</span>][<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>], data1[<span style="color:#ae81ff">31</span><span style="color:#f92672">:</span><span style="color:#ae81ff">8</span>]};  <span style="color:#75715e">//数据拼接
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">assign</span> temp2 <span style="color:#f92672">=</span> {<span style="color:#ae81ff">32</span>{<span style="color:#ae81ff">1</span><span style="color:#ae81ff">&#39;b0</span>}};  <span style="color:#75715e">//赋值32位的数值0  
</span></span></span></code></pre></div></li>
</ul>
<h3 id="参数parameter">参数（parameter）</h3>
<ul>
<li>localparam可以声明局部参数，值不能改变</li>
</ul>
<h2 id="24-verilog表达式">2.4 Verilog表达式</h2>
<h3 id="表达式操作符操作数">表达式（操作符+操作数）</h3>
<ul>
<li>
<p>操作数：常数，整数，实数，线网，寄存器，时间，位选，域选，存储器及函数调用等</p>
</li>
<li>
<p>操作符：算术、关系、等价、逻辑、按位、归约、移位、拼接、条件（与C语言类似）</p>
<ul>
<li>
<p><strong>算术</strong>：加(+)，减(-)，乘(*)，除(/)，幂(**)，模(%)。如果操作数的某一位为x，则计算结构全部为x。<strong>位宽</strong>：无符号数乘法时，结果变量位宽应该为 2 个操作数<strong>位宽之和</strong></p>
</li>
<li>
<p><strong>关系</strong>：大于，小于，大于等于，小于等于。如果操作数中有一位为x，则关系表达式结果为x</p>
</li>
<li>
<p><strong>等价</strong>：相等(==)，不等(!=)，全等(===)，不全等(!===)</p>
</li>
<li>
<p><strong>逻辑</strong>：与（&amp;&amp;），或（||），非(!)</p>
</li>
<li>
<p><strong>按位</strong>：取反(~)，与(&amp;)，或(|)，异或(^)，同或</p>
</li>
<li>
<p><strong>归约</strong></p>
</li>
<li>
<p><strong>移位</strong>：逻辑左右移（&raquo;, &laquo;），算术左右移（&raquo;&gt;, &laquo;&lt;）
算术左移和逻辑左移时，右边低位会补 0。</p>
<p>逻辑右移时，左边高位会补 0；而算术右移时，左边高位会补充符号位，以保证数据缩小后值的正确性。</p>
</li>
<li>
<p><strong>拼接</strong>：{,}</p>
</li>
<li>
<p><strong>条件</strong>：<code>condition_expression ? true_expression : false_expression</code></p>
</li>
<li>
<p>操作符优先级</p>
</li>
</ul>
</li>
</ul>
<h2 id="25-verilog编译指令">2.5 Verilog编译指令</h2>
<ul>
<li>
<p>类似C语言中的预编译指令</p>
</li>
<li>
<p>以**`**为开头</p>
</li>
<li>
<p><strong>``define`</strong></p>
</li>
<li>
<p><strong>``undef`</strong></p>
<ul>
<li>在编译阶段，<strong>``define`</strong> 用于文本替换，类似于 C 语言中的 <strong>#define</strong></li>
<li><strong>``undef`</strong> 用来取消之前的宏定义</li>
</ul>
</li>
<li>
<p>`ifdef, `ifndef, `elsif, `endif, `else</p>
<ul>
<li>
<p>条件编译指令</p>
</li>
<li>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">`ifdef</span>       MCU51
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">parameter</span> DATA_DW <span style="color:#f92672">=</span> <span style="color:#ae81ff">8</span>   ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">`elsif</span>       WINDOW
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">parameter</span> DATA_DW <span style="color:#f92672">=</span> <span style="color:#ae81ff">64</span>  ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">`else</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">parameter</span> DATA_DW <span style="color:#f92672">=</span> <span style="color:#ae81ff">32</span>  ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">`endif</span>
</span></span></code></pre></div></li>
</ul>
</li>
<li>
<p>`include</p>
<ul>
<li>编译时将一个verilog文件包括在内</li>
</ul>
</li>
<li>
<p>`timescale</p>
<ul>
<li>
<p>将时间单位与实际时间相关联，用于定义时延、仿真的单位和精度</p>
</li>
<li>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">`timescale</span>      time_unit <span style="color:#f92672">/</span> time_precision <span style="color:#75715e">//time_unit为单位，time_precision为精度
</span></span></span></code></pre></div></li>
<li>
<p>在编译过程中，<strong>`timescale</strong> 指令会影响后面所有模块中的时延值，直至遇到另一个 <strong>`timescale</strong> 指令或 <strong>`resetall</strong> 指令</p>
</li>
<li>
<p>如果一个设计中的多个模块都带有 <strong>`timescale</strong> 时，模拟器总是定位在所有模块的最小时延精度上，并且所有时延都相应地换算为最小时延精度，时延单位并不受影响</p>
</li>
<li>
<p>并行子模块的`timescale不会相互影响‘</p>
</li>
</ul>
</li>
<li>
<p>`default_nettype</p>
<ul>
<li>用于为隐式的线网变量指定为线网类型，即将没有被声明的连线定义为线网类型</li>
</ul>
</li>
<li>
<p>`resetall</p>
<ul>
<li>将所有的编译指令重新设置为缺省值</li>
</ul>
</li>
<li>
<p>`celldefine `endcelldefine</p>
<ul>
<li>
<p>将模块标记为单元模块</p>
</li>
<li>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">`celldefine</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">module</span> (
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span>      clk,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">input</span>      rst,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">output</span>     clk_pll,
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">output</span>     flag);
</span></span><span style="display:flex;"><span>        <span style="color:#960050;background-color:#1e0010">……</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">`endcelldefine</span>
</span></span></code></pre></div></li>
</ul>
</li>
<li>
<p>`unconnected_drive, `nounconnected_drive</p>
<ul>
<li>在模块实例化中，出现在这两个编译指令间的任何未连接的输入端口，为正偏电路状态或者为反偏电路状态</li>
</ul>
</li>
</ul>

        </div>

        
        
<div class="post-copyright">
  <p class="copyright-item">
    <span class="item-title">Author</span>
    <span class="item-content">李尚坤</span>
  </p>
  <p class="copyright-item">
    <span class="item-title">LastMod</span>
    <span class="item-content">
      2023-01-20
      
    </span>
  </p>
  
  <p class="copyright-item">
    <span class="item-title">License</span>
    <span class="item-content"><a rel="license noopener" href="https://creativecommons.org/licenses/by-nc-nd/4.0/" target="_blank">CC BY-NC-ND 4.0</a></span>
  </p>
</div>



        
        


        <footer class="post-footer">
          <div class="post-tags">
              <a href="https://shangkunli.github.io/tags/verilog/">Verilog</a>
                <a href="https://shangkunli.github.io/tags/ic/">IC</a>
                <a href="https://shangkunli.github.io/tags/%E5%BC%80%E5%8F%91/">开发</a>
                
            </div>


          
          <nav class="post-nav">
            
              <a class="prev" href="/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC1%E7%AB%A0-%E4%BB%8B%E7%BB%8D/">
                
                <i class="iconfont">
                  <svg  class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="18" height="18">
  <path d="M691.908486 949.511495l75.369571-89.491197c10.963703-12.998035 10.285251-32.864502-1.499144-44.378743L479.499795 515.267417 757.434875 204.940602c11.338233-12.190647 11.035334-32.285311-0.638543-44.850487l-80.46666-86.564541c-11.680017-12.583596-30.356378-12.893658-41.662889-0.716314L257.233596 494.235404c-11.332093 12.183484-11.041474 32.266891 0.657986 44.844348l80.46666 86.564541c1.772366 1.910513 3.706415 3.533476 5.750981 4.877077l306.620399 321.703933C662.505829 963.726242 680.945807 962.528973 691.908486 949.511495z"></path>
</svg>

                </i>
                <span class="prev-text nav-default">Verilog入门笔记：第1章 介绍</span>
                <span class="prev-text nav-mobile">Prev</span>
              </a>
            
              <a class="next" href="/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC3%E7%AB%A0-%E8%B5%8B%E5%80%BC%E4%B8%8E%E6%97%B6%E5%BB%B6/">
                <span class="next-text nav-default">Verilog入门笔记：第3章 赋值与时延</span>
                <span class="prev-text nav-mobile">Next</span>
                
                <i class="iconfont">
                  <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="18" height="18">
  <path d="M332.091514 74.487481l-75.369571 89.491197c-10.963703 12.998035-10.285251 32.864502 1.499144 44.378743l286.278095 300.375162L266.565125 819.058374c-11.338233 12.190647-11.035334 32.285311 0.638543 44.850487l80.46666 86.564541c11.680017 12.583596 30.356378 12.893658 41.662889 0.716314l377.434212-421.426145c11.332093-12.183484 11.041474-32.266891-0.657986-44.844348l-80.46666-86.564541c-1.772366-1.910513-3.706415-3.533476-5.750981-4.877077L373.270379 71.774697C361.493148 60.273758 343.054193 61.470003 332.091514 74.487481z"></path>
</svg>

                </i>
              </a>
          </nav>
        </footer>
      </article>

      
      


      
      


    </div>
  </div>

      </main>

      <footer id="footer" class="footer">
        <div class="icon-links">
  
  
    <a href="mailto:%20shangkunlee27@gmail.com" rel="me noopener" class="iconfont"
      title="email" >
      <svg class="icon" viewBox="0 0 1451 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="36" height="36">
  <path d="M664.781909 681.472759 0 97.881301C0 3.997201 71.046997 0 71.046997 0L474.477909 0 961.649408 0 1361.641813 0C1361.641813 0 1432.688811 3.997201 1432.688811 97.881301L771.345323 681.472759C771.345323 681.472759 764.482731 685.154773 753.594283 688.65053L753.594283 688.664858C741.602731 693.493018 729.424896 695.068979 718.077952 694.839748 706.731093 695.068979 694.553173 693.493018 682.561621 688.664858L682.561621 688.65053C671.644501 685.140446 664.781909 681.472759 664.781909 681.472759L664.781909 681.472759ZM718.063616 811.603883C693.779541 811.016482 658.879232 802.205449 619.10784 767.734955 542.989056 701.759633 0 212.052267 0 212.052267L0 942.809523C0 942.809523 0 1024 83.726336 1024L682.532949 1024 753.579947 1024 1348.948139 1024C1432.688811 1024 1432.688811 942.809523 1432.688811 942.809523L1432.688811 212.052267C1432.688811 212.052267 893.138176 701.759633 817.019477 767.734955 777.248 802.205449 742.347691 811.03081 718.063616 811.603883L718.063616 811.603883Z"></path>
</svg>

    </a>
  
    <a href="https://github.com/ShangkunLi" rel="me noopener" class="iconfont"
      title="github"  target="_blank"
      >
      <svg class="icon" style="" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="36" height="36">
  <path d="M512 12.672c-282.88 0-512 229.248-512 512 0 226.261333 146.688 418.133333 350.08 485.76 25.6 4.821333 34.986667-11.008 34.986667-24.618667 0-12.16-0.426667-44.373333-0.64-87.04-142.421333 30.890667-172.458667-68.693333-172.458667-68.693333C188.672 770.986667 155.008 755.2 155.008 755.2c-46.378667-31.744 3.584-31.104 3.584-31.104 51.413333 3.584 78.421333 52.736 78.421333 52.736 45.653333 78.293333 119.850667 55.68 149.12 42.581333 4.608-33.109333 17.792-55.68 32.426667-68.48-113.706667-12.8-233.216-56.832-233.216-253.013333 0-55.893333 19.84-101.546667 52.693333-137.386667-5.76-12.928-23.04-64.981333 4.48-135.509333 0 0 42.88-13.738667 140.8 52.48 40.96-11.392 84.48-17.024 128-17.28 43.52 0.256 87.04 5.888 128 17.28 97.28-66.218667 140.16-52.48 140.16-52.48 27.52 70.528 10.24 122.581333 5.12 135.509333 32.64 35.84 52.48 81.493333 52.48 137.386667 0 196.693333-119.68 240-233.6 252.586667 17.92 15.36 34.56 46.762667 34.56 94.72 0 68.522667-0.64 123.562667-0.64 140.202666 0 13.44 8.96 29.44 35.2 24.32C877.44 942.592 1024 750.592 1024 524.672c0-282.752-229.248-512-512-512"></path>
</svg>

    </a>
  
    <a href="https://www.zhihu.com/people/lalala-57-8" rel="me noopener" class="iconfont"
      title="zhihu"  target="_blank"
      >
      <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="36" height="36">
  <path d="M351.791182 562.469462l192.945407 0c0-45.367257-21.3871-71.939449-21.3871-71.939449L355.897709 490.530013c3.977591-82.182744 7.541767-187.659007 8.816806-226.835262l159.282726 0c0 0-0.86367-67.402109-18.578124-67.402109s-279.979646 0-279.979646 0 16.850783-88.141456 39.318494-127.053698c0 0-83.60514-4.510734-112.121614 106.962104S81.344656 355.077018 76.80834 367.390461c-4.536316 12.313443 24.62791 5.832845 36.941354 0 12.313443-5.832845 68.050885-25.924439 84.252893-103.69571l86.570681 0c1.165546 49.28652 4.596691 200.335724 3.515057 226.835262L109.86113 490.530013c-25.275663 18.147312-33.701566 71.939449-33.701566 71.939449L279.868105 562.469462c-8.497535 56.255235-23.417339 128.763642-44.275389 167.210279-33.05279 60.921511-50.55235 116.65793-169.802314 212.576513 0 0-19.442818 14.257725 40.829917 9.073656 60.273758-5.185093 117.305683-20.739347 156.840094-99.807147 20.553105-41.107233 41.805128-93.250824 58.386782-146.138358l-0.055259 0.185218 167.855986 193.263655c0 0 22.035876-51.847855 5.832845-108.880803L371.045711 650.610918l-42.1244 31.157627-0.045025 0.151449c11.69946-41.020252 20.11206-81.5749 22.726607-116.858498C351.665315 564.212152 351.72876 563.345412 351.791182 562.469462z"></path>
  <path d="M584.918753 182.033893l0 668.840094 70.318532 0 28.807093 80.512708 121.875768-80.512708 153.600307 0L959.520453 182.033893 584.918753 182.033893zM887.150192 778.934538l-79.837326 0-99.578949 65.782216-23.537066-65.782216-24.855084 0L659.341766 256.673847l227.807403 0L887.149169 778.934538z"></path>
</svg>

    </a>


<a href="https://shangkunli.github.io/index.xml" rel="noopener alternate" type="application/rss&#43;xml"
    class="iconfont" title="rss" target="_blank">
    <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="30" height="30">
  <path d="M819.157333 1024C819.157333 574.592 449.408 204.8 0 204.8V0c561.706667 0 1024 462.293333 1024 1024h-204.842667zM140.416 743.04a140.8 140.8 0 0 1 140.501333 140.586667A140.928 140.928 0 0 1 140.074667 1024C62.72 1024 0 961.109333 0 883.626667s62.933333-140.544 140.416-140.586667zM678.784 1024h-199.04c0-263.210667-216.533333-479.786667-479.744-479.786667V345.173333c372.352 0 678.784 306.517333 678.784 678.826667z"></path>
</svg>

  </a>
  
</div>

<div class="copyright">
  <span class="power-by">
    Powered by <a class="hexo-link" href="https://gohugo.io">Hugo</a>
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    Theme - <a class="theme-link" href="https://github.com/xianmin/hugo-theme-jane">Jane</a>
  </span>

  <span class="copyright-year">
    &copy;
    2023
    <span class="heart">
      
      <i class="iconfont">
        <svg class="icon" viewBox="0 0 1025 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="14" height="14">
  <path d="M1000.1 247.9c-15.5-37.3-37.6-70.6-65.7-98.9-54.4-54.8-125.8-85-201-85-85.7 0-166 39-221.4 107.4C456.6 103 376.3 64 290.6 64c-75.1 0-146.5 30.4-201.1 85.6-28.2 28.5-50.4 61.9-65.8 99.3-16 38.8-24 79.9-23.6 122.2 0.7 91.7 40.1 177.2 108.1 234.8 3.1 2.6 6 5.1 8.9 7.8 14.9 13.4 58 52.8 112.6 102.7 93.5 85.5 209.9 191.9 257.5 234.2 7 6.1 15.8 9.5 24.9 9.5 9.2 0 18.1-3.4 24.9-9.5 34.5-30.7 105.8-95.9 181.4-165 74.2-67.8 150.9-138 195.8-178.2 69.5-57.9 109.6-144.4 109.9-237.3 0.1-42.5-8-83.6-24-122.2z"
   fill="#8a8a8a"></path>
</svg>

      </i>
    </span><span class="author">
        Shangkun Li
        
      </span></span>

  
  

  
</div>

      </footer>

      <div class="button__back-to-top">
        <a href="#back-to-top">
          <i class="iconfont">
            
            <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="35" height="35">
  <path d="M510.866688 227.694839 95.449397 629.218702l235.761562 0-2.057869 328.796468 362.40389 0L691.55698 628.188232l241.942331-3.089361L510.866688 227.694839zM63.840492 63.962777l894.052392 0 0 131.813095L63.840492 195.775872 63.840492 63.962777 63.840492 63.962777zM63.840492 63.962777"></path>
</svg>

          </i>
        </a>
      </div>
    </div>
    
<script type="text/javascript" src="/lib/jquery/jquery-3.2.1.min.js"></script>
  <script type="text/javascript" src="/lib/slideout/slideout-1.0.1.min.js"></script>




<script type="text/javascript" src="/js/main.411d9c08e1340e26f2ffd1786a9f5abfb48553618457fe8f7dc681173a3ea4b7.js" integrity="sha256-QR2cCOE0Diby/9F4ap9av7SFU2GEV/6PfcaBFzo&#43;pLc=" crossorigin="anonymous"></script>



  <script type="text/javascript">
    window.MathJax = {
      showProcessingMessages: false,
      messageStyle: 'none'
    };
  </script>
  <script src='https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/MathJax.js?config=TeX-MML-AM_CHTML' async></script>









  
    <script type="text/javascript" src="/lib/photoswipe/photoswipe.min.js"></script>
    <script type="text/javascript" src="/lib/photoswipe/photoswipe-ui-default.min.js"></script>
  
















  <script src="/js/custom.js"></script>


  </body>
</html>
