#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  6 12:46:37 2021
# Process ID: 10548
# Current directory: C:/Users/84308/Desktop/my_CortexM3/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10016 C:\Users\84308\Desktop\my_CortexM3\vivado\CortexM3.xpr
# Log file: C:/Users/84308/Desktop/my_CortexM3/vivado/vivado.log
# Journal file: C:/Users/84308/Desktop/my_CortexM3/vivado\vivado.jou
#----------------------------------------------------------start_gui
open_project C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.xpr
ScScanning sources..Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
ININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/xilinx/Vivado/2018.3/data/ip'open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 753.922 ; gain = 177.250
upexit
INFO: [Common 17-206] Exiting Vivsynth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: CortexM3
WARNING: [Synth 8-2306] macro TRN_IDLE redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:113]
WARNING: [Synth 8-2306] macro TRN_BUSY redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:114]
WARNING: [Synth 8-2306] macro TRN_NONSEQ redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:115]
WARNING: [Synth 8-2306] macro TRN_SEQ redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:116]
WARNING: [Synth 8-2306] macro BUR_SINGLE redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:119]
WARNING: [Synth 8-2306] macro BUR_INCR redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:120]
WARNING: [Synth 8-2306] macro BUR_WRAP4 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:121]
WARNING: [Synth 8-2306] macro BUR_INCR4 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:122]
WARNING: [Synth 8-2306] macro BUR_WRAP8 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:123]
WARNING: [Synth 8-2306] macro BUR_INCR8 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:124]
WARNING: [Synth 8-2306] macro BUR_WRAP16 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:125]
WARNING: [Synth 8-2306] macro BUR_INCR16 redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:126]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 906.617 ; gain = 125.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CortexM3' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:1]
	Parameter SimPresent bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cortexm3ds_logic' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm3ds_logic' (1#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v:27]
WARNING: [Synth 8-350] instance 'ulogic' of module 'cortexm3ds_logic' requires 122 connections, but only 71 given [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:160]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBMatrix' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix.v:47]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBInputstg' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:32]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:405]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:421]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBInputstg' (2#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:32]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBDecoderS0' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBMatrix_default_slave' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBMatrix_default_slave' (3#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBDecoderS0' (4#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBDecoderS1' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBDecoderS1' (5#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS1.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBDecoderS2' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS2.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBDecoderS2' (6#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS2.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBOutputStgM0' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBArbiterM0' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v:35]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v:167]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v:170]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBArbiterM0' (7#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBOutputStgM0' (8#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBOutputStgM1' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM1.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBArbiterM1' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM1.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBArbiterM1' (9#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM1.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBOutputStgM1' (10#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM1.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBOutputStgM2' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM2.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1_AHBArbiterM2' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBArbiterM2' (11#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBOutputStgM2' (12#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM2.v:38]
WARNING: [Synth 8-3848] Net SCANOUTHCLK in module/entity L1_AHBMatrix does not have driver. [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix.v:300]
INFO: [Synth 8-6155] done synthesizing module 'L1_AHBMatrix' (13#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix.v:47]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM0' does not match port width (4) of module 'L1_AHBMatrix' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:411]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM1' does not match port width (4) of module 'L1_AHBMatrix' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:426]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM2' does not match port width (4) of module 'L1_AHBMatrix' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:441]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_sram' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_ahb_to_sram.v:26]
	Parameter AW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_sram' (14#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_ahb_to_sram.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_sram' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:465]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_fpga_sram' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_fpga_sram.v:27]
	Parameter AW bound to: 14 - type: integer 
	Parameter AWT bound to: 16383 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/84308/Desktop/my_CortexM3/Keil/image.hex' is read successfully [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_fpga_sram.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_fpga_sram' (15#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_fpga_sram.v:27]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_sram' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:505]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_apb' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_ahb_to_apb.v:31]
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter REGISTER_RDATA bound to: 1 - type: integer 
	Parameter REGISTER_WDATA bound to: 1 - type: integer 
	Parameter ST_BITS bound to: 3 - type: integer 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_APB_WAIT bound to: 3'b001 
	Parameter ST_APB_TRNF bound to: 3'b010 
	Parameter ST_APB_TRNF2 bound to: 3'b011 
	Parameter ST_APB_ENDOK bound to: 3'b100 
	Parameter ST_APB_ERR1 bound to: 3'b101 
	Parameter ST_APB_ERR2 bound to: 3'b110 
	Parameter ST_ILLEGAL bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_apb' (16#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_ahb_to_apb.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_apb' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:544]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_slave_mux' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_apb_slave_mux.v:26]
	Parameter PORT0_ENABLE bound to: 1 - type: integer 
	Parameter PORT1_ENABLE bound to: 1 - type: integer 
	Parameter PORT2_ENABLE bound to: 1 - type: integer 
	Parameter PORT3_ENABLE bound to: 1 - type: integer 
	Parameter PORT4_ENABLE bound to: 0 - type: integer 
	Parameter PORT5_ENABLE bound to: 0 - type: integer 
	Parameter PORT6_ENABLE bound to: 0 - type: integer 
	Parameter PORT7_ENABLE bound to: 0 - type: integer 
	Parameter PORT8_ENABLE bound to: 0 - type: integer 
	Parameter PORT9_ENABLE bound to: 0 - type: integer 
	Parameter PORT10_ENABLE bound to: 0 - type: integer 
	Parameter PORT11_ENABLE bound to: 0 - type: integer 
	Parameter PORT12_ENABLE bound to: 0 - type: integer 
	Parameter PORT13_ENABLE bound to: 0 - type: integer 
	Parameter PORT14_ENABLE bound to: 0 - type: integer 
	Parameter PORT15_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_slave_mux' (17#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_apb_slave_mux.v:26]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_uart' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/uart/cmsdk_apb_uart.v:53]
	Parameter ARM_CMSDK_APB_UART_PID4 bound to: 8'b00000100 
	Parameter ARM_CMSDK_APB_UART_PID5 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID6 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID7 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID0 bound to: 8'b00100001 
	Parameter ARM_CMSDK_APB_UART_PID1 bound to: 8'b10111000 
	Parameter ARM_CMSDK_APB_UART_PID2 bound to: 8'b00011011 
	Parameter ARM_CMSDK_APB_UART_PID3 bound to: 4'b0000 
	Parameter ARM_CMSDK_APB_UART_CID0 bound to: 8'b00001101 
	Parameter ARM_CMSDK_APB_UART_CID1 bound to: 8'b11110000 
	Parameter ARM_CMSDK_APB_UART_CID2 bound to: 8'b00000101 
	Parameter ARM_CMSDK_APB_UART_CID3 bound to: 8'b10110001 
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/uart/cmsdk_apb_uart.v:260]
INFO: [Synth 8-226] default block is never used [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/uart/cmsdk_apb_uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_uart' (18#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/uart/cmsdk_apb_uart.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb3_eg_slave_led' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_led.v:28]
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb3_eg_slave_interface_led' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_interface_led.v:27]
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb3_eg_slave_interface_led' (19#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_interface_led.v:27]
INFO: [Synth 8-6157] synthesizing module 'custom_apb_led' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/custom_apb_led.v:11]
INFO: [Synth 8-6155] done synthesizing module 'custom_apb_led' (20#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/custom_apb_led.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb3_eg_slave_led' (21#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_led.v:28]
INFO: [Synth 8-6157] synthesizing module 'custom_apb_button' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/button/custom_apb_button.v:1]
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'custom_apb_button' (22#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/button/custom_apb_button.v:1]
INFO: [Synth 8-6157] synthesizing module 'custom_apb_hdmi' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/hdmi/custom_apb_hdmi.v:3]
	Parameter memory_depth bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/hdmi/custom_apb_hdmi.v:25]
WARNING: [Synth 8-5788] Register memory_reg in module custom_apb_hdmi is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "memory_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'custom_apb_hdmi' (23#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/hdmi/custom_apb_hdmi.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CortexM3' (24#1) [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:1]
WARNING: [Synth 8-3331] design custom_apb_hdmi has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design custom_apb_hdmi has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port psel
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[11]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[10]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[9]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[8]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[7]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[6]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[5]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[4]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[3]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[2]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[1]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[0]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port penable
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwrite
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[31]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[30]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[29]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[28]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[27]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[26]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[25]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[24]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[23]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[22]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[21]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[20]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[19]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[18]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[17]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[16]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[15]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[14]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[13]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[12]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[11]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[10]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[9]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[8]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[7]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[6]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[5]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[4]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[3]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[2]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[1]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[0]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[11]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[10]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[9]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[8]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[7]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[6]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[5]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[4]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[3]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[2]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[1]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[0]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[3]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[2]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[1]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[0]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PREADY4
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[31]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[30]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[29]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[28]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[27]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[26]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[25]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[24]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[23]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[22]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[21]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[20]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[19]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[18]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[17]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[16]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[15]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[14]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[13]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[12]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[11]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA4[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 2094.855 ; gain = 1313.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 2094.855 ; gain = 1313.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 2094.855 ; gain = 1313.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/84308/Desktop/my_CortexM3/xdc/CortexM3.xdc]
Finished Parsing XDC File [C:/Users/84308/Desktop/my_CortexM3/xdc/CortexM3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2192.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:42 ; elapsed = 00:03:45 . Memory (MB): peak = 2214.340 ; gain = 1433.414
61 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:42 ; elapsed = 00:03:45 . Memory (MB): peak = 2214.340 ; gain = 1433.414
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr  6 13:02:40 2021] Launched synth_1...
Run output will be captured here: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/synth_1/runme.log
[Tue Apr  6 13:02:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2214.340 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2367.004 ; gain = 152.664
set_property PROGRAM.FILE {C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/impl_1/CortexM3.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/impl_1/CortexM3.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  6 19:37:06 2021...
