$date
	Thu Sep 20 23:09:57 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 32 ! q [31:0] $end
$var reg 1 " clk $end
$var reg 32 # d [31:0] $end
$var reg 1 $ enable $end
$var reg 5 % regnum [4:0] $end
$var reg 1 & reset $end
$scope module reg1 $end
$var wire 1 " clk $end
$var wire 32 ' d [31:0] $end
$var wire 1 $ enable $end
$var wire 1 & reset $end
$var reg 32 ( q [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
1&
bx %
0$
bx #
0"
b0 !
$end
#5
1"
#10
0"
0&
#15
1"
#20
0"
b1011000 #
b1011000 '
b10 %
1$
#25
b1011000 !
b1011000 (
1"
#30
0"
b1011001 #
b1011001 '
0$
#35
1"
#40
0"
b101010 #
b101010 '
b11 %
1$
#45
b101010 !
b101010 (
1"
#50
0"
b11011 #
b11011 '
b10 %
#55
b11011 !
b11011 (
1"
#60
0"
b100111 #
b100111 '
0$
#65
1"
#70
b0 !
b0 (
0"
1&
#75
1"
#80
0"
b1011011 #
b1011011 '
b0 %
1$
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
#275
1"
#280
0"
#285
1"
#290
0"
#295
1"
#300
0"
#305
1"
#310
0"
#315
1"
#320
0"
#325
1"
#330
0"
#335
1"
#340
0"
#345
1"
#350
0"
#355
1"
#360
0"
#365
1"
#370
0"
#375
1"
#380
0"
#385
1"
#390
0"
#395
1"
#400
0"
#405
1"
#410
0"
#415
1"
#420
0"
#425
1"
#430
0"
#435
1"
#440
0"
#445
1"
#450
0"
#455
1"
#460
0"
#465
1"
#470
0"
#475
1"
#480
0"
#485
1"
#490
0"
#495
1"
#500
0"
#505
1"
#510
0"
#515
1"
#520
0"
#525
1"
#530
0"
#535
1"
#540
0"
#545
1"
#550
0"
#555
1"
#560
0"
#565
1"
#570
0"
#575
1"
#580
0"
#585
1"
#590
0"
#595
1"
#600
0"
#605
1"
#610
0"
#615
1"
#620
0"
#625
1"
#630
0"
#635
1"
#640
0"
#645
1"
#650
0"
#655
1"
#660
0"
#665
1"
#670
0"
#675
1"
#680
0"
#685
1"
#690
0"
#695
1"
#700
0"
#705
1"
#710
0"
#715
1"
#720
0"
#725
1"
#730
0"
#735
1"
#740
0"
#745
1"
#750
0"
#755
1"
#760
0"
#765
1"
#770
0"
#775
1"
#780
0"
