<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mtd › nand › tmio_nand.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tmio_nand.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Toshiba TMIO NAND flash controller driver</span>
<span class="cm"> *</span>
<span class="cm"> * Slightly murky pre-git history of the driver:</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) Ian Molton 2004, 2005, 2008</span>
<span class="cm"> *    Original work, independent of sharps code. Included hardware ECC support.</span>
<span class="cm"> *    Hard ECC did not work for writes in the early revisions.</span>
<span class="cm"> * Copyright (c) Dirk Opfer 2005.</span>
<span class="cm"> *    Modifications developed from sharps code but</span>
<span class="cm"> *    NOT containing any, ported onto Ians base.</span>
<span class="cm"> * Copyright (c) Chris Humbert 2005</span>
<span class="cm"> * Copyright (c) Dmitry Baryshkov 2008</span>
<span class="cm"> *    Minor fixes</span>
<span class="cm"> *</span>
<span class="cm"> * Parts copyright Sebastian Carlier</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under</span>
<span class="cm"> * the terms of the GNU General Public License version 2. This program</span>
<span class="cm"> * is licensed &quot;as is&quot; without any warranty of any kind, whether express</span>
<span class="cm"> * or implied.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>


<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/core.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/tmio.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/mtd.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/nand.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/nand_ecc.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/partitions.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cm">/*--------------------------------------------------------------------------*/</span>

<span class="cm">/*</span>
<span class="cm"> * NAND Flash Host Controller Configuration Register</span>
<span class="cm"> */</span>
<span class="cp">#define CCR_COMMAND	0x04	</span><span class="cm">/* w Command				*/</span><span class="cp"></span>
<span class="cp">#define CCR_BASE	0x10	</span><span class="cm">/* l NAND Flash Control Reg Base Addr	*/</span><span class="cp"></span>
<span class="cp">#define CCR_INTP	0x3d	</span><span class="cm">/* b Interrupt Pin			*/</span><span class="cp"></span>
<span class="cp">#define CCR_INTE	0x48	</span><span class="cm">/* b Interrupt Enable			*/</span><span class="cp"></span>
<span class="cp">#define CCR_EC		0x4a	</span><span class="cm">/* b Event Control			*/</span><span class="cp"></span>
<span class="cp">#define CCR_ICC		0x4c	</span><span class="cm">/* b Internal Clock Control		*/</span><span class="cp"></span>
<span class="cp">#define CCR_ECCC	0x5b	</span><span class="cm">/* b ECC Control			*/</span><span class="cp"></span>
<span class="cp">#define CCR_NFTC	0x60	</span><span class="cm">/* b NAND Flash Transaction Control	*/</span><span class="cp"></span>
<span class="cp">#define CCR_NFM		0x61	</span><span class="cm">/* b NAND Flash Monitor			*/</span><span class="cp"></span>
<span class="cp">#define CCR_NFPSC	0x62	</span><span class="cm">/* b NAND Flash Power Supply Control	*/</span><span class="cp"></span>
<span class="cp">#define CCR_NFDC	0x63	</span><span class="cm">/* b NAND Flash Detect Control		*/</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * NAND Flash Control Register</span>
<span class="cm"> */</span>
<span class="cp">#define FCR_DATA	0x00	</span><span class="cm">/* bwl Data Register			*/</span><span class="cp"></span>
<span class="cp">#define FCR_MODE	0x04	</span><span class="cm">/* b Mode Register			*/</span><span class="cp"></span>
<span class="cp">#define FCR_STATUS	0x05	</span><span class="cm">/* b Status Register			*/</span><span class="cp"></span>
<span class="cp">#define FCR_ISR		0x06	</span><span class="cm">/* b Interrupt Status Register		*/</span><span class="cp"></span>
<span class="cp">#define FCR_IMR		0x07	</span><span class="cm">/* b Interrupt Mask Register		*/</span><span class="cp"></span>

<span class="cm">/* FCR_MODE Register Command List */</span>
<span class="cp">#define FCR_MODE_DATA	0x94	</span><span class="cm">/* Data Data_Mode */</span><span class="cp"></span>
<span class="cp">#define FCR_MODE_COMMAND 0x95	</span><span class="cm">/* Data Command_Mode */</span><span class="cp"></span>
<span class="cp">#define FCR_MODE_ADDRESS 0x96	</span><span class="cm">/* Data Address_Mode */</span><span class="cp"></span>

<span class="cp">#define FCR_MODE_HWECC_CALC	0xB4	</span><span class="cm">/* HW-ECC Data */</span><span class="cp"></span>
<span class="cp">#define FCR_MODE_HWECC_RESULT	0xD4	</span><span class="cm">/* HW-ECC Calc result Read_Mode */</span><span class="cp"></span>
<span class="cp">#define FCR_MODE_HWECC_RESET	0xF4	</span><span class="cm">/* HW-ECC Reset */</span><span class="cp"></span>

<span class="cp">#define FCR_MODE_POWER_ON	0x0C	</span><span class="cm">/* Power Supply ON  to SSFDC card */</span><span class="cp"></span>
<span class="cp">#define FCR_MODE_POWER_OFF	0x08	</span><span class="cm">/* Power Supply OFF to SSFDC card */</span><span class="cp"></span>

<span class="cp">#define FCR_MODE_LED_OFF	0x00	</span><span class="cm">/* LED OFF */</span><span class="cp"></span>
<span class="cp">#define FCR_MODE_LED_ON		0x04	</span><span class="cm">/* LED ON */</span><span class="cp"></span>

<span class="cp">#define FCR_MODE_EJECT_ON	0x68	</span><span class="cm">/* Ejection events active  */</span><span class="cp"></span>
<span class="cp">#define FCR_MODE_EJECT_OFF	0x08	</span><span class="cm">/* Ejection events ignored */</span><span class="cp"></span>

<span class="cp">#define FCR_MODE_LOCK		0x6C	</span><span class="cm">/* Lock_Mode. Eject Switch Invalid */</span><span class="cp"></span>
<span class="cp">#define FCR_MODE_UNLOCK		0x0C	</span><span class="cm">/* UnLock_Mode. Eject Switch is valid */</span><span class="cp"></span>

<span class="cp">#define FCR_MODE_CONTROLLER_ID	0x40	</span><span class="cm">/* Controller ID Read */</span><span class="cp"></span>
<span class="cp">#define FCR_MODE_STANDBY	0x00	</span><span class="cm">/* SSFDC card Changes Standby State */</span><span class="cp"></span>

<span class="cp">#define FCR_MODE_WE		0x80</span>
<span class="cp">#define FCR_MODE_ECC1		0x40</span>
<span class="cp">#define FCR_MODE_ECC0		0x20</span>
<span class="cp">#define FCR_MODE_CE		0x10</span>
<span class="cp">#define FCR_MODE_PCNT1		0x08</span>
<span class="cp">#define FCR_MODE_PCNT0		0x04</span>
<span class="cp">#define FCR_MODE_ALE		0x02</span>
<span class="cp">#define FCR_MODE_CLE		0x01</span>

<span class="cp">#define FCR_STATUS_BUSY		0x80</span>

<span class="cm">/*--------------------------------------------------------------------------*/</span>

<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">mtd_info</span> <span class="n">mtd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="n">chip</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>

	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ccr</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fcr_base</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* for tmio_nand_read_byte */</span>
	<span class="n">u8</span>			<span class="n">read</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">read_good</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define mtd_to_tmio(m)			container_of(m, struct tmio_nand, mtd)</span>


<span class="cm">/*--------------------------------------------------------------------------*/</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tmio_nand_hwcontrol</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">mtd_to_tmio</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_CTRL_CHANGE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">mode</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_NCE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mode</span> <span class="o">=</span> <span class="n">FCR_MODE_DATA</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_CLE</span><span class="p">)</span>
				<span class="n">mode</span> <span class="o">|=</span>  <span class="n">FCR_MODE_CLE</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">mode</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FCR_MODE_CLE</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">NAND_ALE</span><span class="p">)</span>
				<span class="n">mode</span> <span class="o">|=</span>  <span class="n">FCR_MODE_ALE</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">mode</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FCR_MODE_ALE</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">mode</span> <span class="o">=</span> <span class="n">FCR_MODE_STANDBY</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">mode</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_MODE</span><span class="p">);</span>
		<span class="n">tmio</span><span class="o">-&gt;</span><span class="n">read_good</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">!=</span> <span class="n">NAND_CMD_NONE</span><span class="p">)</span>
		<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">IO_ADDR_W</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tmio_nand_dev_ready</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">mtd_to_tmio</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">!</span><span class="p">(</span><span class="n">tmio_ioread8</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">FCR_STATUS_BUSY</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">tmio_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">__tmio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">__tmio</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">nand_chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">;</span>

	<span class="cm">/* disable RDYREQ interrupt */</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_IMR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">waitqueue_active</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">controller</span><span class="o">-&gt;</span><span class="n">wq</span><span class="p">)))</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;spurious interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">controller</span><span class="o">-&gt;</span><span class="n">wq</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm">  *The TMIO core has a RDYREQ interrupt on the posedge of #SMRB.</span>
<span class="cm">  *This interrupt is normally disabled, but for long operations like</span>
<span class="cm">  *erase and write, we enable it to wake us up.  The irq handler</span>
<span class="cm">  *disables the interrupt.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">tmio_nand_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">nand_chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">mtd_to_tmio</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>
	<span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="cm">/* enable RDYREQ interrupt */</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="mh">0x0f</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_ISR</span><span class="p">);</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="mh">0x81</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_IMR</span><span class="p">);</span>

	<span class="n">timeout</span> <span class="o">=</span> <span class="n">wait_event_timeout</span><span class="p">(</span><span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">controller</span><span class="o">-&gt;</span><span class="n">wq</span><span class="p">,</span>
		<span class="n">tmio_nand_dev_ready</span><span class="p">(</span><span class="n">mtd</span><span class="p">),</span>
		<span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">FL_ERASING</span> <span class="o">?</span> <span class="mi">400</span> <span class="o">:</span> <span class="mi">20</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">tmio_nand_dev_ready</span><span class="p">(</span><span class="n">mtd</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_IMR</span><span class="p">);</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;still busy with %s after %d ms</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">FL_ERASING</span> <span class="o">?</span> <span class="s">&quot;erase&quot;</span> <span class="o">:</span> <span class="s">&quot;program&quot;</span><span class="p">,</span>
			<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">FL_ERASING</span> <span class="o">?</span> <span class="mi">400</span> <span class="o">:</span> <span class="mi">20</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_IMR</span><span class="p">);</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;timeout waiting for interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">cmdfunc</span><span class="p">(</span><span class="n">mtd</span><span class="p">,</span> <span class="n">NAND_CMD_STATUS</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">read_byte</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm">  *The TMIO controller combines two 8-bit data bytes into one 16-bit</span>
<span class="cm">  *word. This function separates them so nand_base.c works as expected,</span>
<span class="cm">  *especially its NAND_CMD_READID routines.</span>
<span class="cm"> *</span>
<span class="cm">  *To prevent stale data from being read, tmio_nand_hwcontrol() clears</span>
<span class="cm">  *tmio-&gt;read_good.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u_char</span> <span class="nf">tmio_nand_read_byte</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">mtd_to_tmio</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">read_good</span><span class="o">--</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">tmio_ioread16</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_DATA</span><span class="p">);</span>
	<span class="n">tmio</span><span class="o">-&gt;</span><span class="n">read</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm">  *The TMIO controller converts an 8-bit NAND interface to a 16-bit</span>
<span class="cm">  *bus interface, so all data reads and writes must be 16-bit wide.</span>
<span class="cm">  *Thus, we implement 16-bit versions of the read, write, and verify</span>
<span class="cm">  *buffer functions.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">tmio_nand_write_buf</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="k">const</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">mtd_to_tmio</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>

	<span class="n">tmio_iowrite16_rep</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_DATA</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">len</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tmio_nand_read_buf</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">mtd_to_tmio</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>

	<span class="n">tmio_ioread16_rep</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_DATA</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">len</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">tmio_nand_verify_buf</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="k">const</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">mtd_to_tmio</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>
	<span class="n">u16</span>				<span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="n">buf</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">len</span><span class="p">;</span> <span class="n">len</span><span class="o">--</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">)</span> <span class="o">!=</span> <span class="n">tmio_ioread16</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_DATA</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tmio_nand_enable_hwecc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">mtd_to_tmio</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>

	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">FCR_MODE_HWECC_RESET</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_MODE</span><span class="p">);</span>
	<span class="n">tmio_ioread8</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_DATA</span><span class="p">);</span>	<span class="cm">/* dummy read */</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">FCR_MODE_HWECC_CALC</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_MODE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tmio_nand_calculate_ecc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="k">const</span> <span class="n">u_char</span> <span class="o">*</span><span class="n">dat</span><span class="p">,</span>
							<span class="n">u_char</span> <span class="o">*</span><span class="n">ecc_code</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">mtd_to_tmio</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ecc</span><span class="p">;</span>

	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">FCR_MODE_HWECC_RESULT</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_MODE</span><span class="p">);</span>

	<span class="n">ecc</span> <span class="o">=</span> <span class="n">tmio_ioread16</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_DATA</span><span class="p">);</span>
	<span class="n">ecc_code</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ecc</span><span class="p">;</span>	<span class="cm">/* 000-255 LP7-0 */</span>
	<span class="n">ecc_code</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ecc</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* 000-255 LP15-8 */</span>
	<span class="n">ecc</span> <span class="o">=</span> <span class="n">tmio_ioread16</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_DATA</span><span class="p">);</span>
	<span class="n">ecc_code</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">ecc</span><span class="p">;</span>	<span class="cm">/* 000-255 CP5-0,11b */</span>
	<span class="n">ecc_code</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">ecc</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* 256-511 LP7-0 */</span>
	<span class="n">ecc</span> <span class="o">=</span> <span class="n">tmio_ioread16</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_DATA</span><span class="p">);</span>
	<span class="n">ecc_code</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">ecc</span><span class="p">;</span>	<span class="cm">/* 256-511 LP15-8 */</span>
	<span class="n">ecc_code</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">ecc</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* 256-511 CP5-0,11b */</span>

	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">FCR_MODE_DATA</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_MODE</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tmio_nand_correct_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">read_ecc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">calc_ecc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r0</span><span class="p">,</span> <span class="n">r1</span><span class="p">;</span>

	<span class="cm">/* assume ecc.size = 512 and ecc.bytes = 6 */</span>
	<span class="n">r0</span> <span class="o">=</span> <span class="n">__nand_correct_data</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">read_ecc</span><span class="p">,</span> <span class="n">calc_ecc</span><span class="p">,</span> <span class="mi">256</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r0</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r0</span><span class="p">;</span>
	<span class="n">r1</span> <span class="o">=</span> <span class="n">__nand_correct_data</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="mi">256</span><span class="p">,</span> <span class="n">read_ecc</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="n">calc_ecc</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">256</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r1</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r1</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">r0</span> <span class="o">+</span> <span class="n">r1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tmio_hw_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="o">*</span><span class="n">cell</span> <span class="o">=</span> <span class="n">mfd_get_cell</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cell</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">cell</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* (4Ch) CLKRUN Enable    1st spcrunc */</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="mh">0x81</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">ccr</span> <span class="o">+</span> <span class="n">CCR_ICC</span><span class="p">);</span>

	<span class="cm">/* (10h)BaseAddress    0x1000 spba.spba2 */</span>
	<span class="n">tmio_iowrite16</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr_base</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">ccr</span> <span class="o">+</span> <span class="n">CCR_BASE</span><span class="p">);</span>
	<span class="n">tmio_iowrite16</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr_base</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">ccr</span> <span class="o">+</span> <span class="n">CCR_BASE</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>

	<span class="cm">/* (04h)Command Register I/O spcmd */</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="mh">0x02</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">ccr</span> <span class="o">+</span> <span class="n">CCR_COMMAND</span><span class="p">);</span>

	<span class="cm">/* (62h) Power Supply Control ssmpwc */</span>
	<span class="cm">/* HardPowerOFF - SuspendOFF - PowerSupplyWait_4MS */</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="mh">0x02</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">ccr</span> <span class="o">+</span> <span class="n">CCR_NFPSC</span><span class="p">);</span>

	<span class="cm">/* (63h) Detect Control ssmdtc */</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="mh">0x02</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">ccr</span> <span class="o">+</span> <span class="n">CCR_NFDC</span><span class="p">);</span>

	<span class="cm">/* Interrupt status register clear sintst */</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="mh">0x0f</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_ISR</span><span class="p">);</span>

	<span class="cm">/* After power supply, Media are reset smode */</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">FCR_MODE_POWER_ON</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_MODE</span><span class="p">);</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">FCR_MODE_COMMAND</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_MODE</span><span class="p">);</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">NAND_CMD_RESET</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_DATA</span><span class="p">);</span>

	<span class="cm">/* Standby Mode smode */</span>
	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">FCR_MODE_STANDBY</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_MODE</span><span class="p">);</span>

	<span class="n">mdelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tmio_hw_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="o">*</span><span class="n">cell</span> <span class="o">=</span> <span class="n">mfd_get_cell</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">tmio_iowrite8</span><span class="p">(</span><span class="n">FCR_MODE_POWER_OFF</span><span class="p">,</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">+</span> <span class="n">FCR_MODE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cell</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">)</span>
		<span class="n">cell</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tmio_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">fcr</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
			<span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">ccr</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
			<span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">nand_chip</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;NULL platform data!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">tmio</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span> <span class="o">*</span><span class="n">tmio</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tmio</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_kzalloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmio</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">tmio</span><span class="p">);</span>
	<span class="n">mtd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">mtd</span><span class="p">;</span>
	<span class="n">nand_chip</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">;</span>
	<span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span> <span class="o">=</span> <span class="n">nand_chip</span><span class="p">;</span>
	<span class="n">mtd</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;tmio-nand&quot;</span><span class="p">;</span>

	<span class="n">tmio</span><span class="o">-&gt;</span><span class="n">ccr</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">ccr</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">ccr</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">ccr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_iomap_ccr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr_base</span> <span class="o">=</span> <span class="n">fcr</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">&amp;</span> <span class="mh">0xfffff</span><span class="p">;</span>
	<span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">fcr</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">fcr</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_iomap_fcr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">tmio_hw_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">tmio</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_hwinit</span><span class="p">;</span>

	<span class="cm">/* Set address of NAND IO lines */</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">IO_ADDR_R</span> <span class="o">=</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">IO_ADDR_W</span> <span class="o">=</span> <span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span><span class="p">;</span>

	<span class="cm">/* Set address of hardware control function */</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">cmd_ctrl</span> <span class="o">=</span> <span class="n">tmio_nand_hwcontrol</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">dev_ready</span> <span class="o">=</span> <span class="n">tmio_nand_dev_ready</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">read_byte</span> <span class="o">=</span> <span class="n">tmio_nand_read_byte</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">write_buf</span> <span class="o">=</span> <span class="n">tmio_nand_write_buf</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">read_buf</span> <span class="o">=</span> <span class="n">tmio_nand_read_buf</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">verify_buf</span> <span class="o">=</span> <span class="n">tmio_nand_verify_buf</span><span class="p">;</span>

	<span class="cm">/* set eccmode using hardware ECC */</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">NAND_ECC_HW</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">bytes</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">strength</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">hwctl</span> <span class="o">=</span> <span class="n">tmio_nand_enable_hwecc</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">calculate</span> <span class="o">=</span> <span class="n">tmio_nand_calculate_ecc</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">correct</span> <span class="o">=</span> <span class="n">tmio_nand_correct_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">data</span><span class="p">)</span>
		<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">badblock_pattern</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">badblock_pattern</span><span class="p">;</span>

	<span class="cm">/* 15 us command delay time */</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">chip_delay</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmio_irq</span><span class="p">,</span>
				<span class="n">IRQF_DISABLED</span><span class="p">,</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">),</span> <span class="n">tmio</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;request_irq error %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">retval</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmio</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">nand_chip</span><span class="o">-&gt;</span><span class="n">waitfunc</span> <span class="o">=</span> <span class="n">tmio_nand_wait</span><span class="p">;</span>

	<span class="cm">/* Scan to find existence of the device */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nand_scan</span><span class="p">(</span><span class="n">mtd</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_scan</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Register the partitions */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">mtd_device_parse_register</span><span class="p">(</span><span class="n">mtd</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
					   <span class="n">data</span> <span class="o">?</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">partition</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">,</span>
					   <span class="n">data</span> <span class="o">?</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">num_partitions</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">nand_release</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>

<span class="nl">err_scan:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">tmio</span><span class="p">);</span>
<span class="nl">err_irq:</span>
	<span class="n">tmio_hw_stop</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">tmio</span><span class="p">);</span>
<span class="nl">err_hwinit:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span><span class="p">);</span>
<span class="nl">err_iomap_fcr:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">ccr</span><span class="p">);</span>
<span class="nl">err_iomap_ccr:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">tmio</span><span class="p">);</span>
<span class="nl">err_kzalloc:</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tmio_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tmio_nand</span> <span class="o">*</span><span class="n">tmio</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">nand_release</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">mtd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">tmio</span><span class="p">);</span>
	<span class="n">tmio_hw_stop</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">tmio</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">fcr</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">tmio</span><span class="o">-&gt;</span><span class="n">ccr</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">tmio</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">tmio_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="o">*</span><span class="n">cell</span> <span class="o">=</span> <span class="n">mfd_get_cell</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cell</span><span class="o">-&gt;</span><span class="n">suspend</span><span class="p">)</span>
		<span class="n">cell</span><span class="o">-&gt;</span><span class="n">suspend</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">tmio_hw_stop</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tmio_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="o">*</span><span class="n">cell</span> <span class="o">=</span> <span class="n">mfd_get_cell</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* FIXME - is this required or merely another attack of the broken</span>
<span class="cm">	 * SHARP platform? Looks suspicious.</span>
<span class="cm">	 */</span>
	<span class="n">tmio_hw_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cell</span><span class="o">-&gt;</span><span class="n">resume</span><span class="p">)</span>
		<span class="n">cell</span><span class="o">-&gt;</span><span class="n">resume</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define tmio_suspend NULL</span>
<span class="cp">#define tmio_resume NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">tmio_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span><span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;tmio-nand&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span><span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">tmio_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">tmio_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">tmio_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">tmio_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">tmio_driver</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Ian Molton, Dirk Opfer, Chris Humbert, Dmitry Baryshkov&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;NAND flash driver on Toshiba Mobile IO controller&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:tmio-nand&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
