# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ProjFinal_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+G:/Users/Marcos\ Eduardo/Desktop/LabCl-\ Proj\ Final {G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/adder8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module adder8
# 
# Top level modules:
# 	adder8
# vlog -vlog01compat -work work +incdir+G:/Users/Marcos\ Eduardo/Desktop/LabCl-\ Proj\ Final {G:/Users/Marcos Eduardo/Desktop/LabCl- Proj Final/full_adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# 
