
Driver_Nema17_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004728  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  080048c8  080048c8  000148c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cb4  08004cb4  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  08004cb4  08004cb4  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004cb4  08004cb4  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cb4  08004cb4  00014cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cb8  08004cb8  00014cb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08004cbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  200001d8  08004e94  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  08004e94  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002936  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000a4a  00000000  00000000  00022b3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000270  00000000  00000000  00023588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000208  00000000  00000000  000237f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010395  00000000  00000000  00023a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002fee  00000000  00000000  00033d95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000565e0  00000000  00000000  00036d83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008d363  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001884  00000000  00000000  0008d3b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080048b0 	.word	0x080048b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	080048b0 	.word	0x080048b0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <main>:
void motorConfig(void);
void ledControl(void);

// *************** // MAIN // *************** //
int main(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	// Inicializamos el sistema
	initSystem();
 8000bbc:	f000 f832 	bl	8000c24 <initSystem>
	writeMsg(&handlerUsart2, "Estoy funcionando.");
 8000bc0:	490a      	ldr	r1, [pc, #40]	; (8000bec <main+0x34>)
 8000bc2:	480b      	ldr	r0, [pc, #44]	; (8000bf0 <main+0x38>)
 8000bc4:	f001 f911 	bl	8001dea <writeMsg>
	//writeChar(&handlerUsart2,dataValue);
    /* Ciclo principal */
	while(1){

		if(dataValue != '\0'){
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	; (8000bf4 <main+0x3c>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d0fb      	beq.n	8000bc8 <main+0x10>
			writeChar(&handlerUsart2,dataValue);
 8000bd0:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <main+0x3c>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4806      	ldr	r0, [pc, #24]	; (8000bf0 <main+0x38>)
 8000bd8:	f001 f8ee 	bl	8001db8 <writeChar>
			ledControl();
 8000bdc:	f000 fa48 	bl	8001070 <ledControl>
			motorConfig();
 8000be0:	f000 f93e 	bl	8000e60 <motorConfig>
			dataValue = '\0';
 8000be4:	4b03      	ldr	r3, [pc, #12]	; (8000bf4 <main+0x3c>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	701a      	strb	r2, [r3, #0]
		if(dataValue != '\0'){
 8000bea:	e7ed      	b.n	8000bc8 <main+0x10>
 8000bec:	080048c8 	.word	0x080048c8
 8000bf0:	20000224 	.word	0x20000224
 8000bf4:	200002fc 	.word	0x200002fc

08000bf8 <delay>:

//***********// *********** // Definición de Funciones // *********** //***********//

//***********// Delay //***********//

void delay(int time){
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
	// Con este ciclo se genera un intervalo de tiempo en el programa (no tiene otro objetivo)
	for (int i = 0; i <= time; i++){
 8000c00:	2300      	movs	r3, #0
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	e003      	b.n	8000c0e <delay+0x16>
		__NOP();
 8000c06:	bf00      	nop
	for (int i = 0; i <= time; i++){
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	68fa      	ldr	r2, [r7, #12]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	429a      	cmp	r2, r3
 8000c14:	ddf7      	ble.n	8000c06 <delay+0xe>
	}
}
 8000c16:	bf00      	nop
 8000c18:	bf00      	nop
 8000c1a:	3714      	adds	r7, #20
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr

08000c24 <initSystem>:

//***********// InitSystem //***********//

void initSystem(void){
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0

	// Configuración el State LED
	handlerStateLED.pGPIOx								= GPIOA;
 8000c28:	4b7f      	ldr	r3, [pc, #508]	; (8000e28 <initSystem+0x204>)
 8000c2a:	4a80      	ldr	r2, [pc, #512]	; (8000e2c <initSystem+0x208>)
 8000c2c:	601a      	str	r2, [r3, #0]
	handlerStateLED.GPIO_PinConfig.GPIO_PinNumber		= PIN_5;
 8000c2e:	4b7e      	ldr	r3, [pc, #504]	; (8000e28 <initSystem+0x204>)
 8000c30:	2205      	movs	r2, #5
 8000c32:	711a      	strb	r2, [r3, #4]
	handlerStateLED.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_OUT;
 8000c34:	4b7c      	ldr	r3, [pc, #496]	; (8000e28 <initSystem+0x204>)
 8000c36:	2201      	movs	r2, #1
 8000c38:	715a      	strb	r2, [r3, #5]
	handlerStateLED.GPIO_PinConfig.GPIO_PinOPType		= GPIO_OTYPE_PUSHPULL;
 8000c3a:	4b7b      	ldr	r3, [pc, #492]	; (8000e28 <initSystem+0x204>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	721a      	strb	r2, [r3, #8]
	handlerStateLED.GPIO_PinConfig.GPIO_PinPuPdControl	= GPIO_PUPDR_NOTHING;
 8000c40:	4b79      	ldr	r3, [pc, #484]	; (8000e28 <initSystem+0x204>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	71da      	strb	r2, [r3, #7]
	handlerStateLED.GPIO_PinConfig.GPIO_PinSpeed		= GPIO_OSPEED_MEDIUM;
 8000c46:	4b78      	ldr	r3, [pc, #480]	; (8000e28 <initSystem+0x204>)
 8000c48:	2201      	movs	r2, #1
 8000c4a:	719a      	strb	r2, [r3, #6]

	GPIO_Config(&handlerStateLED);
 8000c4c:	4876      	ldr	r0, [pc, #472]	; (8000e28 <initSystem+0x204>)
 8000c4e:	f000 fb7b 	bl	8001348 <GPIO_Config>

	// Definimos el handler para la configuración del STEP del motor1

	handlerStep1Config.pGPIOx 									= GPIOA;					// Puerto a emplear: GPIOC
 8000c52:	4b77      	ldr	r3, [pc, #476]	; (8000e30 <initSystem+0x20c>)
 8000c54:	4a75      	ldr	r2, [pc, #468]	; (8000e2c <initSystem+0x208>)
 8000c56:	601a      	str	r2, [r3, #0]
	handlerStep1Config.GPIO_PinConfig.GPIO_PinNumber			= PIN_6;					// Pin a emplear: PC9
 8000c58:	4b75      	ldr	r3, [pc, #468]	; (8000e30 <initSystem+0x20c>)
 8000c5a:	2206      	movs	r2, #6
 8000c5c:	711a      	strb	r2, [r3, #4]
	handlerStep1Config.GPIO_PinConfig.GPIO_PinMode				= GPIO_MODE_OUT;			// Señal de salida
 8000c5e:	4b74      	ldr	r3, [pc, #464]	; (8000e30 <initSystem+0x20c>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	715a      	strb	r2, [r3, #5]
	handlerStep1Config.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000c64:	4b72      	ldr	r3, [pc, #456]	; (8000e30 <initSystem+0x20c>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	721a      	strb	r2, [r3, #8]
	handlerStep1Config.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_PULLUP;
 8000c6a:	4b71      	ldr	r3, [pc, #452]	; (8000e30 <initSystem+0x20c>)
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	71da      	strb	r2, [r3, #7]
	handlerStep1Config.GPIO_PinConfig.GPIO_PinSpeed				= GPIO_OSPEED_MEDIUM;
 8000c70:	4b6f      	ldr	r3, [pc, #444]	; (8000e30 <initSystem+0x20c>)
 8000c72:	2201      	movs	r2, #1
 8000c74:	719a      	strb	r2, [r3, #6]
	handlerStep1Config.GPIO_PinConfig.GPIO_PinAltFunMode		= AF0;						// Ninguna función
 8000c76:	4b6e      	ldr	r3, [pc, #440]	; (8000e30 <initSystem+0x20c>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	725a      	strb	r2, [r3, #9]

	// Cargamos la configuración del PIN_B9 (Step1)
	GPIO_Config(&handlerStep1Config);
 8000c7c:	486c      	ldr	r0, [pc, #432]	; (8000e30 <initSystem+0x20c>)
 8000c7e:	f000 fb63 	bl	8001348 <GPIO_Config>

	// Definimos el handler para la dirección (DIR) del motor1

	handlerDir1Config.pGPIOx 									= GPIOA;					// Puerto a emplear: GPIOC
 8000c82:	4b6c      	ldr	r3, [pc, #432]	; (8000e34 <initSystem+0x210>)
 8000c84:	4a69      	ldr	r2, [pc, #420]	; (8000e2c <initSystem+0x208>)
 8000c86:	601a      	str	r2, [r3, #0]
	handlerDir1Config.GPIO_PinConfig.GPIO_PinNumber				= PIN_11;					// Pin a emplear: PC8
 8000c88:	4b6a      	ldr	r3, [pc, #424]	; (8000e34 <initSystem+0x210>)
 8000c8a:	220b      	movs	r2, #11
 8000c8c:	711a      	strb	r2, [r3, #4]
	handlerDir1Config.GPIO_PinConfig.GPIO_PinMode				= GPIO_MODE_OUT;			// Señal de salida
 8000c8e:	4b69      	ldr	r3, [pc, #420]	; (8000e34 <initSystem+0x210>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	715a      	strb	r2, [r3, #5]
	handlerDir1Config.GPIO_PinConfig.GPIO_PinOPType				= GPIO_OTYPE_PUSHPULL;
 8000c94:	4b67      	ldr	r3, [pc, #412]	; (8000e34 <initSystem+0x210>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	721a      	strb	r2, [r3, #8]
	handlerDir1Config.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_PULLUP;
 8000c9a:	4b66      	ldr	r3, [pc, #408]	; (8000e34 <initSystem+0x210>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	71da      	strb	r2, [r3, #7]
	handlerDir1Config.GPIO_PinConfig.GPIO_PinSpeed				= GPIO_OSPEED_MEDIUM;
 8000ca0:	4b64      	ldr	r3, [pc, #400]	; (8000e34 <initSystem+0x210>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	719a      	strb	r2, [r3, #6]
	handlerDir1Config.GPIO_PinConfig.GPIO_PinAltFunMode			= AF0;						// Ninguna función
 8000ca6:	4b63      	ldr	r3, [pc, #396]	; (8000e34 <initSystem+0x210>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	725a      	strb	r2, [r3, #9]

	// Cargamos la configuración del PIN_B8  (DIR1)
	GPIO_Config(&handlerDir1Config);
 8000cac:	4861      	ldr	r0, [pc, #388]	; (8000e34 <initSystem+0x210>)
 8000cae:	f000 fb4b 	bl	8001348 <GPIO_Config>

	// Definimos el handler para la configuración del STEP del motor2

	handlerStep2Config.pGPIOx 									= GPIOA;					// Puerto a emplear: GPIOB
 8000cb2:	4b61      	ldr	r3, [pc, #388]	; (8000e38 <initSystem+0x214>)
 8000cb4:	4a5d      	ldr	r2, [pc, #372]	; (8000e2c <initSystem+0x208>)
 8000cb6:	601a      	str	r2, [r3, #0]
	handlerStep2Config.GPIO_PinConfig.GPIO_PinNumber			= PIN_7;					// Pin a emplear: PB9
 8000cb8:	4b5f      	ldr	r3, [pc, #380]	; (8000e38 <initSystem+0x214>)
 8000cba:	2207      	movs	r2, #7
 8000cbc:	711a      	strb	r2, [r3, #4]
	handlerStep2Config.GPIO_PinConfig.GPIO_PinMode				= GPIO_MODE_OUT;			// Señal de salida
 8000cbe:	4b5e      	ldr	r3, [pc, #376]	; (8000e38 <initSystem+0x214>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	715a      	strb	r2, [r3, #5]
	handlerStep2Config.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000cc4:	4b5c      	ldr	r3, [pc, #368]	; (8000e38 <initSystem+0x214>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	721a      	strb	r2, [r3, #8]
	handlerStep2Config.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_PULLUP;
 8000cca:	4b5b      	ldr	r3, [pc, #364]	; (8000e38 <initSystem+0x214>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	71da      	strb	r2, [r3, #7]
	handlerStep2Config.GPIO_PinConfig.GPIO_PinSpeed				= GPIO_OSPEED_MEDIUM;
 8000cd0:	4b59      	ldr	r3, [pc, #356]	; (8000e38 <initSystem+0x214>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	719a      	strb	r2, [r3, #6]
	handlerStep2Config.GPIO_PinConfig.GPIO_PinAltFunMode		= AF0;						// Ninguna función
 8000cd6:	4b58      	ldr	r3, [pc, #352]	; (8000e38 <initSystem+0x214>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	725a      	strb	r2, [r3, #9]

	// Cargamos la configuración del PIN_A6 (Step2)
	GPIO_Config(&handlerStep2Config);
 8000cdc:	4856      	ldr	r0, [pc, #344]	; (8000e38 <initSystem+0x214>)
 8000cde:	f000 fb33 	bl	8001348 <GPIO_Config>

	// Definimos el handler para la dirección del motor2

	handlerDir2Config.pGPIOx 									= GPIOB;					// Puerto a emplear: GPIOC
 8000ce2:	4b56      	ldr	r3, [pc, #344]	; (8000e3c <initSystem+0x218>)
 8000ce4:	4a56      	ldr	r2, [pc, #344]	; (8000e40 <initSystem+0x21c>)
 8000ce6:	601a      	str	r2, [r3, #0]
	handlerDir2Config.GPIO_PinConfig.GPIO_PinNumber				= PIN_12;					// Pin a emplear: PC5
 8000ce8:	4b54      	ldr	r3, [pc, #336]	; (8000e3c <initSystem+0x218>)
 8000cea:	220c      	movs	r2, #12
 8000cec:	711a      	strb	r2, [r3, #4]
	handlerDir2Config.GPIO_PinConfig.GPIO_PinMode				= GPIO_MODE_OUT;			// Señal de salida
 8000cee:	4b53      	ldr	r3, [pc, #332]	; (8000e3c <initSystem+0x218>)
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	715a      	strb	r2, [r3, #5]
	handlerDir2Config.GPIO_PinConfig.GPIO_PinOPType				= GPIO_OTYPE_PUSHPULL;
 8000cf4:	4b51      	ldr	r3, [pc, #324]	; (8000e3c <initSystem+0x218>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	721a      	strb	r2, [r3, #8]
	handlerDir2Config.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_PULLUP;
 8000cfa:	4b50      	ldr	r3, [pc, #320]	; (8000e3c <initSystem+0x218>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	71da      	strb	r2, [r3, #7]
	handlerDir2Config.GPIO_PinConfig.GPIO_PinSpeed				= GPIO_OSPEED_MEDIUM;
 8000d00:	4b4e      	ldr	r3, [pc, #312]	; (8000e3c <initSystem+0x218>)
 8000d02:	2201      	movs	r2, #1
 8000d04:	719a      	strb	r2, [r3, #6]
	handlerDir2Config.GPIO_PinConfig.GPIO_PinAltFunMode			= AF0;						// Ninguna función
 8000d06:	4b4d      	ldr	r3, [pc, #308]	; (8000e3c <initSystem+0x218>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	725a      	strb	r2, [r3, #9]

	// Cargamos la configuración del PIN_A5  (DIR2)
	GPIO_Config(&handlerDir2Config);
 8000d0c:	484b      	ldr	r0, [pc, #300]	; (8000e3c <initSystem+0x218>)
 8000d0e:	f000 fb1b 	bl	8001348 <GPIO_Config>

	// Definimos el handler para la configuración del STEP del motor3

	handlerStep3Config.pGPIOx 									= GPIOA;					// Puerto a emplear: GPIOA
 8000d12:	4b4c      	ldr	r3, [pc, #304]	; (8000e44 <initSystem+0x220>)
 8000d14:	4a45      	ldr	r2, [pc, #276]	; (8000e2c <initSystem+0x208>)
 8000d16:	601a      	str	r2, [r3, #0]
	handlerStep3Config.GPIO_PinConfig.GPIO_PinNumber			= PIN_9;					// Pin a emplear: PA9
 8000d18:	4b4a      	ldr	r3, [pc, #296]	; (8000e44 <initSystem+0x220>)
 8000d1a:	2209      	movs	r2, #9
 8000d1c:	711a      	strb	r2, [r3, #4]
	handlerStep3Config.GPIO_PinConfig.GPIO_PinMode				= GPIO_MODE_OUT;			// Señal de salida
 8000d1e:	4b49      	ldr	r3, [pc, #292]	; (8000e44 <initSystem+0x220>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	715a      	strb	r2, [r3, #5]
	handlerStep3Config.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000d24:	4b47      	ldr	r3, [pc, #284]	; (8000e44 <initSystem+0x220>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	721a      	strb	r2, [r3, #8]
	handlerStep3Config.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_PULLUP;
 8000d2a:	4b46      	ldr	r3, [pc, #280]	; (8000e44 <initSystem+0x220>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	71da      	strb	r2, [r3, #7]
	handlerStep3Config.GPIO_PinConfig.GPIO_PinSpeed				= GPIO_OSPEED_MEDIUM;
 8000d30:	4b44      	ldr	r3, [pc, #272]	; (8000e44 <initSystem+0x220>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	719a      	strb	r2, [r3, #6]
	handlerStep3Config.GPIO_PinConfig.GPIO_PinAltFunMode		= AF0;						// Ninguna función
 8000d36:	4b43      	ldr	r3, [pc, #268]	; (8000e44 <initSystem+0x220>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	725a      	strb	r2, [r3, #9]

	GPIO_Config(&handlerStep3Config);
 8000d3c:	4841      	ldr	r0, [pc, #260]	; (8000e44 <initSystem+0x220>)
 8000d3e:	f000 fb03 	bl	8001348 <GPIO_Config>

	// Definimos el handler para la dirección del motor3

	handlerDir3Config.pGPIOx 									= GPIOB;					// Puerto a emplear: GPIOC
 8000d42:	4b41      	ldr	r3, [pc, #260]	; (8000e48 <initSystem+0x224>)
 8000d44:	4a3e      	ldr	r2, [pc, #248]	; (8000e40 <initSystem+0x21c>)
 8000d46:	601a      	str	r2, [r3, #0]
	handlerDir3Config.GPIO_PinConfig.GPIO_PinNumber				= PIN_2;					// Pin a emplear: PB2
 8000d48:	4b3f      	ldr	r3, [pc, #252]	; (8000e48 <initSystem+0x224>)
 8000d4a:	2202      	movs	r2, #2
 8000d4c:	711a      	strb	r2, [r3, #4]
	handlerDir3Config.GPIO_PinConfig.GPIO_PinMode				= GPIO_MODE_OUT;			// Señal de salida
 8000d4e:	4b3e      	ldr	r3, [pc, #248]	; (8000e48 <initSystem+0x224>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	715a      	strb	r2, [r3, #5]
	handlerDir3Config.GPIO_PinConfig.GPIO_PinOPType				= GPIO_OTYPE_PUSHPULL;
 8000d54:	4b3c      	ldr	r3, [pc, #240]	; (8000e48 <initSystem+0x224>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	721a      	strb	r2, [r3, #8]
	handlerDir3Config.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_PULLUP;
 8000d5a:	4b3b      	ldr	r3, [pc, #236]	; (8000e48 <initSystem+0x224>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	71da      	strb	r2, [r3, #7]
	handlerDir3Config.GPIO_PinConfig.GPIO_PinSpeed				= GPIO_OSPEED_MEDIUM;
 8000d60:	4b39      	ldr	r3, [pc, #228]	; (8000e48 <initSystem+0x224>)
 8000d62:	2201      	movs	r2, #1
 8000d64:	719a      	strb	r2, [r3, #6]
	handlerDir3Config.GPIO_PinConfig.GPIO_PinAltFunMode			= AF0;						// Ninguna función
 8000d66:	4b38      	ldr	r3, [pc, #224]	; (8000e48 <initSystem+0x224>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	725a      	strb	r2, [r3, #9]

	GPIO_Config(&handlerDir3Config);
 8000d6c:	4836      	ldr	r0, [pc, #216]	; (8000e48 <initSystem+0x224>)
 8000d6e:	f000 faeb 	bl	8001348 <GPIO_Config>
//	********************************************************************************************************************************


	// Configuración del pin PA3 USB RX
	handlerUSBRX.pGPIOx									= GPIOA;
 8000d72:	4b36      	ldr	r3, [pc, #216]	; (8000e4c <initSystem+0x228>)
 8000d74:	4a2d      	ldr	r2, [pc, #180]	; (8000e2c <initSystem+0x208>)
 8000d76:	601a      	str	r2, [r3, #0]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinNumber			= PIN_3;
 8000d78:	4b34      	ldr	r3, [pc, #208]	; (8000e4c <initSystem+0x228>)
 8000d7a:	2203      	movs	r2, #3
 8000d7c:	711a      	strb	r2, [r3, #4]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_ALTFN;
 8000d7e:	4b33      	ldr	r3, [pc, #204]	; (8000e4c <initSystem+0x228>)
 8000d80:	2202      	movs	r2, #2
 8000d82:	715a      	strb	r2, [r3, #5]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000d84:	4b31      	ldr	r3, [pc, #196]	; (8000e4c <initSystem+0x228>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	721a      	strb	r2, [r3, #8]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_NOTHING;
 8000d8a:	4b30      	ldr	r3, [pc, #192]	; (8000e4c <initSystem+0x228>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	71da      	strb	r2, [r3, #7]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_OSPEED_FAST;
 8000d90:	4b2e      	ldr	r3, [pc, #184]	; (8000e4c <initSystem+0x228>)
 8000d92:	2202      	movs	r2, #2
 8000d94:	719a      	strb	r2, [r3, #6]
	handlerUSBRX.GPIO_PinConfig.GPIO_PinAltFunMode 		= AF7;
 8000d96:	4b2d      	ldr	r3, [pc, #180]	; (8000e4c <initSystem+0x228>)
 8000d98:	2207      	movs	r2, #7
 8000d9a:	725a      	strb	r2, [r3, #9]

	GPIO_Config(&handlerUSBRX);
 8000d9c:	482b      	ldr	r0, [pc, #172]	; (8000e4c <initSystem+0x228>)
 8000d9e:	f000 fad3 	bl	8001348 <GPIO_Config>

	// Configuración del pin PA2 USB TX
	handlerUSBTX.pGPIOx									= GPIOA;
 8000da2:	4b2b      	ldr	r3, [pc, #172]	; (8000e50 <initSystem+0x22c>)
 8000da4:	4a21      	ldr	r2, [pc, #132]	; (8000e2c <initSystem+0x208>)
 8000da6:	601a      	str	r2, [r3, #0]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinNumber			= PIN_2;
 8000da8:	4b29      	ldr	r3, [pc, #164]	; (8000e50 <initSystem+0x22c>)
 8000daa:	2202      	movs	r2, #2
 8000dac:	711a      	strb	r2, [r3, #4]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinMode			= GPIO_MODE_ALTFN;
 8000dae:	4b28      	ldr	r3, [pc, #160]	; (8000e50 <initSystem+0x22c>)
 8000db0:	2202      	movs	r2, #2
 8000db2:	715a      	strb	r2, [r3, #5]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinOPType			= GPIO_OTYPE_PUSHPULL;
 8000db4:	4b26      	ldr	r3, [pc, #152]	; (8000e50 <initSystem+0x22c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	721a      	strb	r2, [r3, #8]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinPuPdControl		= GPIO_PUPDR_NOTHING;
 8000dba:	4b25      	ldr	r3, [pc, #148]	; (8000e50 <initSystem+0x22c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	71da      	strb	r2, [r3, #7]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinSpeed			= GPIO_OSPEED_FAST;
 8000dc0:	4b23      	ldr	r3, [pc, #140]	; (8000e50 <initSystem+0x22c>)
 8000dc2:	2202      	movs	r2, #2
 8000dc4:	719a      	strb	r2, [r3, #6]
	handlerUSBTX.GPIO_PinConfig.GPIO_PinAltFunMode 		= AF7;
 8000dc6:	4b22      	ldr	r3, [pc, #136]	; (8000e50 <initSystem+0x22c>)
 8000dc8:	2207      	movs	r2, #7
 8000dca:	725a      	strb	r2, [r3, #9]

	GPIO_Config(&handlerUSBTX);
 8000dcc:	4820      	ldr	r0, [pc, #128]	; (8000e50 <initSystem+0x22c>)
 8000dce:	f000 fabb 	bl	8001348 <GPIO_Config>

	// Configuración del USART del USB para RXTX
	handlerUsart2.ptrUSARTx								= USART2;
 8000dd2:	4b20      	ldr	r3, [pc, #128]	; (8000e54 <initSystem+0x230>)
 8000dd4:	4a20      	ldr	r2, [pc, #128]	; (8000e58 <initSystem+0x234>)
 8000dd6:	601a      	str	r2, [r3, #0]
	handlerUsart2.USART_Config.USART_mode				= USART_MODE_RXTX;
 8000dd8:	4b1e      	ldr	r3, [pc, #120]	; (8000e54 <initSystem+0x230>)
 8000dda:	2202      	movs	r2, #2
 8000ddc:	711a      	strb	r2, [r3, #4]
	handlerUsart2.USART_Config.USART_baudrate			= USART_BAUDRATE_19200;
 8000dde:	4b1d      	ldr	r3, [pc, #116]	; (8000e54 <initSystem+0x230>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	715a      	strb	r2, [r3, #5]
	handlerUsart2.USART_Config.USART_datasize			= USART_DATASIZE_8BIT;
 8000de4:	4b1b      	ldr	r3, [pc, #108]	; (8000e54 <initSystem+0x230>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	719a      	strb	r2, [r3, #6]
	handlerUsart2.USART_Config.USART_parity				= USART_PARITY_ODD;
 8000dea:	4b1a      	ldr	r3, [pc, #104]	; (8000e54 <initSystem+0x230>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	71da      	strb	r2, [r3, #7]
	handlerUsart2.USART_Config.USART_stopbits			= USART_STOPBIT_1;
 8000df0:	4b18      	ldr	r3, [pc, #96]	; (8000e54 <initSystem+0x230>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	721a      	strb	r2, [r3, #8]
	handlerUsart2.USART_Config.USART_interrupt 			= USART_INTERRUPT_RX_ENABLE;
 8000df6:	4b17      	ldr	r3, [pc, #92]	; (8000e54 <initSystem+0x230>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	725a      	strb	r2, [r3, #9]

	USART_Config(&handlerUsart2);
 8000dfc:	4815      	ldr	r0, [pc, #84]	; (8000e54 <initSystem+0x230>)
 8000dfe:	f000 fd7d 	bl	80018fc <USART_Config>

	// Configuración del timer2
	handlerTimer2.ptrTIMx								= TIM2;
 8000e02:	4b16      	ldr	r3, [pc, #88]	; (8000e5c <initSystem+0x238>)
 8000e04:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e08:	601a      	str	r2, [r3, #0]
	handlerTimer2.timerConfig.Timer_mode				= TIMER_MODE_UP;
 8000e0a:	4b14      	ldr	r3, [pc, #80]	; (8000e5c <initSystem+0x238>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	711a      	strb	r2, [r3, #4]
	handlerTimer2.timerConfig.Timer_speed				= TIMER_INCR_SPEED_1ms;
 8000e10:	4b12      	ldr	r3, [pc, #72]	; (8000e5c <initSystem+0x238>)
 8000e12:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8000e16:	80da      	strh	r2, [r3, #6]
	handlerTimer2.timerConfig.Timer_period				= 10;
 8000e18:	4b10      	ldr	r3, [pc, #64]	; (8000e5c <initSystem+0x238>)
 8000e1a:	220a      	movs	r2, #10
 8000e1c:	609a      	str	r2, [r3, #8]

	Timer_Config(&handlerTimer2);
 8000e1e:	480f      	ldr	r0, [pc, #60]	; (8000e5c <initSystem+0x238>)
 8000e20:	f000 fc54 	bl	80016cc <Timer_Config>
}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	200001f4 	.word	0x200001f4
 8000e2c:	40020000 	.word	0x40020000
 8000e30:	200002b0 	.word	0x200002b0
 8000e34:	200002bc 	.word	0x200002bc
 8000e38:	200002c8 	.word	0x200002c8
 8000e3c:	200002d4 	.word	0x200002d4
 8000e40:	40020400 	.word	0x40020400
 8000e44:	200002e0 	.word	0x200002e0
 8000e48:	200002ec 	.word	0x200002ec
 8000e4c:	2000020c 	.word	0x2000020c
 8000e50:	20000218 	.word	0x20000218
 8000e54:	20000224 	.word	0x20000224
 8000e58:	40004400 	.word	0x40004400
 8000e5c:	20000200 	.word	0x20000200

08000e60 <motorConfig>:

//************// Función motor 1 //************//

void motorConfig(void){
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
	//************// Inicio Motor 1 //************//

	// Configuración motor 1

	// Condición: Pulsador de Giro en sentido ++
	if((nMotor == 1) ){
 8000e66:	4b78      	ldr	r3, [pc, #480]	; (8001048 <motorConfig+0x1e8>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d149      	bne.n	8000f02 <motorConfig+0xa2>

		if(dataValue == 'a'){
 8000e6e:	4b77      	ldr	r3, [pc, #476]	; (800104c <motorConfig+0x1ec>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	2b61      	cmp	r3, #97	; 0x61
 8000e74:	d120      	bne.n	8000eb8 <motorConfig+0x58>
			GPIO_WritePin(&handlerDir1Config, RESET);			//Rotación en sentido ++
 8000e76:	2100      	movs	r1, #0
 8000e78:	4875      	ldr	r0, [pc, #468]	; (8001050 <motorConfig+0x1f0>)
 8000e7a:	f000 fb8f 	bl	800159c <GPIO_WritePin>
			for(uint32_t i = 0; i < pasos; i++){
 8000e7e:	2300      	movs	r3, #0
 8000e80:	617b      	str	r3, [r7, #20]
 8000e82:	e014      	b.n	8000eae <motorConfig+0x4e>
				GPIO_WritePin(&handlerStep1Config, SET);		//Enciende el motor
 8000e84:	2101      	movs	r1, #1
 8000e86:	4873      	ldr	r0, [pc, #460]	; (8001054 <motorConfig+0x1f4>)
 8000e88:	f000 fb88 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8000e8c:	4b72      	ldr	r3, [pc, #456]	; (8001058 <motorConfig+0x1f8>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff feb1 	bl	8000bf8 <delay>

				GPIO_WritePin(&handlerStep1Config, RESET);		//Apaga el motor
 8000e96:	2100      	movs	r1, #0
 8000e98:	486e      	ldr	r0, [pc, #440]	; (8001054 <motorConfig+0x1f4>)
 8000e9a:	f000 fb7f 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8000e9e:	4b6e      	ldr	r3, [pc, #440]	; (8001058 <motorConfig+0x1f8>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff fea8 	bl	8000bf8 <delay>
			for(uint32_t i = 0; i < pasos; i++){
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	617b      	str	r3, [r7, #20]
 8000eae:	4b6b      	ldr	r3, [pc, #428]	; (800105c <motorConfig+0x1fc>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	697a      	ldr	r2, [r7, #20]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d3e5      	bcc.n	8000e84 <motorConfig+0x24>
			}
		}
	// Condición: Pulsador de Giro en sentido --
		if(dataValue == 'd'){
 8000eb8:	4b64      	ldr	r3, [pc, #400]	; (800104c <motorConfig+0x1ec>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	2b64      	cmp	r3, #100	; 0x64
 8000ebe:	d120      	bne.n	8000f02 <motorConfig+0xa2>
			GPIO_WritePin(&handlerDir1Config, SET);				//Rotación en sentido --
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	4863      	ldr	r0, [pc, #396]	; (8001050 <motorConfig+0x1f0>)
 8000ec4:	f000 fb6a 	bl	800159c <GPIO_WritePin>
			for(uint32_t i = 0; i < pasos; i++){
 8000ec8:	2300      	movs	r3, #0
 8000eca:	613b      	str	r3, [r7, #16]
 8000ecc:	e014      	b.n	8000ef8 <motorConfig+0x98>
				GPIO_WritePin(&handlerStep1Config, SET);		//Enciende el motor
 8000ece:	2101      	movs	r1, #1
 8000ed0:	4860      	ldr	r0, [pc, #384]	; (8001054 <motorConfig+0x1f4>)
 8000ed2:	f000 fb63 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8000ed6:	4b60      	ldr	r3, [pc, #384]	; (8001058 <motorConfig+0x1f8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff fe8c 	bl	8000bf8 <delay>

				GPIO_WritePin(&handlerStep1Config, RESET);		//Apaga el motor
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	485c      	ldr	r0, [pc, #368]	; (8001054 <motorConfig+0x1f4>)
 8000ee4:	f000 fb5a 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8000ee8:	4b5b      	ldr	r3, [pc, #364]	; (8001058 <motorConfig+0x1f8>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff fe83 	bl	8000bf8 <delay>
			for(uint32_t i = 0; i < pasos; i++){
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	613b      	str	r3, [r7, #16]
 8000ef8:	4b58      	ldr	r3, [pc, #352]	; (800105c <motorConfig+0x1fc>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	693a      	ldr	r2, [r7, #16]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d3e5      	bcc.n	8000ece <motorConfig+0x6e>
	//************// Fin Motor 1 //************//

	//************// Inicio Motor 2 //************//

	// Condición: Pulsador de Giro en sentido ++
	if(nMotor == 2){
 8000f02:	4b51      	ldr	r3, [pc, #324]	; (8001048 <motorConfig+0x1e8>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d149      	bne.n	8000f9e <motorConfig+0x13e>

		if(dataValue == 'a'){
 8000f0a:	4b50      	ldr	r3, [pc, #320]	; (800104c <motorConfig+0x1ec>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	2b61      	cmp	r3, #97	; 0x61
 8000f10:	d120      	bne.n	8000f54 <motorConfig+0xf4>
			GPIO_WritePin(&handlerDir2Config, RESET);			//Rotación en sentido ++
 8000f12:	2100      	movs	r1, #0
 8000f14:	4852      	ldr	r0, [pc, #328]	; (8001060 <motorConfig+0x200>)
 8000f16:	f000 fb41 	bl	800159c <GPIO_WritePin>
			for(uint32_t i = 0; i < pasos; i++){
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	e014      	b.n	8000f4a <motorConfig+0xea>
				GPIO_WritePin(&handlerStep2Config, SET);		//Enciende el motor
 8000f20:	2101      	movs	r1, #1
 8000f22:	4850      	ldr	r0, [pc, #320]	; (8001064 <motorConfig+0x204>)
 8000f24:	f000 fb3a 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8000f28:	4b4b      	ldr	r3, [pc, #300]	; (8001058 <motorConfig+0x1f8>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fe63 	bl	8000bf8 <delay>

				GPIO_WritePin(&handlerStep2Config, RESET);		//Apaga el motor
 8000f32:	2100      	movs	r1, #0
 8000f34:	484b      	ldr	r0, [pc, #300]	; (8001064 <motorConfig+0x204>)
 8000f36:	f000 fb31 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8000f3a:	4b47      	ldr	r3, [pc, #284]	; (8001058 <motorConfig+0x1f8>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff fe5a 	bl	8000bf8 <delay>
			for(uint32_t i = 0; i < pasos; i++){
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	3301      	adds	r3, #1
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	4b44      	ldr	r3, [pc, #272]	; (800105c <motorConfig+0x1fc>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	68fa      	ldr	r2, [r7, #12]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	d3e5      	bcc.n	8000f20 <motorConfig+0xc0>
			}
		}

		// Condición: Pulsador de Giro en sentido --
		if(dataValue == 'd'){
 8000f54:	4b3d      	ldr	r3, [pc, #244]	; (800104c <motorConfig+0x1ec>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	2b64      	cmp	r3, #100	; 0x64
 8000f5a:	d120      	bne.n	8000f9e <motorConfig+0x13e>

			GPIO_WritePin(&handlerDir2Config, SET);				//Rotación en sentido --
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	4840      	ldr	r0, [pc, #256]	; (8001060 <motorConfig+0x200>)
 8000f60:	f000 fb1c 	bl	800159c <GPIO_WritePin>
			for(uint32_t i = 0; i < pasos; i++){
 8000f64:	2300      	movs	r3, #0
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	e014      	b.n	8000f94 <motorConfig+0x134>
				GPIO_WritePin(&handlerStep2Config, SET);		//Enciende el motor
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	483d      	ldr	r0, [pc, #244]	; (8001064 <motorConfig+0x204>)
 8000f6e:	f000 fb15 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8000f72:	4b39      	ldr	r3, [pc, #228]	; (8001058 <motorConfig+0x1f8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fe3e 	bl	8000bf8 <delay>

				GPIO_WritePin(&handlerStep2Config, RESET);		//Apaga el motor
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4839      	ldr	r0, [pc, #228]	; (8001064 <motorConfig+0x204>)
 8000f80:	f000 fb0c 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8000f84:	4b34      	ldr	r3, [pc, #208]	; (8001058 <motorConfig+0x1f8>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff fe35 	bl	8000bf8 <delay>
			for(uint32_t i = 0; i < pasos; i++){
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	3301      	adds	r3, #1
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	4b31      	ldr	r3, [pc, #196]	; (800105c <motorConfig+0x1fc>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	68ba      	ldr	r2, [r7, #8]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d3e5      	bcc.n	8000f6a <motorConfig+0x10a>

	//************// Fin Motor 2 //************//

	//************// Inicio Motor 3 //************//

	if(nMotor == 3){
 8000f9e:	4b2a      	ldr	r3, [pc, #168]	; (8001048 <motorConfig+0x1e8>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2b03      	cmp	r3, #3
 8000fa4:	d149      	bne.n	800103a <motorConfig+0x1da>

		if(dataValue == 'a'){
 8000fa6:	4b29      	ldr	r3, [pc, #164]	; (800104c <motorConfig+0x1ec>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b61      	cmp	r3, #97	; 0x61
 8000fac:	d120      	bne.n	8000ff0 <motorConfig+0x190>
			GPIO_WritePin(&handlerDir3Config, RESET);			//Rotación en sentido ++
 8000fae:	2100      	movs	r1, #0
 8000fb0:	482d      	ldr	r0, [pc, #180]	; (8001068 <motorConfig+0x208>)
 8000fb2:	f000 faf3 	bl	800159c <GPIO_WritePin>
			for(uint32_t i = 0; i < pasos; i++){
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	607b      	str	r3, [r7, #4]
 8000fba:	e014      	b.n	8000fe6 <motorConfig+0x186>
				GPIO_WritePin(&handlerStep3Config, SET);		//Enciende el motor
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	482b      	ldr	r0, [pc, #172]	; (800106c <motorConfig+0x20c>)
 8000fc0:	f000 faec 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8000fc4:	4b24      	ldr	r3, [pc, #144]	; (8001058 <motorConfig+0x1f8>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fe15 	bl	8000bf8 <delay>

				GPIO_WritePin(&handlerStep3Config, RESET);		//Apaga el motor
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4826      	ldr	r0, [pc, #152]	; (800106c <motorConfig+0x20c>)
 8000fd2:	f000 fae3 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8000fd6:	4b20      	ldr	r3, [pc, #128]	; (8001058 <motorConfig+0x1f8>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fe0c 	bl	8000bf8 <delay>
			for(uint32_t i = 0; i < pasos; i++){
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	607b      	str	r3, [r7, #4]
 8000fe6:	4b1d      	ldr	r3, [pc, #116]	; (800105c <motorConfig+0x1fc>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d3e5      	bcc.n	8000fbc <motorConfig+0x15c>
			}
		}

		// Condición: Pulsador de Giro en sentido --
		if(dataValue == 'd'){
 8000ff0:	4b16      	ldr	r3, [pc, #88]	; (800104c <motorConfig+0x1ec>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b64      	cmp	r3, #100	; 0x64
 8000ff6:	d120      	bne.n	800103a <motorConfig+0x1da>

			GPIO_WritePin(&handlerDir3Config, SET);				//Rotación en sentido --
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	481b      	ldr	r0, [pc, #108]	; (8001068 <motorConfig+0x208>)
 8000ffc:	f000 face 	bl	800159c <GPIO_WritePin>
			for(uint32_t i = 0; i < pasos; i++){
 8001000:	2300      	movs	r3, #0
 8001002:	603b      	str	r3, [r7, #0]
 8001004:	e014      	b.n	8001030 <motorConfig+0x1d0>
				GPIO_WritePin(&handlerStep3Config, SET);		//Enciende el motor
 8001006:	2101      	movs	r1, #1
 8001008:	4818      	ldr	r0, [pc, #96]	; (800106c <motorConfig+0x20c>)
 800100a:	f000 fac7 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 800100e:	4b12      	ldr	r3, [pc, #72]	; (8001058 <motorConfig+0x1f8>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fdf0 	bl	8000bf8 <delay>

				GPIO_WritePin(&handlerStep3Config, RESET);		//Apaga el motor
 8001018:	2100      	movs	r1, #0
 800101a:	4814      	ldr	r0, [pc, #80]	; (800106c <motorConfig+0x20c>)
 800101c:	f000 fabe 	bl	800159c <GPIO_WritePin>
				delay(delayTime);								//Tiempo de espera entre paso y paso
 8001020:	4b0d      	ldr	r3, [pc, #52]	; (8001058 <motorConfig+0x1f8>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fde7 	bl	8000bf8 <delay>
			for(uint32_t i = 0; i < pasos; i++){
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	3301      	adds	r3, #1
 800102e:	603b      	str	r3, [r7, #0]
 8001030:	4b0a      	ldr	r3, [pc, #40]	; (800105c <motorConfig+0x1fc>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	683a      	ldr	r2, [r7, #0]
 8001036:	429a      	cmp	r2, r3
 8001038:	d3e5      	bcc.n	8001006 <motorConfig+0x1a6>
			}
		}
	}

	//nMotor = 0;
	dataValue = '\0';
 800103a:	4b04      	ldr	r3, [pc, #16]	; (800104c <motorConfig+0x1ec>)
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
}
 8001040:	bf00      	nop
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	200002f8 	.word	0x200002f8
 800104c:	200002fc 	.word	0x200002fc
 8001050:	200002bc 	.word	0x200002bc
 8001054:	200002b0 	.word	0x200002b0
 8001058:	20000004 	.word	0x20000004
 800105c:	20000000 	.word	0x20000000
 8001060:	200002d4 	.word	0x200002d4
 8001064:	200002c8 	.word	0x200002c8
 8001068:	200002ec 	.word	0x200002ec
 800106c:	200002e0 	.word	0x200002e0

08001070 <ledControl>:

//***********// LED_CONTROL //***********//

void ledControl(void){
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
	if(auxLedState == 1){
 8001074:	4b15      	ldr	r3, [pc, #84]	; (80010cc <ledControl+0x5c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d10a      	bne.n	8001092 <ledControl+0x22>

		handlerTimer2.timerConfig.Timer_period				= 400;
 800107c:	4b14      	ldr	r3, [pc, #80]	; (80010d0 <ledControl+0x60>)
 800107e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001082:	609a      	str	r2, [r3, #8]
		Timer_Config(&handlerTimer2);
 8001084:	4812      	ldr	r0, [pc, #72]	; (80010d0 <ledControl+0x60>)
 8001086:	f000 fb21 	bl	80016cc <Timer_Config>
		auxLedState = 0;
 800108a:	4b10      	ldr	r3, [pc, #64]	; (80010cc <ledControl+0x5c>)
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
		handlerTimer2.timerConfig.Timer_period				= 50;
		Timer_Config(&handlerTimer2);
		auxLedState = 0;

	}
}
 8001090:	e01a      	b.n	80010c8 <ledControl+0x58>
	}else if(auxLedState == 2){							// Se oprimió dos veces 'O'
 8001092:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <ledControl+0x5c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2b02      	cmp	r3, #2
 8001098:	d109      	bne.n	80010ae <ledControl+0x3e>
		handlerTimer2.timerConfig.Timer_period				= 200;
 800109a:	4b0d      	ldr	r3, [pc, #52]	; (80010d0 <ledControl+0x60>)
 800109c:	22c8      	movs	r2, #200	; 0xc8
 800109e:	609a      	str	r2, [r3, #8]
		Timer_Config(&handlerTimer2);
 80010a0:	480b      	ldr	r0, [pc, #44]	; (80010d0 <ledControl+0x60>)
 80010a2:	f000 fb13 	bl	80016cc <Timer_Config>
		auxLedState = 0;
 80010a6:	4b09      	ldr	r3, [pc, #36]	; (80010cc <ledControl+0x5c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
}
 80010ac:	e00c      	b.n	80010c8 <ledControl+0x58>
	}else if(auxLedState == 3){							// Se oprimió dos veces 'O'
 80010ae:	4b07      	ldr	r3, [pc, #28]	; (80010cc <ledControl+0x5c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2b03      	cmp	r3, #3
 80010b4:	d108      	bne.n	80010c8 <ledControl+0x58>
		handlerTimer2.timerConfig.Timer_period				= 50;
 80010b6:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <ledControl+0x60>)
 80010b8:	2232      	movs	r2, #50	; 0x32
 80010ba:	609a      	str	r2, [r3, #8]
		Timer_Config(&handlerTimer2);
 80010bc:	4804      	ldr	r0, [pc, #16]	; (80010d0 <ledControl+0x60>)
 80010be:	f000 fb05 	bl	80016cc <Timer_Config>
		auxLedState = 0;
 80010c2:	4b02      	ldr	r3, [pc, #8]	; (80010cc <ledControl+0x5c>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000300 	.word	0x20000300
 80010d0:	20000200 	.word	0x20000200

080010d4 <Timer2_Callback>:
//***********// CallBacks //***********//

void Timer2_Callback(void){
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
	handlerStateLED.pGPIOx -> ODR ^= GPIO_ODR_OD5;		// Encendido y apagado StateLED
 80010d8:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <Timer2_Callback+0x20>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	695a      	ldr	r2, [r3, #20]
 80010de:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <Timer2_Callback+0x20>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f082 0220 	eor.w	r2, r2, #32
 80010e6:	615a      	str	r2, [r3, #20]
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	200001f4 	.word	0x200001f4

080010f8 <USART2_Callback>:

void USART2_Callback(void){
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
	// Lectura de los datos recibidos
	dataValue = returnData();
 80010fc:	f000 fe50 	bl	8001da0 <returnData>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	4b14      	ldr	r3, [pc, #80]	; (8001158 <USART2_Callback+0x60>)
 8001106:	701a      	strb	r2, [r3, #0]
	writeChar(&handlerUsart2,dataValue);
 8001108:	4b13      	ldr	r3, [pc, #76]	; (8001158 <USART2_Callback+0x60>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4619      	mov	r1, r3
 800110e:	4813      	ldr	r0, [pc, #76]	; (800115c <USART2_Callback+0x64>)
 8001110:	f000 fe52 	bl	8001db8 <writeChar>

	// Comparación de los valores recibidos.
	if(dataValue == '1'){
 8001114:	4b10      	ldr	r3, [pc, #64]	; (8001158 <USART2_Callback+0x60>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b31      	cmp	r3, #49	; 0x31
 800111a:	d106      	bne.n	800112a <USART2_Callback+0x32>
		nMotor = 1;				// Acción cada vez que se oprima el interruptor
 800111c:	4b10      	ldr	r3, [pc, #64]	; (8001160 <USART2_Callback+0x68>)
 800111e:	2201      	movs	r2, #1
 8001120:	601a      	str	r2, [r3, #0]
		auxLedState = 1;
 8001122:	4b10      	ldr	r3, [pc, #64]	; (8001164 <USART2_Callback+0x6c>)
 8001124:	2201      	movs	r2, #1
 8001126:	601a      	str	r2, [r3, #0]
	//*********************
	//ledControl();
	//************************
	//motorConfig(*ptr_interruptor);
	//writeChar(&handlerUsartTX, dataValue);
}
 8001128:	e014      	b.n	8001154 <USART2_Callback+0x5c>
	}else if(dataValue == '2'){
 800112a:	4b0b      	ldr	r3, [pc, #44]	; (8001158 <USART2_Callback+0x60>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	2b32      	cmp	r3, #50	; 0x32
 8001130:	d106      	bne.n	8001140 <USART2_Callback+0x48>
		nMotor = 2;				// Acción cada vez que se oprima el interruptor
 8001132:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <USART2_Callback+0x68>)
 8001134:	2202      	movs	r2, #2
 8001136:	601a      	str	r2, [r3, #0]
		auxLedState = 2;
 8001138:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <USART2_Callback+0x6c>)
 800113a:	2202      	movs	r2, #2
 800113c:	601a      	str	r2, [r3, #0]
}
 800113e:	e009      	b.n	8001154 <USART2_Callback+0x5c>
	}else if(dataValue == '3'){
 8001140:	4b05      	ldr	r3, [pc, #20]	; (8001158 <USART2_Callback+0x60>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b33      	cmp	r3, #51	; 0x33
 8001146:	d105      	bne.n	8001154 <USART2_Callback+0x5c>
		nMotor = 3;				// Acción cada vez que se oprima el interruptor
 8001148:	4b05      	ldr	r3, [pc, #20]	; (8001160 <USART2_Callback+0x68>)
 800114a:	2203      	movs	r2, #3
 800114c:	601a      	str	r2, [r3, #0]
		auxLedState = 3;
 800114e:	4b05      	ldr	r3, [pc, #20]	; (8001164 <USART2_Callback+0x6c>)
 8001150:	2203      	movs	r2, #3
 8001152:	601a      	str	r2, [r3, #0]
}
 8001154:	bf00      	nop
 8001156:	bd80      	pop	{r7, pc}
 8001158:	200002fc 	.word	0x200002fc
 800115c:	20000224 	.word	0x20000224
 8001160:	200002f8 	.word	0x200002f8
 8001164:	20000300 	.word	0x20000300

08001168 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
	return 1;
 800116c:	2301      	movs	r3, #1
}
 800116e:	4618      	mov	r0, r3
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <_kill>:

int _kill(int pid, int sig)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001182:	f000 fe4b 	bl	8001e1c <__errno>
 8001186:	4603      	mov	r3, r0
 8001188:	2216      	movs	r2, #22
 800118a:	601a      	str	r2, [r3, #0]
	return -1;
 800118c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001190:	4618      	mov	r0, r3
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <_exit>:

void _exit (int status)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80011a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f7ff ffe7 	bl	8001178 <_kill>
	while (1) {}		/* Make sure we hang here */
 80011aa:	e7fe      	b.n	80011aa <_exit+0x12>

080011ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]
 80011bc:	e00a      	b.n	80011d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80011be:	f3af 8000 	nop.w
 80011c2:	4601      	mov	r1, r0
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	1c5a      	adds	r2, r3, #1
 80011c8:	60ba      	str	r2, [r7, #8]
 80011ca:	b2ca      	uxtb	r2, r1
 80011cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	3301      	adds	r3, #1
 80011d2:	617b      	str	r3, [r7, #20]
 80011d4:	697a      	ldr	r2, [r7, #20]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	429a      	cmp	r2, r3
 80011da:	dbf0      	blt.n	80011be <_read+0x12>
	}

return len;
 80011dc:	687b      	ldr	r3, [r7, #4]
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3718      	adds	r7, #24
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}

080011e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011e6:	b580      	push	{r7, lr}
 80011e8:	b086      	sub	sp, #24
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	60f8      	str	r0, [r7, #12]
 80011ee:	60b9      	str	r1, [r7, #8]
 80011f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	e009      	b.n	800120c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	1c5a      	adds	r2, r3, #1
 80011fc:	60ba      	str	r2, [r7, #8]
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	4618      	mov	r0, r3
 8001202:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	3301      	adds	r3, #1
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	697a      	ldr	r2, [r7, #20]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	429a      	cmp	r2, r3
 8001212:	dbf1      	blt.n	80011f8 <_write+0x12>
	}
	return len;
 8001214:	687b      	ldr	r3, [r7, #4]
}
 8001216:	4618      	mov	r0, r3
 8001218:	3718      	adds	r7, #24
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <_close>:

int _close(int file)
{
 800121e:	b480      	push	{r7}
 8001220:	b083      	sub	sp, #12
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
	return -1;
 8001226:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800122a:	4618      	mov	r0, r3
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001236:	b480      	push	{r7}
 8001238:	b083      	sub	sp, #12
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001246:	605a      	str	r2, [r3, #4]
	return 0;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <_isatty>:

int _isatty(int file)
{
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
	return 1;
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
	return 0;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	3714      	adds	r7, #20
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
	...

08001288 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001290:	4a14      	ldr	r2, [pc, #80]	; (80012e4 <_sbrk+0x5c>)
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <_sbrk+0x60>)
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800129c:	4b13      	ldr	r3, [pc, #76]	; (80012ec <_sbrk+0x64>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d102      	bne.n	80012aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012a4:	4b11      	ldr	r3, [pc, #68]	; (80012ec <_sbrk+0x64>)
 80012a6:	4a12      	ldr	r2, [pc, #72]	; (80012f0 <_sbrk+0x68>)
 80012a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012aa:	4b10      	ldr	r3, [pc, #64]	; (80012ec <_sbrk+0x64>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4413      	add	r3, r2
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d207      	bcs.n	80012c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012b8:	f000 fdb0 	bl	8001e1c <__errno>
 80012bc:	4603      	mov	r3, r0
 80012be:	220c      	movs	r2, #12
 80012c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012c6:	e009      	b.n	80012dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012c8:	4b08      	ldr	r3, [pc, #32]	; (80012ec <_sbrk+0x64>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ce:	4b07      	ldr	r3, [pc, #28]	; (80012ec <_sbrk+0x64>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4413      	add	r3, r2
 80012d6:	4a05      	ldr	r2, [pc, #20]	; (80012ec <_sbrk+0x64>)
 80012d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012da:	68fb      	ldr	r3, [r7, #12]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3718      	adds	r7, #24
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20020000 	.word	0x20020000
 80012e8:	00000400 	.word	0x00000400
 80012ec:	20000304 	.word	0x20000304
 80012f0:	20000320 	.word	0x20000320

080012f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012f4:	480d      	ldr	r0, [pc, #52]	; (800132c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012f8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012fc:	480c      	ldr	r0, [pc, #48]	; (8001330 <LoopForever+0x6>)
  ldr r1, =_edata
 80012fe:	490d      	ldr	r1, [pc, #52]	; (8001334 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001300:	4a0d      	ldr	r2, [pc, #52]	; (8001338 <LoopForever+0xe>)
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001304:	e002      	b.n	800130c <LoopCopyDataInit>

08001306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130a:	3304      	adds	r3, #4

0800130c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800130c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800130e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001310:	d3f9      	bcc.n	8001306 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001312:	4a0a      	ldr	r2, [pc, #40]	; (800133c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001314:	4c0a      	ldr	r4, [pc, #40]	; (8001340 <LoopForever+0x16>)
  movs r3, #0
 8001316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001318:	e001      	b.n	800131e <LoopFillZerobss>

0800131a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800131c:	3204      	adds	r2, #4

0800131e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800131e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001320:	d3fb      	bcc.n	800131a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001322:	f000 fd81 	bl	8001e28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001326:	f7ff fc47 	bl	8000bb8 <main>

0800132a <LoopForever>:

LoopForever:
    b LoopForever
 800132a:	e7fe      	b.n	800132a <LoopForever>
  ldr   r0, =_estack
 800132c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001334:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001338:	08004cbc 	.word	0x08004cbc
  ldr r2, =_sbss
 800133c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001340:	2000031c 	.word	0x2000031c

08001344 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001344:	e7fe      	b.n	8001344 <ADC_IRQHandler>
	...

08001348 <GPIO_Config>:
orden estricto para poder que el sistema permita configurar el periférico X.
Lo primero y más importante es activar la señal del reloj principal hacia ese
elemento específico (relacionado con el periférico RCC), a esto llamaremos
simplemente "activar el periférico o activar la señal de reloj del periférico".
*/
void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]

	// Variable para hacer todo paso a paso
	uint32_t auxConfig = 0;
 8001350:	2300      	movs	r3, #0
 8001352:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periférico
	// Verificamos para GPIOA
	if (pGPIOHandler -> pGPIOx == GPIOA){
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a88      	ldr	r2, [pc, #544]	; (8001580 <GPIO_Config+0x238>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d106      	bne.n	8001370 <GPIO_Config+0x28>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOA
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);
 8001362:	4b88      	ldr	r3, [pc, #544]	; (8001584 <GPIO_Config+0x23c>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	4a87      	ldr	r2, [pc, #540]	; (8001584 <GPIO_Config+0x23c>)
 8001368:	f043 0301 	orr.w	r3, r3, #1
 800136c:	6313      	str	r3, [r2, #48]	; 0x30
 800136e:	e03a      	b.n	80013e6 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOB
	else if (pGPIOHandler -> pGPIOx == GPIOB){
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a84      	ldr	r2, [pc, #528]	; (8001588 <GPIO_Config+0x240>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d106      	bne.n	8001388 <GPIO_Config+0x40>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOB
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);
 800137a:	4b82      	ldr	r3, [pc, #520]	; (8001584 <GPIO_Config+0x23c>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	4a81      	ldr	r2, [pc, #516]	; (8001584 <GPIO_Config+0x23c>)
 8001380:	f043 0302 	orr.w	r3, r3, #2
 8001384:	6313      	str	r3, [r2, #48]	; 0x30
 8001386:	e02e      	b.n	80013e6 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOC
	else if (pGPIOHandler -> pGPIOx == GPIOC){
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a7f      	ldr	r2, [pc, #508]	; (800158c <GPIO_Config+0x244>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d106      	bne.n	80013a0 <GPIO_Config+0x58>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOC
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);
 8001392:	4b7c      	ldr	r3, [pc, #496]	; (8001584 <GPIO_Config+0x23c>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	4a7b      	ldr	r2, [pc, #492]	; (8001584 <GPIO_Config+0x23c>)
 8001398:	f043 0304 	orr.w	r3, r3, #4
 800139c:	6313      	str	r3, [r2, #48]	; 0x30
 800139e:	e022      	b.n	80013e6 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOD
	else if (pGPIOHandler -> pGPIOx == GPIOD){
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a7a      	ldr	r2, [pc, #488]	; (8001590 <GPIO_Config+0x248>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d106      	bne.n	80013b8 <GPIO_Config+0x70>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOD
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIODEN);
 80013aa:	4b76      	ldr	r3, [pc, #472]	; (8001584 <GPIO_Config+0x23c>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	4a75      	ldr	r2, [pc, #468]	; (8001584 <GPIO_Config+0x23c>)
 80013b0:	f043 0308 	orr.w	r3, r3, #8
 80013b4:	6313      	str	r3, [r2, #48]	; 0x30
 80013b6:	e016      	b.n	80013e6 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOE
	else if (pGPIOHandler -> pGPIOx == GPIOE){
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a75      	ldr	r2, [pc, #468]	; (8001594 <GPIO_Config+0x24c>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d106      	bne.n	80013d0 <GPIO_Config+0x88>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOE
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);
 80013c2:	4b70      	ldr	r3, [pc, #448]	; (8001584 <GPIO_Config+0x23c>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4a6f      	ldr	r2, [pc, #444]	; (8001584 <GPIO_Config+0x23c>)
 80013c8:	f043 0310 	orr.w	r3, r3, #16
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	e00a      	b.n	80013e6 <GPIO_Config+0x9e>
	}
	// Verificamos para GPIOH
	else if (pGPIOHandler -> pGPIOx == GPIOH){
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a70      	ldr	r2, [pc, #448]	; (8001598 <GPIO_Config+0x250>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d105      	bne.n	80013e6 <GPIO_Config+0x9e>
		// Escribimos 1 (SET) en la posición correspondiente al GPIOH
		RCC -> AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);
 80013da:	4b6a      	ldr	r3, [pc, #424]	; (8001584 <GPIO_Config+0x23c>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	4a69      	ldr	r2, [pc, #420]	; (8001584 <GPIO_Config+0x23c>)
 80013e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013e4:	6313      	str	r3, [r2, #48]	; 0x30
	// Después de activado, podemos comenzar a configurar.

	// 2) Configurando el registro GPIOx_MODER
	// Acá estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda ese valor (shift left)
	// y todo eso lo cargamos en la variable aux_Config
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	795b      	ldrb	r3, [r3, #5]
 80013ea:	461a      	mov	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	791b      	ldrb	r3, [r3, #4]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	60fb      	str	r3, [r7, #12]

	// Antes de cargar el nuevo valor, limpiamos los bits específicos de ese registro (debemos escribir 0b00)
	// para lo cual aplicamos una máscara y una operación bitwise AND
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	791b      	ldrb	r3, [r3, #4]
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	2103      	movs	r1, #3
 8001406:	fa01 f303 	lsl.w	r3, r1, r3
 800140a:	43db      	mvns	r3, r3
 800140c:	4619      	mov	r1, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	400a      	ands	r2, r1
 8001414:	601a      	str	r2, [r3, #0]

	// Cargamos a auxConfig en el registro MODER
	pGPIOHandler -> pGPIOx -> MODER |= auxConfig;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6819      	ldr	r1, [r3, #0]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	68fa      	ldr	r2, [r7, #12]
 8001422:	430a      	orrs	r2, r1
 8001424:	601a      	str	r2, [r3, #0]

	// 3) Configurando el registro GPIOx_OTYPER
	// De nuevo, leemos y movemos el valor un número "PinNumber" de veces
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7a1b      	ldrb	r3, [r3, #8]
 800142a:	461a      	mov	r2, r3
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	791b      	ldrb	r3, [r3, #4]
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	60fb      	str	r3, [r7, #12]

	// Limpiamos antes de cargar
	pGPIOHandler -> pGPIOx -> OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	685a      	ldr	r2, [r3, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	791b      	ldrb	r3, [r3, #4]
 8001440:	4619      	mov	r1, r3
 8001442:	2301      	movs	r3, #1
 8001444:	408b      	lsls	r3, r1
 8001446:	43db      	mvns	r3, r3
 8001448:	4619      	mov	r1, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	400a      	ands	r2, r1
 8001450:	605a      	str	r2, [r3, #4]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> OTYPER |= auxConfig;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	6859      	ldr	r1, [r3, #4]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	430a      	orrs	r2, r1
 8001460:	605a      	str	r2, [r3, #4]

	// 4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	799b      	ldrb	r3, [r3, #6]
 8001466:	461a      	mov	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	791b      	ldrb	r3, [r3, #4]
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	60fb      	str	r3, [r7, #12]

	// Limpiando la posición antes de cargar la nueva configuración
	pGPIOHandler -> pGPIOx -> OSPEEDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	689a      	ldr	r2, [r3, #8]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	791b      	ldrb	r3, [r3, #4]
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	2103      	movs	r1, #3
 8001482:	fa01 f303 	lsl.w	r3, r1, r3
 8001486:	43db      	mvns	r3, r3
 8001488:	4619      	mov	r1, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	400a      	ands	r2, r1
 8001490:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> OSPEEDR |= auxConfig;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6899      	ldr	r1, [r3, #8]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	68fa      	ldr	r2, [r7, #12]
 800149e:	430a      	orrs	r2, r1
 80014a0:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante.
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	79db      	ldrb	r3, [r3, #7]
 80014a6:	461a      	mov	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	791b      	ldrb	r3, [r3, #4]
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	60fb      	str	r3, [r7, #12]

	// Limpiando la posición antes de cargar la nueva configuración
	pGPIOHandler -> pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	68da      	ldr	r2, [r3, #12]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	791b      	ldrb	r3, [r3, #4]
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	2103      	movs	r1, #3
 80014c2:	fa01 f303 	lsl.w	r3, r1, r3
 80014c6:	43db      	mvns	r3, r3
 80014c8:	4619      	mov	r1, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	400a      	ands	r2, r1
 80014d0:	60da      	str	r2, [r3, #12]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler -> pGPIOx -> PUPDR |= auxConfig;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	68d9      	ldr	r1, [r3, #12]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	68fa      	ldr	r2, [r7, #12]
 80014de:	430a      	orrs	r2, r1
 80014e0:	60da      	str	r2, [r3, #12]

	// Esta es la parte para la configuración de las funciones alternativas... Se verá luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	795b      	ldrb	r3, [r3, #5]
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d143      	bne.n	8001572 <GPIO_Config+0x22a>

		// Seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRH)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	791b      	ldrb	r3, [r3, #4]
 80014ee:	2b07      	cmp	r3, #7
 80014f0:	d81f      	bhi.n	8001532 <GPIO_Config+0x1ea>
			// Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	791b      	ldrb	r3, [r3, #4]
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	60bb      	str	r3, [r7, #8]

			// Limpiamos primero la posición del registro que deseamos escribir a continuación
			pGPIOHandler -> pGPIOx -> AFR[0] &= ~(0b1111 << auxPosition);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6a1a      	ldr	r2, [r3, #32]
 8001500:	210f      	movs	r1, #15
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	fa01 f303 	lsl.w	r3, r1, r3
 8001508:	43db      	mvns	r3, r3
 800150a:	4619      	mov	r1, r3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	400a      	ands	r2, r1
 8001512:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurado en la posición seleccionada
			pGPIOHandler -> pGPIOx -> AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	6a1a      	ldr	r2, [r3, #32]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	7a5b      	ldrb	r3, [r3, #9]
 800151e:	4619      	mov	r1, r3
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	fa01 f303 	lsl.w	r3, r1, r3
 8001526:	4619      	mov	r1, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	430a      	orrs	r2, r1
 800152e:	621a      	str	r2, [r3, #32]

			// Y escribimos el valor configurando en la posición seleccionada
			pGPIOHandler -> pGPIOx -> AFR[1] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
} // Fin del GPIO_Config
 8001530:	e01f      	b.n	8001572 <GPIO_Config+0x22a>
			auxPosition = 4 * (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber -8);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	791b      	ldrb	r3, [r3, #4]
 8001536:	3b08      	subs	r3, #8
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	60bb      	str	r3, [r7, #8]
			pGPIOHandler -> pGPIOx -> AFR[1] &= ~(0b1111 << auxPosition);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001542:	210f      	movs	r1, #15
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	fa01 f303 	lsl.w	r3, r1, r3
 800154a:	43db      	mvns	r3, r3
 800154c:	4619      	mov	r1, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	400a      	ands	r2, r1
 8001554:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler -> pGPIOx -> AFR[1] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	7a5b      	ldrb	r3, [r3, #9]
 8001560:	4619      	mov	r1, r3
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	fa01 f303 	lsl.w	r3, r1, r3
 8001568:	4619      	mov	r1, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	430a      	orrs	r2, r1
 8001570:	625a      	str	r2, [r3, #36]	; 0x24
} // Fin del GPIO_Config
 8001572:	bf00      	nop
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40020000 	.word	0x40020000
 8001584:	40023800 	.word	0x40023800
 8001588:	40020400 	.word	0x40020400
 800158c:	40020800 	.word	0x40020800
 8001590:	40020c00 	.word	0x40020c00
 8001594:	40021000 	.word	0x40021000
 8001598:	40021c00 	.word	0x40021c00

0800159c <GPIO_WritePin>:
 *
 *
Función utilizada para cambiar de estado el pin entregado en el handler, asignando
el valor entregado en la variable newState
*/
void GPIO_WritePin (GPIO_Handler_t *pPinHandler, uint8_t newState){
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	460b      	mov	r3, r1
 80015a6:	70fb      	strb	r3, [r7, #3]
	// Limpiamos la posición que deseamos
	// pPinHandler -> pGPIOx -> ODR &= ~(SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
	if(newState == SET){
 80015a8:	78fb      	ldrb	r3, [r7, #3]
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d10d      	bne.n	80015ca <GPIO_WritePin+0x2e>
		// Trabajando con la parte baja del registro
		pPinHandler -> pGPIOx -> BSRR |= (SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	699a      	ldr	r2, [r3, #24]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	791b      	ldrb	r3, [r3, #4]
 80015b8:	4619      	mov	r1, r3
 80015ba:	2301      	movs	r3, #1
 80015bc:	408b      	lsls	r3, r1
 80015be:	4619      	mov	r1, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	430a      	orrs	r2, r1
 80015c6:	619a      	str	r2, [r3, #24]
	}
	else{
		// Trabajando con la parte alta del registro
		pPinHandler -> pGPIOx -> BSRR |= (SET << (pPinHandler -> GPIO_PinConfig.GPIO_PinNumber + 16));
	}
}
 80015c8:	e00d      	b.n	80015e6 <GPIO_WritePin+0x4a>
		pPinHandler -> pGPIOx -> BSRR |= (SET << (pPinHandler -> GPIO_PinConfig.GPIO_PinNumber + 16));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	699a      	ldr	r2, [r3, #24]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	791b      	ldrb	r3, [r3, #4]
 80015d4:	3310      	adds	r3, #16
 80015d6:	2101      	movs	r1, #1
 80015d8:	fa01 f303 	lsl.w	r3, r1, r3
 80015dc:	4619      	mov	r1, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	430a      	orrs	r2, r1
 80015e4:	619a      	str	r2, [r3, #24]
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
	...

080015f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	2b00      	cmp	r3, #0
 8001604:	db0b      	blt.n	800161e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	f003 021f 	and.w	r2, r3, #31
 800160c:	4907      	ldr	r1, [pc, #28]	; (800162c <__NVIC_EnableIRQ+0x38>)
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	095b      	lsrs	r3, r3, #5
 8001614:	2001      	movs	r0, #1
 8001616:	fa00 f202 	lsl.w	r2, r0, r2
 800161a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	e000e100 	.word	0xe000e100

08001630 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163e:	2b00      	cmp	r3, #0
 8001640:	db12      	blt.n	8001668 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	f003 021f 	and.w	r2, r3, #31
 8001648:	490a      	ldr	r1, [pc, #40]	; (8001674 <__NVIC_DisableIRQ+0x44>)
 800164a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164e:	095b      	lsrs	r3, r3, #5
 8001650:	2001      	movs	r0, #1
 8001652:	fa00 f202 	lsl.w	r2, r0, r2
 8001656:	3320      	adds	r3, #32
 8001658:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800165c:	f3bf 8f4f 	dsb	sy
}
 8001660:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001662:	f3bf 8f6f 	isb	sy
}
 8001666:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001668:	bf00      	nop
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	e000e100 	.word	0xe000e100

08001678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	6039      	str	r1, [r7, #0]
 8001682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001688:	2b00      	cmp	r3, #0
 800168a:	db0a      	blt.n	80016a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	b2da      	uxtb	r2, r3
 8001690:	490c      	ldr	r1, [pc, #48]	; (80016c4 <__NVIC_SetPriority+0x4c>)
 8001692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001696:	0112      	lsls	r2, r2, #4
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	440b      	add	r3, r1
 800169c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016a0:	e00a      	b.n	80016b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	4908      	ldr	r1, [pc, #32]	; (80016c8 <__NVIC_SetPriority+0x50>)
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	f003 030f 	and.w	r3, r3, #15
 80016ae:	3b04      	subs	r3, #4
 80016b0:	0112      	lsls	r2, r2, #4
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	440b      	add	r3, r1
 80016b6:	761a      	strb	r2, [r3, #24]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	e000e100 	.word	0xe000e100
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <Timer_Config>:
 *
 * */

//NOTA: Hay que desactivar las interrupciones globales y luego volver a activarlas

void Timer_Config(TIMER_Handler_t *ptrTimerConfig){
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80016d4:	b672      	cpsid	i
}
 80016d6:	bf00      	nop
	/* 0. Desactivamos las interrupciones globales */

	__disable_irq();

	/* 1. Activamos la señal de reloj para el periférico específico */
	if(ptrTimerConfig -> ptrTIMx == TIM2){
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016e0:	d106      	bne.n	80016f0 <Timer_Config+0x24>
		// Activamos la señal de reloj del TIM2
		RCC -> APB1ENR |= RCC_APB1ENR_TIM2EN;
 80016e2:	4b4b      	ldr	r3, [pc, #300]	; (8001810 <Timer_Config+0x144>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	4a4a      	ldr	r2, [pc, #296]	; (8001810 <Timer_Config+0x144>)
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	6413      	str	r3, [r2, #64]	; 0x40
 80016ee:	e022      	b.n	8001736 <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM3){
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a47      	ldr	r2, [pc, #284]	; (8001814 <Timer_Config+0x148>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d106      	bne.n	8001708 <Timer_Config+0x3c>
		// Activamos la señal de reloj del TIM3
		RCC -> APB1ENR |= RCC_APB1ENR_TIM3EN;
 80016fa:	4b45      	ldr	r3, [pc, #276]	; (8001810 <Timer_Config+0x144>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fe:	4a44      	ldr	r2, [pc, #272]	; (8001810 <Timer_Config+0x144>)
 8001700:	f043 0302 	orr.w	r3, r3, #2
 8001704:	6413      	str	r3, [r2, #64]	; 0x40
 8001706:	e016      	b.n	8001736 <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM4){
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a42      	ldr	r2, [pc, #264]	; (8001818 <Timer_Config+0x14c>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d106      	bne.n	8001720 <Timer_Config+0x54>
		// Activamos la señal de reloj del TIM4
		RCC -> APB1ENR |= RCC_APB1ENR_TIM4EN;
 8001712:	4b3f      	ldr	r3, [pc, #252]	; (8001810 <Timer_Config+0x144>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	4a3e      	ldr	r2, [pc, #248]	; (8001810 <Timer_Config+0x144>)
 8001718:	f043 0304 	orr.w	r3, r3, #4
 800171c:	6413      	str	r3, [r2, #64]	; 0x40
 800171e:	e00a      	b.n	8001736 <Timer_Config+0x6a>

	}else if(ptrTimerConfig -> ptrTIMx == TIM5){
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a3d      	ldr	r2, [pc, #244]	; (800181c <Timer_Config+0x150>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d105      	bne.n	8001736 <Timer_Config+0x6a>
		// Activamos la señal de reloj del TIM5
		RCC -> APB1ENR |= RCC_APB1ENR_TIM5EN;
 800172a:	4b39      	ldr	r3, [pc, #228]	; (8001810 <Timer_Config+0x144>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	4a38      	ldr	r2, [pc, #224]	; (8001810 <Timer_Config+0x144>)
 8001730:	f043 0308 	orr.w	r3, r3, #8
 8001734:	6413      	str	r3, [r2, #64]	; 0x40
	}

	/* 2. Configuración del modo del timer (UP or DOWN) */

	if(ptrTimerConfig -> timerConfig.Timer_mode == TIMER_MODE_UP){
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	791b      	ldrb	r3, [r3, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d10c      	bne.n	8001758 <Timer_Config+0x8c>
		// Configuramos el timer en modo UP
		ptrTimerConfig -> ptrTIMx -> CR1 &= ~(TIM_CR1_DIR);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f022 0210 	bic.w	r2, r2, #16
 800174c:	601a      	str	r2, [r3, #0]

		// Ponemos el contador (CNT) en cero.
		ptrTimerConfig -> ptrTIMx -> CNT = 0;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2200      	movs	r2, #0
 8001754:	625a      	str	r2, [r3, #36]	; 0x24
 8001756:	e00d      	b.n	8001774 <Timer_Config+0xa8>

	}
	else{
		// Configuramos el timer en modo DOWN
		ptrTimerConfig -> ptrTIMx -> CR1 |= ~(TIM_CR1_DIR);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f062 0210 	orn	r2, r2, #16
 8001766:	601a      	str	r2, [r3, #0]

		// Ponemos en el contador (CNT) el valor del periodo
		ptrTimerConfig -> ptrTIMx -> CNT = ptrTimerConfig -> timerConfig.Timer_period -1;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689a      	ldr	r2, [r3, #8]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	3a01      	subs	r2, #1
 8001772:	625a      	str	r2, [r3, #36]	; 0x24
	}

	/* 3. Configuración del Prescaler */
	ptrTimerConfig -> ptrTIMx -> PSC = ptrTimerConfig -> timerConfig.Timer_speed -1;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	88db      	ldrh	r3, [r3, #6]
 8001778:	1e5a      	subs	r2, r3, #1
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	629a      	str	r2, [r3, #40]	; 0x28

	/* 4. Configuramos el periodo de las interrupciones */
	ptrTimerConfig -> ptrTIMx -> ARR = ptrTimerConfig -> timerConfig.Timer_period -1;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689a      	ldr	r2, [r3, #8]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	3a01      	subs	r2, #1
 800178a:	62da      	str	r2, [r3, #44]	; 0x2c

	/* 5. Activamos al timer para que comience a incrementarse  */
	ptrTimerConfig -> ptrTIMx -> CR1 |= TIM_CR1_CEN;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f042 0201 	orr.w	r2, r2, #1
 800179a:	601a      	str	r2, [r3, #0]

	/* 6. Activamos la interrupción debida a un "update event" */
	if(ptrTimerConfig -> ptrTIMx != TIM3){
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a1c      	ldr	r2, [pc, #112]	; (8001814 <Timer_Config+0x148>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d007      	beq.n	80017b6 <Timer_Config+0xea>
		ptrTimerConfig -> ptrTIMx -> DIER |= TIM_DIER_UIE;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	68da      	ldr	r2, [r3, #12]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f042 0201 	orr.w	r2, r2, #1
 80017b4:	60da      	str	r2, [r3, #12]
	}

	/* 7. Activamos la señal de la interrupcuón en el NVIC */

	if(ptrTimerConfig -> ptrTIMx == TIM2){
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017be:	d107      	bne.n	80017d0 <Timer_Config+0x104>
		// Activamos la IRQ del TIM2
		__NVIC_EnableIRQ(TIM2_IRQn);
 80017c0:	201c      	movs	r0, #28
 80017c2:	f7ff ff17 	bl	80015f4 <__NVIC_EnableIRQ>

		// Establecemos la prioridad del timer
		__NVIC_SetPriority(TIM2_IRQn,3);
 80017c6:	2103      	movs	r1, #3
 80017c8:	201c      	movs	r0, #28
 80017ca:	f7ff ff55 	bl	8001678 <__NVIC_SetPriority>
 80017ce:	e019      	b.n	8001804 <Timer_Config+0x138>

	}else if(ptrTimerConfig -> ptrTIMx == TIM3){
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a0f      	ldr	r2, [pc, #60]	; (8001814 <Timer_Config+0x148>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d103      	bne.n	80017e2 <Timer_Config+0x116>
		// Activamos la IRQ del TIM3
		__NVIC_DisableIRQ(TIM3_IRQn);
 80017da:	201d      	movs	r0, #29
 80017dc:	f7ff ff28 	bl	8001630 <__NVIC_DisableIRQ>
 80017e0:	e010      	b.n	8001804 <Timer_Config+0x138>

	}else if(ptrTimerConfig -> ptrTIMx == TIM4){
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a0c      	ldr	r2, [pc, #48]	; (8001818 <Timer_Config+0x14c>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d103      	bne.n	80017f4 <Timer_Config+0x128>
		// Activamos la IRQ del TIM4
		__NVIC_EnableIRQ(TIM4_IRQn);
 80017ec:	201e      	movs	r0, #30
 80017ee:	f7ff ff01 	bl	80015f4 <__NVIC_EnableIRQ>
 80017f2:	e007      	b.n	8001804 <Timer_Config+0x138>

	}else if(ptrTimerConfig -> ptrTIMx == TIM5){
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a08      	ldr	r2, [pc, #32]	; (800181c <Timer_Config+0x150>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d102      	bne.n	8001804 <Timer_Config+0x138>
		// Activamos la IRQ del TIM5
		__NVIC_EnableIRQ(TIM5_IRQn);
 80017fe:	2032      	movs	r0, #50	; 0x32
 8001800:	f7ff fef8 	bl	80015f4 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001804:	b662      	cpsie	i
}
 8001806:	bf00      	nop
	}


	/* 8. Activamos de nuevo todas las interrupciones. */
	__enable_irq();
}
 8001808:	bf00      	nop
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40023800 	.word	0x40023800
 8001814:	40000400 	.word	0x40000400
 8001818:	40000800 	.word	0x40000800
 800181c:	40000c00 	.word	0x40000c00

08001820 <Timer3_Callback>:
__attribute__((weak)) void Timer2_Callback(void){
	__NOP();
}

// Callback Timer3
__attribute__((weak)) void Timer3_Callback(void){
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
	__NOP();
 8001824:	bf00      	nop
}
 8001826:	bf00      	nop
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <Timer4_Callback>:

// Callback Timer4
__attribute__((weak)) void Timer4_Callback(void){
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
	__NOP();
 8001834:	bf00      	nop
}
 8001836:	bf00      	nop
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <Timer5_Callback>:

// Callback Timer5
__attribute__((weak)) void Timer5_Callback(void){
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
	__NOP();
 8001844:	bf00      	nop
}
 8001846:	bf00      	nop
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <TIM2_IRQHandler>:

// Hay que hacer dos cosas: 1) Atender la interrupción. 2) Llamamos al Callback
/* Rutina de atención a la interrupción del TIM2 */

void TIM2_IRQHandler(void){
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	TIM2 -> SR &= ~(TIM_SR_UIF);
 8001854:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800185e:	f023 0301 	bic.w	r3, r3, #1
 8001862:	6113      	str	r3, [r2, #16]
	Timer2_Callback();
 8001864:	f7ff fc36 	bl	80010d4 <Timer2_Callback>
}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}

0800186c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
	TIM3 -> SR &= ~(TIM_SR_UIF);
 8001870:	4b04      	ldr	r3, [pc, #16]	; (8001884 <TIM3_IRQHandler+0x18>)
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	4a03      	ldr	r2, [pc, #12]	; (8001884 <TIM3_IRQHandler+0x18>)
 8001876:	f023 0301 	bic.w	r3, r3, #1
 800187a:	6113      	str	r3, [r2, #16]
	Timer3_Callback();
 800187c:	f7ff ffd0 	bl	8001820 <Timer3_Callback>
}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}
 8001884:	40000400 	.word	0x40000400

08001888 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
	TIM4 -> SR &= ~(TIM_SR_UIF);
 800188c:	4b04      	ldr	r3, [pc, #16]	; (80018a0 <TIM4_IRQHandler+0x18>)
 800188e:	691b      	ldr	r3, [r3, #16]
 8001890:	4a03      	ldr	r2, [pc, #12]	; (80018a0 <TIM4_IRQHandler+0x18>)
 8001892:	f023 0301 	bic.w	r3, r3, #1
 8001896:	6113      	str	r3, [r2, #16]
	Timer4_Callback();
 8001898:	f7ff ffca 	bl	8001830 <Timer4_Callback>
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40000800 	.word	0x40000800

080018a4 <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	TIM5 -> SR &= ~(TIM_SR_UIF);
 80018a8:	4b04      	ldr	r3, [pc, #16]	; (80018bc <TIM5_IRQHandler+0x18>)
 80018aa:	691b      	ldr	r3, [r3, #16]
 80018ac:	4a03      	ldr	r2, [pc, #12]	; (80018bc <TIM5_IRQHandler+0x18>)
 80018ae:	f023 0301 	bic.w	r3, r3, #1
 80018b2:	6113      	str	r3, [r2, #16]
	Timer5_Callback();
 80018b4:	f7ff ffc4 	bl	8001840 <Timer5_Callback>
}
 80018b8:	bf00      	nop
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40000c00 	.word	0x40000c00

080018c0 <__NVIC_EnableIRQ>:
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	db0b      	blt.n	80018ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	f003 021f 	and.w	r2, r3, #31
 80018d8:	4907      	ldr	r1, [pc, #28]	; (80018f8 <__NVIC_EnableIRQ+0x38>)
 80018da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018de:	095b      	lsrs	r3, r3, #5
 80018e0:	2001      	movs	r0, #1
 80018e2:	fa00 f202 	lsl.w	r2, r0, r2
 80018e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	e000e100 	.word	0xe000e100

080018fc <USART_Config>:
 * del periférico que se está utilizando.
 */

uint8_t data;

void USART_Config(USART_Handler_t *ptrUsartHandler){
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8001904:	b672      	cpsid	i
}
 8001906:	bf00      	nop

	/* 1. Activamos la señal de reloj que viene desde el bus al que pertenece el periférico.
	 * Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6)
	 */
	/*1.1 Configuramos el USART1*/
	if(ptrUsartHandler -> ptrUSARTx == USART1){
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a91      	ldr	r2, [pc, #580]	; (8001b54 <USART_Config+0x258>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d106      	bne.n	8001920 <USART_Config+0x24>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB2ENR |= (RCC_APB2ENR_USART1EN);
 8001912:	4b91      	ldr	r3, [pc, #580]	; (8001b58 <USART_Config+0x25c>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001916:	4a90      	ldr	r2, [pc, #576]	; (8001b58 <USART_Config+0x25c>)
 8001918:	f043 0310 	orr.w	r3, r3, #16
 800191c:	6453      	str	r3, [r2, #68]	; 0x44
 800191e:	e016      	b.n	800194e <USART_Config+0x52>
	}
	/*1.2 Configuramos el USART2*/
	else if(ptrUsartHandler -> ptrUSARTx == USART2){
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a8d      	ldr	r2, [pc, #564]	; (8001b5c <USART_Config+0x260>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d106      	bne.n	8001938 <USART_Config+0x3c>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB1ENR |= (RCC_APB1ENR_USART2EN);
 800192a:	4b8b      	ldr	r3, [pc, #556]	; (8001b58 <USART_Config+0x25c>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192e:	4a8a      	ldr	r2, [pc, #552]	; (8001b58 <USART_Config+0x25c>)
 8001930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001934:	6413      	str	r3, [r2, #64]	; 0x40
 8001936:	e00a      	b.n	800194e <USART_Config+0x52>
	}
	/*1.3 Configuramos el USART6*/
	else if(ptrUsartHandler -> ptrUSARTx == USART6){
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a88      	ldr	r2, [pc, #544]	; (8001b60 <USART_Config+0x264>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d105      	bne.n	800194e <USART_Config+0x52>
		// Escribimos 1 (SET) en la posición correspondiente al USART1
		RCC -> APB2ENR |= (RCC_APB2ENR_USART6EN);
 8001942:	4b85      	ldr	r3, [pc, #532]	; (8001b58 <USART_Config+0x25c>)
 8001944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001946:	4a84      	ldr	r2, [pc, #528]	; (8001b58 <USART_Config+0x25c>)
 8001948:	f043 0320 	orr.w	r3, r3, #32
 800194c:	6453      	str	r3, [r2, #68]	; 0x44
	 * Configuramos el modo: only TX, only RX, o RXTX
	 * Por último activamos el modulo USART cuando todo está correctamente configurado
	 * */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero.
	ptrUsartHandler -> ptrUSARTx -> CR1 = 0;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2200      	movs	r2, #0
 8001954:	60da      	str	r2, [r3, #12]
	ptrUsartHandler -> ptrUSARTx -> CR2 = 0;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2200      	movs	r2, #0
 800195c:	611a      	str	r2, [r3, #16]

	// 2.2 Configuración del Parity:
	// Verificamos si el parity está activado o no
	if(ptrUsartHandler -> USART_Config.USART_parity != USART_PARITY_NONE){
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	79db      	ldrb	r3, [r3, #7]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d02b      	beq.n	80019be <USART_Config+0xc2>

		// Verificamos si se ha seleccionado ODD or EVEN

		//Se selecciona EVEN
		if(ptrUsartHandler -> USART_Config.USART_parity == USART_PARITY_EVEN){
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	79db      	ldrb	r3, [r3, #7]
 800196a:	2b02      	cmp	r3, #2
 800196c:	d113      	bne.n	8001996 <USART_Config+0x9a>
			//Ponemos 0b0 en la posicion 9 del registo CR1 para escoger Even
			ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_PS);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	68da      	ldr	r2, [r3, #12]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800197c:	60da      	str	r2, [r3, #12]

			// Además, se seleccionan 9 bits.
			ptrUsartHandler -> USART_Config.USART_datasize = USART_DATASIZE_9BIT;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2201      	movs	r2, #1
 8001982:	719a      	strb	r2, [r3, #6]
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	68da      	ldr	r2, [r3, #12]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001992:	60da      	str	r2, [r3, #12]
 8001994:	e01b      	b.n	80019ce <USART_Config+0xd2>
		}
		//Se selecciona ODD
		else{
			//Ponemos 0b1 en la posicion 9 del registo CR1 para escoger Even
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_PS);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	68da      	ldr	r2, [r3, #12]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019a4:	60da      	str	r2, [r3, #12]

			// Además, se seleccionan 9 bits.
			ptrUsartHandler -> USART_Config.USART_datasize = USART_DATASIZE_9BIT;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2201      	movs	r2, #1
 80019aa:	719a      	strb	r2, [r3, #6]
			ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	68da      	ldr	r2, [r3, #12]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80019ba:	60da      	str	r2, [r3, #12]
 80019bc:	e007      	b.n	80019ce <USART_Config+0xd2>
		}
	}
	//No deseamos activar el parity-check
	else{
		//Ponemos 0b0 en la posicion 10 del registro CR1 para desactivar el Parity
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_PCE);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	68da      	ldr	r2, [r3, #12]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019cc:	60da      	str	r2, [r3, #12]

	// 2.3 Configuramos el tamaño del dato:

	//Verificamos si va a ser de 8 o 9 bits

	if(ptrUsartHandler -> USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	799b      	ldrb	r3, [r3, #6]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d108      	bne.n	80019e8 <USART_Config+0xec>
		//Ponemos 0b0 en la posicion 12 del registro CR1 para escoger 8 bits
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_M);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	68da      	ldr	r2, [r3, #12]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	e007      	b.n	80019f8 <USART_Config+0xfc>
	}else{
		//Ponemos 0b1 en la posicion 12 del registro CR1 para escoger 9 bits
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_M);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	68da      	ldr	r2, [r3, #12]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80019f6:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)

	switch(ptrUsartHandler -> USART_Config.USART_stopbits){
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	7a1b      	ldrb	r3, [r3, #8]
 80019fc:	2b03      	cmp	r3, #3
 80019fe:	d847      	bhi.n	8001a90 <USART_Config+0x194>
 8001a00:	a201      	add	r2, pc, #4	; (adr r2, 8001a08 <USART_Config+0x10c>)
 8001a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a06:	bf00      	nop
 8001a08:	08001a19 	.word	0x08001a19
 8001a0c:	08001a2b 	.word	0x08001a2b
 8001a10:	08001a4d 	.word	0x08001a4d
 8001a14:	08001a6f 	.word	0x08001a6f
	case USART_STOPBIT_1: {
		//Cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	691a      	ldr	r2, [r3, #16]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a26:	611a      	str	r2, [r3, #16]
		break;
 8001a28:	e03b      	b.n	8001aa2 <USART_Config+0x1a6>
	}
	case USART_STOPBIT_0_5:{
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	691a      	ldr	r2, [r3, #16]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a38:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b01 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP_0);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	691a      	ldr	r2, [r3, #16]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001a48:	611a      	str	r2, [r3, #16]
		break;
 8001a4a:	e02a      	b.n	8001aa2 <USART_Config+0x1a6>
	}
	case USART_STOPBIT_2:{
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	691a      	ldr	r2, [r3, #16]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a5a:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b10 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP_1);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	691a      	ldr	r2, [r3, #16]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a6a:	611a      	str	r2, [r3, #16]
		break;
 8001a6c:	e019      	b.n	8001aa2 <USART_Config+0x1a6>
	}
	case USART_STOPBIT_1_5: {
		//Limpiamos: cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	691a      	ldr	r2, [r3, #16]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a7c:	611a      	str	r2, [r3, #16]

		// Cargamos el valor de 0b11 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 |= (USART_CR2_STOP);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	691a      	ldr	r2, [r3, #16]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8001a8c:	611a      	str	r2, [r3, #16]
		break;
 8001a8e:	e008      	b.n	8001aa2 <USART_Config+0x1a6>
	}
	default:{
		//Cargamos el valor 0b00 en los dos bits de STOP
		ptrUsartHandler -> ptrUSARTx -> CR2 &= ~(USART_CR2_STOP);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	691a      	ldr	r2, [r3, #16]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a9e:	611a      	str	r2, [r3, #16]
		break;
 8001aa0:	bf00      	nop
	}
	}

	// 2.4 Configuración del Baudrate (SFR USART_BRR)
	// Ver tabla de valores (Tabla 75), Frec = 16MHz, overr = 0;
	if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_9600){
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	795b      	ldrb	r3, [r3, #5]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d105      	bne.n	8001ab6 <USART_Config+0x1ba>
		// El valor a cargar es 104.1875 -> Mantiza = 104, fraction = 0.1875
		// Mantiza = 104 = 0x68, fraction = 16 * 0.1875 = 3
		// Valor a cargar 0x683
		// Configurando el Baudrate generator para una velocidad de 9600bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0683;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f240 6283 	movw	r2, #1667	; 0x683
 8001ab2:	609a      	str	r2, [r3, #8]
 8001ab4:	e01b      	b.n	8001aee <USART_Config+0x1f2>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_19200){
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	795b      	ldrb	r3, [r3, #5]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d105      	bne.n	8001aca <USART_Config+0x1ce>
		// El valor a cargar es 52.0625 -> Mantiza = 52, fraction = 0.0625
		// Mantiza = 52 = 0x34, fraction = 16 * 0.0625 = 1
		// Valor a cargar 0x0341
		// Configurando el Baudrate generator para una velocidad de 19200bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x0341;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f240 3241 	movw	r2, #833	; 0x341
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	e011      	b.n	8001aee <USART_Config+0x1f2>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_115200){	//**************************************DUDAAAAAA
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	795b      	ldrb	r3, [r3, #5]
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d104      	bne.n	8001adc <USART_Config+0x1e0>
		// El valor a cargar es 8.6875 -> Mantiza = 8, fraction = 0.6875
		// Mantiza = 8 = 0x8, fraction = 16 * 0.6875 = 11 = 0xB
		// Valor a cargar 0x008B
		// Configurando el Baudrate generator para una velocidad de 115200bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x08B;//0x0081;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	228b      	movs	r2, #139	; 0x8b
 8001ad8:	609a      	str	r2, [r3, #8]
 8001ada:	e008      	b.n	8001aee <USART_Config+0x1f2>
	}

	else if(ptrUsartHandler -> USART_Config.USART_baudrate == USART_BAUDRATE_38400){	//**************************************DUDAAAAAA
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	795b      	ldrb	r3, [r3, #5]
 8001ae0:	2b03      	cmp	r3, #3
 8001ae2:	d104      	bne.n	8001aee <USART_Config+0x1f2>
		// El valor a cargar es 26.0625 -> Mantiza = 26, fraction = 0.0625
		// Mantiza = 26 = 0x1A, fraction = 16 * 0.0625 = 1
		// Valor a cargar 0x1A1
		// Configurando el Baudrate generator para una velocidad de 38400bps
		ptrUsartHandler -> ptrUSARTx -> BRR = 0x1A1;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f240 12a1 	movw	r2, #417	; 0x1a1
 8001aec:	609a      	str	r2, [r3, #8]
	}

	// 2.5 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler -> USART_Config.USART_mode){
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	791b      	ldrb	r3, [r3, #4]
 8001af2:	2b03      	cmp	r3, #3
 8001af4:	d847      	bhi.n	8001b86 <USART_Config+0x28a>
 8001af6:	a201      	add	r2, pc, #4	; (adr r2, 8001afc <USART_Config+0x200>)
 8001af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001afc:	08001b0d 	.word	0x08001b0d
 8001b00:	08001b1f 	.word	0x08001b1f
 8001b04:	08001b31 	.word	0x08001b31
 8001b08:	08001b65 	.word	0x08001b65
	case USART_MODE_TX:
	{
		// Activamos la parte del sistema encargada de enviar
		//Cargamos el valor 0b1 en el bit TE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TE);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f042 0208 	orr.w	r2, r2, #8
 8001b1a:	60da      	str	r2, [r3, #12]
		break;
 8001b1c:	e044      	b.n	8001ba8 <USART_Config+0x2ac>
	}
	case USART_MODE_RX:
	{
		// Activamos la parte del sistema encargada de recibir
		//Cargamos el valor 0b1 en el bit RE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RE);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	68da      	ldr	r2, [r3, #12]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f042 0204 	orr.w	r2, r2, #4
 8001b2c:	60da      	str	r2, [r3, #12]
		break;
 8001b2e:	e03b      	b.n	8001ba8 <USART_Config+0x2ac>
	}
	case USART_MODE_RXTX:
	{
		// Activamos ambas partes, tanto transmisión como recepción
		//Cargamos el valor 0b1 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TE);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	68da      	ldr	r2, [r3, #12]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f042 0208 	orr.w	r2, r2, #8
 8001b3e:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RE);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f042 0204 	orr.w	r2, r2, #4
 8001b4e:	60da      	str	r2, [r3, #12]
		break;
 8001b50:	e02a      	b.n	8001ba8 <USART_Config+0x2ac>
 8001b52:	bf00      	nop
 8001b54:	40011000 	.word	0x40011000
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40004400 	.word	0x40004400
 8001b60:	40011400 	.word	0x40011400
	}
	case USART_MODE_DISABLE:
	{
		// Desactivamos ambos canales
		//Cargamos el valor 0b0 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TE);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	68da      	ldr	r2, [r3, #12]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 0208 	bic.w	r2, r2, #8
 8001b72:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RE);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	68da      	ldr	r2, [r3, #12]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f022 0204 	bic.w	r2, r2, #4
 8001b82:	60da      	str	r2, [r3, #12]
		break;
 8001b84:	e010      	b.n	8001ba8 <USART_Config+0x2ac>
	}
	default:
	{
		// Actuando por defecto, desactivamos ambos canales
		//Cargamos el valor 0b0 en el bit TE y RE respectivamente
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TE);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	68da      	ldr	r2, [r3, #12]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f022 0208 	bic.w	r2, r2, #8
 8001b94:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RE);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	68da      	ldr	r2, [r3, #12]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 0204 	bic.w	r2, r2, #4
 8001ba4:	60da      	str	r2, [r3, #12]
		break;
 8001ba6:	bf00      	nop
	}
	}

	// 2.6 Activamos el modulo serial.

	if(ptrUsartHandler -> USART_Config.USART_mode != USART_MODE_DISABLE){
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	791b      	ldrb	r3, [r3, #4]
 8001bac:	2b03      	cmp	r3, #3
 8001bae:	d007      	beq.n	8001bc0 <USART_Config+0x2c4>
		//Cargamos el valor de 0b1 en el bit UE
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_UE);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	68da      	ldr	r2, [r3, #12]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001bbe:	60da      	str	r2, [r3, #12]
	}

	// 3. Activamos la interrupción para el USART

	switch(ptrUsartHandler -> USART_Config.USART_interrupt){
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	7a5b      	ldrb	r3, [r3, #9]
 8001bc4:	2b03      	cmp	r3, #3
 8001bc6:	d84f      	bhi.n	8001c68 <USART_Config+0x36c>
 8001bc8:	a201      	add	r2, pc, #4	; (adr r2, 8001bd0 <USART_Config+0x2d4>)
 8001bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bce:	bf00      	nop
 8001bd0:	08001be1 	.word	0x08001be1
 8001bd4:	08001c03 	.word	0x08001c03
 8001bd8:	08001c25 	.word	0x08001c25
 8001bdc:	08001c47 	.word	0x08001c47
	// Analizamos los
	case USART_INTERRUPT_RX_ENABLE:
	{
		// Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_RXNEIE);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	68da      	ldr	r2, [r3, #12]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f042 0220 	orr.w	r2, r2, #32
 8001bee:	60da      	str	r2, [r3, #12]
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	68da      	ldr	r2, [r3, #12]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001bfe:	60da      	str	r2, [r3, #12]
		break;
 8001c00:	e043      	b.n	8001c8a <USART_Config+0x38e>
	}
	case USART_INTERRUPT_TX_ENABLE:
	{
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	68da      	ldr	r2, [r3, #12]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c10:	60da      	str	r2, [r3, #12]
		// NO Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RXNEIE);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	68da      	ldr	r2, [r3, #12]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f022 0220 	bic.w	r2, r2, #32
 8001c20:	60da      	str	r2, [r3, #12]
		break;
 8001c22:	e032      	b.n	8001c8a <USART_Config+0x38e>

	}
	case USART_INTERRUPT_RXTX_ENABLE:
	{
		// Activamos las dos interrupciones tanto del RX como del TX
		ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TXEIE);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	68da      	ldr	r2, [r3, #12]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c32:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	68da      	ldr	r2, [r3, #12]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c42:	60da      	str	r2, [r3, #12]
		break;
 8001c44:	e021      	b.n	8001c8a <USART_Config+0x38e>
	}
	case USART_INTERRUPT_RXTX_DISABLE:
	{
		// Activamos las dos interrupciones tanto del RX como del TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	68da      	ldr	r2, [r3, #12]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c54:	60da      	str	r2, [r3, #12]
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68da      	ldr	r2, [r3, #12]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c64:	60da      	str	r2, [r3, #12]
		break;
 8001c66:	e010      	b.n	8001c8a <USART_Config+0x38e>
	}

	default:
	{
		// NO Permitimos que se levante la bandera RX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_RXNEIE);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	68da      	ldr	r2, [r3, #12]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f022 0220 	bic.w	r2, r2, #32
 8001c76:	60da      	str	r2, [r3, #12]
		// NO permitimos que se levante la bandera TX
		ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68da      	ldr	r2, [r3, #12]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c86:	60da      	str	r2, [r3, #12]
		break;
 8001c88:	bf00      	nop
	}
	}

	// 4. Activamos la señal de la interrupción en el NVIC

	if((ptrUsartHandler -> USART_Config.USART_interrupt == USART_INTERRUPT_RX_ENABLE) | (ptrUsartHandler -> USART_Config.USART_interrupt == USART_INTERRUPT_TX_ENABLE))
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	7a5b      	ldrb	r3, [r3, #9]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	bf0c      	ite	eq
 8001c92:	2301      	moveq	r3, #1
 8001c94:	2300      	movne	r3, #0
 8001c96:	b2da      	uxtb	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	7a5b      	ldrb	r3, [r3, #9]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	bf0c      	ite	eq
 8001ca0:	2301      	moveq	r3, #1
 8001ca2:	2300      	movne	r3, #0
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d019      	beq.n	8001ce2 <USART_Config+0x3e6>
	{

		if(ptrUsartHandler -> ptrUSARTx == USART1){
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a0f      	ldr	r2, [pc, #60]	; (8001cf0 <USART_Config+0x3f4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d103      	bne.n	8001cc0 <USART_Config+0x3c4>
			// Activamos la IRQ del USART1
			__NVIC_EnableIRQ(USART1_IRQn);
 8001cb8:	2025      	movs	r0, #37	; 0x25
 8001cba:	f7ff fe01 	bl	80018c0 <__NVIC_EnableIRQ>
 8001cbe:	e010      	b.n	8001ce2 <USART_Config+0x3e6>

		}else if(ptrUsartHandler -> ptrUSARTx == USART2){
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a0b      	ldr	r2, [pc, #44]	; (8001cf4 <USART_Config+0x3f8>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d103      	bne.n	8001cd2 <USART_Config+0x3d6>
			// Activamos la IRQ del USART2
			__NVIC_EnableIRQ(USART2_IRQn);
 8001cca:	2026      	movs	r0, #38	; 0x26
 8001ccc:	f7ff fdf8 	bl	80018c0 <__NVIC_EnableIRQ>
 8001cd0:	e007      	b.n	8001ce2 <USART_Config+0x3e6>

		}else if(ptrUsartHandler -> ptrUSARTx == USART6){
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a08      	ldr	r2, [pc, #32]	; (8001cf8 <USART_Config+0x3fc>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d102      	bne.n	8001ce2 <USART_Config+0x3e6>
			// Activamos la IRQ del USART6
			__NVIC_EnableIRQ(USART6_IRQn);
 8001cdc:	2047      	movs	r0, #71	; 0x47
 8001cde:	f7ff fdef 	bl	80018c0 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8001ce2:	b662      	cpsie	i
}
 8001ce4:	bf00      	nop
		}

	// 5. Activamos de nuevo todas las interrupciones

	__enable_irq();
}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40011000 	.word	0x40011000
 8001cf4:	40004400 	.word	0x40004400
 8001cf8:	40011400 	.word	0x40011400

08001cfc <USART1_Callback>:

//**********//  CallBacks //**********//

// Callback USART1
__attribute__((weak)) void USART1_Callback(void){
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
	__NOP();
 8001d00:	bf00      	nop
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <USART6_Callback>:
__attribute__((weak)) void USART2_Callback(void){
	__NOP();
}

// Callback USART6
__attribute__((weak)) void USART6_Callback(void){
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
	__NOP();
 8001d10:	bf00      	nop
}
 8001d12:	bf00      	nop
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <USART1_IRQHandler>:

// Hay que hacer dos cosas: 1) Atender la interrupción. 2) Llamamos al Callback
/* Rutina de atención a la interrupción del USART */

void USART1_IRQHandler(void){
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0

	USART1 -> SR &= ~(USART_SR_RXNE);		// Bajamos la bandera manualmente
 8001d20:	4b07      	ldr	r3, [pc, #28]	; (8001d40 <USART1_IRQHandler+0x24>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a06      	ldr	r2, [pc, #24]	; (8001d40 <USART1_IRQHandler+0x24>)
 8001d26:	f023 0320 	bic.w	r3, r3, #32
 8001d2a:	6013      	str	r3, [r2, #0]

	data = (USART1 -> DR);
 8001d2c:	4b04      	ldr	r3, [pc, #16]	; (8001d40 <USART1_IRQHandler+0x24>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <USART1_IRQHandler+0x28>)
 8001d34:	701a      	strb	r2, [r3, #0]

	USART1_Callback();
 8001d36:	f7ff ffe1 	bl	8001cfc <USART1_Callback>
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40011000 	.word	0x40011000
 8001d44:	20000308 	.word	0x20000308

08001d48 <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
	USART2 -> SR &= ~(USART_SR_RXNE);		// Desactivamos la bandera manualmente para el RX
 8001d4c:	4b07      	ldr	r3, [pc, #28]	; (8001d6c <USART2_IRQHandler+0x24>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a06      	ldr	r2, [pc, #24]	; (8001d6c <USART2_IRQHandler+0x24>)
 8001d52:	f023 0320 	bic.w	r3, r3, #32
 8001d56:	6013      	str	r3, [r2, #0]

	data = (USART2 -> DR);
 8001d58:	4b04      	ldr	r3, [pc, #16]	; (8001d6c <USART2_IRQHandler+0x24>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	4b04      	ldr	r3, [pc, #16]	; (8001d70 <USART2_IRQHandler+0x28>)
 8001d60:	701a      	strb	r2, [r3, #0]

	USART2_Callback();
 8001d62:	f7ff f9c9 	bl	80010f8 <USART2_Callback>

	//USART2 -> SR &= ~(USART_SR_TXE);		// Desactivamos la bandera para el TX
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40004400 	.word	0x40004400
 8001d70:	20000308 	.word	0x20000308

08001d74 <USART6_IRQHandler>:

void USART6_IRQHandler(void){
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
	USART6 -> SR &= ~(USART_SR_RXNE);
 8001d78:	4b07      	ldr	r3, [pc, #28]	; (8001d98 <USART6_IRQHandler+0x24>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a06      	ldr	r2, [pc, #24]	; (8001d98 <USART6_IRQHandler+0x24>)
 8001d7e:	f023 0320 	bic.w	r3, r3, #32
 8001d82:	6013      	str	r3, [r2, #0]

	data = (USART6 -> DR);
 8001d84:	4b04      	ldr	r3, [pc, #16]	; (8001d98 <USART6_IRQHandler+0x24>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	b2da      	uxtb	r2, r3
 8001d8a:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <USART6_IRQHandler+0x28>)
 8001d8c:	701a      	strb	r2, [r3, #0]

	USART6_Callback();
 8001d8e:	f7ff ffbd 	bl	8001d0c <USART6_Callback>
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40011400 	.word	0x40011400
 8001d9c:	20000308 	.word	0x20000308

08001da0 <returnData>:
	dataToRead = ((char) (ptrUsartHandler -> ptrUSARTx -> DR));
	return dataToRead;

}

uint8_t returnData(void){
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
	return data;				// Devolvemos el valor
 8001da4:	4b03      	ldr	r3, [pc, #12]	; (8001db4 <returnData+0x14>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	20000308 	.word	0x20000308

08001db8 <writeChar>:

//**********// Función para escribir un solo char //**********//

int writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend){
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
	while(!(ptrUsartHandler -> ptrUSARTx -> SR & USART_SR_TXE)){
 8001dc2:	e000      	b.n	8001dc6 <writeChar+0xe>
		__NOP();
 8001dc4:	bf00      	nop
	while(!(ptrUsartHandler -> ptrUSARTx -> SR & USART_SR_TXE)){
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d0f7      	beq.n	8001dc4 <writeChar+0xc>
	// Permitimos la bandera del TX para el USART2
	//ptrUsartHandler -> ptrUSARTx -> CR1 |= (USART_CR1_TXEIE);
	//USART2 -> SR |= (USART_SR_TXE);

	//Cargamos el valor de dataToSend en el USER DATA Register
	ptrUsartHandler -> ptrUSARTx -> DR = (dataToSend);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	605a      	str	r2, [r3, #4]

	//ptrUsartHandler -> ptrUSARTx -> CR1 &= ~(USART_CR1_TXEIE);
	//USART2 -> SR &= ~(USART_SR_TXE);		// Desactivamos la bandera para el TX
	return dataToSend;
 8001ddc:	683b      	ldr	r3, [r7, #0]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <writeMsg>:

/* Función para escribir un mensaje */

void writeMsg(USART_Handler_t *ptrUsartHandler, char *msgToSend){
 8001dea:	b580      	push	{r7, lr}
 8001dec:	b082      	sub	sp, #8
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
 8001df2:	6039      	str	r1, [r7, #0]
	while(*msgToSend != '\0'){
 8001df4:	e008      	b.n	8001e08 <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f7ff ffdb 	bl	8001db8 <writeChar>
		msgToSend++;
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	3301      	adds	r3, #1
 8001e06:	603b      	str	r3, [r7, #0]
	while(*msgToSend != '\0'){
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1f2      	bne.n	8001df6 <writeMsg+0xc>
	}
}
 8001e10:	bf00      	nop
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <__errno>:
 8001e1c:	4b01      	ldr	r3, [pc, #4]	; (8001e24 <__errno+0x8>)
 8001e1e:	6818      	ldr	r0, [r3, #0]
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000008 	.word	0x20000008

08001e28 <__libc_init_array>:
 8001e28:	b570      	push	{r4, r5, r6, lr}
 8001e2a:	4d0d      	ldr	r5, [pc, #52]	; (8001e60 <__libc_init_array+0x38>)
 8001e2c:	4c0d      	ldr	r4, [pc, #52]	; (8001e64 <__libc_init_array+0x3c>)
 8001e2e:	1b64      	subs	r4, r4, r5
 8001e30:	10a4      	asrs	r4, r4, #2
 8001e32:	2600      	movs	r6, #0
 8001e34:	42a6      	cmp	r6, r4
 8001e36:	d109      	bne.n	8001e4c <__libc_init_array+0x24>
 8001e38:	4d0b      	ldr	r5, [pc, #44]	; (8001e68 <__libc_init_array+0x40>)
 8001e3a:	4c0c      	ldr	r4, [pc, #48]	; (8001e6c <__libc_init_array+0x44>)
 8001e3c:	f002 fd38 	bl	80048b0 <_init>
 8001e40:	1b64      	subs	r4, r4, r5
 8001e42:	10a4      	asrs	r4, r4, #2
 8001e44:	2600      	movs	r6, #0
 8001e46:	42a6      	cmp	r6, r4
 8001e48:	d105      	bne.n	8001e56 <__libc_init_array+0x2e>
 8001e4a:	bd70      	pop	{r4, r5, r6, pc}
 8001e4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e50:	4798      	blx	r3
 8001e52:	3601      	adds	r6, #1
 8001e54:	e7ee      	b.n	8001e34 <__libc_init_array+0xc>
 8001e56:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e5a:	4798      	blx	r3
 8001e5c:	3601      	adds	r6, #1
 8001e5e:	e7f2      	b.n	8001e46 <__libc_init_array+0x1e>
 8001e60:	08004cb4 	.word	0x08004cb4
 8001e64:	08004cb4 	.word	0x08004cb4
 8001e68:	08004cb4 	.word	0x08004cb4
 8001e6c:	08004cb8 	.word	0x08004cb8

08001e70 <memset>:
 8001e70:	4402      	add	r2, r0
 8001e72:	4603      	mov	r3, r0
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d100      	bne.n	8001e7a <memset+0xa>
 8001e78:	4770      	bx	lr
 8001e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8001e7e:	e7f9      	b.n	8001e74 <memset+0x4>

08001e80 <__cvt>:
 8001e80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e84:	ec55 4b10 	vmov	r4, r5, d0
 8001e88:	2d00      	cmp	r5, #0
 8001e8a:	460e      	mov	r6, r1
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	462b      	mov	r3, r5
 8001e90:	bfbb      	ittet	lt
 8001e92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8001e96:	461d      	movlt	r5, r3
 8001e98:	2300      	movge	r3, #0
 8001e9a:	232d      	movlt	r3, #45	; 0x2d
 8001e9c:	700b      	strb	r3, [r1, #0]
 8001e9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001ea0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8001ea4:	4691      	mov	r9, r2
 8001ea6:	f023 0820 	bic.w	r8, r3, #32
 8001eaa:	bfbc      	itt	lt
 8001eac:	4622      	movlt	r2, r4
 8001eae:	4614      	movlt	r4, r2
 8001eb0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8001eb4:	d005      	beq.n	8001ec2 <__cvt+0x42>
 8001eb6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8001eba:	d100      	bne.n	8001ebe <__cvt+0x3e>
 8001ebc:	3601      	adds	r6, #1
 8001ebe:	2102      	movs	r1, #2
 8001ec0:	e000      	b.n	8001ec4 <__cvt+0x44>
 8001ec2:	2103      	movs	r1, #3
 8001ec4:	ab03      	add	r3, sp, #12
 8001ec6:	9301      	str	r3, [sp, #4]
 8001ec8:	ab02      	add	r3, sp, #8
 8001eca:	9300      	str	r3, [sp, #0]
 8001ecc:	ec45 4b10 	vmov	d0, r4, r5
 8001ed0:	4653      	mov	r3, sl
 8001ed2:	4632      	mov	r2, r6
 8001ed4:	f000 fccc 	bl	8002870 <_dtoa_r>
 8001ed8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8001edc:	4607      	mov	r7, r0
 8001ede:	d102      	bne.n	8001ee6 <__cvt+0x66>
 8001ee0:	f019 0f01 	tst.w	r9, #1
 8001ee4:	d022      	beq.n	8001f2c <__cvt+0xac>
 8001ee6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8001eea:	eb07 0906 	add.w	r9, r7, r6
 8001eee:	d110      	bne.n	8001f12 <__cvt+0x92>
 8001ef0:	783b      	ldrb	r3, [r7, #0]
 8001ef2:	2b30      	cmp	r3, #48	; 0x30
 8001ef4:	d10a      	bne.n	8001f0c <__cvt+0x8c>
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2300      	movs	r3, #0
 8001efa:	4620      	mov	r0, r4
 8001efc:	4629      	mov	r1, r5
 8001efe:	f7fe fdeb 	bl	8000ad8 <__aeabi_dcmpeq>
 8001f02:	b918      	cbnz	r0, 8001f0c <__cvt+0x8c>
 8001f04:	f1c6 0601 	rsb	r6, r6, #1
 8001f08:	f8ca 6000 	str.w	r6, [sl]
 8001f0c:	f8da 3000 	ldr.w	r3, [sl]
 8001f10:	4499      	add	r9, r3
 8001f12:	2200      	movs	r2, #0
 8001f14:	2300      	movs	r3, #0
 8001f16:	4620      	mov	r0, r4
 8001f18:	4629      	mov	r1, r5
 8001f1a:	f7fe fddd 	bl	8000ad8 <__aeabi_dcmpeq>
 8001f1e:	b108      	cbz	r0, 8001f24 <__cvt+0xa4>
 8001f20:	f8cd 900c 	str.w	r9, [sp, #12]
 8001f24:	2230      	movs	r2, #48	; 0x30
 8001f26:	9b03      	ldr	r3, [sp, #12]
 8001f28:	454b      	cmp	r3, r9
 8001f2a:	d307      	bcc.n	8001f3c <__cvt+0xbc>
 8001f2c:	9b03      	ldr	r3, [sp, #12]
 8001f2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8001f30:	1bdb      	subs	r3, r3, r7
 8001f32:	4638      	mov	r0, r7
 8001f34:	6013      	str	r3, [r2, #0]
 8001f36:	b004      	add	sp, #16
 8001f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f3c:	1c59      	adds	r1, r3, #1
 8001f3e:	9103      	str	r1, [sp, #12]
 8001f40:	701a      	strb	r2, [r3, #0]
 8001f42:	e7f0      	b.n	8001f26 <__cvt+0xa6>

08001f44 <__exponent>:
 8001f44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f46:	4603      	mov	r3, r0
 8001f48:	2900      	cmp	r1, #0
 8001f4a:	bfb8      	it	lt
 8001f4c:	4249      	neglt	r1, r1
 8001f4e:	f803 2b02 	strb.w	r2, [r3], #2
 8001f52:	bfb4      	ite	lt
 8001f54:	222d      	movlt	r2, #45	; 0x2d
 8001f56:	222b      	movge	r2, #43	; 0x2b
 8001f58:	2909      	cmp	r1, #9
 8001f5a:	7042      	strb	r2, [r0, #1]
 8001f5c:	dd2a      	ble.n	8001fb4 <__exponent+0x70>
 8001f5e:	f10d 0407 	add.w	r4, sp, #7
 8001f62:	46a4      	mov	ip, r4
 8001f64:	270a      	movs	r7, #10
 8001f66:	46a6      	mov	lr, r4
 8001f68:	460a      	mov	r2, r1
 8001f6a:	fb91 f6f7 	sdiv	r6, r1, r7
 8001f6e:	fb07 1516 	mls	r5, r7, r6, r1
 8001f72:	3530      	adds	r5, #48	; 0x30
 8001f74:	2a63      	cmp	r2, #99	; 0x63
 8001f76:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8001f7a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8001f7e:	4631      	mov	r1, r6
 8001f80:	dcf1      	bgt.n	8001f66 <__exponent+0x22>
 8001f82:	3130      	adds	r1, #48	; 0x30
 8001f84:	f1ae 0502 	sub.w	r5, lr, #2
 8001f88:	f804 1c01 	strb.w	r1, [r4, #-1]
 8001f8c:	1c44      	adds	r4, r0, #1
 8001f8e:	4629      	mov	r1, r5
 8001f90:	4561      	cmp	r1, ip
 8001f92:	d30a      	bcc.n	8001faa <__exponent+0x66>
 8001f94:	f10d 0209 	add.w	r2, sp, #9
 8001f98:	eba2 020e 	sub.w	r2, r2, lr
 8001f9c:	4565      	cmp	r5, ip
 8001f9e:	bf88      	it	hi
 8001fa0:	2200      	movhi	r2, #0
 8001fa2:	4413      	add	r3, r2
 8001fa4:	1a18      	subs	r0, r3, r0
 8001fa6:	b003      	add	sp, #12
 8001fa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001faa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001fae:	f804 2f01 	strb.w	r2, [r4, #1]!
 8001fb2:	e7ed      	b.n	8001f90 <__exponent+0x4c>
 8001fb4:	2330      	movs	r3, #48	; 0x30
 8001fb6:	3130      	adds	r1, #48	; 0x30
 8001fb8:	7083      	strb	r3, [r0, #2]
 8001fba:	70c1      	strb	r1, [r0, #3]
 8001fbc:	1d03      	adds	r3, r0, #4
 8001fbe:	e7f1      	b.n	8001fa4 <__exponent+0x60>

08001fc0 <_printf_float>:
 8001fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fc4:	ed2d 8b02 	vpush	{d8}
 8001fc8:	b08d      	sub	sp, #52	; 0x34
 8001fca:	460c      	mov	r4, r1
 8001fcc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8001fd0:	4616      	mov	r6, r2
 8001fd2:	461f      	mov	r7, r3
 8001fd4:	4605      	mov	r5, r0
 8001fd6:	f001 fa39 	bl	800344c <_localeconv_r>
 8001fda:	f8d0 a000 	ldr.w	sl, [r0]
 8001fde:	4650      	mov	r0, sl
 8001fe0:	f7fe f8fe 	bl	80001e0 <strlen>
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	930a      	str	r3, [sp, #40]	; 0x28
 8001fe8:	6823      	ldr	r3, [r4, #0]
 8001fea:	9305      	str	r3, [sp, #20]
 8001fec:	f8d8 3000 	ldr.w	r3, [r8]
 8001ff0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8001ff4:	3307      	adds	r3, #7
 8001ff6:	f023 0307 	bic.w	r3, r3, #7
 8001ffa:	f103 0208 	add.w	r2, r3, #8
 8001ffe:	f8c8 2000 	str.w	r2, [r8]
 8002002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002006:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800200a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800200e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002012:	9307      	str	r3, [sp, #28]
 8002014:	f8cd 8018 	str.w	r8, [sp, #24]
 8002018:	ee08 0a10 	vmov	s16, r0
 800201c:	4b9f      	ldr	r3, [pc, #636]	; (800229c <_printf_float+0x2dc>)
 800201e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002022:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002026:	f7fe fd89 	bl	8000b3c <__aeabi_dcmpun>
 800202a:	bb88      	cbnz	r0, 8002090 <_printf_float+0xd0>
 800202c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002030:	4b9a      	ldr	r3, [pc, #616]	; (800229c <_printf_float+0x2dc>)
 8002032:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002036:	f7fe fd63 	bl	8000b00 <__aeabi_dcmple>
 800203a:	bb48      	cbnz	r0, 8002090 <_printf_float+0xd0>
 800203c:	2200      	movs	r2, #0
 800203e:	2300      	movs	r3, #0
 8002040:	4640      	mov	r0, r8
 8002042:	4649      	mov	r1, r9
 8002044:	f7fe fd52 	bl	8000aec <__aeabi_dcmplt>
 8002048:	b110      	cbz	r0, 8002050 <_printf_float+0x90>
 800204a:	232d      	movs	r3, #45	; 0x2d
 800204c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002050:	4b93      	ldr	r3, [pc, #588]	; (80022a0 <_printf_float+0x2e0>)
 8002052:	4894      	ldr	r0, [pc, #592]	; (80022a4 <_printf_float+0x2e4>)
 8002054:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002058:	bf94      	ite	ls
 800205a:	4698      	movls	r8, r3
 800205c:	4680      	movhi	r8, r0
 800205e:	2303      	movs	r3, #3
 8002060:	6123      	str	r3, [r4, #16]
 8002062:	9b05      	ldr	r3, [sp, #20]
 8002064:	f023 0204 	bic.w	r2, r3, #4
 8002068:	6022      	str	r2, [r4, #0]
 800206a:	f04f 0900 	mov.w	r9, #0
 800206e:	9700      	str	r7, [sp, #0]
 8002070:	4633      	mov	r3, r6
 8002072:	aa0b      	add	r2, sp, #44	; 0x2c
 8002074:	4621      	mov	r1, r4
 8002076:	4628      	mov	r0, r5
 8002078:	f000 f9d8 	bl	800242c <_printf_common>
 800207c:	3001      	adds	r0, #1
 800207e:	f040 8090 	bne.w	80021a2 <_printf_float+0x1e2>
 8002082:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002086:	b00d      	add	sp, #52	; 0x34
 8002088:	ecbd 8b02 	vpop	{d8}
 800208c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002090:	4642      	mov	r2, r8
 8002092:	464b      	mov	r3, r9
 8002094:	4640      	mov	r0, r8
 8002096:	4649      	mov	r1, r9
 8002098:	f7fe fd50 	bl	8000b3c <__aeabi_dcmpun>
 800209c:	b140      	cbz	r0, 80020b0 <_printf_float+0xf0>
 800209e:	464b      	mov	r3, r9
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	bfbc      	itt	lt
 80020a4:	232d      	movlt	r3, #45	; 0x2d
 80020a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80020aa:	487f      	ldr	r0, [pc, #508]	; (80022a8 <_printf_float+0x2e8>)
 80020ac:	4b7f      	ldr	r3, [pc, #508]	; (80022ac <_printf_float+0x2ec>)
 80020ae:	e7d1      	b.n	8002054 <_printf_float+0x94>
 80020b0:	6863      	ldr	r3, [r4, #4]
 80020b2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80020b6:	9206      	str	r2, [sp, #24]
 80020b8:	1c5a      	adds	r2, r3, #1
 80020ba:	d13f      	bne.n	800213c <_printf_float+0x17c>
 80020bc:	2306      	movs	r3, #6
 80020be:	6063      	str	r3, [r4, #4]
 80020c0:	9b05      	ldr	r3, [sp, #20]
 80020c2:	6861      	ldr	r1, [r4, #4]
 80020c4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80020c8:	2300      	movs	r3, #0
 80020ca:	9303      	str	r3, [sp, #12]
 80020cc:	ab0a      	add	r3, sp, #40	; 0x28
 80020ce:	e9cd b301 	strd	fp, r3, [sp, #4]
 80020d2:	ab09      	add	r3, sp, #36	; 0x24
 80020d4:	ec49 8b10 	vmov	d0, r8, r9
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	6022      	str	r2, [r4, #0]
 80020dc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80020e0:	4628      	mov	r0, r5
 80020e2:	f7ff fecd 	bl	8001e80 <__cvt>
 80020e6:	9b06      	ldr	r3, [sp, #24]
 80020e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80020ea:	2b47      	cmp	r3, #71	; 0x47
 80020ec:	4680      	mov	r8, r0
 80020ee:	d108      	bne.n	8002102 <_printf_float+0x142>
 80020f0:	1cc8      	adds	r0, r1, #3
 80020f2:	db02      	blt.n	80020fa <_printf_float+0x13a>
 80020f4:	6863      	ldr	r3, [r4, #4]
 80020f6:	4299      	cmp	r1, r3
 80020f8:	dd41      	ble.n	800217e <_printf_float+0x1be>
 80020fa:	f1ab 0b02 	sub.w	fp, fp, #2
 80020fe:	fa5f fb8b 	uxtb.w	fp, fp
 8002102:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002106:	d820      	bhi.n	800214a <_printf_float+0x18a>
 8002108:	3901      	subs	r1, #1
 800210a:	465a      	mov	r2, fp
 800210c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002110:	9109      	str	r1, [sp, #36]	; 0x24
 8002112:	f7ff ff17 	bl	8001f44 <__exponent>
 8002116:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002118:	1813      	adds	r3, r2, r0
 800211a:	2a01      	cmp	r2, #1
 800211c:	4681      	mov	r9, r0
 800211e:	6123      	str	r3, [r4, #16]
 8002120:	dc02      	bgt.n	8002128 <_printf_float+0x168>
 8002122:	6822      	ldr	r2, [r4, #0]
 8002124:	07d2      	lsls	r2, r2, #31
 8002126:	d501      	bpl.n	800212c <_printf_float+0x16c>
 8002128:	3301      	adds	r3, #1
 800212a:	6123      	str	r3, [r4, #16]
 800212c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002130:	2b00      	cmp	r3, #0
 8002132:	d09c      	beq.n	800206e <_printf_float+0xae>
 8002134:	232d      	movs	r3, #45	; 0x2d
 8002136:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800213a:	e798      	b.n	800206e <_printf_float+0xae>
 800213c:	9a06      	ldr	r2, [sp, #24]
 800213e:	2a47      	cmp	r2, #71	; 0x47
 8002140:	d1be      	bne.n	80020c0 <_printf_float+0x100>
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1bc      	bne.n	80020c0 <_printf_float+0x100>
 8002146:	2301      	movs	r3, #1
 8002148:	e7b9      	b.n	80020be <_printf_float+0xfe>
 800214a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800214e:	d118      	bne.n	8002182 <_printf_float+0x1c2>
 8002150:	2900      	cmp	r1, #0
 8002152:	6863      	ldr	r3, [r4, #4]
 8002154:	dd0b      	ble.n	800216e <_printf_float+0x1ae>
 8002156:	6121      	str	r1, [r4, #16]
 8002158:	b913      	cbnz	r3, 8002160 <_printf_float+0x1a0>
 800215a:	6822      	ldr	r2, [r4, #0]
 800215c:	07d0      	lsls	r0, r2, #31
 800215e:	d502      	bpl.n	8002166 <_printf_float+0x1a6>
 8002160:	3301      	adds	r3, #1
 8002162:	440b      	add	r3, r1
 8002164:	6123      	str	r3, [r4, #16]
 8002166:	65a1      	str	r1, [r4, #88]	; 0x58
 8002168:	f04f 0900 	mov.w	r9, #0
 800216c:	e7de      	b.n	800212c <_printf_float+0x16c>
 800216e:	b913      	cbnz	r3, 8002176 <_printf_float+0x1b6>
 8002170:	6822      	ldr	r2, [r4, #0]
 8002172:	07d2      	lsls	r2, r2, #31
 8002174:	d501      	bpl.n	800217a <_printf_float+0x1ba>
 8002176:	3302      	adds	r3, #2
 8002178:	e7f4      	b.n	8002164 <_printf_float+0x1a4>
 800217a:	2301      	movs	r3, #1
 800217c:	e7f2      	b.n	8002164 <_printf_float+0x1a4>
 800217e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002184:	4299      	cmp	r1, r3
 8002186:	db05      	blt.n	8002194 <_printf_float+0x1d4>
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	6121      	str	r1, [r4, #16]
 800218c:	07d8      	lsls	r0, r3, #31
 800218e:	d5ea      	bpl.n	8002166 <_printf_float+0x1a6>
 8002190:	1c4b      	adds	r3, r1, #1
 8002192:	e7e7      	b.n	8002164 <_printf_float+0x1a4>
 8002194:	2900      	cmp	r1, #0
 8002196:	bfd4      	ite	le
 8002198:	f1c1 0202 	rsble	r2, r1, #2
 800219c:	2201      	movgt	r2, #1
 800219e:	4413      	add	r3, r2
 80021a0:	e7e0      	b.n	8002164 <_printf_float+0x1a4>
 80021a2:	6823      	ldr	r3, [r4, #0]
 80021a4:	055a      	lsls	r2, r3, #21
 80021a6:	d407      	bmi.n	80021b8 <_printf_float+0x1f8>
 80021a8:	6923      	ldr	r3, [r4, #16]
 80021aa:	4642      	mov	r2, r8
 80021ac:	4631      	mov	r1, r6
 80021ae:	4628      	mov	r0, r5
 80021b0:	47b8      	blx	r7
 80021b2:	3001      	adds	r0, #1
 80021b4:	d12c      	bne.n	8002210 <_printf_float+0x250>
 80021b6:	e764      	b.n	8002082 <_printf_float+0xc2>
 80021b8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80021bc:	f240 80e0 	bls.w	8002380 <_printf_float+0x3c0>
 80021c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80021c4:	2200      	movs	r2, #0
 80021c6:	2300      	movs	r3, #0
 80021c8:	f7fe fc86 	bl	8000ad8 <__aeabi_dcmpeq>
 80021cc:	2800      	cmp	r0, #0
 80021ce:	d034      	beq.n	800223a <_printf_float+0x27a>
 80021d0:	4a37      	ldr	r2, [pc, #220]	; (80022b0 <_printf_float+0x2f0>)
 80021d2:	2301      	movs	r3, #1
 80021d4:	4631      	mov	r1, r6
 80021d6:	4628      	mov	r0, r5
 80021d8:	47b8      	blx	r7
 80021da:	3001      	adds	r0, #1
 80021dc:	f43f af51 	beq.w	8002082 <_printf_float+0xc2>
 80021e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80021e4:	429a      	cmp	r2, r3
 80021e6:	db02      	blt.n	80021ee <_printf_float+0x22e>
 80021e8:	6823      	ldr	r3, [r4, #0]
 80021ea:	07d8      	lsls	r0, r3, #31
 80021ec:	d510      	bpl.n	8002210 <_printf_float+0x250>
 80021ee:	ee18 3a10 	vmov	r3, s16
 80021f2:	4652      	mov	r2, sl
 80021f4:	4631      	mov	r1, r6
 80021f6:	4628      	mov	r0, r5
 80021f8:	47b8      	blx	r7
 80021fa:	3001      	adds	r0, #1
 80021fc:	f43f af41 	beq.w	8002082 <_printf_float+0xc2>
 8002200:	f04f 0800 	mov.w	r8, #0
 8002204:	f104 091a 	add.w	r9, r4, #26
 8002208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800220a:	3b01      	subs	r3, #1
 800220c:	4543      	cmp	r3, r8
 800220e:	dc09      	bgt.n	8002224 <_printf_float+0x264>
 8002210:	6823      	ldr	r3, [r4, #0]
 8002212:	079b      	lsls	r3, r3, #30
 8002214:	f100 8105 	bmi.w	8002422 <_printf_float+0x462>
 8002218:	68e0      	ldr	r0, [r4, #12]
 800221a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800221c:	4298      	cmp	r0, r3
 800221e:	bfb8      	it	lt
 8002220:	4618      	movlt	r0, r3
 8002222:	e730      	b.n	8002086 <_printf_float+0xc6>
 8002224:	2301      	movs	r3, #1
 8002226:	464a      	mov	r2, r9
 8002228:	4631      	mov	r1, r6
 800222a:	4628      	mov	r0, r5
 800222c:	47b8      	blx	r7
 800222e:	3001      	adds	r0, #1
 8002230:	f43f af27 	beq.w	8002082 <_printf_float+0xc2>
 8002234:	f108 0801 	add.w	r8, r8, #1
 8002238:	e7e6      	b.n	8002208 <_printf_float+0x248>
 800223a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800223c:	2b00      	cmp	r3, #0
 800223e:	dc39      	bgt.n	80022b4 <_printf_float+0x2f4>
 8002240:	4a1b      	ldr	r2, [pc, #108]	; (80022b0 <_printf_float+0x2f0>)
 8002242:	2301      	movs	r3, #1
 8002244:	4631      	mov	r1, r6
 8002246:	4628      	mov	r0, r5
 8002248:	47b8      	blx	r7
 800224a:	3001      	adds	r0, #1
 800224c:	f43f af19 	beq.w	8002082 <_printf_float+0xc2>
 8002250:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002254:	4313      	orrs	r3, r2
 8002256:	d102      	bne.n	800225e <_printf_float+0x29e>
 8002258:	6823      	ldr	r3, [r4, #0]
 800225a:	07d9      	lsls	r1, r3, #31
 800225c:	d5d8      	bpl.n	8002210 <_printf_float+0x250>
 800225e:	ee18 3a10 	vmov	r3, s16
 8002262:	4652      	mov	r2, sl
 8002264:	4631      	mov	r1, r6
 8002266:	4628      	mov	r0, r5
 8002268:	47b8      	blx	r7
 800226a:	3001      	adds	r0, #1
 800226c:	f43f af09 	beq.w	8002082 <_printf_float+0xc2>
 8002270:	f04f 0900 	mov.w	r9, #0
 8002274:	f104 0a1a 	add.w	sl, r4, #26
 8002278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800227a:	425b      	negs	r3, r3
 800227c:	454b      	cmp	r3, r9
 800227e:	dc01      	bgt.n	8002284 <_printf_float+0x2c4>
 8002280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002282:	e792      	b.n	80021aa <_printf_float+0x1ea>
 8002284:	2301      	movs	r3, #1
 8002286:	4652      	mov	r2, sl
 8002288:	4631      	mov	r1, r6
 800228a:	4628      	mov	r0, r5
 800228c:	47b8      	blx	r7
 800228e:	3001      	adds	r0, #1
 8002290:	f43f aef7 	beq.w	8002082 <_printf_float+0xc2>
 8002294:	f109 0901 	add.w	r9, r9, #1
 8002298:	e7ee      	b.n	8002278 <_printf_float+0x2b8>
 800229a:	bf00      	nop
 800229c:	7fefffff 	.word	0x7fefffff
 80022a0:	080048e0 	.word	0x080048e0
 80022a4:	080048e4 	.word	0x080048e4
 80022a8:	080048ec 	.word	0x080048ec
 80022ac:	080048e8 	.word	0x080048e8
 80022b0:	080048f0 	.word	0x080048f0
 80022b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80022b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80022b8:	429a      	cmp	r2, r3
 80022ba:	bfa8      	it	ge
 80022bc:	461a      	movge	r2, r3
 80022be:	2a00      	cmp	r2, #0
 80022c0:	4691      	mov	r9, r2
 80022c2:	dc37      	bgt.n	8002334 <_printf_float+0x374>
 80022c4:	f04f 0b00 	mov.w	fp, #0
 80022c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80022cc:	f104 021a 	add.w	r2, r4, #26
 80022d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80022d2:	9305      	str	r3, [sp, #20]
 80022d4:	eba3 0309 	sub.w	r3, r3, r9
 80022d8:	455b      	cmp	r3, fp
 80022da:	dc33      	bgt.n	8002344 <_printf_float+0x384>
 80022dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80022e0:	429a      	cmp	r2, r3
 80022e2:	db3b      	blt.n	800235c <_printf_float+0x39c>
 80022e4:	6823      	ldr	r3, [r4, #0]
 80022e6:	07da      	lsls	r2, r3, #31
 80022e8:	d438      	bmi.n	800235c <_printf_float+0x39c>
 80022ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80022ec:	9a05      	ldr	r2, [sp, #20]
 80022ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80022f0:	1a9a      	subs	r2, r3, r2
 80022f2:	eba3 0901 	sub.w	r9, r3, r1
 80022f6:	4591      	cmp	r9, r2
 80022f8:	bfa8      	it	ge
 80022fa:	4691      	movge	r9, r2
 80022fc:	f1b9 0f00 	cmp.w	r9, #0
 8002300:	dc35      	bgt.n	800236e <_printf_float+0x3ae>
 8002302:	f04f 0800 	mov.w	r8, #0
 8002306:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800230a:	f104 0a1a 	add.w	sl, r4, #26
 800230e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002312:	1a9b      	subs	r3, r3, r2
 8002314:	eba3 0309 	sub.w	r3, r3, r9
 8002318:	4543      	cmp	r3, r8
 800231a:	f77f af79 	ble.w	8002210 <_printf_float+0x250>
 800231e:	2301      	movs	r3, #1
 8002320:	4652      	mov	r2, sl
 8002322:	4631      	mov	r1, r6
 8002324:	4628      	mov	r0, r5
 8002326:	47b8      	blx	r7
 8002328:	3001      	adds	r0, #1
 800232a:	f43f aeaa 	beq.w	8002082 <_printf_float+0xc2>
 800232e:	f108 0801 	add.w	r8, r8, #1
 8002332:	e7ec      	b.n	800230e <_printf_float+0x34e>
 8002334:	4613      	mov	r3, r2
 8002336:	4631      	mov	r1, r6
 8002338:	4642      	mov	r2, r8
 800233a:	4628      	mov	r0, r5
 800233c:	47b8      	blx	r7
 800233e:	3001      	adds	r0, #1
 8002340:	d1c0      	bne.n	80022c4 <_printf_float+0x304>
 8002342:	e69e      	b.n	8002082 <_printf_float+0xc2>
 8002344:	2301      	movs	r3, #1
 8002346:	4631      	mov	r1, r6
 8002348:	4628      	mov	r0, r5
 800234a:	9205      	str	r2, [sp, #20]
 800234c:	47b8      	blx	r7
 800234e:	3001      	adds	r0, #1
 8002350:	f43f ae97 	beq.w	8002082 <_printf_float+0xc2>
 8002354:	9a05      	ldr	r2, [sp, #20]
 8002356:	f10b 0b01 	add.w	fp, fp, #1
 800235a:	e7b9      	b.n	80022d0 <_printf_float+0x310>
 800235c:	ee18 3a10 	vmov	r3, s16
 8002360:	4652      	mov	r2, sl
 8002362:	4631      	mov	r1, r6
 8002364:	4628      	mov	r0, r5
 8002366:	47b8      	blx	r7
 8002368:	3001      	adds	r0, #1
 800236a:	d1be      	bne.n	80022ea <_printf_float+0x32a>
 800236c:	e689      	b.n	8002082 <_printf_float+0xc2>
 800236e:	9a05      	ldr	r2, [sp, #20]
 8002370:	464b      	mov	r3, r9
 8002372:	4442      	add	r2, r8
 8002374:	4631      	mov	r1, r6
 8002376:	4628      	mov	r0, r5
 8002378:	47b8      	blx	r7
 800237a:	3001      	adds	r0, #1
 800237c:	d1c1      	bne.n	8002302 <_printf_float+0x342>
 800237e:	e680      	b.n	8002082 <_printf_float+0xc2>
 8002380:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002382:	2a01      	cmp	r2, #1
 8002384:	dc01      	bgt.n	800238a <_printf_float+0x3ca>
 8002386:	07db      	lsls	r3, r3, #31
 8002388:	d538      	bpl.n	80023fc <_printf_float+0x43c>
 800238a:	2301      	movs	r3, #1
 800238c:	4642      	mov	r2, r8
 800238e:	4631      	mov	r1, r6
 8002390:	4628      	mov	r0, r5
 8002392:	47b8      	blx	r7
 8002394:	3001      	adds	r0, #1
 8002396:	f43f ae74 	beq.w	8002082 <_printf_float+0xc2>
 800239a:	ee18 3a10 	vmov	r3, s16
 800239e:	4652      	mov	r2, sl
 80023a0:	4631      	mov	r1, r6
 80023a2:	4628      	mov	r0, r5
 80023a4:	47b8      	blx	r7
 80023a6:	3001      	adds	r0, #1
 80023a8:	f43f ae6b 	beq.w	8002082 <_printf_float+0xc2>
 80023ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80023b0:	2200      	movs	r2, #0
 80023b2:	2300      	movs	r3, #0
 80023b4:	f7fe fb90 	bl	8000ad8 <__aeabi_dcmpeq>
 80023b8:	b9d8      	cbnz	r0, 80023f2 <_printf_float+0x432>
 80023ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80023bc:	f108 0201 	add.w	r2, r8, #1
 80023c0:	3b01      	subs	r3, #1
 80023c2:	4631      	mov	r1, r6
 80023c4:	4628      	mov	r0, r5
 80023c6:	47b8      	blx	r7
 80023c8:	3001      	adds	r0, #1
 80023ca:	d10e      	bne.n	80023ea <_printf_float+0x42a>
 80023cc:	e659      	b.n	8002082 <_printf_float+0xc2>
 80023ce:	2301      	movs	r3, #1
 80023d0:	4652      	mov	r2, sl
 80023d2:	4631      	mov	r1, r6
 80023d4:	4628      	mov	r0, r5
 80023d6:	47b8      	blx	r7
 80023d8:	3001      	adds	r0, #1
 80023da:	f43f ae52 	beq.w	8002082 <_printf_float+0xc2>
 80023de:	f108 0801 	add.w	r8, r8, #1
 80023e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80023e4:	3b01      	subs	r3, #1
 80023e6:	4543      	cmp	r3, r8
 80023e8:	dcf1      	bgt.n	80023ce <_printf_float+0x40e>
 80023ea:	464b      	mov	r3, r9
 80023ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80023f0:	e6dc      	b.n	80021ac <_printf_float+0x1ec>
 80023f2:	f04f 0800 	mov.w	r8, #0
 80023f6:	f104 0a1a 	add.w	sl, r4, #26
 80023fa:	e7f2      	b.n	80023e2 <_printf_float+0x422>
 80023fc:	2301      	movs	r3, #1
 80023fe:	4642      	mov	r2, r8
 8002400:	e7df      	b.n	80023c2 <_printf_float+0x402>
 8002402:	2301      	movs	r3, #1
 8002404:	464a      	mov	r2, r9
 8002406:	4631      	mov	r1, r6
 8002408:	4628      	mov	r0, r5
 800240a:	47b8      	blx	r7
 800240c:	3001      	adds	r0, #1
 800240e:	f43f ae38 	beq.w	8002082 <_printf_float+0xc2>
 8002412:	f108 0801 	add.w	r8, r8, #1
 8002416:	68e3      	ldr	r3, [r4, #12]
 8002418:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800241a:	1a5b      	subs	r3, r3, r1
 800241c:	4543      	cmp	r3, r8
 800241e:	dcf0      	bgt.n	8002402 <_printf_float+0x442>
 8002420:	e6fa      	b.n	8002218 <_printf_float+0x258>
 8002422:	f04f 0800 	mov.w	r8, #0
 8002426:	f104 0919 	add.w	r9, r4, #25
 800242a:	e7f4      	b.n	8002416 <_printf_float+0x456>

0800242c <_printf_common>:
 800242c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002430:	4616      	mov	r6, r2
 8002432:	4699      	mov	r9, r3
 8002434:	688a      	ldr	r2, [r1, #8]
 8002436:	690b      	ldr	r3, [r1, #16]
 8002438:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800243c:	4293      	cmp	r3, r2
 800243e:	bfb8      	it	lt
 8002440:	4613      	movlt	r3, r2
 8002442:	6033      	str	r3, [r6, #0]
 8002444:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002448:	4607      	mov	r7, r0
 800244a:	460c      	mov	r4, r1
 800244c:	b10a      	cbz	r2, 8002452 <_printf_common+0x26>
 800244e:	3301      	adds	r3, #1
 8002450:	6033      	str	r3, [r6, #0]
 8002452:	6823      	ldr	r3, [r4, #0]
 8002454:	0699      	lsls	r1, r3, #26
 8002456:	bf42      	ittt	mi
 8002458:	6833      	ldrmi	r3, [r6, #0]
 800245a:	3302      	addmi	r3, #2
 800245c:	6033      	strmi	r3, [r6, #0]
 800245e:	6825      	ldr	r5, [r4, #0]
 8002460:	f015 0506 	ands.w	r5, r5, #6
 8002464:	d106      	bne.n	8002474 <_printf_common+0x48>
 8002466:	f104 0a19 	add.w	sl, r4, #25
 800246a:	68e3      	ldr	r3, [r4, #12]
 800246c:	6832      	ldr	r2, [r6, #0]
 800246e:	1a9b      	subs	r3, r3, r2
 8002470:	42ab      	cmp	r3, r5
 8002472:	dc26      	bgt.n	80024c2 <_printf_common+0x96>
 8002474:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002478:	1e13      	subs	r3, r2, #0
 800247a:	6822      	ldr	r2, [r4, #0]
 800247c:	bf18      	it	ne
 800247e:	2301      	movne	r3, #1
 8002480:	0692      	lsls	r2, r2, #26
 8002482:	d42b      	bmi.n	80024dc <_printf_common+0xb0>
 8002484:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002488:	4649      	mov	r1, r9
 800248a:	4638      	mov	r0, r7
 800248c:	47c0      	blx	r8
 800248e:	3001      	adds	r0, #1
 8002490:	d01e      	beq.n	80024d0 <_printf_common+0xa4>
 8002492:	6823      	ldr	r3, [r4, #0]
 8002494:	68e5      	ldr	r5, [r4, #12]
 8002496:	6832      	ldr	r2, [r6, #0]
 8002498:	f003 0306 	and.w	r3, r3, #6
 800249c:	2b04      	cmp	r3, #4
 800249e:	bf08      	it	eq
 80024a0:	1aad      	subeq	r5, r5, r2
 80024a2:	68a3      	ldr	r3, [r4, #8]
 80024a4:	6922      	ldr	r2, [r4, #16]
 80024a6:	bf0c      	ite	eq
 80024a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80024ac:	2500      	movne	r5, #0
 80024ae:	4293      	cmp	r3, r2
 80024b0:	bfc4      	itt	gt
 80024b2:	1a9b      	subgt	r3, r3, r2
 80024b4:	18ed      	addgt	r5, r5, r3
 80024b6:	2600      	movs	r6, #0
 80024b8:	341a      	adds	r4, #26
 80024ba:	42b5      	cmp	r5, r6
 80024bc:	d11a      	bne.n	80024f4 <_printf_common+0xc8>
 80024be:	2000      	movs	r0, #0
 80024c0:	e008      	b.n	80024d4 <_printf_common+0xa8>
 80024c2:	2301      	movs	r3, #1
 80024c4:	4652      	mov	r2, sl
 80024c6:	4649      	mov	r1, r9
 80024c8:	4638      	mov	r0, r7
 80024ca:	47c0      	blx	r8
 80024cc:	3001      	adds	r0, #1
 80024ce:	d103      	bne.n	80024d8 <_printf_common+0xac>
 80024d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024d8:	3501      	adds	r5, #1
 80024da:	e7c6      	b.n	800246a <_printf_common+0x3e>
 80024dc:	18e1      	adds	r1, r4, r3
 80024de:	1c5a      	adds	r2, r3, #1
 80024e0:	2030      	movs	r0, #48	; 0x30
 80024e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80024e6:	4422      	add	r2, r4
 80024e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80024ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80024f0:	3302      	adds	r3, #2
 80024f2:	e7c7      	b.n	8002484 <_printf_common+0x58>
 80024f4:	2301      	movs	r3, #1
 80024f6:	4622      	mov	r2, r4
 80024f8:	4649      	mov	r1, r9
 80024fa:	4638      	mov	r0, r7
 80024fc:	47c0      	blx	r8
 80024fe:	3001      	adds	r0, #1
 8002500:	d0e6      	beq.n	80024d0 <_printf_common+0xa4>
 8002502:	3601      	adds	r6, #1
 8002504:	e7d9      	b.n	80024ba <_printf_common+0x8e>
	...

08002508 <_printf_i>:
 8002508:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800250c:	7e0f      	ldrb	r7, [r1, #24]
 800250e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002510:	2f78      	cmp	r7, #120	; 0x78
 8002512:	4691      	mov	r9, r2
 8002514:	4680      	mov	r8, r0
 8002516:	460c      	mov	r4, r1
 8002518:	469a      	mov	sl, r3
 800251a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800251e:	d807      	bhi.n	8002530 <_printf_i+0x28>
 8002520:	2f62      	cmp	r7, #98	; 0x62
 8002522:	d80a      	bhi.n	800253a <_printf_i+0x32>
 8002524:	2f00      	cmp	r7, #0
 8002526:	f000 80d8 	beq.w	80026da <_printf_i+0x1d2>
 800252a:	2f58      	cmp	r7, #88	; 0x58
 800252c:	f000 80a3 	beq.w	8002676 <_printf_i+0x16e>
 8002530:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002534:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002538:	e03a      	b.n	80025b0 <_printf_i+0xa8>
 800253a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800253e:	2b15      	cmp	r3, #21
 8002540:	d8f6      	bhi.n	8002530 <_printf_i+0x28>
 8002542:	a101      	add	r1, pc, #4	; (adr r1, 8002548 <_printf_i+0x40>)
 8002544:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002548:	080025a1 	.word	0x080025a1
 800254c:	080025b5 	.word	0x080025b5
 8002550:	08002531 	.word	0x08002531
 8002554:	08002531 	.word	0x08002531
 8002558:	08002531 	.word	0x08002531
 800255c:	08002531 	.word	0x08002531
 8002560:	080025b5 	.word	0x080025b5
 8002564:	08002531 	.word	0x08002531
 8002568:	08002531 	.word	0x08002531
 800256c:	08002531 	.word	0x08002531
 8002570:	08002531 	.word	0x08002531
 8002574:	080026c1 	.word	0x080026c1
 8002578:	080025e5 	.word	0x080025e5
 800257c:	080026a3 	.word	0x080026a3
 8002580:	08002531 	.word	0x08002531
 8002584:	08002531 	.word	0x08002531
 8002588:	080026e3 	.word	0x080026e3
 800258c:	08002531 	.word	0x08002531
 8002590:	080025e5 	.word	0x080025e5
 8002594:	08002531 	.word	0x08002531
 8002598:	08002531 	.word	0x08002531
 800259c:	080026ab 	.word	0x080026ab
 80025a0:	682b      	ldr	r3, [r5, #0]
 80025a2:	1d1a      	adds	r2, r3, #4
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	602a      	str	r2, [r5, #0]
 80025a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80025ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80025b0:	2301      	movs	r3, #1
 80025b2:	e0a3      	b.n	80026fc <_printf_i+0x1f4>
 80025b4:	6820      	ldr	r0, [r4, #0]
 80025b6:	6829      	ldr	r1, [r5, #0]
 80025b8:	0606      	lsls	r6, r0, #24
 80025ba:	f101 0304 	add.w	r3, r1, #4
 80025be:	d50a      	bpl.n	80025d6 <_printf_i+0xce>
 80025c0:	680e      	ldr	r6, [r1, #0]
 80025c2:	602b      	str	r3, [r5, #0]
 80025c4:	2e00      	cmp	r6, #0
 80025c6:	da03      	bge.n	80025d0 <_printf_i+0xc8>
 80025c8:	232d      	movs	r3, #45	; 0x2d
 80025ca:	4276      	negs	r6, r6
 80025cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80025d0:	485e      	ldr	r0, [pc, #376]	; (800274c <_printf_i+0x244>)
 80025d2:	230a      	movs	r3, #10
 80025d4:	e019      	b.n	800260a <_printf_i+0x102>
 80025d6:	680e      	ldr	r6, [r1, #0]
 80025d8:	602b      	str	r3, [r5, #0]
 80025da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80025de:	bf18      	it	ne
 80025e0:	b236      	sxthne	r6, r6
 80025e2:	e7ef      	b.n	80025c4 <_printf_i+0xbc>
 80025e4:	682b      	ldr	r3, [r5, #0]
 80025e6:	6820      	ldr	r0, [r4, #0]
 80025e8:	1d19      	adds	r1, r3, #4
 80025ea:	6029      	str	r1, [r5, #0]
 80025ec:	0601      	lsls	r1, r0, #24
 80025ee:	d501      	bpl.n	80025f4 <_printf_i+0xec>
 80025f0:	681e      	ldr	r6, [r3, #0]
 80025f2:	e002      	b.n	80025fa <_printf_i+0xf2>
 80025f4:	0646      	lsls	r6, r0, #25
 80025f6:	d5fb      	bpl.n	80025f0 <_printf_i+0xe8>
 80025f8:	881e      	ldrh	r6, [r3, #0]
 80025fa:	4854      	ldr	r0, [pc, #336]	; (800274c <_printf_i+0x244>)
 80025fc:	2f6f      	cmp	r7, #111	; 0x6f
 80025fe:	bf0c      	ite	eq
 8002600:	2308      	moveq	r3, #8
 8002602:	230a      	movne	r3, #10
 8002604:	2100      	movs	r1, #0
 8002606:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800260a:	6865      	ldr	r5, [r4, #4]
 800260c:	60a5      	str	r5, [r4, #8]
 800260e:	2d00      	cmp	r5, #0
 8002610:	bfa2      	ittt	ge
 8002612:	6821      	ldrge	r1, [r4, #0]
 8002614:	f021 0104 	bicge.w	r1, r1, #4
 8002618:	6021      	strge	r1, [r4, #0]
 800261a:	b90e      	cbnz	r6, 8002620 <_printf_i+0x118>
 800261c:	2d00      	cmp	r5, #0
 800261e:	d04d      	beq.n	80026bc <_printf_i+0x1b4>
 8002620:	4615      	mov	r5, r2
 8002622:	fbb6 f1f3 	udiv	r1, r6, r3
 8002626:	fb03 6711 	mls	r7, r3, r1, r6
 800262a:	5dc7      	ldrb	r7, [r0, r7]
 800262c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002630:	4637      	mov	r7, r6
 8002632:	42bb      	cmp	r3, r7
 8002634:	460e      	mov	r6, r1
 8002636:	d9f4      	bls.n	8002622 <_printf_i+0x11a>
 8002638:	2b08      	cmp	r3, #8
 800263a:	d10b      	bne.n	8002654 <_printf_i+0x14c>
 800263c:	6823      	ldr	r3, [r4, #0]
 800263e:	07de      	lsls	r6, r3, #31
 8002640:	d508      	bpl.n	8002654 <_printf_i+0x14c>
 8002642:	6923      	ldr	r3, [r4, #16]
 8002644:	6861      	ldr	r1, [r4, #4]
 8002646:	4299      	cmp	r1, r3
 8002648:	bfde      	ittt	le
 800264a:	2330      	movle	r3, #48	; 0x30
 800264c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002650:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002654:	1b52      	subs	r2, r2, r5
 8002656:	6122      	str	r2, [r4, #16]
 8002658:	f8cd a000 	str.w	sl, [sp]
 800265c:	464b      	mov	r3, r9
 800265e:	aa03      	add	r2, sp, #12
 8002660:	4621      	mov	r1, r4
 8002662:	4640      	mov	r0, r8
 8002664:	f7ff fee2 	bl	800242c <_printf_common>
 8002668:	3001      	adds	r0, #1
 800266a:	d14c      	bne.n	8002706 <_printf_i+0x1fe>
 800266c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002670:	b004      	add	sp, #16
 8002672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002676:	4835      	ldr	r0, [pc, #212]	; (800274c <_printf_i+0x244>)
 8002678:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800267c:	6829      	ldr	r1, [r5, #0]
 800267e:	6823      	ldr	r3, [r4, #0]
 8002680:	f851 6b04 	ldr.w	r6, [r1], #4
 8002684:	6029      	str	r1, [r5, #0]
 8002686:	061d      	lsls	r5, r3, #24
 8002688:	d514      	bpl.n	80026b4 <_printf_i+0x1ac>
 800268a:	07df      	lsls	r7, r3, #31
 800268c:	bf44      	itt	mi
 800268e:	f043 0320 	orrmi.w	r3, r3, #32
 8002692:	6023      	strmi	r3, [r4, #0]
 8002694:	b91e      	cbnz	r6, 800269e <_printf_i+0x196>
 8002696:	6823      	ldr	r3, [r4, #0]
 8002698:	f023 0320 	bic.w	r3, r3, #32
 800269c:	6023      	str	r3, [r4, #0]
 800269e:	2310      	movs	r3, #16
 80026a0:	e7b0      	b.n	8002604 <_printf_i+0xfc>
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	f043 0320 	orr.w	r3, r3, #32
 80026a8:	6023      	str	r3, [r4, #0]
 80026aa:	2378      	movs	r3, #120	; 0x78
 80026ac:	4828      	ldr	r0, [pc, #160]	; (8002750 <_printf_i+0x248>)
 80026ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80026b2:	e7e3      	b.n	800267c <_printf_i+0x174>
 80026b4:	0659      	lsls	r1, r3, #25
 80026b6:	bf48      	it	mi
 80026b8:	b2b6      	uxthmi	r6, r6
 80026ba:	e7e6      	b.n	800268a <_printf_i+0x182>
 80026bc:	4615      	mov	r5, r2
 80026be:	e7bb      	b.n	8002638 <_printf_i+0x130>
 80026c0:	682b      	ldr	r3, [r5, #0]
 80026c2:	6826      	ldr	r6, [r4, #0]
 80026c4:	6961      	ldr	r1, [r4, #20]
 80026c6:	1d18      	adds	r0, r3, #4
 80026c8:	6028      	str	r0, [r5, #0]
 80026ca:	0635      	lsls	r5, r6, #24
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	d501      	bpl.n	80026d4 <_printf_i+0x1cc>
 80026d0:	6019      	str	r1, [r3, #0]
 80026d2:	e002      	b.n	80026da <_printf_i+0x1d2>
 80026d4:	0670      	lsls	r0, r6, #25
 80026d6:	d5fb      	bpl.n	80026d0 <_printf_i+0x1c8>
 80026d8:	8019      	strh	r1, [r3, #0]
 80026da:	2300      	movs	r3, #0
 80026dc:	6123      	str	r3, [r4, #16]
 80026de:	4615      	mov	r5, r2
 80026e0:	e7ba      	b.n	8002658 <_printf_i+0x150>
 80026e2:	682b      	ldr	r3, [r5, #0]
 80026e4:	1d1a      	adds	r2, r3, #4
 80026e6:	602a      	str	r2, [r5, #0]
 80026e8:	681d      	ldr	r5, [r3, #0]
 80026ea:	6862      	ldr	r2, [r4, #4]
 80026ec:	2100      	movs	r1, #0
 80026ee:	4628      	mov	r0, r5
 80026f0:	f7fd fd7e 	bl	80001f0 <memchr>
 80026f4:	b108      	cbz	r0, 80026fa <_printf_i+0x1f2>
 80026f6:	1b40      	subs	r0, r0, r5
 80026f8:	6060      	str	r0, [r4, #4]
 80026fa:	6863      	ldr	r3, [r4, #4]
 80026fc:	6123      	str	r3, [r4, #16]
 80026fe:	2300      	movs	r3, #0
 8002700:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002704:	e7a8      	b.n	8002658 <_printf_i+0x150>
 8002706:	6923      	ldr	r3, [r4, #16]
 8002708:	462a      	mov	r2, r5
 800270a:	4649      	mov	r1, r9
 800270c:	4640      	mov	r0, r8
 800270e:	47d0      	blx	sl
 8002710:	3001      	adds	r0, #1
 8002712:	d0ab      	beq.n	800266c <_printf_i+0x164>
 8002714:	6823      	ldr	r3, [r4, #0]
 8002716:	079b      	lsls	r3, r3, #30
 8002718:	d413      	bmi.n	8002742 <_printf_i+0x23a>
 800271a:	68e0      	ldr	r0, [r4, #12]
 800271c:	9b03      	ldr	r3, [sp, #12]
 800271e:	4298      	cmp	r0, r3
 8002720:	bfb8      	it	lt
 8002722:	4618      	movlt	r0, r3
 8002724:	e7a4      	b.n	8002670 <_printf_i+0x168>
 8002726:	2301      	movs	r3, #1
 8002728:	4632      	mov	r2, r6
 800272a:	4649      	mov	r1, r9
 800272c:	4640      	mov	r0, r8
 800272e:	47d0      	blx	sl
 8002730:	3001      	adds	r0, #1
 8002732:	d09b      	beq.n	800266c <_printf_i+0x164>
 8002734:	3501      	adds	r5, #1
 8002736:	68e3      	ldr	r3, [r4, #12]
 8002738:	9903      	ldr	r1, [sp, #12]
 800273a:	1a5b      	subs	r3, r3, r1
 800273c:	42ab      	cmp	r3, r5
 800273e:	dcf2      	bgt.n	8002726 <_printf_i+0x21e>
 8002740:	e7eb      	b.n	800271a <_printf_i+0x212>
 8002742:	2500      	movs	r5, #0
 8002744:	f104 0619 	add.w	r6, r4, #25
 8002748:	e7f5      	b.n	8002736 <_printf_i+0x22e>
 800274a:	bf00      	nop
 800274c:	080048f2 	.word	0x080048f2
 8002750:	08004903 	.word	0x08004903

08002754 <quorem>:
 8002754:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002758:	6903      	ldr	r3, [r0, #16]
 800275a:	690c      	ldr	r4, [r1, #16]
 800275c:	42a3      	cmp	r3, r4
 800275e:	4607      	mov	r7, r0
 8002760:	f2c0 8081 	blt.w	8002866 <quorem+0x112>
 8002764:	3c01      	subs	r4, #1
 8002766:	f101 0814 	add.w	r8, r1, #20
 800276a:	f100 0514 	add.w	r5, r0, #20
 800276e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002772:	9301      	str	r3, [sp, #4]
 8002774:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002778:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800277c:	3301      	adds	r3, #1
 800277e:	429a      	cmp	r2, r3
 8002780:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8002784:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002788:	fbb2 f6f3 	udiv	r6, r2, r3
 800278c:	d331      	bcc.n	80027f2 <quorem+0x9e>
 800278e:	f04f 0e00 	mov.w	lr, #0
 8002792:	4640      	mov	r0, r8
 8002794:	46ac      	mov	ip, r5
 8002796:	46f2      	mov	sl, lr
 8002798:	f850 2b04 	ldr.w	r2, [r0], #4
 800279c:	b293      	uxth	r3, r2
 800279e:	fb06 e303 	mla	r3, r6, r3, lr
 80027a2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	ebaa 0303 	sub.w	r3, sl, r3
 80027ac:	f8dc a000 	ldr.w	sl, [ip]
 80027b0:	0c12      	lsrs	r2, r2, #16
 80027b2:	fa13 f38a 	uxtah	r3, r3, sl
 80027b6:	fb06 e202 	mla	r2, r6, r2, lr
 80027ba:	9300      	str	r3, [sp, #0]
 80027bc:	9b00      	ldr	r3, [sp, #0]
 80027be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80027c2:	b292      	uxth	r2, r2
 80027c4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80027c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80027cc:	f8bd 3000 	ldrh.w	r3, [sp]
 80027d0:	4581      	cmp	r9, r0
 80027d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80027d6:	f84c 3b04 	str.w	r3, [ip], #4
 80027da:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80027de:	d2db      	bcs.n	8002798 <quorem+0x44>
 80027e0:	f855 300b 	ldr.w	r3, [r5, fp]
 80027e4:	b92b      	cbnz	r3, 80027f2 <quorem+0x9e>
 80027e6:	9b01      	ldr	r3, [sp, #4]
 80027e8:	3b04      	subs	r3, #4
 80027ea:	429d      	cmp	r5, r3
 80027ec:	461a      	mov	r2, r3
 80027ee:	d32e      	bcc.n	800284e <quorem+0xfa>
 80027f0:	613c      	str	r4, [r7, #16]
 80027f2:	4638      	mov	r0, r7
 80027f4:	f001 f8c6 	bl	8003984 <__mcmp>
 80027f8:	2800      	cmp	r0, #0
 80027fa:	db24      	blt.n	8002846 <quorem+0xf2>
 80027fc:	3601      	adds	r6, #1
 80027fe:	4628      	mov	r0, r5
 8002800:	f04f 0c00 	mov.w	ip, #0
 8002804:	f858 2b04 	ldr.w	r2, [r8], #4
 8002808:	f8d0 e000 	ldr.w	lr, [r0]
 800280c:	b293      	uxth	r3, r2
 800280e:	ebac 0303 	sub.w	r3, ip, r3
 8002812:	0c12      	lsrs	r2, r2, #16
 8002814:	fa13 f38e 	uxtah	r3, r3, lr
 8002818:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800281c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8002820:	b29b      	uxth	r3, r3
 8002822:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002826:	45c1      	cmp	r9, r8
 8002828:	f840 3b04 	str.w	r3, [r0], #4
 800282c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8002830:	d2e8      	bcs.n	8002804 <quorem+0xb0>
 8002832:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002836:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800283a:	b922      	cbnz	r2, 8002846 <quorem+0xf2>
 800283c:	3b04      	subs	r3, #4
 800283e:	429d      	cmp	r5, r3
 8002840:	461a      	mov	r2, r3
 8002842:	d30a      	bcc.n	800285a <quorem+0x106>
 8002844:	613c      	str	r4, [r7, #16]
 8002846:	4630      	mov	r0, r6
 8002848:	b003      	add	sp, #12
 800284a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800284e:	6812      	ldr	r2, [r2, #0]
 8002850:	3b04      	subs	r3, #4
 8002852:	2a00      	cmp	r2, #0
 8002854:	d1cc      	bne.n	80027f0 <quorem+0x9c>
 8002856:	3c01      	subs	r4, #1
 8002858:	e7c7      	b.n	80027ea <quorem+0x96>
 800285a:	6812      	ldr	r2, [r2, #0]
 800285c:	3b04      	subs	r3, #4
 800285e:	2a00      	cmp	r2, #0
 8002860:	d1f0      	bne.n	8002844 <quorem+0xf0>
 8002862:	3c01      	subs	r4, #1
 8002864:	e7eb      	b.n	800283e <quorem+0xea>
 8002866:	2000      	movs	r0, #0
 8002868:	e7ee      	b.n	8002848 <quorem+0xf4>
 800286a:	0000      	movs	r0, r0
 800286c:	0000      	movs	r0, r0
	...

08002870 <_dtoa_r>:
 8002870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002874:	ed2d 8b04 	vpush	{d8-d9}
 8002878:	ec57 6b10 	vmov	r6, r7, d0
 800287c:	b093      	sub	sp, #76	; 0x4c
 800287e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8002880:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8002884:	9106      	str	r1, [sp, #24]
 8002886:	ee10 aa10 	vmov	sl, s0
 800288a:	4604      	mov	r4, r0
 800288c:	9209      	str	r2, [sp, #36]	; 0x24
 800288e:	930c      	str	r3, [sp, #48]	; 0x30
 8002890:	46bb      	mov	fp, r7
 8002892:	b975      	cbnz	r5, 80028b2 <_dtoa_r+0x42>
 8002894:	2010      	movs	r0, #16
 8002896:	f000 fddd 	bl	8003454 <malloc>
 800289a:	4602      	mov	r2, r0
 800289c:	6260      	str	r0, [r4, #36]	; 0x24
 800289e:	b920      	cbnz	r0, 80028aa <_dtoa_r+0x3a>
 80028a0:	4ba7      	ldr	r3, [pc, #668]	; (8002b40 <_dtoa_r+0x2d0>)
 80028a2:	21ea      	movs	r1, #234	; 0xea
 80028a4:	48a7      	ldr	r0, [pc, #668]	; (8002b44 <_dtoa_r+0x2d4>)
 80028a6:	f001 fa75 	bl	8003d94 <__assert_func>
 80028aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80028ae:	6005      	str	r5, [r0, #0]
 80028b0:	60c5      	str	r5, [r0, #12]
 80028b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028b4:	6819      	ldr	r1, [r3, #0]
 80028b6:	b151      	cbz	r1, 80028ce <_dtoa_r+0x5e>
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	604a      	str	r2, [r1, #4]
 80028bc:	2301      	movs	r3, #1
 80028be:	4093      	lsls	r3, r2
 80028c0:	608b      	str	r3, [r1, #8]
 80028c2:	4620      	mov	r0, r4
 80028c4:	f000 fe1c 	bl	8003500 <_Bfree>
 80028c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028ca:	2200      	movs	r2, #0
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	1e3b      	subs	r3, r7, #0
 80028d0:	bfaa      	itet	ge
 80028d2:	2300      	movge	r3, #0
 80028d4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80028d8:	f8c8 3000 	strge.w	r3, [r8]
 80028dc:	4b9a      	ldr	r3, [pc, #616]	; (8002b48 <_dtoa_r+0x2d8>)
 80028de:	bfbc      	itt	lt
 80028e0:	2201      	movlt	r2, #1
 80028e2:	f8c8 2000 	strlt.w	r2, [r8]
 80028e6:	ea33 030b 	bics.w	r3, r3, fp
 80028ea:	d11b      	bne.n	8002924 <_dtoa_r+0xb4>
 80028ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80028ee:	f242 730f 	movw	r3, #9999	; 0x270f
 80028f2:	6013      	str	r3, [r2, #0]
 80028f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80028f8:	4333      	orrs	r3, r6
 80028fa:	f000 8592 	beq.w	8003422 <_dtoa_r+0xbb2>
 80028fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002900:	b963      	cbnz	r3, 800291c <_dtoa_r+0xac>
 8002902:	4b92      	ldr	r3, [pc, #584]	; (8002b4c <_dtoa_r+0x2dc>)
 8002904:	e022      	b.n	800294c <_dtoa_r+0xdc>
 8002906:	4b92      	ldr	r3, [pc, #584]	; (8002b50 <_dtoa_r+0x2e0>)
 8002908:	9301      	str	r3, [sp, #4]
 800290a:	3308      	adds	r3, #8
 800290c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800290e:	6013      	str	r3, [r2, #0]
 8002910:	9801      	ldr	r0, [sp, #4]
 8002912:	b013      	add	sp, #76	; 0x4c
 8002914:	ecbd 8b04 	vpop	{d8-d9}
 8002918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800291c:	4b8b      	ldr	r3, [pc, #556]	; (8002b4c <_dtoa_r+0x2dc>)
 800291e:	9301      	str	r3, [sp, #4]
 8002920:	3303      	adds	r3, #3
 8002922:	e7f3      	b.n	800290c <_dtoa_r+0x9c>
 8002924:	2200      	movs	r2, #0
 8002926:	2300      	movs	r3, #0
 8002928:	4650      	mov	r0, sl
 800292a:	4659      	mov	r1, fp
 800292c:	f7fe f8d4 	bl	8000ad8 <__aeabi_dcmpeq>
 8002930:	ec4b ab19 	vmov	d9, sl, fp
 8002934:	4680      	mov	r8, r0
 8002936:	b158      	cbz	r0, 8002950 <_dtoa_r+0xe0>
 8002938:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800293a:	2301      	movs	r3, #1
 800293c:	6013      	str	r3, [r2, #0]
 800293e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 856b 	beq.w	800341c <_dtoa_r+0xbac>
 8002946:	4883      	ldr	r0, [pc, #524]	; (8002b54 <_dtoa_r+0x2e4>)
 8002948:	6018      	str	r0, [r3, #0]
 800294a:	1e43      	subs	r3, r0, #1
 800294c:	9301      	str	r3, [sp, #4]
 800294e:	e7df      	b.n	8002910 <_dtoa_r+0xa0>
 8002950:	ec4b ab10 	vmov	d0, sl, fp
 8002954:	aa10      	add	r2, sp, #64	; 0x40
 8002956:	a911      	add	r1, sp, #68	; 0x44
 8002958:	4620      	mov	r0, r4
 800295a:	f001 f8b9 	bl	8003ad0 <__d2b>
 800295e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8002962:	ee08 0a10 	vmov	s16, r0
 8002966:	2d00      	cmp	r5, #0
 8002968:	f000 8084 	beq.w	8002a74 <_dtoa_r+0x204>
 800296c:	ee19 3a90 	vmov	r3, s19
 8002970:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002974:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8002978:	4656      	mov	r6, sl
 800297a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800297e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8002982:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8002986:	4b74      	ldr	r3, [pc, #464]	; (8002b58 <_dtoa_r+0x2e8>)
 8002988:	2200      	movs	r2, #0
 800298a:	4630      	mov	r0, r6
 800298c:	4639      	mov	r1, r7
 800298e:	f7fd fc83 	bl	8000298 <__aeabi_dsub>
 8002992:	a365      	add	r3, pc, #404	; (adr r3, 8002b28 <_dtoa_r+0x2b8>)
 8002994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002998:	f7fd fe36 	bl	8000608 <__aeabi_dmul>
 800299c:	a364      	add	r3, pc, #400	; (adr r3, 8002b30 <_dtoa_r+0x2c0>)
 800299e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a2:	f7fd fc7b 	bl	800029c <__adddf3>
 80029a6:	4606      	mov	r6, r0
 80029a8:	4628      	mov	r0, r5
 80029aa:	460f      	mov	r7, r1
 80029ac:	f7fd fdc2 	bl	8000534 <__aeabi_i2d>
 80029b0:	a361      	add	r3, pc, #388	; (adr r3, 8002b38 <_dtoa_r+0x2c8>)
 80029b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b6:	f7fd fe27 	bl	8000608 <__aeabi_dmul>
 80029ba:	4602      	mov	r2, r0
 80029bc:	460b      	mov	r3, r1
 80029be:	4630      	mov	r0, r6
 80029c0:	4639      	mov	r1, r7
 80029c2:	f7fd fc6b 	bl	800029c <__adddf3>
 80029c6:	4606      	mov	r6, r0
 80029c8:	460f      	mov	r7, r1
 80029ca:	f7fe f8cd 	bl	8000b68 <__aeabi_d2iz>
 80029ce:	2200      	movs	r2, #0
 80029d0:	9000      	str	r0, [sp, #0]
 80029d2:	2300      	movs	r3, #0
 80029d4:	4630      	mov	r0, r6
 80029d6:	4639      	mov	r1, r7
 80029d8:	f7fe f888 	bl	8000aec <__aeabi_dcmplt>
 80029dc:	b150      	cbz	r0, 80029f4 <_dtoa_r+0x184>
 80029de:	9800      	ldr	r0, [sp, #0]
 80029e0:	f7fd fda8 	bl	8000534 <__aeabi_i2d>
 80029e4:	4632      	mov	r2, r6
 80029e6:	463b      	mov	r3, r7
 80029e8:	f7fe f876 	bl	8000ad8 <__aeabi_dcmpeq>
 80029ec:	b910      	cbnz	r0, 80029f4 <_dtoa_r+0x184>
 80029ee:	9b00      	ldr	r3, [sp, #0]
 80029f0:	3b01      	subs	r3, #1
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	9b00      	ldr	r3, [sp, #0]
 80029f6:	2b16      	cmp	r3, #22
 80029f8:	d85a      	bhi.n	8002ab0 <_dtoa_r+0x240>
 80029fa:	9a00      	ldr	r2, [sp, #0]
 80029fc:	4b57      	ldr	r3, [pc, #348]	; (8002b5c <_dtoa_r+0x2ec>)
 80029fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a06:	ec51 0b19 	vmov	r0, r1, d9
 8002a0a:	f7fe f86f 	bl	8000aec <__aeabi_dcmplt>
 8002a0e:	2800      	cmp	r0, #0
 8002a10:	d050      	beq.n	8002ab4 <_dtoa_r+0x244>
 8002a12:	9b00      	ldr	r3, [sp, #0]
 8002a14:	3b01      	subs	r3, #1
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	2300      	movs	r3, #0
 8002a1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8002a1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002a1e:	1b5d      	subs	r5, r3, r5
 8002a20:	1e6b      	subs	r3, r5, #1
 8002a22:	9305      	str	r3, [sp, #20]
 8002a24:	bf45      	ittet	mi
 8002a26:	f1c5 0301 	rsbmi	r3, r5, #1
 8002a2a:	9304      	strmi	r3, [sp, #16]
 8002a2c:	2300      	movpl	r3, #0
 8002a2e:	2300      	movmi	r3, #0
 8002a30:	bf4c      	ite	mi
 8002a32:	9305      	strmi	r3, [sp, #20]
 8002a34:	9304      	strpl	r3, [sp, #16]
 8002a36:	9b00      	ldr	r3, [sp, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	db3d      	blt.n	8002ab8 <_dtoa_r+0x248>
 8002a3c:	9b05      	ldr	r3, [sp, #20]
 8002a3e:	9a00      	ldr	r2, [sp, #0]
 8002a40:	920a      	str	r2, [sp, #40]	; 0x28
 8002a42:	4413      	add	r3, r2
 8002a44:	9305      	str	r3, [sp, #20]
 8002a46:	2300      	movs	r3, #0
 8002a48:	9307      	str	r3, [sp, #28]
 8002a4a:	9b06      	ldr	r3, [sp, #24]
 8002a4c:	2b09      	cmp	r3, #9
 8002a4e:	f200 8089 	bhi.w	8002b64 <_dtoa_r+0x2f4>
 8002a52:	2b05      	cmp	r3, #5
 8002a54:	bfc4      	itt	gt
 8002a56:	3b04      	subgt	r3, #4
 8002a58:	9306      	strgt	r3, [sp, #24]
 8002a5a:	9b06      	ldr	r3, [sp, #24]
 8002a5c:	f1a3 0302 	sub.w	r3, r3, #2
 8002a60:	bfcc      	ite	gt
 8002a62:	2500      	movgt	r5, #0
 8002a64:	2501      	movle	r5, #1
 8002a66:	2b03      	cmp	r3, #3
 8002a68:	f200 8087 	bhi.w	8002b7a <_dtoa_r+0x30a>
 8002a6c:	e8df f003 	tbb	[pc, r3]
 8002a70:	59383a2d 	.word	0x59383a2d
 8002a74:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8002a78:	441d      	add	r5, r3
 8002a7a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8002a7e:	2b20      	cmp	r3, #32
 8002a80:	bfc1      	itttt	gt
 8002a82:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8002a86:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8002a8a:	fa0b f303 	lslgt.w	r3, fp, r3
 8002a8e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8002a92:	bfda      	itte	le
 8002a94:	f1c3 0320 	rsble	r3, r3, #32
 8002a98:	fa06 f003 	lslle.w	r0, r6, r3
 8002a9c:	4318      	orrgt	r0, r3
 8002a9e:	f7fd fd39 	bl	8000514 <__aeabi_ui2d>
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	4606      	mov	r6, r0
 8002aa6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8002aaa:	3d01      	subs	r5, #1
 8002aac:	930e      	str	r3, [sp, #56]	; 0x38
 8002aae:	e76a      	b.n	8002986 <_dtoa_r+0x116>
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e7b2      	b.n	8002a1a <_dtoa_r+0x1aa>
 8002ab4:	900b      	str	r0, [sp, #44]	; 0x2c
 8002ab6:	e7b1      	b.n	8002a1c <_dtoa_r+0x1ac>
 8002ab8:	9b04      	ldr	r3, [sp, #16]
 8002aba:	9a00      	ldr	r2, [sp, #0]
 8002abc:	1a9b      	subs	r3, r3, r2
 8002abe:	9304      	str	r3, [sp, #16]
 8002ac0:	4253      	negs	r3, r2
 8002ac2:	9307      	str	r3, [sp, #28]
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	930a      	str	r3, [sp, #40]	; 0x28
 8002ac8:	e7bf      	b.n	8002a4a <_dtoa_r+0x1da>
 8002aca:	2300      	movs	r3, #0
 8002acc:	9308      	str	r3, [sp, #32]
 8002ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	dc55      	bgt.n	8002b80 <_dtoa_r+0x310>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002ada:	461a      	mov	r2, r3
 8002adc:	9209      	str	r2, [sp, #36]	; 0x24
 8002ade:	e00c      	b.n	8002afa <_dtoa_r+0x28a>
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e7f3      	b.n	8002acc <_dtoa_r+0x25c>
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002ae8:	9308      	str	r3, [sp, #32]
 8002aea:	9b00      	ldr	r3, [sp, #0]
 8002aec:	4413      	add	r3, r2
 8002aee:	9302      	str	r3, [sp, #8]
 8002af0:	3301      	adds	r3, #1
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	9303      	str	r3, [sp, #12]
 8002af6:	bfb8      	it	lt
 8002af8:	2301      	movlt	r3, #1
 8002afa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002afc:	2200      	movs	r2, #0
 8002afe:	6042      	str	r2, [r0, #4]
 8002b00:	2204      	movs	r2, #4
 8002b02:	f102 0614 	add.w	r6, r2, #20
 8002b06:	429e      	cmp	r6, r3
 8002b08:	6841      	ldr	r1, [r0, #4]
 8002b0a:	d93d      	bls.n	8002b88 <_dtoa_r+0x318>
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	f000 fcb7 	bl	8003480 <_Balloc>
 8002b12:	9001      	str	r0, [sp, #4]
 8002b14:	2800      	cmp	r0, #0
 8002b16:	d13b      	bne.n	8002b90 <_dtoa_r+0x320>
 8002b18:	4b11      	ldr	r3, [pc, #68]	; (8002b60 <_dtoa_r+0x2f0>)
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8002b20:	e6c0      	b.n	80028a4 <_dtoa_r+0x34>
 8002b22:	2301      	movs	r3, #1
 8002b24:	e7df      	b.n	8002ae6 <_dtoa_r+0x276>
 8002b26:	bf00      	nop
 8002b28:	636f4361 	.word	0x636f4361
 8002b2c:	3fd287a7 	.word	0x3fd287a7
 8002b30:	8b60c8b3 	.word	0x8b60c8b3
 8002b34:	3fc68a28 	.word	0x3fc68a28
 8002b38:	509f79fb 	.word	0x509f79fb
 8002b3c:	3fd34413 	.word	0x3fd34413
 8002b40:	08004921 	.word	0x08004921
 8002b44:	08004938 	.word	0x08004938
 8002b48:	7ff00000 	.word	0x7ff00000
 8002b4c:	0800491d 	.word	0x0800491d
 8002b50:	08004914 	.word	0x08004914
 8002b54:	080048f1 	.word	0x080048f1
 8002b58:	3ff80000 	.word	0x3ff80000
 8002b5c:	08004a28 	.word	0x08004a28
 8002b60:	08004993 	.word	0x08004993
 8002b64:	2501      	movs	r5, #1
 8002b66:	2300      	movs	r3, #0
 8002b68:	9306      	str	r3, [sp, #24]
 8002b6a:	9508      	str	r5, [sp, #32]
 8002b6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b70:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002b74:	2200      	movs	r2, #0
 8002b76:	2312      	movs	r3, #18
 8002b78:	e7b0      	b.n	8002adc <_dtoa_r+0x26c>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	9308      	str	r3, [sp, #32]
 8002b7e:	e7f5      	b.n	8002b6c <_dtoa_r+0x2fc>
 8002b80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b82:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002b86:	e7b8      	b.n	8002afa <_dtoa_r+0x28a>
 8002b88:	3101      	adds	r1, #1
 8002b8a:	6041      	str	r1, [r0, #4]
 8002b8c:	0052      	lsls	r2, r2, #1
 8002b8e:	e7b8      	b.n	8002b02 <_dtoa_r+0x292>
 8002b90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b92:	9a01      	ldr	r2, [sp, #4]
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	9b03      	ldr	r3, [sp, #12]
 8002b98:	2b0e      	cmp	r3, #14
 8002b9a:	f200 809d 	bhi.w	8002cd8 <_dtoa_r+0x468>
 8002b9e:	2d00      	cmp	r5, #0
 8002ba0:	f000 809a 	beq.w	8002cd8 <_dtoa_r+0x468>
 8002ba4:	9b00      	ldr	r3, [sp, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	dd32      	ble.n	8002c10 <_dtoa_r+0x3a0>
 8002baa:	4ab7      	ldr	r2, [pc, #732]	; (8002e88 <_dtoa_r+0x618>)
 8002bac:	f003 030f 	and.w	r3, r3, #15
 8002bb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002bb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002bb8:	9b00      	ldr	r3, [sp, #0]
 8002bba:	05d8      	lsls	r0, r3, #23
 8002bbc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8002bc0:	d516      	bpl.n	8002bf0 <_dtoa_r+0x380>
 8002bc2:	4bb2      	ldr	r3, [pc, #712]	; (8002e8c <_dtoa_r+0x61c>)
 8002bc4:	ec51 0b19 	vmov	r0, r1, d9
 8002bc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002bcc:	f7fd fe46 	bl	800085c <__aeabi_ddiv>
 8002bd0:	f007 070f 	and.w	r7, r7, #15
 8002bd4:	4682      	mov	sl, r0
 8002bd6:	468b      	mov	fp, r1
 8002bd8:	2503      	movs	r5, #3
 8002bda:	4eac      	ldr	r6, [pc, #688]	; (8002e8c <_dtoa_r+0x61c>)
 8002bdc:	b957      	cbnz	r7, 8002bf4 <_dtoa_r+0x384>
 8002bde:	4642      	mov	r2, r8
 8002be0:	464b      	mov	r3, r9
 8002be2:	4650      	mov	r0, sl
 8002be4:	4659      	mov	r1, fp
 8002be6:	f7fd fe39 	bl	800085c <__aeabi_ddiv>
 8002bea:	4682      	mov	sl, r0
 8002bec:	468b      	mov	fp, r1
 8002bee:	e028      	b.n	8002c42 <_dtoa_r+0x3d2>
 8002bf0:	2502      	movs	r5, #2
 8002bf2:	e7f2      	b.n	8002bda <_dtoa_r+0x36a>
 8002bf4:	07f9      	lsls	r1, r7, #31
 8002bf6:	d508      	bpl.n	8002c0a <_dtoa_r+0x39a>
 8002bf8:	4640      	mov	r0, r8
 8002bfa:	4649      	mov	r1, r9
 8002bfc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8002c00:	f7fd fd02 	bl	8000608 <__aeabi_dmul>
 8002c04:	3501      	adds	r5, #1
 8002c06:	4680      	mov	r8, r0
 8002c08:	4689      	mov	r9, r1
 8002c0a:	107f      	asrs	r7, r7, #1
 8002c0c:	3608      	adds	r6, #8
 8002c0e:	e7e5      	b.n	8002bdc <_dtoa_r+0x36c>
 8002c10:	f000 809b 	beq.w	8002d4a <_dtoa_r+0x4da>
 8002c14:	9b00      	ldr	r3, [sp, #0]
 8002c16:	4f9d      	ldr	r7, [pc, #628]	; (8002e8c <_dtoa_r+0x61c>)
 8002c18:	425e      	negs	r6, r3
 8002c1a:	4b9b      	ldr	r3, [pc, #620]	; (8002e88 <_dtoa_r+0x618>)
 8002c1c:	f006 020f 	and.w	r2, r6, #15
 8002c20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c28:	ec51 0b19 	vmov	r0, r1, d9
 8002c2c:	f7fd fcec 	bl	8000608 <__aeabi_dmul>
 8002c30:	1136      	asrs	r6, r6, #4
 8002c32:	4682      	mov	sl, r0
 8002c34:	468b      	mov	fp, r1
 8002c36:	2300      	movs	r3, #0
 8002c38:	2502      	movs	r5, #2
 8002c3a:	2e00      	cmp	r6, #0
 8002c3c:	d17a      	bne.n	8002d34 <_dtoa_r+0x4c4>
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d1d3      	bne.n	8002bea <_dtoa_r+0x37a>
 8002c42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 8082 	beq.w	8002d4e <_dtoa_r+0x4de>
 8002c4a:	4b91      	ldr	r3, [pc, #580]	; (8002e90 <_dtoa_r+0x620>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	4650      	mov	r0, sl
 8002c50:	4659      	mov	r1, fp
 8002c52:	f7fd ff4b 	bl	8000aec <__aeabi_dcmplt>
 8002c56:	2800      	cmp	r0, #0
 8002c58:	d079      	beq.n	8002d4e <_dtoa_r+0x4de>
 8002c5a:	9b03      	ldr	r3, [sp, #12]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d076      	beq.n	8002d4e <_dtoa_r+0x4de>
 8002c60:	9b02      	ldr	r3, [sp, #8]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	dd36      	ble.n	8002cd4 <_dtoa_r+0x464>
 8002c66:	9b00      	ldr	r3, [sp, #0]
 8002c68:	4650      	mov	r0, sl
 8002c6a:	4659      	mov	r1, fp
 8002c6c:	1e5f      	subs	r7, r3, #1
 8002c6e:	2200      	movs	r2, #0
 8002c70:	4b88      	ldr	r3, [pc, #544]	; (8002e94 <_dtoa_r+0x624>)
 8002c72:	f7fd fcc9 	bl	8000608 <__aeabi_dmul>
 8002c76:	9e02      	ldr	r6, [sp, #8]
 8002c78:	4682      	mov	sl, r0
 8002c7a:	468b      	mov	fp, r1
 8002c7c:	3501      	adds	r5, #1
 8002c7e:	4628      	mov	r0, r5
 8002c80:	f7fd fc58 	bl	8000534 <__aeabi_i2d>
 8002c84:	4652      	mov	r2, sl
 8002c86:	465b      	mov	r3, fp
 8002c88:	f7fd fcbe 	bl	8000608 <__aeabi_dmul>
 8002c8c:	4b82      	ldr	r3, [pc, #520]	; (8002e98 <_dtoa_r+0x628>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f7fd fb04 	bl	800029c <__adddf3>
 8002c94:	46d0      	mov	r8, sl
 8002c96:	46d9      	mov	r9, fp
 8002c98:	4682      	mov	sl, r0
 8002c9a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8002c9e:	2e00      	cmp	r6, #0
 8002ca0:	d158      	bne.n	8002d54 <_dtoa_r+0x4e4>
 8002ca2:	4b7e      	ldr	r3, [pc, #504]	; (8002e9c <_dtoa_r+0x62c>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	4640      	mov	r0, r8
 8002ca8:	4649      	mov	r1, r9
 8002caa:	f7fd faf5 	bl	8000298 <__aeabi_dsub>
 8002cae:	4652      	mov	r2, sl
 8002cb0:	465b      	mov	r3, fp
 8002cb2:	4680      	mov	r8, r0
 8002cb4:	4689      	mov	r9, r1
 8002cb6:	f7fd ff37 	bl	8000b28 <__aeabi_dcmpgt>
 8002cba:	2800      	cmp	r0, #0
 8002cbc:	f040 8295 	bne.w	80031ea <_dtoa_r+0x97a>
 8002cc0:	4652      	mov	r2, sl
 8002cc2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8002cc6:	4640      	mov	r0, r8
 8002cc8:	4649      	mov	r1, r9
 8002cca:	f7fd ff0f 	bl	8000aec <__aeabi_dcmplt>
 8002cce:	2800      	cmp	r0, #0
 8002cd0:	f040 8289 	bne.w	80031e6 <_dtoa_r+0x976>
 8002cd4:	ec5b ab19 	vmov	sl, fp, d9
 8002cd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f2c0 8148 	blt.w	8002f70 <_dtoa_r+0x700>
 8002ce0:	9a00      	ldr	r2, [sp, #0]
 8002ce2:	2a0e      	cmp	r2, #14
 8002ce4:	f300 8144 	bgt.w	8002f70 <_dtoa_r+0x700>
 8002ce8:	4b67      	ldr	r3, [pc, #412]	; (8002e88 <_dtoa_r+0x618>)
 8002cea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002cee:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002cf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	f280 80d5 	bge.w	8002ea4 <_dtoa_r+0x634>
 8002cfa:	9b03      	ldr	r3, [sp, #12]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f300 80d1 	bgt.w	8002ea4 <_dtoa_r+0x634>
 8002d02:	f040 826f 	bne.w	80031e4 <_dtoa_r+0x974>
 8002d06:	4b65      	ldr	r3, [pc, #404]	; (8002e9c <_dtoa_r+0x62c>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	4640      	mov	r0, r8
 8002d0c:	4649      	mov	r1, r9
 8002d0e:	f7fd fc7b 	bl	8000608 <__aeabi_dmul>
 8002d12:	4652      	mov	r2, sl
 8002d14:	465b      	mov	r3, fp
 8002d16:	f7fd fefd 	bl	8000b14 <__aeabi_dcmpge>
 8002d1a:	9e03      	ldr	r6, [sp, #12]
 8002d1c:	4637      	mov	r7, r6
 8002d1e:	2800      	cmp	r0, #0
 8002d20:	f040 8245 	bne.w	80031ae <_dtoa_r+0x93e>
 8002d24:	9d01      	ldr	r5, [sp, #4]
 8002d26:	2331      	movs	r3, #49	; 0x31
 8002d28:	f805 3b01 	strb.w	r3, [r5], #1
 8002d2c:	9b00      	ldr	r3, [sp, #0]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	e240      	b.n	80031b6 <_dtoa_r+0x946>
 8002d34:	07f2      	lsls	r2, r6, #31
 8002d36:	d505      	bpl.n	8002d44 <_dtoa_r+0x4d4>
 8002d38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d3c:	f7fd fc64 	bl	8000608 <__aeabi_dmul>
 8002d40:	3501      	adds	r5, #1
 8002d42:	2301      	movs	r3, #1
 8002d44:	1076      	asrs	r6, r6, #1
 8002d46:	3708      	adds	r7, #8
 8002d48:	e777      	b.n	8002c3a <_dtoa_r+0x3ca>
 8002d4a:	2502      	movs	r5, #2
 8002d4c:	e779      	b.n	8002c42 <_dtoa_r+0x3d2>
 8002d4e:	9f00      	ldr	r7, [sp, #0]
 8002d50:	9e03      	ldr	r6, [sp, #12]
 8002d52:	e794      	b.n	8002c7e <_dtoa_r+0x40e>
 8002d54:	9901      	ldr	r1, [sp, #4]
 8002d56:	4b4c      	ldr	r3, [pc, #304]	; (8002e88 <_dtoa_r+0x618>)
 8002d58:	4431      	add	r1, r6
 8002d5a:	910d      	str	r1, [sp, #52]	; 0x34
 8002d5c:	9908      	ldr	r1, [sp, #32]
 8002d5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8002d62:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002d66:	2900      	cmp	r1, #0
 8002d68:	d043      	beq.n	8002df2 <_dtoa_r+0x582>
 8002d6a:	494d      	ldr	r1, [pc, #308]	; (8002ea0 <_dtoa_r+0x630>)
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	f7fd fd75 	bl	800085c <__aeabi_ddiv>
 8002d72:	4652      	mov	r2, sl
 8002d74:	465b      	mov	r3, fp
 8002d76:	f7fd fa8f 	bl	8000298 <__aeabi_dsub>
 8002d7a:	9d01      	ldr	r5, [sp, #4]
 8002d7c:	4682      	mov	sl, r0
 8002d7e:	468b      	mov	fp, r1
 8002d80:	4649      	mov	r1, r9
 8002d82:	4640      	mov	r0, r8
 8002d84:	f7fd fef0 	bl	8000b68 <__aeabi_d2iz>
 8002d88:	4606      	mov	r6, r0
 8002d8a:	f7fd fbd3 	bl	8000534 <__aeabi_i2d>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	4640      	mov	r0, r8
 8002d94:	4649      	mov	r1, r9
 8002d96:	f7fd fa7f 	bl	8000298 <__aeabi_dsub>
 8002d9a:	3630      	adds	r6, #48	; 0x30
 8002d9c:	f805 6b01 	strb.w	r6, [r5], #1
 8002da0:	4652      	mov	r2, sl
 8002da2:	465b      	mov	r3, fp
 8002da4:	4680      	mov	r8, r0
 8002da6:	4689      	mov	r9, r1
 8002da8:	f7fd fea0 	bl	8000aec <__aeabi_dcmplt>
 8002dac:	2800      	cmp	r0, #0
 8002dae:	d163      	bne.n	8002e78 <_dtoa_r+0x608>
 8002db0:	4642      	mov	r2, r8
 8002db2:	464b      	mov	r3, r9
 8002db4:	4936      	ldr	r1, [pc, #216]	; (8002e90 <_dtoa_r+0x620>)
 8002db6:	2000      	movs	r0, #0
 8002db8:	f7fd fa6e 	bl	8000298 <__aeabi_dsub>
 8002dbc:	4652      	mov	r2, sl
 8002dbe:	465b      	mov	r3, fp
 8002dc0:	f7fd fe94 	bl	8000aec <__aeabi_dcmplt>
 8002dc4:	2800      	cmp	r0, #0
 8002dc6:	f040 80b5 	bne.w	8002f34 <_dtoa_r+0x6c4>
 8002dca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002dcc:	429d      	cmp	r5, r3
 8002dce:	d081      	beq.n	8002cd4 <_dtoa_r+0x464>
 8002dd0:	4b30      	ldr	r3, [pc, #192]	; (8002e94 <_dtoa_r+0x624>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	4650      	mov	r0, sl
 8002dd6:	4659      	mov	r1, fp
 8002dd8:	f7fd fc16 	bl	8000608 <__aeabi_dmul>
 8002ddc:	4b2d      	ldr	r3, [pc, #180]	; (8002e94 <_dtoa_r+0x624>)
 8002dde:	4682      	mov	sl, r0
 8002de0:	468b      	mov	fp, r1
 8002de2:	4640      	mov	r0, r8
 8002de4:	4649      	mov	r1, r9
 8002de6:	2200      	movs	r2, #0
 8002de8:	f7fd fc0e 	bl	8000608 <__aeabi_dmul>
 8002dec:	4680      	mov	r8, r0
 8002dee:	4689      	mov	r9, r1
 8002df0:	e7c6      	b.n	8002d80 <_dtoa_r+0x510>
 8002df2:	4650      	mov	r0, sl
 8002df4:	4659      	mov	r1, fp
 8002df6:	f7fd fc07 	bl	8000608 <__aeabi_dmul>
 8002dfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002dfc:	9d01      	ldr	r5, [sp, #4]
 8002dfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8002e00:	4682      	mov	sl, r0
 8002e02:	468b      	mov	fp, r1
 8002e04:	4649      	mov	r1, r9
 8002e06:	4640      	mov	r0, r8
 8002e08:	f7fd feae 	bl	8000b68 <__aeabi_d2iz>
 8002e0c:	4606      	mov	r6, r0
 8002e0e:	f7fd fb91 	bl	8000534 <__aeabi_i2d>
 8002e12:	3630      	adds	r6, #48	; 0x30
 8002e14:	4602      	mov	r2, r0
 8002e16:	460b      	mov	r3, r1
 8002e18:	4640      	mov	r0, r8
 8002e1a:	4649      	mov	r1, r9
 8002e1c:	f7fd fa3c 	bl	8000298 <__aeabi_dsub>
 8002e20:	f805 6b01 	strb.w	r6, [r5], #1
 8002e24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002e26:	429d      	cmp	r5, r3
 8002e28:	4680      	mov	r8, r0
 8002e2a:	4689      	mov	r9, r1
 8002e2c:	f04f 0200 	mov.w	r2, #0
 8002e30:	d124      	bne.n	8002e7c <_dtoa_r+0x60c>
 8002e32:	4b1b      	ldr	r3, [pc, #108]	; (8002ea0 <_dtoa_r+0x630>)
 8002e34:	4650      	mov	r0, sl
 8002e36:	4659      	mov	r1, fp
 8002e38:	f7fd fa30 	bl	800029c <__adddf3>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4640      	mov	r0, r8
 8002e42:	4649      	mov	r1, r9
 8002e44:	f7fd fe70 	bl	8000b28 <__aeabi_dcmpgt>
 8002e48:	2800      	cmp	r0, #0
 8002e4a:	d173      	bne.n	8002f34 <_dtoa_r+0x6c4>
 8002e4c:	4652      	mov	r2, sl
 8002e4e:	465b      	mov	r3, fp
 8002e50:	4913      	ldr	r1, [pc, #76]	; (8002ea0 <_dtoa_r+0x630>)
 8002e52:	2000      	movs	r0, #0
 8002e54:	f7fd fa20 	bl	8000298 <__aeabi_dsub>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4640      	mov	r0, r8
 8002e5e:	4649      	mov	r1, r9
 8002e60:	f7fd fe44 	bl	8000aec <__aeabi_dcmplt>
 8002e64:	2800      	cmp	r0, #0
 8002e66:	f43f af35 	beq.w	8002cd4 <_dtoa_r+0x464>
 8002e6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8002e6c:	1e6b      	subs	r3, r5, #1
 8002e6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8002e70:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8002e74:	2b30      	cmp	r3, #48	; 0x30
 8002e76:	d0f8      	beq.n	8002e6a <_dtoa_r+0x5fa>
 8002e78:	9700      	str	r7, [sp, #0]
 8002e7a:	e049      	b.n	8002f10 <_dtoa_r+0x6a0>
 8002e7c:	4b05      	ldr	r3, [pc, #20]	; (8002e94 <_dtoa_r+0x624>)
 8002e7e:	f7fd fbc3 	bl	8000608 <__aeabi_dmul>
 8002e82:	4680      	mov	r8, r0
 8002e84:	4689      	mov	r9, r1
 8002e86:	e7bd      	b.n	8002e04 <_dtoa_r+0x594>
 8002e88:	08004a28 	.word	0x08004a28
 8002e8c:	08004a00 	.word	0x08004a00
 8002e90:	3ff00000 	.word	0x3ff00000
 8002e94:	40240000 	.word	0x40240000
 8002e98:	401c0000 	.word	0x401c0000
 8002e9c:	40140000 	.word	0x40140000
 8002ea0:	3fe00000 	.word	0x3fe00000
 8002ea4:	9d01      	ldr	r5, [sp, #4]
 8002ea6:	4656      	mov	r6, sl
 8002ea8:	465f      	mov	r7, fp
 8002eaa:	4642      	mov	r2, r8
 8002eac:	464b      	mov	r3, r9
 8002eae:	4630      	mov	r0, r6
 8002eb0:	4639      	mov	r1, r7
 8002eb2:	f7fd fcd3 	bl	800085c <__aeabi_ddiv>
 8002eb6:	f7fd fe57 	bl	8000b68 <__aeabi_d2iz>
 8002eba:	4682      	mov	sl, r0
 8002ebc:	f7fd fb3a 	bl	8000534 <__aeabi_i2d>
 8002ec0:	4642      	mov	r2, r8
 8002ec2:	464b      	mov	r3, r9
 8002ec4:	f7fd fba0 	bl	8000608 <__aeabi_dmul>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	460b      	mov	r3, r1
 8002ecc:	4630      	mov	r0, r6
 8002ece:	4639      	mov	r1, r7
 8002ed0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8002ed4:	f7fd f9e0 	bl	8000298 <__aeabi_dsub>
 8002ed8:	f805 6b01 	strb.w	r6, [r5], #1
 8002edc:	9e01      	ldr	r6, [sp, #4]
 8002ede:	9f03      	ldr	r7, [sp, #12]
 8002ee0:	1bae      	subs	r6, r5, r6
 8002ee2:	42b7      	cmp	r7, r6
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	d135      	bne.n	8002f56 <_dtoa_r+0x6e6>
 8002eea:	f7fd f9d7 	bl	800029c <__adddf3>
 8002eee:	4642      	mov	r2, r8
 8002ef0:	464b      	mov	r3, r9
 8002ef2:	4606      	mov	r6, r0
 8002ef4:	460f      	mov	r7, r1
 8002ef6:	f7fd fe17 	bl	8000b28 <__aeabi_dcmpgt>
 8002efa:	b9d0      	cbnz	r0, 8002f32 <_dtoa_r+0x6c2>
 8002efc:	4642      	mov	r2, r8
 8002efe:	464b      	mov	r3, r9
 8002f00:	4630      	mov	r0, r6
 8002f02:	4639      	mov	r1, r7
 8002f04:	f7fd fde8 	bl	8000ad8 <__aeabi_dcmpeq>
 8002f08:	b110      	cbz	r0, 8002f10 <_dtoa_r+0x6a0>
 8002f0a:	f01a 0f01 	tst.w	sl, #1
 8002f0e:	d110      	bne.n	8002f32 <_dtoa_r+0x6c2>
 8002f10:	4620      	mov	r0, r4
 8002f12:	ee18 1a10 	vmov	r1, s16
 8002f16:	f000 faf3 	bl	8003500 <_Bfree>
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	9800      	ldr	r0, [sp, #0]
 8002f1e:	702b      	strb	r3, [r5, #0]
 8002f20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002f22:	3001      	adds	r0, #1
 8002f24:	6018      	str	r0, [r3, #0]
 8002f26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f43f acf1 	beq.w	8002910 <_dtoa_r+0xa0>
 8002f2e:	601d      	str	r5, [r3, #0]
 8002f30:	e4ee      	b.n	8002910 <_dtoa_r+0xa0>
 8002f32:	9f00      	ldr	r7, [sp, #0]
 8002f34:	462b      	mov	r3, r5
 8002f36:	461d      	mov	r5, r3
 8002f38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002f3c:	2a39      	cmp	r2, #57	; 0x39
 8002f3e:	d106      	bne.n	8002f4e <_dtoa_r+0x6de>
 8002f40:	9a01      	ldr	r2, [sp, #4]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d1f7      	bne.n	8002f36 <_dtoa_r+0x6c6>
 8002f46:	9901      	ldr	r1, [sp, #4]
 8002f48:	2230      	movs	r2, #48	; 0x30
 8002f4a:	3701      	adds	r7, #1
 8002f4c:	700a      	strb	r2, [r1, #0]
 8002f4e:	781a      	ldrb	r2, [r3, #0]
 8002f50:	3201      	adds	r2, #1
 8002f52:	701a      	strb	r2, [r3, #0]
 8002f54:	e790      	b.n	8002e78 <_dtoa_r+0x608>
 8002f56:	4ba6      	ldr	r3, [pc, #664]	; (80031f0 <_dtoa_r+0x980>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f7fd fb55 	bl	8000608 <__aeabi_dmul>
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2300      	movs	r3, #0
 8002f62:	4606      	mov	r6, r0
 8002f64:	460f      	mov	r7, r1
 8002f66:	f7fd fdb7 	bl	8000ad8 <__aeabi_dcmpeq>
 8002f6a:	2800      	cmp	r0, #0
 8002f6c:	d09d      	beq.n	8002eaa <_dtoa_r+0x63a>
 8002f6e:	e7cf      	b.n	8002f10 <_dtoa_r+0x6a0>
 8002f70:	9a08      	ldr	r2, [sp, #32]
 8002f72:	2a00      	cmp	r2, #0
 8002f74:	f000 80d7 	beq.w	8003126 <_dtoa_r+0x8b6>
 8002f78:	9a06      	ldr	r2, [sp, #24]
 8002f7a:	2a01      	cmp	r2, #1
 8002f7c:	f300 80ba 	bgt.w	80030f4 <_dtoa_r+0x884>
 8002f80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f82:	2a00      	cmp	r2, #0
 8002f84:	f000 80b2 	beq.w	80030ec <_dtoa_r+0x87c>
 8002f88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8002f8c:	9e07      	ldr	r6, [sp, #28]
 8002f8e:	9d04      	ldr	r5, [sp, #16]
 8002f90:	9a04      	ldr	r2, [sp, #16]
 8002f92:	441a      	add	r2, r3
 8002f94:	9204      	str	r2, [sp, #16]
 8002f96:	9a05      	ldr	r2, [sp, #20]
 8002f98:	2101      	movs	r1, #1
 8002f9a:	441a      	add	r2, r3
 8002f9c:	4620      	mov	r0, r4
 8002f9e:	9205      	str	r2, [sp, #20]
 8002fa0:	f000 fb66 	bl	8003670 <__i2b>
 8002fa4:	4607      	mov	r7, r0
 8002fa6:	2d00      	cmp	r5, #0
 8002fa8:	dd0c      	ble.n	8002fc4 <_dtoa_r+0x754>
 8002faa:	9b05      	ldr	r3, [sp, #20]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	dd09      	ble.n	8002fc4 <_dtoa_r+0x754>
 8002fb0:	42ab      	cmp	r3, r5
 8002fb2:	9a04      	ldr	r2, [sp, #16]
 8002fb4:	bfa8      	it	ge
 8002fb6:	462b      	movge	r3, r5
 8002fb8:	1ad2      	subs	r2, r2, r3
 8002fba:	9204      	str	r2, [sp, #16]
 8002fbc:	9a05      	ldr	r2, [sp, #20]
 8002fbe:	1aed      	subs	r5, r5, r3
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	9305      	str	r3, [sp, #20]
 8002fc4:	9b07      	ldr	r3, [sp, #28]
 8002fc6:	b31b      	cbz	r3, 8003010 <_dtoa_r+0x7a0>
 8002fc8:	9b08      	ldr	r3, [sp, #32]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	f000 80af 	beq.w	800312e <_dtoa_r+0x8be>
 8002fd0:	2e00      	cmp	r6, #0
 8002fd2:	dd13      	ble.n	8002ffc <_dtoa_r+0x78c>
 8002fd4:	4639      	mov	r1, r7
 8002fd6:	4632      	mov	r2, r6
 8002fd8:	4620      	mov	r0, r4
 8002fda:	f000 fc09 	bl	80037f0 <__pow5mult>
 8002fde:	ee18 2a10 	vmov	r2, s16
 8002fe2:	4601      	mov	r1, r0
 8002fe4:	4607      	mov	r7, r0
 8002fe6:	4620      	mov	r0, r4
 8002fe8:	f000 fb58 	bl	800369c <__multiply>
 8002fec:	ee18 1a10 	vmov	r1, s16
 8002ff0:	4680      	mov	r8, r0
 8002ff2:	4620      	mov	r0, r4
 8002ff4:	f000 fa84 	bl	8003500 <_Bfree>
 8002ff8:	ee08 8a10 	vmov	s16, r8
 8002ffc:	9b07      	ldr	r3, [sp, #28]
 8002ffe:	1b9a      	subs	r2, r3, r6
 8003000:	d006      	beq.n	8003010 <_dtoa_r+0x7a0>
 8003002:	ee18 1a10 	vmov	r1, s16
 8003006:	4620      	mov	r0, r4
 8003008:	f000 fbf2 	bl	80037f0 <__pow5mult>
 800300c:	ee08 0a10 	vmov	s16, r0
 8003010:	2101      	movs	r1, #1
 8003012:	4620      	mov	r0, r4
 8003014:	f000 fb2c 	bl	8003670 <__i2b>
 8003018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800301a:	2b00      	cmp	r3, #0
 800301c:	4606      	mov	r6, r0
 800301e:	f340 8088 	ble.w	8003132 <_dtoa_r+0x8c2>
 8003022:	461a      	mov	r2, r3
 8003024:	4601      	mov	r1, r0
 8003026:	4620      	mov	r0, r4
 8003028:	f000 fbe2 	bl	80037f0 <__pow5mult>
 800302c:	9b06      	ldr	r3, [sp, #24]
 800302e:	2b01      	cmp	r3, #1
 8003030:	4606      	mov	r6, r0
 8003032:	f340 8081 	ble.w	8003138 <_dtoa_r+0x8c8>
 8003036:	f04f 0800 	mov.w	r8, #0
 800303a:	6933      	ldr	r3, [r6, #16]
 800303c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003040:	6918      	ldr	r0, [r3, #16]
 8003042:	f000 fac5 	bl	80035d0 <__hi0bits>
 8003046:	f1c0 0020 	rsb	r0, r0, #32
 800304a:	9b05      	ldr	r3, [sp, #20]
 800304c:	4418      	add	r0, r3
 800304e:	f010 001f 	ands.w	r0, r0, #31
 8003052:	f000 8092 	beq.w	800317a <_dtoa_r+0x90a>
 8003056:	f1c0 0320 	rsb	r3, r0, #32
 800305a:	2b04      	cmp	r3, #4
 800305c:	f340 808a 	ble.w	8003174 <_dtoa_r+0x904>
 8003060:	f1c0 001c 	rsb	r0, r0, #28
 8003064:	9b04      	ldr	r3, [sp, #16]
 8003066:	4403      	add	r3, r0
 8003068:	9304      	str	r3, [sp, #16]
 800306a:	9b05      	ldr	r3, [sp, #20]
 800306c:	4403      	add	r3, r0
 800306e:	4405      	add	r5, r0
 8003070:	9305      	str	r3, [sp, #20]
 8003072:	9b04      	ldr	r3, [sp, #16]
 8003074:	2b00      	cmp	r3, #0
 8003076:	dd07      	ble.n	8003088 <_dtoa_r+0x818>
 8003078:	ee18 1a10 	vmov	r1, s16
 800307c:	461a      	mov	r2, r3
 800307e:	4620      	mov	r0, r4
 8003080:	f000 fc10 	bl	80038a4 <__lshift>
 8003084:	ee08 0a10 	vmov	s16, r0
 8003088:	9b05      	ldr	r3, [sp, #20]
 800308a:	2b00      	cmp	r3, #0
 800308c:	dd05      	ble.n	800309a <_dtoa_r+0x82a>
 800308e:	4631      	mov	r1, r6
 8003090:	461a      	mov	r2, r3
 8003092:	4620      	mov	r0, r4
 8003094:	f000 fc06 	bl	80038a4 <__lshift>
 8003098:	4606      	mov	r6, r0
 800309a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800309c:	2b00      	cmp	r3, #0
 800309e:	d06e      	beq.n	800317e <_dtoa_r+0x90e>
 80030a0:	ee18 0a10 	vmov	r0, s16
 80030a4:	4631      	mov	r1, r6
 80030a6:	f000 fc6d 	bl	8003984 <__mcmp>
 80030aa:	2800      	cmp	r0, #0
 80030ac:	da67      	bge.n	800317e <_dtoa_r+0x90e>
 80030ae:	9b00      	ldr	r3, [sp, #0]
 80030b0:	3b01      	subs	r3, #1
 80030b2:	ee18 1a10 	vmov	r1, s16
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	220a      	movs	r2, #10
 80030ba:	2300      	movs	r3, #0
 80030bc:	4620      	mov	r0, r4
 80030be:	f000 fa41 	bl	8003544 <__multadd>
 80030c2:	9b08      	ldr	r3, [sp, #32]
 80030c4:	ee08 0a10 	vmov	s16, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f000 81b1 	beq.w	8003430 <_dtoa_r+0xbc0>
 80030ce:	2300      	movs	r3, #0
 80030d0:	4639      	mov	r1, r7
 80030d2:	220a      	movs	r2, #10
 80030d4:	4620      	mov	r0, r4
 80030d6:	f000 fa35 	bl	8003544 <__multadd>
 80030da:	9b02      	ldr	r3, [sp, #8]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	4607      	mov	r7, r0
 80030e0:	f300 808e 	bgt.w	8003200 <_dtoa_r+0x990>
 80030e4:	9b06      	ldr	r3, [sp, #24]
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	dc51      	bgt.n	800318e <_dtoa_r+0x91e>
 80030ea:	e089      	b.n	8003200 <_dtoa_r+0x990>
 80030ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80030ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80030f2:	e74b      	b.n	8002f8c <_dtoa_r+0x71c>
 80030f4:	9b03      	ldr	r3, [sp, #12]
 80030f6:	1e5e      	subs	r6, r3, #1
 80030f8:	9b07      	ldr	r3, [sp, #28]
 80030fa:	42b3      	cmp	r3, r6
 80030fc:	bfbf      	itttt	lt
 80030fe:	9b07      	ldrlt	r3, [sp, #28]
 8003100:	9607      	strlt	r6, [sp, #28]
 8003102:	1af2      	sublt	r2, r6, r3
 8003104:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003106:	bfb6      	itet	lt
 8003108:	189b      	addlt	r3, r3, r2
 800310a:	1b9e      	subge	r6, r3, r6
 800310c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800310e:	9b03      	ldr	r3, [sp, #12]
 8003110:	bfb8      	it	lt
 8003112:	2600      	movlt	r6, #0
 8003114:	2b00      	cmp	r3, #0
 8003116:	bfb7      	itett	lt
 8003118:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800311c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8003120:	1a9d      	sublt	r5, r3, r2
 8003122:	2300      	movlt	r3, #0
 8003124:	e734      	b.n	8002f90 <_dtoa_r+0x720>
 8003126:	9e07      	ldr	r6, [sp, #28]
 8003128:	9d04      	ldr	r5, [sp, #16]
 800312a:	9f08      	ldr	r7, [sp, #32]
 800312c:	e73b      	b.n	8002fa6 <_dtoa_r+0x736>
 800312e:	9a07      	ldr	r2, [sp, #28]
 8003130:	e767      	b.n	8003002 <_dtoa_r+0x792>
 8003132:	9b06      	ldr	r3, [sp, #24]
 8003134:	2b01      	cmp	r3, #1
 8003136:	dc18      	bgt.n	800316a <_dtoa_r+0x8fa>
 8003138:	f1ba 0f00 	cmp.w	sl, #0
 800313c:	d115      	bne.n	800316a <_dtoa_r+0x8fa>
 800313e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003142:	b993      	cbnz	r3, 800316a <_dtoa_r+0x8fa>
 8003144:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8003148:	0d1b      	lsrs	r3, r3, #20
 800314a:	051b      	lsls	r3, r3, #20
 800314c:	b183      	cbz	r3, 8003170 <_dtoa_r+0x900>
 800314e:	9b04      	ldr	r3, [sp, #16]
 8003150:	3301      	adds	r3, #1
 8003152:	9304      	str	r3, [sp, #16]
 8003154:	9b05      	ldr	r3, [sp, #20]
 8003156:	3301      	adds	r3, #1
 8003158:	9305      	str	r3, [sp, #20]
 800315a:	f04f 0801 	mov.w	r8, #1
 800315e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003160:	2b00      	cmp	r3, #0
 8003162:	f47f af6a 	bne.w	800303a <_dtoa_r+0x7ca>
 8003166:	2001      	movs	r0, #1
 8003168:	e76f      	b.n	800304a <_dtoa_r+0x7da>
 800316a:	f04f 0800 	mov.w	r8, #0
 800316e:	e7f6      	b.n	800315e <_dtoa_r+0x8ee>
 8003170:	4698      	mov	r8, r3
 8003172:	e7f4      	b.n	800315e <_dtoa_r+0x8ee>
 8003174:	f43f af7d 	beq.w	8003072 <_dtoa_r+0x802>
 8003178:	4618      	mov	r0, r3
 800317a:	301c      	adds	r0, #28
 800317c:	e772      	b.n	8003064 <_dtoa_r+0x7f4>
 800317e:	9b03      	ldr	r3, [sp, #12]
 8003180:	2b00      	cmp	r3, #0
 8003182:	dc37      	bgt.n	80031f4 <_dtoa_r+0x984>
 8003184:	9b06      	ldr	r3, [sp, #24]
 8003186:	2b02      	cmp	r3, #2
 8003188:	dd34      	ble.n	80031f4 <_dtoa_r+0x984>
 800318a:	9b03      	ldr	r3, [sp, #12]
 800318c:	9302      	str	r3, [sp, #8]
 800318e:	9b02      	ldr	r3, [sp, #8]
 8003190:	b96b      	cbnz	r3, 80031ae <_dtoa_r+0x93e>
 8003192:	4631      	mov	r1, r6
 8003194:	2205      	movs	r2, #5
 8003196:	4620      	mov	r0, r4
 8003198:	f000 f9d4 	bl	8003544 <__multadd>
 800319c:	4601      	mov	r1, r0
 800319e:	4606      	mov	r6, r0
 80031a0:	ee18 0a10 	vmov	r0, s16
 80031a4:	f000 fbee 	bl	8003984 <__mcmp>
 80031a8:	2800      	cmp	r0, #0
 80031aa:	f73f adbb 	bgt.w	8002d24 <_dtoa_r+0x4b4>
 80031ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031b0:	9d01      	ldr	r5, [sp, #4]
 80031b2:	43db      	mvns	r3, r3
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	f04f 0800 	mov.w	r8, #0
 80031ba:	4631      	mov	r1, r6
 80031bc:	4620      	mov	r0, r4
 80031be:	f000 f99f 	bl	8003500 <_Bfree>
 80031c2:	2f00      	cmp	r7, #0
 80031c4:	f43f aea4 	beq.w	8002f10 <_dtoa_r+0x6a0>
 80031c8:	f1b8 0f00 	cmp.w	r8, #0
 80031cc:	d005      	beq.n	80031da <_dtoa_r+0x96a>
 80031ce:	45b8      	cmp	r8, r7
 80031d0:	d003      	beq.n	80031da <_dtoa_r+0x96a>
 80031d2:	4641      	mov	r1, r8
 80031d4:	4620      	mov	r0, r4
 80031d6:	f000 f993 	bl	8003500 <_Bfree>
 80031da:	4639      	mov	r1, r7
 80031dc:	4620      	mov	r0, r4
 80031de:	f000 f98f 	bl	8003500 <_Bfree>
 80031e2:	e695      	b.n	8002f10 <_dtoa_r+0x6a0>
 80031e4:	2600      	movs	r6, #0
 80031e6:	4637      	mov	r7, r6
 80031e8:	e7e1      	b.n	80031ae <_dtoa_r+0x93e>
 80031ea:	9700      	str	r7, [sp, #0]
 80031ec:	4637      	mov	r7, r6
 80031ee:	e599      	b.n	8002d24 <_dtoa_r+0x4b4>
 80031f0:	40240000 	.word	0x40240000
 80031f4:	9b08      	ldr	r3, [sp, #32]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	f000 80ca 	beq.w	8003390 <_dtoa_r+0xb20>
 80031fc:	9b03      	ldr	r3, [sp, #12]
 80031fe:	9302      	str	r3, [sp, #8]
 8003200:	2d00      	cmp	r5, #0
 8003202:	dd05      	ble.n	8003210 <_dtoa_r+0x9a0>
 8003204:	4639      	mov	r1, r7
 8003206:	462a      	mov	r2, r5
 8003208:	4620      	mov	r0, r4
 800320a:	f000 fb4b 	bl	80038a4 <__lshift>
 800320e:	4607      	mov	r7, r0
 8003210:	f1b8 0f00 	cmp.w	r8, #0
 8003214:	d05b      	beq.n	80032ce <_dtoa_r+0xa5e>
 8003216:	6879      	ldr	r1, [r7, #4]
 8003218:	4620      	mov	r0, r4
 800321a:	f000 f931 	bl	8003480 <_Balloc>
 800321e:	4605      	mov	r5, r0
 8003220:	b928      	cbnz	r0, 800322e <_dtoa_r+0x9be>
 8003222:	4b87      	ldr	r3, [pc, #540]	; (8003440 <_dtoa_r+0xbd0>)
 8003224:	4602      	mov	r2, r0
 8003226:	f240 21ea 	movw	r1, #746	; 0x2ea
 800322a:	f7ff bb3b 	b.w	80028a4 <_dtoa_r+0x34>
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	3202      	adds	r2, #2
 8003232:	0092      	lsls	r2, r2, #2
 8003234:	f107 010c 	add.w	r1, r7, #12
 8003238:	300c      	adds	r0, #12
 800323a:	f000 f913 	bl	8003464 <memcpy>
 800323e:	2201      	movs	r2, #1
 8003240:	4629      	mov	r1, r5
 8003242:	4620      	mov	r0, r4
 8003244:	f000 fb2e 	bl	80038a4 <__lshift>
 8003248:	9b01      	ldr	r3, [sp, #4]
 800324a:	f103 0901 	add.w	r9, r3, #1
 800324e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8003252:	4413      	add	r3, r2
 8003254:	9305      	str	r3, [sp, #20]
 8003256:	f00a 0301 	and.w	r3, sl, #1
 800325a:	46b8      	mov	r8, r7
 800325c:	9304      	str	r3, [sp, #16]
 800325e:	4607      	mov	r7, r0
 8003260:	4631      	mov	r1, r6
 8003262:	ee18 0a10 	vmov	r0, s16
 8003266:	f7ff fa75 	bl	8002754 <quorem>
 800326a:	4641      	mov	r1, r8
 800326c:	9002      	str	r0, [sp, #8]
 800326e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8003272:	ee18 0a10 	vmov	r0, s16
 8003276:	f000 fb85 	bl	8003984 <__mcmp>
 800327a:	463a      	mov	r2, r7
 800327c:	9003      	str	r0, [sp, #12]
 800327e:	4631      	mov	r1, r6
 8003280:	4620      	mov	r0, r4
 8003282:	f000 fb9b 	bl	80039bc <__mdiff>
 8003286:	68c2      	ldr	r2, [r0, #12]
 8003288:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800328c:	4605      	mov	r5, r0
 800328e:	bb02      	cbnz	r2, 80032d2 <_dtoa_r+0xa62>
 8003290:	4601      	mov	r1, r0
 8003292:	ee18 0a10 	vmov	r0, s16
 8003296:	f000 fb75 	bl	8003984 <__mcmp>
 800329a:	4602      	mov	r2, r0
 800329c:	4629      	mov	r1, r5
 800329e:	4620      	mov	r0, r4
 80032a0:	9207      	str	r2, [sp, #28]
 80032a2:	f000 f92d 	bl	8003500 <_Bfree>
 80032a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80032aa:	ea43 0102 	orr.w	r1, r3, r2
 80032ae:	9b04      	ldr	r3, [sp, #16]
 80032b0:	430b      	orrs	r3, r1
 80032b2:	464d      	mov	r5, r9
 80032b4:	d10f      	bne.n	80032d6 <_dtoa_r+0xa66>
 80032b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80032ba:	d02a      	beq.n	8003312 <_dtoa_r+0xaa2>
 80032bc:	9b03      	ldr	r3, [sp, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	dd02      	ble.n	80032c8 <_dtoa_r+0xa58>
 80032c2:	9b02      	ldr	r3, [sp, #8]
 80032c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80032c8:	f88b a000 	strb.w	sl, [fp]
 80032cc:	e775      	b.n	80031ba <_dtoa_r+0x94a>
 80032ce:	4638      	mov	r0, r7
 80032d0:	e7ba      	b.n	8003248 <_dtoa_r+0x9d8>
 80032d2:	2201      	movs	r2, #1
 80032d4:	e7e2      	b.n	800329c <_dtoa_r+0xa2c>
 80032d6:	9b03      	ldr	r3, [sp, #12]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	db04      	blt.n	80032e6 <_dtoa_r+0xa76>
 80032dc:	9906      	ldr	r1, [sp, #24]
 80032de:	430b      	orrs	r3, r1
 80032e0:	9904      	ldr	r1, [sp, #16]
 80032e2:	430b      	orrs	r3, r1
 80032e4:	d122      	bne.n	800332c <_dtoa_r+0xabc>
 80032e6:	2a00      	cmp	r2, #0
 80032e8:	ddee      	ble.n	80032c8 <_dtoa_r+0xa58>
 80032ea:	ee18 1a10 	vmov	r1, s16
 80032ee:	2201      	movs	r2, #1
 80032f0:	4620      	mov	r0, r4
 80032f2:	f000 fad7 	bl	80038a4 <__lshift>
 80032f6:	4631      	mov	r1, r6
 80032f8:	ee08 0a10 	vmov	s16, r0
 80032fc:	f000 fb42 	bl	8003984 <__mcmp>
 8003300:	2800      	cmp	r0, #0
 8003302:	dc03      	bgt.n	800330c <_dtoa_r+0xa9c>
 8003304:	d1e0      	bne.n	80032c8 <_dtoa_r+0xa58>
 8003306:	f01a 0f01 	tst.w	sl, #1
 800330a:	d0dd      	beq.n	80032c8 <_dtoa_r+0xa58>
 800330c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003310:	d1d7      	bne.n	80032c2 <_dtoa_r+0xa52>
 8003312:	2339      	movs	r3, #57	; 0x39
 8003314:	f88b 3000 	strb.w	r3, [fp]
 8003318:	462b      	mov	r3, r5
 800331a:	461d      	mov	r5, r3
 800331c:	3b01      	subs	r3, #1
 800331e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003322:	2a39      	cmp	r2, #57	; 0x39
 8003324:	d071      	beq.n	800340a <_dtoa_r+0xb9a>
 8003326:	3201      	adds	r2, #1
 8003328:	701a      	strb	r2, [r3, #0]
 800332a:	e746      	b.n	80031ba <_dtoa_r+0x94a>
 800332c:	2a00      	cmp	r2, #0
 800332e:	dd07      	ble.n	8003340 <_dtoa_r+0xad0>
 8003330:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8003334:	d0ed      	beq.n	8003312 <_dtoa_r+0xaa2>
 8003336:	f10a 0301 	add.w	r3, sl, #1
 800333a:	f88b 3000 	strb.w	r3, [fp]
 800333e:	e73c      	b.n	80031ba <_dtoa_r+0x94a>
 8003340:	9b05      	ldr	r3, [sp, #20]
 8003342:	f809 ac01 	strb.w	sl, [r9, #-1]
 8003346:	4599      	cmp	r9, r3
 8003348:	d047      	beq.n	80033da <_dtoa_r+0xb6a>
 800334a:	ee18 1a10 	vmov	r1, s16
 800334e:	2300      	movs	r3, #0
 8003350:	220a      	movs	r2, #10
 8003352:	4620      	mov	r0, r4
 8003354:	f000 f8f6 	bl	8003544 <__multadd>
 8003358:	45b8      	cmp	r8, r7
 800335a:	ee08 0a10 	vmov	s16, r0
 800335e:	f04f 0300 	mov.w	r3, #0
 8003362:	f04f 020a 	mov.w	r2, #10
 8003366:	4641      	mov	r1, r8
 8003368:	4620      	mov	r0, r4
 800336a:	d106      	bne.n	800337a <_dtoa_r+0xb0a>
 800336c:	f000 f8ea 	bl	8003544 <__multadd>
 8003370:	4680      	mov	r8, r0
 8003372:	4607      	mov	r7, r0
 8003374:	f109 0901 	add.w	r9, r9, #1
 8003378:	e772      	b.n	8003260 <_dtoa_r+0x9f0>
 800337a:	f000 f8e3 	bl	8003544 <__multadd>
 800337e:	4639      	mov	r1, r7
 8003380:	4680      	mov	r8, r0
 8003382:	2300      	movs	r3, #0
 8003384:	220a      	movs	r2, #10
 8003386:	4620      	mov	r0, r4
 8003388:	f000 f8dc 	bl	8003544 <__multadd>
 800338c:	4607      	mov	r7, r0
 800338e:	e7f1      	b.n	8003374 <_dtoa_r+0xb04>
 8003390:	9b03      	ldr	r3, [sp, #12]
 8003392:	9302      	str	r3, [sp, #8]
 8003394:	9d01      	ldr	r5, [sp, #4]
 8003396:	ee18 0a10 	vmov	r0, s16
 800339a:	4631      	mov	r1, r6
 800339c:	f7ff f9da 	bl	8002754 <quorem>
 80033a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80033a4:	9b01      	ldr	r3, [sp, #4]
 80033a6:	f805 ab01 	strb.w	sl, [r5], #1
 80033aa:	1aea      	subs	r2, r5, r3
 80033ac:	9b02      	ldr	r3, [sp, #8]
 80033ae:	4293      	cmp	r3, r2
 80033b0:	dd09      	ble.n	80033c6 <_dtoa_r+0xb56>
 80033b2:	ee18 1a10 	vmov	r1, s16
 80033b6:	2300      	movs	r3, #0
 80033b8:	220a      	movs	r2, #10
 80033ba:	4620      	mov	r0, r4
 80033bc:	f000 f8c2 	bl	8003544 <__multadd>
 80033c0:	ee08 0a10 	vmov	s16, r0
 80033c4:	e7e7      	b.n	8003396 <_dtoa_r+0xb26>
 80033c6:	9b02      	ldr	r3, [sp, #8]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	bfc8      	it	gt
 80033cc:	461d      	movgt	r5, r3
 80033ce:	9b01      	ldr	r3, [sp, #4]
 80033d0:	bfd8      	it	le
 80033d2:	2501      	movle	r5, #1
 80033d4:	441d      	add	r5, r3
 80033d6:	f04f 0800 	mov.w	r8, #0
 80033da:	ee18 1a10 	vmov	r1, s16
 80033de:	2201      	movs	r2, #1
 80033e0:	4620      	mov	r0, r4
 80033e2:	f000 fa5f 	bl	80038a4 <__lshift>
 80033e6:	4631      	mov	r1, r6
 80033e8:	ee08 0a10 	vmov	s16, r0
 80033ec:	f000 faca 	bl	8003984 <__mcmp>
 80033f0:	2800      	cmp	r0, #0
 80033f2:	dc91      	bgt.n	8003318 <_dtoa_r+0xaa8>
 80033f4:	d102      	bne.n	80033fc <_dtoa_r+0xb8c>
 80033f6:	f01a 0f01 	tst.w	sl, #1
 80033fa:	d18d      	bne.n	8003318 <_dtoa_r+0xaa8>
 80033fc:	462b      	mov	r3, r5
 80033fe:	461d      	mov	r5, r3
 8003400:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003404:	2a30      	cmp	r2, #48	; 0x30
 8003406:	d0fa      	beq.n	80033fe <_dtoa_r+0xb8e>
 8003408:	e6d7      	b.n	80031ba <_dtoa_r+0x94a>
 800340a:	9a01      	ldr	r2, [sp, #4]
 800340c:	429a      	cmp	r2, r3
 800340e:	d184      	bne.n	800331a <_dtoa_r+0xaaa>
 8003410:	9b00      	ldr	r3, [sp, #0]
 8003412:	3301      	adds	r3, #1
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	2331      	movs	r3, #49	; 0x31
 8003418:	7013      	strb	r3, [r2, #0]
 800341a:	e6ce      	b.n	80031ba <_dtoa_r+0x94a>
 800341c:	4b09      	ldr	r3, [pc, #36]	; (8003444 <_dtoa_r+0xbd4>)
 800341e:	f7ff ba95 	b.w	800294c <_dtoa_r+0xdc>
 8003422:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003424:	2b00      	cmp	r3, #0
 8003426:	f47f aa6e 	bne.w	8002906 <_dtoa_r+0x96>
 800342a:	4b07      	ldr	r3, [pc, #28]	; (8003448 <_dtoa_r+0xbd8>)
 800342c:	f7ff ba8e 	b.w	800294c <_dtoa_r+0xdc>
 8003430:	9b02      	ldr	r3, [sp, #8]
 8003432:	2b00      	cmp	r3, #0
 8003434:	dcae      	bgt.n	8003394 <_dtoa_r+0xb24>
 8003436:	9b06      	ldr	r3, [sp, #24]
 8003438:	2b02      	cmp	r3, #2
 800343a:	f73f aea8 	bgt.w	800318e <_dtoa_r+0x91e>
 800343e:	e7a9      	b.n	8003394 <_dtoa_r+0xb24>
 8003440:	08004993 	.word	0x08004993
 8003444:	080048f0 	.word	0x080048f0
 8003448:	08004914 	.word	0x08004914

0800344c <_localeconv_r>:
 800344c:	4800      	ldr	r0, [pc, #0]	; (8003450 <_localeconv_r+0x4>)
 800344e:	4770      	bx	lr
 8003450:	2000015c 	.word	0x2000015c

08003454 <malloc>:
 8003454:	4b02      	ldr	r3, [pc, #8]	; (8003460 <malloc+0xc>)
 8003456:	4601      	mov	r1, r0
 8003458:	6818      	ldr	r0, [r3, #0]
 800345a:	f000 bc17 	b.w	8003c8c <_malloc_r>
 800345e:	bf00      	nop
 8003460:	20000008 	.word	0x20000008

08003464 <memcpy>:
 8003464:	440a      	add	r2, r1
 8003466:	4291      	cmp	r1, r2
 8003468:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800346c:	d100      	bne.n	8003470 <memcpy+0xc>
 800346e:	4770      	bx	lr
 8003470:	b510      	push	{r4, lr}
 8003472:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003476:	f803 4f01 	strb.w	r4, [r3, #1]!
 800347a:	4291      	cmp	r1, r2
 800347c:	d1f9      	bne.n	8003472 <memcpy+0xe>
 800347e:	bd10      	pop	{r4, pc}

08003480 <_Balloc>:
 8003480:	b570      	push	{r4, r5, r6, lr}
 8003482:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003484:	4604      	mov	r4, r0
 8003486:	460d      	mov	r5, r1
 8003488:	b976      	cbnz	r6, 80034a8 <_Balloc+0x28>
 800348a:	2010      	movs	r0, #16
 800348c:	f7ff ffe2 	bl	8003454 <malloc>
 8003490:	4602      	mov	r2, r0
 8003492:	6260      	str	r0, [r4, #36]	; 0x24
 8003494:	b920      	cbnz	r0, 80034a0 <_Balloc+0x20>
 8003496:	4b18      	ldr	r3, [pc, #96]	; (80034f8 <_Balloc+0x78>)
 8003498:	4818      	ldr	r0, [pc, #96]	; (80034fc <_Balloc+0x7c>)
 800349a:	2166      	movs	r1, #102	; 0x66
 800349c:	f000 fc7a 	bl	8003d94 <__assert_func>
 80034a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80034a4:	6006      	str	r6, [r0, #0]
 80034a6:	60c6      	str	r6, [r0, #12]
 80034a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80034aa:	68f3      	ldr	r3, [r6, #12]
 80034ac:	b183      	cbz	r3, 80034d0 <_Balloc+0x50>
 80034ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80034b6:	b9b8      	cbnz	r0, 80034e8 <_Balloc+0x68>
 80034b8:	2101      	movs	r1, #1
 80034ba:	fa01 f605 	lsl.w	r6, r1, r5
 80034be:	1d72      	adds	r2, r6, #5
 80034c0:	0092      	lsls	r2, r2, #2
 80034c2:	4620      	mov	r0, r4
 80034c4:	f000 fb60 	bl	8003b88 <_calloc_r>
 80034c8:	b160      	cbz	r0, 80034e4 <_Balloc+0x64>
 80034ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80034ce:	e00e      	b.n	80034ee <_Balloc+0x6e>
 80034d0:	2221      	movs	r2, #33	; 0x21
 80034d2:	2104      	movs	r1, #4
 80034d4:	4620      	mov	r0, r4
 80034d6:	f000 fb57 	bl	8003b88 <_calloc_r>
 80034da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034dc:	60f0      	str	r0, [r6, #12]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1e4      	bne.n	80034ae <_Balloc+0x2e>
 80034e4:	2000      	movs	r0, #0
 80034e6:	bd70      	pop	{r4, r5, r6, pc}
 80034e8:	6802      	ldr	r2, [r0, #0]
 80034ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80034ee:	2300      	movs	r3, #0
 80034f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80034f4:	e7f7      	b.n	80034e6 <_Balloc+0x66>
 80034f6:	bf00      	nop
 80034f8:	08004921 	.word	0x08004921
 80034fc:	080049a4 	.word	0x080049a4

08003500 <_Bfree>:
 8003500:	b570      	push	{r4, r5, r6, lr}
 8003502:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003504:	4605      	mov	r5, r0
 8003506:	460c      	mov	r4, r1
 8003508:	b976      	cbnz	r6, 8003528 <_Bfree+0x28>
 800350a:	2010      	movs	r0, #16
 800350c:	f7ff ffa2 	bl	8003454 <malloc>
 8003510:	4602      	mov	r2, r0
 8003512:	6268      	str	r0, [r5, #36]	; 0x24
 8003514:	b920      	cbnz	r0, 8003520 <_Bfree+0x20>
 8003516:	4b09      	ldr	r3, [pc, #36]	; (800353c <_Bfree+0x3c>)
 8003518:	4809      	ldr	r0, [pc, #36]	; (8003540 <_Bfree+0x40>)
 800351a:	218a      	movs	r1, #138	; 0x8a
 800351c:	f000 fc3a 	bl	8003d94 <__assert_func>
 8003520:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003524:	6006      	str	r6, [r0, #0]
 8003526:	60c6      	str	r6, [r0, #12]
 8003528:	b13c      	cbz	r4, 800353a <_Bfree+0x3a>
 800352a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800352c:	6862      	ldr	r2, [r4, #4]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003534:	6021      	str	r1, [r4, #0]
 8003536:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800353a:	bd70      	pop	{r4, r5, r6, pc}
 800353c:	08004921 	.word	0x08004921
 8003540:	080049a4 	.word	0x080049a4

08003544 <__multadd>:
 8003544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003548:	690d      	ldr	r5, [r1, #16]
 800354a:	4607      	mov	r7, r0
 800354c:	460c      	mov	r4, r1
 800354e:	461e      	mov	r6, r3
 8003550:	f101 0c14 	add.w	ip, r1, #20
 8003554:	2000      	movs	r0, #0
 8003556:	f8dc 3000 	ldr.w	r3, [ip]
 800355a:	b299      	uxth	r1, r3
 800355c:	fb02 6101 	mla	r1, r2, r1, r6
 8003560:	0c1e      	lsrs	r6, r3, #16
 8003562:	0c0b      	lsrs	r3, r1, #16
 8003564:	fb02 3306 	mla	r3, r2, r6, r3
 8003568:	b289      	uxth	r1, r1
 800356a:	3001      	adds	r0, #1
 800356c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003570:	4285      	cmp	r5, r0
 8003572:	f84c 1b04 	str.w	r1, [ip], #4
 8003576:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800357a:	dcec      	bgt.n	8003556 <__multadd+0x12>
 800357c:	b30e      	cbz	r6, 80035c2 <__multadd+0x7e>
 800357e:	68a3      	ldr	r3, [r4, #8]
 8003580:	42ab      	cmp	r3, r5
 8003582:	dc19      	bgt.n	80035b8 <__multadd+0x74>
 8003584:	6861      	ldr	r1, [r4, #4]
 8003586:	4638      	mov	r0, r7
 8003588:	3101      	adds	r1, #1
 800358a:	f7ff ff79 	bl	8003480 <_Balloc>
 800358e:	4680      	mov	r8, r0
 8003590:	b928      	cbnz	r0, 800359e <__multadd+0x5a>
 8003592:	4602      	mov	r2, r0
 8003594:	4b0c      	ldr	r3, [pc, #48]	; (80035c8 <__multadd+0x84>)
 8003596:	480d      	ldr	r0, [pc, #52]	; (80035cc <__multadd+0x88>)
 8003598:	21b5      	movs	r1, #181	; 0xb5
 800359a:	f000 fbfb 	bl	8003d94 <__assert_func>
 800359e:	6922      	ldr	r2, [r4, #16]
 80035a0:	3202      	adds	r2, #2
 80035a2:	f104 010c 	add.w	r1, r4, #12
 80035a6:	0092      	lsls	r2, r2, #2
 80035a8:	300c      	adds	r0, #12
 80035aa:	f7ff ff5b 	bl	8003464 <memcpy>
 80035ae:	4621      	mov	r1, r4
 80035b0:	4638      	mov	r0, r7
 80035b2:	f7ff ffa5 	bl	8003500 <_Bfree>
 80035b6:	4644      	mov	r4, r8
 80035b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80035bc:	3501      	adds	r5, #1
 80035be:	615e      	str	r6, [r3, #20]
 80035c0:	6125      	str	r5, [r4, #16]
 80035c2:	4620      	mov	r0, r4
 80035c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035c8:	08004993 	.word	0x08004993
 80035cc:	080049a4 	.word	0x080049a4

080035d0 <__hi0bits>:
 80035d0:	0c03      	lsrs	r3, r0, #16
 80035d2:	041b      	lsls	r3, r3, #16
 80035d4:	b9d3      	cbnz	r3, 800360c <__hi0bits+0x3c>
 80035d6:	0400      	lsls	r0, r0, #16
 80035d8:	2310      	movs	r3, #16
 80035da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80035de:	bf04      	itt	eq
 80035e0:	0200      	lsleq	r0, r0, #8
 80035e2:	3308      	addeq	r3, #8
 80035e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80035e8:	bf04      	itt	eq
 80035ea:	0100      	lsleq	r0, r0, #4
 80035ec:	3304      	addeq	r3, #4
 80035ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80035f2:	bf04      	itt	eq
 80035f4:	0080      	lsleq	r0, r0, #2
 80035f6:	3302      	addeq	r3, #2
 80035f8:	2800      	cmp	r0, #0
 80035fa:	db05      	blt.n	8003608 <__hi0bits+0x38>
 80035fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8003600:	f103 0301 	add.w	r3, r3, #1
 8003604:	bf08      	it	eq
 8003606:	2320      	moveq	r3, #32
 8003608:	4618      	mov	r0, r3
 800360a:	4770      	bx	lr
 800360c:	2300      	movs	r3, #0
 800360e:	e7e4      	b.n	80035da <__hi0bits+0xa>

08003610 <__lo0bits>:
 8003610:	6803      	ldr	r3, [r0, #0]
 8003612:	f013 0207 	ands.w	r2, r3, #7
 8003616:	4601      	mov	r1, r0
 8003618:	d00b      	beq.n	8003632 <__lo0bits+0x22>
 800361a:	07da      	lsls	r2, r3, #31
 800361c:	d423      	bmi.n	8003666 <__lo0bits+0x56>
 800361e:	0798      	lsls	r0, r3, #30
 8003620:	bf49      	itett	mi
 8003622:	085b      	lsrmi	r3, r3, #1
 8003624:	089b      	lsrpl	r3, r3, #2
 8003626:	2001      	movmi	r0, #1
 8003628:	600b      	strmi	r3, [r1, #0]
 800362a:	bf5c      	itt	pl
 800362c:	600b      	strpl	r3, [r1, #0]
 800362e:	2002      	movpl	r0, #2
 8003630:	4770      	bx	lr
 8003632:	b298      	uxth	r0, r3
 8003634:	b9a8      	cbnz	r0, 8003662 <__lo0bits+0x52>
 8003636:	0c1b      	lsrs	r3, r3, #16
 8003638:	2010      	movs	r0, #16
 800363a:	b2da      	uxtb	r2, r3
 800363c:	b90a      	cbnz	r2, 8003642 <__lo0bits+0x32>
 800363e:	3008      	adds	r0, #8
 8003640:	0a1b      	lsrs	r3, r3, #8
 8003642:	071a      	lsls	r2, r3, #28
 8003644:	bf04      	itt	eq
 8003646:	091b      	lsreq	r3, r3, #4
 8003648:	3004      	addeq	r0, #4
 800364a:	079a      	lsls	r2, r3, #30
 800364c:	bf04      	itt	eq
 800364e:	089b      	lsreq	r3, r3, #2
 8003650:	3002      	addeq	r0, #2
 8003652:	07da      	lsls	r2, r3, #31
 8003654:	d403      	bmi.n	800365e <__lo0bits+0x4e>
 8003656:	085b      	lsrs	r3, r3, #1
 8003658:	f100 0001 	add.w	r0, r0, #1
 800365c:	d005      	beq.n	800366a <__lo0bits+0x5a>
 800365e:	600b      	str	r3, [r1, #0]
 8003660:	4770      	bx	lr
 8003662:	4610      	mov	r0, r2
 8003664:	e7e9      	b.n	800363a <__lo0bits+0x2a>
 8003666:	2000      	movs	r0, #0
 8003668:	4770      	bx	lr
 800366a:	2020      	movs	r0, #32
 800366c:	4770      	bx	lr
	...

08003670 <__i2b>:
 8003670:	b510      	push	{r4, lr}
 8003672:	460c      	mov	r4, r1
 8003674:	2101      	movs	r1, #1
 8003676:	f7ff ff03 	bl	8003480 <_Balloc>
 800367a:	4602      	mov	r2, r0
 800367c:	b928      	cbnz	r0, 800368a <__i2b+0x1a>
 800367e:	4b05      	ldr	r3, [pc, #20]	; (8003694 <__i2b+0x24>)
 8003680:	4805      	ldr	r0, [pc, #20]	; (8003698 <__i2b+0x28>)
 8003682:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003686:	f000 fb85 	bl	8003d94 <__assert_func>
 800368a:	2301      	movs	r3, #1
 800368c:	6144      	str	r4, [r0, #20]
 800368e:	6103      	str	r3, [r0, #16]
 8003690:	bd10      	pop	{r4, pc}
 8003692:	bf00      	nop
 8003694:	08004993 	.word	0x08004993
 8003698:	080049a4 	.word	0x080049a4

0800369c <__multiply>:
 800369c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036a0:	4691      	mov	r9, r2
 80036a2:	690a      	ldr	r2, [r1, #16]
 80036a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	bfb8      	it	lt
 80036ac:	460b      	movlt	r3, r1
 80036ae:	460c      	mov	r4, r1
 80036b0:	bfbc      	itt	lt
 80036b2:	464c      	movlt	r4, r9
 80036b4:	4699      	movlt	r9, r3
 80036b6:	6927      	ldr	r7, [r4, #16]
 80036b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80036bc:	68a3      	ldr	r3, [r4, #8]
 80036be:	6861      	ldr	r1, [r4, #4]
 80036c0:	eb07 060a 	add.w	r6, r7, sl
 80036c4:	42b3      	cmp	r3, r6
 80036c6:	b085      	sub	sp, #20
 80036c8:	bfb8      	it	lt
 80036ca:	3101      	addlt	r1, #1
 80036cc:	f7ff fed8 	bl	8003480 <_Balloc>
 80036d0:	b930      	cbnz	r0, 80036e0 <__multiply+0x44>
 80036d2:	4602      	mov	r2, r0
 80036d4:	4b44      	ldr	r3, [pc, #272]	; (80037e8 <__multiply+0x14c>)
 80036d6:	4845      	ldr	r0, [pc, #276]	; (80037ec <__multiply+0x150>)
 80036d8:	f240 115d 	movw	r1, #349	; 0x15d
 80036dc:	f000 fb5a 	bl	8003d94 <__assert_func>
 80036e0:	f100 0514 	add.w	r5, r0, #20
 80036e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80036e8:	462b      	mov	r3, r5
 80036ea:	2200      	movs	r2, #0
 80036ec:	4543      	cmp	r3, r8
 80036ee:	d321      	bcc.n	8003734 <__multiply+0x98>
 80036f0:	f104 0314 	add.w	r3, r4, #20
 80036f4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80036f8:	f109 0314 	add.w	r3, r9, #20
 80036fc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8003700:	9202      	str	r2, [sp, #8]
 8003702:	1b3a      	subs	r2, r7, r4
 8003704:	3a15      	subs	r2, #21
 8003706:	f022 0203 	bic.w	r2, r2, #3
 800370a:	3204      	adds	r2, #4
 800370c:	f104 0115 	add.w	r1, r4, #21
 8003710:	428f      	cmp	r7, r1
 8003712:	bf38      	it	cc
 8003714:	2204      	movcc	r2, #4
 8003716:	9201      	str	r2, [sp, #4]
 8003718:	9a02      	ldr	r2, [sp, #8]
 800371a:	9303      	str	r3, [sp, #12]
 800371c:	429a      	cmp	r2, r3
 800371e:	d80c      	bhi.n	800373a <__multiply+0x9e>
 8003720:	2e00      	cmp	r6, #0
 8003722:	dd03      	ble.n	800372c <__multiply+0x90>
 8003724:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8003728:	2b00      	cmp	r3, #0
 800372a:	d05a      	beq.n	80037e2 <__multiply+0x146>
 800372c:	6106      	str	r6, [r0, #16]
 800372e:	b005      	add	sp, #20
 8003730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003734:	f843 2b04 	str.w	r2, [r3], #4
 8003738:	e7d8      	b.n	80036ec <__multiply+0x50>
 800373a:	f8b3 a000 	ldrh.w	sl, [r3]
 800373e:	f1ba 0f00 	cmp.w	sl, #0
 8003742:	d024      	beq.n	800378e <__multiply+0xf2>
 8003744:	f104 0e14 	add.w	lr, r4, #20
 8003748:	46a9      	mov	r9, r5
 800374a:	f04f 0c00 	mov.w	ip, #0
 800374e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8003752:	f8d9 1000 	ldr.w	r1, [r9]
 8003756:	fa1f fb82 	uxth.w	fp, r2
 800375a:	b289      	uxth	r1, r1
 800375c:	fb0a 110b 	mla	r1, sl, fp, r1
 8003760:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8003764:	f8d9 2000 	ldr.w	r2, [r9]
 8003768:	4461      	add	r1, ip
 800376a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800376e:	fb0a c20b 	mla	r2, sl, fp, ip
 8003772:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8003776:	b289      	uxth	r1, r1
 8003778:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800377c:	4577      	cmp	r7, lr
 800377e:	f849 1b04 	str.w	r1, [r9], #4
 8003782:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8003786:	d8e2      	bhi.n	800374e <__multiply+0xb2>
 8003788:	9a01      	ldr	r2, [sp, #4]
 800378a:	f845 c002 	str.w	ip, [r5, r2]
 800378e:	9a03      	ldr	r2, [sp, #12]
 8003790:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8003794:	3304      	adds	r3, #4
 8003796:	f1b9 0f00 	cmp.w	r9, #0
 800379a:	d020      	beq.n	80037de <__multiply+0x142>
 800379c:	6829      	ldr	r1, [r5, #0]
 800379e:	f104 0c14 	add.w	ip, r4, #20
 80037a2:	46ae      	mov	lr, r5
 80037a4:	f04f 0a00 	mov.w	sl, #0
 80037a8:	f8bc b000 	ldrh.w	fp, [ip]
 80037ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80037b0:	fb09 220b 	mla	r2, r9, fp, r2
 80037b4:	4492      	add	sl, r2
 80037b6:	b289      	uxth	r1, r1
 80037b8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80037bc:	f84e 1b04 	str.w	r1, [lr], #4
 80037c0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80037c4:	f8be 1000 	ldrh.w	r1, [lr]
 80037c8:	0c12      	lsrs	r2, r2, #16
 80037ca:	fb09 1102 	mla	r1, r9, r2, r1
 80037ce:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80037d2:	4567      	cmp	r7, ip
 80037d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80037d8:	d8e6      	bhi.n	80037a8 <__multiply+0x10c>
 80037da:	9a01      	ldr	r2, [sp, #4]
 80037dc:	50a9      	str	r1, [r5, r2]
 80037de:	3504      	adds	r5, #4
 80037e0:	e79a      	b.n	8003718 <__multiply+0x7c>
 80037e2:	3e01      	subs	r6, #1
 80037e4:	e79c      	b.n	8003720 <__multiply+0x84>
 80037e6:	bf00      	nop
 80037e8:	08004993 	.word	0x08004993
 80037ec:	080049a4 	.word	0x080049a4

080037f0 <__pow5mult>:
 80037f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037f4:	4615      	mov	r5, r2
 80037f6:	f012 0203 	ands.w	r2, r2, #3
 80037fa:	4606      	mov	r6, r0
 80037fc:	460f      	mov	r7, r1
 80037fe:	d007      	beq.n	8003810 <__pow5mult+0x20>
 8003800:	4c25      	ldr	r4, [pc, #148]	; (8003898 <__pow5mult+0xa8>)
 8003802:	3a01      	subs	r2, #1
 8003804:	2300      	movs	r3, #0
 8003806:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800380a:	f7ff fe9b 	bl	8003544 <__multadd>
 800380e:	4607      	mov	r7, r0
 8003810:	10ad      	asrs	r5, r5, #2
 8003812:	d03d      	beq.n	8003890 <__pow5mult+0xa0>
 8003814:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8003816:	b97c      	cbnz	r4, 8003838 <__pow5mult+0x48>
 8003818:	2010      	movs	r0, #16
 800381a:	f7ff fe1b 	bl	8003454 <malloc>
 800381e:	4602      	mov	r2, r0
 8003820:	6270      	str	r0, [r6, #36]	; 0x24
 8003822:	b928      	cbnz	r0, 8003830 <__pow5mult+0x40>
 8003824:	4b1d      	ldr	r3, [pc, #116]	; (800389c <__pow5mult+0xac>)
 8003826:	481e      	ldr	r0, [pc, #120]	; (80038a0 <__pow5mult+0xb0>)
 8003828:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800382c:	f000 fab2 	bl	8003d94 <__assert_func>
 8003830:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003834:	6004      	str	r4, [r0, #0]
 8003836:	60c4      	str	r4, [r0, #12]
 8003838:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800383c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003840:	b94c      	cbnz	r4, 8003856 <__pow5mult+0x66>
 8003842:	f240 2171 	movw	r1, #625	; 0x271
 8003846:	4630      	mov	r0, r6
 8003848:	f7ff ff12 	bl	8003670 <__i2b>
 800384c:	2300      	movs	r3, #0
 800384e:	f8c8 0008 	str.w	r0, [r8, #8]
 8003852:	4604      	mov	r4, r0
 8003854:	6003      	str	r3, [r0, #0]
 8003856:	f04f 0900 	mov.w	r9, #0
 800385a:	07eb      	lsls	r3, r5, #31
 800385c:	d50a      	bpl.n	8003874 <__pow5mult+0x84>
 800385e:	4639      	mov	r1, r7
 8003860:	4622      	mov	r2, r4
 8003862:	4630      	mov	r0, r6
 8003864:	f7ff ff1a 	bl	800369c <__multiply>
 8003868:	4639      	mov	r1, r7
 800386a:	4680      	mov	r8, r0
 800386c:	4630      	mov	r0, r6
 800386e:	f7ff fe47 	bl	8003500 <_Bfree>
 8003872:	4647      	mov	r7, r8
 8003874:	106d      	asrs	r5, r5, #1
 8003876:	d00b      	beq.n	8003890 <__pow5mult+0xa0>
 8003878:	6820      	ldr	r0, [r4, #0]
 800387a:	b938      	cbnz	r0, 800388c <__pow5mult+0x9c>
 800387c:	4622      	mov	r2, r4
 800387e:	4621      	mov	r1, r4
 8003880:	4630      	mov	r0, r6
 8003882:	f7ff ff0b 	bl	800369c <__multiply>
 8003886:	6020      	str	r0, [r4, #0]
 8003888:	f8c0 9000 	str.w	r9, [r0]
 800388c:	4604      	mov	r4, r0
 800388e:	e7e4      	b.n	800385a <__pow5mult+0x6a>
 8003890:	4638      	mov	r0, r7
 8003892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003896:	bf00      	nop
 8003898:	08004af0 	.word	0x08004af0
 800389c:	08004921 	.word	0x08004921
 80038a0:	080049a4 	.word	0x080049a4

080038a4 <__lshift>:
 80038a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038a8:	460c      	mov	r4, r1
 80038aa:	6849      	ldr	r1, [r1, #4]
 80038ac:	6923      	ldr	r3, [r4, #16]
 80038ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80038b2:	68a3      	ldr	r3, [r4, #8]
 80038b4:	4607      	mov	r7, r0
 80038b6:	4691      	mov	r9, r2
 80038b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80038bc:	f108 0601 	add.w	r6, r8, #1
 80038c0:	42b3      	cmp	r3, r6
 80038c2:	db0b      	blt.n	80038dc <__lshift+0x38>
 80038c4:	4638      	mov	r0, r7
 80038c6:	f7ff fddb 	bl	8003480 <_Balloc>
 80038ca:	4605      	mov	r5, r0
 80038cc:	b948      	cbnz	r0, 80038e2 <__lshift+0x3e>
 80038ce:	4602      	mov	r2, r0
 80038d0:	4b2a      	ldr	r3, [pc, #168]	; (800397c <__lshift+0xd8>)
 80038d2:	482b      	ldr	r0, [pc, #172]	; (8003980 <__lshift+0xdc>)
 80038d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80038d8:	f000 fa5c 	bl	8003d94 <__assert_func>
 80038dc:	3101      	adds	r1, #1
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	e7ee      	b.n	80038c0 <__lshift+0x1c>
 80038e2:	2300      	movs	r3, #0
 80038e4:	f100 0114 	add.w	r1, r0, #20
 80038e8:	f100 0210 	add.w	r2, r0, #16
 80038ec:	4618      	mov	r0, r3
 80038ee:	4553      	cmp	r3, sl
 80038f0:	db37      	blt.n	8003962 <__lshift+0xbe>
 80038f2:	6920      	ldr	r0, [r4, #16]
 80038f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80038f8:	f104 0314 	add.w	r3, r4, #20
 80038fc:	f019 091f 	ands.w	r9, r9, #31
 8003900:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003904:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003908:	d02f      	beq.n	800396a <__lshift+0xc6>
 800390a:	f1c9 0e20 	rsb	lr, r9, #32
 800390e:	468a      	mov	sl, r1
 8003910:	f04f 0c00 	mov.w	ip, #0
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	fa02 f209 	lsl.w	r2, r2, r9
 800391a:	ea42 020c 	orr.w	r2, r2, ip
 800391e:	f84a 2b04 	str.w	r2, [sl], #4
 8003922:	f853 2b04 	ldr.w	r2, [r3], #4
 8003926:	4298      	cmp	r0, r3
 8003928:	fa22 fc0e 	lsr.w	ip, r2, lr
 800392c:	d8f2      	bhi.n	8003914 <__lshift+0x70>
 800392e:	1b03      	subs	r3, r0, r4
 8003930:	3b15      	subs	r3, #21
 8003932:	f023 0303 	bic.w	r3, r3, #3
 8003936:	3304      	adds	r3, #4
 8003938:	f104 0215 	add.w	r2, r4, #21
 800393c:	4290      	cmp	r0, r2
 800393e:	bf38      	it	cc
 8003940:	2304      	movcc	r3, #4
 8003942:	f841 c003 	str.w	ip, [r1, r3]
 8003946:	f1bc 0f00 	cmp.w	ip, #0
 800394a:	d001      	beq.n	8003950 <__lshift+0xac>
 800394c:	f108 0602 	add.w	r6, r8, #2
 8003950:	3e01      	subs	r6, #1
 8003952:	4638      	mov	r0, r7
 8003954:	612e      	str	r6, [r5, #16]
 8003956:	4621      	mov	r1, r4
 8003958:	f7ff fdd2 	bl	8003500 <_Bfree>
 800395c:	4628      	mov	r0, r5
 800395e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003962:	f842 0f04 	str.w	r0, [r2, #4]!
 8003966:	3301      	adds	r3, #1
 8003968:	e7c1      	b.n	80038ee <__lshift+0x4a>
 800396a:	3904      	subs	r1, #4
 800396c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003970:	f841 2f04 	str.w	r2, [r1, #4]!
 8003974:	4298      	cmp	r0, r3
 8003976:	d8f9      	bhi.n	800396c <__lshift+0xc8>
 8003978:	e7ea      	b.n	8003950 <__lshift+0xac>
 800397a:	bf00      	nop
 800397c:	08004993 	.word	0x08004993
 8003980:	080049a4 	.word	0x080049a4

08003984 <__mcmp>:
 8003984:	b530      	push	{r4, r5, lr}
 8003986:	6902      	ldr	r2, [r0, #16]
 8003988:	690c      	ldr	r4, [r1, #16]
 800398a:	1b12      	subs	r2, r2, r4
 800398c:	d10e      	bne.n	80039ac <__mcmp+0x28>
 800398e:	f100 0314 	add.w	r3, r0, #20
 8003992:	3114      	adds	r1, #20
 8003994:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8003998:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800399c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80039a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80039a4:	42a5      	cmp	r5, r4
 80039a6:	d003      	beq.n	80039b0 <__mcmp+0x2c>
 80039a8:	d305      	bcc.n	80039b6 <__mcmp+0x32>
 80039aa:	2201      	movs	r2, #1
 80039ac:	4610      	mov	r0, r2
 80039ae:	bd30      	pop	{r4, r5, pc}
 80039b0:	4283      	cmp	r3, r0
 80039b2:	d3f3      	bcc.n	800399c <__mcmp+0x18>
 80039b4:	e7fa      	b.n	80039ac <__mcmp+0x28>
 80039b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80039ba:	e7f7      	b.n	80039ac <__mcmp+0x28>

080039bc <__mdiff>:
 80039bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039c0:	460c      	mov	r4, r1
 80039c2:	4606      	mov	r6, r0
 80039c4:	4611      	mov	r1, r2
 80039c6:	4620      	mov	r0, r4
 80039c8:	4690      	mov	r8, r2
 80039ca:	f7ff ffdb 	bl	8003984 <__mcmp>
 80039ce:	1e05      	subs	r5, r0, #0
 80039d0:	d110      	bne.n	80039f4 <__mdiff+0x38>
 80039d2:	4629      	mov	r1, r5
 80039d4:	4630      	mov	r0, r6
 80039d6:	f7ff fd53 	bl	8003480 <_Balloc>
 80039da:	b930      	cbnz	r0, 80039ea <__mdiff+0x2e>
 80039dc:	4b3a      	ldr	r3, [pc, #232]	; (8003ac8 <__mdiff+0x10c>)
 80039de:	4602      	mov	r2, r0
 80039e0:	f240 2132 	movw	r1, #562	; 0x232
 80039e4:	4839      	ldr	r0, [pc, #228]	; (8003acc <__mdiff+0x110>)
 80039e6:	f000 f9d5 	bl	8003d94 <__assert_func>
 80039ea:	2301      	movs	r3, #1
 80039ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80039f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039f4:	bfa4      	itt	ge
 80039f6:	4643      	movge	r3, r8
 80039f8:	46a0      	movge	r8, r4
 80039fa:	4630      	mov	r0, r6
 80039fc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8003a00:	bfa6      	itte	ge
 8003a02:	461c      	movge	r4, r3
 8003a04:	2500      	movge	r5, #0
 8003a06:	2501      	movlt	r5, #1
 8003a08:	f7ff fd3a 	bl	8003480 <_Balloc>
 8003a0c:	b920      	cbnz	r0, 8003a18 <__mdiff+0x5c>
 8003a0e:	4b2e      	ldr	r3, [pc, #184]	; (8003ac8 <__mdiff+0x10c>)
 8003a10:	4602      	mov	r2, r0
 8003a12:	f44f 7110 	mov.w	r1, #576	; 0x240
 8003a16:	e7e5      	b.n	80039e4 <__mdiff+0x28>
 8003a18:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8003a1c:	6926      	ldr	r6, [r4, #16]
 8003a1e:	60c5      	str	r5, [r0, #12]
 8003a20:	f104 0914 	add.w	r9, r4, #20
 8003a24:	f108 0514 	add.w	r5, r8, #20
 8003a28:	f100 0e14 	add.w	lr, r0, #20
 8003a2c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8003a30:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8003a34:	f108 0210 	add.w	r2, r8, #16
 8003a38:	46f2      	mov	sl, lr
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	f859 3b04 	ldr.w	r3, [r9], #4
 8003a40:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8003a44:	fa1f f883 	uxth.w	r8, r3
 8003a48:	fa11 f18b 	uxtah	r1, r1, fp
 8003a4c:	0c1b      	lsrs	r3, r3, #16
 8003a4e:	eba1 0808 	sub.w	r8, r1, r8
 8003a52:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8003a56:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8003a5a:	fa1f f888 	uxth.w	r8, r8
 8003a5e:	1419      	asrs	r1, r3, #16
 8003a60:	454e      	cmp	r6, r9
 8003a62:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8003a66:	f84a 3b04 	str.w	r3, [sl], #4
 8003a6a:	d8e7      	bhi.n	8003a3c <__mdiff+0x80>
 8003a6c:	1b33      	subs	r3, r6, r4
 8003a6e:	3b15      	subs	r3, #21
 8003a70:	f023 0303 	bic.w	r3, r3, #3
 8003a74:	3304      	adds	r3, #4
 8003a76:	3415      	adds	r4, #21
 8003a78:	42a6      	cmp	r6, r4
 8003a7a:	bf38      	it	cc
 8003a7c:	2304      	movcc	r3, #4
 8003a7e:	441d      	add	r5, r3
 8003a80:	4473      	add	r3, lr
 8003a82:	469e      	mov	lr, r3
 8003a84:	462e      	mov	r6, r5
 8003a86:	4566      	cmp	r6, ip
 8003a88:	d30e      	bcc.n	8003aa8 <__mdiff+0xec>
 8003a8a:	f10c 0203 	add.w	r2, ip, #3
 8003a8e:	1b52      	subs	r2, r2, r5
 8003a90:	f022 0203 	bic.w	r2, r2, #3
 8003a94:	3d03      	subs	r5, #3
 8003a96:	45ac      	cmp	ip, r5
 8003a98:	bf38      	it	cc
 8003a9a:	2200      	movcc	r2, #0
 8003a9c:	441a      	add	r2, r3
 8003a9e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8003aa2:	b17b      	cbz	r3, 8003ac4 <__mdiff+0x108>
 8003aa4:	6107      	str	r7, [r0, #16]
 8003aa6:	e7a3      	b.n	80039f0 <__mdiff+0x34>
 8003aa8:	f856 8b04 	ldr.w	r8, [r6], #4
 8003aac:	fa11 f288 	uxtah	r2, r1, r8
 8003ab0:	1414      	asrs	r4, r2, #16
 8003ab2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8003ab6:	b292      	uxth	r2, r2
 8003ab8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8003abc:	f84e 2b04 	str.w	r2, [lr], #4
 8003ac0:	1421      	asrs	r1, r4, #16
 8003ac2:	e7e0      	b.n	8003a86 <__mdiff+0xca>
 8003ac4:	3f01      	subs	r7, #1
 8003ac6:	e7ea      	b.n	8003a9e <__mdiff+0xe2>
 8003ac8:	08004993 	.word	0x08004993
 8003acc:	080049a4 	.word	0x080049a4

08003ad0 <__d2b>:
 8003ad0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003ad4:	4689      	mov	r9, r1
 8003ad6:	2101      	movs	r1, #1
 8003ad8:	ec57 6b10 	vmov	r6, r7, d0
 8003adc:	4690      	mov	r8, r2
 8003ade:	f7ff fccf 	bl	8003480 <_Balloc>
 8003ae2:	4604      	mov	r4, r0
 8003ae4:	b930      	cbnz	r0, 8003af4 <__d2b+0x24>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	4b25      	ldr	r3, [pc, #148]	; (8003b80 <__d2b+0xb0>)
 8003aea:	4826      	ldr	r0, [pc, #152]	; (8003b84 <__d2b+0xb4>)
 8003aec:	f240 310a 	movw	r1, #778	; 0x30a
 8003af0:	f000 f950 	bl	8003d94 <__assert_func>
 8003af4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8003af8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003afc:	bb35      	cbnz	r5, 8003b4c <__d2b+0x7c>
 8003afe:	2e00      	cmp	r6, #0
 8003b00:	9301      	str	r3, [sp, #4]
 8003b02:	d028      	beq.n	8003b56 <__d2b+0x86>
 8003b04:	4668      	mov	r0, sp
 8003b06:	9600      	str	r6, [sp, #0]
 8003b08:	f7ff fd82 	bl	8003610 <__lo0bits>
 8003b0c:	9900      	ldr	r1, [sp, #0]
 8003b0e:	b300      	cbz	r0, 8003b52 <__d2b+0x82>
 8003b10:	9a01      	ldr	r2, [sp, #4]
 8003b12:	f1c0 0320 	rsb	r3, r0, #32
 8003b16:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1a:	430b      	orrs	r3, r1
 8003b1c:	40c2      	lsrs	r2, r0
 8003b1e:	6163      	str	r3, [r4, #20]
 8003b20:	9201      	str	r2, [sp, #4]
 8003b22:	9b01      	ldr	r3, [sp, #4]
 8003b24:	61a3      	str	r3, [r4, #24]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	bf14      	ite	ne
 8003b2a:	2202      	movne	r2, #2
 8003b2c:	2201      	moveq	r2, #1
 8003b2e:	6122      	str	r2, [r4, #16]
 8003b30:	b1d5      	cbz	r5, 8003b68 <__d2b+0x98>
 8003b32:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8003b36:	4405      	add	r5, r0
 8003b38:	f8c9 5000 	str.w	r5, [r9]
 8003b3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8003b40:	f8c8 0000 	str.w	r0, [r8]
 8003b44:	4620      	mov	r0, r4
 8003b46:	b003      	add	sp, #12
 8003b48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b50:	e7d5      	b.n	8003afe <__d2b+0x2e>
 8003b52:	6161      	str	r1, [r4, #20]
 8003b54:	e7e5      	b.n	8003b22 <__d2b+0x52>
 8003b56:	a801      	add	r0, sp, #4
 8003b58:	f7ff fd5a 	bl	8003610 <__lo0bits>
 8003b5c:	9b01      	ldr	r3, [sp, #4]
 8003b5e:	6163      	str	r3, [r4, #20]
 8003b60:	2201      	movs	r2, #1
 8003b62:	6122      	str	r2, [r4, #16]
 8003b64:	3020      	adds	r0, #32
 8003b66:	e7e3      	b.n	8003b30 <__d2b+0x60>
 8003b68:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8003b6c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8003b70:	f8c9 0000 	str.w	r0, [r9]
 8003b74:	6918      	ldr	r0, [r3, #16]
 8003b76:	f7ff fd2b 	bl	80035d0 <__hi0bits>
 8003b7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8003b7e:	e7df      	b.n	8003b40 <__d2b+0x70>
 8003b80:	08004993 	.word	0x08004993
 8003b84:	080049a4 	.word	0x080049a4

08003b88 <_calloc_r>:
 8003b88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003b8a:	fba1 2402 	umull	r2, r4, r1, r2
 8003b8e:	b94c      	cbnz	r4, 8003ba4 <_calloc_r+0x1c>
 8003b90:	4611      	mov	r1, r2
 8003b92:	9201      	str	r2, [sp, #4]
 8003b94:	f000 f87a 	bl	8003c8c <_malloc_r>
 8003b98:	9a01      	ldr	r2, [sp, #4]
 8003b9a:	4605      	mov	r5, r0
 8003b9c:	b930      	cbnz	r0, 8003bac <_calloc_r+0x24>
 8003b9e:	4628      	mov	r0, r5
 8003ba0:	b003      	add	sp, #12
 8003ba2:	bd30      	pop	{r4, r5, pc}
 8003ba4:	220c      	movs	r2, #12
 8003ba6:	6002      	str	r2, [r0, #0]
 8003ba8:	2500      	movs	r5, #0
 8003baa:	e7f8      	b.n	8003b9e <_calloc_r+0x16>
 8003bac:	4621      	mov	r1, r4
 8003bae:	f7fe f95f 	bl	8001e70 <memset>
 8003bb2:	e7f4      	b.n	8003b9e <_calloc_r+0x16>

08003bb4 <_free_r>:
 8003bb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003bb6:	2900      	cmp	r1, #0
 8003bb8:	d044      	beq.n	8003c44 <_free_r+0x90>
 8003bba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bbe:	9001      	str	r0, [sp, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f1a1 0404 	sub.w	r4, r1, #4
 8003bc6:	bfb8      	it	lt
 8003bc8:	18e4      	addlt	r4, r4, r3
 8003bca:	f000 f925 	bl	8003e18 <__malloc_lock>
 8003bce:	4a1e      	ldr	r2, [pc, #120]	; (8003c48 <_free_r+0x94>)
 8003bd0:	9801      	ldr	r0, [sp, #4]
 8003bd2:	6813      	ldr	r3, [r2, #0]
 8003bd4:	b933      	cbnz	r3, 8003be4 <_free_r+0x30>
 8003bd6:	6063      	str	r3, [r4, #4]
 8003bd8:	6014      	str	r4, [r2, #0]
 8003bda:	b003      	add	sp, #12
 8003bdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003be0:	f000 b920 	b.w	8003e24 <__malloc_unlock>
 8003be4:	42a3      	cmp	r3, r4
 8003be6:	d908      	bls.n	8003bfa <_free_r+0x46>
 8003be8:	6825      	ldr	r5, [r4, #0]
 8003bea:	1961      	adds	r1, r4, r5
 8003bec:	428b      	cmp	r3, r1
 8003bee:	bf01      	itttt	eq
 8003bf0:	6819      	ldreq	r1, [r3, #0]
 8003bf2:	685b      	ldreq	r3, [r3, #4]
 8003bf4:	1949      	addeq	r1, r1, r5
 8003bf6:	6021      	streq	r1, [r4, #0]
 8003bf8:	e7ed      	b.n	8003bd6 <_free_r+0x22>
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	b10b      	cbz	r3, 8003c04 <_free_r+0x50>
 8003c00:	42a3      	cmp	r3, r4
 8003c02:	d9fa      	bls.n	8003bfa <_free_r+0x46>
 8003c04:	6811      	ldr	r1, [r2, #0]
 8003c06:	1855      	adds	r5, r2, r1
 8003c08:	42a5      	cmp	r5, r4
 8003c0a:	d10b      	bne.n	8003c24 <_free_r+0x70>
 8003c0c:	6824      	ldr	r4, [r4, #0]
 8003c0e:	4421      	add	r1, r4
 8003c10:	1854      	adds	r4, r2, r1
 8003c12:	42a3      	cmp	r3, r4
 8003c14:	6011      	str	r1, [r2, #0]
 8003c16:	d1e0      	bne.n	8003bda <_free_r+0x26>
 8003c18:	681c      	ldr	r4, [r3, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	6053      	str	r3, [r2, #4]
 8003c1e:	4421      	add	r1, r4
 8003c20:	6011      	str	r1, [r2, #0]
 8003c22:	e7da      	b.n	8003bda <_free_r+0x26>
 8003c24:	d902      	bls.n	8003c2c <_free_r+0x78>
 8003c26:	230c      	movs	r3, #12
 8003c28:	6003      	str	r3, [r0, #0]
 8003c2a:	e7d6      	b.n	8003bda <_free_r+0x26>
 8003c2c:	6825      	ldr	r5, [r4, #0]
 8003c2e:	1961      	adds	r1, r4, r5
 8003c30:	428b      	cmp	r3, r1
 8003c32:	bf04      	itt	eq
 8003c34:	6819      	ldreq	r1, [r3, #0]
 8003c36:	685b      	ldreq	r3, [r3, #4]
 8003c38:	6063      	str	r3, [r4, #4]
 8003c3a:	bf04      	itt	eq
 8003c3c:	1949      	addeq	r1, r1, r5
 8003c3e:	6021      	streq	r1, [r4, #0]
 8003c40:	6054      	str	r4, [r2, #4]
 8003c42:	e7ca      	b.n	8003bda <_free_r+0x26>
 8003c44:	b003      	add	sp, #12
 8003c46:	bd30      	pop	{r4, r5, pc}
 8003c48:	2000030c 	.word	0x2000030c

08003c4c <sbrk_aligned>:
 8003c4c:	b570      	push	{r4, r5, r6, lr}
 8003c4e:	4e0e      	ldr	r6, [pc, #56]	; (8003c88 <sbrk_aligned+0x3c>)
 8003c50:	460c      	mov	r4, r1
 8003c52:	6831      	ldr	r1, [r6, #0]
 8003c54:	4605      	mov	r5, r0
 8003c56:	b911      	cbnz	r1, 8003c5e <sbrk_aligned+0x12>
 8003c58:	f000 f88c 	bl	8003d74 <_sbrk_r>
 8003c5c:	6030      	str	r0, [r6, #0]
 8003c5e:	4621      	mov	r1, r4
 8003c60:	4628      	mov	r0, r5
 8003c62:	f000 f887 	bl	8003d74 <_sbrk_r>
 8003c66:	1c43      	adds	r3, r0, #1
 8003c68:	d00a      	beq.n	8003c80 <sbrk_aligned+0x34>
 8003c6a:	1cc4      	adds	r4, r0, #3
 8003c6c:	f024 0403 	bic.w	r4, r4, #3
 8003c70:	42a0      	cmp	r0, r4
 8003c72:	d007      	beq.n	8003c84 <sbrk_aligned+0x38>
 8003c74:	1a21      	subs	r1, r4, r0
 8003c76:	4628      	mov	r0, r5
 8003c78:	f000 f87c 	bl	8003d74 <_sbrk_r>
 8003c7c:	3001      	adds	r0, #1
 8003c7e:	d101      	bne.n	8003c84 <sbrk_aligned+0x38>
 8003c80:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003c84:	4620      	mov	r0, r4
 8003c86:	bd70      	pop	{r4, r5, r6, pc}
 8003c88:	20000310 	.word	0x20000310

08003c8c <_malloc_r>:
 8003c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c90:	1ccd      	adds	r5, r1, #3
 8003c92:	f025 0503 	bic.w	r5, r5, #3
 8003c96:	3508      	adds	r5, #8
 8003c98:	2d0c      	cmp	r5, #12
 8003c9a:	bf38      	it	cc
 8003c9c:	250c      	movcc	r5, #12
 8003c9e:	2d00      	cmp	r5, #0
 8003ca0:	4607      	mov	r7, r0
 8003ca2:	db01      	blt.n	8003ca8 <_malloc_r+0x1c>
 8003ca4:	42a9      	cmp	r1, r5
 8003ca6:	d905      	bls.n	8003cb4 <_malloc_r+0x28>
 8003ca8:	230c      	movs	r3, #12
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	2600      	movs	r6, #0
 8003cae:	4630      	mov	r0, r6
 8003cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cb4:	4e2e      	ldr	r6, [pc, #184]	; (8003d70 <_malloc_r+0xe4>)
 8003cb6:	f000 f8af 	bl	8003e18 <__malloc_lock>
 8003cba:	6833      	ldr	r3, [r6, #0]
 8003cbc:	461c      	mov	r4, r3
 8003cbe:	bb34      	cbnz	r4, 8003d0e <_malloc_r+0x82>
 8003cc0:	4629      	mov	r1, r5
 8003cc2:	4638      	mov	r0, r7
 8003cc4:	f7ff ffc2 	bl	8003c4c <sbrk_aligned>
 8003cc8:	1c43      	adds	r3, r0, #1
 8003cca:	4604      	mov	r4, r0
 8003ccc:	d14d      	bne.n	8003d6a <_malloc_r+0xde>
 8003cce:	6834      	ldr	r4, [r6, #0]
 8003cd0:	4626      	mov	r6, r4
 8003cd2:	2e00      	cmp	r6, #0
 8003cd4:	d140      	bne.n	8003d58 <_malloc_r+0xcc>
 8003cd6:	6823      	ldr	r3, [r4, #0]
 8003cd8:	4631      	mov	r1, r6
 8003cda:	4638      	mov	r0, r7
 8003cdc:	eb04 0803 	add.w	r8, r4, r3
 8003ce0:	f000 f848 	bl	8003d74 <_sbrk_r>
 8003ce4:	4580      	cmp	r8, r0
 8003ce6:	d13a      	bne.n	8003d5e <_malloc_r+0xd2>
 8003ce8:	6821      	ldr	r1, [r4, #0]
 8003cea:	3503      	adds	r5, #3
 8003cec:	1a6d      	subs	r5, r5, r1
 8003cee:	f025 0503 	bic.w	r5, r5, #3
 8003cf2:	3508      	adds	r5, #8
 8003cf4:	2d0c      	cmp	r5, #12
 8003cf6:	bf38      	it	cc
 8003cf8:	250c      	movcc	r5, #12
 8003cfa:	4629      	mov	r1, r5
 8003cfc:	4638      	mov	r0, r7
 8003cfe:	f7ff ffa5 	bl	8003c4c <sbrk_aligned>
 8003d02:	3001      	adds	r0, #1
 8003d04:	d02b      	beq.n	8003d5e <_malloc_r+0xd2>
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	442b      	add	r3, r5
 8003d0a:	6023      	str	r3, [r4, #0]
 8003d0c:	e00e      	b.n	8003d2c <_malloc_r+0xa0>
 8003d0e:	6822      	ldr	r2, [r4, #0]
 8003d10:	1b52      	subs	r2, r2, r5
 8003d12:	d41e      	bmi.n	8003d52 <_malloc_r+0xc6>
 8003d14:	2a0b      	cmp	r2, #11
 8003d16:	d916      	bls.n	8003d46 <_malloc_r+0xba>
 8003d18:	1961      	adds	r1, r4, r5
 8003d1a:	42a3      	cmp	r3, r4
 8003d1c:	6025      	str	r5, [r4, #0]
 8003d1e:	bf18      	it	ne
 8003d20:	6059      	strne	r1, [r3, #4]
 8003d22:	6863      	ldr	r3, [r4, #4]
 8003d24:	bf08      	it	eq
 8003d26:	6031      	streq	r1, [r6, #0]
 8003d28:	5162      	str	r2, [r4, r5]
 8003d2a:	604b      	str	r3, [r1, #4]
 8003d2c:	4638      	mov	r0, r7
 8003d2e:	f104 060b 	add.w	r6, r4, #11
 8003d32:	f000 f877 	bl	8003e24 <__malloc_unlock>
 8003d36:	f026 0607 	bic.w	r6, r6, #7
 8003d3a:	1d23      	adds	r3, r4, #4
 8003d3c:	1af2      	subs	r2, r6, r3
 8003d3e:	d0b6      	beq.n	8003cae <_malloc_r+0x22>
 8003d40:	1b9b      	subs	r3, r3, r6
 8003d42:	50a3      	str	r3, [r4, r2]
 8003d44:	e7b3      	b.n	8003cae <_malloc_r+0x22>
 8003d46:	6862      	ldr	r2, [r4, #4]
 8003d48:	42a3      	cmp	r3, r4
 8003d4a:	bf0c      	ite	eq
 8003d4c:	6032      	streq	r2, [r6, #0]
 8003d4e:	605a      	strne	r2, [r3, #4]
 8003d50:	e7ec      	b.n	8003d2c <_malloc_r+0xa0>
 8003d52:	4623      	mov	r3, r4
 8003d54:	6864      	ldr	r4, [r4, #4]
 8003d56:	e7b2      	b.n	8003cbe <_malloc_r+0x32>
 8003d58:	4634      	mov	r4, r6
 8003d5a:	6876      	ldr	r6, [r6, #4]
 8003d5c:	e7b9      	b.n	8003cd2 <_malloc_r+0x46>
 8003d5e:	230c      	movs	r3, #12
 8003d60:	603b      	str	r3, [r7, #0]
 8003d62:	4638      	mov	r0, r7
 8003d64:	f000 f85e 	bl	8003e24 <__malloc_unlock>
 8003d68:	e7a1      	b.n	8003cae <_malloc_r+0x22>
 8003d6a:	6025      	str	r5, [r4, #0]
 8003d6c:	e7de      	b.n	8003d2c <_malloc_r+0xa0>
 8003d6e:	bf00      	nop
 8003d70:	2000030c 	.word	0x2000030c

08003d74 <_sbrk_r>:
 8003d74:	b538      	push	{r3, r4, r5, lr}
 8003d76:	4d06      	ldr	r5, [pc, #24]	; (8003d90 <_sbrk_r+0x1c>)
 8003d78:	2300      	movs	r3, #0
 8003d7a:	4604      	mov	r4, r0
 8003d7c:	4608      	mov	r0, r1
 8003d7e:	602b      	str	r3, [r5, #0]
 8003d80:	f7fd fa82 	bl	8001288 <_sbrk>
 8003d84:	1c43      	adds	r3, r0, #1
 8003d86:	d102      	bne.n	8003d8e <_sbrk_r+0x1a>
 8003d88:	682b      	ldr	r3, [r5, #0]
 8003d8a:	b103      	cbz	r3, 8003d8e <_sbrk_r+0x1a>
 8003d8c:	6023      	str	r3, [r4, #0]
 8003d8e:	bd38      	pop	{r3, r4, r5, pc}
 8003d90:	20000314 	.word	0x20000314

08003d94 <__assert_func>:
 8003d94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003d96:	4614      	mov	r4, r2
 8003d98:	461a      	mov	r2, r3
 8003d9a:	4b09      	ldr	r3, [pc, #36]	; (8003dc0 <__assert_func+0x2c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4605      	mov	r5, r0
 8003da0:	68d8      	ldr	r0, [r3, #12]
 8003da2:	b14c      	cbz	r4, 8003db8 <__assert_func+0x24>
 8003da4:	4b07      	ldr	r3, [pc, #28]	; (8003dc4 <__assert_func+0x30>)
 8003da6:	9100      	str	r1, [sp, #0]
 8003da8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003dac:	4906      	ldr	r1, [pc, #24]	; (8003dc8 <__assert_func+0x34>)
 8003dae:	462b      	mov	r3, r5
 8003db0:	f000 f80e 	bl	8003dd0 <fiprintf>
 8003db4:	f000 fa64 	bl	8004280 <abort>
 8003db8:	4b04      	ldr	r3, [pc, #16]	; (8003dcc <__assert_func+0x38>)
 8003dba:	461c      	mov	r4, r3
 8003dbc:	e7f3      	b.n	8003da6 <__assert_func+0x12>
 8003dbe:	bf00      	nop
 8003dc0:	20000008 	.word	0x20000008
 8003dc4:	08004afc 	.word	0x08004afc
 8003dc8:	08004b09 	.word	0x08004b09
 8003dcc:	08004b37 	.word	0x08004b37

08003dd0 <fiprintf>:
 8003dd0:	b40e      	push	{r1, r2, r3}
 8003dd2:	b503      	push	{r0, r1, lr}
 8003dd4:	4601      	mov	r1, r0
 8003dd6:	ab03      	add	r3, sp, #12
 8003dd8:	4805      	ldr	r0, [pc, #20]	; (8003df0 <fiprintf+0x20>)
 8003dda:	f853 2b04 	ldr.w	r2, [r3], #4
 8003dde:	6800      	ldr	r0, [r0, #0]
 8003de0:	9301      	str	r3, [sp, #4]
 8003de2:	f000 f84f 	bl	8003e84 <_vfiprintf_r>
 8003de6:	b002      	add	sp, #8
 8003de8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dec:	b003      	add	sp, #12
 8003dee:	4770      	bx	lr
 8003df0:	20000008 	.word	0x20000008

08003df4 <__ascii_mbtowc>:
 8003df4:	b082      	sub	sp, #8
 8003df6:	b901      	cbnz	r1, 8003dfa <__ascii_mbtowc+0x6>
 8003df8:	a901      	add	r1, sp, #4
 8003dfa:	b142      	cbz	r2, 8003e0e <__ascii_mbtowc+0x1a>
 8003dfc:	b14b      	cbz	r3, 8003e12 <__ascii_mbtowc+0x1e>
 8003dfe:	7813      	ldrb	r3, [r2, #0]
 8003e00:	600b      	str	r3, [r1, #0]
 8003e02:	7812      	ldrb	r2, [r2, #0]
 8003e04:	1e10      	subs	r0, r2, #0
 8003e06:	bf18      	it	ne
 8003e08:	2001      	movne	r0, #1
 8003e0a:	b002      	add	sp, #8
 8003e0c:	4770      	bx	lr
 8003e0e:	4610      	mov	r0, r2
 8003e10:	e7fb      	b.n	8003e0a <__ascii_mbtowc+0x16>
 8003e12:	f06f 0001 	mvn.w	r0, #1
 8003e16:	e7f8      	b.n	8003e0a <__ascii_mbtowc+0x16>

08003e18 <__malloc_lock>:
 8003e18:	4801      	ldr	r0, [pc, #4]	; (8003e20 <__malloc_lock+0x8>)
 8003e1a:	f000 bbf1 	b.w	8004600 <__retarget_lock_acquire_recursive>
 8003e1e:	bf00      	nop
 8003e20:	20000318 	.word	0x20000318

08003e24 <__malloc_unlock>:
 8003e24:	4801      	ldr	r0, [pc, #4]	; (8003e2c <__malloc_unlock+0x8>)
 8003e26:	f000 bbec 	b.w	8004602 <__retarget_lock_release_recursive>
 8003e2a:	bf00      	nop
 8003e2c:	20000318 	.word	0x20000318

08003e30 <__sfputc_r>:
 8003e30:	6893      	ldr	r3, [r2, #8]
 8003e32:	3b01      	subs	r3, #1
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	b410      	push	{r4}
 8003e38:	6093      	str	r3, [r2, #8]
 8003e3a:	da08      	bge.n	8003e4e <__sfputc_r+0x1e>
 8003e3c:	6994      	ldr	r4, [r2, #24]
 8003e3e:	42a3      	cmp	r3, r4
 8003e40:	db01      	blt.n	8003e46 <__sfputc_r+0x16>
 8003e42:	290a      	cmp	r1, #10
 8003e44:	d103      	bne.n	8003e4e <__sfputc_r+0x1e>
 8003e46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e4a:	f000 b94b 	b.w	80040e4 <__swbuf_r>
 8003e4e:	6813      	ldr	r3, [r2, #0]
 8003e50:	1c58      	adds	r0, r3, #1
 8003e52:	6010      	str	r0, [r2, #0]
 8003e54:	7019      	strb	r1, [r3, #0]
 8003e56:	4608      	mov	r0, r1
 8003e58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <__sfputs_r>:
 8003e5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e60:	4606      	mov	r6, r0
 8003e62:	460f      	mov	r7, r1
 8003e64:	4614      	mov	r4, r2
 8003e66:	18d5      	adds	r5, r2, r3
 8003e68:	42ac      	cmp	r4, r5
 8003e6a:	d101      	bne.n	8003e70 <__sfputs_r+0x12>
 8003e6c:	2000      	movs	r0, #0
 8003e6e:	e007      	b.n	8003e80 <__sfputs_r+0x22>
 8003e70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e74:	463a      	mov	r2, r7
 8003e76:	4630      	mov	r0, r6
 8003e78:	f7ff ffda 	bl	8003e30 <__sfputc_r>
 8003e7c:	1c43      	adds	r3, r0, #1
 8003e7e:	d1f3      	bne.n	8003e68 <__sfputs_r+0xa>
 8003e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003e84 <_vfiprintf_r>:
 8003e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e88:	460d      	mov	r5, r1
 8003e8a:	b09d      	sub	sp, #116	; 0x74
 8003e8c:	4614      	mov	r4, r2
 8003e8e:	4698      	mov	r8, r3
 8003e90:	4606      	mov	r6, r0
 8003e92:	b118      	cbz	r0, 8003e9c <_vfiprintf_r+0x18>
 8003e94:	6983      	ldr	r3, [r0, #24]
 8003e96:	b90b      	cbnz	r3, 8003e9c <_vfiprintf_r+0x18>
 8003e98:	f000 fb14 	bl	80044c4 <__sinit>
 8003e9c:	4b89      	ldr	r3, [pc, #548]	; (80040c4 <_vfiprintf_r+0x240>)
 8003e9e:	429d      	cmp	r5, r3
 8003ea0:	d11b      	bne.n	8003eda <_vfiprintf_r+0x56>
 8003ea2:	6875      	ldr	r5, [r6, #4]
 8003ea4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ea6:	07d9      	lsls	r1, r3, #31
 8003ea8:	d405      	bmi.n	8003eb6 <_vfiprintf_r+0x32>
 8003eaa:	89ab      	ldrh	r3, [r5, #12]
 8003eac:	059a      	lsls	r2, r3, #22
 8003eae:	d402      	bmi.n	8003eb6 <_vfiprintf_r+0x32>
 8003eb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003eb2:	f000 fba5 	bl	8004600 <__retarget_lock_acquire_recursive>
 8003eb6:	89ab      	ldrh	r3, [r5, #12]
 8003eb8:	071b      	lsls	r3, r3, #28
 8003eba:	d501      	bpl.n	8003ec0 <_vfiprintf_r+0x3c>
 8003ebc:	692b      	ldr	r3, [r5, #16]
 8003ebe:	b9eb      	cbnz	r3, 8003efc <_vfiprintf_r+0x78>
 8003ec0:	4629      	mov	r1, r5
 8003ec2:	4630      	mov	r0, r6
 8003ec4:	f000 f96e 	bl	80041a4 <__swsetup_r>
 8003ec8:	b1c0      	cbz	r0, 8003efc <_vfiprintf_r+0x78>
 8003eca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ecc:	07dc      	lsls	r4, r3, #31
 8003ece:	d50e      	bpl.n	8003eee <_vfiprintf_r+0x6a>
 8003ed0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ed4:	b01d      	add	sp, #116	; 0x74
 8003ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eda:	4b7b      	ldr	r3, [pc, #492]	; (80040c8 <_vfiprintf_r+0x244>)
 8003edc:	429d      	cmp	r5, r3
 8003ede:	d101      	bne.n	8003ee4 <_vfiprintf_r+0x60>
 8003ee0:	68b5      	ldr	r5, [r6, #8]
 8003ee2:	e7df      	b.n	8003ea4 <_vfiprintf_r+0x20>
 8003ee4:	4b79      	ldr	r3, [pc, #484]	; (80040cc <_vfiprintf_r+0x248>)
 8003ee6:	429d      	cmp	r5, r3
 8003ee8:	bf08      	it	eq
 8003eea:	68f5      	ldreq	r5, [r6, #12]
 8003eec:	e7da      	b.n	8003ea4 <_vfiprintf_r+0x20>
 8003eee:	89ab      	ldrh	r3, [r5, #12]
 8003ef0:	0598      	lsls	r0, r3, #22
 8003ef2:	d4ed      	bmi.n	8003ed0 <_vfiprintf_r+0x4c>
 8003ef4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ef6:	f000 fb84 	bl	8004602 <__retarget_lock_release_recursive>
 8003efa:	e7e9      	b.n	8003ed0 <_vfiprintf_r+0x4c>
 8003efc:	2300      	movs	r3, #0
 8003efe:	9309      	str	r3, [sp, #36]	; 0x24
 8003f00:	2320      	movs	r3, #32
 8003f02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003f06:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f0a:	2330      	movs	r3, #48	; 0x30
 8003f0c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80040d0 <_vfiprintf_r+0x24c>
 8003f10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003f14:	f04f 0901 	mov.w	r9, #1
 8003f18:	4623      	mov	r3, r4
 8003f1a:	469a      	mov	sl, r3
 8003f1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f20:	b10a      	cbz	r2, 8003f26 <_vfiprintf_r+0xa2>
 8003f22:	2a25      	cmp	r2, #37	; 0x25
 8003f24:	d1f9      	bne.n	8003f1a <_vfiprintf_r+0x96>
 8003f26:	ebba 0b04 	subs.w	fp, sl, r4
 8003f2a:	d00b      	beq.n	8003f44 <_vfiprintf_r+0xc0>
 8003f2c:	465b      	mov	r3, fp
 8003f2e:	4622      	mov	r2, r4
 8003f30:	4629      	mov	r1, r5
 8003f32:	4630      	mov	r0, r6
 8003f34:	f7ff ff93 	bl	8003e5e <__sfputs_r>
 8003f38:	3001      	adds	r0, #1
 8003f3a:	f000 80aa 	beq.w	8004092 <_vfiprintf_r+0x20e>
 8003f3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f40:	445a      	add	r2, fp
 8003f42:	9209      	str	r2, [sp, #36]	; 0x24
 8003f44:	f89a 3000 	ldrb.w	r3, [sl]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	f000 80a2 	beq.w	8004092 <_vfiprintf_r+0x20e>
 8003f4e:	2300      	movs	r3, #0
 8003f50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f58:	f10a 0a01 	add.w	sl, sl, #1
 8003f5c:	9304      	str	r3, [sp, #16]
 8003f5e:	9307      	str	r3, [sp, #28]
 8003f60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f64:	931a      	str	r3, [sp, #104]	; 0x68
 8003f66:	4654      	mov	r4, sl
 8003f68:	2205      	movs	r2, #5
 8003f6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f6e:	4858      	ldr	r0, [pc, #352]	; (80040d0 <_vfiprintf_r+0x24c>)
 8003f70:	f7fc f93e 	bl	80001f0 <memchr>
 8003f74:	9a04      	ldr	r2, [sp, #16]
 8003f76:	b9d8      	cbnz	r0, 8003fb0 <_vfiprintf_r+0x12c>
 8003f78:	06d1      	lsls	r1, r2, #27
 8003f7a:	bf44      	itt	mi
 8003f7c:	2320      	movmi	r3, #32
 8003f7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f82:	0713      	lsls	r3, r2, #28
 8003f84:	bf44      	itt	mi
 8003f86:	232b      	movmi	r3, #43	; 0x2b
 8003f88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f8c:	f89a 3000 	ldrb.w	r3, [sl]
 8003f90:	2b2a      	cmp	r3, #42	; 0x2a
 8003f92:	d015      	beq.n	8003fc0 <_vfiprintf_r+0x13c>
 8003f94:	9a07      	ldr	r2, [sp, #28]
 8003f96:	4654      	mov	r4, sl
 8003f98:	2000      	movs	r0, #0
 8003f9a:	f04f 0c0a 	mov.w	ip, #10
 8003f9e:	4621      	mov	r1, r4
 8003fa0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fa4:	3b30      	subs	r3, #48	; 0x30
 8003fa6:	2b09      	cmp	r3, #9
 8003fa8:	d94e      	bls.n	8004048 <_vfiprintf_r+0x1c4>
 8003faa:	b1b0      	cbz	r0, 8003fda <_vfiprintf_r+0x156>
 8003fac:	9207      	str	r2, [sp, #28]
 8003fae:	e014      	b.n	8003fda <_vfiprintf_r+0x156>
 8003fb0:	eba0 0308 	sub.w	r3, r0, r8
 8003fb4:	fa09 f303 	lsl.w	r3, r9, r3
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	9304      	str	r3, [sp, #16]
 8003fbc:	46a2      	mov	sl, r4
 8003fbe:	e7d2      	b.n	8003f66 <_vfiprintf_r+0xe2>
 8003fc0:	9b03      	ldr	r3, [sp, #12]
 8003fc2:	1d19      	adds	r1, r3, #4
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	9103      	str	r1, [sp, #12]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	bfbb      	ittet	lt
 8003fcc:	425b      	neglt	r3, r3
 8003fce:	f042 0202 	orrlt.w	r2, r2, #2
 8003fd2:	9307      	strge	r3, [sp, #28]
 8003fd4:	9307      	strlt	r3, [sp, #28]
 8003fd6:	bfb8      	it	lt
 8003fd8:	9204      	strlt	r2, [sp, #16]
 8003fda:	7823      	ldrb	r3, [r4, #0]
 8003fdc:	2b2e      	cmp	r3, #46	; 0x2e
 8003fde:	d10c      	bne.n	8003ffa <_vfiprintf_r+0x176>
 8003fe0:	7863      	ldrb	r3, [r4, #1]
 8003fe2:	2b2a      	cmp	r3, #42	; 0x2a
 8003fe4:	d135      	bne.n	8004052 <_vfiprintf_r+0x1ce>
 8003fe6:	9b03      	ldr	r3, [sp, #12]
 8003fe8:	1d1a      	adds	r2, r3, #4
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	9203      	str	r2, [sp, #12]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	bfb8      	it	lt
 8003ff2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8003ff6:	3402      	adds	r4, #2
 8003ff8:	9305      	str	r3, [sp, #20]
 8003ffa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80040e0 <_vfiprintf_r+0x25c>
 8003ffe:	7821      	ldrb	r1, [r4, #0]
 8004000:	2203      	movs	r2, #3
 8004002:	4650      	mov	r0, sl
 8004004:	f7fc f8f4 	bl	80001f0 <memchr>
 8004008:	b140      	cbz	r0, 800401c <_vfiprintf_r+0x198>
 800400a:	2340      	movs	r3, #64	; 0x40
 800400c:	eba0 000a 	sub.w	r0, r0, sl
 8004010:	fa03 f000 	lsl.w	r0, r3, r0
 8004014:	9b04      	ldr	r3, [sp, #16]
 8004016:	4303      	orrs	r3, r0
 8004018:	3401      	adds	r4, #1
 800401a:	9304      	str	r3, [sp, #16]
 800401c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004020:	482c      	ldr	r0, [pc, #176]	; (80040d4 <_vfiprintf_r+0x250>)
 8004022:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004026:	2206      	movs	r2, #6
 8004028:	f7fc f8e2 	bl	80001f0 <memchr>
 800402c:	2800      	cmp	r0, #0
 800402e:	d03f      	beq.n	80040b0 <_vfiprintf_r+0x22c>
 8004030:	4b29      	ldr	r3, [pc, #164]	; (80040d8 <_vfiprintf_r+0x254>)
 8004032:	bb1b      	cbnz	r3, 800407c <_vfiprintf_r+0x1f8>
 8004034:	9b03      	ldr	r3, [sp, #12]
 8004036:	3307      	adds	r3, #7
 8004038:	f023 0307 	bic.w	r3, r3, #7
 800403c:	3308      	adds	r3, #8
 800403e:	9303      	str	r3, [sp, #12]
 8004040:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004042:	443b      	add	r3, r7
 8004044:	9309      	str	r3, [sp, #36]	; 0x24
 8004046:	e767      	b.n	8003f18 <_vfiprintf_r+0x94>
 8004048:	fb0c 3202 	mla	r2, ip, r2, r3
 800404c:	460c      	mov	r4, r1
 800404e:	2001      	movs	r0, #1
 8004050:	e7a5      	b.n	8003f9e <_vfiprintf_r+0x11a>
 8004052:	2300      	movs	r3, #0
 8004054:	3401      	adds	r4, #1
 8004056:	9305      	str	r3, [sp, #20]
 8004058:	4619      	mov	r1, r3
 800405a:	f04f 0c0a 	mov.w	ip, #10
 800405e:	4620      	mov	r0, r4
 8004060:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004064:	3a30      	subs	r2, #48	; 0x30
 8004066:	2a09      	cmp	r2, #9
 8004068:	d903      	bls.n	8004072 <_vfiprintf_r+0x1ee>
 800406a:	2b00      	cmp	r3, #0
 800406c:	d0c5      	beq.n	8003ffa <_vfiprintf_r+0x176>
 800406e:	9105      	str	r1, [sp, #20]
 8004070:	e7c3      	b.n	8003ffa <_vfiprintf_r+0x176>
 8004072:	fb0c 2101 	mla	r1, ip, r1, r2
 8004076:	4604      	mov	r4, r0
 8004078:	2301      	movs	r3, #1
 800407a:	e7f0      	b.n	800405e <_vfiprintf_r+0x1da>
 800407c:	ab03      	add	r3, sp, #12
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	462a      	mov	r2, r5
 8004082:	4b16      	ldr	r3, [pc, #88]	; (80040dc <_vfiprintf_r+0x258>)
 8004084:	a904      	add	r1, sp, #16
 8004086:	4630      	mov	r0, r6
 8004088:	f7fd ff9a 	bl	8001fc0 <_printf_float>
 800408c:	4607      	mov	r7, r0
 800408e:	1c78      	adds	r0, r7, #1
 8004090:	d1d6      	bne.n	8004040 <_vfiprintf_r+0x1bc>
 8004092:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004094:	07d9      	lsls	r1, r3, #31
 8004096:	d405      	bmi.n	80040a4 <_vfiprintf_r+0x220>
 8004098:	89ab      	ldrh	r3, [r5, #12]
 800409a:	059a      	lsls	r2, r3, #22
 800409c:	d402      	bmi.n	80040a4 <_vfiprintf_r+0x220>
 800409e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80040a0:	f000 faaf 	bl	8004602 <__retarget_lock_release_recursive>
 80040a4:	89ab      	ldrh	r3, [r5, #12]
 80040a6:	065b      	lsls	r3, r3, #25
 80040a8:	f53f af12 	bmi.w	8003ed0 <_vfiprintf_r+0x4c>
 80040ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80040ae:	e711      	b.n	8003ed4 <_vfiprintf_r+0x50>
 80040b0:	ab03      	add	r3, sp, #12
 80040b2:	9300      	str	r3, [sp, #0]
 80040b4:	462a      	mov	r2, r5
 80040b6:	4b09      	ldr	r3, [pc, #36]	; (80040dc <_vfiprintf_r+0x258>)
 80040b8:	a904      	add	r1, sp, #16
 80040ba:	4630      	mov	r0, r6
 80040bc:	f7fe fa24 	bl	8002508 <_printf_i>
 80040c0:	e7e4      	b.n	800408c <_vfiprintf_r+0x208>
 80040c2:	bf00      	nop
 80040c4:	08004c74 	.word	0x08004c74
 80040c8:	08004c94 	.word	0x08004c94
 80040cc:	08004c54 	.word	0x08004c54
 80040d0:	08004b42 	.word	0x08004b42
 80040d4:	08004b4c 	.word	0x08004b4c
 80040d8:	08001fc1 	.word	0x08001fc1
 80040dc:	08003e5f 	.word	0x08003e5f
 80040e0:	08004b48 	.word	0x08004b48

080040e4 <__swbuf_r>:
 80040e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e6:	460e      	mov	r6, r1
 80040e8:	4614      	mov	r4, r2
 80040ea:	4605      	mov	r5, r0
 80040ec:	b118      	cbz	r0, 80040f6 <__swbuf_r+0x12>
 80040ee:	6983      	ldr	r3, [r0, #24]
 80040f0:	b90b      	cbnz	r3, 80040f6 <__swbuf_r+0x12>
 80040f2:	f000 f9e7 	bl	80044c4 <__sinit>
 80040f6:	4b21      	ldr	r3, [pc, #132]	; (800417c <__swbuf_r+0x98>)
 80040f8:	429c      	cmp	r4, r3
 80040fa:	d12b      	bne.n	8004154 <__swbuf_r+0x70>
 80040fc:	686c      	ldr	r4, [r5, #4]
 80040fe:	69a3      	ldr	r3, [r4, #24]
 8004100:	60a3      	str	r3, [r4, #8]
 8004102:	89a3      	ldrh	r3, [r4, #12]
 8004104:	071a      	lsls	r2, r3, #28
 8004106:	d52f      	bpl.n	8004168 <__swbuf_r+0x84>
 8004108:	6923      	ldr	r3, [r4, #16]
 800410a:	b36b      	cbz	r3, 8004168 <__swbuf_r+0x84>
 800410c:	6923      	ldr	r3, [r4, #16]
 800410e:	6820      	ldr	r0, [r4, #0]
 8004110:	1ac0      	subs	r0, r0, r3
 8004112:	6963      	ldr	r3, [r4, #20]
 8004114:	b2f6      	uxtb	r6, r6
 8004116:	4283      	cmp	r3, r0
 8004118:	4637      	mov	r7, r6
 800411a:	dc04      	bgt.n	8004126 <__swbuf_r+0x42>
 800411c:	4621      	mov	r1, r4
 800411e:	4628      	mov	r0, r5
 8004120:	f000 f93c 	bl	800439c <_fflush_r>
 8004124:	bb30      	cbnz	r0, 8004174 <__swbuf_r+0x90>
 8004126:	68a3      	ldr	r3, [r4, #8]
 8004128:	3b01      	subs	r3, #1
 800412a:	60a3      	str	r3, [r4, #8]
 800412c:	6823      	ldr	r3, [r4, #0]
 800412e:	1c5a      	adds	r2, r3, #1
 8004130:	6022      	str	r2, [r4, #0]
 8004132:	701e      	strb	r6, [r3, #0]
 8004134:	6963      	ldr	r3, [r4, #20]
 8004136:	3001      	adds	r0, #1
 8004138:	4283      	cmp	r3, r0
 800413a:	d004      	beq.n	8004146 <__swbuf_r+0x62>
 800413c:	89a3      	ldrh	r3, [r4, #12]
 800413e:	07db      	lsls	r3, r3, #31
 8004140:	d506      	bpl.n	8004150 <__swbuf_r+0x6c>
 8004142:	2e0a      	cmp	r6, #10
 8004144:	d104      	bne.n	8004150 <__swbuf_r+0x6c>
 8004146:	4621      	mov	r1, r4
 8004148:	4628      	mov	r0, r5
 800414a:	f000 f927 	bl	800439c <_fflush_r>
 800414e:	b988      	cbnz	r0, 8004174 <__swbuf_r+0x90>
 8004150:	4638      	mov	r0, r7
 8004152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004154:	4b0a      	ldr	r3, [pc, #40]	; (8004180 <__swbuf_r+0x9c>)
 8004156:	429c      	cmp	r4, r3
 8004158:	d101      	bne.n	800415e <__swbuf_r+0x7a>
 800415a:	68ac      	ldr	r4, [r5, #8]
 800415c:	e7cf      	b.n	80040fe <__swbuf_r+0x1a>
 800415e:	4b09      	ldr	r3, [pc, #36]	; (8004184 <__swbuf_r+0xa0>)
 8004160:	429c      	cmp	r4, r3
 8004162:	bf08      	it	eq
 8004164:	68ec      	ldreq	r4, [r5, #12]
 8004166:	e7ca      	b.n	80040fe <__swbuf_r+0x1a>
 8004168:	4621      	mov	r1, r4
 800416a:	4628      	mov	r0, r5
 800416c:	f000 f81a 	bl	80041a4 <__swsetup_r>
 8004170:	2800      	cmp	r0, #0
 8004172:	d0cb      	beq.n	800410c <__swbuf_r+0x28>
 8004174:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004178:	e7ea      	b.n	8004150 <__swbuf_r+0x6c>
 800417a:	bf00      	nop
 800417c:	08004c74 	.word	0x08004c74
 8004180:	08004c94 	.word	0x08004c94
 8004184:	08004c54 	.word	0x08004c54

08004188 <__ascii_wctomb>:
 8004188:	b149      	cbz	r1, 800419e <__ascii_wctomb+0x16>
 800418a:	2aff      	cmp	r2, #255	; 0xff
 800418c:	bf85      	ittet	hi
 800418e:	238a      	movhi	r3, #138	; 0x8a
 8004190:	6003      	strhi	r3, [r0, #0]
 8004192:	700a      	strbls	r2, [r1, #0]
 8004194:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8004198:	bf98      	it	ls
 800419a:	2001      	movls	r0, #1
 800419c:	4770      	bx	lr
 800419e:	4608      	mov	r0, r1
 80041a0:	4770      	bx	lr
	...

080041a4 <__swsetup_r>:
 80041a4:	4b32      	ldr	r3, [pc, #200]	; (8004270 <__swsetup_r+0xcc>)
 80041a6:	b570      	push	{r4, r5, r6, lr}
 80041a8:	681d      	ldr	r5, [r3, #0]
 80041aa:	4606      	mov	r6, r0
 80041ac:	460c      	mov	r4, r1
 80041ae:	b125      	cbz	r5, 80041ba <__swsetup_r+0x16>
 80041b0:	69ab      	ldr	r3, [r5, #24]
 80041b2:	b913      	cbnz	r3, 80041ba <__swsetup_r+0x16>
 80041b4:	4628      	mov	r0, r5
 80041b6:	f000 f985 	bl	80044c4 <__sinit>
 80041ba:	4b2e      	ldr	r3, [pc, #184]	; (8004274 <__swsetup_r+0xd0>)
 80041bc:	429c      	cmp	r4, r3
 80041be:	d10f      	bne.n	80041e0 <__swsetup_r+0x3c>
 80041c0:	686c      	ldr	r4, [r5, #4]
 80041c2:	89a3      	ldrh	r3, [r4, #12]
 80041c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80041c8:	0719      	lsls	r1, r3, #28
 80041ca:	d42c      	bmi.n	8004226 <__swsetup_r+0x82>
 80041cc:	06dd      	lsls	r5, r3, #27
 80041ce:	d411      	bmi.n	80041f4 <__swsetup_r+0x50>
 80041d0:	2309      	movs	r3, #9
 80041d2:	6033      	str	r3, [r6, #0]
 80041d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80041d8:	81a3      	strh	r3, [r4, #12]
 80041da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041de:	e03e      	b.n	800425e <__swsetup_r+0xba>
 80041e0:	4b25      	ldr	r3, [pc, #148]	; (8004278 <__swsetup_r+0xd4>)
 80041e2:	429c      	cmp	r4, r3
 80041e4:	d101      	bne.n	80041ea <__swsetup_r+0x46>
 80041e6:	68ac      	ldr	r4, [r5, #8]
 80041e8:	e7eb      	b.n	80041c2 <__swsetup_r+0x1e>
 80041ea:	4b24      	ldr	r3, [pc, #144]	; (800427c <__swsetup_r+0xd8>)
 80041ec:	429c      	cmp	r4, r3
 80041ee:	bf08      	it	eq
 80041f0:	68ec      	ldreq	r4, [r5, #12]
 80041f2:	e7e6      	b.n	80041c2 <__swsetup_r+0x1e>
 80041f4:	0758      	lsls	r0, r3, #29
 80041f6:	d512      	bpl.n	800421e <__swsetup_r+0x7a>
 80041f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80041fa:	b141      	cbz	r1, 800420e <__swsetup_r+0x6a>
 80041fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004200:	4299      	cmp	r1, r3
 8004202:	d002      	beq.n	800420a <__swsetup_r+0x66>
 8004204:	4630      	mov	r0, r6
 8004206:	f7ff fcd5 	bl	8003bb4 <_free_r>
 800420a:	2300      	movs	r3, #0
 800420c:	6363      	str	r3, [r4, #52]	; 0x34
 800420e:	89a3      	ldrh	r3, [r4, #12]
 8004210:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004214:	81a3      	strh	r3, [r4, #12]
 8004216:	2300      	movs	r3, #0
 8004218:	6063      	str	r3, [r4, #4]
 800421a:	6923      	ldr	r3, [r4, #16]
 800421c:	6023      	str	r3, [r4, #0]
 800421e:	89a3      	ldrh	r3, [r4, #12]
 8004220:	f043 0308 	orr.w	r3, r3, #8
 8004224:	81a3      	strh	r3, [r4, #12]
 8004226:	6923      	ldr	r3, [r4, #16]
 8004228:	b94b      	cbnz	r3, 800423e <__swsetup_r+0x9a>
 800422a:	89a3      	ldrh	r3, [r4, #12]
 800422c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004234:	d003      	beq.n	800423e <__swsetup_r+0x9a>
 8004236:	4621      	mov	r1, r4
 8004238:	4630      	mov	r0, r6
 800423a:	f000 fa09 	bl	8004650 <__smakebuf_r>
 800423e:	89a0      	ldrh	r0, [r4, #12]
 8004240:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004244:	f010 0301 	ands.w	r3, r0, #1
 8004248:	d00a      	beq.n	8004260 <__swsetup_r+0xbc>
 800424a:	2300      	movs	r3, #0
 800424c:	60a3      	str	r3, [r4, #8]
 800424e:	6963      	ldr	r3, [r4, #20]
 8004250:	425b      	negs	r3, r3
 8004252:	61a3      	str	r3, [r4, #24]
 8004254:	6923      	ldr	r3, [r4, #16]
 8004256:	b943      	cbnz	r3, 800426a <__swsetup_r+0xc6>
 8004258:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800425c:	d1ba      	bne.n	80041d4 <__swsetup_r+0x30>
 800425e:	bd70      	pop	{r4, r5, r6, pc}
 8004260:	0781      	lsls	r1, r0, #30
 8004262:	bf58      	it	pl
 8004264:	6963      	ldrpl	r3, [r4, #20]
 8004266:	60a3      	str	r3, [r4, #8]
 8004268:	e7f4      	b.n	8004254 <__swsetup_r+0xb0>
 800426a:	2000      	movs	r0, #0
 800426c:	e7f7      	b.n	800425e <__swsetup_r+0xba>
 800426e:	bf00      	nop
 8004270:	20000008 	.word	0x20000008
 8004274:	08004c74 	.word	0x08004c74
 8004278:	08004c94 	.word	0x08004c94
 800427c:	08004c54 	.word	0x08004c54

08004280 <abort>:
 8004280:	b508      	push	{r3, lr}
 8004282:	2006      	movs	r0, #6
 8004284:	f000 fa4c 	bl	8004720 <raise>
 8004288:	2001      	movs	r0, #1
 800428a:	f7fc ff85 	bl	8001198 <_exit>
	...

08004290 <__sflush_r>:
 8004290:	898a      	ldrh	r2, [r1, #12]
 8004292:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004296:	4605      	mov	r5, r0
 8004298:	0710      	lsls	r0, r2, #28
 800429a:	460c      	mov	r4, r1
 800429c:	d458      	bmi.n	8004350 <__sflush_r+0xc0>
 800429e:	684b      	ldr	r3, [r1, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	dc05      	bgt.n	80042b0 <__sflush_r+0x20>
 80042a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	dc02      	bgt.n	80042b0 <__sflush_r+0x20>
 80042aa:	2000      	movs	r0, #0
 80042ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80042b2:	2e00      	cmp	r6, #0
 80042b4:	d0f9      	beq.n	80042aa <__sflush_r+0x1a>
 80042b6:	2300      	movs	r3, #0
 80042b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80042bc:	682f      	ldr	r7, [r5, #0]
 80042be:	602b      	str	r3, [r5, #0]
 80042c0:	d032      	beq.n	8004328 <__sflush_r+0x98>
 80042c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80042c4:	89a3      	ldrh	r3, [r4, #12]
 80042c6:	075a      	lsls	r2, r3, #29
 80042c8:	d505      	bpl.n	80042d6 <__sflush_r+0x46>
 80042ca:	6863      	ldr	r3, [r4, #4]
 80042cc:	1ac0      	subs	r0, r0, r3
 80042ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80042d0:	b10b      	cbz	r3, 80042d6 <__sflush_r+0x46>
 80042d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80042d4:	1ac0      	subs	r0, r0, r3
 80042d6:	2300      	movs	r3, #0
 80042d8:	4602      	mov	r2, r0
 80042da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80042dc:	6a21      	ldr	r1, [r4, #32]
 80042de:	4628      	mov	r0, r5
 80042e0:	47b0      	blx	r6
 80042e2:	1c43      	adds	r3, r0, #1
 80042e4:	89a3      	ldrh	r3, [r4, #12]
 80042e6:	d106      	bne.n	80042f6 <__sflush_r+0x66>
 80042e8:	6829      	ldr	r1, [r5, #0]
 80042ea:	291d      	cmp	r1, #29
 80042ec:	d82c      	bhi.n	8004348 <__sflush_r+0xb8>
 80042ee:	4a2a      	ldr	r2, [pc, #168]	; (8004398 <__sflush_r+0x108>)
 80042f0:	40ca      	lsrs	r2, r1
 80042f2:	07d6      	lsls	r6, r2, #31
 80042f4:	d528      	bpl.n	8004348 <__sflush_r+0xb8>
 80042f6:	2200      	movs	r2, #0
 80042f8:	6062      	str	r2, [r4, #4]
 80042fa:	04d9      	lsls	r1, r3, #19
 80042fc:	6922      	ldr	r2, [r4, #16]
 80042fe:	6022      	str	r2, [r4, #0]
 8004300:	d504      	bpl.n	800430c <__sflush_r+0x7c>
 8004302:	1c42      	adds	r2, r0, #1
 8004304:	d101      	bne.n	800430a <__sflush_r+0x7a>
 8004306:	682b      	ldr	r3, [r5, #0]
 8004308:	b903      	cbnz	r3, 800430c <__sflush_r+0x7c>
 800430a:	6560      	str	r0, [r4, #84]	; 0x54
 800430c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800430e:	602f      	str	r7, [r5, #0]
 8004310:	2900      	cmp	r1, #0
 8004312:	d0ca      	beq.n	80042aa <__sflush_r+0x1a>
 8004314:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004318:	4299      	cmp	r1, r3
 800431a:	d002      	beq.n	8004322 <__sflush_r+0x92>
 800431c:	4628      	mov	r0, r5
 800431e:	f7ff fc49 	bl	8003bb4 <_free_r>
 8004322:	2000      	movs	r0, #0
 8004324:	6360      	str	r0, [r4, #52]	; 0x34
 8004326:	e7c1      	b.n	80042ac <__sflush_r+0x1c>
 8004328:	6a21      	ldr	r1, [r4, #32]
 800432a:	2301      	movs	r3, #1
 800432c:	4628      	mov	r0, r5
 800432e:	47b0      	blx	r6
 8004330:	1c41      	adds	r1, r0, #1
 8004332:	d1c7      	bne.n	80042c4 <__sflush_r+0x34>
 8004334:	682b      	ldr	r3, [r5, #0]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d0c4      	beq.n	80042c4 <__sflush_r+0x34>
 800433a:	2b1d      	cmp	r3, #29
 800433c:	d001      	beq.n	8004342 <__sflush_r+0xb2>
 800433e:	2b16      	cmp	r3, #22
 8004340:	d101      	bne.n	8004346 <__sflush_r+0xb6>
 8004342:	602f      	str	r7, [r5, #0]
 8004344:	e7b1      	b.n	80042aa <__sflush_r+0x1a>
 8004346:	89a3      	ldrh	r3, [r4, #12]
 8004348:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800434c:	81a3      	strh	r3, [r4, #12]
 800434e:	e7ad      	b.n	80042ac <__sflush_r+0x1c>
 8004350:	690f      	ldr	r7, [r1, #16]
 8004352:	2f00      	cmp	r7, #0
 8004354:	d0a9      	beq.n	80042aa <__sflush_r+0x1a>
 8004356:	0793      	lsls	r3, r2, #30
 8004358:	680e      	ldr	r6, [r1, #0]
 800435a:	bf08      	it	eq
 800435c:	694b      	ldreq	r3, [r1, #20]
 800435e:	600f      	str	r7, [r1, #0]
 8004360:	bf18      	it	ne
 8004362:	2300      	movne	r3, #0
 8004364:	eba6 0807 	sub.w	r8, r6, r7
 8004368:	608b      	str	r3, [r1, #8]
 800436a:	f1b8 0f00 	cmp.w	r8, #0
 800436e:	dd9c      	ble.n	80042aa <__sflush_r+0x1a>
 8004370:	6a21      	ldr	r1, [r4, #32]
 8004372:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004374:	4643      	mov	r3, r8
 8004376:	463a      	mov	r2, r7
 8004378:	4628      	mov	r0, r5
 800437a:	47b0      	blx	r6
 800437c:	2800      	cmp	r0, #0
 800437e:	dc06      	bgt.n	800438e <__sflush_r+0xfe>
 8004380:	89a3      	ldrh	r3, [r4, #12]
 8004382:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004386:	81a3      	strh	r3, [r4, #12]
 8004388:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800438c:	e78e      	b.n	80042ac <__sflush_r+0x1c>
 800438e:	4407      	add	r7, r0
 8004390:	eba8 0800 	sub.w	r8, r8, r0
 8004394:	e7e9      	b.n	800436a <__sflush_r+0xda>
 8004396:	bf00      	nop
 8004398:	20400001 	.word	0x20400001

0800439c <_fflush_r>:
 800439c:	b538      	push	{r3, r4, r5, lr}
 800439e:	690b      	ldr	r3, [r1, #16]
 80043a0:	4605      	mov	r5, r0
 80043a2:	460c      	mov	r4, r1
 80043a4:	b913      	cbnz	r3, 80043ac <_fflush_r+0x10>
 80043a6:	2500      	movs	r5, #0
 80043a8:	4628      	mov	r0, r5
 80043aa:	bd38      	pop	{r3, r4, r5, pc}
 80043ac:	b118      	cbz	r0, 80043b6 <_fflush_r+0x1a>
 80043ae:	6983      	ldr	r3, [r0, #24]
 80043b0:	b90b      	cbnz	r3, 80043b6 <_fflush_r+0x1a>
 80043b2:	f000 f887 	bl	80044c4 <__sinit>
 80043b6:	4b14      	ldr	r3, [pc, #80]	; (8004408 <_fflush_r+0x6c>)
 80043b8:	429c      	cmp	r4, r3
 80043ba:	d11b      	bne.n	80043f4 <_fflush_r+0x58>
 80043bc:	686c      	ldr	r4, [r5, #4]
 80043be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d0ef      	beq.n	80043a6 <_fflush_r+0xa>
 80043c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80043c8:	07d0      	lsls	r0, r2, #31
 80043ca:	d404      	bmi.n	80043d6 <_fflush_r+0x3a>
 80043cc:	0599      	lsls	r1, r3, #22
 80043ce:	d402      	bmi.n	80043d6 <_fflush_r+0x3a>
 80043d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80043d2:	f000 f915 	bl	8004600 <__retarget_lock_acquire_recursive>
 80043d6:	4628      	mov	r0, r5
 80043d8:	4621      	mov	r1, r4
 80043da:	f7ff ff59 	bl	8004290 <__sflush_r>
 80043de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80043e0:	07da      	lsls	r2, r3, #31
 80043e2:	4605      	mov	r5, r0
 80043e4:	d4e0      	bmi.n	80043a8 <_fflush_r+0xc>
 80043e6:	89a3      	ldrh	r3, [r4, #12]
 80043e8:	059b      	lsls	r3, r3, #22
 80043ea:	d4dd      	bmi.n	80043a8 <_fflush_r+0xc>
 80043ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80043ee:	f000 f908 	bl	8004602 <__retarget_lock_release_recursive>
 80043f2:	e7d9      	b.n	80043a8 <_fflush_r+0xc>
 80043f4:	4b05      	ldr	r3, [pc, #20]	; (800440c <_fflush_r+0x70>)
 80043f6:	429c      	cmp	r4, r3
 80043f8:	d101      	bne.n	80043fe <_fflush_r+0x62>
 80043fa:	68ac      	ldr	r4, [r5, #8]
 80043fc:	e7df      	b.n	80043be <_fflush_r+0x22>
 80043fe:	4b04      	ldr	r3, [pc, #16]	; (8004410 <_fflush_r+0x74>)
 8004400:	429c      	cmp	r4, r3
 8004402:	bf08      	it	eq
 8004404:	68ec      	ldreq	r4, [r5, #12]
 8004406:	e7da      	b.n	80043be <_fflush_r+0x22>
 8004408:	08004c74 	.word	0x08004c74
 800440c:	08004c94 	.word	0x08004c94
 8004410:	08004c54 	.word	0x08004c54

08004414 <std>:
 8004414:	2300      	movs	r3, #0
 8004416:	b510      	push	{r4, lr}
 8004418:	4604      	mov	r4, r0
 800441a:	e9c0 3300 	strd	r3, r3, [r0]
 800441e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004422:	6083      	str	r3, [r0, #8]
 8004424:	8181      	strh	r1, [r0, #12]
 8004426:	6643      	str	r3, [r0, #100]	; 0x64
 8004428:	81c2      	strh	r2, [r0, #14]
 800442a:	6183      	str	r3, [r0, #24]
 800442c:	4619      	mov	r1, r3
 800442e:	2208      	movs	r2, #8
 8004430:	305c      	adds	r0, #92	; 0x5c
 8004432:	f7fd fd1d 	bl	8001e70 <memset>
 8004436:	4b05      	ldr	r3, [pc, #20]	; (800444c <std+0x38>)
 8004438:	6263      	str	r3, [r4, #36]	; 0x24
 800443a:	4b05      	ldr	r3, [pc, #20]	; (8004450 <std+0x3c>)
 800443c:	62a3      	str	r3, [r4, #40]	; 0x28
 800443e:	4b05      	ldr	r3, [pc, #20]	; (8004454 <std+0x40>)
 8004440:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004442:	4b05      	ldr	r3, [pc, #20]	; (8004458 <std+0x44>)
 8004444:	6224      	str	r4, [r4, #32]
 8004446:	6323      	str	r3, [r4, #48]	; 0x30
 8004448:	bd10      	pop	{r4, pc}
 800444a:	bf00      	nop
 800444c:	08004759 	.word	0x08004759
 8004450:	0800477b 	.word	0x0800477b
 8004454:	080047b3 	.word	0x080047b3
 8004458:	080047d7 	.word	0x080047d7

0800445c <_cleanup_r>:
 800445c:	4901      	ldr	r1, [pc, #4]	; (8004464 <_cleanup_r+0x8>)
 800445e:	f000 b8af 	b.w	80045c0 <_fwalk_reent>
 8004462:	bf00      	nop
 8004464:	0800439d 	.word	0x0800439d

08004468 <__sfmoreglue>:
 8004468:	b570      	push	{r4, r5, r6, lr}
 800446a:	2268      	movs	r2, #104	; 0x68
 800446c:	1e4d      	subs	r5, r1, #1
 800446e:	4355      	muls	r5, r2
 8004470:	460e      	mov	r6, r1
 8004472:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004476:	f7ff fc09 	bl	8003c8c <_malloc_r>
 800447a:	4604      	mov	r4, r0
 800447c:	b140      	cbz	r0, 8004490 <__sfmoreglue+0x28>
 800447e:	2100      	movs	r1, #0
 8004480:	e9c0 1600 	strd	r1, r6, [r0]
 8004484:	300c      	adds	r0, #12
 8004486:	60a0      	str	r0, [r4, #8]
 8004488:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800448c:	f7fd fcf0 	bl	8001e70 <memset>
 8004490:	4620      	mov	r0, r4
 8004492:	bd70      	pop	{r4, r5, r6, pc}

08004494 <__sfp_lock_acquire>:
 8004494:	4801      	ldr	r0, [pc, #4]	; (800449c <__sfp_lock_acquire+0x8>)
 8004496:	f000 b8b3 	b.w	8004600 <__retarget_lock_acquire_recursive>
 800449a:	bf00      	nop
 800449c:	20000319 	.word	0x20000319

080044a0 <__sfp_lock_release>:
 80044a0:	4801      	ldr	r0, [pc, #4]	; (80044a8 <__sfp_lock_release+0x8>)
 80044a2:	f000 b8ae 	b.w	8004602 <__retarget_lock_release_recursive>
 80044a6:	bf00      	nop
 80044a8:	20000319 	.word	0x20000319

080044ac <__sinit_lock_acquire>:
 80044ac:	4801      	ldr	r0, [pc, #4]	; (80044b4 <__sinit_lock_acquire+0x8>)
 80044ae:	f000 b8a7 	b.w	8004600 <__retarget_lock_acquire_recursive>
 80044b2:	bf00      	nop
 80044b4:	2000031a 	.word	0x2000031a

080044b8 <__sinit_lock_release>:
 80044b8:	4801      	ldr	r0, [pc, #4]	; (80044c0 <__sinit_lock_release+0x8>)
 80044ba:	f000 b8a2 	b.w	8004602 <__retarget_lock_release_recursive>
 80044be:	bf00      	nop
 80044c0:	2000031a 	.word	0x2000031a

080044c4 <__sinit>:
 80044c4:	b510      	push	{r4, lr}
 80044c6:	4604      	mov	r4, r0
 80044c8:	f7ff fff0 	bl	80044ac <__sinit_lock_acquire>
 80044cc:	69a3      	ldr	r3, [r4, #24]
 80044ce:	b11b      	cbz	r3, 80044d8 <__sinit+0x14>
 80044d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044d4:	f7ff bff0 	b.w	80044b8 <__sinit_lock_release>
 80044d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80044dc:	6523      	str	r3, [r4, #80]	; 0x50
 80044de:	4b13      	ldr	r3, [pc, #76]	; (800452c <__sinit+0x68>)
 80044e0:	4a13      	ldr	r2, [pc, #76]	; (8004530 <__sinit+0x6c>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80044e6:	42a3      	cmp	r3, r4
 80044e8:	bf04      	itt	eq
 80044ea:	2301      	moveq	r3, #1
 80044ec:	61a3      	streq	r3, [r4, #24]
 80044ee:	4620      	mov	r0, r4
 80044f0:	f000 f820 	bl	8004534 <__sfp>
 80044f4:	6060      	str	r0, [r4, #4]
 80044f6:	4620      	mov	r0, r4
 80044f8:	f000 f81c 	bl	8004534 <__sfp>
 80044fc:	60a0      	str	r0, [r4, #8]
 80044fe:	4620      	mov	r0, r4
 8004500:	f000 f818 	bl	8004534 <__sfp>
 8004504:	2200      	movs	r2, #0
 8004506:	60e0      	str	r0, [r4, #12]
 8004508:	2104      	movs	r1, #4
 800450a:	6860      	ldr	r0, [r4, #4]
 800450c:	f7ff ff82 	bl	8004414 <std>
 8004510:	68a0      	ldr	r0, [r4, #8]
 8004512:	2201      	movs	r2, #1
 8004514:	2109      	movs	r1, #9
 8004516:	f7ff ff7d 	bl	8004414 <std>
 800451a:	68e0      	ldr	r0, [r4, #12]
 800451c:	2202      	movs	r2, #2
 800451e:	2112      	movs	r1, #18
 8004520:	f7ff ff78 	bl	8004414 <std>
 8004524:	2301      	movs	r3, #1
 8004526:	61a3      	str	r3, [r4, #24]
 8004528:	e7d2      	b.n	80044d0 <__sinit+0xc>
 800452a:	bf00      	nop
 800452c:	080048dc 	.word	0x080048dc
 8004530:	0800445d 	.word	0x0800445d

08004534 <__sfp>:
 8004534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004536:	4607      	mov	r7, r0
 8004538:	f7ff ffac 	bl	8004494 <__sfp_lock_acquire>
 800453c:	4b1e      	ldr	r3, [pc, #120]	; (80045b8 <__sfp+0x84>)
 800453e:	681e      	ldr	r6, [r3, #0]
 8004540:	69b3      	ldr	r3, [r6, #24]
 8004542:	b913      	cbnz	r3, 800454a <__sfp+0x16>
 8004544:	4630      	mov	r0, r6
 8004546:	f7ff ffbd 	bl	80044c4 <__sinit>
 800454a:	3648      	adds	r6, #72	; 0x48
 800454c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004550:	3b01      	subs	r3, #1
 8004552:	d503      	bpl.n	800455c <__sfp+0x28>
 8004554:	6833      	ldr	r3, [r6, #0]
 8004556:	b30b      	cbz	r3, 800459c <__sfp+0x68>
 8004558:	6836      	ldr	r6, [r6, #0]
 800455a:	e7f7      	b.n	800454c <__sfp+0x18>
 800455c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004560:	b9d5      	cbnz	r5, 8004598 <__sfp+0x64>
 8004562:	4b16      	ldr	r3, [pc, #88]	; (80045bc <__sfp+0x88>)
 8004564:	60e3      	str	r3, [r4, #12]
 8004566:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800456a:	6665      	str	r5, [r4, #100]	; 0x64
 800456c:	f000 f847 	bl	80045fe <__retarget_lock_init_recursive>
 8004570:	f7ff ff96 	bl	80044a0 <__sfp_lock_release>
 8004574:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004578:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800457c:	6025      	str	r5, [r4, #0]
 800457e:	61a5      	str	r5, [r4, #24]
 8004580:	2208      	movs	r2, #8
 8004582:	4629      	mov	r1, r5
 8004584:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004588:	f7fd fc72 	bl	8001e70 <memset>
 800458c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004590:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004594:	4620      	mov	r0, r4
 8004596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004598:	3468      	adds	r4, #104	; 0x68
 800459a:	e7d9      	b.n	8004550 <__sfp+0x1c>
 800459c:	2104      	movs	r1, #4
 800459e:	4638      	mov	r0, r7
 80045a0:	f7ff ff62 	bl	8004468 <__sfmoreglue>
 80045a4:	4604      	mov	r4, r0
 80045a6:	6030      	str	r0, [r6, #0]
 80045a8:	2800      	cmp	r0, #0
 80045aa:	d1d5      	bne.n	8004558 <__sfp+0x24>
 80045ac:	f7ff ff78 	bl	80044a0 <__sfp_lock_release>
 80045b0:	230c      	movs	r3, #12
 80045b2:	603b      	str	r3, [r7, #0]
 80045b4:	e7ee      	b.n	8004594 <__sfp+0x60>
 80045b6:	bf00      	nop
 80045b8:	080048dc 	.word	0x080048dc
 80045bc:	ffff0001 	.word	0xffff0001

080045c0 <_fwalk_reent>:
 80045c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045c4:	4606      	mov	r6, r0
 80045c6:	4688      	mov	r8, r1
 80045c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80045cc:	2700      	movs	r7, #0
 80045ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80045d2:	f1b9 0901 	subs.w	r9, r9, #1
 80045d6:	d505      	bpl.n	80045e4 <_fwalk_reent+0x24>
 80045d8:	6824      	ldr	r4, [r4, #0]
 80045da:	2c00      	cmp	r4, #0
 80045dc:	d1f7      	bne.n	80045ce <_fwalk_reent+0xe>
 80045de:	4638      	mov	r0, r7
 80045e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045e4:	89ab      	ldrh	r3, [r5, #12]
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d907      	bls.n	80045fa <_fwalk_reent+0x3a>
 80045ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80045ee:	3301      	adds	r3, #1
 80045f0:	d003      	beq.n	80045fa <_fwalk_reent+0x3a>
 80045f2:	4629      	mov	r1, r5
 80045f4:	4630      	mov	r0, r6
 80045f6:	47c0      	blx	r8
 80045f8:	4307      	orrs	r7, r0
 80045fa:	3568      	adds	r5, #104	; 0x68
 80045fc:	e7e9      	b.n	80045d2 <_fwalk_reent+0x12>

080045fe <__retarget_lock_init_recursive>:
 80045fe:	4770      	bx	lr

08004600 <__retarget_lock_acquire_recursive>:
 8004600:	4770      	bx	lr

08004602 <__retarget_lock_release_recursive>:
 8004602:	4770      	bx	lr

08004604 <__swhatbuf_r>:
 8004604:	b570      	push	{r4, r5, r6, lr}
 8004606:	460e      	mov	r6, r1
 8004608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800460c:	2900      	cmp	r1, #0
 800460e:	b096      	sub	sp, #88	; 0x58
 8004610:	4614      	mov	r4, r2
 8004612:	461d      	mov	r5, r3
 8004614:	da08      	bge.n	8004628 <__swhatbuf_r+0x24>
 8004616:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	602a      	str	r2, [r5, #0]
 800461e:	061a      	lsls	r2, r3, #24
 8004620:	d410      	bmi.n	8004644 <__swhatbuf_r+0x40>
 8004622:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004626:	e00e      	b.n	8004646 <__swhatbuf_r+0x42>
 8004628:	466a      	mov	r2, sp
 800462a:	f000 f8fb 	bl	8004824 <_fstat_r>
 800462e:	2800      	cmp	r0, #0
 8004630:	dbf1      	blt.n	8004616 <__swhatbuf_r+0x12>
 8004632:	9a01      	ldr	r2, [sp, #4]
 8004634:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004638:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800463c:	425a      	negs	r2, r3
 800463e:	415a      	adcs	r2, r3
 8004640:	602a      	str	r2, [r5, #0]
 8004642:	e7ee      	b.n	8004622 <__swhatbuf_r+0x1e>
 8004644:	2340      	movs	r3, #64	; 0x40
 8004646:	2000      	movs	r0, #0
 8004648:	6023      	str	r3, [r4, #0]
 800464a:	b016      	add	sp, #88	; 0x58
 800464c:	bd70      	pop	{r4, r5, r6, pc}
	...

08004650 <__smakebuf_r>:
 8004650:	898b      	ldrh	r3, [r1, #12]
 8004652:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004654:	079d      	lsls	r5, r3, #30
 8004656:	4606      	mov	r6, r0
 8004658:	460c      	mov	r4, r1
 800465a:	d507      	bpl.n	800466c <__smakebuf_r+0x1c>
 800465c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004660:	6023      	str	r3, [r4, #0]
 8004662:	6123      	str	r3, [r4, #16]
 8004664:	2301      	movs	r3, #1
 8004666:	6163      	str	r3, [r4, #20]
 8004668:	b002      	add	sp, #8
 800466a:	bd70      	pop	{r4, r5, r6, pc}
 800466c:	ab01      	add	r3, sp, #4
 800466e:	466a      	mov	r2, sp
 8004670:	f7ff ffc8 	bl	8004604 <__swhatbuf_r>
 8004674:	9900      	ldr	r1, [sp, #0]
 8004676:	4605      	mov	r5, r0
 8004678:	4630      	mov	r0, r6
 800467a:	f7ff fb07 	bl	8003c8c <_malloc_r>
 800467e:	b948      	cbnz	r0, 8004694 <__smakebuf_r+0x44>
 8004680:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004684:	059a      	lsls	r2, r3, #22
 8004686:	d4ef      	bmi.n	8004668 <__smakebuf_r+0x18>
 8004688:	f023 0303 	bic.w	r3, r3, #3
 800468c:	f043 0302 	orr.w	r3, r3, #2
 8004690:	81a3      	strh	r3, [r4, #12]
 8004692:	e7e3      	b.n	800465c <__smakebuf_r+0xc>
 8004694:	4b0d      	ldr	r3, [pc, #52]	; (80046cc <__smakebuf_r+0x7c>)
 8004696:	62b3      	str	r3, [r6, #40]	; 0x28
 8004698:	89a3      	ldrh	r3, [r4, #12]
 800469a:	6020      	str	r0, [r4, #0]
 800469c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046a0:	81a3      	strh	r3, [r4, #12]
 80046a2:	9b00      	ldr	r3, [sp, #0]
 80046a4:	6163      	str	r3, [r4, #20]
 80046a6:	9b01      	ldr	r3, [sp, #4]
 80046a8:	6120      	str	r0, [r4, #16]
 80046aa:	b15b      	cbz	r3, 80046c4 <__smakebuf_r+0x74>
 80046ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046b0:	4630      	mov	r0, r6
 80046b2:	f000 f8c9 	bl	8004848 <_isatty_r>
 80046b6:	b128      	cbz	r0, 80046c4 <__smakebuf_r+0x74>
 80046b8:	89a3      	ldrh	r3, [r4, #12]
 80046ba:	f023 0303 	bic.w	r3, r3, #3
 80046be:	f043 0301 	orr.w	r3, r3, #1
 80046c2:	81a3      	strh	r3, [r4, #12]
 80046c4:	89a0      	ldrh	r0, [r4, #12]
 80046c6:	4305      	orrs	r5, r0
 80046c8:	81a5      	strh	r5, [r4, #12]
 80046ca:	e7cd      	b.n	8004668 <__smakebuf_r+0x18>
 80046cc:	0800445d 	.word	0x0800445d

080046d0 <_raise_r>:
 80046d0:	291f      	cmp	r1, #31
 80046d2:	b538      	push	{r3, r4, r5, lr}
 80046d4:	4604      	mov	r4, r0
 80046d6:	460d      	mov	r5, r1
 80046d8:	d904      	bls.n	80046e4 <_raise_r+0x14>
 80046da:	2316      	movs	r3, #22
 80046dc:	6003      	str	r3, [r0, #0]
 80046de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046e2:	bd38      	pop	{r3, r4, r5, pc}
 80046e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80046e6:	b112      	cbz	r2, 80046ee <_raise_r+0x1e>
 80046e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80046ec:	b94b      	cbnz	r3, 8004702 <_raise_r+0x32>
 80046ee:	4620      	mov	r0, r4
 80046f0:	f000 f830 	bl	8004754 <_getpid_r>
 80046f4:	462a      	mov	r2, r5
 80046f6:	4601      	mov	r1, r0
 80046f8:	4620      	mov	r0, r4
 80046fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046fe:	f000 b817 	b.w	8004730 <_kill_r>
 8004702:	2b01      	cmp	r3, #1
 8004704:	d00a      	beq.n	800471c <_raise_r+0x4c>
 8004706:	1c59      	adds	r1, r3, #1
 8004708:	d103      	bne.n	8004712 <_raise_r+0x42>
 800470a:	2316      	movs	r3, #22
 800470c:	6003      	str	r3, [r0, #0]
 800470e:	2001      	movs	r0, #1
 8004710:	e7e7      	b.n	80046e2 <_raise_r+0x12>
 8004712:	2400      	movs	r4, #0
 8004714:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004718:	4628      	mov	r0, r5
 800471a:	4798      	blx	r3
 800471c:	2000      	movs	r0, #0
 800471e:	e7e0      	b.n	80046e2 <_raise_r+0x12>

08004720 <raise>:
 8004720:	4b02      	ldr	r3, [pc, #8]	; (800472c <raise+0xc>)
 8004722:	4601      	mov	r1, r0
 8004724:	6818      	ldr	r0, [r3, #0]
 8004726:	f7ff bfd3 	b.w	80046d0 <_raise_r>
 800472a:	bf00      	nop
 800472c:	20000008 	.word	0x20000008

08004730 <_kill_r>:
 8004730:	b538      	push	{r3, r4, r5, lr}
 8004732:	4d07      	ldr	r5, [pc, #28]	; (8004750 <_kill_r+0x20>)
 8004734:	2300      	movs	r3, #0
 8004736:	4604      	mov	r4, r0
 8004738:	4608      	mov	r0, r1
 800473a:	4611      	mov	r1, r2
 800473c:	602b      	str	r3, [r5, #0]
 800473e:	f7fc fd1b 	bl	8001178 <_kill>
 8004742:	1c43      	adds	r3, r0, #1
 8004744:	d102      	bne.n	800474c <_kill_r+0x1c>
 8004746:	682b      	ldr	r3, [r5, #0]
 8004748:	b103      	cbz	r3, 800474c <_kill_r+0x1c>
 800474a:	6023      	str	r3, [r4, #0]
 800474c:	bd38      	pop	{r3, r4, r5, pc}
 800474e:	bf00      	nop
 8004750:	20000314 	.word	0x20000314

08004754 <_getpid_r>:
 8004754:	f7fc bd08 	b.w	8001168 <_getpid>

08004758 <__sread>:
 8004758:	b510      	push	{r4, lr}
 800475a:	460c      	mov	r4, r1
 800475c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004760:	f000 f894 	bl	800488c <_read_r>
 8004764:	2800      	cmp	r0, #0
 8004766:	bfab      	itete	ge
 8004768:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800476a:	89a3      	ldrhlt	r3, [r4, #12]
 800476c:	181b      	addge	r3, r3, r0
 800476e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004772:	bfac      	ite	ge
 8004774:	6563      	strge	r3, [r4, #84]	; 0x54
 8004776:	81a3      	strhlt	r3, [r4, #12]
 8004778:	bd10      	pop	{r4, pc}

0800477a <__swrite>:
 800477a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800477e:	461f      	mov	r7, r3
 8004780:	898b      	ldrh	r3, [r1, #12]
 8004782:	05db      	lsls	r3, r3, #23
 8004784:	4605      	mov	r5, r0
 8004786:	460c      	mov	r4, r1
 8004788:	4616      	mov	r6, r2
 800478a:	d505      	bpl.n	8004798 <__swrite+0x1e>
 800478c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004790:	2302      	movs	r3, #2
 8004792:	2200      	movs	r2, #0
 8004794:	f000 f868 	bl	8004868 <_lseek_r>
 8004798:	89a3      	ldrh	r3, [r4, #12]
 800479a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800479e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047a2:	81a3      	strh	r3, [r4, #12]
 80047a4:	4632      	mov	r2, r6
 80047a6:	463b      	mov	r3, r7
 80047a8:	4628      	mov	r0, r5
 80047aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047ae:	f000 b817 	b.w	80047e0 <_write_r>

080047b2 <__sseek>:
 80047b2:	b510      	push	{r4, lr}
 80047b4:	460c      	mov	r4, r1
 80047b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ba:	f000 f855 	bl	8004868 <_lseek_r>
 80047be:	1c43      	adds	r3, r0, #1
 80047c0:	89a3      	ldrh	r3, [r4, #12]
 80047c2:	bf15      	itete	ne
 80047c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80047c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80047ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80047ce:	81a3      	strheq	r3, [r4, #12]
 80047d0:	bf18      	it	ne
 80047d2:	81a3      	strhne	r3, [r4, #12]
 80047d4:	bd10      	pop	{r4, pc}

080047d6 <__sclose>:
 80047d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047da:	f000 b813 	b.w	8004804 <_close_r>
	...

080047e0 <_write_r>:
 80047e0:	b538      	push	{r3, r4, r5, lr}
 80047e2:	4d07      	ldr	r5, [pc, #28]	; (8004800 <_write_r+0x20>)
 80047e4:	4604      	mov	r4, r0
 80047e6:	4608      	mov	r0, r1
 80047e8:	4611      	mov	r1, r2
 80047ea:	2200      	movs	r2, #0
 80047ec:	602a      	str	r2, [r5, #0]
 80047ee:	461a      	mov	r2, r3
 80047f0:	f7fc fcf9 	bl	80011e6 <_write>
 80047f4:	1c43      	adds	r3, r0, #1
 80047f6:	d102      	bne.n	80047fe <_write_r+0x1e>
 80047f8:	682b      	ldr	r3, [r5, #0]
 80047fa:	b103      	cbz	r3, 80047fe <_write_r+0x1e>
 80047fc:	6023      	str	r3, [r4, #0]
 80047fe:	bd38      	pop	{r3, r4, r5, pc}
 8004800:	20000314 	.word	0x20000314

08004804 <_close_r>:
 8004804:	b538      	push	{r3, r4, r5, lr}
 8004806:	4d06      	ldr	r5, [pc, #24]	; (8004820 <_close_r+0x1c>)
 8004808:	2300      	movs	r3, #0
 800480a:	4604      	mov	r4, r0
 800480c:	4608      	mov	r0, r1
 800480e:	602b      	str	r3, [r5, #0]
 8004810:	f7fc fd05 	bl	800121e <_close>
 8004814:	1c43      	adds	r3, r0, #1
 8004816:	d102      	bne.n	800481e <_close_r+0x1a>
 8004818:	682b      	ldr	r3, [r5, #0]
 800481a:	b103      	cbz	r3, 800481e <_close_r+0x1a>
 800481c:	6023      	str	r3, [r4, #0]
 800481e:	bd38      	pop	{r3, r4, r5, pc}
 8004820:	20000314 	.word	0x20000314

08004824 <_fstat_r>:
 8004824:	b538      	push	{r3, r4, r5, lr}
 8004826:	4d07      	ldr	r5, [pc, #28]	; (8004844 <_fstat_r+0x20>)
 8004828:	2300      	movs	r3, #0
 800482a:	4604      	mov	r4, r0
 800482c:	4608      	mov	r0, r1
 800482e:	4611      	mov	r1, r2
 8004830:	602b      	str	r3, [r5, #0]
 8004832:	f7fc fd00 	bl	8001236 <_fstat>
 8004836:	1c43      	adds	r3, r0, #1
 8004838:	d102      	bne.n	8004840 <_fstat_r+0x1c>
 800483a:	682b      	ldr	r3, [r5, #0]
 800483c:	b103      	cbz	r3, 8004840 <_fstat_r+0x1c>
 800483e:	6023      	str	r3, [r4, #0]
 8004840:	bd38      	pop	{r3, r4, r5, pc}
 8004842:	bf00      	nop
 8004844:	20000314 	.word	0x20000314

08004848 <_isatty_r>:
 8004848:	b538      	push	{r3, r4, r5, lr}
 800484a:	4d06      	ldr	r5, [pc, #24]	; (8004864 <_isatty_r+0x1c>)
 800484c:	2300      	movs	r3, #0
 800484e:	4604      	mov	r4, r0
 8004850:	4608      	mov	r0, r1
 8004852:	602b      	str	r3, [r5, #0]
 8004854:	f7fc fcff 	bl	8001256 <_isatty>
 8004858:	1c43      	adds	r3, r0, #1
 800485a:	d102      	bne.n	8004862 <_isatty_r+0x1a>
 800485c:	682b      	ldr	r3, [r5, #0]
 800485e:	b103      	cbz	r3, 8004862 <_isatty_r+0x1a>
 8004860:	6023      	str	r3, [r4, #0]
 8004862:	bd38      	pop	{r3, r4, r5, pc}
 8004864:	20000314 	.word	0x20000314

08004868 <_lseek_r>:
 8004868:	b538      	push	{r3, r4, r5, lr}
 800486a:	4d07      	ldr	r5, [pc, #28]	; (8004888 <_lseek_r+0x20>)
 800486c:	4604      	mov	r4, r0
 800486e:	4608      	mov	r0, r1
 8004870:	4611      	mov	r1, r2
 8004872:	2200      	movs	r2, #0
 8004874:	602a      	str	r2, [r5, #0]
 8004876:	461a      	mov	r2, r3
 8004878:	f7fc fcf8 	bl	800126c <_lseek>
 800487c:	1c43      	adds	r3, r0, #1
 800487e:	d102      	bne.n	8004886 <_lseek_r+0x1e>
 8004880:	682b      	ldr	r3, [r5, #0]
 8004882:	b103      	cbz	r3, 8004886 <_lseek_r+0x1e>
 8004884:	6023      	str	r3, [r4, #0]
 8004886:	bd38      	pop	{r3, r4, r5, pc}
 8004888:	20000314 	.word	0x20000314

0800488c <_read_r>:
 800488c:	b538      	push	{r3, r4, r5, lr}
 800488e:	4d07      	ldr	r5, [pc, #28]	; (80048ac <_read_r+0x20>)
 8004890:	4604      	mov	r4, r0
 8004892:	4608      	mov	r0, r1
 8004894:	4611      	mov	r1, r2
 8004896:	2200      	movs	r2, #0
 8004898:	602a      	str	r2, [r5, #0]
 800489a:	461a      	mov	r2, r3
 800489c:	f7fc fc86 	bl	80011ac <_read>
 80048a0:	1c43      	adds	r3, r0, #1
 80048a2:	d102      	bne.n	80048aa <_read_r+0x1e>
 80048a4:	682b      	ldr	r3, [r5, #0]
 80048a6:	b103      	cbz	r3, 80048aa <_read_r+0x1e>
 80048a8:	6023      	str	r3, [r4, #0]
 80048aa:	bd38      	pop	{r3, r4, r5, pc}
 80048ac:	20000314 	.word	0x20000314

080048b0 <_init>:
 80048b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048b2:	bf00      	nop
 80048b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048b6:	bc08      	pop	{r3}
 80048b8:	469e      	mov	lr, r3
 80048ba:	4770      	bx	lr

080048bc <_fini>:
 80048bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048be:	bf00      	nop
 80048c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048c2:	bc08      	pop	{r3}
 80048c4:	469e      	mov	lr, r3
 80048c6:	4770      	bx	lr
