#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 17 15:12:18 2019
# Process ID: 26436
# Current directory: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22520 C:\Users\KANG Jian\Desktop\PAM4-RGB-FPGA\prj\PAM4_RGB_EQ\PAM4_RGB_EQ.xpr
# Log file: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/vivado.log
# Journal file: C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'V:/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'v:/vivado/Arm_ipi_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 693.102 ; gain = 66.172
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_delay
ERROR: [VRFC 10-2934] 'data_sync_reg4' is already declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:97]
ERROR: [VRFC 10-2934] 'data_sync_reg4' is already declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:108]
ERROR: [VRFC 10-2934] 'data_sync_reg4' is already declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:119]
ERROR: [VRFC 10-2934] 'data_sync_reg4' is already declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:130]
ERROR: [VRFC 10-2934] 'data_sync_reg4' is already declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:141]
ERROR: [VRFC 10-2989] 'INITIALISE' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:41]
ERROR: [VRFC 10-2989] 'INITIALISE' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:52]
ERROR: [VRFC 10-2989] 'INITIALISE' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:63]
ERROR: [VRFC 10-2989] 'INITIALISE' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:74]
ERROR: [VRFC 10-2989] 'INITIALISE' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:85]
ERROR: [VRFC 10-2989] 'INITIALISE' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:96]
ERROR: [VRFC 10-2989] 'INITIALISE' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:107]
ERROR: [VRFC 10-2989] 'INITIALISE' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:118]
ERROR: [VRFC 10-2989] 'INITIALISE' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:129]
ERROR: [VRFC 10-2989] 'INITIALISE' is not declared [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:140]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:160]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:164]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:168]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:172]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.init_delay_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 795.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.init_delay_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_even
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRBS_ANY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/sim/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/xilinx2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 97915e2b905e48b3b8213ff3d0669754 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_even(N=10)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.PRBS_ANY(INV_PATTERN=1,POLY_LENG...
Compiling module xil_defaultlib.data_gen
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.eq_delay
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.init_delay_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/prj/PAM4_RGB_EQ/PAM4_RGB_EQ.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 999.301 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 999.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v:9]
INFO: [Synth 8-6157] synthesizing module 'divider_even' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:9]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:62]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:62]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:62]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:62]
	Parameter N bound to: 10 - type: integer 
	Parameter WD bound to: 4 - type: integer 
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:62]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:62]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:62]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:62]
INFO: [Synth 8-6155] done synthesizing module 'divider_even' (1#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/clk_div.v:9]
INFO: [Synth 8-6157] synthesizing module 'reset_gen' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v:9]
	Parameter WAIT_GEN_CLK_STABLE bound to: 0 - type: integer 
	Parameter SLOW_RESET_GEN bound to: 1 - type: integer 
	Parameter GEN_CLK_STABLE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reset_gen' (2#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/reset_gen.v:9]
INFO: [Synth 8-6157] synthesizing module 'data_gen' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v:10]
	Parameter INV_PATTERN bound to: 1 - type: integer 
	Parameter POLY_LENGHT bound to: 9 - type: integer 
	Parameter POLY_TAP bound to: 5 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND_HEAD bound to: 1 - type: integer 
	Parameter SEND_PRBS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PRBS_ANY' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v:109]
	Parameter CHK_MODE bound to: 0 - type: integer 
	Parameter INV_PATTERN bound to: 1 - type: integer 
	Parameter POLY_LENGHT bound to: 9 - type: integer 
	Parameter POLY_TAP bound to: 5 - type: integer 
	Parameter NBITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PRBS_ANY' (3#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/prbs_any.v:109]
INFO: [Synth 8-6155] done synthesizing module 'data_gen' (4#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/data_gen.v:10]
INFO: [Synth 8-6157] synthesizing module 'encoder' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v:9]
INFO: [Synth 8-226] default block is never used [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (5#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/encoder.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_det' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v:9]
INFO: [Synth 8-6155] done synthesizing module 'edge_det' (6#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/edge_det.v:9]
INFO: [Synth 8-6157] synthesizing module 'eq_delay' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v:9]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RISE_DELAY bound to: 1 - type: integer 
	Parameter HIGH_PERIOD bound to: 2 - type: integer 
	Parameter FALL_DELAY bound to: 3 - type: integer 
	Parameter LOW_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eq_delay' (7#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/eq_delay.v:9]
INFO: [Synth 8-6157] synthesizing module 'init_delay' [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:9]
	Parameter INITIALISE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'FDRE' [F:/xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (8#1) [F:/xilinx2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-6155] done synthesizing module 'init_delay' (9#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/init_delay.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/KANG Jian/Desktop/PAM4-RGB-FPGA/src/top.v:9]
WARNING: [Synth 8-3331] design init_delay has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.301 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1361.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1467.938 ; gain = 468.637
26 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1467.938 ; gain = 468.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 19:54:47 2019...
