// Seed: 3757498520
`define pp_3 0
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  logic id_3;
  always @(1 or posedge id_0)
    if (1) begin
      id_2 <= 1 - 1;
    end
  logic id_4 = 1'd0 == id_3 && id_0;
endmodule
