{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1627669049202 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "waiting_room EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design waiting_room" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1627669049269 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627669049335 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627669049347 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1627669049524 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627669049524 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627669049526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627669049526 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1627669049526 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627669049526 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Pin Q0 not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { Q0 } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 432 1440 1616 448 "Q0" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Pin Q1 not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { Q1 } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 456 1440 1616 472 "Q1" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Pin Q2 not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { Q2 } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 480 1440 1616 496 "Q2" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Pin Q3 not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { Q3 } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 504 1440 1616 520 "Q3" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Close " "Pin Close not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { Close } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 776 1632 1808 792 "Close" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Close } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "up " "Pin up not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { up } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 472 1208 1384 488 "up" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { enable } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 528 1232 1408 544 "enable" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "open_door " "Pin open_door not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { open_door } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 400 1600 1776 416 "open_door" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { open_door } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num\[3\] " "Pin num\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { num[3] } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 920 1632 1808 936 "num" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num\[2\] " "Pin num\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { num[2] } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 920 1632 1808 936 "num" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num\[1\] " "Pin num\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { num[1] } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 920 1632 1808 936 "num" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num\[0\] " "Pin num\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { num[0] } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 920 1632 1808 936 "num" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ent " "Pin ent not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { ent } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 560 688 856 576 "ent" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ent } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "open " "Pin open not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { open } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 536 688 856 552 "open" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { open } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T " "Pin T not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { T } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 504 672 840 520 "T" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out " "Pin out not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { out } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 584 688 856 600 "out" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { CLK } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 624 688 856 640 "CLK" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { reset } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 888 944 1112 904 "reset" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1627669049558 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1627669049558 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "waiting_room.sdc " "Synopsys Design Constraints File file not found: 'waiting_room.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1627669049659 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1627669049659 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1627669049661 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627669049669 ""}  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { CLK } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 624 688 856 640 "CLK" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627669049669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1627669049669 ""}  } { { "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/quartus/bin64/pin_planner.ppl" { reset } } } { "waiting_room.bdf" "" { Schematic "D:/summer/DSD_lab_summer2021/sections/2/quartus/waiting_room.bdf" { { 888 944 1112 904 "reset" "" } } } } { "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627669049669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627669049710 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627669049710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627669049710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627669049711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627669049711 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627669049711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627669049711 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627669049712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627669049712 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1627669049712 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627669049712 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 4 12 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 4 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1627669049713 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1627669049713 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1627669049713 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627669049714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627669049714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627669049714 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1627669049714 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1627669049714 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1627669049714 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627669049720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627669050158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627669050193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627669050200 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627669050353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627669050353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627669050395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/summer/DSD_lab_summer2021/sections/2/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1627669050700 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627669050700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627669050787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1627669050790 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627669050790 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1627669050793 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627669050795 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Close 0 " "Pin \"Close\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "up 0 " "Pin \"up\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable 0 " "Pin \"enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "open_door 0 " "Pin \"open_door\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num\[3\] 0 " "Pin \"num\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num\[2\] 0 " "Pin \"num\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num\[1\] 0 " "Pin \"num\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num\[0\] 0 " "Pin \"num\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1627669050797 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1627669050797 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627669050828 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627669050836 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627669050870 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627669050987 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1627669051013 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/summer/DSD_lab_summer2021/sections/2/quartus/output_files/waiting_room.fit.smsg " "Generated suppressed messages file D:/summer/DSD_lab_summer2021/sections/2/quartus/output_files/waiting_room.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627669051076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627669051183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 22:47:31 2021 " "Processing ended: Fri Jul 30 22:47:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627669051183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627669051183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627669051183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627669051183 ""}
