0.6
2019.2
Nov  6 2019
21:57:16
D:/Xilinx/520_lab4/520_lab4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Xilinx/520_lab4/520_lab4.srcs/sim_1/new/SPI_core_tb.v,1614382778,verilog,,,,SPI_core_tb,,,,,,,,
D:/Xilinx/520_lab4/520_lab4.srcs/sources_1/new/SPI_core.v,1614628593,verilog,,D:/Xilinx/520_lab4/520_lab4.srcs/sim_1/new/SPI_core_tb.v,,SPI_core,,,,,,,,
