vhdl xil_defaultlib  \
"../../../bd/mb_design_1/ip/mb_design_1_microblaze_0_0/sim/mb_design_1_microblaze_0_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_dlmb_v10_0/sim/mb_design_1_dlmb_v10_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_ilmb_v10_0/sim/mb_design_1_ilmb_v10_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_dlmb_bram_if_cntlr_0/sim/mb_design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_ilmb_bram_if_cntlr_0/sim/mb_design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_mdm_1_0/sim/mb_design_1_mdm_1_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_rst_clk_wiz_1_100M_0/sim/mb_design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_axi_intc_0_0/sim/mb_design_1_axi_intc_0_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_axi_gpio_0_0/sim/mb_design_1_axi_gpio_0_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_axi_gpio_1_0/sim/mb_design_1_axi_gpio_1_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_axi_gpio_2_0/sim/mb_design_1_axi_gpio_2_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_axi_gpio_3_0/sim/mb_design_1_axi_gpio_3_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_axi_uartlite_0_0/sim/mb_design_1_axi_uartlite_0_0.vhd" \
"../../../bd/mb_design_1/ip/mb_design_1_axi_timer_0_0/sim/mb_design_1_axi_timer_0_0.vhd" \
"../../../bd/mb_design_1/sim/mb_design_1.vhd" \

nosort
