FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 25;
0"NC";
1"GND_SIGNAL\g";
2"S7_88E_RXD2";
3"S7_88E_RX_DV";
4"S7_88E_TX_ER";
5"S7_88E_TX_EN";
6"S7_88E_RXD7";
7"S7_88E_RXD6";
8"S7_88E_RXD3";
9"S7_88E_MDIO";
10"S7_88E_SFP_SCL";
11"S7_88E_SFP_SDA";
12"S7_88E_SFP_TX_FAULT";
13"S7_SFP_SCL";
14"S7_88E_SFP_TX_DISABLE";
15"S7_SFP_SDA";
16"S7_SFP_MOD_ABS";
17"S7_SFP_RX_LOS";
18"S7_SFP_TX_DISABLE";
19"S7_SFP_TX_FAULT";
20"S7_88E_RX_CLK";
21"CLK_100M_DDR";
22"S7_88E_GTX_CLK";
23"S7_88E_TX_CLK";
24"S7_88E_TXD0";
25"S7_88E_TXD1";
26"S7_88E_TXD2";
27"S7_88E_TXD3";
28"S7_88E_TXD4";
29"S7_88E_CRS";
30"S7_88E_SFP_MOD_ABS";
31"S7_88E_SFP_RX_LOS";
32"S7_88E_INT_N";
33"S7_88E_RXD5";
34"S7_88E_RXD4";
35"S7_DDR_RESET_2V5_N";
36"S7_88E_RESET_N";
37"S7_88E_COL";
38"S7_88E_RXD1";
39"S7_88E_RXD0";
40"S7_88E_TXD7";
41"S7_88E_TXD6";
42"S7_88E_TXD5";
43"S7_88E_MDC";
44"S7_DDR_RESET_N";
45"S7_DDR_RESET_2V5_N";
%"XC7S50FGGA484"
"7","(-7200,4650)","0","kvm_matrix_lib","I1";
;
VALUE"XC7S50FGGA484"
CDS_LMAN_SYM_OUTLINE"-125,1250,700,-100"
CDS_LIB"kvm_matrix_lib";
"H7"35;
"R3"36;
"R4"29;
"R5"37;
"R6"3;
"R7"4;
"N7"5;
"P7"6;
"N6"7;
"P6"33;
"M5"34;
"N5"8;
"N8"2;
"P8"38;
"P2"39;
"P3"40;
"N1"41;
"P1"42;
"N3"28;
"N4"27;
"M1"26;
"M2"25;
"K1"24;
"L1"23;
"M3"0;
"M4"21;
"M7"0;
"M8"22;
"K8"0;
"L8"20;
"K4"0;
"L4"0;
"K5"0;
"L5"0;
"L6"0;
"L7"19;
"J7"18;
"J8"17;
"J6"16;
"K6"15;
"H5"13;
"H6"12;
"K2"14;
"K3"31;
"J1"30;
"J2"11;
"H3"10;
"H4"32;
"H2"9;
"J3"43;
%"R"
"1","(-8050,3400)","1","kvm_matrix_lib","I2";
;
VALUE"4.7K"
$LOCATION"?"
CODE"07090246"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25";
"A"44;
"B"45;
%"GND_SIGNAL"
"1","(-8100,2450)","0","standard","I3";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"1;
%"R"
"1","(-8050,2850)","1","kvm_matrix_lib","I4";
;
$LOCATION"?"
VALUE"4.7K"
CDS_LIB"kvm_matrix_lib"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25"
CODE"07090246";
"A"1;
"B"44;
END.
