Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 25 09:32:05 2024
| Host         : LAPTOP-PVGKKI08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sccomp_timing_summary_routed.rpt -pb sccomp_timing_summary_routed.pb -rpx sccomp_timing_summary_routed.rpx -warn_on_violation
| Design       : sccomp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: sw_i[0] (HIGH)

 There are 1839 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_PC/addrOut_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_PC/addrOut_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_PC/addrOut_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_PC/addrOut_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_PC/addrOut_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: U_PC/addrOut_reg[5]/Q (HIGH)

 There are 1839 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 1839 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5049 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.448        0.000                      0                   43        0.089        0.000                      0                   43       49.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        97.448        0.000                      0                   43        0.089        0.000                      0                   43       49.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       97.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.448ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 1.127ns (49.613%)  route 1.145ns (50.387%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     6.183    clkdiv_reg_n_0_[0]
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.307    clkdiv[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.854 r  clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.651     7.505    clkdiv_reg[0]_i_1_n_5
    SLICE_X50Y92         FDCE                                         r  clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.510   104.933    clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.279   105.212    
                         clock uncertainty           -0.035   105.176    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)       -0.223   104.953    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                        104.953    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                 97.448    

Slack (MET) :             97.495ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 2.016ns (80.347%)  route 0.493ns (19.653%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     6.183    clkdiv_reg_n_0_[0]
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.307    clkdiv[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.839 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.953    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.067    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.743 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.743    clkdiv_reg[24]_i_1_n_6
    SLICE_X51Y98         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                 97.495    

Slack (MET) :             97.516ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 1.995ns (80.182%)  route 0.493ns (19.818%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     6.183    clkdiv_reg_n_0_[0]
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.307    clkdiv[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.839 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.953    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.067    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.722 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.722    clkdiv_reg[24]_i_1_n_4
    SLICE_X51Y98         FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 97.516    

Slack (MET) :             97.531ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 1.186ns (53.866%)  route 1.016ns (46.134%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     6.183    clkdiv_reg_n_0_[0]
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.307    clkdiv[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.913 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.523     7.435    clkdiv_reg[0]_i_1_n_4
    SLICE_X50Y92         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.510   104.933    clk_IBUF_BUFG
    SLICE_X50Y92         FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.279   105.212    
                         clock uncertainty           -0.035   105.176    
    SLICE_X50Y92         FDCE (Setup_fdce_C_D)       -0.210   104.966    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                        104.966    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                 97.531    

Slack (MET) :             97.590ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.921ns (79.574%)  route 0.493ns (20.426%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     6.183    clkdiv_reg_n_0_[0]
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.307    clkdiv[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.839 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.953    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.067    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.648 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.648    clkdiv_reg[24]_i_1_n_5
    SLICE_X51Y98         FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                 97.590    

Slack (MET) :             97.606ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.905ns (79.438%)  route 0.493ns (20.562%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     6.183    clkdiv_reg_n_0_[0]
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.307    clkdiv[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.839 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.953    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.067    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.409    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.632 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.632    clkdiv_reg[24]_i_1_n_7
    SLICE_X51Y98         FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                 97.606    

Slack (MET) :             97.609ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 1.902ns (79.412%)  route 0.493ns (20.588%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     6.183    clkdiv_reg_n_0_[0]
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.307    clkdiv[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.839 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.953    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.067    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.629 r  clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.629    clkdiv_reg[20]_i_1_n_6
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                 97.609    

Slack (MET) :             97.630ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.881ns (79.230%)  route 0.493ns (20.770%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     6.183    clkdiv_reg_n_0_[0]
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.307    clkdiv[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.839 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.953    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.067    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.608 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.608    clkdiv_reg[20]_i_1_n_4
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                 97.630    

Slack (MET) :             97.663ns  (required time - arrival time)
  Source:                 u_seg7x16/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.187%)  route 0.541ns (23.813%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.635     5.238    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.518     5.756 r  u_seg7x16/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.296    u_seg7x16/cnt_reg_n_0_[1]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.953 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.954    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.071 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.188 r  u_seg7x16/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    u_seg7x16/cnt_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.511 r  u_seg7x16/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.511    u_seg7x16/cnt_reg[12]_i_1_n_6
    SLICE_X46Y102        FDCE                                         r  u_seg7x16/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.498   104.920    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  u_seg7x16/cnt_reg[13]/C
                         clock pessimism              0.180   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   105.174    u_seg7x16/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        105.174    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                 97.663    

Slack (MET) :             97.704ns  (required time - arrival time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 1.807ns (78.562%)  route 0.493ns (21.438%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.493     6.183    clkdiv_reg_n_0_[0]
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.307 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     6.307    clkdiv[0]_i_2_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.839 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.839    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.953 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.953    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.067 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.067    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.181 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.181    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.295 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.295    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.534 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.534    clkdiv_reg[20]_i_1_n_5
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[22]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                 97.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.974 r  u_seg7x16/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    u_seg7x16/cnt_reg[4]_i_1_n_7
    SLICE_X46Y100        FDCE                                         r  u_seg7x16/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  u_seg7x16/cnt_reg[4]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    u_seg7x16/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.987 r  u_seg7x16/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.987    u_seg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X46Y100        FDCE                                         r  u_seg7x16/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  u_seg7x16/cnt_reg[6]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    u_seg7x16/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.010 r  u_seg7x16/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.010    u_seg7x16/cnt_reg[4]_i_1_n_6
    SLICE_X46Y100        FDCE                                         r  u_seg7x16/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  u_seg7x16/cnt_reg[5]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    u_seg7x16/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.012 r  u_seg7x16/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.012    u_seg7x16/cnt_reg[4]_i_1_n_4
    SLICE_X46Y100        FDCE                                         r  u_seg7x16/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y100        FDCE                                         r  u_seg7x16/cnt_reg[7]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     1.885    u_seg7x16/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.014 r  u_seg7x16/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    u_seg7x16/cnt_reg[8]_i_1_n_7
    SLICE_X46Y101        FDCE                                         r  u_seg7x16/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  u_seg7x16/cnt_reg[8]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    u_seg7x16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.027 r  u_seg7x16/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    u_seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X46Y101        FDCE                                         r  u_seg7x16/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  u_seg7x16/cnt_reg[10]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    u_seg7x16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.050 r  u_seg7x16/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.050    u_seg7x16/cnt_reg[8]_i_1_n_6
    SLICE_X46Y101        FDCE                                         r  u_seg7x16/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  u_seg7x16/cnt_reg[9]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    u_seg7x16/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.052 r  u_seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    u_seg7x16/cnt_reg[8]_i_1_n_4
    SLICE_X46Y101        FDCE                                         r  u_seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y101        FDCE                                         r  u_seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y101        FDCE (Hold_fdce_C_D)         0.134     1.885    u_seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.001 r  u_seg7x16/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    u_seg7x16/cnt_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.054 r  u_seg7x16/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.054    u_seg7x16/cnt_reg[12]_i_1_n_7
    SLICE_X46Y102        FDCE                                         r  u_seg7x16/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  u_seg7x16/cnt_reg[12]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y102        FDCE (Hold_fdce_C_D)         0.134     1.885    u_seg7x16/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.466ns (80.196%)  route 0.115ns (19.803%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.567     1.486    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_seg7x16/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[2]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.921 r  u_seg7x16/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    u_seg7x16/cnt_reg[0]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.961 r  u_seg7x16/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    u_seg7x16/cnt_reg[4]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.001 r  u_seg7x16/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    u_seg7x16/cnt_reg[8]_i_1_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.067 r  u_seg7x16/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.067    u_seg7x16/cnt_reg[12]_i_1_n_5
    SLICE_X46Y102        FDCE                                         r  u_seg7x16/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.997    u_seg7x16/clk_IBUF_BUFG
    SLICE_X46Y102        FDCE                                         r  u_seg7x16/cnt_reg[14]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y102        FDCE (Hold_fdce_C_D)         0.134     1.885    u_seg7x16/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y92    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y94    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y95    clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y95    clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y95    clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y95    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y96    clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y96    clkdiv_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y104   u_seg7x16/i_data_store_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y104   u_seg7x16/i_data_store_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y105   u_seg7x16/i_data_store_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y104   u_seg7x16/i_data_store_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y107   u_seg7x16/i_data_store_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clkdiv_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y104   u_seg7x16/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y104   u_seg7x16/i_data_store_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y105   u_seg7x16/i_data_store_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y104   u_seg7x16/i_data_store_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y110   u_seg7x16/i_data_store_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y110   u_seg7x16/i_data_store_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y94    clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y95    clkdiv_reg[12]/C



