#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 11 22:18:24 2021
# Process ID: 23928
# Current directory: D:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.runs/design_1_accelerator_0_0_synth_1
# Command line: vivado.exe -log design_1_accelerator_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_accelerator_0_0.tcl
# Log file: D:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.runs/design_1_accelerator_0_0_synth_1/design_1_accelerator_0_0.vds
# Journal file: D:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.runs/design_1_accelerator_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_accelerator_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Repos/reconfig/lab5/part1/accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_accelerator_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1127.594 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_accelerator_0_0' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/synth/design_1_accelerator_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'accelerator_v1_0' declared at 'd:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/hdl/accelerator_v1_0.vhd:5' bound to instance 'U0' of component 'accelerator_v1_0' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/synth/design_1_accelerator_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'accelerator_v1_0' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/hdl/accelerator_v1_0.vhd:52]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'accelerator_v1_0_S00_AXI' declared at 'd:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/hdl/accelerator_v1_0_S00_AXI.vhd:13' bound to instance 'accelerator_v1_0_S00_AXI_inst' of component 'accelerator_v1_0_S00_AXI' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/hdl/accelerator_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'accelerator_v1_0_S00_AXI' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/hdl/accelerator_v1_0_S00_AXI.vhd:97]
INFO: [Synth 8-638] synthesizing module 'wrapper' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/wrapper.vhd:25]
INFO: [Synth 8-638] synthesizing module 'user_app' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/user_app.vhd:25]
INFO: [Synth 8-638] synthesizing module 'memory_map' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/memory_map.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'memory_map' (1#1) [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/memory_map.vhd:37]
INFO: [Synth 8-638] synthesizing module 'source' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/source.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'source' (2#1) [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/source.vhd:19]
INFO: [Synth 8-638] synthesizing module 'delay' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/delay.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'delay' (3#1) [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/delay.vhd:40]
INFO: [Synth 8-638] synthesizing module 'dest' [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/dest.vhd:15]
INFO: [Synth 8-226] default block is never used [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/dest.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'dest' (4#1) [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/dest.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'user_app' (5#1) [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/user_app.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'wrapper' (6#1) [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/src/wrapper.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'accelerator_v1_0_S00_AXI' (7#1) [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/hdl/accelerator_v1_0_S00_AXI.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'accelerator_v1_0' (8#1) [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ipshared/078d/hdl/accelerator_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_accelerator_0_0' (9#1) [d:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/synth/design_1_accelerator_0_0.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1127.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1127.594 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1127.594 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1127.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1133.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1133.926 ; gain = 0.059
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1133.926 ; gain = 6.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1133.926 ; gain = 6.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1133.926 ; gain = 6.332
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'source'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_init |                              000 |                              000
            s_check_done |                              001 |                              001
                  s_done |                              010 |                              100
                   s_set |                              011 |                              010
                 s_clear |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'source'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1133.926 ; gain = 6.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1133.926 ; gain = 6.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1133.926 ; gain = 6.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1133.926 ; gain = 6.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1133.926 ; gain = 6.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1136.301 ; gain = 8.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1136.301 ; gain = 8.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1136.301 ; gain = 8.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1136.301 ; gain = 8.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1136.301 ; gain = 8.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1136.301 ; gain = 8.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    19|
|2     |LUT1   |     2|
|3     |LUT2   |    36|
|4     |LUT3   |     4|
|5     |LUT4   |    12|
|6     |LUT5   |    13|
|7     |LUT6   |    45|
|8     |FDCE   |   176|
|9     |FDRE   |    58|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1136.301 ; gain = 8.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1136.301 ; gain = 2.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1136.301 ; gain = 8.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1136.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1154.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a7f4086
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1154.543 ; gain = 26.949
INFO: [Common 17-1381] The checkpoint 'D:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.runs/design_1_accelerator_0_0_synth_1/design_1_accelerator_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_accelerator_0_0, cache-ID = bfba7e55b2769796
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Repos/reconfig/lab5/part1/lab5part1_vivado/lab5part1_vivado.runs/design_1_accelerator_0_0_synth_1/design_1_accelerator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_accelerator_0_0_utilization_synth.rpt -pb design_1_accelerator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 11 22:19:09 2021...
