\hypertarget{include_2spi_8h}{}\section{le\+J\+O\+S\+\_\+\+E\+V3/src/ev3/include/spi.h File Reference}
\label{include_2spi_8h}\index{le\+J\+O\+S\+\_\+\+E\+V3/src/ev3/include/spi.\+h@{le\+J\+O\+S\+\_\+\+E\+V3/src/ev3/include/spi.\+h}}


S\+P\+I A\+P\+Is and macros.  


{\ttfamily \#include \char`\"{}hw\+\_\+spi.\+h\char`\"{}}\\*
Include dependency graph for spi.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=217pt]{include_2spi_8h__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{include_2spi_8h_acaf98f1876f8d084f0136bf7e8c2f8d4}{}\#define {\bfseries S\+P\+I\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+M\+O\+D\+E}~(S\+P\+I\+\_\+\+S\+P\+I\+G\+C\+R1\+\_\+\+M\+A\+S\+T\+E\+R $\vert$ S\+P\+I\+\_\+\+S\+P\+I\+G\+C\+R1\+\_\+\+C\+L\+K\+M\+O\+D)\label{include_2spi_8h_acaf98f1876f8d084f0136bf7e8c2f8d4}

\item 
\hypertarget{include_2spi_8h_a6937829c8e8c6b3907faed0da21faa6c}{}\#define {\bfseries S\+P\+I\+\_\+\+S\+L\+A\+V\+E\+\_\+\+M\+O\+D\+E}~0\label{include_2spi_8h_a6937829c8e8c6b3907faed0da21faa6c}

\item 
\hypertarget{include_2spi_8h_af3b9f95c63419ffa9fb9afb5de48431a}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T0}~S\+P\+I\+\_\+\+S\+P\+I\+D\+A\+T1\+\_\+\+D\+F\+S\+E\+L\+\_\+\+F\+O\+R\+M\+A\+T0\label{include_2spi_8h_af3b9f95c63419ffa9fb9afb5de48431a}

\item 
\hypertarget{include_2spi_8h_ad6e14e9fbeca7a5bec9d4c55288ce0f6}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T1}~S\+P\+I\+\_\+\+S\+P\+I\+D\+A\+T1\+\_\+\+D\+F\+S\+E\+L\+\_\+\+F\+O\+R\+M\+A\+T1\label{include_2spi_8h_ad6e14e9fbeca7a5bec9d4c55288ce0f6}

\item 
\hypertarget{include_2spi_8h_ac78045cfa992a845398e2a15e51b5a4b}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T2}~S\+P\+I\+\_\+\+S\+P\+I\+D\+A\+T1\+\_\+\+D\+F\+S\+E\+L\+\_\+\+F\+O\+R\+M\+A\+T2\label{include_2spi_8h_ac78045cfa992a845398e2a15e51b5a4b}

\item 
\hypertarget{include_2spi_8h_a5acf364706f78f9835361ff280a66f6b}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T3}~S\+P\+I\+\_\+\+S\+P\+I\+D\+A\+T1\+\_\+\+D\+F\+S\+E\+L\+\_\+\+F\+O\+R\+M\+A\+T3\label{include_2spi_8h_a5acf364706f78f9835361ff280a66f6b}

\item 
\hypertarget{include_2spi_8h_a1a782b1aa2df6de7a032eb4629627661}{}\#define {\bfseries S\+P\+I\+\_\+\+C\+S\+H\+O\+L\+D}~S\+P\+I\+\_\+\+S\+P\+I\+D\+A\+T1\+\_\+\+C\+S\+H\+O\+L\+D\label{include_2spi_8h_a1a782b1aa2df6de7a032eb4629627661}

\item 
\hypertarget{include_2spi_8h_a7d488329266818797021cb2d9c49dd6c}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+E\+L\+C\+O\+U\+N\+T\+\_\+\+E\+N\+A\+B\+L\+E}~S\+P\+I\+\_\+\+S\+P\+I\+D\+A\+T1\+\_\+\+W\+D\+E\+L\label{include_2spi_8h_a7d488329266818797021cb2d9c49dd6c}

\item 
\hypertarget{include_2spi_8h_aceb29cb3e517a52074dfaeb24b926e24}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+E\+L\+C\+O\+U\+N\+T\+\_\+\+D\+I\+S\+A\+B\+L\+E}~0\label{include_2spi_8h_aceb29cb3e517a52074dfaeb24b926e24}

\item 
\hypertarget{include_2spi_8h_ad85a15bdef6c572e0244ae31c6f30890}{}\#define {\bfseries S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+\_\+\+H\+I\+G\+H}~S\+P\+I\+\_\+\+S\+P\+I\+F\+M\+T\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\label{include_2spi_8h_ad85a15bdef6c572e0244ae31c6f30890}

\item 
\hypertarget{include_2spi_8h_aa29b55b39c40ec3e203b60299d7c1c93}{}\#define {\bfseries S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+\_\+\+L\+O\+W}~0\label{include_2spi_8h_aa29b55b39c40ec3e203b60299d7c1c93}

\item 
\hypertarget{include_2spi_8h_a2a0f135e99cb09b65356f46d91dfccfc}{}\#define {\bfseries S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+I\+N\+P\+H\+A\+S\+E}~0\label{include_2spi_8h_a2a0f135e99cb09b65356f46d91dfccfc}

\item 
\hypertarget{include_2spi_8h_a079811280ced8b90aaaa29edbf48a74c}{}\#define {\bfseries S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+O\+F\+P\+H\+A\+S\+E}~S\+P\+I\+\_\+\+S\+P\+I\+F\+M\+T\+\_\+\+P\+H\+A\+S\+E\label{include_2spi_8h_a079811280ced8b90aaaa29edbf48a74c}

\item 
\hypertarget{include_2spi_8h_af8e882bccd1f9821acdf4f8fb03b0e83}{}\#define {\bfseries S\+P\+I\+\_\+\+O\+D\+D\+\_\+\+P\+A\+R\+I\+T\+Y}~S\+P\+I\+\_\+\+S\+P\+I\+F\+M\+T\+\_\+\+P\+A\+R\+P\+O\+L\label{include_2spi_8h_af8e882bccd1f9821acdf4f8fb03b0e83}

\item 
\hypertarget{include_2spi_8h_a6c6f70ac5a5ce0a9fb4690f55094c2ea}{}\#define {\bfseries S\+P\+I\+\_\+\+E\+V\+E\+N\+\_\+\+P\+A\+R\+I\+T\+Y}~0\label{include_2spi_8h_a6c6f70ac5a5ce0a9fb4690f55094c2ea}

\item 
\hypertarget{include_2spi_8h_aa6c2d88a7d7df17d08f96dd12bfeebd1}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+A\+T\+A\+L\+E\+N\+\_\+\+E\+R\+R\+\_\+\+I\+N\+T\+L\+V\+L}~S\+P\+I\+\_\+\+S\+P\+I\+L\+V\+L\+\_\+\+D\+L\+E\+N\+E\+R\+R\+L\+V\+L\label{include_2spi_8h_aa6c2d88a7d7df17d08f96dd12bfeebd1}

\item 
\hypertarget{include_2spi_8h_a71f5800ba99caacff39823a01cbb8705}{}\#define {\bfseries S\+P\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+I\+N\+T\+L\+V\+L}~S\+P\+I\+\_\+\+S\+P\+I\+L\+V\+L\+\_\+\+T\+I\+M\+E\+O\+U\+T\+L\+V\+L\label{include_2spi_8h_a71f5800ba99caacff39823a01cbb8705}

\item 
\hypertarget{include_2spi_8h_a6af158e574517bbef503db565f90c578}{}\#define {\bfseries S\+P\+I\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+\_\+\+I\+N\+T\+L\+V\+L}~S\+P\+I\+\_\+\+S\+P\+I\+L\+V\+L\+\_\+\+P\+A\+R\+E\+R\+R\+L\+V\+L\label{include_2spi_8h_a6af158e574517bbef503db565f90c578}

\item 
\hypertarget{include_2spi_8h_ad7995adcc11ad6dda7b6fdf0162930a0}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+E\+S\+Y\+N\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+I\+N\+T\+L\+V\+L}~S\+P\+I\+\_\+\+S\+P\+I\+L\+V\+L\+\_\+\+D\+E\+S\+Y\+N\+C\+L\+V\+L\label{include_2spi_8h_ad7995adcc11ad6dda7b6fdf0162930a0}

\item 
\hypertarget{include_2spi_8h_afe3407b5e2fe4598649df4da282cf863}{}\#define {\bfseries S\+P\+I\+\_\+\+B\+I\+T\+\_\+\+E\+R\+R\+\_\+\+I\+N\+T\+L\+V\+L}~S\+P\+I\+\_\+\+S\+P\+I\+L\+V\+L\+\_\+\+B\+I\+T\+E\+R\+R\+L\+V\+L\label{include_2spi_8h_afe3407b5e2fe4598649df4da282cf863}

\item 
\hypertarget{include_2spi_8h_a748dbcf7e679c9a98f7b69a5821e864d}{}\#define {\bfseries S\+P\+I\+\_\+\+R\+E\+C\+V\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+I\+N\+T\+L\+V\+L}~S\+P\+I\+\_\+\+S\+P\+I\+L\+V\+L\+\_\+\+O\+V\+R\+N\+I\+N\+T\+L\+V\+L\label{include_2spi_8h_a748dbcf7e679c9a98f7b69a5821e864d}

\item 
\hypertarget{include_2spi_8h_a0a0564bc340dae082f805b94c352e677}{}\#define {\bfseries S\+P\+I\+\_\+\+R\+E\+C\+V\+\_\+\+I\+N\+T\+L\+V\+L}~S\+P\+I\+\_\+\+S\+P\+I\+L\+V\+L\+\_\+\+R\+X\+I\+N\+T\+L\+V\+L\label{include_2spi_8h_a0a0564bc340dae082f805b94c352e677}

\item 
\hypertarget{include_2spi_8h_a4b6f98cace940e8b65f67eb5366d4cf8}{}\#define {\bfseries S\+P\+I\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+I\+N\+T\+L\+V\+L}~S\+P\+I\+\_\+\+S\+P\+I\+L\+V\+L\+\_\+\+T\+X\+I\+N\+T\+L\+V\+L\label{include_2spi_8h_a4b6f98cace940e8b65f67eb5366d4cf8}

\item 
\hypertarget{include_2spi_8h_aa9579a8a18302202f88e5635c821e5bc}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+A\+T\+A\+L\+E\+N\+\_\+\+E\+R\+R\+\_\+\+I\+N\+T}~S\+P\+I\+\_\+\+S\+P\+I\+I\+N\+T0\+\_\+\+D\+L\+E\+N\+E\+R\+R\+E\+N\+A\label{include_2spi_8h_aa9579a8a18302202f88e5635c821e5bc}

\item 
\hypertarget{include_2spi_8h_a813f279b5565009c235fe6fed665f810}{}\#define {\bfseries S\+P\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+I\+N\+T}~S\+P\+I\+\_\+\+S\+P\+I\+I\+N\+T0\+\_\+\+T\+I\+M\+E\+O\+U\+T\+E\+N\+A\label{include_2spi_8h_a813f279b5565009c235fe6fed665f810}

\item 
\hypertarget{include_2spi_8h_abdfb89b7346ad6d7d822094574961e72}{}\#define {\bfseries S\+P\+I\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+\_\+\+I\+N\+T}~S\+P\+I\+\_\+\+S\+P\+I\+I\+N\+T0\+\_\+\+P\+A\+R\+E\+R\+R\+E\+N\+A\label{include_2spi_8h_abdfb89b7346ad6d7d822094574961e72}

\item 
\hypertarget{include_2spi_8h_aa78003ff5cfaa71bda00a55fef09745d}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+E\+S\+Y\+N\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+I\+N\+T}~S\+P\+I\+\_\+\+S\+P\+I\+I\+N\+T0\+\_\+\+D\+E\+S\+Y\+N\+C\+E\+N\+A\label{include_2spi_8h_aa78003ff5cfaa71bda00a55fef09745d}

\item 
\hypertarget{include_2spi_8h_a0a2e93fc7fbd48244f370a3f9109e785}{}\#define {\bfseries S\+P\+I\+\_\+\+B\+I\+T\+\_\+\+E\+R\+R\+\_\+\+I\+N\+T}~S\+P\+I\+\_\+\+S\+P\+I\+I\+N\+T0\+\_\+\+B\+I\+T\+E\+R\+R\+E\+N\+A\label{include_2spi_8h_a0a2e93fc7fbd48244f370a3f9109e785}

\item 
\hypertarget{include_2spi_8h_a308b72a909cb783096dc36c1b0c7632d}{}\#define {\bfseries S\+P\+I\+\_\+\+R\+E\+C\+V\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+I\+N\+T}~S\+P\+I\+\_\+\+S\+P\+I\+I\+N\+T0\+\_\+\+O\+V\+R\+N\+I\+N\+T\+E\+N\+A\label{include_2spi_8h_a308b72a909cb783096dc36c1b0c7632d}

\item 
\hypertarget{include_2spi_8h_a34b94c06452b45f401d9ec021cbb778d}{}\#define {\bfseries S\+P\+I\+\_\+\+R\+E\+C\+V\+\_\+\+I\+N\+T}~S\+P\+I\+\_\+\+S\+P\+I\+I\+N\+T0\+\_\+\+R\+X\+I\+N\+T\+E\+N\+A\label{include_2spi_8h_a34b94c06452b45f401d9ec021cbb778d}

\item 
\hypertarget{include_2spi_8h_ae14548d692c00b7fd606458c46fb17ad}{}\#define {\bfseries S\+P\+I\+\_\+\+T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+I\+N\+T}~S\+P\+I\+\_\+\+S\+P\+I\+I\+N\+T0\+\_\+\+T\+X\+I\+N\+T\+E\+N\+A\label{include_2spi_8h_ae14548d692c00b7fd606458c46fb17ad}

\item 
\hypertarget{include_2spi_8h_a09ab774fc08f46254d052f25b91454d9}{}\#define {\bfseries S\+P\+I\+\_\+\+D\+M\+A\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+E\+N\+A\+\_\+\+I\+N\+T}~S\+P\+I\+\_\+\+S\+P\+I\+I\+N\+T0\+\_\+\+D\+M\+A\+R\+E\+Q\+E\+N\label{include_2spi_8h_a09ab774fc08f46254d052f25b91454d9}

\item 
\hypertarget{include_2spi_8h_a69b09c9419f278d4c4d068d0bd7db642}{}\#define {\bfseries S\+P\+I\+\_\+\+T\+X\+\_\+\+B\+U\+F\+\_\+\+E\+M\+P\+T\+Y}~0x14\label{include_2spi_8h_a69b09c9419f278d4c4d068d0bd7db642}

\item 
\hypertarget{include_2spi_8h_a25484efc3856a8d85dff1fc71618b387}{}\#define {\bfseries S\+P\+I\+\_\+\+R\+E\+C\+V\+\_\+\+F\+U\+L\+L}~0x12\label{include_2spi_8h_a25484efc3856a8d85dff1fc71618b387}

\item 
\hypertarget{include_2spi_8h_a96892231c2e38b59c3cb5c75c190d08b}{}\#define {\bfseries S\+P\+I\+\_\+\+E\+R\+R}~0x11\label{include_2spi_8h_a96892231c2e38b59c3cb5c75c190d08b}

\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{include_2spi_8h_a619f396fc5e8e9af531d013444d52537}{S\+P\+I\+Clk\+Configure} (unsigned int base\+Add, unsigned int module\+Clk, unsigned int spi\+Clk, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It will configure the prescalar to generate required spi clock~\newline
. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a9ba202f4acf65c7ed2eba042236f4b13}{S\+P\+I\+Enable} (unsigned int base\+Add)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It will Enable S\+P\+I module~\newline
. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a0b2b610b5d0062e7115ed7be6727db7a}{S\+P\+I\+Reset} (unsigned int base\+Add)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It will put S\+P\+I in to reset state.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a2c6e5e1008e47a7fc62397b11503e6b8}{S\+P\+I\+Out\+Of\+Reset} (unsigned int base\+Add)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item Brings S\+P\+I out of reset state. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_aac5ba03b05eb1d606f9a2b3ee087f277}{S\+P\+I\+Mode\+Configure} (unsigned int base\+Add, unsigned int flag)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item Configures S\+P\+I to master or slave mode. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a60dfc50367007a0ec2e1ff0ca964027e}{S\+P\+I\+Pin\+Control} (unsigned int base\+Add, unsigned int idx, unsigned int flag, unsigned int $\ast$val)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item Configures S\+P\+I Pin Control Registers.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_ac3e400b036ad4a718d843ac2a2702206}{S\+P\+I\+Delay\+Configure} (unsigned int base\+Add, unsigned int c2edelay, unsigned int t2edelay, unsigned int t2cdelay, unsigned int c2tdelay)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item Configures S\+P\+I C\+S and E\+N\+A Delay in S\+P\+I\+D\+E\+L\+A\+Y Register.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a269f5ee822a8bf415e0a1ab7b5b769b1}{S\+P\+I\+Default\+C\+S\+Set} (unsigned int base\+Add, unsigned char dcsval)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item Sets the default value for C\+S pin(line) when no transmission is is performed by writing to S\+P\+I\+D\+E\+F Reg.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a5c05784349692d4dddda63edc6b4ff1d}{S\+P\+I\+Dat1\+Config} (unsigned int base\+Add, unsigned int flag, unsigned char cs)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item Configures the S\+P\+I\+Dat1 Register.\+It won\textquotesingle{}t write to T\+X part of the S\+P\+I\+Dat1 Register.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_aba3a3881ab161a786284709dc5711262}{S\+P\+I\+Config\+Clk\+Format} (unsigned int base\+Add, unsigned int flag, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Configures S\+P\+I Clock\textquotesingle{}s Phase and Polarity. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_af17f6a72525dce599f3fd7ed684a3b73}{S\+P\+I\+Transmit\+Data1} (unsigned int base\+Add, unsigned int data)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item Trasmits Data from T\+X part of S\+P\+I\+D\+A\+T1 register.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a15ee2113bbc51f58d36df4da017e263d}{S\+P\+I\+C\+S\+Timer\+Enable} (unsigned int base\+Add, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Enables Transmit-\/end-\/to-\/chip-\/select-\/inactive-\/delay(t2cdelay) and Chip-\/select-\/active-\/to-\/transmit-\/start-\/delay(c2tdelay).~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a6caca0ce9ba622e520c193c4f1b512e4}{S\+P\+I\+C\+S\+Timer\+Disable} (unsigned int base\+Add, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Disables Transmit-\/end-\/to-\/chip-\/select-\/inactive-\/delay(t2cdelay) and Chip-\/select-\/active-\/to-\/transmit-\/start-\/delay(c2tdelay).~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a09388e738fa7d41e82f624925af3564a}{S\+P\+I\+Char\+Length\+Set} (unsigned int base\+Add, unsigned int flag, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Set the Charcter length.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_ac614d5356a0a2c9c8d14df00624e8139}{S\+P\+I\+Shift\+Msb\+First} (unsigned int base\+Add, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Configures S\+P\+I to Transmit M\+S\+B bit first during Data transfer. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a12efa10816bf3199bbebb2358d95195b}{S\+P\+I\+Shift\+Lsb\+First} (unsigned int base\+Add, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Configures S\+P\+I to Transmit L\+S\+B bit first during Data transfer. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a08774ff38877b23d22182720262cbfd2}{S\+P\+I\+Parity\+Enable} (unsigned int base\+Add, unsigned int flag, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Enables Parity in S\+P\+I and also configures Even or Odd Parity.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a4a495d63e4546588f764e3f1a5cc2715}{S\+P\+I\+Parity\+Disable} (unsigned int base\+Add, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Disables Parity in S\+P\+I.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_af5d0dd32ed580c5023b70c2aebc5d066}{S\+P\+I\+Wdelay\+Set} (unsigned int base\+Add, unsigned int flag, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It sets the Delay between S\+P\+I transmission.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a234713598ea1416862ad9ecb94d2db42}{S\+P\+I\+Wait\+Enable} (unsigned int base\+Add, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Configures S\+P\+I Master to wait for S\+P\+Ix\+\_\+\+E\+N\+A signal.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a893e01ac4887d9034d3c5a3545f0df17}{S\+P\+I\+Wait\+Disable} (unsigned int base\+Add, unsigned int data\+Format)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Configures S\+P\+I Master not to wait for S\+P\+Ix\+\_\+\+E\+N\+A signal.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a9269676642aba430603f461ed63a90b0}{S\+P\+I\+Int\+Level\+Set} (unsigned int base\+Add, unsigned int flag)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Configures S\+P\+I to Map interrupts to interrupt line I\+N\+T1.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a4f35b9b20071b12d765f4d208b341bc5}{S\+P\+I\+Int\+Enable} (unsigned int base\+Add, unsigned int flag)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Enables the interrupts. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_a21ed6d1976e174fda655443d3b732238}{S\+P\+I\+Int\+Disable} (unsigned int base\+Add, unsigned int flag)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It Disables the interrupts. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
void \hyperlink{include_2spi_8h_af6b79a3959bfb0979296dbe735b61411}{S\+P\+I\+Int\+Status\+Clear} (unsigned int base\+Add, unsigned int flag)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It clears Status of interrupts. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
unsigned int \hyperlink{include_2spi_8h_afdd6891109b0d59c698f33a59e62cf1b}{S\+P\+I\+Int\+Status} (unsigned int base\+Add, unsigned int flag)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It reads the Status of interrupts. 
\end{DoxyItemize}\end{DoxyCompactList}\item 
unsigned int \hyperlink{include_2spi_8h_afb2da43a9502e672e3c4ce4fb70e5b1c}{S\+P\+I\+Data\+Receive} (unsigned int base\+Add)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It recevies data by reading from S\+P\+I\+B\+U\+F register.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\item 
unsigned int \hyperlink{include_2spi_8h_a65c0c2bbf62dfae147396d3fa7c37b6e}{S\+P\+I\+Interrupt\+Vector\+Get} (unsigned int base\+Add)
\begin{DoxyCompactList}\small\item\em 
\begin{DoxyItemize}
\item It returns the vector of the pending interrupt at interrupt line I\+N\+T1.~\newline

\end{DoxyItemize}\end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+P\+I A\+P\+Is and macros. 

This file contains the driver A\+P\+I prototypes and macro definitions. 

\subsection{Function Documentation}
\hypertarget{include_2spi_8h_a09388e738fa7d41e82f624925af3564a}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Char\+Length\+Set@{S\+P\+I\+Char\+Length\+Set}}
\index{S\+P\+I\+Char\+Length\+Set@{S\+P\+I\+Char\+Length\+Set}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Char\+Length\+Set(unsigned int base\+Add, unsigned int flag, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Char\+Length\+Set (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{num\+Of\+Char, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a09388e738fa7d41e82f624925af3564a}



\begin{DoxyItemize}
\item It Set the Charcter length.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & flag is the value which determines the number of the charcters to be transmitted .~\newline
 \\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a619f396fc5e8e9af531d013444d52537}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Clk\+Configure@{S\+P\+I\+Clk\+Configure}}
\index{S\+P\+I\+Clk\+Configure@{S\+P\+I\+Clk\+Configure}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Clk\+Configure(unsigned int base\+Add, unsigned int module\+Clk, unsigned int spi\+Clk, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Clk\+Configure (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{module\+Clk, }
\item[{unsigned int}]{spi\+Clk, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a619f396fc5e8e9af531d013444d52537}



\begin{DoxyItemize}
\item It will configure the prescalar to generate required spi clock~\newline
. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is Memory Address of the S\+P\+I instance used~\newline
. \\
\hline
{\em -\/} & module\+Clk is the input clk to S\+P\+I module from P\+L\+L~\newline
. \\
\hline
{\em -\/} & spi\+Clk is the spi bus speed~\newline
. \\
\hline
{\em -\/} & data\+Format is instance of the data format register used~\newline
.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_aba3a3881ab161a786284709dc5711262}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Config\+Clk\+Format@{S\+P\+I\+Config\+Clk\+Format}}
\index{S\+P\+I\+Config\+Clk\+Format@{S\+P\+I\+Config\+Clk\+Format}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Config\+Clk\+Format(unsigned int base\+Add, unsigned int flag, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Config\+Clk\+Format (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{flag, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_aba3a3881ab161a786284709dc5711262}



\begin{DoxyItemize}
\item It Configures S\+P\+I Clock\textquotesingle{}s Phase and Polarity. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & flag is the value which determines Phase and Polarity of the Clock..~\newline
 flag can take following values.~\newline
 S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+\_\+\+H\+I\+G\+H -\/ Clock is High Before and after data transfer. S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+\_\+\+L\+O\+W -\/ Clock is Low Before and after data transfer. S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+I\+N\+P\+H\+A\+S\+E -\/ Clock is not Delayed. S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T\+O\+F\+P\+H\+A\+S\+E -\/ Clock is Delayed by half clock cycle.\\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a6caca0ce9ba622e520c193c4f1b512e4}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+C\+S\+Timer\+Disable@{S\+P\+I\+C\+S\+Timer\+Disable}}
\index{S\+P\+I\+C\+S\+Timer\+Disable@{S\+P\+I\+C\+S\+Timer\+Disable}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+C\+S\+Timer\+Disable(unsigned int base\+Add, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+C\+S\+Timer\+Disable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a6caca0ce9ba622e520c193c4f1b512e4}



\begin{DoxyItemize}
\item It Disables Transmit-\/end-\/to-\/chip-\/select-\/inactive-\/delay(t2cdelay) and Chip-\/select-\/active-\/to-\/transmit-\/start-\/delay(c2tdelay).~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a15ee2113bbc51f58d36df4da017e263d}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+C\+S\+Timer\+Enable@{S\+P\+I\+C\+S\+Timer\+Enable}}
\index{S\+P\+I\+C\+S\+Timer\+Enable@{S\+P\+I\+C\+S\+Timer\+Enable}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+C\+S\+Timer\+Enable(unsigned int base\+Add, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+C\+S\+Timer\+Enable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a15ee2113bbc51f58d36df4da017e263d}



\begin{DoxyItemize}
\item It Enables Transmit-\/end-\/to-\/chip-\/select-\/inactive-\/delay(t2cdelay) and Chip-\/select-\/active-\/to-\/transmit-\/start-\/delay(c2tdelay).~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a5c05784349692d4dddda63edc6b4ff1d}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Dat1\+Config@{S\+P\+I\+Dat1\+Config}}
\index{S\+P\+I\+Dat1\+Config@{S\+P\+I\+Dat1\+Config}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Dat1\+Config(unsigned int base\+Add, unsigned int flag, unsigned char cs)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Dat1\+Config (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{flag, }
\item[{unsigned char}]{cs}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a5c05784349692d4dddda63edc6b4ff1d}



\begin{DoxyItemize}
\item Configures the S\+P\+I\+Dat1 Register.\+It won\textquotesingle{}t write to T\+X part of the S\+P\+I\+Dat1 Register.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I data instance used.~\newline
\\
\hline
{\em -\/} & flag is value to Configure C\+S\+H\+O\+L,Wait Delay Conter Enable bit and to select the appropriate Data\+Format register.~\newline
 flag can take following values.~\newline
 S\+P\+I\+\_\+\+C\+S\+H\+O\+L\+D -\/ To Hold the C\+S line active after data Transfer untill new data and Control information is loaded.~\newline
 S\+P\+I\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+E\+N\+A -\/ Enables Delay Counter.~\newline
 S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T0 -\/ To select Data\+Format Register 0.~\newline
 S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T1 -\/ To select Data\+Format Register 1.~\newline
 S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T2 -\/ To select Data\+Format Register 2.~\newline
 S\+P\+I\+\_\+\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T3 -\/ To select Data\+Format Register 3.~\newline
 \\
\hline
{\em -\/} & cs is the value to driven on C\+S pin(line).~\newline
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_afb2da43a9502e672e3c4ce4fb70e5b1c}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Data\+Receive@{S\+P\+I\+Data\+Receive}}
\index{S\+P\+I\+Data\+Receive@{S\+P\+I\+Data\+Receive}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Data\+Receive(unsigned int base\+Add)}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int S\+P\+I\+Data\+Receive (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_afb2da43a9502e672e3c4ce4fb70e5b1c}



\begin{DoxyItemize}
\item It recevies data by reading from S\+P\+I\+B\+U\+F register.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the memory instance to be used.~\newline
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
received data. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a269f5ee822a8bf415e0a1ab7b5b769b1}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Default\+C\+S\+Set@{S\+P\+I\+Default\+C\+S\+Set}}
\index{S\+P\+I\+Default\+C\+S\+Set@{S\+P\+I\+Default\+C\+S\+Set}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Default\+C\+S\+Set(unsigned int base\+Add, unsigned char dcsval)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Default\+C\+S\+Set (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned char}]{dcsval}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a269f5ee822a8bf415e0a1ab7b5b769b1}



\begin{DoxyItemize}
\item Sets the default value for C\+S pin(line) when no transmission is is performed by writing to S\+P\+I\+D\+E\+F Reg.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & dcsval is the value written to S\+P\+I\+D\+E\+F register to set default value on C\+S pin(line).~\newline
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_ac3e400b036ad4a718d843ac2a2702206}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Delay\+Configure@{S\+P\+I\+Delay\+Configure}}
\index{S\+P\+I\+Delay\+Configure@{S\+P\+I\+Delay\+Configure}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Delay\+Configure(unsigned int base\+Add, unsigned int c2edelay, unsigned int t2edelay, unsigned int t2cdelay, unsigned int c2tdelay)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Delay\+Configure (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{c2edelay, }
\item[{unsigned int}]{t2edelay, }
\item[{unsigned int}]{t2cdelay, }
\item[{unsigned int}]{c2tdelay}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_ac3e400b036ad4a718d843ac2a2702206}



\begin{DoxyItemize}
\item Configures S\+P\+I C\+S and E\+N\+A Delay in S\+P\+I\+D\+E\+L\+A\+Y Register.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is Memory Address of the S\+P\+I instance.~\newline
\\
\hline
{\em -\/} & c2edelay is the Chip-\/select-\/active-\/to-\/\+S\+P\+Ix\+\_\+\+E\+N\+A-\/signal -\/active-\/time-\/out.~\newline
 \\
\hline
{\em -\/} & t2edelay is the Transmit-\/data-\/finished-\/to-\/\+S\+P\+Ix\+\_\+\+E\+N\+A-\/pin -\/inactive-\/time-\/out.~\newline
 \\
\hline
{\em -\/} & t2cdelay is the Transmit-\/end-\/to-\/chip-\/select-\/inactive-\/delay.~\newline
\\
\hline
{\em -\/} & c2tdelay is the Chip-\/select-\/active-\/to-\/transmit-\/start-\/delay.~\newline
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none.
\end{DoxyReturn}
Note\+: S\+P\+Ix\+\_\+\+C\+S and S\+P\+I\+\_\+\+E\+N\+A are active low pins. \hypertarget{include_2spi_8h_a9ba202f4acf65c7ed2eba042236f4b13}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Enable@{S\+P\+I\+Enable}}
\index{S\+P\+I\+Enable@{S\+P\+I\+Enable}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Enable(unsigned int base\+Add)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Enable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a9ba202f4acf65c7ed2eba042236f4b13}



\begin{DoxyItemize}
\item It will Enable S\+P\+I module~\newline
. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used~\newline
.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a21ed6d1976e174fda655443d3b732238}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Int\+Disable@{S\+P\+I\+Int\+Disable}}
\index{S\+P\+I\+Int\+Disable@{S\+P\+I\+Int\+Disable}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Int\+Disable(unsigned int base\+Add, unsigned int flag)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Int\+Disable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{flag}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a21ed6d1976e174fda655443d3b732238}



\begin{DoxyItemize}
\item It Disables the interrupts. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & flag is the interrupts required to be Enabled.~\newline
\begin{DoxyVerb}       flag can take following values.\n

       SPI_DATALEN_ERR_INT     - Data length error interrupt.\n
       SPI_TIMEOUT_INT         - TimeOut length error interrupt.\n
       SPI_PARITY_ERR_INT      - Parity error interrupt.\n
       SPI_DESYNC_SLAVE_INT    - Desyncrozied slave interrupt.\n
       SPI_BIT_ERR_INT         - Bit error interrupt.\n
       SPI_RECV_OVERRUN_INT    - Receive Overrun interrupt.\n
       SPI_RECV_INT            - Receive interrupt.\n
       SPI_TRANSMIT_INT        - Transmit interrupt.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a4f35b9b20071b12d765f4d208b341bc5}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Int\+Enable@{S\+P\+I\+Int\+Enable}}
\index{S\+P\+I\+Int\+Enable@{S\+P\+I\+Int\+Enable}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Int\+Enable(unsigned int base\+Add, unsigned int flag)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Int\+Enable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{flag}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a4f35b9b20071b12d765f4d208b341bc5}



\begin{DoxyItemize}
\item It Enables the interrupts. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & flag is the interrupts required to be Enabled.~\newline
\begin{DoxyVerb}       flag can take following values.\n

       SPI_DATALEN_ERR_INT     - Data length error interrupt.\n
       SPI_TIMEOUT_INT         - TimeOut length error interrupt.\n
       SPI_PARITY_ERR_INT      - Parity error interrupt.\n
       SPI_DESYNC_SLAVE_INT    - Desyncrozied slave interrupt.\n
       SPI_BIT_ERR_INT         - Bit error interrupt.\n
       SPI_RECV_OVERRUN_INT    - Receive Overrun interrupt.\n
       SPI_RECV_INT            - Receive interrupt.\n
       SPI_TRANSMIT_INT        - Transmit interrupt.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a65c0c2bbf62dfae147396d3fa7c37b6e}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Interrupt\+Vector\+Get@{S\+P\+I\+Interrupt\+Vector\+Get}}
\index{S\+P\+I\+Interrupt\+Vector\+Get@{S\+P\+I\+Interrupt\+Vector\+Get}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Interrupt\+Vector\+Get(unsigned int base\+Add)}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int S\+P\+I\+Interrupt\+Vector\+Get (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a65c0c2bbf62dfae147396d3fa7c37b6e}



\begin{DoxyItemize}
\item It returns the vector of the pending interrupt at interrupt line I\+N\+T1.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the memory instance to be used.~\newline
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
vector of the pending interrupt at interrupt line I\+N\+T1. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a9269676642aba430603f461ed63a90b0}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Int\+Level\+Set@{S\+P\+I\+Int\+Level\+Set}}
\index{S\+P\+I\+Int\+Level\+Set@{S\+P\+I\+Int\+Level\+Set}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Int\+Level\+Set(unsigned int base\+Add, unsigned int flag)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Int\+Level\+Set (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{flag}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a9269676642aba430603f461ed63a90b0}



\begin{DoxyItemize}
\item It Configures S\+P\+I to Map interrupts to interrupt line I\+N\+T1.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & flag is the interrupts required to be mapped.~\newline
\begin{DoxyVerb}       flag can take following values.\n

       SPI_DATALEN_ERR_INTLVL     - Data length error interrupt level.\n
       SPI_TIMEOUT_INTLVL         - TimeOut length error interrupt level.\n
       SPI_PARITY_ERR_INTLVL      - Parity error interrupt level.\n
       SPI_DESYNC_SLAVE_INTLVL    - Desyncrozied slave interrupt level.\n
       SPI_BIT_ERR_INTLVL         - Bit error interrupt level.\n
       SPI_RECV_OVERRUN_INTLVL    - Receive Overrun interrupt level.\n
       SPI_RECV_INTLVL            - Receive interrupt level.\n
       SPI_TRANSMIT_INTLVL        - Transmit interrupt level.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_afdd6891109b0d59c698f33a59e62cf1b}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Int\+Status@{S\+P\+I\+Int\+Status}}
\index{S\+P\+I\+Int\+Status@{S\+P\+I\+Int\+Status}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Int\+Status(unsigned int base\+Add, unsigned int flag)}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int S\+P\+I\+Int\+Status (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{flag}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_afdd6891109b0d59c698f33a59e62cf1b}



\begin{DoxyItemize}
\item It reads the Status of interrupts. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & flag is the interrupts whose status needs to be read.~\newline
\begin{DoxyVerb}       flag can take following values.\n

       SPI_DATALEN_ERR_INT     - Data length error interrupt.\n
       SPI_TIMEOUT_INT         - TimeOut length error interrupt.\n
       SPI_PARITY_ERR_INT      - Parity error interrupt.\n
       SPI_DESYNC_SLAVE_INT    - Desyncrozied slave interrupt.\n
       SPI_BIT_ERR_INT         - Bit error interrupt.\n
       SPI_RECV_OVERRUN_INT    - Receive Overrun interrupt.\n
       SPI_RECV_INT            - Receive interrupt.\n
       SPI_TRANSMIT_INT        - Transmit interrupt.\n
       SPI_DMA_REQUEST_ENA_INT - DMA request interrupt.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
status of interrupt. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_af6b79a3959bfb0979296dbe735b61411}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Int\+Status\+Clear@{S\+P\+I\+Int\+Status\+Clear}}
\index{S\+P\+I\+Int\+Status\+Clear@{S\+P\+I\+Int\+Status\+Clear}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Int\+Status\+Clear(unsigned int base\+Add, unsigned int flag)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Int\+Status\+Clear (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{flag}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_af6b79a3959bfb0979296dbe735b61411}



\begin{DoxyItemize}
\item It clears Status of interrupts. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & flag is the interrupts whose status needs to be cleared.~\newline
\begin{DoxyVerb}       flag can take following values.\n

       SPI_DATALEN_ERR_INT     - Data length error interrupt.\n
       SPI_TIMEOUT_INT         - TimeOut length error interrupt.\n
       SPI_PARITY_ERR_INT      - Parity error interrupt.\n
       SPI_DESYNC_SLAVE_INT    - Desyncrozied slave interrupt.\n
       SPI_BIT_ERR_INT         - Bit error interrupt.\n
       SPI_RECV_OVERRUN_INT    - Receive Overrun interrupt.\n
       SPI_RECV_INT            - Receive interrupt.\n
       SPI_TRANSMIT_INT        - Transmit interrupt.\n
       SPI_DMA_REQUEST_ENA_INT - DMA request interrupt.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_aac5ba03b05eb1d606f9a2b3ee087f277}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Mode\+Configure@{S\+P\+I\+Mode\+Configure}}
\index{S\+P\+I\+Mode\+Configure@{S\+P\+I\+Mode\+Configure}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Mode\+Configure(unsigned int base\+Add, unsigned int flag)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Mode\+Configure (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{flag}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_aac5ba03b05eb1d606f9a2b3ee087f277}



\begin{DoxyItemize}
\item Configures S\+P\+I to master or slave mode. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used.~\newline
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a2c6e5e1008e47a7fc62397b11503e6b8}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Out\+Of\+Reset@{S\+P\+I\+Out\+Of\+Reset}}
\index{S\+P\+I\+Out\+Of\+Reset@{S\+P\+I\+Out\+Of\+Reset}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Out\+Of\+Reset(unsigned int base\+Add)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Out\+Of\+Reset (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a2c6e5e1008e47a7fc62397b11503e6b8}



\begin{DoxyItemize}
\item Brings S\+P\+I out of reset state. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used.~\newline
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a4a495d63e4546588f764e3f1a5cc2715}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Parity\+Disable@{S\+P\+I\+Parity\+Disable}}
\index{S\+P\+I\+Parity\+Disable@{S\+P\+I\+Parity\+Disable}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Parity\+Disable(unsigned int base\+Add, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Parity\+Disable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a4a495d63e4546588f764e3f1a5cc2715}



\begin{DoxyItemize}
\item It Disables Parity in S\+P\+I.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a08774ff38877b23d22182720262cbfd2}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Parity\+Enable@{S\+P\+I\+Parity\+Enable}}
\index{S\+P\+I\+Parity\+Enable@{S\+P\+I\+Parity\+Enable}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Parity\+Enable(unsigned int base\+Add, unsigned int flag, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Parity\+Enable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{flag, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a08774ff38877b23d22182720262cbfd2}



\begin{DoxyItemize}
\item It Enables Parity in S\+P\+I and also configures Even or Odd Parity.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & flag is the value determines whether odd or even Parity.~\newline
\begin{DoxyVerb}       flag can take following values.\n

       SPI_ODD_PARITY   -  selects odd parity
       SPI_EVEN_PARITY  -  selects even parity
\end{DoxyVerb}
\\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a60dfc50367007a0ec2e1ff0ca964027e}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Pin\+Control@{S\+P\+I\+Pin\+Control}}
\index{S\+P\+I\+Pin\+Control@{S\+P\+I\+Pin\+Control}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Pin\+Control(unsigned int base\+Add, unsigned int idx, unsigned int flag, unsigned int $\ast$val)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Pin\+Control (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{idx, }
\item[{unsigned int}]{flag, }
\item[{unsigned int $\ast$}]{val}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a60dfc50367007a0ec2e1ff0ca964027e}



\begin{DoxyItemize}
\item Configures S\+P\+I Pin Control Registers.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & idx is the Pin Control register number.\+It can take any integer value between 0 and 5.~\newline
 \\
\hline
{\em -\/} & flag is to indicate to whether to (1)read from Pin Control Register or to (0)write to Pin Control Register.~\newline
 \\
\hline
{\em -\/} & val is a value/return argument which has the value to be written in case of writes or the value read in case of reads\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none.~\newline

\end{DoxyReturn}
\hypertarget{include_2spi_8h_a0b2b610b5d0062e7115ed7be6727db7a}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Reset@{S\+P\+I\+Reset}}
\index{S\+P\+I\+Reset@{S\+P\+I\+Reset}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Reset(unsigned int base\+Add)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Reset (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a0b2b610b5d0062e7115ed7be6727db7a}



\begin{DoxyItemize}
\item It will put S\+P\+I in to reset state.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory Address of the S\+P\+I instance used.~\newline
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a12efa10816bf3199bbebb2358d95195b}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Shift\+Lsb\+First@{S\+P\+I\+Shift\+Lsb\+First}}
\index{S\+P\+I\+Shift\+Lsb\+First@{S\+P\+I\+Shift\+Lsb\+First}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Shift\+Lsb\+First(unsigned int base\+Add, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Shift\+Lsb\+First (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a12efa10816bf3199bbebb2358d95195b}



\begin{DoxyItemize}
\item It Configures S\+P\+I to Transmit L\+S\+B bit first during Data transfer. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_ac614d5356a0a2c9c8d14df00624e8139}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Shift\+Msb\+First@{S\+P\+I\+Shift\+Msb\+First}}
\index{S\+P\+I\+Shift\+Msb\+First@{S\+P\+I\+Shift\+Msb\+First}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Shift\+Msb\+First(unsigned int base\+Add, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Shift\+Msb\+First (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_ac614d5356a0a2c9c8d14df00624e8139}



\begin{DoxyItemize}
\item It Configures S\+P\+I to Transmit M\+S\+B bit first during Data transfer. 
\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_af17f6a72525dce599f3fd7ed684a3b73}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Transmit\+Data1@{S\+P\+I\+Transmit\+Data1}}
\index{S\+P\+I\+Transmit\+Data1@{S\+P\+I\+Transmit\+Data1}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Transmit\+Data1(unsigned int base\+Add, unsigned int data)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Transmit\+Data1 (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{data}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_af17f6a72525dce599f3fd7ed684a3b73}



\begin{DoxyItemize}
\item Trasmits Data from T\+X part of S\+P\+I\+D\+A\+T1 register.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & data is the data transmitted out of S\+P\+I.~\newline
 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
\hypertarget{include_2spi_8h_a893e01ac4887d9034d3c5a3545f0df17}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Wait\+Disable@{S\+P\+I\+Wait\+Disable}}
\index{S\+P\+I\+Wait\+Disable@{S\+P\+I\+Wait\+Disable}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Wait\+Disable(unsigned int base\+Add, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Wait\+Disable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a893e01ac4887d9034d3c5a3545f0df17}



\begin{DoxyItemize}
\item It Configures S\+P\+I Master not to wait for S\+P\+Ix\+\_\+\+E\+N\+A signal.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none.
\end{DoxyReturn}
Note\+:It is applicable only in S\+P\+I Master Mode.\+S\+P\+Ix\+\_\+\+E\+N\+A is a active low signal \hypertarget{include_2spi_8h_a234713598ea1416862ad9ecb94d2db42}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Wait\+Enable@{S\+P\+I\+Wait\+Enable}}
\index{S\+P\+I\+Wait\+Enable@{S\+P\+I\+Wait\+Enable}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Wait\+Enable(unsigned int base\+Add, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Wait\+Enable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_a234713598ea1416862ad9ecb94d2db42}



\begin{DoxyItemize}
\item It Configures S\+P\+I Master to wait for S\+P\+Ix\+\_\+\+E\+N\+A signal.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none.
\end{DoxyReturn}
Note\+:It is applicable only in S\+P\+I Master Mode.\+S\+P\+Ix\+\_\+\+E\+N\+A is a active low signal \hypertarget{include_2spi_8h_af5d0dd32ed580c5023b70c2aebc5d066}{}\index{include/spi.\+h@{include/spi.\+h}!S\+P\+I\+Wdelay\+Set@{S\+P\+I\+Wdelay\+Set}}
\index{S\+P\+I\+Wdelay\+Set@{S\+P\+I\+Wdelay\+Set}!include/spi.\+h@{include/spi.\+h}}
\subsubsection[{S\+P\+I\+Wdelay\+Set(unsigned int base\+Add, unsigned int flag, unsigned int data\+Format)}]{\setlength{\rightskip}{0pt plus 5cm}void S\+P\+I\+Wdelay\+Set (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{flag, }
\item[{unsigned int}]{data\+Format}
\end{DoxyParamCaption}
)}\label{include_2spi_8h_af5d0dd32ed580c5023b70c2aebc5d066}



\begin{DoxyItemize}
\item It sets the Delay between S\+P\+I transmission.~\newline

\end{DoxyItemize}


\begin{DoxyParams}{Parameters}
{\em -\/} & base\+Add is the Memory address of the the S\+P\+I instance used.~\newline
\\
\hline
{\em -\/} & flag is the value determines amount of delay.~\newline
\\
\hline
{\em -\/} & data\+Format is the value to select the Format register.~\newline
\begin{DoxyVerb}       dataFormat can take following value.\n

       SPI_DATA_FORMAT0      - To select DataFormat Register 0.\n
       SPI_DATA_FORMAT1      - To select DataFormat Register 1.\n
       SPI_DATA_FORMAT2      - To select DataFormat Register 2.\n
       SPI_DATA_FORMAT3      - To select DataFormat Register 3.\n
\end{DoxyVerb}
\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none. 
\end{DoxyReturn}
