{"version":"1.1.0","info":[["/home/shi/verilog/_Netlist_manually/HC_64_BK1_KS5.sv",[[[[[["HC_64_BK1_KS5",[[0,0],[0,40]],[[0,7],[0,20]],[],["module"]],[994,0]],[[["a",[[3,6],[3,13]],[[3,12],[3,13]],["HC_64_BK1_KS5"],["port"]],["b",[[0,24],[0,25]],[[0,24],[0,25]],["HC_64_BK1_KS5"],["port","a"]],["cin",[[0,26],[0,29]],[[0,26],[0,29]],["HC_64_BK1_KS5"],["port","b"]],["sum",[[0,30],[0,33]],[[0,30],[0,33]],["HC_64_BK1_KS5"],["port","cin"]],["cout",[[0,34],[0,38]],[[0,34],[0,38]],["HC_64_BK1_KS5"],["port","sum"]],["b",[[4,6],[4,13]],[[4,12],[4,13]],["HC_64_BK1_KS5"],["port"]],["cin",[[5,6],[5,9]],[[5,6],[5,9]],["HC_64_BK1_KS5"],["port"]],["sum",[[6,7],[6,16]],[[6,13],[6,16]],["HC_64_BK1_KS5"],["port"]],["cout",[[7,7],[7,11]],[[7,7],[7,11]],["HC_64_BK1_KS5"],["port"]],["p",[[8,0],[8,12]],[[8,11],[8,12]],["HC_64_BK1_KS5"],["variable","wire"]],["g",[[9,0],[9,12]],[[9,11],[9,12]],["HC_64_BK1_KS5"],["variable","wire"]],["pg_gen_hc",[[10,0],[10,37]],[[10,14],[10,23]],["HC_64_BK1_KS5"],["instance","P_G_gen_hc_64"]],["i",[[11,0],[11,8]],[[11,7],[11,8]],["HC_64_BK1_KS5"],["variable","genvar"]],["gnpg_level1",[[13,0],[13,23]],[[13,12],[13,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level1",[[14,0],[14,21]],[[14,12],[14,21]],["HC_64_BK1_KS5"],["variable","wire"]],["gnpg_level2",[[15,0],[15,23]],[[15,12],[15,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level2",[[16,0],[16,21]],[[16,12],[16,21]],["HC_64_BK1_KS5"],["variable","wire"]],["gnpg_level3",[[17,0],[17,23]],[[17,12],[17,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level3",[[18,0],[18,21]],[[18,12],[18,21]],["HC_64_BK1_KS5"],["variable","wire"]],["gnpg_level4",[[19,0],[19,23]],[[19,12],[19,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level4",[[20,0],[20,21]],[[20,12],[20,21]],["HC_64_BK1_KS5"],["variable","wire"]],["gnpg_level5",[[21,0],[21,23]],[[21,12],[21,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level5",[[22,0],[22,21]],[[22,12],[22,21]],["HC_64_BK1_KS5"],["variable","wire"]],["gnpg_level6",[[23,0],[23,23]],[[23,12],[23,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level6",[[24,0],[24,21]],[[24,12],[24,21]],["HC_64_BK1_KS5"],["variable","wire"]],["ao_level1_gnpg",[[27,16],[27,69]],[[27,21],[27,35]],["HC_64_BK1_KS5"],["instance","AO21"]],["ao_level2_gnpg",[[40,16],[40,99]],[[40,21],[40,35]],["HC_64_BK1_KS5"],["instance","AO21"]],["ao_level3_pp",[[265,16],[265,105]],[[265,21],[265,33]],["HC_64_BK1_KS5"],["instance","AO21"]],["ao_level4_pp",[[483,16],[483,105]],[[483,21],[483,33]],["HC_64_BK1_KS5"],["instance","AO21"]],["ao_level5_pp",[[687,16],[687,111]],[[687,23],[687,35]],["HC_64_BK1_KS5"],["instance","AO21"]],["ao_level6_pp",[[863,16],[863,112]],[[863,23],[863,35]],["HC_64_BK1_KS5"],["instance","AO21"]],["gnpg_level7",[[979,0],[979,23]],[[979,12],[979,23]],["HC_64_BK1_KS5"],["variable","wire"]],["ao_level7_pp",[[986,6],[986,94]],[[986,12],[986,24]],["HC_64_BK1_KS5"],["instance","AO21"]]]]],[[["AO21",[[995,0],[995,27]],[[995,7],[995,11]],[],["module"]],[1004,0]],[[["a",[[996,8],[996,9]],[[996,8],[996,9]],["AO21"],["port"]],["b",[[996,9],[996,12]],[[996,11],[996,12]],["AO21"],["port","a"]],["d",[[996,12],[996,15]],[[996,14],[996,15]],["AO21"],["port","b"]],["y",[[995,23],[995,24]],[[995,23],[995,24]],["AO21"],["port","d"]],["y",[[997,9],[997,10]],[[997,9],[997,10]],["AO21"],["port"]],["y_bar",[[998,2],[998,14]],[[998,9],[998,14]],["AO21"],["variable","wire"]],["aoi21_1",[[1000,2],[1000,52]],[[1000,11],[1000,18]],["AO21"],["instance","AOI21_X2"]],["inv_1",[[1001,2],[1001,36]],[[1001,9],[1001,14]],["AO21"],["instance","INV_X2"]]]]],[[["P_G_gen_hc_64",[[1018,0],[1018,35]],[[1018,7],[1018,20]],[],["module"]],[1031,0]],[[["a",[[1019,6],[1019,13]],[[1019,12],[1019,13]],["P_G_gen_hc_64"],["port"]],["b",[[1018,24],[1018,25]],[[1018,24],[1018,25]],["P_G_gen_hc_64"],["port","a"]],["cin",[[1018,26],[1018,29]],[[1018,26],[1018,29]],["P_G_gen_hc_64"],["port","b"]],["p",[[1018,30],[1018,31]],[[1018,30],[1018,31]],["P_G_gen_hc_64"],["port","cin"]],["g",[[1018,32],[1018,33]],[[1018,32],[1018,33]],["P_G_gen_hc_64"],["port","p"]],["b",[[1020,6],[1020,13]],[[1020,12],[1020,13]],["P_G_gen_hc_64"],["port"]],["cin",[[1021,6],[1021,9]],[[1021,6],[1021,9]],["P_G_gen_hc_64"],["port"]],["p",[[1022,7],[1022,14]],[[1022,13],[1022,14]],["P_G_gen_hc_64"],["port"]],["g",[[1023,7],[1023,14]],[[1023,13],[1023,14]],["P_G_gen_hc_64"],["port"]]]]]]],null,0]],["/home/shi/verilog/_Netlist_manually/test.sv",[[[[[["HC_64_BK1_KS5",[[0,0],[0,43]],[[0,7],[0,20]],[],["module"]],[994,0]],[[["a",[[3,6],[3,13]],[[3,12],[3,13]],["HC_64_BK1_KS5"],["port"]],["b",[[0,24],[0,25]],[[0,24],[0,25]],["HC_64_BK1_KS5"],["port","a"]],["cin",[[0,26],[0,29]],[[0,26],[0,29]],["HC_64_BK1_KS5"],["port","b"]],["gnpg_level1",[[0,30],[0,41]],[[0,30],[0,41]],["HC_64_BK1_KS5"],["port","cin"]],["b",[[4,6],[4,13]],[[4,12],[4,13]],["HC_64_BK1_KS5"],["port"]],["cin",[[5,6],[5,9]],[[5,6],[5,9]],["HC_64_BK1_KS5"],["port"]],["sum",[[6,7],[6,16]],[[6,13],[6,16]],["HC_64_BK1_KS5"],["port"]],["cout",[[7,7],[7,11]],[[7,7],[7,11]],["HC_64_BK1_KS5"],["port"]],["p",[[8,0],[8,12]],[[8,11],[8,12]],["HC_64_BK1_KS5"],["variable","wire"]],["g",[[9,0],[9,12]],[[9,11],[9,12]],["HC_64_BK1_KS5"],["variable","wire"]],["pg_gen_hc",[[10,0],[10,37]],[[10,14],[10,23]],["HC_64_BK1_KS5"],["instance","P_G_gen_hc_64"]],["i",[[11,0],[11,8]],[[11,7],[11,8]],["HC_64_BK1_KS5"],["variable","genvar"]],["gnpg_level1",[[13,0],[13,23]],[[13,12],[13,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level1",[[14,0],[14,21]],[[14,12],[14,21]],["HC_64_BK1_KS5"],["variable","wire"]],["gnpg_level2",[[15,0],[15,23]],[[15,12],[15,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level2",[[16,0],[16,21]],[[16,12],[16,21]],["HC_64_BK1_KS5"],["variable","wire"]],["gnpg_level3",[[17,0],[17,23]],[[17,12],[17,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level3",[[18,0],[18,21]],[[18,12],[18,21]],["HC_64_BK1_KS5"],["variable","wire"]],["gnpg_level4",[[19,0],[19,23]],[[19,12],[19,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level4",[[20,0],[20,21]],[[20,12],[20,21]],["HC_64_BK1_KS5"],["variable","wire"]],["gnpg_level5",[[21,0],[21,23]],[[21,12],[21,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level5",[[22,0],[22,21]],[[22,12],[22,21]],["HC_64_BK1_KS5"],["variable","wire"]],["gnpg_level6",[[23,0],[23,23]],[[23,12],[23,23]],["HC_64_BK1_KS5"],["variable","wire"]],["pp_level6",[[24,0],[24,21]],[[24,12],[24,21]],["HC_64_BK1_KS5"],["variable","wire"]],["ao_level1_gnpg",[[27,16],[27,72]],[[27,21],[27,35]],["HC_64_BK1_KS5"],["instance","AO21"]],["ao_level2_gnpg",[[40,16],[40,104]],[[40,21],[40,35]],["HC_64_BK1_KS5"],["instance","AO21"]],["ao_level3_pp",[[265,16],[265,110]],[[265,21],[265,33]],["HC_64_BK1_KS5"],["instance","AO21"]],["ao_level4_pp",[[483,16],[483,110]],[[483,21],[483,33]],["HC_64_BK1_KS5"],["instance","AO21"]],["ao_level5_pp",[[687,16],[687,117]],[[687,23],[687,35]],["HC_64_BK1_KS5"],["instance","AO21"]],["ao_level6_pp",[[863,16],[863,118]],[[863,23],[863,35]],["HC_64_BK1_KS5"],["instance","AO21"]],["gnpg_level7",[[979,0],[979,23]],[[979,12],[979,23]],["HC_64_BK1_KS5"],["variable","wire"]],["ao_level7_pp",[[986,6],[986,99]],[[986,12],[986,24]],["HC_64_BK1_KS5"],["instance","AO21"]]]]],[[["AO21",[[995,0],[995,22]],[[995,7],[995,11]],[],["module"]],[1002,0]],[[["a",[[996,6],[996,7]],[[996,6],[996,7]],["AO21"],["port"]],["b",[[996,7],[996,9]],[[996,8],[996,9]],["AO21"],["port","a"]],["d",[[996,9],[996,11]],[[996,10],[996,11]],["AO21"],["port","b"]],["y",[[995,19],[995,20]],[[995,19],[995,20]],["AO21"],["port","d"]],["y",[[997,7],[997,8]],[[997,7],[997,8]],["AO21"],["port"]],["y_bar",[[998,0],[998,10]],[[998,5],[998,10]],["AO21"],["variable","wire"]],["aoi21_1",[[999,0],[999,26]],[[999,9],[999,16]],["AO21"],["instance","AOI21_X1"]],["inv_1",[[1000,0],[1000,22]],[[1000,7],[1000,12]],["AO21"],["instance","INV_X1"]]]]],[[["AOI21_X1",[[1003,0],[1003,26]],[[1003,7],[1003,15]],[],["module"]],[1008,0]],[[["a",[[1004,6],[1004,7]],[[1004,6],[1004,7]],["AOI21_X1"],["port"]],["b",[[1004,7],[1004,9]],[[1004,8],[1004,9]],["AOI21_X1"],["port","a"]],["d",[[1004,9],[1004,11]],[[1004,10],[1004,11]],["AOI21_X1"],["port","b"]],["y",[[1003,23],[1003,24]],[[1003,23],[1003,24]],["AOI21_X1"],["port","d"]],["y",[[1005,7],[1005,8]],[[1005,7],[1005,8]],["AOI21_X1"],["port"]]]]],[[["INV_X1",[[1009,0],[1009,20]],[[1009,7],[1009,13]],[],["module"]],[1015,0]],[[["a",[[1010,6],[1010,7]],[[1010,6],[1010,7]],["INV_X1"],["port"]],["y",[[1009,17],[1009,18]],[[1009,17],[1009,18]],["INV_X1"],["port","a"]],["y",[[1011,7],[1011,8]],[[1011,7],[1011,8]],["INV_X1"],["port"]]]]],[[["P_G_gen_hc_64",[[1016,0],[1016,35]],[[1016,7],[1016,20]],[],["module"]],[1029,0]],[[["a",[[1017,6],[1017,13]],[[1017,12],[1017,13]],["P_G_gen_hc_64"],["port"]],["b",[[1016,24],[1016,25]],[[1016,24],[1016,25]],["P_G_gen_hc_64"],["port","a"]],["cin",[[1016,26],[1016,29]],[[1016,26],[1016,29]],["P_G_gen_hc_64"],["port","b"]],["p",[[1016,30],[1016,31]],[[1016,30],[1016,31]],["P_G_gen_hc_64"],["port","cin"]],["g",[[1016,32],[1016,33]],[[1016,32],[1016,33]],["P_G_gen_hc_64"],["port","p"]],["b",[[1018,6],[1018,13]],[[1018,12],[1018,13]],["P_G_gen_hc_64"],["port"]],["cin",[[1019,6],[1019,9]],[[1019,6],[1019,9]],["P_G_gen_hc_64"],["port"]],["p",[[1020,7],[1020,14]],[[1020,13],[1020,14]],["P_G_gen_hc_64"],["port"]],["g",[[1021,7],[1021,14]],[[1021,13],[1021,14]],["P_G_gen_hc_64"],["port"]]]]]]],null,0]],["/home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[null,[],null,null,[["/home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[null,[],null,null,[["/home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FMA_32_pipelined/FMA_stages.sv",[[[[[["FMA_stage1",[[2,0],[3,12]],[[2,7],[2,17]],[],["module"]],[14,0]],[[["a",[[2,18],[2,19]],[[2,18],[2,19]],["FMA_stage1"],["port"]],["b",[[4,19],[4,21]],[[4,20],[4,21]],["FMA_stage1"],["port","a"]],["c",[[4,21],[4,23]],[[4,22],[4,23]],["FMA_stage1"],["port","b"]],["a",[[4,6],[4,19]],[[4,18],[4,19]],["FMA_stage1"],["port","logic"]],["sign_a",[[8,0],[8,12]],[[8,6],[8,12]],["FMA_stage1"],["variable","logic"]],["sign_b",[[8,0],[8,19]],[[8,13],[8,19]],["FMA_stage1"],["variable","sign_a"]],["sign_c",[[8,0],[8,26]],[[8,20],[8,26]],["FMA_stage1"],["variable","sign_b"]],["exp_a",[[9,0],[9,16]],[[9,11],[9,16]],["FMA_stage1"],["variable","logic"]],["exp_b",[[9,0],[9,22]],[[9,17],[9,22]],["FMA_stage1"],["variable","exp_a"]],["exp_c",[[9,0],[9,28]],[[9,23],[9,28]],["FMA_stage1"],["variable","exp_b"]],["man_a",[[10,0],[10,17]],[[10,12],[10,17]],["FMA_stage1"],["variable","logic"]],["man_b",[[10,0],[10,23]],[[10,18],[10,23]],["FMA_stage1"],["variable","man_a"]],["man_c",[[10,0],[10,29]],[[10,24],[10,29]],["FMA_stage1"],["variable","man_b"]]]]],[[["FMA_stage2",[[15,0],[15,20]],[[15,7],[15,17]],[],["module"]],[19,0]],[]],[[["FMA_stage3",[[20,0],[20,20]],[[20,7],[20,17]],[],["module"]],[22,9]],[]]]],null,0]],["/home/shi/verilog/FP_16/FMA_16/FMA_16.sv",[[],null,0]],["/home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[null,["/home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv"],null,null,[["/home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[null,[],null,null,[["/home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["plus",[[0,0],[1,0]],[[0,8],[0,12]],["source.systemverilog"],["macro"]],["minus",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["reverse_minus",[[2,0],[3,0]],[[2,8],[2,21]],["source.systemverilog"],["macro"]],["plus_then_mius",[[3,0],[5,0]],[[3,8],[3,22]],["source.systemverilog"],["macro"]]]],null,0]],["/home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[null,["/home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv"],null,null,[["/home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[null,["/home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv"],null,null,[["/home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[null,[],null,null,[["/home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/ADD_SUB/preprocessing.sv",[[[[[["mode_judge",[[5,0],[5,36]],[[5,7],[5,17]],[],["module"]],[15,0]],[[["a",[[5,18],[5,19]],[[5,18],[5,19]],["mode_judge"],["port"]],["b",[[5,20],[5,21]],[[5,20],[5,21]],["mode_judge"],["port","a"]],["add",[[5,22],[5,25]],[[5,22],[5,25]],["mode_judge"],["port","b"]],["sub",[[5,26],[5,29]],[[5,26],[5,29]],["mode_judge"],["port","add"]],["mode",[[5,30],[5,34]],[[5,30],[5,34]],["mode_judge"],["port","sub"]],["a",[[6,6],[6,19]],[[6,18],[6,19]],["mode_judge"],["port","logic"]],["b",[[7,6],[7,19]],[[7,18],[7,19]],["mode_judge"],["port","logic"]],["add",[[8,6],[8,15]],[[8,12],[8,15]],["mode_judge"],["port","logic"]],["sub",[[9,6],[9,15]],[[9,12],[9,15]],["mode_judge"],["port","logic"]],["mode",[[10,7],[10,22]],[[10,18],[10,22]],["mode_judge"],["port","logic"]]]]],[[["preprocessing",[[16,0],[16,62]],[[16,7],[16,20]],[],["module"]],[33,8]],[[["a",[[16,21],[16,22]],[[16,21],[16,22]],["preprocessing"],["port"]],["b",[[16,23],[16,24]],[[16,23],[16,24]],["preprocessing"],["port","a"]],["add",[[16,25],[16,28]],[[16,25],[16,28]],["preprocessing"],["port","b"]],["sub",[[16,29],[16,32]],[[16,29],[16,32]],["preprocessing"],["port","add"]],["result_sign",[[16,33],[16,44]],[[16,33],[16,44]],["preprocessing"],["port","sub"]],["mode",[[16,45],[16,49]],[[16,45],[16,49]],["preprocessing"],["port","result_sign"]],["abs_a_ht_b",[[16,50],[16,60]],[[16,50],[16,60]],["preprocessing"],["port","mode"]],["a",[[17,6],[17,19]],[[17,18],[17,19]],["preprocessing"],["port","logic"]],["b",[[18,6],[18,19]],[[18,18],[18,19]],["preprocessing"],["port","logic"]],["add",[[19,6],[19,15]],[[19,12],[19,15]],["preprocessing"],["port","logic"]],["sub",[[20,6],[20,15]],[[20,12],[20,15]],["preprocessing"],["port","logic"]],["result_sign",[[21,7],[21,24]],[[21,13],[21,24]],["preprocessing"],["port","logic"]],["mode",[[22,7],[22,22]],[[22,18],[22,22]],["preprocessing"],["port","logic"]],["mode_judge",[[23,0],[23,39]],[[23,11],[23,21]],["preprocessing"],["instance","mode_judge"]],["abs_a_ht_b",[[24,7],[24,17]],[[24,7],[24,17]],["preprocessing"],["port"]]]]]],null,null,null,[["plus",[[0,0],[1,0]],[[0,8],[0,12]],["source.systemverilog"],["macro"]],["minus",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["reverse_minus",[[2,0],[3,0]],[[2,8],[2,21]],["source.systemverilog"],["macro"]],["plus_then_mius",[[3,0],[5,0]],[[3,8],[3,22]],["source.systemverilog"],["macro"]]]],null,0]],["/home/shi/verilog/FP_32/ADD_SUB/tb_FP_add_sub.sv",[[[[[["add_preprocessing",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,0],[5,66]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,7],[5,24]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[23,0]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,25],[5,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,25],[5,26]]],["add_preprocessing"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,27],[5,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,27],[5,28]]],["add_preprocessing"],["port","a"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,29],[5,32]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,29],[5,32]]],["add_preprocessing"],["port","b"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,33],[5,36]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,33],[5,36]]],["add_preprocessing"],["port","add"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,37],[5,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,37],[5,48]]],["add_preprocessing"],["port","sub"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,49],[5,53]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,49],[5,53]]],["add_preprocessing"],["port","result_sign"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,54],[5,64]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,54],[5,64]]],["add_preprocessing"],["port","mode"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[6,6],[6,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[6,18],[6,19]]],["add_preprocessing"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[7,6],[7,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[7,18],[7,19]]],["add_preprocessing"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[8,6],[8,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[8,12],[8,15]]],["add_preprocessing"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[9,6],[9,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[9,12],[9,15]]],["add_preprocessing"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[10,13],[10,24]]],["add_preprocessing"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[11,7],[11,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[11,18],[11,22]]],["add_preprocessing"],["port","logic"]],["mode_judge",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[12,0],[12,39]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[12,11],[12,21]]],["add_preprocessing"],["instance","mode_judge"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[13,7],[13,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[13,7],[13,17]]],["add_preprocessing"],["port"]]]]],[[["mode_judge",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,0],[24,36]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,7],[24,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[1,12]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,18],[24,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,18],[24,19]]],["mode_judge"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,20],[24,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,20],[24,21]]],["mode_judge"],["port","a"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,22],[24,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,22],[24,25]]],["mode_judge"],["port","b"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,26],[24,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,26],[24,29]]],["mode_judge"],["port","add"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,30],[24,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,30],[24,34]]],["mode_judge"],["port","sub"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[25,10],[25,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[25,22],[25,23]]],["mode_judge"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[26,10],[26,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[26,22],[26,23]]],["mode_judge"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[27,10],[27,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[27,16],[27,19]]],["mode_judge"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[28,10],[28,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[28,16],[28,19]]],["mode_judge"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[29,11],[29,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[29,22],[29,26]]],["mode_judge"],["port","logic"]]]]],[[["add_normalization",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,0],[1,101]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,7],[1,24]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[1,0]]],[[["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,25],[1,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,25],[1,29]]],["add_normalization"],["port"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,30],[1,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,30],[1,34]]],["add_normalization"],["port","add1"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,35],[1,38]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,35],[1,38]]],["add_normalization"],["port","add2"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,39],[1,42]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,39],[1,42]]],["add_normalization"],["port","add"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,43],[1,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,43],[1,48]]],["add_normalization"],["port","sub"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,49],[1,54]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,49],[1,54]]],["add_normalization"],["port","man_a"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,55],[1,65]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,55],[1,65]]],["add_normalization"],["port","man_b"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,66],[1,76]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,66],[1,76]]],["add_normalization"],["port","exponent_a"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,77],[1,88]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,77],[1,88]]],["add_normalization"],["port","exponent_b"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,89],[1,99]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,89],[1,99]]],["add_normalization"],["port","result_sign"]],["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[2,19],[2,23]]],["add_normalization"],["port","logic"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[3,6],[3,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[3,19],[3,23]]],["add_normalization"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[4,6],[4,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[4,12],[4,15]]],["add_normalization"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[5,6],[5,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[5,12],[5,15]]],["add_normalization"],["port","logic"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[6,7],[6,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[6,20],[6,25]]],["add_normalization"],["port","logic"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[7,7],[7,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[7,20],[7,25]]],["add_normalization"],["port","logic"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[8,7],[8,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[8,19],[8,29]]],["add_normalization"],["port","logic"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[9,7],[9,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[9,19],[9,29]]],["add_normalization"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[10,13],[10,24]]],["add_normalization"],["port","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[11,7],[11,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[11,13],[11,23]]],["add_normalization"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[13,0],[13,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[13,11],[13,15]]],["add_normalization"],["variable","logic"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[14,0],[14,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[14,6],[14,16]]],["add_normalization"],["variable","logic"]],["pre_processing",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[15,0],[15,80]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[15,18],[15,32]]],["add_normalization"],["instance","add_preprocessing"]],["man_a_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,0],[19,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,13],[19,22]]],["add_normalization"],["variable","logic"]],["man_b_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,0],[19,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,24],[19,33]]],["add_normalization"],["variable","man_a_tmp"]]]]],[[["FP_32_add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[2,0],[2,50]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[2,7],[2,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[81,0]]],[[["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[2,24],[2,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[2,24],[2,28]]],["FP_32_add_or_sub"],["port"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[2,29],[2,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[2,29],[2,33]]],["FP_32_add_or_sub"],["port","add1"]],["command",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[2,34],[2,41]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[2,34],[2,41]]],["FP_32_add_or_sub"],["port","add2"]],["result",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[2,42],[2,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[2,42],[2,48]]],["FP_32_add_or_sub"],["port","command"]],["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[3,6],[3,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[3,19],[3,23]]],["FP_32_add_or_sub"],["port","logic"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[4,6],[4,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[4,19],[4,23]]],["FP_32_add_or_sub"],["port","logic"]],["command",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[6,6],[6,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[6,12],[6,19]]],["FP_32_add_or_sub"],["port","logic"]],["result",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[7,7],[7,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[7,20],[7,26]]],["FP_32_add_or_sub"],["port","logic"]],["current_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[9,0],[9,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[9,6],[9,17]]],["FP_32_add_or_sub"],["variable","logic"]],["current_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[10,0],[10,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[10,6],[10,17]]],["FP_32_add_or_sub"],["variable","logic"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[14,0],[14,18]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[14,13],[14,18]]],["FP_32_add_or_sub"],["variable","logic"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[15,0],[15,18]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[15,13],[15,18]]],["FP_32_add_or_sub"],["variable","logic"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[16,0],[16,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[16,12],[16,22]]],["FP_32_add_or_sub"],["variable","logic"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[17,0],[17,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[17,12],[17,22]]],["FP_32_add_or_sub"],["variable","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[18,0],[18,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[18,6],[18,17]]],["FP_32_add_or_sub"],["variable","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[19,0],[19,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[19,6],[19,16]]],["FP_32_add_or_sub"],["variable","logic"]],["norm",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[20,0],[20,115]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[20,18],[20,22]]],["FP_32_add_or_sub"],["instance","add_normalization"]],["e1_e2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[22,0],[22,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[22,11],[22,16]]],["FP_32_add_or_sub"],["variable","logic"]],["reverse_e1_e2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[22,0],[22,30]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[22,17],[22,30]]],["FP_32_add_or_sub"],["variable","e1_e2"]],["e1_e2_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[23,0],[23,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[23,11],[23,20]]],["FP_32_add_or_sub"],["variable","logic"]],["current_exponent_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[28,0],[28,31]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[28,11],[28,31]]],["FP_32_add_or_sub"],["variable","logic"]],["use_adder_or_not",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[32,0],[32,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[32,6],[32,22]]],["FP_32_add_or_sub"],["variable","logic"]],["extent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[37,0],[37,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[37,13],[37,21]]],["FP_32_add_or_sub"],["variable","logic"]],["extent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[37,0],[37,30]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[37,22],[37,30]]],["FP_32_add_or_sub"],["variable","extent_a"]],["man_b_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[38,0],[38,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[38,12],[38,23]]],["FP_32_add_or_sub"],["variable","logic"]],["final_man_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[42,0],[42,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[42,12],[42,25]]],["FP_32_add_or_sub"],["variable","logic"]],["adder",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[43,0],[43,59]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[43,9],[43,14]]],["FP_32_add_or_sub"],["instance","adder_25"]],["max_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[44,0],[44,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[44,11],[44,20]]],["FP_32_add_or_sub"],["variable","logic"]],["shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[46,0],[46,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[46,11],[46,16]]],["FP_32_add_or_sub"],["variable","logic"]],["final_man_tmp_2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[47,0],[47,27]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[47,12],[47,27]]],["FP_32_add_or_sub"],["variable","logic"]],["shifter",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[48,0],[48,69]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[48,15],[48,22]]],["FP_32_add_or_sub"],["instance","m_n_gen_add_v2"]],["final_exponent",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[51,0],[51,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[51,11],[51,25]]],["FP_32_add_or_sub"],["variable","logic"]],["guard",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[52,0],[52,11]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[52,6],[52,11]]],["FP_32_add_or_sub"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[53,0],[53,11]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[53,6],[53,11]]],["FP_32_add_or_sub"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[54,0],[54,12]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[54,6],[54,12]]],["FP_32_add_or_sub"],["variable","logic"]],["sticky_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[55,0],[55,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[55,6],[55,16]]],["FP_32_add_or_sub"],["variable","logic"]],["sticky_not_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[56,0],[56,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[56,6],[56,20]]],["FP_32_add_or_sub"],["variable","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[57,0],[57,13]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[57,6],[57,13]]],["FP_32_add_or_sub"],["variable","logic"]],["sticky_check",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[59,0],[59,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[59,12],[59,24]]],["FP_32_add_or_sub"],["variable","logic"]],["final_man_rounded",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[68,0],[68,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[68,12],[68,29]]],["FP_32_add_or_sub"],["variable","logic"]],["rounding_man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[70,0],[70,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[70,12],[70,24]]],["FP_32_add_or_sub"],["variable","logic"]],["rounding",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[73,0],[73,89]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[73,17],[73,25]]],["FP_32_add_or_sub"],["instance","rounding_grs_add"]],["final_exp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[74,0],[74,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[74,11],[74,20]]],["FP_32_add_or_sub"],["variable","logic"]]]]],[[["adder_25",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[82,0],[82,37]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[82,7],[82,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[92,0]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[82,17],[82,18]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[82,17],[82,18]]],["adder_25"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[82,19],[82,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[82,19],[82,20]]],["adder_25"],["port","a"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[82,21],[82,31]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[82,21],[82,31]]],["adder_25"],["port","b"]],["sum",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[82,32],[82,35]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[82,32],[82,35]]],["adder_25"],["port","add_or_sub"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[83,6],[83,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[83,19],[83,20]]],["adder_25"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[84,6],[84,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[84,19],[84,20]]],["adder_25"],["port","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[85,6],[85,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[85,6],[85,16]]],["adder_25"],["port"]],["sum",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[87,7],[87,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[87,20],[87,23]]],["adder_25"],["port","logic"]]]]],[[["m_n_gen_add_v2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[93,0],[98,2]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[93,7],[93,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[130,0]]],[[["data",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[94,2],[94,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[94,21],[94,25]]],["m_n_gen_add_v2"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[95,2],[95,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[95,22],[95,29]]],["m_n_gen_add_v2"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[96,2],[96,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[96,21],[96,26]]],["m_n_gen_add_v2"],["port","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[97,2],[97,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[97,20],[97,29]]],["m_n_gen_add_v2"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[99,0],[99,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[99,11],[99,20]]],["m_n_gen_add_v2"],["variable","logic"]],["shift_tmp2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[125,0],[125,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[125,11],[125,21]]],["m_n_gen_add_v2"],["variable","logic"]]]]],[[["rounding_grs_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[151,0],[158,2]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[151,7],[151,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[2,31]]],[[["man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[152,4],[152,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[152,22],[152,25]]],["rounding_grs_add"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[153,4],[153,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[153,15],[153,20]]],["rounding_grs_add"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[154,4],[154,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[154,15],[154,20]]],["rounding_grs_add"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[155,4],[155,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[155,15],[155,21]]],["rounding_grs_add"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[156,4],[156,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[156,22],[156,33]]],["rounding_grs_add"],["port","reg"]],["exp_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[157,4],[157,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[157,15],[157,22]]],["rounding_grs_add"],["port","reg"]],["tie",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[160,4],[160,12]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv",[[160,9],[160,12]]],["rounding_grs_add"],["variable","wire"]]]]],[[["tb_add_sub",[[2,0],[2,20]],[[2,7],[2,17]],[],["module"]],[40,8]],[[["add1",[[4,0],[4,17]],[[4,13],[4,17]],["tb_add_sub"],["variable","logic"]],["add2",[[5,1],[5,18]],[[5,14],[5,18]],["tb_add_sub"],["variable","logic"]],["command",[[6,0],[6,13]],[[6,6],[6,13]],["tb_add_sub"],["variable","logic"]],["result",[[7,0],[7,19]],[[7,13],[7,19]],["tb_add_sub"],["variable","logic"]],["fp32",[[9,0],[9,47]],[[9,17],[9,21]],["tb_add_sub"],["instance","FP_32_add_or_sub"]]]]]],["/home/shi/verilog/FP_32/ADD_SUB/FP_32_AddSub_v2.sv"]],null,0]],["/home/shi/verilog/FP_32/ADD_SUB/tb_norm.sv",[[[[[["normalization",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,0],[1,97]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,7],[1,20]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[0,29]]],[[["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,21],[1,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,21],[1,25]]],["normalization"],["port"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,26],[1,30]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,26],[1,30]]],["normalization"],["port","add1"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,31],[1,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,31],[1,34]]],["normalization"],["port","add2"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,35],[1,38]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,35],[1,38]]],["normalization"],["port","add"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,39],[1,44]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,39],[1,44]]],["normalization"],["port","sub"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,45],[1,50]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,45],[1,50]]],["normalization"],["port","man_a"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,51],[1,61]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,51],[1,61]]],["normalization"],["port","man_b"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,62],[1,72]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,62],[1,72]]],["normalization"],["port","exponent_a"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,73],[1,84]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,73],[1,84]]],["normalization"],["port","exponent_b"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,85],[1,95]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,85],[1,95]]],["normalization"],["port","result_sign"]],["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[2,19],[2,23]]],["normalization"],["port","logic"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[3,6],[3,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[3,19],[3,23]]],["normalization"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[4,6],[4,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[4,12],[4,15]]],["normalization"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[5,6],[5,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[5,12],[5,15]]],["normalization"],["port","logic"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[6,7],[6,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[6,20],[6,25]]],["normalization"],["port","logic"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[7,7],[7,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[7,20],[7,25]]],["normalization"],["port","logic"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[8,7],[8,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[8,19],[8,29]]],["normalization"],["port","logic"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[9,7],[9,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[9,19],[9,29]]],["normalization"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[10,13],[10,24]]],["normalization"],["port","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[11,7],[11,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[11,13],[11,23]]],["normalization"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[13,0],[13,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[13,11],[13,15]]],["normalization"],["variable","logic"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[14,0],[14,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[14,6],[14,16]]],["normalization"],["variable","logic"]],["pre_processing",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[15,0],[15,76]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[15,14],[15,28]]],["normalization"],["instance","preprocessing"]],["man_a_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,0],[19,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,13],[19,22]]],["normalization"],["variable","logic"]],["man_b_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,0],[19,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,24],[19,33]]],["normalization"],["variable","man_a_tmp"]]]]],[[["tb_FP32_add",[[3,0],[3,21]],[[3,7],[3,18]],[],["module"]],[43,9]],[[["add1",[[6,1],[6,18]],[[6,14],[6,18]],["tb_FP32_add"],["variable","logic"]],["add2",[[7,1],[7,18]],[[7,14],[7,18]],["tb_FP32_add"],["variable","logic"]],["add",[[8,1],[8,10]],[[8,7],[8,10]],["tb_FP32_add"],["variable","logic"]],["sub",[[9,1],[9,10]],[[9,7],[9,10]],["tb_FP32_add"],["variable","logic"]],["man_a",[[10,1],[10,19]],[[10,14],[10,19]],["tb_FP32_add"],["variable","logic"]],["man_b",[[11,1],[11,19]],[[11,14],[11,19]],["tb_FP32_add"],["variable","logic"]],["exponent_a",[[12,1],[12,23]],[[12,13],[12,23]],["tb_FP32_add"],["variable","logic"]],["exponent_b",[[13,1],[13,23]],[[13,13],[13,23]],["tb_FP32_add"],["variable","logic"]],["result_sign",[[14,1],[14,18]],[[14,7],[14,18]],["tb_FP32_add"],["variable","logic"]],["add_or_sub",[[15,1],[15,17]],[[15,7],[15,17]],["tb_FP32_add"],["variable","logic"]],["norm",[[17,2],[17,97]],[[17,16],[17,20]],["tb_FP32_add"],["instance","normalization"]]]]]],["/home/shi/verilog/FP_32/ADD_SUB/normalization.sv"]],null,0]],["/home/shi/verilog/FP_32/DIV/div_normalization.sv",[[null,["/home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv"],null,null,[["/home/shi/verilog/FP_32/DIV/div_normalization.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[null,[],null,null,[["/home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[null,[],null,null,[["/home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]],["FP_WIDTH",[[0,0],[1,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]],["EXP_WIDTH",[[1,0],[2,0]],[[1,8],[1,17]],["source.systemverilog"],["macro"]],["MANT_WIDTH",[[2,0],[3,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]],["BIAS",[[3,0],[5,0]],[[3,8],[3,12]],["source.systemverilog"],["macro"]]]],null,0]],["/home/shi/verilog/FP_32/DIV/normalization.sv",[[[[[["normalizer",[[2,0],[2,153]],[[2,7],[2,17]],[],["module"]],[18,0]],[[["dividend",[[2,19],[2,27]],[[2,19],[2,27]],["normalizer"],["port"]],["divisor",[[3,28],[3,36]],[[3,29],[3,36]],["normalizer"],["port","dividend"]],["dividend_mantissa_normalized",[[2,36],[2,64]],[[2,36],[2,64]],["normalizer"],["port","divisor"]],["divisor_mantissa_normalized",[[2,66],[2,93]],[[2,66],[2,93]],["normalizer"],["port","dividend_mantissa_normalized"]],["current_exponent",[[2,94],[2,110]],[[2,94],[2,110]],["normalizer"],["port","divisor_mantissa_normalized"]],["result_sign",[[2,111],[2,122]],[[2,111],[2,122]],["normalizer"],["port","current_exponent"]],["dividend_shift",[[2,123],[2,137]],[[2,123],[2,137]],["normalizer"],["port","result_sign"]],["divisor_shift",[[2,138],[2,151]],[[2,138],[2,151]],["normalizer"],["port","dividend_shift"]],["dividend",[[3,6],[3,28]],[[3,20],[3,28]],["normalizer"],["port","logic"]],["dividend_mantissa_normalized",[[5,7],[5,48]],[[5,20],[5,48]],["normalizer"],["port","logic"]],["divisor_mantissa_normalized",[[6,7],[6,47]],[[6,20],[6,47]],["normalizer"],["port","logic"]],["current_exponent",[[8,7],[8,34]],[[8,18],[8,34]],["normalizer"],["port","logic"]],["result_sign",[[9,7],[9,24]],[[9,13],[9,24]],["normalizer"],["port","logic"]],["dividend_shift",[[10,7],[10,33]],[[10,19],[10,33]],["normalizer"],["port","logic"]],["divisor_shift",[[11,7],[11,32]],[[11,19],[11,32]],["normalizer"],["port","logic"]],["mfm",[[13,0],[13,141]],[[13,20],[13,23]],["normalizer"],["instance","man_float_normalize"]],["exp",[[14,0],[14,50]],[[14,11],[14,14]],["normalizer"],["instance","fp_div_exp"]]]]],[[["man_float_normalize",[[19,0],[27,2]],[[19,7],[19,26]],[],["module"]],[58,0]],[[["dividend",[[20,4],[20,31]],[[20,23],[20,31]],["man_float_normalize"],["port","logic"]],["divisor",[[21,4],[21,30]],[[21,23],[21,30]],["man_float_normalize"],["port","logic"]],["dividend_mantissa_normalized",[[22,4],[22,52]],[[22,24],[22,52]],["man_float_normalize"],["port","logic"]],["divisor_mantissa_normalized",[[23,4],[23,51]],[[23,24],[23,51]],["man_float_normalize"],["port","logic"]],["dividend_shift",[[24,4],[24,37]],[[24,23],[24,37]],["man_float_normalize"],["port","logic"]],["divisor_shift",[[25,4],[25,36]],[[25,23],[25,36]],["man_float_normalize"],["port","logic"]],["result_sign",[[26,4],[26,28]],[[26,17],[26,28]],["man_float_normalize"],["port","logic"]],["dividend_exponent",[[28,4],[28,33]],[[28,16],[28,33]],["man_float_normalize"],["variable","logic"]],["divisor_exponent",[[29,4],[29,32]],[[29,16],[29,32]],["man_float_normalize"],["variable","logic"]],["dividend_sign",[[32,4],[32,23]],[[32,10],[32,23]],["man_float_normalize"],["variable","logic"]],["divisor_sign",[[32,4],[32,37]],[[32,25],[32,37]],["man_float_normalize"],["variable","dividend_sign"]],["dividend_mantissa",[[33,4],[33,34]],[[33,17],[33,34]],["man_float_normalize"],["variable","logic"]],["divisor_mantissa",[[34,4],[34,33]],[[34,17],[34,33]],["man_float_normalize"],["variable","logic"]],["dividend_tmp",[[44,4],[44,29]],[[44,17],[44,29]],["man_float_normalize"],["variable","logic"]],["divisor_tmp",[[44,4],[44,42]],[[44,31],[44,42]],["man_float_normalize"],["variable","dividend_tmp"]],["mng",[[51,4],[51,78]],[[51,16],[51,19]],["man_float_normalize"],["instance","m_n_gen_div"]],["mng2",[[52,4],[52,76]],[[52,16],[52,20]],["man_float_normalize"],["instance","m_n_gen_div"]]]]],[[["m_n_gen_div",[[59,0],[63,2]],[[59,7],[59,18]],[],["module"]],[92,0]],[[["data",[[60,4],[60,27]],[[60,23],[60,27]],["m_n_gen_div"],["port","logic"]],["outdata",[[61,4],[61,31]],[[61,24],[61,31]],["m_n_gen_div"],["port","logic"]],["shift",[[62,4],[62,28]],[[62,23],[62,28]],["m_n_gen_div"],["port","logic"]]]]]]],null,0]],["/home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[null,[],null,null,[["/home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/DIV/post_processing.sv",[[null,[],null,null,[["/home/shi/verilog/FP_32/DIV/post_processing.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[null,[],null,null,[]],null,0]],["/home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[null,[],null,null,[["/home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[null,["/home/shi/verilog/FP_32/DIV/quo_sel_tab.sv","/home/shi/verilog/FP_32/DIV/div_normalization.sv","/home/shi/verilog/FP_32/DIV/div_post_processing.sv"],null,null,[["/home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/FMA/FMA_32.sv",[[[[[["FMA_32",[[3,0],[3,28]],[[3,7],[3,13]],[],["module"]],[100,0]],[[["a",[[3,14],[3,15]],[[3,14],[3,15]],["FMA_32"],["port"]],["b",[[4,19],[4,21]],[[4,20],[4,21]],["FMA_32"],["port","a"]],["c",[[4,21],[4,23]],[[4,22],[4,23]],["FMA_32"],["port","b"]],["result",[[3,20],[3,26]],[[3,20],[3,26]],["FMA_32"],["port","c"]],["a",[[4,6],[4,19]],[[4,18],[4,19]],["FMA_32"],["port","logic"]],["result",[[5,7],[5,25]],[[5,19],[5,25]],["FMA_32"],["port","logic"]],["sign_a",[[7,0],[7,12]],[[7,6],[7,12]],["FMA_32"],["variable","logic"]],["sign_b",[[7,0],[7,19]],[[7,13],[7,19]],["FMA_32"],["variable","sign_a"]],["sign_c",[[7,0],[7,26]],[[7,20],[7,26]],["FMA_32"],["variable","sign_b"]],["exp_a",[[8,0],[8,16]],[[8,11],[8,16]],["FMA_32"],["variable","logic"]],["exp_b",[[8,0],[8,22]],[[8,17],[8,22]],["FMA_32"],["variable","exp_a"]],["exp_c",[[8,0],[8,28]],[[8,23],[8,28]],["FMA_32"],["variable","exp_b"]],["man_a",[[9,0],[9,17]],[[9,12],[9,17]],["FMA_32"],["variable","logic"]],["man_b",[[9,0],[9,23]],[[9,18],[9,23]],["FMA_32"],["variable","man_a"]],["man_c",[[9,0],[9,29]],[[9,24],[9,29]],["FMA_32"],["variable","man_b"]],["mul_a_b",[[10,0],[10,19]],[[10,12],[10,19]],["FMA_32"],["variable","logic"]],["true_exp_ab_signed",[[11,0],[11,29]],[[11,11],[11,29]],["FMA_32"],["variable","logic"]],["true_exp_c_minus_ab_signed",[[11,0],[11,56]],[[11,30],[11,56]],["FMA_32"],["variable","true_exp_ab_signed"]],["ex_a",[[12,0],[12,42]],[[12,16],[12,20]],["FMA_32"],["instance","extractor_FP_32"]],["ex_b",[[13,0],[13,42]],[[13,16],[13,20]],["FMA_32"],["instance","extractor_FP_32"]],["ex_c",[[14,0],[14,42]],[[14,16],[14,20]],["FMA_32"],["instance","extractor_FP_32"]],["mul",[[16,0],[16,31]],[[16,7],[16,10]],["FMA_32"],["instance","mul_24"]],["preprocessing",[[17,0],[17,94]],[[17,15],[17,28]],["FMA_32"],["instance","pre_processing"]],["ext_mul_ab",[[19,0],[19,23]],[[19,13],[19,23]],["FMA_32"],["variable","logic"]],["ext_man_c_tmp",[[19,0],[19,38]],[[19,25],[19,38]],["FMA_32"],["variable","ext_mul_ab"]],["ext_man_c",[[19,0],[19,48]],[[19,39],[19,48]],["FMA_32"],["variable","ext_man_c_tmp"]],["shift",[[22,0],[22,16]],[[22,11],[22,16]],["FMA_32"],["variable","logic"]],["comple_exp_c",[[23,0],[23,23]],[[23,11],[23,23]],["FMA_32"],["variable","logic"]],["guard",[[28,0],[28,11]],[[28,6],[28,11]],["FMA_32"],["variable","logic"]],["round",[[28,0],[28,17]],[[28,12],[28,17]],["FMA_32"],["variable","guard"]],["sticky",[[28,0],[28,24]],[[28,18],[28,24]],["FMA_32"],["variable","round"]],["sign_of_add",[[28,0],[28,36]],[[28,25],[28,36]],["FMA_32"],["variable","sticky"]],["exp_add_first",[[29,0],[29,25]],[[29,12],[29,25]],["FMA_32"],["variable","logic"]],["add_result",[[30,0],[30,23]],[[30,13],[30,23]],["FMA_32"],["variable","logic"]],["add_result_shifted",[[30,0],[30,42]],[[30,24],[30,42]],["FMA_32"],["variable","add_result"]],["adder_76",[[32,0],[32,70]],[[32,9],[32,17]],["FMA_32"],["instance","adder_76"]],["shift_l_27",[[33,0],[33,16]],[[33,6],[33,16]],["FMA_32"],["variable","logic"]],["mn_gen",[[36,0],[36,59]],[[36,8],[36,14]],["FMA_32"],["instance","m_n_gen"]],["add_man",[[47,0],[47,20]],[[47,13],[47,20]],["FMA_32"],["variable","logic"]],["rounded_man",[[48,0],[48,24]],[[48,13],[48,24]],["FMA_32"],["variable","logic"]],["exp_add",[[49,0],[49,13]],[[49,6],[49,13]],["FMA_32"],["variable","logic"]],["result_head_is_zero",[[54,0],[54,25]],[[54,6],[54,25]],["FMA_32"],["variable","logic"]],["exp_minus",[[57,0],[57,21]],[[57,12],[57,21]],["FMA_32"],["variable","logic"]],["close_to_zero",[[58,0],[58,20]],[[58,7],[58,20]],["FMA_32"],["variable","logic"]],["exp_is_n126",[[59,0],[59,17]],[[59,6],[59,17]],["FMA_32"],["variable","logic"]],["exp_comple",[[60,0],[60,22]],[[60,12],[60,22]],["FMA_32"],["variable","logic"]],["add_result_copy",[[67,0],[67,28]],[[67,13],[67,28]],["FMA_32"],["variable","logic"]],["add_result_copy_shifted",[[69,0],[69,36]],[[69,13],[69,36]],["FMA_32"],["variable","logic"]],["exp_minus_from_copy",[[70,0],[70,31]],[[70,12],[70,31]],["FMA_32"],["variable","logic"]],["max_shift",[[71,0],[71,21]],[[71,12],[71,21]],["FMA_32"],["variable","logic"]],["m_n_gen2",[[75,0],[75,89]],[[75,10],[75,18]],["FMA_32"],["instance","m_n_gen_2"]],["final_result",[[77,0],[77,25]],[[77,13],[77,25]],["FMA_32"],["variable","logic"]],["rounding",[[88,0],[88,67]],[[88,9],[88,17]],["FMA_32"],["instance","rounding"]],["final_exponent_tmp",[[90,0],[90,29]],[[90,11],[90,29]],["FMA_32"],["variable","logic"]],["final_exponent",[[90,0],[90,44]],[[90,30],[90,44]],["FMA_32"],["variable","final_exponent_tmp"]],["final_sign",[[94,0],[94,16]],[[94,6],[94,16]],["FMA_32"],["variable","logic"]]]]],[[["mul_24",[[101,0],[101,26]],[[101,7],[101,13]],[],["module"]],[107,0]],[[["a",[[101,14],[101,15]],[[101,14],[101,15]],["mul_24"],["port"]],["b",[[102,19],[102,21]],[[102,20],[102,21]],["mul_24"],["port","a"]],["result",[[101,18],[101,24]],[[101,18],[101,24]],["mul_24"],["port","b"]],["a",[[102,6],[102,19]],[[102,18],[102,19]],["mul_24"],["port","logic"]],["result",[[103,7],[103,25]],[[103,19],[103,25]],["mul_24"],["port","logic"]]]]],[[["extractor_FP_32",[[108,0],[108,39]],[[108,7],[108,22]],[],["module"]],[121,0]],[[["a",[[108,23],[108,24]],[[108,23],[108,24]],["extractor_FP_32"],["port"]],["sign",[[108,25],[108,29]],[[108,25],[108,29]],["extractor_FP_32"],["port","a"]],["exp",[[108,30],[108,33]],[[108,30],[108,33]],["extractor_FP_32"],["port","sign"]],["man",[[108,34],[108,37]],[[108,34],[108,37]],["extractor_FP_32"],["port","exp"]],["a",[[109,6],[109,19]],[[109,18],[109,19]],["extractor_FP_32"],["port","logic"]],["sign",[[110,7],[110,17]],[[110,13],[110,17]],["extractor_FP_32"],["port","logic"]],["exp",[[111,7],[111,21]],[[111,18],[111,21]],["extractor_FP_32"],["port","logic"]],["man",[[112,7],[112,22]],[[112,19],[112,22]],["extractor_FP_32"],["port","logic"]]]]],[[["adder_76",[[122,0],[122,44]],[[122,7],[122,15]],[],["module"]],[138,0]],[[["a",[[122,16],[122,17]],[[122,16],[122,17]],["adder_76"],["port"]],["b",[[123,19],[123,21]],[[123,20],[123,21]],["adder_76"],["port","a"]],["result",[[122,20],[122,26]],[[122,20],[122,26]],["adder_76"],["port","b"]],["add_or_sub",[[122,27],[122,37]],[[122,27],[122,37]],["adder_76"],["port","result"]],["sign",[[122,38],[122,42]],[[122,38],[122,42]],["adder_76"],["port","add_or_sub"]],["a",[[123,6],[123,19]],[[123,18],[123,19]],["adder_76"],["port","logic"]],["result",[[124,7],[124,25]],[[124,19],[124,25]],["adder_76"],["port","logic"]],["add_or_sub",[[125,6],[125,22]],[[125,12],[125,22]],["adder_76"],["port","logic"]],["sign",[[126,7],[126,17]],[[126,13],[126,17]],["adder_76"],["port","logic"]],["abs_a_h_b",[[127,0],[127,15]],[[127,6],[127,15]],["adder_76"],["variable","logic"]],["a_ext",[[130,0],[130,17]],[[130,12],[130,17]],["adder_76"],["variable","logic"]],["b_ext",[[130,0],[130,23]],[[130,18],[130,23]],["adder_76"],["variable","a_ext"]],["add_result",[[133,0],[133,22]],[[133,12],[133,22]],["adder_76"],["variable","logic"]]]]],[[["pre_processing",[[139,0],[139,88]],[[139,7],[139,21]],[],["module"]],[160,0]],[[["exp_a",[[139,23],[139,28]],[[139,23],[139,28]],["pre_processing"],["port"]],["exp_b",[[140,22],[140,28]],[[140,23],[140,28]],["pre_processing"],["port","exp_a"]],["exp_c",[[140,28],[140,34]],[[140,29],[140,34]],["pre_processing"],["port","exp_b"]],["true_exp_ab_signed",[[139,41],[139,59]],[[139,41],[139,59]],["pre_processing"],["port","exp_c"]],["true_exp_c_minus_ab_signed",[[141,36],[141,63]],[[141,37],[141,63]],["pre_processing"],["port","true_exp_ab_signed"]],["exp_a",[[140,6],[140,22]],[[140,17],[140,22]],["pre_processing"],["port","logic"]],["true_exp_ab_signed",[[141,7],[141,36]],[[141,18],[141,36]],["pre_processing"],["port","logic"]],["data_127",[[143,0],[143,20]],[[143,12],[143,20]],["pre_processing"],["variable","logic"]],["data_126",[[143,0],[143,29]],[[143,21],[143,29]],["pre_processing"],["variable","data_127"]],["true_a",[[147,0],[147,17]],[[147,11],[147,17]],["pre_processing"],["variable","logic"]],["true_b",[[147,0],[147,24]],[[147,18],[147,24]],["pre_processing"],["variable","true_a"]],["true_c",[[147,0],[147,31]],[[147,25],[147,31]],["pre_processing"],["variable","true_b"]]]]],[[["rounding",[[161,0],[168,2]],[[161,7],[161,15]],[],["module"]],[181,0]],[[["man",[[162,2],[162,23]],[[162,20],[162,23]],["rounding"],["port","wire"]],["guard",[[163,2],[163,18]],[[163,13],[163,18]],["rounding"],["port","wire"]],["round",[[164,2],[164,18]],[[164,13],[164,18]],["rounding"],["port","wire"]],["sticky",[[165,2],[165,19]],[[165,13],[165,19]],["rounding"],["port","wire"]],["rounded_man",[[166,2],[166,32]],[[166,21],[166,32]],["rounding"],["port","wire"]],["exp_add",[[167,2],[167,21]],[[167,14],[167,21]],["rounding"],["port","wire"]],["halfway",[[169,2],[169,43]],[[169,7],[169,14]],["rounding"],["variable","wire"]],["lsb",[[170,2],[170,19]],[[170,7],[170,10]],["rounding"],["variable","wire"]],["increment",[[172,2],[172,52]],[[172,7],[172,16]],["rounding"],["variable","wire"]],["new_man",[[174,2],[174,35]],[[174,14],[174,21]],["rounding"],["variable","wire"]]]]],[[["m_n_gen",[[182,0],[186,2]],[[182,7],[182,14]],[],["module"]],[224,0]],[[["data",[[183,4],[183,27]],[[183,23],[183,27]],["m_n_gen"],["port","logic"]],["outdata",[[184,4],[184,31]],[[184,24],[184,31]],["m_n_gen"],["port","logic"]],["shift",[[185,4],[185,28]],[[185,23],[185,28]],["m_n_gen"],["port","logic"]],["shift_tmp",[[187,0],[187,20]],[[187,11],[187,20]],["m_n_gen"],["variable","logic"]]]]],[[["m_n_gen_2",[[225,0],[230,2]],[[225,7],[225,16]],[],["module"]],[264,0]],[[["data",[[226,4],[226,27]],[[226,23],[226,27]],["m_n_gen_2"],["port","logic"]],["max_shift",[[227,4],[227,30]],[[227,21],[227,30]],["m_n_gen_2"],["port","logic"]],["outdata",[[228,4],[228,31]],[[228,24],[228,31]],["m_n_gen_2"],["port","logic"]],["shift",[[229,4],[229,28]],[[229,23],[229,28]],["m_n_gen_2"],["port","logic"]],["shift_tmp",[[232,0],[232,20]],[[232,11],[232,20]],["m_n_gen_2"],["variable","logic"]],["bigger_than_max",[[259,0],[259,21]],[[259,6],[259,21]],["m_n_gen_2"],["variable","logic"]]]]]]],null,0]],["/home/shi/verilog/FP_32/FMA/tb_fma.sv",[[[[[["FMA_32",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,0],[3,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,7],[3,13]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[100,0]]],[[["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,14],[3,15]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,14],[3,15]]],["FMA_32"],["port"]],["b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,19],[4,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,20],[4,21]]],["FMA_32"],["port","a"]],["c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,21],[4,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,22],[4,23]]],["FMA_32"],["port","b"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,20],[3,26]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,20],[3,26]]],["FMA_32"],["port","c"]],["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,6],[4,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,18],[4,19]]],["FMA_32"],["port","logic"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[5,7],[5,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[5,19],[5,25]]],["FMA_32"],["port","logic"]],["sign_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,0],[7,12]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,6],[7,12]]],["FMA_32"],["variable","logic"]],["sign_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,0],[7,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,13],[7,19]]],["FMA_32"],["variable","sign_a"]],["sign_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,0],[7,26]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,20],[7,26]]],["FMA_32"],["variable","sign_b"]],["exp_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,0],[8,16]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,11],[8,16]]],["FMA_32"],["variable","logic"]],["exp_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,0],[8,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,17],[8,22]]],["FMA_32"],["variable","exp_a"]],["exp_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,0],[8,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,23],[8,28]]],["FMA_32"],["variable","exp_b"]],["man_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,0],[9,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,12],[9,17]]],["FMA_32"],["variable","logic"]],["man_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,0],[9,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,18],[9,23]]],["FMA_32"],["variable","man_a"]],["man_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,0],[9,29]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,24],[9,29]]],["FMA_32"],["variable","man_b"]],["mul_a_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[10,0],[10,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[10,12],[10,19]]],["FMA_32"],["variable","logic"]],["true_exp_ab_signed",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[11,0],[11,29]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[11,11],[11,29]]],["FMA_32"],["variable","logic"]],["true_exp_c_minus_ab_signed",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[11,0],[11,56]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[11,30],[11,56]]],["FMA_32"],["variable","true_exp_ab_signed"]],["ex_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[12,0],[12,42]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[12,16],[12,20]]],["FMA_32"],["instance","extractor_FP_32"]],["ex_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[13,0],[13,42]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[13,16],[13,20]]],["FMA_32"],["instance","extractor_FP_32"]],["ex_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[14,0],[14,42]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[14,16],[14,20]]],["FMA_32"],["instance","extractor_FP_32"]],["mul",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[16,0],[16,31]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[16,7],[16,10]]],["FMA_32"],["instance","mul_24"]],["preprocessing",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[17,0],[17,94]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[17,15],[17,28]]],["FMA_32"],["instance","pre_processing"]],["ext_mul_ab",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,0],[19,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,13],[19,23]]],["FMA_32"],["variable","logic"]],["ext_man_c_tmp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,0],[19,38]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,25],[19,38]]],["FMA_32"],["variable","ext_mul_ab"]],["ext_man_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,0],[19,48]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,39],[19,48]]],["FMA_32"],["variable","ext_man_c_tmp"]],["shift",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[22,0],[22,16]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[22,11],[22,16]]],["FMA_32"],["variable","logic"]],["comple_exp_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[23,0],[23,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[23,11],[23,23]]],["FMA_32"],["variable","logic"]],["guard",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,0],[28,11]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,6],[28,11]]],["FMA_32"],["variable","logic"]],["round",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,0],[28,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,12],[28,17]]],["FMA_32"],["variable","guard"]],["sticky",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,0],[28,24]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,18],[28,24]]],["FMA_32"],["variable","round"]],["sign_of_add",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,0],[28,36]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,25],[28,36]]],["FMA_32"],["variable","sticky"]],["exp_add_first",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[29,0],[29,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[29,12],[29,25]]],["FMA_32"],["variable","logic"]],["add_result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[30,0],[30,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[30,13],[30,23]]],["FMA_32"],["variable","logic"]],["add_result_shifted",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[30,0],[30,42]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[30,24],[30,42]]],["FMA_32"],["variable","add_result"]],["adder_76",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[32,0],[32,70]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[32,9],[32,17]]],["FMA_32"],["instance","adder_76"]],["shift_l_27",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[33,0],[33,16]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[33,6],[33,16]]],["FMA_32"],["variable","logic"]],["mn_gen",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[36,0],[36,59]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[36,8],[36,14]]],["FMA_32"],["instance","m_n_gen"]],["add_man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[47,0],[47,20]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[47,13],[47,20]]],["FMA_32"],["variable","logic"]],["rounded_man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[48,0],[48,24]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[48,13],[48,24]]],["FMA_32"],["variable","logic"]],["exp_add",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[49,0],[49,13]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[49,6],[49,13]]],["FMA_32"],["variable","logic"]],["result_head_is_zero",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[54,0],[54,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[54,6],[54,25]]],["FMA_32"],["variable","logic"]],["exp_minus",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[57,0],[57,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[57,12],[57,21]]],["FMA_32"],["variable","logic"]],["close_to_zero",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[58,0],[58,20]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[58,7],[58,20]]],["FMA_32"],["variable","logic"]],["exp_is_n126",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[59,0],[59,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[59,6],[59,17]]],["FMA_32"],["variable","logic"]],["exp_comple",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[60,0],[60,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[60,12],[60,22]]],["FMA_32"],["variable","logic"]],["add_result_copy",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[67,0],[67,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[67,13],[67,28]]],["FMA_32"],["variable","logic"]],["add_result_copy_shifted",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[69,0],[69,36]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[69,13],[69,36]]],["FMA_32"],["variable","logic"]],["exp_minus_from_copy",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[70,0],[70,31]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[70,12],[70,31]]],["FMA_32"],["variable","logic"]],["max_shift",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[71,0],[71,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[71,12],[71,21]]],["FMA_32"],["variable","logic"]],["m_n_gen2",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[75,0],[75,89]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[75,10],[75,18]]],["FMA_32"],["instance","m_n_gen_2"]],["final_result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[77,0],[77,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[77,13],[77,25]]],["FMA_32"],["variable","logic"]],["rounding",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[88,0],[88,67]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[88,9],[88,17]]],["FMA_32"],["instance","rounding"]],["final_exponent_tmp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[90,0],[90,29]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[90,11],[90,29]]],["FMA_32"],["variable","logic"]],["final_exponent",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[90,0],[90,44]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[90,30],[90,44]]],["FMA_32"],["variable","final_exponent_tmp"]],["final_sign",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[94,0],[94,16]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[94,6],[94,16]]],["FMA_32"],["variable","logic"]]]]],[[["mul_24",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,0],[101,26]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,7],[101,13]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[107,0]]],[[["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,14],[101,15]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,14],[101,15]]],["mul_24"],["port"]],["b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[102,19],[102,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[102,20],[102,21]]],["mul_24"],["port","a"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,18],[101,24]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,18],[101,24]]],["mul_24"],["port","b"]],["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[102,6],[102,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[102,18],[102,19]]],["mul_24"],["port","logic"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[103,7],[103,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[103,19],[103,25]]],["mul_24"],["port","logic"]]]]],[[["extractor_FP_32",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,0],[108,39]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,7],[108,22]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[121,0]]],[[["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,23],[108,24]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,23],[108,24]]],["extractor_FP_32"],["port"]],["sign",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,25],[108,29]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,25],[108,29]]],["extractor_FP_32"],["port","a"]],["exp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,30],[108,33]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,30],[108,33]]],["extractor_FP_32"],["port","sign"]],["man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,34],[108,37]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,34],[108,37]]],["extractor_FP_32"],["port","exp"]],["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[109,6],[109,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[109,18],[109,19]]],["extractor_FP_32"],["port","logic"]],["sign",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[110,7],[110,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[110,13],[110,17]]],["extractor_FP_32"],["port","logic"]],["exp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[111,7],[111,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[111,18],[111,21]]],["extractor_FP_32"],["port","logic"]],["man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[112,7],[112,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[112,19],[112,22]]],["extractor_FP_32"],["port","logic"]]]]],[[["adder_76",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,0],[122,44]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,7],[122,15]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[138,0]]],[[["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,16],[122,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,16],[122,17]]],["adder_76"],["port"]],["b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[123,19],[123,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[123,20],[123,21]]],["adder_76"],["port","a"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,20],[122,26]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,20],[122,26]]],["adder_76"],["port","b"]],["add_or_sub",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,27],[122,37]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,27],[122,37]]],["adder_76"],["port","result"]],["sign",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,38],[122,42]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,38],[122,42]]],["adder_76"],["port","add_or_sub"]],["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[123,6],[123,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[123,18],[123,19]]],["adder_76"],["port","logic"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[124,7],[124,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[124,19],[124,25]]],["adder_76"],["port","logic"]],["add_or_sub",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[125,6],[125,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[125,12],[125,22]]],["adder_76"],["port","logic"]],["sign",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[126,7],[126,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[126,13],[126,17]]],["adder_76"],["port","logic"]],["abs_a_h_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[127,0],[127,15]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[127,6],[127,15]]],["adder_76"],["variable","logic"]],["a_ext",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[130,0],[130,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[130,12],[130,17]]],["adder_76"],["variable","logic"]],["b_ext",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[130,0],[130,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[130,18],[130,23]]],["adder_76"],["variable","a_ext"]],["add_result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[133,0],[133,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[133,12],[133,22]]],["adder_76"],["variable","logic"]]]]],[[["pre_processing",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,0],[139,88]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,7],[139,21]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[160,0]]],[[["exp_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,23],[139,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,23],[139,28]]],["pre_processing"],["port"]],["exp_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,22],[140,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,23],[140,28]]],["pre_processing"],["port","exp_a"]],["exp_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,28],[140,34]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,29],[140,34]]],["pre_processing"],["port","exp_b"]],["true_exp_ab_signed",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,41],[139,59]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,41],[139,59]]],["pre_processing"],["port","exp_c"]],["true_exp_c_minus_ab_signed",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[141,36],[141,63]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[141,37],[141,63]]],["pre_processing"],["port","true_exp_ab_signed"]],["exp_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,6],[140,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,17],[140,22]]],["pre_processing"],["port","logic"]],["true_exp_ab_signed",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[141,7],[141,36]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[141,18],[141,36]]],["pre_processing"],["port","logic"]],["data_127",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[143,0],[143,20]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[143,12],[143,20]]],["pre_processing"],["variable","logic"]],["data_126",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[143,0],[143,29]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[143,21],[143,29]]],["pre_processing"],["variable","data_127"]],["true_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,0],[147,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,11],[147,17]]],["pre_processing"],["variable","logic"]],["true_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,0],[147,24]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,18],[147,24]]],["pre_processing"],["variable","true_a"]],["true_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,0],[147,31]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,25],[147,31]]],["pre_processing"],["variable","true_b"]]]]],[[["rounding",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[161,0],[168,2]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[161,7],[161,15]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[181,0]]],[[["man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[162,2],[162,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[162,20],[162,23]]],["rounding"],["port","wire"]],["guard",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[163,2],[163,18]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[163,13],[163,18]]],["rounding"],["port","wire"]],["round",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[164,2],[164,18]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[164,13],[164,18]]],["rounding"],["port","wire"]],["sticky",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[165,2],[165,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[165,13],[165,19]]],["rounding"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[166,2],[166,32]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[166,21],[166,32]]],["rounding"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[167,2],[167,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[167,14],[167,21]]],["rounding"],["port","wire"]],["halfway",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[169,2],[169,43]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[169,7],[169,14]]],["rounding"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[170,2],[170,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[170,7],[170,10]]],["rounding"],["variable","wire"]],["increment",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[172,2],[172,52]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[172,7],[172,16]]],["rounding"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[174,2],[174,35]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[174,14],[174,21]]],["rounding"],["variable","wire"]]]]],[[["m_n_gen",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[182,0],[186,2]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[182,7],[182,14]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[224,0]]],[[["data",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[183,4],[183,27]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[183,23],[183,27]]],["m_n_gen"],["port","logic"]],["outdata",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[184,4],[184,31]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[184,24],[184,31]]],["m_n_gen"],["port","logic"]],["shift",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[185,4],[185,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[185,23],[185,28]]],["m_n_gen"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[187,0],[187,20]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[187,11],[187,20]]],["m_n_gen"],["variable","logic"]]]]],[[["m_n_gen_2",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[225,0],[230,2]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[225,7],[225,16]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[0,21]]],[[["data",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[226,4],[226,27]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[226,23],[226,27]]],["m_n_gen_2"],["port","logic"]],["max_shift",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[227,4],[227,30]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[227,21],[227,30]]],["m_n_gen_2"],["port","logic"]],["outdata",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[228,4],[228,31]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[228,24],[228,31]]],["m_n_gen_2"],["port","logic"]],["shift",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[229,4],[229,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[229,23],[229,28]]],["m_n_gen_2"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[232,0],[232,20]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[232,11],[232,20]]],["m_n_gen_2"],["variable","logic"]],["bigger_than_max",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[259,0],[259,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[259,6],[259,21]]],["m_n_gen_2"],["variable","logic"]]]]],[[["FMA_32_tb",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[44,9]],[[["a",[[5,4],[5,16]],[[5,15],[5,16]],["FMA_32_tb"],["variable","reg"]],["b",[[5,4],[5,19]],[[5,18],[5,19]],["FMA_32_tb"],["variable","a"]],["c",[[5,4],[5,22]],[[5,21],[5,22]],["FMA_32_tb"],["variable","b"]],["result",[[6,4],[6,22]],[[6,16],[6,22]],["FMA_32_tb"],["variable","wire"]],["uut",[[9,4],[14,5]],[[9,11],[9,14]],["FMA_32_tb"],["instance","FMA_32"]],["a_real",[[15,0],[15,11]],[[15,5],[15,11]],["FMA_32_tb"],["variable","real"]],["b_real",[[15,0],[15,19]],[[15,13],[15,19]],["FMA_32_tb"],["variable","a_real"]],["c_real",[[15,0],[15,27]],[[15,21],[15,27]],["FMA_32_tb"],["variable","b_real"]],["result_real",[[15,0],[15,40]],[[15,29],[15,40]],["FMA_32_tb"],["variable","c_real"]]]]]],["/home/shi/verilog/FMA_32_pipelined/FMA_32.sv"]],null,0]],["/home/shi/verilog/FP_32/FPU_32/add_normalization.sv",[[[[[["add_preprocessing",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,0],[5,66]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,7],[5,24]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[23,0]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,25],[5,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,25],[5,26]]],["add_preprocessing"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,27],[5,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,27],[5,28]]],["add_preprocessing"],["port","a"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,29],[5,32]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,29],[5,32]]],["add_preprocessing"],["port","b"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,33],[5,36]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,33],[5,36]]],["add_preprocessing"],["port","add"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,37],[5,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,37],[5,48]]],["add_preprocessing"],["port","sub"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,49],[5,53]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,49],[5,53]]],["add_preprocessing"],["port","result_sign"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,54],[5,64]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,54],[5,64]]],["add_preprocessing"],["port","mode"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[6,6],[6,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[6,18],[6,19]]],["add_preprocessing"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[7,6],[7,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[7,18],[7,19]]],["add_preprocessing"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[8,6],[8,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[8,12],[8,15]]],["add_preprocessing"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[9,6],[9,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[9,12],[9,15]]],["add_preprocessing"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[10,13],[10,24]]],["add_preprocessing"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[11,7],[11,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[11,18],[11,22]]],["add_preprocessing"],["port","logic"]],["mode_judge",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[12,0],[12,39]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[12,11],[12,21]]],["add_preprocessing"],["instance","mode_judge"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[13,7],[13,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[13,7],[13,17]]],["add_preprocessing"],["port"]]]]],[[["mode_judge",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,0],[24,36]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,7],[24,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[1,12]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,18],[24,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,18],[24,19]]],["mode_judge"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,20],[24,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,20],[24,21]]],["mode_judge"],["port","a"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,22],[24,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,22],[24,25]]],["mode_judge"],["port","b"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,26],[24,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,26],[24,29]]],["mode_judge"],["port","add"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,30],[24,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,30],[24,34]]],["mode_judge"],["port","sub"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[25,10],[25,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[25,22],[25,23]]],["mode_judge"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[26,10],[26,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[26,22],[26,23]]],["mode_judge"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[27,10],[27,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[27,16],[27,19]]],["mode_judge"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[28,10],[28,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[28,16],[28,19]]],["mode_judge"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[29,11],[29,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[29,22],[29,26]]],["mode_judge"],["port","logic"]]]]],[[["add_normalization",[[1,0],[1,101]],[[1,7],[1,24]],[],["module"]],[35,0]],[[["add1",[[1,25],[1,29]],[[1,25],[1,29]],["add_normalization"],["port"]],["add2",[[1,30],[1,34]],[[1,30],[1,34]],["add_normalization"],["port","add1"]],["add",[[1,35],[1,38]],[[1,35],[1,38]],["add_normalization"],["port","add2"]],["sub",[[1,39],[1,42]],[[1,39],[1,42]],["add_normalization"],["port","add"]],["man_a",[[1,43],[1,48]],[[1,43],[1,48]],["add_normalization"],["port","sub"]],["man_b",[[1,49],[1,54]],[[1,49],[1,54]],["add_normalization"],["port","man_a"]],["exponent_a",[[1,55],[1,65]],[[1,55],[1,65]],["add_normalization"],["port","man_b"]],["exponent_b",[[1,66],[1,76]],[[1,66],[1,76]],["add_normalization"],["port","exponent_a"]],["result_sign",[[1,77],[1,88]],[[1,77],[1,88]],["add_normalization"],["port","exponent_b"]],["add_or_sub",[[1,89],[1,99]],[[1,89],[1,99]],["add_normalization"],["port","result_sign"]],["add1",[[2,6],[2,23]],[[2,19],[2,23]],["add_normalization"],["port","logic"]],["add2",[[3,6],[3,23]],[[3,19],[3,23]],["add_normalization"],["port","logic"]],["add",[[4,6],[4,15]],[[4,12],[4,15]],["add_normalization"],["port","logic"]],["sub",[[5,6],[5,15]],[[5,12],[5,15]],["add_normalization"],["port","logic"]],["man_a",[[6,7],[6,25]],[[6,20],[6,25]],["add_normalization"],["port","logic"]],["man_b",[[7,7],[7,25]],[[7,20],[7,25]],["add_normalization"],["port","logic"]],["exponent_a",[[8,7],[8,29]],[[8,19],[8,29]],["add_normalization"],["port","logic"]],["exponent_b",[[9,7],[9,29]],[[9,19],[9,29]],["add_normalization"],["port","logic"]],["result_sign",[[10,7],[10,24]],[[10,13],[10,24]],["add_normalization"],["port","logic"]],["add_or_sub",[[11,7],[11,23]],[[11,13],[11,23]],["add_normalization"],["port","logic"]],["mode",[[13,0],[13,15]],[[13,11],[13,15]],["add_normalization"],["variable","logic"]],["abs_a_ht_b",[[14,0],[14,16]],[[14,6],[14,16]],["add_normalization"],["variable","logic"]],["pre_processing",[[15,0],[15,80]],[[15,18],[15,32]],["add_normalization"],["instance","add_preprocessing"]],["man_a_tmp",[[19,0],[19,22]],[[19,13],[19,22]],["add_normalization"],["variable","logic"]],["man_b_tmp",[[19,0],[19,33]],[[19,24],[19,33]],["add_normalization"],["variable","man_a_tmp"]]]]]],["/home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv"]],null,0]],["/home/shi/verilog/FP_32/FPU_32/add_preprocessing.sv",[[[[[["add_preprocessing",[[5,0],[5,66]],[[5,7],[5,24]],[],["module"]],[23,0]],[[["a",[[5,25],[5,26]],[[5,25],[5,26]],["add_preprocessing"],["port"]],["b",[[5,27],[5,28]],[[5,27],[5,28]],["add_preprocessing"],["port","a"]],["add",[[5,29],[5,32]],[[5,29],[5,32]],["add_preprocessing"],["port","b"]],["sub",[[5,33],[5,36]],[[5,33],[5,36]],["add_preprocessing"],["port","add"]],["result_sign",[[5,37],[5,48]],[[5,37],[5,48]],["add_preprocessing"],["port","sub"]],["mode",[[5,49],[5,53]],[[5,49],[5,53]],["add_preprocessing"],["port","result_sign"]],["abs_a_ht_b",[[5,54],[5,64]],[[5,54],[5,64]],["add_preprocessing"],["port","mode"]],["a",[[6,6],[6,19]],[[6,18],[6,19]],["add_preprocessing"],["port","logic"]],["b",[[7,6],[7,19]],[[7,18],[7,19]],["add_preprocessing"],["port","logic"]],["add",[[8,6],[8,15]],[[8,12],[8,15]],["add_preprocessing"],["port","logic"]],["sub",[[9,6],[9,15]],[[9,12],[9,15]],["add_preprocessing"],["port","logic"]],["result_sign",[[10,7],[10,24]],[[10,13],[10,24]],["add_preprocessing"],["port","logic"]],["mode",[[11,7],[11,22]],[[11,18],[11,22]],["add_preprocessing"],["port","logic"]],["mode_judge",[[12,0],[12,39]],[[12,11],[12,21]],["add_preprocessing"],["instance","mode_judge"]],["abs_a_ht_b",[[13,7],[13,17]],[[13,7],[13,17]],["add_preprocessing"],["port"]]]]],[[["mode_judge",[[24,0],[24,36]],[[24,7],[24,17]],[],["module"]],[34,0]],[[["a",[[24,18],[24,19]],[[24,18],[24,19]],["mode_judge"],["port"]],["b",[[24,20],[24,21]],[[24,20],[24,21]],["mode_judge"],["port","a"]],["add",[[24,22],[24,25]],[[24,22],[24,25]],["mode_judge"],["port","b"]],["sub",[[24,26],[24,29]],[[24,26],[24,29]],["mode_judge"],["port","add"]],["mode",[[24,30],[24,34]],[[24,30],[24,34]],["mode_judge"],["port","sub"]],["a",[[25,10],[25,23]],[[25,22],[25,23]],["mode_judge"],["port","logic"]],["b",[[26,10],[26,23]],[[26,22],[26,23]],["mode_judge"],["port","logic"]],["add",[[27,10],[27,19]],[[27,16],[27,19]],["mode_judge"],["port","logic"]],["sub",[[28,10],[28,19]],[[28,16],[28,19]],["mode_judge"],["port","logic"]],["mode",[[29,11],[29,26]],[[29,22],[29,26]],["mode_judge"],["port","logic"]]]]]],null,null,null,[["plus",[[0,0],[1,0]],[[0,8],[0,12]],["source.systemverilog"],["macro"]],["minus",[[1,0],[2,0]],[[1,8],[1,13]],["source.systemverilog"],["macro"]],["reverse_minus",[[2,0],[3,0]],[[2,8],[2,21]],["source.systemverilog"],["macro"]],["plus_then_mius",[[3,0],[5,0]],[[3,8],[3,22]],["source.systemverilog"],["macro"]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/dff.sv",[[[[[["DFF_testbench",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[26,0]],[[["D",[[4,4],[4,9]],[[4,8],[4,9]],["DFF_testbench"],["variable","reg"]],["clk",[[4,4],[4,14]],[[4,11],[4,14]],["DFF_testbench"],["variable","D"]],["Q",[[5,4],[5,10]],[[5,9],[5,10]],["DFF_testbench"],["variable","wire"]],["dff_instance",[[8,4],[8,46]],[[8,8],[8,20]],["DFF_testbench"],["instance","DFF"]]]]],[[["DFF",[[27,0],[27,39]],[[27,7],[27,10]],[],["module"]],[31,9]],[[["D",[[27,11],[27,18]],[[27,17],[27,18]],["DFF"],["port","input"]],["clk",[[27,20],[27,23]],[[27,20],[27,23]],["DFF"],["port","D"]],["Q",[[27,25],[27,37]],[[27,36],[27,37]],["DFF"],["port","reg"]]]]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/div_normalization.sv",[[[[[["fp_div_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,0],[9,2]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[35,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,4],[6,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,31],[6,39]]],["fp_div_exp"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,4],[7,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,31],[7,38]]],["fp_div_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,4],[8,43]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,33],[8,43]]],["fp_div_exp"],["port","logic"]],["exp_dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,27],[11,39]]],["fp_div_exp"],["variable","logic"]],["exp_divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,41],[11,52]]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,4],[16,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,25],[16,38]]],["fp_div_exp"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,37]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,25],[17,37]]],["fp_div_exp"],["variable","logic"]],["divisor_comple",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,38],[17,52]]],["fp_div_exp"],["variable","divisor_sign"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,14]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,10],[22,14]]],["fp_div_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,20]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,15],[22,20]]],["fp_div_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,35]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,25],[23,35]]],["fp_div_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,47]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,36],[23,47]]],["fp_div_exp"],["variable","result_tmp"]],["adder",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,4],[24,67]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,16],[24,21]]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,4],[25,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,24],[25,34]]],["fp_div_exp"],["variable","logic"]],["bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,25],[27,29]]],["fp_div_exp"],["variable","logic"]],["adder2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,4],[30,57]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,16],[30,22]]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,0],[36,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,7],[36,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[1,14]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["adder_width"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,27],[37,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,28],[37,29]]],["adder_width"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["adder_width"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["adder_width"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,6],[37,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,26],[37,27]]],["adder_width"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,7],[38,30]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,27],[38,30]]],["adder_width"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,7],[40,17]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,13],[40,17]]],["adder_width"],["port","logic"]]]]],[[["div_normalizer",[[2,0],[2,157]],[[2,7],[2,21]],[],["module"]],[18,0]],[[["dividend",[[2,23],[2,31]],[[2,23],[2,31]],["div_normalizer"],["port"]],["divisor",[[3,28],[3,36]],[[3,29],[3,36]],["div_normalizer"],["port","dividend"]],["dividend_mantissa_normalized",[[2,40],[2,68]],[[2,40],[2,68]],["div_normalizer"],["port","divisor"]],["divisor_mantissa_normalized",[[2,70],[2,97]],[[2,70],[2,97]],["div_normalizer"],["port","dividend_mantissa_normalized"]],["current_exponent",[[2,98],[2,114]],[[2,98],[2,114]],["div_normalizer"],["port","divisor_mantissa_normalized"]],["result_sign",[[2,115],[2,126]],[[2,115],[2,126]],["div_normalizer"],["port","current_exponent"]],["dividend_shift",[[2,127],[2,141]],[[2,127],[2,141]],["div_normalizer"],["port","result_sign"]],["divisor_shift",[[2,142],[2,155]],[[2,142],[2,155]],["div_normalizer"],["port","dividend_shift"]],["dividend",[[3,6],[3,28]],[[3,20],[3,28]],["div_normalizer"],["port","logic"]],["dividend_mantissa_normalized",[[5,7],[5,48]],[[5,20],[5,48]],["div_normalizer"],["port","logic"]],["divisor_mantissa_normalized",[[6,7],[6,47]],[[6,20],[6,47]],["div_normalizer"],["port","logic"]],["current_exponent",[[8,7],[8,34]],[[8,18],[8,34]],["div_normalizer"],["port","logic"]],["result_sign",[[9,7],[9,24]],[[9,13],[9,24]],["div_normalizer"],["port","logic"]],["dividend_shift",[[10,7],[10,33]],[[10,19],[10,33]],["div_normalizer"],["port","logic"]],["divisor_shift",[[11,7],[11,32]],[[11,19],[11,32]],["div_normalizer"],["port","logic"]],["mfm",[[13,0],[13,141]],[[13,20],[13,23]],["div_normalizer"],["instance","man_float_normalize"]],["exp",[[14,0],[14,50]],[[14,11],[14,14]],["div_normalizer"],["instance","fp_div_exp"]]]]],[[["man_float_normalize",[[19,0],[27,2]],[[19,7],[19,26]],[],["module"]],[58,0]],[[["dividend",[[20,4],[20,31]],[[20,23],[20,31]],["man_float_normalize"],["port","logic"]],["divisor",[[21,4],[21,30]],[[21,23],[21,30]],["man_float_normalize"],["port","logic"]],["dividend_mantissa_normalized",[[22,4],[22,52]],[[22,24],[22,52]],["man_float_normalize"],["port","logic"]],["divisor_mantissa_normalized",[[23,4],[23,51]],[[23,24],[23,51]],["man_float_normalize"],["port","logic"]],["dividend_shift",[[24,4],[24,37]],[[24,23],[24,37]],["man_float_normalize"],["port","logic"]],["divisor_shift",[[25,4],[25,36]],[[25,23],[25,36]],["man_float_normalize"],["port","logic"]],["result_sign",[[26,4],[26,28]],[[26,17],[26,28]],["man_float_normalize"],["port","logic"]],["dividend_exponent",[[28,4],[28,33]],[[28,16],[28,33]],["man_float_normalize"],["variable","logic"]],["divisor_exponent",[[29,4],[29,32]],[[29,16],[29,32]],["man_float_normalize"],["variable","logic"]],["dividend_sign",[[32,4],[32,23]],[[32,10],[32,23]],["man_float_normalize"],["variable","logic"]],["divisor_sign",[[32,4],[32,37]],[[32,25],[32,37]],["man_float_normalize"],["variable","dividend_sign"]],["dividend_mantissa",[[33,4],[33,34]],[[33,17],[33,34]],["man_float_normalize"],["variable","logic"]],["divisor_mantissa",[[34,4],[34,33]],[[34,17],[34,33]],["man_float_normalize"],["variable","logic"]],["dividend_tmp",[[44,4],[44,29]],[[44,17],[44,29]],["man_float_normalize"],["variable","logic"]],["divisor_tmp",[[44,4],[44,42]],[[44,31],[44,42]],["man_float_normalize"],["variable","dividend_tmp"]],["mng",[[51,4],[51,78]],[[51,16],[51,19]],["man_float_normalize"],["instance","m_n_gen_div"]],["mng2",[[52,4],[52,76]],[[52,16],[52,20]],["man_float_normalize"],["instance","m_n_gen_div"]]]]],[[["m_n_gen_div",[[59,0],[63,2]],[[59,7],[59,18]],[],["module"]],[92,0]],[[["data",[[60,4],[60,27]],[[60,23],[60,27]],["m_n_gen_div"],["port","logic"]],["outdata",[[61,4],[61,31]],[[61,24],[61,31]],["m_n_gen_div"],["port","logic"]],["shift",[[62,4],[62,28]],[[62,23],[62,28]],["m_n_gen_div"],["port","logic"]]]]]],["/home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv"]],null,0]],["/home/shi/verilog/FP_32/FPU_32/div_post_processing.sv",[[[[[["div_post_processing",[[0,0],[8,6]],[[0,7],[0,26]],[],["module"]],[29,0]],[[["result",[[1,4],[1,29]],[[1,23],[1,29]],["div_post_processing"],["port","logic"]],["shift_nums",[[2,4],[2,31]],[[2,21],[2,31]],["div_post_processing"],["port","logic"]],["exp_add",[[3,4],[3,23]],[[3,16],[3,23]],["div_post_processing"],["port","logic"]],["right_shift",[[4,4],[4,27]],[[4,16],[4,27]],["div_post_processing"],["port","logic"]],["resultsign",[[5,4],[5,26]],[[5,16],[5,26]],["div_post_processing"],["port","logic"]],["current_exponent",[[6,4],[6,38]],[[6,22],[6,38]],["div_post_processing"],["port","logic"]],["quotient",[[7,4],[7,31]],[[7,23],[7,31]],["div_post_processing"],["port","logic"]],["result_temp",[[10,4],[10,28]],[[10,17],[10,28]],["div_post_processing"],["variable","logic"]],["exponent_addend",[[13,4],[13,31]],[[13,16],[13,31]],["div_post_processing"],["variable","logic"]],["result_shifted",[[14,4],[14,31]],[[14,17],[14,31]],["div_post_processing"],["variable","logic"]],["mngen",[[16,4],[16,64]],[[16,14],[16,19]],["div_post_processing"],["instance","m_n_gen_2"]],["exponent_final",[[17,4],[17,29]],[[17,15],[17,29]],["div_post_processing"],["variable","logic"]],["addend_copmplement",[[19,4],[19,34]],[[19,16],[19,34]],["div_post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",[[30,0],[34,2]],[[30,7],[30,16]],[],["module"]],[61,8]],[[["data",[[31,4],[31,27]],[[31,23],[31,27]],["m_n_gen_2"],["port","logic"]],["outdata",[[32,4],[32,31]],[[32,24],[32,31]],["m_n_gen_2"],["port","logic"]],["shift",[[33,4],[33,28]],[[33,23],[33,28]],["m_n_gen_2"],["port","logic"]]]]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/div_prepare_exponet.sv",[[[[[["fp_div_exp",[[5,0],[9,2]],[[5,7],[5,17]],[],["module"]],[35,0]],[[["dividend",[[6,4],[6,39]],[[6,31],[6,39]],["fp_div_exp"],["port","logic"]],["divisor",[[7,4],[7,38]],[[7,31],[7,38]],["fp_div_exp"],["port","logic"]],["result_exp",[[8,4],[8,43]],[[8,33],[8,43]],["fp_div_exp"],["port","logic"]],["exp_dividend",[[11,4],[11,39]],[[11,27],[11,39]],["fp_div_exp"],["variable","logic"]],["exp_divisor",[[11,4],[11,52]],[[11,41],[11,52]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",[[16,4],[16,38]],[[16,25],[16,38]],["fp_div_exp"],["variable","logic"]],["divisor_sign",[[17,4],[17,37]],[[17,25],[17,37]],["fp_div_exp"],["variable","logic"]],["divisor_comple",[[17,4],[17,52]],[[17,38],[17,52]],["fp_div_exp"],["variable","divisor_sign"]],["cout",[[22,4],[22,14]],[[22,10],[22,14]],["fp_div_exp"],["variable","logic"]],["cout2",[[22,4],[22,20]],[[22,15],[22,20]],["fp_div_exp"],["variable","cout"]],["result_tmp",[[23,4],[23,35]],[[23,25],[23,35]],["fp_div_exp"],["variable","logic"]],["result_tmp2",[[23,4],[23,47]],[[23,36],[23,47]],["fp_div_exp"],["variable","result_tmp"]],["adder",[[24,4],[24,67]],[[24,16],[24,21]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",[[25,4],[25,34]],[[25,24],[25,34]],["fp_div_exp"],["variable","logic"]],["bias",[[27,4],[27,29]],[[27,25],[27,29]],["fp_div_exp"],["variable","logic"]],["adder2",[[30,4],[30,57]],[[30,16],[30,22]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",[[36,0],[36,34]],[[36,7],[36,18]],[],["module"]],[44,9]],[[["a",[[36,20],[36,21]],[[36,20],[36,21]],["adder_width"],["port"]],["b",[[37,27],[37,29]],[[37,28],[37,29]],["adder_width"],["port","a"]],["sum",[[36,24],[36,27]],[[36,24],[36,27]],["adder_width"],["port","b"]],["cout",[[36,28],[36,32]],[[36,28],[36,32]],["adder_width"],["port","sum"]],["a",[[37,6],[37,27]],[[37,26],[37,27]],["adder_width"],["port","logic"]],["sum",[[38,7],[38,30]],[[38,27],[38,30]],["adder_width"],["port","logic"]],["cout",[[40,7],[40,17]],[[40,13],[40,17]],["adder_width"],["port","logic"]]]]]],null,null,null,[["FP_WIDTH",[[0,0],[1,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]],["EXP_WIDTH",[[1,0],[2,0]],[[1,8],[1,17]],["source.systemverilog"],["macro"]],["MANT_WIDTH",[[2,0],[3,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]],["BIAS",[[3,0],[5,0]],[[3,8],[3,12]],["source.systemverilog"],["macro"]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/FP_32_add_or_sub.sv",[[[[[["add_preprocessing",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,0],[5,66]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,7],[5,24]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[23,0]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,25],[5,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,25],[5,26]]],["add_preprocessing"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,27],[5,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,27],[5,28]]],["add_preprocessing"],["port","a"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,29],[5,32]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,29],[5,32]]],["add_preprocessing"],["port","b"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,33],[5,36]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,33],[5,36]]],["add_preprocessing"],["port","add"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,37],[5,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,37],[5,48]]],["add_preprocessing"],["port","sub"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,49],[5,53]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,49],[5,53]]],["add_preprocessing"],["port","result_sign"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,54],[5,64]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,54],[5,64]]],["add_preprocessing"],["port","mode"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[6,6],[6,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[6,18],[6,19]]],["add_preprocessing"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[7,6],[7,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[7,18],[7,19]]],["add_preprocessing"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[8,6],[8,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[8,12],[8,15]]],["add_preprocessing"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[9,6],[9,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[9,12],[9,15]]],["add_preprocessing"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[10,13],[10,24]]],["add_preprocessing"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[11,7],[11,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[11,18],[11,22]]],["add_preprocessing"],["port","logic"]],["mode_judge",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[12,0],[12,39]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[12,11],[12,21]]],["add_preprocessing"],["instance","mode_judge"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[13,7],[13,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[13,7],[13,17]]],["add_preprocessing"],["port"]]]]],[[["mode_judge",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,0],[24,36]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,7],[24,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[1,12]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,18],[24,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,18],[24,19]]],["mode_judge"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,20],[24,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,20],[24,21]]],["mode_judge"],["port","a"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,22],[24,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,22],[24,25]]],["mode_judge"],["port","b"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,26],[24,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,26],[24,29]]],["mode_judge"],["port","add"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,30],[24,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,30],[24,34]]],["mode_judge"],["port","sub"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[25,10],[25,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[25,22],[25,23]]],["mode_judge"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[26,10],[26,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[26,22],[26,23]]],["mode_judge"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[27,10],[27,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[27,16],[27,19]]],["mode_judge"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[28,10],[28,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[28,16],[28,19]]],["mode_judge"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[29,11],[29,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[29,22],[29,26]]],["mode_judge"],["port","logic"]]]]],[[["add_normalization",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,0],[1,101]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,7],[1,24]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[1,0]]],[[["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,25],[1,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,25],[1,29]]],["add_normalization"],["port"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,30],[1,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,30],[1,34]]],["add_normalization"],["port","add1"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,35],[1,38]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,35],[1,38]]],["add_normalization"],["port","add2"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,39],[1,42]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,39],[1,42]]],["add_normalization"],["port","add"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,43],[1,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,43],[1,48]]],["add_normalization"],["port","sub"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,49],[1,54]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,49],[1,54]]],["add_normalization"],["port","man_a"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,55],[1,65]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,55],[1,65]]],["add_normalization"],["port","man_b"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,66],[1,76]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,66],[1,76]]],["add_normalization"],["port","exponent_a"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,77],[1,88]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,77],[1,88]]],["add_normalization"],["port","exponent_b"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,89],[1,99]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,89],[1,99]]],["add_normalization"],["port","result_sign"]],["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[2,19],[2,23]]],["add_normalization"],["port","logic"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[3,6],[3,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[3,19],[3,23]]],["add_normalization"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[4,6],[4,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[4,12],[4,15]]],["add_normalization"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[5,6],[5,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[5,12],[5,15]]],["add_normalization"],["port","logic"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[6,7],[6,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[6,20],[6,25]]],["add_normalization"],["port","logic"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[7,7],[7,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[7,20],[7,25]]],["add_normalization"],["port","logic"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[8,7],[8,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[8,19],[8,29]]],["add_normalization"],["port","logic"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[9,7],[9,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[9,19],[9,29]]],["add_normalization"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[10,13],[10,24]]],["add_normalization"],["port","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[11,7],[11,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[11,13],[11,23]]],["add_normalization"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[13,0],[13,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[13,11],[13,15]]],["add_normalization"],["variable","logic"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[14,0],[14,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[14,6],[14,16]]],["add_normalization"],["variable","logic"]],["pre_processing",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[15,0],[15,80]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[15,18],[15,32]]],["add_normalization"],["instance","add_preprocessing"]],["man_a_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,0],[19,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,13],[19,22]]],["add_normalization"],["variable","logic"]],["man_b_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,0],[19,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,24],[19,33]]],["add_normalization"],["variable","man_a_tmp"]]]]],[[["FP_32_add_or_sub",[[2,0],[2,54]],[[2,7],[2,23]],[],["module"]],[84,0]],[[["add1",[[2,24],[2,28]],[[2,24],[2,28]],["FP_32_add_or_sub"],["port"]],["add2",[[2,29],[2,33]],[[2,29],[2,33]],["FP_32_add_or_sub"],["port","add1"]],["command",[[2,34],[2,41]],[[2,34],[2,41]],["FP_32_add_or_sub"],["port","add2"]],["result",[[2,42],[2,48]],[[2,42],[2,48]],["FP_32_add_or_sub"],["port","command"]],["clk",[[2,49],[2,52]],[[2,49],[2,52]],["FP_32_add_or_sub"],["port","result"]],["add1",[[3,6],[3,23]],[[3,19],[3,23]],["FP_32_add_or_sub"],["port","logic"]],["add2",[[4,6],[4,23]],[[4,19],[4,23]],["FP_32_add_or_sub"],["port","logic"]],["clk",[[5,6],[5,9]],[[5,6],[5,9]],["FP_32_add_or_sub"],["port"]],["command",[[6,6],[6,19]],[[6,12],[6,19]],["FP_32_add_or_sub"],["port","logic"]],["result",[[7,7],[7,26]],[[7,20],[7,26]],["FP_32_add_or_sub"],["port","logic"]],["current_add",[[9,0],[9,17]],[[9,6],[9,17]],["FP_32_add_or_sub"],["variable","logic"]],["current_sub",[[10,0],[10,17]],[[10,6],[10,17]],["FP_32_add_or_sub"],["variable","logic"]],["man_a",[[14,0],[14,18]],[[14,13],[14,18]],["FP_32_add_or_sub"],["variable","logic"]],["man_b",[[15,0],[15,18]],[[15,13],[15,18]],["FP_32_add_or_sub"],["variable","logic"]],["exponent_a",[[16,0],[16,22]],[[16,12],[16,22]],["FP_32_add_or_sub"],["variable","logic"]],["exponent_b",[[17,0],[17,22]],[[17,12],[17,22]],["FP_32_add_or_sub"],["variable","logic"]],["result_sign",[[18,0],[18,17]],[[18,6],[18,17]],["FP_32_add_or_sub"],["variable","logic"]],["add_or_sub",[[19,0],[19,16]],[[19,6],[19,16]],["FP_32_add_or_sub"],["variable","logic"]],["norm",[[20,0],[20,115]],[[20,18],[20,22]],["FP_32_add_or_sub"],["instance","add_normalization"]],["e1_e2",[[22,0],[22,16]],[[22,11],[22,16]],["FP_32_add_or_sub"],["variable","logic"]],["reverse_e1_e2",[[22,0],[22,30]],[[22,17],[22,30]],["FP_32_add_or_sub"],["variable","e1_e2"]],["e1_e2_tmp",[[23,0],[23,20]],[[23,11],[23,20]],["FP_32_add_or_sub"],["variable","logic"]],["current_exponent_tmp",[[28,0],[28,31]],[[28,11],[28,31]],["FP_32_add_or_sub"],["variable","logic"]],["use_adder_or_not",[[32,0],[32,22]],[[32,6],[32,22]],["FP_32_add_or_sub"],["variable","logic"]],["extent_a",[[37,0],[37,21]],[[37,13],[37,21]],["FP_32_add_or_sub"],["variable","logic"]],["extent_b",[[37,0],[37,30]],[[37,22],[37,30]],["FP_32_add_or_sub"],["variable","extent_a"]],["man_b_shift",[[38,0],[38,23]],[[38,12],[38,23]],["FP_32_add_or_sub"],["variable","logic"]],["final_man_tmp",[[42,0],[42,25]],[[42,12],[42,25]],["FP_32_add_or_sub"],["variable","logic"]],["adder",[[43,0],[43,59]],[[43,9],[43,14]],["FP_32_add_or_sub"],["instance","adder_25"]],["max_shift",[[44,0],[44,20]],[[44,11],[44,20]],["FP_32_add_or_sub"],["variable","logic"]],["shift",[[46,0],[46,16]],[[46,11],[46,16]],["FP_32_add_or_sub"],["variable","logic"]],["final_man_tmp_2",[[47,0],[47,27]],[[47,12],[47,27]],["FP_32_add_or_sub"],["variable","logic"]],["shifter",[[48,0],[48,69]],[[48,15],[48,22]],["FP_32_add_or_sub"],["instance","m_n_gen_add_v2"]],["final_exponent",[[51,0],[51,25]],[[51,11],[51,25]],["FP_32_add_or_sub"],["variable","logic"]],["guard",[[52,0],[52,11]],[[52,6],[52,11]],["FP_32_add_or_sub"],["variable","logic"]],["round",[[53,0],[53,11]],[[53,6],[53,11]],["FP_32_add_or_sub"],["variable","logic"]],["sticky",[[54,0],[54,12]],[[54,6],[54,12]],["FP_32_add_or_sub"],["variable","logic"]],["sticky_add",[[55,0],[55,16]],[[55,6],[55,16]],["FP_32_add_or_sub"],["variable","logic"]],["sticky_not_add",[[56,0],[56,20]],[[56,6],[56,20]],["FP_32_add_or_sub"],["variable","logic"]],["exp_add",[[57,0],[57,13]],[[57,6],[57,13]],["FP_32_add_or_sub"],["variable","logic"]],["sticky_check",[[59,0],[59,24]],[[59,12],[59,24]],["FP_32_add_or_sub"],["variable","logic"]],["final_man_rounded",[[68,0],[68,29]],[[68,12],[68,29]],["FP_32_add_or_sub"],["variable","logic"]],["rounding_man",[[70,0],[70,24]],[[70,12],[70,24]],["FP_32_add_or_sub"],["variable","logic"]],["rounding",[[73,0],[73,89]],[[73,17],[73,25]],["FP_32_add_or_sub"],["instance","rounding_grs_add"]],["final_exp",[[74,0],[74,20]],[[74,11],[74,20]],["FP_32_add_or_sub"],["variable","logic"]],["result_wire",[[76,0],[76,23]],[[76,12],[76,23]],["FP_32_add_or_sub"],["variable","logic"]]]]],[[["adder_25",[[85,0],[85,37]],[[85,7],[85,15]],[],["module"]],[95,0]],[[["a",[[85,17],[85,18]],[[85,17],[85,18]],["adder_25"],["port"]],["b",[[85,19],[85,20]],[[85,19],[85,20]],["adder_25"],["port","a"]],["add_or_sub",[[85,21],[85,31]],[[85,21],[85,31]],["adder_25"],["port","b"]],["sum",[[85,32],[85,35]],[[85,32],[85,35]],["adder_25"],["port","add_or_sub"]],["a",[[86,6],[86,20]],[[86,19],[86,20]],["adder_25"],["port","logic"]],["b",[[87,6],[87,20]],[[87,19],[87,20]],["adder_25"],["port","logic"]],["add_or_sub",[[88,6],[88,16]],[[88,6],[88,16]],["adder_25"],["port"]],["sum",[[90,7],[90,23]],[[90,20],[90,23]],["adder_25"],["port","logic"]]]]],[[["m_n_gen_add_v2",[[96,0],[101,2]],[[96,7],[96,21]],[],["module"]],[133,0]],[[["data",[[97,2],[97,25]],[[97,21],[97,25]],["m_n_gen_add_v2"],["port","logic"]],["outdata",[[98,2],[98,29]],[[98,22],[98,29]],["m_n_gen_add_v2"],["port","logic"]],["shift",[[99,2],[99,26]],[[99,21],[99,26]],["m_n_gen_add_v2"],["port","logic"]],["max_shift",[[100,2],[100,29]],[[100,20],[100,29]],["m_n_gen_add_v2"],["port","logic"]],["shift_tmp",[[102,0],[102,20]],[[102,11],[102,20]],["m_n_gen_add_v2"],["variable","logic"]],["shift_tmp2",[[128,0],[128,21]],[[128,11],[128,21]],["m_n_gen_add_v2"],["variable","logic"]]]]],[[["rounding_grs_add",[[154,0],[161,2]],[[154,7],[154,23]],[],["module"]],[184,9]],[[["man",[[155,4],[155,25]],[[155,22],[155,25]],["rounding_grs_add"],["port","wire"]],["guard",[[156,4],[156,20]],[[156,15],[156,20]],["rounding_grs_add"],["port","wire"]],["round",[[157,4],[157,20]],[[157,15],[157,20]],["rounding_grs_add"],["port","wire"]],["sticky",[[158,4],[158,21]],[[158,15],[158,21]],["rounding_grs_add"],["port","wire"]],["rounded_man",[[159,4],[159,33]],[[159,22],[159,33]],["rounding_grs_add"],["port","reg"]],["exp_add",[[160,4],[160,22]],[[160,15],[160,22]],["rounding_grs_add"],["port","reg"]],["tie",[[163,4],[163,12]],[[163,9],[163,12]],["rounding_grs_add"],["variable","wire"]]]]]],["/home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv"]],null,0]],["/home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[null,["/home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv","/home/shi/verilog/FP_32/FPU_32/normalization_mul.sv"],null,null,[["/home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[null,["/home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv","/home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv","/home/shi/verilog/FP_32/FPU_32/FP32_mul.sv"],null,null,[["/home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[null,[],null,null,[["/home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[null,[],null,null,[]],null,0]],["/home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[null,["/home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv"],null,null,[["/home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/old_design/FP32_mul.sv",[[[[[["mul_man_solving",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,0],[0,91]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,7],[0,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[33,0]]],[[["f1_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,23],[0,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,23],[0,30]]],["mul_man_solving"],["port"]],["f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,31],[0,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,31],[0,38]]],["mul_man_solving"],["port","f1_plus"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,39],[0,57]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,39],[0,57]]],["mul_man_solving"],["port","f2_plus"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,58],[0,72]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,58],[0,72]]],["mul_man_solving"],["port","f1f2_plus_rounding"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,73],[0,89]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,73],[0,89]]],["mul_man_solving"],["port","exponent_adden"]],["f1_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[1,6],[1,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[1,19],[1,26]]],["mul_man_solving"],["port","logic"]],["f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[2,6],[2,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[2,19],[2,26]]],["mul_man_solving"],["port","logic"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[3,7],[3,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[3,20],[3,38]]],["mul_man_solving"],["port","logic"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[4,7],[4,32]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[4,18],[4,32]]],["mul_man_solving"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[5,6],[5,33]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[5,17],[5,33]]],["mul_man_solving"],["port","logic"]],["exp_add_from_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[7,0],[7,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[7,6],[7,27]]],["mul_man_solving"],["variable","logic"]],["f1_f2_48",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,0],[9,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,13],[9,21]]],["mul_man_solving"],["variable","logic"]],["f1f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,0],[9,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,22],[9,31]]],["mul_man_solving"],["variable","f1_f2_48"]],["mul_24",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[10,0],[10,46]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[10,14],[10,20]]],["mul_man_solving"],["instance","multiplier_24"]],["shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[13,0],[13,16]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[13,11],[13,16]]],["mul_man_solving"],["variable","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[15,0],[15,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[15,11],[15,20]]],["mul_man_solving"],["variable","logic"]],["shifter",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[18,0],[18,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[18,17],[18,24]]],["mul_man_solving"],["instance","m_n_gen_norm_mul"]],["guard",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[20,0],[20,11]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[20,6],[20,11]]],["mul_man_solving"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[21,0],[21,11]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[21,6],[21,11]]],["mul_man_solving"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[22,0],[22,12]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[22,6],[22,12]]],["mul_man_solving"],["variable","logic"]],["round_grs",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[28,0],[28,104]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[28,17],[28,26]]],["mul_man_solving"],["instance","rounding_grs_mul"]]]]],[[["multiplier_24",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,0],[34,33]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,7],[34,20]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[43,0]]],[[["f1",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,21],[34,23]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,21],[34,23]]],["multiplier_24"],["port"]],["f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,24],[34,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,24],[34,26]]],["multiplier_24"],["port","f1"]],["f1f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,27],[34,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,27],[34,31]]],["multiplier_24"],["port","f2"]],["f1",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[35,6],[35,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[35,19],[35,21]]],["multiplier_24"],["port","logic"]],["f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[36,6],[36,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[36,19],[36,21]]],["multiplier_24"],["port","logic"]],["f1f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[38,7],[38,24]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[38,20],[38,24]]],["multiplier_24"],["port","logic"]]]]],[[["rounding_grs_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[44,0],[51,4]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[44,7],[44,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[63,2]]],[[["man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[45,4],[45,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[45,22],[45,25]]],["rounding_grs_mul"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[46,4],[46,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[46,15],[46,20]]],["rounding_grs_mul"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[47,4],[47,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[47,15],[47,20]]],["rounding_grs_mul"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[48,4],[48,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[48,15],[48,21]]],["rounding_grs_mul"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[49,4],[49,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[49,23],[49,34]]],["rounding_grs_mul"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[50,4],[50,23]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[50,16],[50,23]]],["rounding_grs_mul"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[52,4],[52,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[52,9],[52,16]]],["rounding_grs_mul"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[53,4],[53,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[53,9],[53,12]]],["rounding_grs_mul"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[55,4],[55,54]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[55,9],[55,18]]],["rounding_grs_mul"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[57,4],[57,37]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[57,16],[57,23]]],["rounding_grs_mul"],["variable","wire"]]]]],[[["m_n_gen_norm_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[64,0],[69,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[64,7],[64,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[1,31]]],[[["data",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[65,4],[65,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[65,23],[65,27]]],["m_n_gen_norm_mul"],["port","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[66,4],[66,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[66,22],[66,31]]],["m_n_gen_norm_mul"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[67,4],[67,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[67,24],[67,31]]],["m_n_gen_norm_mul"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[68,4],[68,28]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[68,23],[68,28]]],["m_n_gen_norm_mul"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[70,0],[70,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[70,11],[70,20]]],["m_n_gen_norm_mul"],["variable","logic"]],["tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,0],[122,15]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,12],[122,15]]],["m_n_gen_norm_mul"],["variable","logic"]],["real_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,0],[122,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,16],[122,26]]],["m_n_gen_norm_mul"],["variable","tmp"]]]]],[[["fp_mul_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,0],[7,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,7],[3,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[31,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,4],[4,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,31],[4,35]]],["fp_mul_exp"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,4],[5,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,31],[5,35]]],["fp_mul_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,4],[6,43]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,33],[6,43]]],["fp_mul_exp"],["port","logic"]],["exp_mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,27],[9,35]]],["fp_mul_exp"],["variable","logic"]],["exp_mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,37],[9,45]]],["fp_mul_exp"],["variable","exp_mul1"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,4],[14,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,25],[14,34]]],["fp_mul_exp"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,4],[15,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,25],[15,34]]],["fp_mul_exp"],["variable","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,14]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,10],[19,14]]],["fp_mul_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,15],[19,20]]],["fp_mul_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,25],[20,35]]],["fp_mul_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,47]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,36],[20,47]]],["fp_mul_exp"],["variable","result_tmp"]],["bias",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,4],[21,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,25],[21,29]]],["fp_mul_exp"],["variable","logic"]],["zero_detect",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,4],[22,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,25],[22,36]]],["fp_mul_exp"],["variable","logic"]],["adder",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,4],[27,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,20],[27,25]]],["fp_mul_exp"],["instance","adder_width_mul"]],["adder2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,4],[28,61]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,20],[28,26]]],["fp_mul_exp"],["instance","adder_width_mul"]]]]],[[["adder_width_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,0],[32,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,7],[32,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[1,0]]],[[["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["adder_width_mul"],["port"]],["b",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,27],[33,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,28],[33,29]]],["adder_width_mul"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["adder_width_mul"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["adder_width_mul"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,6],[33,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,26],[33,27]]],["adder_width_mul"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,7],[34,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,27],[34,30]]],["adder_width_mul"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,7],[36,17]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,13],[36,17]]],["adder_width_mul"],["port","logic"]]]]],[[["normalizer_mul",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,0],[2,114]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[16,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,23],[2,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,23],[2,27]]],["normalizer_mul"],["port"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,24],[3,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,25],[3,29]]],["normalizer_mul"],["port","mul1"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,33],[2,57]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,33],[2,57]]],["normalizer_mul"],["port","mul2"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,59],[2,83]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,59],[2,83]]],["normalizer_mul"],["port","mul1_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,84],[2,100]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,84],[2,100]]],["normalizer_mul"],["port","mul2_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,101],[2,112]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,101],[2,112]]],["normalizer_mul"],["port","current_exponent"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,6],[3,24]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,20],[3,24]]],["normalizer_mul"],["port","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[5,7],[5,44]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[5,20],[5,44]]],["normalizer_mul"],["port","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[6,7],[6,44]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[6,20],[6,44]]],["normalizer_mul"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[8,18],[8,34]]],["normalizer_mul"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[9,13],[9,24]]],["normalizer_mul"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[11,0],[11,102]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[11,24],[11,27]]],["normalizer_mul"],["instance","man_float_normalize_mul"]],["exp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[12,0],[12,43]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[12,11],[12,14]]],["normalizer_mul"],["instance","fp_mul_exp"]]]]],[[["man_float_normalize_mul",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[17,0],[25,2]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[17,7],[17,30]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[2,27]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[18,4],[18,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[18,23],[18,27]]],["man_float_normalize_mul"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[19,4],[19,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[19,23],[19,27]]],["man_float_normalize_mul"],["port","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[20,4],[20,48]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[20,24],[20,48]]],["man_float_normalize_mul"],["port","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[21,4],[21,48]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[21,24],[21,48]]],["man_float_normalize_mul"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[24,4],[24,28]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[24,17],[24,28]]],["man_float_normalize_mul"],["port","logic"]],["mul1_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[26,4],[26,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[26,16],[26,29]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[27,16],[27,29]]],["man_float_normalize_mul"],["variable","logic"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,4],[30,19]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,10],[30,19]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,4],[30,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,21],[30,30]]],["man_float_normalize_mul"],["variable","mul1_sign"]],["mul1_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[31,4],[31,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[31,17],[31,30]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[32,4],[32,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[32,17],[32,30]]],["man_float_normalize_mul"],["variable","logic"]],["mul1_tmp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,4],[42,25]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,17],[42,25]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_tmp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,4],[42,35]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,27],[42,35]]],["man_float_normalize_mul"],["variable","mul1_tmp"]]]]],[[["FP32_mul",[[3,0],[3,39]],[[3,7],[3,15]],[],["module"]],[47,0]],[[["clk",[[6,6],[6,9]],[[6,6],[6,9]],["FP32_mul"],["port"]],["mul1",[[3,20],[3,24]],[[3,20],[3,24]],["FP32_mul"],["port","clk"]],["mul2",[[3,25],[3,29]],[[3,25],[3,29]],["FP32_mul"],["port","mul1"]],["product",[[3,30],[3,37]],[[3,30],[3,37]],["FP32_mul"],["port","mul2"]],["mul1",[[4,6],[4,23]],[[4,19],[4,23]],["FP32_mul"],["port","logic"]],["mul2",[[5,6],[5,23]],[[5,19],[5,23]],["FP32_mul"],["port","logic"]],["product",[[7,7],[7,27]],[[7,20],[7,27]],["FP32_mul"],["port","logic"]],["current_exponent",[[9,0],[9,28]],[[9,12],[9,28]],["FP32_mul"],["variable","logic"]],["mul1_mantissa_normalized",[[10,0],[10,37]],[[10,13],[10,37]],["FP32_mul"],["variable","logic"]],["mul2_mantissa_normalized",[[11,0],[11,37]],[[11,13],[11,37]],["FP32_mul"],["variable","logic"]],["result_sign",[[13,0],[13,17]],[[13,6],[13,17]],["FP32_mul"],["variable","logic"]],["mul1_shift",[[14,0],[14,22]],[[14,12],[14,22]],["FP32_mul"],["variable","logic"]],["mul2_shift",[[15,0],[15,22]],[[15,12],[15,22]],["FP32_mul"],["variable","logic"]],["norm",[[17,0],[17,132]],[[17,15],[17,19]],["FP32_mul"],["instance","normalizer_mul"]],["f1f2_plus",[[19,0],[19,22]],[[19,13],[19,22]],["FP32_mul"],["variable","logic"]],["exponent_add",[[20,0],[20,18]],[[20,6],[20,18]],["FP32_mul"],["variable","logic"]],["exp_add_from_rounding",[[21,0],[21,27]],[[21,6],[21,27]],["FP32_mul"],["variable","logic"]],["man_solving",[[22,0],[22,124]],[[22,16],[22,27]],["FP32_mul"],["instance","mul_man_solving"]],["final_shift",[[24,0],[24,23]],[[24,12],[24,23]],["FP32_mul"],["variable","logic"]],["exponent_add_comple",[[25,0],[25,30]],[[25,11],[25,30]],["FP32_mul"],["variable","logic"]],["final_shift_comple",[[29,0],[29,30]],[[29,12],[29,30]],["FP32_mul"],["variable","logic"]],["final_exponent",[[32,0],[32,25]],[[32,11],[32,25]],["FP32_mul"],["variable","logic"]],["final_mantissa",[[36,0],[36,27]],[[36,13],[36,27]],["FP32_mul"],["variable","logic"]],["product_wire",[[38,0],[38,24]],[[38,12],[38,24]],["FP32_mul"],["variable","logic"]]]]]],["/home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv","/home/shi/verilog/FP_32/FPU_32/normalization_mul.sv"]],null,0]],["/home/shi/verilog/FP_32/FPU_32/old_design/mul_man_solving.sv",[[[[[["mul_man_solving",[[0,0],[0,94]],[[0,7],[0,22]],[],["module"]],[25,0]],[[["f1_plus",[[0,23],[0,30]],[[0,23],[0,30]],["mul_man_solving"],["port"]],["f2_plus",[[0,31],[0,38]],[[0,31],[0,38]],["mul_man_solving"],["port","f1_plus"]],["f1f2_plus_rounding",[[0,39],[0,57]],[[0,39],[0,57]],["mul_man_solving"],["port","f2_plus"]],["exponent_add",[[0,58],[0,70]],[[0,58],[0,70]],["mul_man_solving"],["port","f1f2_plus_rounding"]],["exp_add_from_rounding",[[0,71],[0,92]],[[0,71],[0,92]],["mul_man_solving"],["port","exponent_add"]],["f1_plus",[[1,6],[1,26]],[[1,19],[1,26]],["mul_man_solving"],["port","logic"]],["f2_plus",[[2,6],[2,26]],[[2,19],[2,26]],["mul_man_solving"],["port","logic"]],["f1f2_plus_rounding",[[3,7],[3,38]],[[3,20],[3,38]],["mul_man_solving"],["port","logic"]],["exponent_add",[[4,7],[4,25]],[[4,13],[4,25]],["mul_man_solving"],["port","logic"]],["exp_add_from_rounding",[[5,7],[5,34]],[[5,13],[5,34]],["mul_man_solving"],["port","logic"]],["f1_f2_48",[[6,0],[6,21]],[[6,13],[6,21]],["mul_man_solving"],["variable","logic"]],["f1f2_plus",[[6,0],[6,31]],[[6,22],[6,31]],["mul_man_solving"],["variable","f1_f2_48"]],["mul_24",[[7,0],[7,46]],[[7,14],[7,20]],["mul_man_solving"],["instance","multiplier_24"]],["guard",[[12,0],[12,11]],[[12,6],[12,11]],["mul_man_solving"],["variable","logic"]],["round",[[13,0],[13,11]],[[13,6],[13,11]],["mul_man_solving"],["variable","logic"]],["sticky",[[14,0],[14,12]],[[14,6],[14,12]],["mul_man_solving"],["variable","logic"]],["round_grs",[[21,0],[21,104]],[[21,17],[21,26]],["mul_man_solving"],["instance","rounding_grs_mul"]]]]],[[["multiplier_24",[[26,0],[26,33]],[[26,7],[26,20]],[],["module"]],[35,0]],[[["f1",[[26,21],[26,23]],[[26,21],[26,23]],["multiplier_24"],["port"]],["f2",[[26,24],[26,26]],[[26,24],[26,26]],["multiplier_24"],["port","f1"]],["f1f2",[[26,27],[26,31]],[[26,27],[26,31]],["multiplier_24"],["port","f2"]],["f1",[[27,6],[27,21]],[[27,19],[27,21]],["multiplier_24"],["port","logic"]],["f2",[[28,6],[28,21]],[[28,19],[28,21]],["multiplier_24"],["port","logic"]],["f1f2",[[30,7],[30,24]],[[30,20],[30,24]],["multiplier_24"],["port","logic"]]]]],[[["rounding_grs_mul",[[36,0],[43,4]],[[36,7],[36,23]],[],["module"]],[55,2]],[[["man",[[37,4],[37,25]],[[37,22],[37,25]],["rounding_grs_mul"],["port","wire"]],["guard",[[38,4],[38,20]],[[38,15],[38,20]],["rounding_grs_mul"],["port","wire"]],["round",[[39,4],[39,20]],[[39,15],[39,20]],["rounding_grs_mul"],["port","wire"]],["sticky",[[40,4],[40,21]],[[40,15],[40,21]],["rounding_grs_mul"],["port","wire"]],["rounded_man",[[41,4],[41,34]],[[41,23],[41,34]],["rounding_grs_mul"],["port","wire"]],["exp_add",[[42,4],[42,23]],[[42,16],[42,23]],["rounding_grs_mul"],["port","wire"]],["halfway",[[44,4],[44,45]],[[44,9],[44,16]],["rounding_grs_mul"],["variable","wire"]],["lsb",[[45,4],[45,21]],[[45,9],[45,12]],["rounding_grs_mul"],["variable","wire"]],["increment",[[47,4],[47,54]],[[47,9],[47,18]],["rounding_grs_mul"],["variable","wire"]],["new_man",[[49,4],[49,37]],[[49,16],[49,23]],["rounding_grs_mul"],["variable","wire"]]]]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/old_design/mul_prepare_exponet.sv",[[[[[["fp_mul_exp",[[3,0],[7,2]],[[3,7],[3,17]],[],["module"]],[31,0]],[[["mul1",[[4,4],[4,35]],[[4,31],[4,35]],["fp_mul_exp"],["port","logic"]],["mul2",[[5,4],[5,35]],[[5,31],[5,35]],["fp_mul_exp"],["port","logic"]],["result_exp",[[6,4],[6,43]],[[6,33],[6,43]],["fp_mul_exp"],["port","logic"]],["exp_mul1",[[9,4],[9,35]],[[9,27],[9,35]],["fp_mul_exp"],["variable","logic"]],["exp_mul2",[[9,4],[9,45]],[[9,37],[9,45]],["fp_mul_exp"],["variable","exp_mul1"]],["mul1_sign",[[14,4],[14,34]],[[14,25],[14,34]],["fp_mul_exp"],["variable","logic"]],["mul2_sign",[[15,4],[15,34]],[[15,25],[15,34]],["fp_mul_exp"],["variable","logic"]],["cout",[[19,4],[19,14]],[[19,10],[19,14]],["fp_mul_exp"],["variable","logic"]],["cout2",[[19,4],[19,20]],[[19,15],[19,20]],["fp_mul_exp"],["variable","cout"]],["result_tmp",[[20,4],[20,35]],[[20,25],[20,35]],["fp_mul_exp"],["variable","logic"]],["result_tmp2",[[20,4],[20,47]],[[20,36],[20,47]],["fp_mul_exp"],["variable","result_tmp"]],["bias",[[21,4],[21,29]],[[21,25],[21,29]],["fp_mul_exp"],["variable","logic"]],["zero_detect",[[22,4],[22,36]],[[22,25],[22,36]],["fp_mul_exp"],["variable","logic"]],["adder",[[27,4],[27,62]],[[27,20],[27,25]],["fp_mul_exp"],["instance","adder_width_mul"]],["adder2",[[28,4],[28,61]],[[28,20],[28,26]],["fp_mul_exp"],["instance","adder_width_mul"]]]]],[[["adder_width_mul",[[32,0],[32,38]],[[32,7],[32,22]],[],["module"]],[40,8]],[[["a",[[32,24],[32,25]],[[32,24],[32,25]],["adder_width_mul"],["port"]],["b",[[33,27],[33,29]],[[33,28],[33,29]],["adder_width_mul"],["port","a"]],["sum",[[32,28],[32,31]],[[32,28],[32,31]],["adder_width_mul"],["port","b"]],["cout",[[32,32],[32,36]],[[32,32],[32,36]],["adder_width_mul"],["port","sum"]],["a",[[33,6],[33,27]],[[33,26],[33,27]],["adder_width_mul"],["port","logic"]],["sum",[[34,7],[34,30]],[[34,27],[34,30]],["adder_width_mul"],["port","logic"]],["cout",[[36,7],[36,17]],[[36,13],[36,17]],["adder_width_mul"],["port","logic"]]]]]],null,null,null,[["FP_WIDTH",[[0,0],[1,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]],["EXP_WIDTH",[[1,0],[2,0]],[[1,8],[1,17]],["source.systemverilog"],["macro"]],["MANT_WIDTH",[[2,0],[3,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/old_design/normalization_mul.sv",[[[[[["fp_mul_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,0],[7,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,7],[3,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[31,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,4],[4,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,31],[4,35]]],["fp_mul_exp"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,4],[5,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,31],[5,35]]],["fp_mul_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,4],[6,43]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,33],[6,43]]],["fp_mul_exp"],["port","logic"]],["exp_mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,27],[9,35]]],["fp_mul_exp"],["variable","logic"]],["exp_mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,37],[9,45]]],["fp_mul_exp"],["variable","exp_mul1"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,4],[14,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,25],[14,34]]],["fp_mul_exp"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,4],[15,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,25],[15,34]]],["fp_mul_exp"],["variable","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,14]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,10],[19,14]]],["fp_mul_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,15],[19,20]]],["fp_mul_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,25],[20,35]]],["fp_mul_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,47]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,36],[20,47]]],["fp_mul_exp"],["variable","result_tmp"]],["bias",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,4],[21,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,25],[21,29]]],["fp_mul_exp"],["variable","logic"]],["zero_detect",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,4],[22,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,25],[22,36]]],["fp_mul_exp"],["variable","logic"]],["adder",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,4],[27,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,20],[27,25]]],["fp_mul_exp"],["instance","adder_width_mul"]],["adder2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,4],[28,61]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,20],[28,26]]],["fp_mul_exp"],["instance","adder_width_mul"]]]]],[[["adder_width_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,0],[32,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,7],[32,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[1,0]]],[[["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["adder_width_mul"],["port"]],["b",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,27],[33,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,28],[33,29]]],["adder_width_mul"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["adder_width_mul"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["adder_width_mul"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,6],[33,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,26],[33,27]]],["adder_width_mul"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,7],[34,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,27],[34,30]]],["adder_width_mul"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,7],[36,17]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,13],[36,17]]],["adder_width_mul"],["port","logic"]]]]],[[["normalizer_mul",[[2,0],[2,136]],[[2,7],[2,21]],[],["module"]],[18,0]],[[["mul1",[[2,23],[2,27]],[[2,23],[2,27]],["normalizer_mul"],["port"]],["mul2",[[3,24],[3,29]],[[3,25],[3,29]],["normalizer_mul"],["port","mul1"]],["mul1_mantissa_normalized",[[2,33],[2,57]],[[2,33],[2,57]],["normalizer_mul"],["port","mul2"]],["mul2_mantissa_normalized",[[2,59],[2,83]],[[2,59],[2,83]],["normalizer_mul"],["port","mul1_mantissa_normalized"]],["current_exponent",[[2,84],[2,100]],[[2,84],[2,100]],["normalizer_mul"],["port","mul2_mantissa_normalized"]],["result_sign",[[2,101],[2,112]],[[2,101],[2,112]],["normalizer_mul"],["port","current_exponent"]],["mul1_shift",[[2,113],[2,123]],[[2,113],[2,123]],["normalizer_mul"],["port","result_sign"]],["mul2_shift",[[2,124],[2,134]],[[2,124],[2,134]],["normalizer_mul"],["port","mul1_shift"]],["mul1",[[3,6],[3,24]],[[3,20],[3,24]],["normalizer_mul"],["port","logic"]],["mul1_mantissa_normalized",[[5,7],[5,44]],[[5,20],[5,44]],["normalizer_mul"],["port","logic"]],["mul2_mantissa_normalized",[[6,7],[6,44]],[[6,20],[6,44]],["normalizer_mul"],["port","logic"]],["current_exponent",[[8,7],[8,34]],[[8,18],[8,34]],["normalizer_mul"],["port","logic"]],["result_sign",[[9,7],[9,24]],[[9,13],[9,24]],["normalizer_mul"],["port","logic"]],["mul1_shift",[[10,7],[10,29]],[[10,19],[10,29]],["normalizer_mul"],["port","logic"]],["mul2_shift",[[11,7],[11,29]],[[11,19],[11,29]],["normalizer_mul"],["port","logic"]],["mfm",[[13,0],[13,124]],[[13,24],[13,27]],["normalizer_mul"],["instance","man_float_normalize_mul"]],["exp",[[14,0],[14,43]],[[14,11],[14,14]],["normalizer_mul"],["instance","fp_mul_exp"]]]]],[[["man_float_normalize_mul",[[19,0],[27,2]],[[19,7],[19,30]],[],["module"]],[58,0]],[[["mul1",[[20,4],[20,27]],[[20,23],[20,27]],["man_float_normalize_mul"],["port","logic"]],["mul2",[[21,4],[21,27]],[[21,23],[21,27]],["man_float_normalize_mul"],["port","logic"]],["mul1_mantissa_normalized",[[22,4],[22,48]],[[22,24],[22,48]],["man_float_normalize_mul"],["port","logic"]],["mul2_mantissa_normalized",[[23,4],[23,48]],[[23,24],[23,48]],["man_float_normalize_mul"],["port","logic"]],["mul1_shift",[[24,4],[24,33]],[[24,23],[24,33]],["man_float_normalize_mul"],["port","logic"]],["mul2_shift",[[25,4],[25,33]],[[25,23],[25,33]],["man_float_normalize_mul"],["port","logic"]],["result_sign",[[26,4],[26,28]],[[26,17],[26,28]],["man_float_normalize_mul"],["port","logic"]],["mul1_exponent",[[28,4],[28,29]],[[28,16],[28,29]],["man_float_normalize_mul"],["variable","logic"]],["mul2_exponent",[[29,4],[29,29]],[[29,16],[29,29]],["man_float_normalize_mul"],["variable","logic"]],["mul1_sign",[[32,4],[32,19]],[[32,10],[32,19]],["man_float_normalize_mul"],["variable","logic"]],["mul2_sign",[[32,4],[32,30]],[[32,21],[32,30]],["man_float_normalize_mul"],["variable","mul1_sign"]],["mul1_mantissa",[[33,4],[33,30]],[[33,17],[33,30]],["man_float_normalize_mul"],["variable","logic"]],["mul2_mantissa",[[34,4],[34,30]],[[34,17],[34,30]],["man_float_normalize_mul"],["variable","logic"]],["mul1_tmp",[[44,4],[44,25]],[[44,17],[44,25]],["man_float_normalize_mul"],["variable","logic"]],["mul2_tmp",[[44,4],[44,35]],[[44,27],[44,35]],["man_float_normalize_mul"],["variable","mul1_tmp"]],["mng",[[51,4],[51,71]],[[51,21],[51,24]],["man_float_normalize_mul"],["instance","m_n_gen_norm_mul"]],["mng2",[[52,4],[52,72]],[[52,21],[52,25]],["man_float_normalize_mul"],["instance","m_n_gen_norm_mul"]]]]],[[["m_n_gen_norm_mul",[[59,0],[63,2]],[[59,7],[59,23]],[],["module"]],[92,0]],[[["data",[[60,4],[60,27]],[[60,23],[60,27]],["m_n_gen_norm_mul"],["port","logic"]],["outdata",[[61,4],[61,31]],[[61,24],[61,31]],["m_n_gen_norm_mul"],["port","logic"]],["shift",[[62,4],[62,28]],[[62,23],[62,28]],["m_n_gen_norm_mul"],["port","logic"]]]]]],["/home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv"]],null,0]],["/home/shi/verilog/FP_32/FPU_32/quo_sel_tab.sv",[[[[[["qds",[[0,0],[0,36]],[[0,7],[0,10]],[],["module"]],[91,8]],[[["r_idx",[[0,12],[0,17]],[[0,12],[0,17]],["qds"],["port"]],["d_idx",[[0,19],[0,24]],[[0,19],[0,24]],["qds"],["port","r_idx"]],["quotient",[[0,26],[0,34]],[[0,26],[0,34]],["qds"],["port","d_idx"]],["r_idx",[[2,6],[2,23]],[[2,18],[2,23]],["qds"],["port","logic"]],["d_idx",[[3,7],[3,24]],[[3,19],[3,24]],["qds"],["port","logic"]],["quotient",[[4,7],[4,26]],[[4,18],[4,26]],["qds"],["port","logic"]],["q",[[6,0],[6,13]],[[6,12],[6,13]],["qds"],["variable","logic"]],["neg",[[7,0],[7,10]],[[7,7],[7,10]],["qds"],["variable","logic"]],["ops_sign",[[8,0],[8,21]],[[8,13],[8,21]],["qds"],["variable","wire"]],["r_ori",[[9,0],[9,18]],[[9,13],[9,18]],["qds"],["variable","wire"]],["d_ori",[[10,0],[10,18]],[[10,13],[10,18]],["qds"],["variable","wire"]],["r_ge_0010",[[11,0],[11,14]],[[11,5],[11,14]],["qds"],["variable","wire"]],["r_ge_0011",[[11,0],[11,25]],[[11,16],[11,25]],["qds"],["variable","r_ge_0010"]],["r_ge_0110",[[11,0],[11,36]],[[11,27],[11,36]],["qds"],["variable","r_ge_0011"]],["r_ge_0111",[[11,0],[11,47]],[[11,38],[11,47]],["qds"],["variable","r_ge_0110"]],["r_ge_1000",[[11,0],[11,58]],[[11,49],[11,58]],["qds"],["variable","r_ge_0111"]],["r_ge_0100",[[11,0],[12,14]],[[12,5],[12,14]],["qds"],["variable","r_ge_1000"]],["r_ge_0101",[[11,0],[12,25]],[[12,16],[12,25]],["qds"],["variable","r_ge_0100"]],["r_ge_1001",[[11,0],[13,14]],[[13,5],[13,14]],["qds"],["variable","r_ge_0101"]],["r_ge_1010",[[11,0],[13,25]],[[13,16],[13,25]],["qds"],["variable","r_ge_1001"]],["r_ge_1011",[[11,0],[13,36]],[[13,27],[13,36]],["qds"],["variable","r_ge_1010"]],["r_ge_1100",[[11,0],[13,47]],[[13,38],[13,47]],["qds"],["variable","r_ge_1011"]],["r_ge_1101",[[11,0],[13,57]],[[13,48],[13,57]],["qds"],["variable","r_ge_1100"]],["q0",[[14,0],[14,9]],[[14,7],[14,9]],["qds"],["variable","logic"]],["q2",[[14,0],[14,13]],[[14,11],[14,13]],["qds"],["variable","q0"]],["quotient_temp",[[86,0],[86,25]],[[86,12],[86,25]],["qds"],["variable","logic"]]]]]]],null,0]],["/home/shi/verilog/FP_32/FPU_32/SRT_divider_FP32.sv",[[[[[["qds",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,0],[0,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,7],[0,10]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[1,99]]],[[["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["qds"],["port"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["qds"],["port","r_idx"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["qds"],["port","d_idx"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,18],[2,23]]],["qds"],["port","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,7],[3,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,19],[3,24]]],["qds"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,7],[4,26]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,18],[4,26]]],["qds"],["port","logic"]],["q",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,0],[6,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,12],[6,13]]],["qds"],["variable","logic"]],["neg",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,0],[7,10]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,7],[7,10]]],["qds"],["variable","logic"]],["ops_sign",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,0],[8,21]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,13],[8,21]]],["qds"],["variable","wire"]],["r_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,0],[9,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,13],[9,18]]],["qds"],["variable","wire"]],["d_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,0],[10,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,13],[10,18]]],["qds"],["variable","wire"]],["r_ge_0010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,5],[11,14]]],["qds"],["variable","wire"]],["r_ge_0011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,16],[11,25]]],["qds"],["variable","r_ge_0010"]],["r_ge_0110",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,27],[11,36]]],["qds"],["variable","r_ge_0011"]],["r_ge_0111",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,38],[11,47]]],["qds"],["variable","r_ge_0110"]],["r_ge_1000",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,58]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,49],[11,58]]],["qds"],["variable","r_ge_0111"]],["r_ge_1001",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,5],[12,14]]],["qds"],["variable","r_ge_1000"]],["r_ge_1010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,16],[12,25]]],["qds"],["variable","r_ge_1001"]],["r_ge_1011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,27],[12,36]]],["qds"],["variable","r_ge_1010"]],["r_ge_1100",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,38],[12,47]]],["qds"],["variable","r_ge_1011"]],["r_ge_1101",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,57]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,48],[12,57]]],["qds"],["variable","r_ge_1100"]],["q0",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,9]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,7],[13,9]]],["qds"],["variable","logic"]],["q2",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,11],[13,13]]],["qds"],["variable","q0"]],["quotient_temp",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,0],[85,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,12],[85,25]]],["qds"],["variable","logic"]]]]],[[["fp_div_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,0],[9,2]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[35,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,4],[6,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,31],[6,39]]],["fp_div_exp"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,4],[7,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,31],[7,38]]],["fp_div_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,4],[8,43]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,33],[8,43]]],["fp_div_exp"],["port","logic"]],["exp_dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,27],[11,39]]],["fp_div_exp"],["variable","logic"]],["exp_divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,41],[11,52]]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,4],[16,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,25],[16,38]]],["fp_div_exp"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,37]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,25],[17,37]]],["fp_div_exp"],["variable","logic"]],["divisor_comple",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,38],[17,52]]],["fp_div_exp"],["variable","divisor_sign"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,14]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,10],[22,14]]],["fp_div_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,20]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,15],[22,20]]],["fp_div_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,35]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,25],[23,35]]],["fp_div_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,47]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,36],[23,47]]],["fp_div_exp"],["variable","result_tmp"]],["adder",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,4],[24,67]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,16],[24,21]]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,4],[25,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,24],[25,34]]],["fp_div_exp"],["variable","logic"]],["bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,25],[27,29]]],["fp_div_exp"],["variable","logic"]],["adder2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,4],[30,57]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,16],[30,22]]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,0],[36,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,7],[36,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[1,14]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["adder_width"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,27],[37,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,28],[37,29]]],["adder_width"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["adder_width"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["adder_width"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,6],[37,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,26],[37,27]]],["adder_width"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,7],[38,30]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,27],[38,30]]],["adder_width"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,7],[40,17]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,13],[40,17]]],["adder_width"],["port","logic"]]]]],[[["div_normalizer",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,0],[2,157]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[18,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["div_normalizer"],["port"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,28],[3,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,29],[3,36]]],["div_normalizer"],["port","dividend"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["div_normalizer"],["port","divisor"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["div_normalizer"],["port","dividend_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["div_normalizer"],["port","divisor_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["div_normalizer"],["port","current_exponent"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["div_normalizer"],["port","result_sign"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["div_normalizer"],["port","dividend_shift"]],["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,6],[3,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,20],[3,28]]],["div_normalizer"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,7],[5,48]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,20],[5,48]]],["div_normalizer"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,7],[6,47]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,20],[6,47]]],["div_normalizer"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,18],[8,34]]],["div_normalizer"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,13],[9,24]]],["div_normalizer"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,7],[10,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,19],[10,33]]],["div_normalizer"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,7],[11,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,19],[11,32]]],["div_normalizer"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,0],[13,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,20],[13,23]]],["div_normalizer"],["instance","man_float_normalize"]],["exp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,0],[14,50]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,11],[14,14]]],["div_normalizer"],["instance","fp_div_exp"]]]]],[[["man_float_normalize",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,0],[27,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,7],[19,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[58,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,4],[20,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,23],[20,31]]],["man_float_normalize"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,4],[21,30]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,23],[21,30]]],["man_float_normalize"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,4],[22,52]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,24],[22,52]]],["man_float_normalize"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,4],[23,51]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,24],[23,51]]],["man_float_normalize"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,4],[24,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,23],[24,37]]],["man_float_normalize"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,4],[25,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,23],[25,36]]],["man_float_normalize"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,4],[26,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,17],[26,28]]],["man_float_normalize"],["port","logic"]],["dividend_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,4],[28,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,16],[28,33]]],["man_float_normalize"],["variable","logic"]],["divisor_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,4],[29,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,16],[29,32]]],["man_float_normalize"],["variable","logic"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,23]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,10],[32,23]]],["man_float_normalize"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,25],[32,37]]],["man_float_normalize"],["variable","dividend_sign"]],["dividend_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,4],[33,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,17],[33,34]]],["man_float_normalize"],["variable","logic"]],["divisor_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,4],[34,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,17],[34,33]]],["man_float_normalize"],["variable","logic"]],["dividend_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,29]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,17],[44,29]]],["man_float_normalize"],["variable","logic"]],["divisor_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,42]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,31],[44,42]]],["man_float_normalize"],["variable","dividend_tmp"]],["mng",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,4],[51,78]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,16],[51,19]]],["man_float_normalize"],["instance","m_n_gen_div"]],["mng2",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,4],[52,76]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,16],[52,20]]],["man_float_normalize"],["instance","m_n_gen_div"]]]]],[[["m_n_gen_div",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,0],[63,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,7],[59,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[5,13]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,4],[60,27]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,23],[60,27]]],["m_n_gen_div"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,4],[61,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,24],[61,31]]],["m_n_gen_div"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,4],[62,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,23],[62,28]]],["m_n_gen_div"],["port","logic"]]]]],[[["div_post_processing",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,0],[8,6]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,7],[0,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[29,0]]],[[["result",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,4],[1,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,23],[1,29]]],["div_post_processing"],["port","logic"]],["shift_nums",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,4],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,21],[2,31]]],["div_post_processing"],["port","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,4],[3,23]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,16],[3,23]]],["div_post_processing"],["port","logic"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,4],[4,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,16],[4,27]]],["div_post_processing"],["port","logic"]],["resultsign",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,4],[5,26]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,16],[5,26]]],["div_post_processing"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,4],[6,38]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,22],[6,38]]],["div_post_processing"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,4],[7,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,23],[7,31]]],["div_post_processing"],["port","logic"]],["result_temp",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,4],[10,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,17],[10,28]]],["div_post_processing"],["variable","logic"]],["exponent_addend",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,4],[13,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,16],[13,31]]],["div_post_processing"],["variable","logic"]],["result_shifted",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,4],[14,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,17],[14,31]]],["div_post_processing"],["variable","logic"]],["mngen",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,4],[16,64]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,14],[16,19]]],["div_post_processing"],["instance","m_n_gen_2"]],["exponent_final",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,4],[17,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,15],[17,29]]],["div_post_processing"],["variable","logic"]],["addend_copmplement",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,4],[19,34]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,16],[19,34]]],["div_post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[30,0],[34,2]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[30,7],[30,16]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[6,33]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[31,4],[31,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[31,23],[31,27]]],["m_n_gen_2"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[32,4],[32,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[32,24],[32,31]]],["m_n_gen_2"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[33,4],[33,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[33,23],[33,28]]],["m_n_gen_2"],["port","logic"]]]]],[[["SRT_divider_FP32",[[10,0],[10,65]],[[10,7],[10,23]],[],["module"]],[119,0]],[[["dividend",[[10,25],[10,33]],[[10,25],[10,33]],["SRT_divider_FP32"],["port"]],["divisor",[[12,28],[12,36]],[[12,29],[12,36]],["SRT_divider_FP32"],["port","dividend"]],["clk",[[10,42],[10,45]],[[10,42],[10,45]],["SRT_divider_FP32"],["port","divisor"]],["rst",[[13,15],[13,19]],[[13,16],[13,19]],["SRT_divider_FP32"],["port","clk"]],["quotient",[[10,50],[10,58]],[[10,50],[10,58]],["SRT_divider_FP32"],["port","rst"]],["flag",[[10,59],[10,63]],[[10,59],[10,63]],["SRT_divider_FP32"],["port","quotient"]],["dividend",[[12,6],[12,28]],[[12,20],[12,28]],["SRT_divider_FP32"],["port","logic"]],["clk",[[13,6],[13,15]],[[13,12],[13,15]],["SRT_divider_FP32"],["port","logic"]],["quotient",[[16,7],[16,28]],[[16,20],[16,28]],["SRT_divider_FP32"],["port","logic"]],["flag",[[18,7],[18,23]],[[18,19],[18,23]],["SRT_divider_FP32"],["port","logic"]],["dividend_mantissa_normalized",[[19,0],[19,41]],[[19,13],[19,41]],["SRT_divider_FP32"],["variable","logic"]],["divisor_mantissa_normalized",[[20,0],[20,40]],[[20,13],[20,40]],["SRT_divider_FP32"],["variable","logic"]],["current_exponent",[[22,0],[22,27]],[[22,11],[22,27]],["SRT_divider_FP32"],["variable","logic"]],["result_sign",[[23,0],[23,17]],[[23,6],[23,17]],["SRT_divider_FP32"],["variable","logic"]],["dividend_shift",[[24,0],[24,26]],[[24,12],[24,26]],["SRT_divider_FP32"],["variable","logic"]],["divisor_shift",[[25,0],[25,25]],[[25,12],[25,25]],["SRT_divider_FP32"],["variable","logic"]],["final_shift",[[28,0],[28,23]],[[28,12],[28,23]],["SRT_divider_FP32"],["variable","logic"]],["compl_divisor_shift",[[28,0],[28,43]],[[28,24],[28,43]],["SRT_divider_FP32"],["variable","final_shift"]],["compl_dividend_shift",[[28,0],[28,64]],[[28,44],[28,64]],["SRT_divider_FP32"],["variable","compl_divisor_shift"]],["right_shift",[[32,0],[32,61]],[[32,6],[32,17]],["SRT_divider_FP32"],["variable","logic"]],["norm",[[34,0],[34,155]],[[34,16],[34,20]],["SRT_divider_FP32"],["instance","div_normalizer"]],["current_dividend",[[36,0],[36,28]],[[36,12],[36,28]],["SRT_divider_FP32"],["variable","logic"]],["current_divisor",[[37,0],[37,27]],[[37,12],[37,27]],["SRT_divider_FP32"],["variable","logic"]],["current_remainder",[[38,0],[38,29]],[[38,12],[38,29]],["SRT_divider_FP32"],["variable","logic"]],["current_q_d",[[39,0],[39,24]],[[39,13],[39,24]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder",[[40,0],[40,26]],[[40,12],[40,26]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder_p",[[40,0],[40,44]],[[40,28],[40,44]],["SRT_divider_FP32"],["variable","next_remainder"]],["next_remainder_n",[[40,0],[40,62]],[[40,46],[40,62]],["SRT_divider_FP32"],["variable","next_remainder_p"]],["next_remainder_before_shift",[[40,0],[40,90]],[[40,63],[40,90]],["SRT_divider_FP32"],["variable","next_remainder_n"]],["r_idx",[[44,0],[44,17]],[[44,12],[44,17]],["SRT_divider_FP32"],["variable","logic"]],["d_idx",[[45,0],[45,17]],[[45,12],[45,17]],["SRT_divider_FP32"],["variable","logic"]],["mid_quotient",[[46,0],[46,23]],[[46,11],[46,23]],["SRT_divider_FP32"],["variable","logic"]],["Q_pos",[[49,0],[49,18]],[[49,13],[49,18]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg",[[49,0],[49,24]],[[49,19],[49,24]],["SRT_divider_FP32"],["variable","Q_pos"]],["Q_pos_next",[[50,0],[50,23]],[[50,13],[50,23]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg_next",[[50,0],[50,35]],[[50,25],[50,35]],["SRT_divider_FP32"],["variable","Q_pos_next"]],["flag_1",[[52,0],[52,17]],[[52,11],[52,17]],["SRT_divider_FP32"],["variable","logic"]],["q_selelct_table",[[74,0],[74,49]],[[74,5],[74,20]],["SRT_divider_FP32"],["instance","qds"]],["qd_gen1",[[75,0],[75,57]],[[75,7],[75,14]],["SRT_divider_FP32"],["instance","qd_gen"]],["input_remainder",[[76,0],[76,27]],[[76,12],[76,27]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder_gen1",[[78,0],[78,96]],[[78,19],[78,38]],["SRT_divider_FP32"],["instance","next_remainder_gen"]],["q_rounding",[[82,0],[82,22]],[[82,12],[82,22]],["SRT_divider_FP32"],["variable","logic"]],["guard",[[90,0],[90,11]],[[90,6],[90,11]],["SRT_divider_FP32"],["variable","logic"]],["round",[[91,0],[91,11]],[[91,6],[91,11]],["SRT_divider_FP32"],["variable","logic"]],["sticky",[[92,0],[92,12]],[[92,6],[92,12]],["SRT_divider_FP32"],["variable","logic"]],["exp_add",[[93,0],[93,13]],[[93,6],[93,13]],["SRT_divider_FP32"],["variable","logic"]],["rounding_grs_1",[[98,0],[98,79]],[[98,13],[98,27]],["SRT_divider_FP32"],["instance","rounding_grs"]],["result_before_ieee",[[101,0],[101,30]],[[101,12],[101,30]],["SRT_divider_FP32"],["variable","logic"]],["dut",[[105,0],[113,5]],[[105,20],[105,23]],["SRT_divider_FP32"],["instance","div_post_processing"]]]]],[[["adder_26",[[120,0],[120,34]],[[120,7],[120,15]],[],["module"]],[129,0]],[[["a",[[120,16],[120,17]],[[120,16],[120,17]],["adder_26"],["port"]],["b",[[121,20],[121,22]],[[121,21],[121,22]],["adder_26"],["port","a"]],["cin",[[120,20],[120,23]],[[120,20],[120,23]],["adder_26"],["port","b"]],["sum",[[120,24],[120,27]],[[120,24],[120,27]],["adder_26"],["port","cin"]],["cout",[[120,28],[120,32]],[[120,28],[120,32]],["adder_26"],["port","sum"]],["a",[[121,6],[121,20]],[[121,19],[121,20]],["adder_26"],["port","logic"]],["cin",[[122,6],[122,15]],[[122,12],[122,15]],["adder_26"],["port","logic"]],["sum",[[123,7],[123,23]],[[123,20],[123,23]],["adder_26"],["port","logic"]],["cout",[[124,7],[124,17]],[[124,13],[124,17]],["adder_26"],["port","logic"]]]]],[[["next_remainder_gen",[[130,0],[130,86]],[[130,7],[130,25]],[],["module"]],[143,0]],[[["current_remainder",[[130,27],[130,44]],[[130,27],[130,44]],["next_remainder_gen"],["port"]],["current_q_d",[[131,36],[131,48]],[[131,37],[131,48]],["next_remainder_gen"],["port","current_remainder"]],["next_remainder",[[130,57],[130,71]],[[130,57],[130,71]],["next_remainder_gen"],["port","current_q_d"]],["mid_quotient",[[130,72],[130,84]],[[130,72],[130,84]],["next_remainder_gen"],["port","next_remainder"]],["current_remainder",[[131,6],[131,36]],[[131,19],[131,36]],["next_remainder_gen"],["port","logic"]],["next_remainder",[[132,7],[132,34]],[[132,20],[132,34]],["next_remainder_gen"],["port","logic"]],["mid_quotient",[[133,6],[133,30]],[[133,18],[133,30]],["next_remainder_gen"],["port","logic"]],["next_remainder_p",[[134,0],[134,29]],[[134,13],[134,29]],["next_remainder_gen"],["variable","logic"]],["next_remainder_n",[[134,0],[134,46]],[[134,30],[134,46]],["next_remainder_gen"],["variable","next_remainder_p"]],["cout",[[135,0],[135,10]],[[135,6],[135,10]],["next_remainder_gen"],["variable","logic"]],["cout2",[[135,0],[135,16]],[[135,11],[135,16]],["next_remainder_gen"],["variable","cout"]],["next_remainder_before_shift",[[136,0],[136,40]],[[136,13],[136,40]],["next_remainder_gen"],["variable","logic"]]]]],[[["qd_gen",[[144,0],[144,57]],[[144,7],[144,13]],[],["module"]],[154,0]],[[["current_q_d",[[144,15],[144,26]],[[144,15],[144,26]],["qd_gen"],["port"]],["mid_quotient",[[144,27],[144,39]],[[144,27],[144,39]],["qd_gen"],["port","current_q_d"]],["current_divisor",[[144,40],[144,55]],[[144,40],[144,55]],["qd_gen"],["port","mid_quotient"]],["current_divisor",[[145,6],[145,34]],[[145,19],[145,34]],["qd_gen"],["port","logic"]],["mid_quotient",[[146,6],[146,30]],[[146,18],[146,30]],["qd_gen"],["port","logic"]],["current_q_d",[[147,7],[147,31]],[[147,20],[147,31]],["qd_gen"],["port","logic"]]]]],[[["rounding_grs",[[155,0],[162,2]],[[155,7],[155,19]],[],["module"]],[185,8]],[[["man",[[156,3],[156,24]],[[156,21],[156,24]],["rounding_grs"],["port","wire"]],["guard",[[157,4],[157,20]],[[157,15],[157,20]],["rounding_grs"],["port","wire"]],["round",[[158,4],[158,20]],[[158,15],[158,20]],["rounding_grs"],["port","wire"]],["sticky",[[159,4],[159,21]],[[159,15],[159,21]],["rounding_grs"],["port","wire"]],["rounded_man",[[160,4],[160,33]],[[160,22],[160,33]],["rounding_grs"],["port","reg"]],["exp_add",[[161,4],[161,22]],[[161,15],[161,22]],["rounding_grs"],["port","reg"]],["tie",[[164,4],[164,12]],[[164,9],[164,12]],["rounding_grs"],["variable","wire"]]]]]],["/home/shi/verilog/FP_32/DIV/quo_sel_tab.sv","/home/shi/verilog/FP_32/DIV/div_normalization.sv","/home/shi/verilog/FP_32/DIV/div_post_processing.sv"]],null,0]],["/home/shi/verilog/FP_32/FPU_32/tb_FP.sv",[[[[[["add_preprocessing",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,0],[5,66]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,7],[5,24]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[23,0]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,25],[5,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,25],[5,26]]],["add_preprocessing"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,27],[5,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,27],[5,28]]],["add_preprocessing"],["port","a"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,29],[5,32]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,29],[5,32]]],["add_preprocessing"],["port","b"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,33],[5,36]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,33],[5,36]]],["add_preprocessing"],["port","add"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,37],[5,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,37],[5,48]]],["add_preprocessing"],["port","sub"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,49],[5,53]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,49],[5,53]]],["add_preprocessing"],["port","result_sign"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,54],[5,64]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,54],[5,64]]],["add_preprocessing"],["port","mode"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[6,6],[6,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[6,18],[6,19]]],["add_preprocessing"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[7,6],[7,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[7,18],[7,19]]],["add_preprocessing"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[8,6],[8,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[8,12],[8,15]]],["add_preprocessing"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[9,6],[9,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[9,12],[9,15]]],["add_preprocessing"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[10,13],[10,24]]],["add_preprocessing"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[11,7],[11,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[11,18],[11,22]]],["add_preprocessing"],["port","logic"]],["mode_judge",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[12,0],[12,39]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[12,11],[12,21]]],["add_preprocessing"],["instance","mode_judge"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[13,7],[13,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[13,7],[13,17]]],["add_preprocessing"],["port"]]]]],[[["mode_judge",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,0],[24,36]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,7],[24,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[1,12]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,18],[24,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,18],[24,19]]],["mode_judge"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,20],[24,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,20],[24,21]]],["mode_judge"],["port","a"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,22],[24,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,22],[24,25]]],["mode_judge"],["port","b"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,26],[24,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,26],[24,29]]],["mode_judge"],["port","add"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,30],[24,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,30],[24,34]]],["mode_judge"],["port","sub"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[25,10],[25,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[25,22],[25,23]]],["mode_judge"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[26,10],[26,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[26,22],[26,23]]],["mode_judge"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[27,10],[27,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[27,16],[27,19]]],["mode_judge"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[28,10],[28,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[28,16],[28,19]]],["mode_judge"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[29,11],[29,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[29,22],[29,26]]],["mode_judge"],["port","logic"]]]]],[[["add_normalization",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,0],[1,101]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,7],[1,24]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[1,0]]],[[["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,25],[1,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,25],[1,29]]],["add_normalization"],["port"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,30],[1,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,30],[1,34]]],["add_normalization"],["port","add1"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,35],[1,38]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,35],[1,38]]],["add_normalization"],["port","add2"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,39],[1,42]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,39],[1,42]]],["add_normalization"],["port","add"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,43],[1,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,43],[1,48]]],["add_normalization"],["port","sub"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,49],[1,54]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,49],[1,54]]],["add_normalization"],["port","man_a"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,55],[1,65]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,55],[1,65]]],["add_normalization"],["port","man_b"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,66],[1,76]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,66],[1,76]]],["add_normalization"],["port","exponent_a"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,77],[1,88]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,77],[1,88]]],["add_normalization"],["port","exponent_b"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,89],[1,99]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,89],[1,99]]],["add_normalization"],["port","result_sign"]],["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[2,19],[2,23]]],["add_normalization"],["port","logic"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[3,6],[3,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[3,19],[3,23]]],["add_normalization"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[4,6],[4,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[4,12],[4,15]]],["add_normalization"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[5,6],[5,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[5,12],[5,15]]],["add_normalization"],["port","logic"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[6,7],[6,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[6,20],[6,25]]],["add_normalization"],["port","logic"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[7,7],[7,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[7,20],[7,25]]],["add_normalization"],["port","logic"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[8,7],[8,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[8,19],[8,29]]],["add_normalization"],["port","logic"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[9,7],[9,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[9,19],[9,29]]],["add_normalization"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[10,13],[10,24]]],["add_normalization"],["port","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[11,7],[11,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[11,13],[11,23]]],["add_normalization"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[13,0],[13,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[13,11],[13,15]]],["add_normalization"],["variable","logic"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[14,0],[14,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[14,6],[14,16]]],["add_normalization"],["variable","logic"]],["pre_processing",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[15,0],[15,80]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[15,18],[15,32]]],["add_normalization"],["instance","add_preprocessing"]],["man_a_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,0],[19,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,13],[19,22]]],["add_normalization"],["variable","logic"]],["man_b_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,0],[19,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,24],[19,33]]],["add_normalization"],["variable","man_a_tmp"]]]]],[[["FP_32_add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,0],[2,54]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,7],[2,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[119,0]]],[[["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,24],[2,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,24],[2,28]]],["FP_32_add_or_sub"],["port"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,29],[2,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,29],[2,33]]],["FP_32_add_or_sub"],["port","add1"]],["command",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,34],[2,41]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,34],[2,41]]],["FP_32_add_or_sub"],["port","add2"]],["result",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,42],[2,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,42],[2,48]]],["FP_32_add_or_sub"],["port","command"]],["clk",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,49],[2,52]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,49],[2,52]]],["FP_32_add_or_sub"],["port","result"]],["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[3,6],[3,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[3,19],[3,23]]],["FP_32_add_or_sub"],["port","logic"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[4,6],[4,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[4,19],[4,23]]],["FP_32_add_or_sub"],["port","logic"]],["clk",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[5,6],[5,9]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[5,6],[5,9]]],["FP_32_add_or_sub"],["port"]],["command",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[6,6],[6,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[6,12],[6,19]]],["FP_32_add_or_sub"],["port","logic"]],["result",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[7,7],[7,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[7,20],[7,26]]],["FP_32_add_or_sub"],["port","logic"]],["current_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[9,0],[9,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[9,6],[9,17]]],["FP_32_add_or_sub"],["variable","logic"]],["current_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[10,0],[10,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[10,6],[10,17]]],["FP_32_add_or_sub"],["variable","logic"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[14,0],[14,18]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[14,13],[14,18]]],["FP_32_add_or_sub"],["variable","logic"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[15,0],[15,18]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[15,13],[15,18]]],["FP_32_add_or_sub"],["variable","logic"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[16,0],[16,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[16,12],[16,22]]],["FP_32_add_or_sub"],["variable","logic"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[17,0],[17,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[17,12],[17,22]]],["FP_32_add_or_sub"],["variable","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[18,0],[18,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[18,6],[18,17]]],["FP_32_add_or_sub"],["variable","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[19,0],[19,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[19,6],[19,16]]],["FP_32_add_or_sub"],["variable","logic"]],["norm",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[20,0],[20,115]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[20,18],[20,22]]],["FP_32_add_or_sub"],["instance","add_normalization"]],["e1_e2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[25,0],[25,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[25,11],[25,16]]],["FP_32_add_or_sub"],["variable","logic"]],["e1_e2_0",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[25,0],[25,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[25,17],[25,24]]],["FP_32_add_or_sub"],["variable","e1_e2"]],["shift_before_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[26,0],[26,27]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[26,11],[26,27]]],["FP_32_add_or_sub"],["variable","logic"]],["e1_e2_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[27,0],[27,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[27,11],[27,20]]],["FP_32_add_or_sub"],["variable","logic"]],["current_exponent_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[36,0],[36,31]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[36,11],[36,31]]],["FP_32_add_or_sub"],["variable","logic"]],["result_shift_or_not",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[40,0],[40,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[40,6],[40,25]]],["FP_32_add_or_sub"],["variable","logic"]],["add_one_in_exponent",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[44,0],[44,30]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[44,11],[44,30]]],["FP_32_add_or_sub"],["variable","logic"]],["add_or_not",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[47,0],[47,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[47,6],[47,16]]],["FP_32_add_or_sub"],["variable","logic"]],["extent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,0],[51,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,12],[51,20]]],["FP_32_add_or_sub"],["variable","logic"]],["extent_a_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,0],[51,35]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,21],[51,35]]],["FP_32_add_or_sub"],["variable","extent_a"]],["extent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,0],[51,44]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,36],[51,44]]],["FP_32_add_or_sub"],["variable","extent_a_shift"]],["final_f_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[58,0],[58,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[58,12],[58,23]]],["FP_32_add_or_sub"],["variable","logic"]],["final_f_shift_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,0],[59,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,12],[59,29]]],["FP_32_add_or_sub"],["variable","logic"]],["final_f_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,0],[59,43]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,30],[59,43]]],["FP_32_add_or_sub"],["variable","final_f_shift_tmp"]],["final_f_shift_tmp_2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,0],[59,63]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,44],[59,63]]],["FP_32_add_or_sub"],["variable","final_f_shift"]],["shift_nums1",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,0],[60,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,11],[60,22]]],["FP_32_add_or_sub"],["variable","logic"]],["shift_nums2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,0],[60,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,23],[60,34]]],["FP_32_add_or_sub"],["variable","shift_nums1"]],["shift_nums",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,0],[60,45]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,35],[60,45]]],["FP_32_add_or_sub"],["variable","shift_nums2"]],["final_f_rounded",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[61,0],[61,27]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[61,12],[61,27]]],["FP_32_add_or_sub"],["variable","logic"]],["final_f_add_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[62,0],[62,27]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[62,12],[62,27]]],["FP_32_add_or_sub"],["variable","logic"]],["cout",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[63,0],[63,10]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[63,6],[63,10]]],["FP_32_add_or_sub"],["variable","logic"]],["adder",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[64,0],[64,57]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[64,9],[64,14]]],["FP_32_add_or_sub"],["instance","adder_50"]],["m_n",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[66,0],[66,63]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[66,12],[66,15]]],["FP_32_add_or_sub"],["instance","m_n_gen_add"]],["first_zero",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[69,0],[69,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[69,6],[69,16]]],["FP_32_add_or_sub"],["variable","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[71,0],[71,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[71,11],[71,20]]],["FP_32_add_or_sub"],["variable","logic"]],["m_n_second_time",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[75,0],[75,97]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[75,20],[75,35]]],["FP_32_add_or_sub"],["instance","m_n_gen_second_time"]],["final_exponent",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[81,0],[81,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[81,11],[81,25]]],["FP_32_add_or_sub"],["variable","logic"]],["guard",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[83,0],[83,11]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[83,6],[83,11]]],["FP_32_add_or_sub"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[84,0],[84,11]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[84,6],[84,11]]],["FP_32_add_or_sub"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[85,0],[85,12]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[85,6],[85,12]]],["FP_32_add_or_sub"],["variable","logic"]],["sticky_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[86,0],[86,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[86,6],[86,16]]],["FP_32_add_or_sub"],["variable","logic"]],["sticky_not_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[87,0],[87,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[87,6],[87,20]]],["FP_32_add_or_sub"],["variable","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[88,0],[88,13]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[88,6],[88,13]]],["FP_32_add_or_sub"],["variable","logic"]],["rounding_man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[95,0],[95,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[95,12],[95,24]]],["FP_32_add_or_sub"],["variable","logic"]],["rounding_grs_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[98,0],[98,91]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[98,17],[98,33]]],["FP_32_add_or_sub"],["instance","rounding_grs_add"]],["final_man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[103,0],[103,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[103,12],[103,21]]],["FP_32_add_or_sub"],["variable","logic"]],["result_wire",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[105,0],[105,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[105,12],[105,23]]],["FP_32_add_or_sub"],["variable","logic"]]]]],[[["adder_50",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,0],[120,30]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,7],[120,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[130,0]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,16],[120,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,16],[120,17]]],["adder_50"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,18],[120,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,18],[120,19]]],["adder_50"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,20],[120,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,20],[120,23]]],["adder_50"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,24],[120,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,24],[120,28]]],["adder_50"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[121,6],[121,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[121,19],[121,20]]],["adder_50"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[122,6],[122,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[122,19],[122,20]]],["adder_50"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[123,7],[123,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[123,13],[123,17]]],["adder_50"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[124,7],[124,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[124,20],[124,23]]],["adder_50"],["port","logic"]]]]],[[["m_n_gen_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[131,0],[135,2]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[131,7],[131,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[170,0]]],[[["data",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[132,4],[132,27]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[132,23],[132,27]]],["m_n_gen_add"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[133,4],[133,31]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[133,24],[133,31]]],["m_n_gen_add"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[134,4],[134,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[134,23],[134,28]]],["m_n_gen_add"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[136,0],[136,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[136,11],[136,20]]],["m_n_gen_add"],["variable","logic"]]]]],[[["m_n_gen_second_time",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[171,0],[176,2]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[171,7],[171,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[208,0]]],[[["data",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[172,2],[172,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[172,21],[172,25]]],["m_n_gen_second_time"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[173,2],[173,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[173,22],[173,29]]],["m_n_gen_second_time"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[174,2],[174,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[174,21],[174,26]]],["m_n_gen_second_time"],["port","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[175,2],[175,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[175,20],[175,29]]],["m_n_gen_second_time"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[177,0],[177,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[177,11],[177,20]]],["m_n_gen_second_time"],["variable","logic"]],["shift_tmp2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[203,0],[203,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[203,6],[203,16]]],["m_n_gen_second_time"],["variable","logic"]]]]],[[["rounding_grs_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[220,0],[227,4]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[220,7],[220,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[0,30]]],[[["man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[221,4],[221,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[221,22],[221,25]]],["rounding_grs_add"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[222,4],[222,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[222,15],[222,20]]],["rounding_grs_add"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[223,4],[223,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[223,15],[223,20]]],["rounding_grs_add"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[224,4],[224,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[224,15],[224,21]]],["rounding_grs_add"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[225,4],[225,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[225,23],[225,34]]],["rounding_grs_add"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[226,4],[226,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[226,16],[226,23]]],["rounding_grs_add"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[228,4],[228,45]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[228,9],[228,16]]],["rounding_grs_add"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[229,4],[229,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[229,9],[229,12]]],["rounding_grs_add"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[231,4],[231,54]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[231,9],[231,18]]],["rounding_grs_add"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[233,4],[233,37]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[233,16],[233,23]]],["rounding_grs_add"],["variable","wire"]]]]],[[["qds",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,0],[0,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,7],[0,10]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[1,99]]],[[["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["qds"],["port"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["qds"],["port","r_idx"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["qds"],["port","d_idx"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,18],[2,23]]],["qds"],["port","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,7],[3,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,19],[3,24]]],["qds"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,7],[4,26]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,18],[4,26]]],["qds"],["port","logic"]],["q",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,0],[6,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,12],[6,13]]],["qds"],["variable","logic"]],["neg",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,0],[7,10]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,7],[7,10]]],["qds"],["variable","logic"]],["ops_sign",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,0],[8,21]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,13],[8,21]]],["qds"],["variable","wire"]],["r_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,0],[9,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,13],[9,18]]],["qds"],["variable","wire"]],["d_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,0],[10,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,13],[10,18]]],["qds"],["variable","wire"]],["r_ge_0010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,5],[11,14]]],["qds"],["variable","wire"]],["r_ge_0011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,16],[11,25]]],["qds"],["variable","r_ge_0010"]],["r_ge_0110",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,27],[11,36]]],["qds"],["variable","r_ge_0011"]],["r_ge_0111",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,38],[11,47]]],["qds"],["variable","r_ge_0110"]],["r_ge_1000",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,58]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,49],[11,58]]],["qds"],["variable","r_ge_0111"]],["r_ge_1001",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,5],[12,14]]],["qds"],["variable","r_ge_1000"]],["r_ge_1010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,16],[12,25]]],["qds"],["variable","r_ge_1001"]],["r_ge_1011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,27],[12,36]]],["qds"],["variable","r_ge_1010"]],["r_ge_1100",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,38],[12,47]]],["qds"],["variable","r_ge_1011"]],["r_ge_1101",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,57]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,48],[12,57]]],["qds"],["variable","r_ge_1100"]],["q0",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,9]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,7],[13,9]]],["qds"],["variable","logic"]],["q2",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,11],[13,13]]],["qds"],["variable","q0"]],["quotient_temp",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,0],[85,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,12],[85,25]]],["qds"],["variable","logic"]]]]],[[["fp_div_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,0],[9,2]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[35,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,4],[6,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,31],[6,39]]],["fp_div_exp"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,4],[7,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,31],[7,38]]],["fp_div_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,4],[8,43]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,33],[8,43]]],["fp_div_exp"],["port","logic"]],["exp_dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,27],[11,39]]],["fp_div_exp"],["variable","logic"]],["exp_divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,41],[11,52]]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,4],[16,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,25],[16,38]]],["fp_div_exp"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,37]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,25],[17,37]]],["fp_div_exp"],["variable","logic"]],["divisor_comple",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,38],[17,52]]],["fp_div_exp"],["variable","divisor_sign"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,14]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,10],[22,14]]],["fp_div_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,20]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,15],[22,20]]],["fp_div_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,35]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,25],[23,35]]],["fp_div_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,47]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,36],[23,47]]],["fp_div_exp"],["variable","result_tmp"]],["adder",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,4],[24,67]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,16],[24,21]]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,4],[25,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,24],[25,34]]],["fp_div_exp"],["variable","logic"]],["bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,25],[27,29]]],["fp_div_exp"],["variable","logic"]],["adder2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,4],[30,57]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,16],[30,22]]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,0],[36,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,7],[36,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[1,14]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["adder_width"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,27],[37,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,28],[37,29]]],["adder_width"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["adder_width"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["adder_width"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,6],[37,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,26],[37,27]]],["adder_width"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,7],[38,30]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,27],[38,30]]],["adder_width"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,7],[40,17]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,13],[40,17]]],["adder_width"],["port","logic"]]]]],[[["div_normalizer",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,0],[2,157]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[18,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["div_normalizer"],["port"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,28],[3,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,29],[3,36]]],["div_normalizer"],["port","dividend"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["div_normalizer"],["port","divisor"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["div_normalizer"],["port","dividend_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["div_normalizer"],["port","divisor_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["div_normalizer"],["port","current_exponent"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["div_normalizer"],["port","result_sign"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["div_normalizer"],["port","dividend_shift"]],["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,6],[3,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,20],[3,28]]],["div_normalizer"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,7],[5,48]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,20],[5,48]]],["div_normalizer"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,7],[6,47]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,20],[6,47]]],["div_normalizer"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,18],[8,34]]],["div_normalizer"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,13],[9,24]]],["div_normalizer"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,7],[10,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,19],[10,33]]],["div_normalizer"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,7],[11,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,19],[11,32]]],["div_normalizer"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,0],[13,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,20],[13,23]]],["div_normalizer"],["instance","man_float_normalize"]],["exp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,0],[14,50]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,11],[14,14]]],["div_normalizer"],["instance","fp_div_exp"]]]]],[[["man_float_normalize",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,0],[27,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,7],[19,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[58,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,4],[20,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,23],[20,31]]],["man_float_normalize"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,4],[21,30]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,23],[21,30]]],["man_float_normalize"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,4],[22,52]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,24],[22,52]]],["man_float_normalize"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,4],[23,51]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,24],[23,51]]],["man_float_normalize"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,4],[24,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,23],[24,37]]],["man_float_normalize"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,4],[25,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,23],[25,36]]],["man_float_normalize"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,4],[26,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,17],[26,28]]],["man_float_normalize"],["port","logic"]],["dividend_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,4],[28,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,16],[28,33]]],["man_float_normalize"],["variable","logic"]],["divisor_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,4],[29,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,16],[29,32]]],["man_float_normalize"],["variable","logic"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,23]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,10],[32,23]]],["man_float_normalize"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,25],[32,37]]],["man_float_normalize"],["variable","dividend_sign"]],["dividend_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,4],[33,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,17],[33,34]]],["man_float_normalize"],["variable","logic"]],["divisor_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,4],[34,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,17],[34,33]]],["man_float_normalize"],["variable","logic"]],["dividend_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,29]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,17],[44,29]]],["man_float_normalize"],["variable","logic"]],["divisor_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,42]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,31],[44,42]]],["man_float_normalize"],["variable","dividend_tmp"]],["mng",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,4],[51,78]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,16],[51,19]]],["man_float_normalize"],["instance","m_n_gen_div"]],["mng2",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,4],[52,76]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,16],[52,20]]],["man_float_normalize"],["instance","m_n_gen_div"]]]]],[[["m_n_gen_div",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,0],[63,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,7],[59,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[5,13]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,4],[60,27]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,23],[60,27]]],["m_n_gen_div"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,4],[61,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,24],[61,31]]],["m_n_gen_div"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,4],[62,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,23],[62,28]]],["m_n_gen_div"],["port","logic"]]]]],[[["div_post_processing",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,0],[8,6]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,7],[0,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[29,0]]],[[["result",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,4],[1,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,23],[1,29]]],["div_post_processing"],["port","logic"]],["shift_nums",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,4],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,21],[2,31]]],["div_post_processing"],["port","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,4],[3,23]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,16],[3,23]]],["div_post_processing"],["port","logic"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,4],[4,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,16],[4,27]]],["div_post_processing"],["port","logic"]],["resultsign",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,4],[5,26]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,16],[5,26]]],["div_post_processing"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,4],[6,38]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,22],[6,38]]],["div_post_processing"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,4],[7,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,23],[7,31]]],["div_post_processing"],["port","logic"]],["result_temp",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,4],[10,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,17],[10,28]]],["div_post_processing"],["variable","logic"]],["exponent_addend",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,4],[13,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,16],[13,31]]],["div_post_processing"],["variable","logic"]],["result_shifted",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,4],[14,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,17],[14,31]]],["div_post_processing"],["variable","logic"]],["mngen",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,4],[16,64]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,14],[16,19]]],["div_post_processing"],["instance","m_n_gen_2"]],["exponent_final",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,4],[17,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,15],[17,29]]],["div_post_processing"],["variable","logic"]],["addend_copmplement",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,4],[19,34]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,16],[19,34]]],["div_post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[30,0],[34,2]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[30,7],[30,16]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[6,33]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[31,4],[31,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[31,23],[31,27]]],["m_n_gen_2"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[32,4],[32,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[32,24],[32,31]]],["m_n_gen_2"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[33,4],[33,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[33,23],[33,28]]],["m_n_gen_2"],["port","logic"]]]]],[[["SRT_divider_FP32",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,0],[10,67]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,7],[10,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[121,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,25],[10,33]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,25],[10,33]]],["SRT_divider_FP32"],["port"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,28],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,29],[12,36]]],["SRT_divider_FP32"],["port","dividend"]],["clk",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,42],[10,45]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,42],[10,45]]],["SRT_divider_FP32"],["port","divisor"]],["rst",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,15],[13,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,16],[13,19]]],["SRT_divider_FP32"],["port","clk"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,50],[10,58]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,50],[10,58]]],["SRT_divider_FP32"],["port","rst"]],["flag_w",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,59],[10,65]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,59],[10,65]]],["SRT_divider_FP32"],["port","quotient"]],["dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,6],[12,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,20],[12,28]]],["SRT_divider_FP32"],["port","logic"]],["clk",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,6],[13,15]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,12],[13,15]]],["SRT_divider_FP32"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[16,7],[16,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[16,20],[16,28]]],["SRT_divider_FP32"],["port","logic"]],["flag_w",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[17,7],[17,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[17,18],[17,24]]],["SRT_divider_FP32"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[20,0],[20,41]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[20,13],[20,41]]],["SRT_divider_FP32"],["variable","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[21,0],[21,40]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[21,13],[21,40]]],["SRT_divider_FP32"],["variable","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[23,0],[23,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[23,11],[23,27]]],["SRT_divider_FP32"],["variable","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[24,0],[24,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[24,6],[24,17]]],["SRT_divider_FP32"],["variable","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[25,0],[25,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[25,12],[25,26]]],["SRT_divider_FP32"],["variable","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[26,0],[26,25]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[26,12],[26,25]]],["SRT_divider_FP32"],["variable","logic"]],["final_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,12],[29,23]]],["SRT_divider_FP32"],["variable","logic"]],["compl_divisor_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,43]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,24],[29,43]]],["SRT_divider_FP32"],["variable","final_shift"]],["compl_dividend_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,64]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,44],[29,64]]],["SRT_divider_FP32"],["variable","compl_divisor_shift"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[33,0],[33,61]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[33,6],[33,17]]],["SRT_divider_FP32"],["variable","logic"]],["norm",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[35,0],[35,154]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[35,15],[35,19]]],["SRT_divider_FP32"],["instance","div_normalizer"]],["current_dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[37,0],[37,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[37,12],[37,28]]],["SRT_divider_FP32"],["variable","logic"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[38,0],[38,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[38,12],[38,27]]],["SRT_divider_FP32"],["variable","logic"]],["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[39,0],[39,29]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[39,12],[39,29]]],["SRT_divider_FP32"],["variable","logic"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[40,0],[40,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[40,13],[40,24]]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,12],[41,26]]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder_p",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,44]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,28],[41,44]]],["SRT_divider_FP32"],["variable","next_remainder"]],["next_remainder_n",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,62]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,46],[41,62]]],["SRT_divider_FP32"],["variable","next_remainder_p"]],["next_remainder_before_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,90]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,63],[41,90]]],["SRT_divider_FP32"],["variable","next_remainder_n"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[45,0],[45,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[45,12],[45,17]]],["SRT_divider_FP32"],["variable","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[46,0],[46,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[46,12],[46,17]]],["SRT_divider_FP32"],["variable","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[47,0],[47,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[47,11],[47,23]]],["SRT_divider_FP32"],["variable","logic"]],["Q_pos",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,0],[50,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,13],[50,18]]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,0],[50,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,19],[50,24]]],["SRT_divider_FP32"],["variable","Q_pos"]],["Q_pos_next",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,0],[51,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,13],[51,23]]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg_next",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,0],[51,35]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,25],[51,35]]],["SRT_divider_FP32"],["variable","Q_pos_next"]],["flag",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[52,0],[52,16]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[52,12],[52,16]]],["SRT_divider_FP32"],["variable","logic"]],["flag_1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[53,0],[53,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[53,11],[53,17]]],["SRT_divider_FP32"],["variable","logic"]],["q_selelct_table",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[75,0],[75,49]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[75,5],[75,20]]],["SRT_divider_FP32"],["instance","qds"]],["qd_gen1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[76,0],[76,57]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[76,7],[76,14]]],["SRT_divider_FP32"],["instance","qd_gen"]],["next_remainder_gen1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[78,0],[78,98]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[78,19],[78,38]]],["SRT_divider_FP32"],["instance","next_remainder_gen"]],["q_rounding",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[82,0],[82,22]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[82,12],[82,22]]],["SRT_divider_FP32"],["variable","logic"]],["guard",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[90,0],[90,11]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[90,6],[90,11]]],["SRT_divider_FP32"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[91,0],[91,11]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[91,6],[91,11]]],["SRT_divider_FP32"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[92,0],[92,12]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[92,6],[92,12]]],["SRT_divider_FP32"],["variable","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[93,0],[93,13]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[93,6],[93,13]]],["SRT_divider_FP32"],["variable","logic"]],["rounding_grs_1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[98,0],[98,79]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[98,13],[98,27]]],["SRT_divider_FP32"],["instance","rounding_grs"]],["result_before_ieee",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[101,0],[101,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[101,12],[101,30]]],["SRT_divider_FP32"],["variable","logic"]],["dut",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[105,0],[113,5]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[105,20],[105,23]]],["SRT_divider_FP32"],["instance","div_post_processing"]]]]],[[["adder_26",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,0],[122,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,7],[122,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[131,0]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,16],[122,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,16],[122,17]]],["adder_26"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,20],[123,22]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,21],[123,22]]],["adder_26"],["port","a"]],["cin",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,20],[122,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,20],[122,23]]],["adder_26"],["port","b"]],["sum",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,24],[122,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,24],[122,27]]],["adder_26"],["port","cin"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,28],[122,32]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,28],[122,32]]],["adder_26"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,6],[123,20]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,19],[123,20]]],["adder_26"],["port","logic"]],["cin",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[124,6],[124,15]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[124,12],[124,15]]],["adder_26"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[125,7],[125,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[125,20],[125,23]]],["adder_26"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[126,7],[126,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[126,13],[126,17]]],["adder_26"],["port","logic"]]]]],[[["next_remainder_gen",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,0],[132,86]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,7],[132,25]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[144,0]]],[[["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,27],[132,44]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,27],[132,44]]],["next_remainder_gen"],["port"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,36],[133,48]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,37],[133,48]]],["next_remainder_gen"],["port","current_remainder"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,57],[132,71]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,57],[132,71]]],["next_remainder_gen"],["port","current_q_d"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,72],[132,84]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,72],[132,84]]],["next_remainder_gen"],["port","next_remainder"]],["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,6],[133,36]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,19],[133,36]]],["next_remainder_gen"],["port","logic"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[134,7],[134,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[134,20],[134,34]]],["next_remainder_gen"],["port","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[135,6],[135,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[135,18],[135,30]]],["next_remainder_gen"],["port","logic"]],["next_remainder_p",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,0],[136,29]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,13],[136,29]]],["next_remainder_gen"],["variable","logic"]],["next_remainder_n",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,0],[136,46]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,30],[136,46]]],["next_remainder_gen"],["variable","next_remainder_p"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,0],[137,10]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,6],[137,10]]],["next_remainder_gen"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,0],[137,16]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,11],[137,16]]],["next_remainder_gen"],["variable","cout"]],["next_remainder_before_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[138,0],[138,40]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[138,13],[138,40]]],["next_remainder_gen"],["variable","logic"]],["adder_pos",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[139,0],[139,77]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[139,9],[139,18]]],["next_remainder_gen"],["instance","adder_26"]],["adder_neg",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[140,0],[140,79]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[140,9],[140,18]]],["next_remainder_gen"],["instance","adder_26"]]]]],[[["qd_gen",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,0],[145,57]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,7],[145,13]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[155,0]]],[[["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,15],[145,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,15],[145,26]]],["qd_gen"],["port"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,27],[145,39]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,27],[145,39]]],["qd_gen"],["port","current_q_d"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,40],[145,55]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,40],[145,55]]],["qd_gen"],["port","mid_quotient"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[146,6],[146,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[146,19],[146,34]]],["qd_gen"],["port","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[147,6],[147,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[147,18],[147,30]]],["qd_gen"],["port","logic"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[148,7],[148,31]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[148,20],[148,31]]],["qd_gen"],["port","logic"]]]]],[[["rounding_grs",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[156,0],[163,2]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[156,7],[156,19]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[1,25]]],[[["man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[157,2],[157,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[157,20],[157,23]]],["rounding_grs"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[158,2],[158,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[158,13],[158,18]]],["rounding_grs"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[159,2],[159,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[159,13],[159,18]]],["rounding_grs"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[160,2],[160,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[160,13],[160,19]]],["rounding_grs"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[161,2],[161,32]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[161,21],[161,32]]],["rounding_grs"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[162,2],[162,21]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[162,14],[162,21]]],["rounding_grs"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[164,2],[164,43]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[164,7],[164,14]]],["rounding_grs"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[165,2],[165,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[165,7],[165,10]]],["rounding_grs"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[167,2],[167,52]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[167,7],[167,16]]],["rounding_grs"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[169,2],[169,35]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[169,14],[169,21]]],["rounding_grs"],["variable","wire"]]]]],[[["mul_man_solving",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,0],[0,91]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,7],[0,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[33,0]]],[[["f1_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,23],[0,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,23],[0,30]]],["mul_man_solving"],["port"]],["f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,31],[0,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,31],[0,38]]],["mul_man_solving"],["port","f1_plus"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,39],[0,57]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,39],[0,57]]],["mul_man_solving"],["port","f2_plus"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,58],[0,72]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,58],[0,72]]],["mul_man_solving"],["port","f1f2_plus_rounding"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,73],[0,89]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,73],[0,89]]],["mul_man_solving"],["port","exponent_adden"]],["f1_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[1,6],[1,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[1,19],[1,26]]],["mul_man_solving"],["port","logic"]],["f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[2,6],[2,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[2,19],[2,26]]],["mul_man_solving"],["port","logic"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[3,7],[3,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[3,20],[3,38]]],["mul_man_solving"],["port","logic"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[4,7],[4,32]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[4,18],[4,32]]],["mul_man_solving"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[5,6],[5,33]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[5,17],[5,33]]],["mul_man_solving"],["port","logic"]],["exp_add_from_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[7,0],[7,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[7,6],[7,27]]],["mul_man_solving"],["variable","logic"]],["f1_f2_48",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,0],[9,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,13],[9,21]]],["mul_man_solving"],["variable","logic"]],["f1f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,0],[9,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,22],[9,31]]],["mul_man_solving"],["variable","f1_f2_48"]],["mul_24",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[10,0],[10,46]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[10,14],[10,20]]],["mul_man_solving"],["instance","multiplier_24"]],["shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[13,0],[13,16]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[13,11],[13,16]]],["mul_man_solving"],["variable","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[15,0],[15,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[15,11],[15,20]]],["mul_man_solving"],["variable","logic"]],["shifter",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[18,0],[18,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[18,17],[18,24]]],["mul_man_solving"],["instance","m_n_gen_norm_mul"]],["guard",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[20,0],[20,11]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[20,6],[20,11]]],["mul_man_solving"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[21,0],[21,11]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[21,6],[21,11]]],["mul_man_solving"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[22,0],[22,12]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[22,6],[22,12]]],["mul_man_solving"],["variable","logic"]],["round_grs",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[28,0],[28,104]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[28,17],[28,26]]],["mul_man_solving"],["instance","rounding_grs_mul"]]]]],[[["multiplier_24",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,0],[34,33]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,7],[34,20]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[43,0]]],[[["f1",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,21],[34,23]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,21],[34,23]]],["multiplier_24"],["port"]],["f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,24],[34,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,24],[34,26]]],["multiplier_24"],["port","f1"]],["f1f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,27],[34,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,27],[34,31]]],["multiplier_24"],["port","f2"]],["f1",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[35,6],[35,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[35,19],[35,21]]],["multiplier_24"],["port","logic"]],["f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[36,6],[36,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[36,19],[36,21]]],["multiplier_24"],["port","logic"]],["f1f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[38,7],[38,24]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[38,20],[38,24]]],["multiplier_24"],["port","logic"]]]]],[[["rounding_grs_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[44,0],[51,4]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[44,7],[44,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[63,2]]],[[["man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[45,4],[45,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[45,22],[45,25]]],["rounding_grs_mul"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[46,4],[46,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[46,15],[46,20]]],["rounding_grs_mul"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[47,4],[47,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[47,15],[47,20]]],["rounding_grs_mul"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[48,4],[48,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[48,15],[48,21]]],["rounding_grs_mul"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[49,4],[49,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[49,23],[49,34]]],["rounding_grs_mul"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[50,4],[50,23]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[50,16],[50,23]]],["rounding_grs_mul"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[52,4],[52,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[52,9],[52,16]]],["rounding_grs_mul"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[53,4],[53,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[53,9],[53,12]]],["rounding_grs_mul"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[55,4],[55,54]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[55,9],[55,18]]],["rounding_grs_mul"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[57,4],[57,37]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[57,16],[57,23]]],["rounding_grs_mul"],["variable","wire"]]]]],[[["m_n_gen_norm_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[64,0],[69,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[64,7],[64,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[1,31]]],[[["data",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[65,4],[65,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[65,23],[65,27]]],["m_n_gen_norm_mul"],["port","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[66,4],[66,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[66,22],[66,31]]],["m_n_gen_norm_mul"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[67,4],[67,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[67,24],[67,31]]],["m_n_gen_norm_mul"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[68,4],[68,28]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[68,23],[68,28]]],["m_n_gen_norm_mul"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[70,0],[70,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[70,11],[70,20]]],["m_n_gen_norm_mul"],["variable","logic"]],["tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,0],[122,15]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,12],[122,15]]],["m_n_gen_norm_mul"],["variable","logic"]],["real_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,0],[122,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,16],[122,26]]],["m_n_gen_norm_mul"],["variable","tmp"]]]]],[[["fp_mul_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,0],[7,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,7],[3,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[31,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,4],[4,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,31],[4,35]]],["fp_mul_exp"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,4],[5,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,31],[5,35]]],["fp_mul_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,4],[6,43]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,33],[6,43]]],["fp_mul_exp"],["port","logic"]],["exp_mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,27],[9,35]]],["fp_mul_exp"],["variable","logic"]],["exp_mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,37],[9,45]]],["fp_mul_exp"],["variable","exp_mul1"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,4],[14,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,25],[14,34]]],["fp_mul_exp"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,4],[15,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,25],[15,34]]],["fp_mul_exp"],["variable","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,14]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,10],[19,14]]],["fp_mul_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,15],[19,20]]],["fp_mul_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,25],[20,35]]],["fp_mul_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,47]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,36],[20,47]]],["fp_mul_exp"],["variable","result_tmp"]],["bias",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,4],[21,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,25],[21,29]]],["fp_mul_exp"],["variable","logic"]],["zero_detect",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,4],[22,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,25],[22,36]]],["fp_mul_exp"],["variable","logic"]],["adder",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,4],[27,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,20],[27,25]]],["fp_mul_exp"],["instance","adder_width_mul"]],["adder2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,4],[28,61]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,20],[28,26]]],["fp_mul_exp"],["instance","adder_width_mul"]]]]],[[["adder_width_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,0],[32,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,7],[32,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[1,0]]],[[["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["adder_width_mul"],["port"]],["b",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,27],[33,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,28],[33,29]]],["adder_width_mul"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["adder_width_mul"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["adder_width_mul"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,6],[33,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,26],[33,27]]],["adder_width_mul"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,7],[34,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,27],[34,30]]],["adder_width_mul"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,7],[36,17]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,13],[36,17]]],["adder_width_mul"],["port","logic"]]]]],[[["normalizer_mul",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,0],[2,114]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[16,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,23],[2,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,23],[2,27]]],["normalizer_mul"],["port"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,24],[3,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,25],[3,29]]],["normalizer_mul"],["port","mul1"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,33],[2,57]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,33],[2,57]]],["normalizer_mul"],["port","mul2"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,59],[2,83]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,59],[2,83]]],["normalizer_mul"],["port","mul1_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,84],[2,100]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,84],[2,100]]],["normalizer_mul"],["port","mul2_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,101],[2,112]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,101],[2,112]]],["normalizer_mul"],["port","current_exponent"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,6],[3,24]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,20],[3,24]]],["normalizer_mul"],["port","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[5,7],[5,44]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[5,20],[5,44]]],["normalizer_mul"],["port","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[6,7],[6,44]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[6,20],[6,44]]],["normalizer_mul"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[8,18],[8,34]]],["normalizer_mul"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[9,13],[9,24]]],["normalizer_mul"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[11,0],[11,102]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[11,24],[11,27]]],["normalizer_mul"],["instance","man_float_normalize_mul"]],["exp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[12,0],[12,43]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[12,11],[12,14]]],["normalizer_mul"],["instance","fp_mul_exp"]]]]],[[["man_float_normalize_mul",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[17,0],[25,2]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[17,7],[17,30]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[2,27]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[18,4],[18,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[18,23],[18,27]]],["man_float_normalize_mul"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[19,4],[19,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[19,23],[19,27]]],["man_float_normalize_mul"],["port","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[20,4],[20,48]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[20,24],[20,48]]],["man_float_normalize_mul"],["port","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[21,4],[21,48]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[21,24],[21,48]]],["man_float_normalize_mul"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[24,4],[24,28]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[24,17],[24,28]]],["man_float_normalize_mul"],["port","logic"]],["mul1_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[26,4],[26,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[26,16],[26,29]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[27,16],[27,29]]],["man_float_normalize_mul"],["variable","logic"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,4],[30,19]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,10],[30,19]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,4],[30,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,21],[30,30]]],["man_float_normalize_mul"],["variable","mul1_sign"]],["mul1_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[31,4],[31,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[31,17],[31,30]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[32,4],[32,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[32,17],[32,30]]],["man_float_normalize_mul"],["variable","logic"]],["mul1_tmp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,4],[42,25]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,17],[42,25]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_tmp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,4],[42,35]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,27],[42,35]]],["man_float_normalize_mul"],["variable","mul1_tmp"]]]]],[[["FP32_mul",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,0],[3,39]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,7],[3,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[3,21]]],[[["clk",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[8,6],[8,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[8,6],[8,9]]],["FP32_mul"],["port"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,20],[3,24]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,20],[3,24]]],["FP32_mul"],["port","clk"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,25],[3,29]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,25],[3,29]]],["FP32_mul"],["port","mul1"]],["product",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,30],[3,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,30],[3,37]]],["FP32_mul"],["port","mul2"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[6,6],[6,23]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[6,19],[6,23]]],["FP32_mul"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[7,6],[7,23]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[7,19],[7,23]]],["FP32_mul"],["port","logic"]],["product",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[9,7],[9,27]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[9,20],[9,27]]],["FP32_mul"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[11,0],[11,28]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[11,12],[11,28]]],["FP32_mul"],["variable","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[12,0],[12,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[12,13],[12,37]]],["FP32_mul"],["variable","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[13,0],[13,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[13,13],[13,37]]],["FP32_mul"],["variable","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[15,0],[15,17]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[15,6],[15,17]]],["FP32_mul"],["variable","logic"]],["mul1_shift",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[16,0],[16,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[16,12],[16,22]]],["FP32_mul"],["variable","logic"]],["mul2_shift",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[17,0],[17,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[17,12],[17,22]]],["FP32_mul"],["variable","logic"]],["norm",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[19,0],[19,110]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[19,15],[19,19]]],["FP32_mul"],["instance","normalizer_mul"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[21,0],[21,31]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[21,13],[21,31]]],["FP32_mul"],["variable","logic"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[22,0],[22,25]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[22,11],[22,25]]],["FP32_mul"],["variable","logic"]],["main_part",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[25,0],[25,128]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[25,16],[25,25]]],["FP32_mul"],["instance","mul_man_solving"]],["final_exponent",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[26,0],[26,30]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[26,16],[26,30]]],["FP32_mul"],["variable","logic"]],["final_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[29,0],[29,27]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[29,13],[29,27]]],["FP32_mul"],["variable","logic"]],["product_wire",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[31,0],[31,24]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[31,12],[31,24]]],["FP32_mul"],["variable","logic"]]]]],[[["decoder",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,0],[5,39]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,7],[5,14]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[24,9]]],[[["func_code",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,15],[5,24]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,15],[5,24]]],["decoder"],["port"]],["op_code",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,25],[5,32]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,25],[5,32]]],["decoder"],["port","func_code"]],["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,33],[5,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,33],[5,37]]],["decoder"],["port","op_code"]],["func_code",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[6,6],[6,26]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[6,17],[6,26]]],["decoder"],["port","logic"]],["op_code",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[7,6],[7,24]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[7,17],[7,24]]],["decoder"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[9,7],[9,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[9,18],[9,22]]],["decoder"],["port","logic"]]]]],[[["FPU_32",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,0],[25,39]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,7],[25,13]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[63,0]]],[[["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,14],[25,18]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,14],[25,18]]],["FPU_32"],["port"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,19],[25,20]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,19],[25,20]]],["FPU_32"],["port","mode"]],["b",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[26,19],[26,21]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[26,20],[26,21]]],["FPU_32"],["port","a"]],["result",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,23],[25,29]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,23],[25,29]]],["FPU_32"],["port","b"]],["clk",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,30],[25,33]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,30],[25,33]]],["FPU_32"],["port","result"]],["rst",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[28,15],[28,19]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[28,16],[28,19]]],["FPU_32"],["port","clk"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[26,6],[26,19]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[26,18],[26,19]]],["FPU_32"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[27,6],[27,21]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[27,17],[27,21]]],["FPU_32"],["port","logic"]],["clk",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[28,6],[28,15]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[28,12],[28,15]]],["FPU_32"],["port","logic"]],["result",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[29,7],[29,25]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[29,19],[29,25]]],["FPU_32"],["port","logic"]],["result_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,0],[32,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,12],[32,22]]],["FPU_32"],["variable","logic"]],["result_add",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,0],[32,33]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,23],[32,33]]],["FPU_32"],["variable","result_mul"]],["result_div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,0],[32,44]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,34],[32,44]]],["FPU_32"],["variable","result_add"]],["gated_clk_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,0],[34,19]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,6],[34,19]]],["FPU_32"],["variable","logic"]],["gated_clk_add_or_sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,0],[34,40]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,20],[34,40]]],["FPU_32"],["variable","gated_clk_mul"]],["gated_clk_div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,0],[34,54]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,41],[34,54]]],["FPU_32"],["variable","gated_clk_add_or_sub"]],["mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[35,0],[35,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[35,6],[35,9]]],["FPU_32"],["variable","logic"]],["add",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[37,0],[37,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[37,6],[37,9]]],["FPU_32"],["variable","logic"]],["div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[39,0],[39,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[39,6],[39,9]]],["FPU_32"],["variable","logic"]],["sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[41,0],[41,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[41,6],[41,9]]],["FPU_32"],["variable","logic"]],["func_selector",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[47,0],[47,103]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[47,14],[47,27]]],["FPU_32"],["instance","func_selector"]],["flag",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[49,0],[49,15]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[49,11],[49,15]]],["FPU_32"],["variable","logic"]],["mul_instance",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[50,0],[50,82]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[50,9],[50,21]]],["FPU_32"],["instance","FP32_mul"]],["SRT_divider_FP32",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[51,0],[51,73]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[51,17],[51,33]]],["FPU_32"],["instance","SRT_divider_FP32"]],["add_sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[52,0],[52,66]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[52,17],[52,24]]],["FPU_32"],["instance","FP_32_add_or_sub"]],["mode_reg",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[53,0],[53,19]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[53,11],[53,19]]],["FPU_32"],["variable","logic"]],["select",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[54,0],[54,78]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[54,16],[54,22]]],["FPU_32"],["instance","result_selector"]]]]],[[["result_selector",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,0],[64,76]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,7],[64,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[82,0]]],[[["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,23],[64,27]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,23],[64,27]]],["result_selector"],["port"]],["result_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,28],[64,38]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,28],[64,38]]],["result_selector"],["port","mode"]],["result_add",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,28],[68,39]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,29],[68,39]]],["result_selector"],["port","result_mul"]],["result_div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,39],[68,50]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,40],[68,50]]],["result_selector"],["port","result_add"]],["output_r",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,61],[64,69]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,61],[64,69]]],["result_selector"],["port","result_div"]],["flag",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,70],[64,74]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,70],[64,74]]],["result_selector"],["port","output_r"]],["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[66,6],[66,21]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[66,17],[66,21]]],["result_selector"],["port","logic"]],["flag",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[67,6],[67,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[67,18],[67,22]]],["result_selector"],["port","logic"]],["result_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,6],[68,28]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,18],[68,28]]],["result_selector"],["port","logic"]],["output_r",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[69,7],[69,27]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[69,19],[69,27]]],["result_selector"],["port","logic"]]]]],[[["func_selector",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,0],[83,97]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,7],[83,20]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[1,20]]],[[["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,22],[83,26]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,22],[83,26]]],["func_selector"],["port"]],["gated_clk_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,27],[83,40]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,27],[83,40]]],["func_selector"],["port","mode"]],["gated_clk_add_or_sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,20],[86,41]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,21],[86,41]]],["func_selector"],["port","gated_clk_mul"]],["gated_clk_div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,41],[86,55]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,42],[86,55]]],["func_selector"],["port","gated_clk_add_or_sub"]],["clk",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,76],[83,79]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,76],[83,79]]],["func_selector"],["port","gated_clk_div"]],["mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,80],[83,83]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,80],[83,83]]],["func_selector"],["port","clk"]],["add",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,84],[83,87]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,84],[83,87]]],["func_selector"],["port","mul"]],["sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,88],[83,91]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,88],[83,91]]],["func_selector"],["port","add"]],["div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,92],[83,95]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,92],[83,95]]],["func_selector"],["port","sub"]],["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[84,6],[84,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[84,18],[84,22]]],["func_selector"],["port","logic"]],["clk",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[85,6],[85,15]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[85,12],[85,15]]],["func_selector"],["port","logic"]],["gated_clk_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,7],[86,20]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,7],[86,20]]],["func_selector"],["port"]],["mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[87,7],[87,10]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[87,7],[87,10]]],["func_selector"],["port"]],["add",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[88,7],[88,10]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[88,7],[88,10]]],["func_selector"],["port"]],["div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[89,7],[89,10]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[89,7],[89,10]]],["func_selector"],["port"]],["sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[90,7],[90,10]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[90,7],[90,10]]],["func_selector"],["port"]]]]],[[["FPU_32_testbench",[[2,0],[2,24]],[[2,7],[2,23]],[],["module"]],[66,9]],[[["a",[[5,4],[5,16]],[[5,15],[5,16]],["FPU_32_testbench"],["variable","reg"]],["b",[[5,4],[5,19]],[[5,18],[5,19]],["FPU_32_testbench"],["variable","a"]],["mode",[[6,4],[6,18]],[[6,14],[6,18]],["FPU_32_testbench"],["variable","reg"]],["clk",[[7,4],[7,11]],[[7,8],[7,11]],["FPU_32_testbench"],["variable","reg"]],["rst",[[7,4],[7,16]],[[7,13],[7,16]],["FPU_32_testbench"],["variable","clk"]],["result",[[8,4],[8,22]],[[8,16],[8,22]],["FPU_32_testbench"],["variable","wire"]],["uut",[[11,4],[18,5]],[[11,11],[11,14]],["FPU_32_testbench"],["instance","FPU_32"]]]]]],["/home/shi/verilog/FP_32/FPU_32/FPU_32.sv"]],null,0]],["/home/shi/verilog/FP_32/MUL/FP32_mul.sv",[[[[[["mul_man_solving",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,0],[0,91]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,7],[0,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[33,0]]],[[["f1_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,23],[0,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,23],[0,30]]],["mul_man_solving"],["port"]],["f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,31],[0,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,31],[0,38]]],["mul_man_solving"],["port","f1_plus"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,39],[0,57]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,39],[0,57]]],["mul_man_solving"],["port","f2_plus"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,58],[0,72]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,58],[0,72]]],["mul_man_solving"],["port","f1f2_plus_rounding"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,73],[0,89]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,73],[0,89]]],["mul_man_solving"],["port","exponent_adden"]],["f1_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[1,6],[1,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[1,19],[1,26]]],["mul_man_solving"],["port","logic"]],["f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[2,6],[2,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[2,19],[2,26]]],["mul_man_solving"],["port","logic"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[3,7],[3,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[3,20],[3,38]]],["mul_man_solving"],["port","logic"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[4,7],[4,32]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[4,18],[4,32]]],["mul_man_solving"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[5,6],[5,33]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[5,17],[5,33]]],["mul_man_solving"],["port","logic"]],["exp_add_from_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[7,0],[7,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[7,6],[7,27]]],["mul_man_solving"],["variable","logic"]],["f1_f2_48",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,0],[9,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,13],[9,21]]],["mul_man_solving"],["variable","logic"]],["f1f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,0],[9,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,22],[9,31]]],["mul_man_solving"],["variable","f1_f2_48"]],["mul_24",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[10,0],[10,46]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[10,14],[10,20]]],["mul_man_solving"],["instance","multiplier_24"]],["shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[13,0],[13,16]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[13,11],[13,16]]],["mul_man_solving"],["variable","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[15,0],[15,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[15,11],[15,20]]],["mul_man_solving"],["variable","logic"]],["shifter",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[18,0],[18,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[18,17],[18,24]]],["mul_man_solving"],["instance","m_n_gen_norm_mul"]],["guard",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[20,0],[20,11]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[20,6],[20,11]]],["mul_man_solving"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[21,0],[21,11]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[21,6],[21,11]]],["mul_man_solving"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[22,0],[22,12]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[22,6],[22,12]]],["mul_man_solving"],["variable","logic"]],["round_grs",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[28,0],[28,104]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[28,17],[28,26]]],["mul_man_solving"],["instance","rounding_grs_mul"]]]]],[[["multiplier_24",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,0],[34,33]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,7],[34,20]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[43,0]]],[[["f1",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,21],[34,23]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,21],[34,23]]],["multiplier_24"],["port"]],["f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,24],[34,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,24],[34,26]]],["multiplier_24"],["port","f1"]],["f1f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,27],[34,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,27],[34,31]]],["multiplier_24"],["port","f2"]],["f1",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[35,6],[35,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[35,19],[35,21]]],["multiplier_24"],["port","logic"]],["f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[36,6],[36,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[36,19],[36,21]]],["multiplier_24"],["port","logic"]],["f1f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[38,7],[38,24]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[38,20],[38,24]]],["multiplier_24"],["port","logic"]]]]],[[["rounding_grs_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[44,0],[51,4]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[44,7],[44,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[63,2]]],[[["man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[45,4],[45,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[45,22],[45,25]]],["rounding_grs_mul"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[46,4],[46,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[46,15],[46,20]]],["rounding_grs_mul"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[47,4],[47,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[47,15],[47,20]]],["rounding_grs_mul"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[48,4],[48,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[48,15],[48,21]]],["rounding_grs_mul"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[49,4],[49,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[49,23],[49,34]]],["rounding_grs_mul"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[50,4],[50,23]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[50,16],[50,23]]],["rounding_grs_mul"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[52,4],[52,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[52,9],[52,16]]],["rounding_grs_mul"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[53,4],[53,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[53,9],[53,12]]],["rounding_grs_mul"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[55,4],[55,54]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[55,9],[55,18]]],["rounding_grs_mul"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[57,4],[57,37]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[57,16],[57,23]]],["rounding_grs_mul"],["variable","wire"]]]]],[[["m_n_gen_norm_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[64,0],[69,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[64,7],[64,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[1,31]]],[[["data",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[65,4],[65,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[65,23],[65,27]]],["m_n_gen_norm_mul"],["port","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[66,4],[66,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[66,22],[66,31]]],["m_n_gen_norm_mul"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[67,4],[67,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[67,24],[67,31]]],["m_n_gen_norm_mul"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[68,4],[68,28]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[68,23],[68,28]]],["m_n_gen_norm_mul"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[70,0],[70,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[70,11],[70,20]]],["m_n_gen_norm_mul"],["variable","logic"]],["tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,0],[122,15]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,12],[122,15]]],["m_n_gen_norm_mul"],["variable","logic"]],["real_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,0],[122,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,16],[122,26]]],["m_n_gen_norm_mul"],["variable","tmp"]]]]],[[["fp_mul_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,0],[7,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,7],[3,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[31,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,4],[4,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,31],[4,35]]],["fp_mul_exp"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,4],[5,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,31],[5,35]]],["fp_mul_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,4],[6,43]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,33],[6,43]]],["fp_mul_exp"],["port","logic"]],["exp_mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,27],[9,35]]],["fp_mul_exp"],["variable","logic"]],["exp_mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,37],[9,45]]],["fp_mul_exp"],["variable","exp_mul1"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,4],[14,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,25],[14,34]]],["fp_mul_exp"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,4],[15,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,25],[15,34]]],["fp_mul_exp"],["variable","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,14]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,10],[19,14]]],["fp_mul_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,15],[19,20]]],["fp_mul_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,25],[20,35]]],["fp_mul_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,47]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,36],[20,47]]],["fp_mul_exp"],["variable","result_tmp"]],["bias",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,4],[21,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,25],[21,29]]],["fp_mul_exp"],["variable","logic"]],["zero_detect",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,4],[22,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,25],[22,36]]],["fp_mul_exp"],["variable","logic"]],["adder",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,4],[27,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,20],[27,25]]],["fp_mul_exp"],["instance","adder_width_mul"]],["adder2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,4],[28,61]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,20],[28,26]]],["fp_mul_exp"],["instance","adder_width_mul"]]]]],[[["adder_width_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,0],[32,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,7],[32,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[1,0]]],[[["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["adder_width_mul"],["port"]],["b",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,27],[33,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,28],[33,29]]],["adder_width_mul"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["adder_width_mul"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["adder_width_mul"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,6],[33,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,26],[33,27]]],["adder_width_mul"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,7],[34,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,27],[34,30]]],["adder_width_mul"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,7],[36,17]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,13],[36,17]]],["adder_width_mul"],["port","logic"]]]]],[[["normalizer_mul",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,0],[2,114]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[16,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,23],[2,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,23],[2,27]]],["normalizer_mul"],["port"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,24],[3,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,25],[3,29]]],["normalizer_mul"],["port","mul1"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,33],[2,57]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,33],[2,57]]],["normalizer_mul"],["port","mul2"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,59],[2,83]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,59],[2,83]]],["normalizer_mul"],["port","mul1_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,84],[2,100]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,84],[2,100]]],["normalizer_mul"],["port","mul2_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,101],[2,112]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,101],[2,112]]],["normalizer_mul"],["port","current_exponent"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,6],[3,24]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,20],[3,24]]],["normalizer_mul"],["port","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[5,7],[5,44]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[5,20],[5,44]]],["normalizer_mul"],["port","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[6,7],[6,44]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[6,20],[6,44]]],["normalizer_mul"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[8,18],[8,34]]],["normalizer_mul"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[9,13],[9,24]]],["normalizer_mul"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[11,0],[11,102]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[11,24],[11,27]]],["normalizer_mul"],["instance","man_float_normalize_mul"]],["exp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[12,0],[12,43]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[12,11],[12,14]]],["normalizer_mul"],["instance","fp_mul_exp"]]]]],[[["man_float_normalize_mul",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[17,0],[25,2]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[17,7],[17,30]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[2,27]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[18,4],[18,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[18,23],[18,27]]],["man_float_normalize_mul"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[19,4],[19,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[19,23],[19,27]]],["man_float_normalize_mul"],["port","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[20,4],[20,48]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[20,24],[20,48]]],["man_float_normalize_mul"],["port","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[21,4],[21,48]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[21,24],[21,48]]],["man_float_normalize_mul"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[24,4],[24,28]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[24,17],[24,28]]],["man_float_normalize_mul"],["port","logic"]],["mul1_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[26,4],[26,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[26,16],[26,29]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[27,16],[27,29]]],["man_float_normalize_mul"],["variable","logic"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,4],[30,19]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,10],[30,19]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,4],[30,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,21],[30,30]]],["man_float_normalize_mul"],["variable","mul1_sign"]],["mul1_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[31,4],[31,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[31,17],[31,30]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[32,4],[32,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[32,17],[32,30]]],["man_float_normalize_mul"],["variable","logic"]],["mul1_tmp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,4],[42,25]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,17],[42,25]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_tmp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,4],[42,35]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,27],[42,35]]],["man_float_normalize_mul"],["variable","mul1_tmp"]]]]],[[["FP32_mul",[[4,0],[4,35]],[[4,7],[4,15]],[],["module"]],[41,0]],[[["mul1",[[4,16],[4,20]],[[4,16],[4,20]],["FP32_mul"],["port"]],["mul2",[[4,21],[4,25]],[[4,21],[4,25]],["FP32_mul"],["port","mul1"]],["product",[[4,26],[4,33]],[[4,26],[4,33]],["FP32_mul"],["port","mul2"]],["mul1",[[6,6],[6,23]],[[6,19],[6,23]],["FP32_mul"],["port","logic"]],["mul2",[[7,6],[7,23]],[[7,19],[7,23]],["FP32_mul"],["port","logic"]],["product",[[9,7],[9,27]],[[9,20],[9,27]],["FP32_mul"],["port","logic"]],["current_exponent",[[11,0],[11,28]],[[11,12],[11,28]],["FP32_mul"],["variable","logic"]],["mul1_mantissa_normalized",[[12,0],[12,37]],[[12,13],[12,37]],["FP32_mul"],["variable","logic"]],["mul2_mantissa_normalized",[[13,0],[13,37]],[[13,13],[13,37]],["FP32_mul"],["variable","logic"]],["result_sign",[[15,0],[15,17]],[[15,6],[15,17]],["FP32_mul"],["variable","logic"]],["mul1_shift",[[16,0],[16,22]],[[16,12],[16,22]],["FP32_mul"],["variable","logic"]],["mul2_shift",[[17,0],[17,22]],[[17,12],[17,22]],["FP32_mul"],["variable","logic"]],["norm",[[19,0],[19,110]],[[19,15],[19,19]],["FP32_mul"],["instance","normalizer_mul"]],["f1f2_plus_rounding",[[21,0],[21,31]],[[21,13],[21,31]],["FP32_mul"],["variable","logic"]],["exponent_adden",[[22,0],[22,25]],[[22,11],[22,25]],["FP32_mul"],["variable","logic"]],["main_part",[[25,0],[25,128]],[[25,16],[25,25]],["FP32_mul"],["instance","mul_man_solving"]],["final_exponent",[[26,0],[26,30]],[[26,16],[26,30]],["FP32_mul"],["variable","logic"]],["final_mantissa",[[29,0],[29,27]],[[29,13],[29,27]],["FP32_mul"],["variable","logic"]],["product_wire",[[31,0],[31,24]],[[31,12],[31,24]],["FP32_mul"],["variable","logic"]]]]]],["/home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv","/home/shi/verilog/FP_32/FPU_32/normalization_mul.sv"]],null,0]],["/home/shi/verilog/FP_32/MUL/man_solving.sv",[[[[[["man_solving",[[0,0],[0,90]],[[0,7],[0,18]],[],["module"]],[25,0]],[[["f1_plus",[[0,19],[0,26]],[[0,19],[0,26]],["man_solving"],["port"]],["f2_plus",[[0,27],[0,34]],[[0,27],[0,34]],["man_solving"],["port","f1_plus"]],["f1f2_plus_rounding",[[0,35],[0,53]],[[0,35],[0,53]],["man_solving"],["port","f2_plus"]],["exponent_add",[[0,54],[0,66]],[[0,54],[0,66]],["man_solving"],["port","f1f2_plus_rounding"]],["exp_add_from_rounding",[[0,67],[0,88]],[[0,67],[0,88]],["man_solving"],["port","exponent_add"]],["f1_plus",[[1,6],[1,26]],[[1,19],[1,26]],["man_solving"],["port","logic"]],["f2_plus",[[2,6],[2,26]],[[2,19],[2,26]],["man_solving"],["port","logic"]],["f1f2_plus_rounding",[[3,7],[3,38]],[[3,20],[3,38]],["man_solving"],["port","logic"]],["exponent_add",[[4,7],[4,25]],[[4,13],[4,25]],["man_solving"],["port","logic"]],["exp_add_from_rounding",[[5,7],[5,34]],[[5,13],[5,34]],["man_solving"],["port","logic"]],["f1_f2_48",[[6,0],[6,21]],[[6,13],[6,21]],["man_solving"],["variable","logic"]],["f1f2_plus",[[6,0],[6,31]],[[6,22],[6,31]],["man_solving"],["variable","f1_f2_48"]],["mul_24",[[7,0],[7,46]],[[7,14],[7,20]],["man_solving"],["instance","multiplier_24"]],["guard",[[12,0],[12,11]],[[12,6],[12,11]],["man_solving"],["variable","logic"]],["round",[[13,0],[13,11]],[[13,6],[13,11]],["man_solving"],["variable","logic"]],["sticky",[[14,0],[14,12]],[[14,6],[14,12]],["man_solving"],["variable","logic"]],["round_grs",[[21,0],[21,104]],[[21,17],[21,26]],["man_solving"],["instance","rounding_grs_mul"]]]]],[[["multiplier_24",[[26,0],[26,33]],[[26,7],[26,20]],[],["module"]],[35,0]],[[["f1",[[26,21],[26,23]],[[26,21],[26,23]],["multiplier_24"],["port"]],["f2",[[26,24],[26,26]],[[26,24],[26,26]],["multiplier_24"],["port","f1"]],["f1f2",[[26,27],[26,31]],[[26,27],[26,31]],["multiplier_24"],["port","f2"]],["f1",[[27,6],[27,21]],[[27,19],[27,21]],["multiplier_24"],["port","logic"]],["f2",[[28,6],[28,21]],[[28,19],[28,21]],["multiplier_24"],["port","logic"]],["f1f2",[[30,7],[30,24]],[[30,20],[30,24]],["multiplier_24"],["port","logic"]]]]],[[["rounding_grs_mul",[[36,0],[43,4]],[[36,7],[36,23]],[],["module"]],[55,2]],[[["man",[[37,4],[37,25]],[[37,22],[37,25]],["rounding_grs_mul"],["port","wire"]],["guard",[[38,4],[38,20]],[[38,15],[38,20]],["rounding_grs_mul"],["port","wire"]],["round",[[39,4],[39,20]],[[39,15],[39,20]],["rounding_grs_mul"],["port","wire"]],["sticky",[[40,4],[40,21]],[[40,15],[40,21]],["rounding_grs_mul"],["port","wire"]],["rounded_man",[[41,4],[41,34]],[[41,23],[41,34]],["rounding_grs_mul"],["port","wire"]],["exp_add",[[42,4],[42,23]],[[42,16],[42,23]],["rounding_grs_mul"],["port","wire"]],["halfway",[[44,4],[44,45]],[[44,9],[44,16]],["rounding_grs_mul"],["variable","wire"]],["lsb",[[45,4],[45,21]],[[45,9],[45,12]],["rounding_grs_mul"],["variable","wire"]],["increment",[[47,4],[47,54]],[[47,9],[47,18]],["rounding_grs_mul"],["variable","wire"]],["new_man",[[49,4],[49,37]],[[49,16],[49,23]],["rounding_grs_mul"],["variable","wire"]]]]]]],null,0]],["/home/shi/verilog/FP_32/MUL/mul_man_solving.sv",[[[[[["mul_man_solving",[[0,0],[0,91]],[[0,7],[0,22]],[],["module"]],[33,0]],[[["f1_plus",[[0,23],[0,30]],[[0,23],[0,30]],["mul_man_solving"],["port"]],["f2_plus",[[0,31],[0,38]],[[0,31],[0,38]],["mul_man_solving"],["port","f1_plus"]],["f1f2_plus_rounding",[[0,39],[0,57]],[[0,39],[0,57]],["mul_man_solving"],["port","f2_plus"]],["exponent_adden",[[0,58],[0,72]],[[0,58],[0,72]],["mul_man_solving"],["port","f1f2_plus_rounding"]],["current_exponent",[[0,73],[0,89]],[[0,73],[0,89]],["mul_man_solving"],["port","exponent_adden"]],["f1_plus",[[1,6],[1,26]],[[1,19],[1,26]],["mul_man_solving"],["port","logic"]],["f2_plus",[[2,6],[2,26]],[[2,19],[2,26]],["mul_man_solving"],["port","logic"]],["f1f2_plus_rounding",[[3,7],[3,38]],[[3,20],[3,38]],["mul_man_solving"],["port","logic"]],["exponent_adden",[[4,7],[4,32]],[[4,18],[4,32]],["mul_man_solving"],["port","logic"]],["current_exponent",[[5,6],[5,33]],[[5,17],[5,33]],["mul_man_solving"],["port","logic"]],["exp_add_from_rounding",[[7,0],[7,27]],[[7,6],[7,27]],["mul_man_solving"],["variable","logic"]],["f1_f2_48",[[9,0],[9,21]],[[9,13],[9,21]],["mul_man_solving"],["variable","logic"]],["f1f2_plus",[[9,0],[9,31]],[[9,22],[9,31]],["mul_man_solving"],["variable","f1_f2_48"]],["mul_24",[[10,0],[10,46]],[[10,14],[10,20]],["mul_man_solving"],["instance","multiplier_24"]],["shift",[[13,0],[13,16]],[[13,11],[13,16]],["mul_man_solving"],["variable","logic"]],["max_shift",[[15,0],[15,20]],[[15,11],[15,20]],["mul_man_solving"],["variable","logic"]],["shifter",[[18,0],[18,62]],[[18,17],[18,24]],["mul_man_solving"],["instance","m_n_gen_norm_mul"]],["guard",[[20,0],[20,11]],[[20,6],[20,11]],["mul_man_solving"],["variable","logic"]],["round",[[21,0],[21,11]],[[21,6],[21,11]],["mul_man_solving"],["variable","logic"]],["sticky",[[22,0],[22,12]],[[22,6],[22,12]],["mul_man_solving"],["variable","logic"]],["round_grs",[[28,0],[28,104]],[[28,17],[28,26]],["mul_man_solving"],["instance","rounding_grs_mul"]]]]],[[["multiplier_24",[[34,0],[34,33]],[[34,7],[34,20]],[],["module"]],[43,0]],[[["f1",[[34,21],[34,23]],[[34,21],[34,23]],["multiplier_24"],["port"]],["f2",[[34,24],[34,26]],[[34,24],[34,26]],["multiplier_24"],["port","f1"]],["f1f2",[[34,27],[34,31]],[[34,27],[34,31]],["multiplier_24"],["port","f2"]],["f1",[[35,6],[35,21]],[[35,19],[35,21]],["multiplier_24"],["port","logic"]],["f2",[[36,6],[36,21]],[[36,19],[36,21]],["multiplier_24"],["port","logic"]],["f1f2",[[38,7],[38,24]],[[38,20],[38,24]],["multiplier_24"],["port","logic"]]]]],[[["rounding_grs_mul",[[44,0],[51,4]],[[44,7],[44,23]],[],["module"]],[63,2]],[[["man",[[45,4],[45,25]],[[45,22],[45,25]],["rounding_grs_mul"],["port","wire"]],["guard",[[46,4],[46,20]],[[46,15],[46,20]],["rounding_grs_mul"],["port","wire"]],["round",[[47,4],[47,20]],[[47,15],[47,20]],["rounding_grs_mul"],["port","wire"]],["sticky",[[48,4],[48,21]],[[48,15],[48,21]],["rounding_grs_mul"],["port","wire"]],["rounded_man",[[49,4],[49,34]],[[49,23],[49,34]],["rounding_grs_mul"],["port","wire"]],["exp_add",[[50,4],[50,23]],[[50,16],[50,23]],["rounding_grs_mul"],["port","wire"]],["halfway",[[52,4],[52,45]],[[52,9],[52,16]],["rounding_grs_mul"],["variable","wire"]],["lsb",[[53,4],[53,21]],[[53,9],[53,12]],["rounding_grs_mul"],["variable","wire"]],["increment",[[55,4],[55,54]],[[55,9],[55,18]],["rounding_grs_mul"],["variable","wire"]],["new_man",[[57,4],[57,37]],[[57,16],[57,23]],["rounding_grs_mul"],["variable","wire"]]]]],[[["m_n_gen_norm_mul",[[64,0],[69,2]],[[64,7],[64,23]],[],["module"]],[126,8]],[[["data",[[65,4],[65,27]],[[65,23],[65,27]],["m_n_gen_norm_mul"],["port","logic"]],["max_shift",[[66,4],[66,31]],[[66,22],[66,31]],["m_n_gen_norm_mul"],["port","logic"]],["outdata",[[67,4],[67,31]],[[67,24],[67,31]],["m_n_gen_norm_mul"],["port","logic"]],["shift",[[68,4],[68,28]],[[68,23],[68,28]],["m_n_gen_norm_mul"],["port","logic"]],["shift_tmp",[[70,0],[70,20]],[[70,11],[70,20]],["m_n_gen_norm_mul"],["variable","logic"]],["tmp",[[122,0],[122,15]],[[122,12],[122,15]],["m_n_gen_norm_mul"],["variable","logic"]],["real_shift",[[122,0],[122,26]],[[122,16],[122,26]],["m_n_gen_norm_mul"],["variable","tmp"]]]]]]],null,0]],["/home/shi/verilog/FP_32/MUL/mul_prepare_exponet.sv",[[[[[["fp_mul_exp",[[3,0],[7,2]],[[3,7],[3,17]],[],["module"]],[31,0]],[[["mul1",[[4,4],[4,35]],[[4,31],[4,35]],["fp_mul_exp"],["port","logic"]],["mul2",[[5,4],[5,35]],[[5,31],[5,35]],["fp_mul_exp"],["port","logic"]],["result_exp",[[6,4],[6,43]],[[6,33],[6,43]],["fp_mul_exp"],["port","logic"]],["exp_mul1",[[9,4],[9,35]],[[9,27],[9,35]],["fp_mul_exp"],["variable","logic"]],["exp_mul2",[[9,4],[9,45]],[[9,37],[9,45]],["fp_mul_exp"],["variable","exp_mul1"]],["mul1_sign",[[14,4],[14,34]],[[14,25],[14,34]],["fp_mul_exp"],["variable","logic"]],["mul2_sign",[[15,4],[15,34]],[[15,25],[15,34]],["fp_mul_exp"],["variable","logic"]],["cout",[[19,4],[19,14]],[[19,10],[19,14]],["fp_mul_exp"],["variable","logic"]],["cout2",[[19,4],[19,20]],[[19,15],[19,20]],["fp_mul_exp"],["variable","cout"]],["result_tmp",[[20,4],[20,35]],[[20,25],[20,35]],["fp_mul_exp"],["variable","logic"]],["result_tmp2",[[20,4],[20,47]],[[20,36],[20,47]],["fp_mul_exp"],["variable","result_tmp"]],["bias",[[21,4],[21,29]],[[21,25],[21,29]],["fp_mul_exp"],["variable","logic"]],["zero_detect",[[22,4],[22,36]],[[22,25],[22,36]],["fp_mul_exp"],["variable","logic"]],["adder",[[27,4],[27,62]],[[27,20],[27,25]],["fp_mul_exp"],["instance","adder_width_mul"]],["adder2",[[28,4],[28,61]],[[28,20],[28,26]],["fp_mul_exp"],["instance","adder_width_mul"]]]]],[[["adder_width_mul",[[32,0],[32,38]],[[32,7],[32,22]],[],["module"]],[40,8]],[[["a",[[32,24],[32,25]],[[32,24],[32,25]],["adder_width_mul"],["port"]],["b",[[33,27],[33,29]],[[33,28],[33,29]],["adder_width_mul"],["port","a"]],["sum",[[32,28],[32,31]],[[32,28],[32,31]],["adder_width_mul"],["port","b"]],["cout",[[32,32],[32,36]],[[32,32],[32,36]],["adder_width_mul"],["port","sum"]],["a",[[33,6],[33,27]],[[33,26],[33,27]],["adder_width_mul"],["port","logic"]],["sum",[[34,7],[34,30]],[[34,27],[34,30]],["adder_width_mul"],["port","logic"]],["cout",[[36,7],[36,17]],[[36,13],[36,17]],["adder_width_mul"],["port","logic"]]]]]],null,null,null,[["FP_WIDTH",[[0,0],[1,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]],["EXP_WIDTH",[[1,0],[2,0]],[[1,8],[1,17]],["source.systemverilog"],["macro"]],["MANT_WIDTH",[[2,0],[3,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/shi/verilog/FP_32/MUL/normalization_mul.sv",[[[[[["fp_mul_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,0],[7,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,7],[3,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[31,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,4],[4,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,31],[4,35]]],["fp_mul_exp"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,4],[5,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,31],[5,35]]],["fp_mul_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,4],[6,43]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,33],[6,43]]],["fp_mul_exp"],["port","logic"]],["exp_mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,27],[9,35]]],["fp_mul_exp"],["variable","logic"]],["exp_mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,37],[9,45]]],["fp_mul_exp"],["variable","exp_mul1"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,4],[14,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,25],[14,34]]],["fp_mul_exp"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,4],[15,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,25],[15,34]]],["fp_mul_exp"],["variable","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,14]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,10],[19,14]]],["fp_mul_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,15],[19,20]]],["fp_mul_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,25],[20,35]]],["fp_mul_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,47]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,36],[20,47]]],["fp_mul_exp"],["variable","result_tmp"]],["bias",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,4],[21,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,25],[21,29]]],["fp_mul_exp"],["variable","logic"]],["zero_detect",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,4],[22,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,25],[22,36]]],["fp_mul_exp"],["variable","logic"]],["adder",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,4],[27,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,20],[27,25]]],["fp_mul_exp"],["instance","adder_width_mul"]],["adder2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,4],[28,61]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,20],[28,26]]],["fp_mul_exp"],["instance","adder_width_mul"]]]]],[[["adder_width_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,0],[32,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,7],[32,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[1,0]]],[[["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["adder_width_mul"],["port"]],["b",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,27],[33,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,28],[33,29]]],["adder_width_mul"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["adder_width_mul"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["adder_width_mul"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,6],[33,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,26],[33,27]]],["adder_width_mul"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,7],[34,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,27],[34,30]]],["adder_width_mul"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,7],[36,17]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,13],[36,17]]],["adder_width_mul"],["port","logic"]]]]],[[["normalizer_mul",[[2,0],[2,114]],[[2,7],[2,21]],[],["module"]],[16,0]],[[["mul1",[[2,23],[2,27]],[[2,23],[2,27]],["normalizer_mul"],["port"]],["mul2",[[3,24],[3,29]],[[3,25],[3,29]],["normalizer_mul"],["port","mul1"]],["mul1_mantissa_normalized",[[2,33],[2,57]],[[2,33],[2,57]],["normalizer_mul"],["port","mul2"]],["mul2_mantissa_normalized",[[2,59],[2,83]],[[2,59],[2,83]],["normalizer_mul"],["port","mul1_mantissa_normalized"]],["current_exponent",[[2,84],[2,100]],[[2,84],[2,100]],["normalizer_mul"],["port","mul2_mantissa_normalized"]],["result_sign",[[2,101],[2,112]],[[2,101],[2,112]],["normalizer_mul"],["port","current_exponent"]],["mul1",[[3,6],[3,24]],[[3,20],[3,24]],["normalizer_mul"],["port","logic"]],["mul1_mantissa_normalized",[[5,7],[5,44]],[[5,20],[5,44]],["normalizer_mul"],["port","logic"]],["mul2_mantissa_normalized",[[6,7],[6,44]],[[6,20],[6,44]],["normalizer_mul"],["port","logic"]],["current_exponent",[[8,7],[8,34]],[[8,18],[8,34]],["normalizer_mul"],["port","logic"]],["result_sign",[[9,7],[9,24]],[[9,13],[9,24]],["normalizer_mul"],["port","logic"]],["mfm",[[11,0],[11,102]],[[11,24],[11,27]],["normalizer_mul"],["instance","man_float_normalize_mul"]],["exp",[[12,0],[12,43]],[[12,11],[12,14]],["normalizer_mul"],["instance","fp_mul_exp"]]]]],[[["man_float_normalize_mul",[[17,0],[25,2]],[[17,7],[17,30]],[],["module"]],[61,0]],[[["mul1",[[18,4],[18,27]],[[18,23],[18,27]],["man_float_normalize_mul"],["port","logic"]],["mul2",[[19,4],[19,27]],[[19,23],[19,27]],["man_float_normalize_mul"],["port","logic"]],["mul1_mantissa_normalized",[[20,4],[20,48]],[[20,24],[20,48]],["man_float_normalize_mul"],["port","logic"]],["mul2_mantissa_normalized",[[21,4],[21,48]],[[21,24],[21,48]],["man_float_normalize_mul"],["port","logic"]],["result_sign",[[24,4],[24,28]],[[24,17],[24,28]],["man_float_normalize_mul"],["port","logic"]],["mul1_exponent",[[26,4],[26,29]],[[26,16],[26,29]],["man_float_normalize_mul"],["variable","logic"]],["mul2_exponent",[[27,4],[27,29]],[[27,16],[27,29]],["man_float_normalize_mul"],["variable","logic"]],["mul1_sign",[[30,4],[30,19]],[[30,10],[30,19]],["man_float_normalize_mul"],["variable","logic"]],["mul2_sign",[[30,4],[30,30]],[[30,21],[30,30]],["man_float_normalize_mul"],["variable","mul1_sign"]],["mul1_mantissa",[[31,4],[31,30]],[[31,17],[31,30]],["man_float_normalize_mul"],["variable","logic"]],["mul2_mantissa",[[32,4],[32,30]],[[32,17],[32,30]],["man_float_normalize_mul"],["variable","logic"]],["mul1_tmp",[[42,4],[42,25]],[[42,17],[42,25]],["man_float_normalize_mul"],["variable","logic"]],["mul2_tmp",[[42,4],[42,35]],[[42,27],[42,35]],["man_float_normalize_mul"],["variable","mul1_tmp"]]]]]],["/home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv"]],null,0]],["/home/shi/verilog/FP_32/MUL/normalization.sv",[[[[[["normalizer_mul",[[2,0],[2,136]],[[2,7],[2,21]],[],["module"]],[18,0]],[[["mul1",[[2,23],[2,27]],[[2,23],[2,27]],["normalizer_mul"],["port"]],["mul2",[[3,24],[3,29]],[[3,25],[3,29]],["normalizer_mul"],["port","mul1"]],["mul1_mantissa_normalized",[[2,33],[2,57]],[[2,33],[2,57]],["normalizer_mul"],["port","mul2"]],["mul2_mantissa_normalized",[[2,59],[2,83]],[[2,59],[2,83]],["normalizer_mul"],["port","mul1_mantissa_normalized"]],["current_exponent",[[2,84],[2,100]],[[2,84],[2,100]],["normalizer_mul"],["port","mul2_mantissa_normalized"]],["result_sign",[[2,101],[2,112]],[[2,101],[2,112]],["normalizer_mul"],["port","current_exponent"]],["mul1_shift",[[2,113],[2,123]],[[2,113],[2,123]],["normalizer_mul"],["port","result_sign"]],["mul2_shift",[[2,124],[2,134]],[[2,124],[2,134]],["normalizer_mul"],["port","mul1_shift"]],["mul1",[[3,6],[3,24]],[[3,20],[3,24]],["normalizer_mul"],["port","logic"]],["mul1_mantissa_normalized",[[5,7],[5,44]],[[5,20],[5,44]],["normalizer_mul"],["port","logic"]],["mul2_mantissa_normalized",[[6,7],[6,44]],[[6,20],[6,44]],["normalizer_mul"],["port","logic"]],["current_exponent",[[8,7],[8,34]],[[8,18],[8,34]],["normalizer_mul"],["port","logic"]],["result_sign",[[9,7],[9,24]],[[9,13],[9,24]],["normalizer_mul"],["port","logic"]],["mul1_shift",[[10,7],[10,29]],[[10,19],[10,29]],["normalizer_mul"],["port","logic"]],["mul2_shift",[[11,7],[11,29]],[[11,19],[11,29]],["normalizer_mul"],["port","logic"]],["mfm",[[13,0],[13,124]],[[13,24],[13,27]],["normalizer_mul"],["instance","man_float_normalize_mul"]],["exp",[[14,0],[14,43]],[[14,11],[14,14]],["normalizer_mul"],["instance","fp_mul_exp"]]]]],[[["man_float_normalize_mul",[[19,0],[27,2]],[[19,7],[19,30]],[],["module"]],[58,0]],[[["mul1",[[20,4],[20,27]],[[20,23],[20,27]],["man_float_normalize_mul"],["port","logic"]],["mul2",[[21,4],[21,27]],[[21,23],[21,27]],["man_float_normalize_mul"],["port","logic"]],["mul1_mantissa_normalized",[[22,4],[22,48]],[[22,24],[22,48]],["man_float_normalize_mul"],["port","logic"]],["mul2_mantissa_normalized",[[23,4],[23,48]],[[23,24],[23,48]],["man_float_normalize_mul"],["port","logic"]],["mul1_shift",[[24,4],[24,33]],[[24,23],[24,33]],["man_float_normalize_mul"],["port","logic"]],["mul2_shift",[[25,4],[25,33]],[[25,23],[25,33]],["man_float_normalize_mul"],["port","logic"]],["result_sign",[[26,4],[26,28]],[[26,17],[26,28]],["man_float_normalize_mul"],["port","logic"]],["mul1_exponent",[[28,4],[28,29]],[[28,16],[28,29]],["man_float_normalize_mul"],["variable","logic"]],["mul2_exponent",[[29,4],[29,29]],[[29,16],[29,29]],["man_float_normalize_mul"],["variable","logic"]],["mul1_sign",[[32,4],[32,19]],[[32,10],[32,19]],["man_float_normalize_mul"],["variable","logic"]],["mul2_sign",[[32,4],[32,30]],[[32,21],[32,30]],["man_float_normalize_mul"],["variable","mul1_sign"]],["mul1_mantissa",[[33,4],[33,30]],[[33,17],[33,30]],["man_float_normalize_mul"],["variable","logic"]],["mul2_mantissa",[[34,4],[34,30]],[[34,17],[34,30]],["man_float_normalize_mul"],["variable","logic"]],["mul1_tmp",[[44,4],[44,25]],[[44,17],[44,25]],["man_float_normalize_mul"],["variable","logic"]],["mul2_tmp",[[44,4],[44,35]],[[44,27],[44,35]],["man_float_normalize_mul"],["variable","mul1_tmp"]],["mng",[[51,4],[51,62]],[[51,12],[51,15]],["man_float_normalize_mul"],["instance","m_n_gen"]],["mng2",[[52,4],[52,63]],[[52,12],[52,16]],["man_float_normalize_mul"],["instance","m_n_gen"]]]]],[[["m_n_gen",[[59,0],[63,2]],[[59,7],[59,14]],[],["module"]],[92,0]],[[["data",[[60,4],[60,27]],[[60,23],[60,27]],["m_n_gen"],["port","logic"]],["outdata",[[61,4],[61,31]],[[61,24],[61,31]],["m_n_gen"],["port","logic"]],["shift",[[62,4],[62,28]],[[62,23],[62,28]],["m_n_gen"],["port","logic"]]]]]]],null,0]],["/home/shi/verilog/FP_32/MUL/prepare_exponet.sv",[[[[[["fp_mul_exp",[[3,0],[7,2]],[[3,7],[3,17]],[],["module"]],[31,0]],[[["mul1",[[4,4],[4,35]],[[4,31],[4,35]],["fp_mul_exp"],["port","logic"]],["mul2",[[5,4],[5,35]],[[5,31],[5,35]],["fp_mul_exp"],["port","logic"]],["result_exp",[[6,4],[6,43]],[[6,33],[6,43]],["fp_mul_exp"],["port","logic"]],["exp_mul1",[[9,4],[9,35]],[[9,27],[9,35]],["fp_mul_exp"],["variable","logic"]],["exp_mul2",[[9,4],[9,45]],[[9,37],[9,45]],["fp_mul_exp"],["variable","exp_mul1"]],["mul1_sign",[[14,4],[14,34]],[[14,25],[14,34]],["fp_mul_exp"],["variable","logic"]],["mul2_sign",[[15,4],[15,34]],[[15,25],[15,34]],["fp_mul_exp"],["variable","logic"]],["cout",[[19,4],[19,14]],[[19,10],[19,14]],["fp_mul_exp"],["variable","logic"]],["cout2",[[19,4],[19,20]],[[19,15],[19,20]],["fp_mul_exp"],["variable","cout"]],["result_tmp",[[20,4],[20,35]],[[20,25],[20,35]],["fp_mul_exp"],["variable","logic"]],["result_tmp2",[[20,4],[20,47]],[[20,36],[20,47]],["fp_mul_exp"],["variable","result_tmp"]],["bias",[[21,4],[21,29]],[[21,25],[21,29]],["fp_mul_exp"],["variable","logic"]],["zero_detect",[[22,4],[22,36]],[[22,25],[22,36]],["fp_mul_exp"],["variable","logic"]],["adder",[[27,4],[27,62]],[[27,20],[27,25]],["fp_mul_exp"],["instance","adder_width_mul"]],["adder2",[[28,4],[28,61]],[[28,20],[28,26]],["fp_mul_exp"],["instance","adder_width_mul"]]]]],[[["adder_width_mul",[[32,0],[32,38]],[[32,7],[32,22]],[],["module"]],[40,8]],[[["a",[[32,24],[32,25]],[[32,24],[32,25]],["adder_width_mul"],["port"]],["b",[[33,27],[33,29]],[[33,28],[33,29]],["adder_width_mul"],["port","a"]],["sum",[[32,28],[32,31]],[[32,28],[32,31]],["adder_width_mul"],["port","b"]],["cout",[[32,32],[32,36]],[[32,32],[32,36]],["adder_width_mul"],["port","sum"]],["a",[[33,6],[33,27]],[[33,26],[33,27]],["adder_width_mul"],["port","logic"]],["sum",[[34,7],[34,30]],[[34,27],[34,30]],["adder_width_mul"],["port","logic"]],["cout",[[36,7],[36,17]],[[36,13],[36,17]],["adder_width_mul"],["port","logic"]]]]]],null,null,null,[["FP_WIDTH",[[0,0],[1,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]],["EXP_WIDTH",[[1,0],[2,0]],[[1,8],[1,17]],["source.systemverilog"],["macro"]],["MANT_WIDTH",[[2,0],[3,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]]]],null,0]],["/home/shi/verilog/FP_32/MUL/tb_FP32_mul_prototype.sv",[[[[[["mul_man_solving",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,0],[0,91]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,7],[0,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[33,0]]],[[["f1_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,23],[0,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,23],[0,30]]],["mul_man_solving"],["port"]],["f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,31],[0,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,31],[0,38]]],["mul_man_solving"],["port","f1_plus"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,39],[0,57]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,39],[0,57]]],["mul_man_solving"],["port","f2_plus"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,58],[0,72]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,58],[0,72]]],["mul_man_solving"],["port","f1f2_plus_rounding"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,73],[0,89]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,73],[0,89]]],["mul_man_solving"],["port","exponent_adden"]],["f1_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[1,6],[1,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[1,19],[1,26]]],["mul_man_solving"],["port","logic"]],["f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[2,6],[2,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[2,19],[2,26]]],["mul_man_solving"],["port","logic"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[3,7],[3,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[3,20],[3,38]]],["mul_man_solving"],["port","logic"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[4,7],[4,32]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[4,18],[4,32]]],["mul_man_solving"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[5,6],[5,33]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[5,17],[5,33]]],["mul_man_solving"],["port","logic"]],["exp_add_from_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[7,0],[7,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[7,6],[7,27]]],["mul_man_solving"],["variable","logic"]],["f1_f2_48",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,0],[9,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,13],[9,21]]],["mul_man_solving"],["variable","logic"]],["f1f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,0],[9,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,22],[9,31]]],["mul_man_solving"],["variable","f1_f2_48"]],["mul_24",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[10,0],[10,46]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[10,14],[10,20]]],["mul_man_solving"],["instance","multiplier_24"]],["shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[13,0],[13,16]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[13,11],[13,16]]],["mul_man_solving"],["variable","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[15,0],[15,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[15,11],[15,20]]],["mul_man_solving"],["variable","logic"]],["shifter",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[18,0],[18,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[18,17],[18,24]]],["mul_man_solving"],["instance","m_n_gen_norm_mul"]],["guard",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[20,0],[20,11]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[20,6],[20,11]]],["mul_man_solving"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[21,0],[21,11]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[21,6],[21,11]]],["mul_man_solving"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[22,0],[22,12]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[22,6],[22,12]]],["mul_man_solving"],["variable","logic"]],["round_grs",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[28,0],[28,104]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[28,17],[28,26]]],["mul_man_solving"],["instance","rounding_grs_mul"]]]]],[[["multiplier_24",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,0],[34,33]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,7],[34,20]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[43,0]]],[[["f1",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,21],[34,23]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,21],[34,23]]],["multiplier_24"],["port"]],["f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,24],[34,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,24],[34,26]]],["multiplier_24"],["port","f1"]],["f1f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,27],[34,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,27],[34,31]]],["multiplier_24"],["port","f2"]],["f1",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[35,6],[35,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[35,19],[35,21]]],["multiplier_24"],["port","logic"]],["f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[36,6],[36,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[36,19],[36,21]]],["multiplier_24"],["port","logic"]],["f1f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[38,7],[38,24]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[38,20],[38,24]]],["multiplier_24"],["port","logic"]]]]],[[["rounding_grs_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[44,0],[51,4]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[44,7],[44,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[63,2]]],[[["man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[45,4],[45,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[45,22],[45,25]]],["rounding_grs_mul"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[46,4],[46,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[46,15],[46,20]]],["rounding_grs_mul"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[47,4],[47,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[47,15],[47,20]]],["rounding_grs_mul"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[48,4],[48,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[48,15],[48,21]]],["rounding_grs_mul"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[49,4],[49,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[49,23],[49,34]]],["rounding_grs_mul"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[50,4],[50,23]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[50,16],[50,23]]],["rounding_grs_mul"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[52,4],[52,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[52,9],[52,16]]],["rounding_grs_mul"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[53,4],[53,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[53,9],[53,12]]],["rounding_grs_mul"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[55,4],[55,54]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[55,9],[55,18]]],["rounding_grs_mul"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[57,4],[57,37]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[57,16],[57,23]]],["rounding_grs_mul"],["variable","wire"]]]]],[[["m_n_gen_norm_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[64,0],[69,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[64,7],[64,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[1,31]]],[[["data",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[65,4],[65,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[65,23],[65,27]]],["m_n_gen_norm_mul"],["port","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[66,4],[66,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[66,22],[66,31]]],["m_n_gen_norm_mul"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[67,4],[67,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[67,24],[67,31]]],["m_n_gen_norm_mul"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[68,4],[68,28]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[68,23],[68,28]]],["m_n_gen_norm_mul"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[70,0],[70,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[70,11],[70,20]]],["m_n_gen_norm_mul"],["variable","logic"]],["tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,0],[122,15]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,12],[122,15]]],["m_n_gen_norm_mul"],["variable","logic"]],["real_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,0],[122,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,16],[122,26]]],["m_n_gen_norm_mul"],["variable","tmp"]]]]],[[["fp_mul_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,0],[7,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,7],[3,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[31,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,4],[4,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,31],[4,35]]],["fp_mul_exp"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,4],[5,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,31],[5,35]]],["fp_mul_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,4],[6,43]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,33],[6,43]]],["fp_mul_exp"],["port","logic"]],["exp_mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,27],[9,35]]],["fp_mul_exp"],["variable","logic"]],["exp_mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,37],[9,45]]],["fp_mul_exp"],["variable","exp_mul1"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,4],[14,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,25],[14,34]]],["fp_mul_exp"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,4],[15,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,25],[15,34]]],["fp_mul_exp"],["variable","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,14]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,10],[19,14]]],["fp_mul_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,15],[19,20]]],["fp_mul_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,25],[20,35]]],["fp_mul_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,47]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,36],[20,47]]],["fp_mul_exp"],["variable","result_tmp"]],["bias",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,4],[21,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,25],[21,29]]],["fp_mul_exp"],["variable","logic"]],["zero_detect",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,4],[22,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,25],[22,36]]],["fp_mul_exp"],["variable","logic"]],["adder",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,4],[27,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,20],[27,25]]],["fp_mul_exp"],["instance","adder_width_mul"]],["adder2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,4],[28,61]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,20],[28,26]]],["fp_mul_exp"],["instance","adder_width_mul"]]]]],[[["adder_width_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,0],[32,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,7],[32,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[1,0]]],[[["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["adder_width_mul"],["port"]],["b",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,27],[33,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,28],[33,29]]],["adder_width_mul"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["adder_width_mul"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["adder_width_mul"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,6],[33,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,26],[33,27]]],["adder_width_mul"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,7],[34,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,27],[34,30]]],["adder_width_mul"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,7],[36,17]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,13],[36,17]]],["adder_width_mul"],["port","logic"]]]]],[[["normalizer_mul",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,0],[2,114]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[16,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,23],[2,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,23],[2,27]]],["normalizer_mul"],["port"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,24],[3,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,25],[3,29]]],["normalizer_mul"],["port","mul1"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,33],[2,57]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,33],[2,57]]],["normalizer_mul"],["port","mul2"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,59],[2,83]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,59],[2,83]]],["normalizer_mul"],["port","mul1_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,84],[2,100]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,84],[2,100]]],["normalizer_mul"],["port","mul2_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,101],[2,112]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,101],[2,112]]],["normalizer_mul"],["port","current_exponent"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,6],[3,24]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,20],[3,24]]],["normalizer_mul"],["port","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[5,7],[5,44]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[5,20],[5,44]]],["normalizer_mul"],["port","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[6,7],[6,44]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[6,20],[6,44]]],["normalizer_mul"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[8,18],[8,34]]],["normalizer_mul"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[9,13],[9,24]]],["normalizer_mul"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[11,0],[11,102]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[11,24],[11,27]]],["normalizer_mul"],["instance","man_float_normalize_mul"]],["exp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[12,0],[12,43]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[12,11],[12,14]]],["normalizer_mul"],["instance","fp_mul_exp"]]]]],[[["man_float_normalize_mul",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[17,0],[25,2]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[17,7],[17,30]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[2,27]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[18,4],[18,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[18,23],[18,27]]],["man_float_normalize_mul"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[19,4],[19,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[19,23],[19,27]]],["man_float_normalize_mul"],["port","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[20,4],[20,48]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[20,24],[20,48]]],["man_float_normalize_mul"],["port","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[21,4],[21,48]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[21,24],[21,48]]],["man_float_normalize_mul"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[24,4],[24,28]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[24,17],[24,28]]],["man_float_normalize_mul"],["port","logic"]],["mul1_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[26,4],[26,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[26,16],[26,29]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[27,16],[27,29]]],["man_float_normalize_mul"],["variable","logic"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,4],[30,19]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,10],[30,19]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,4],[30,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,21],[30,30]]],["man_float_normalize_mul"],["variable","mul1_sign"]],["mul1_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[31,4],[31,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[31,17],[31,30]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[32,4],[32,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[32,17],[32,30]]],["man_float_normalize_mul"],["variable","logic"]],["mul1_tmp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,4],[42,25]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,17],[42,25]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_tmp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,4],[42,35]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,27],[42,35]]],["man_float_normalize_mul"],["variable","mul1_tmp"]]]]],[[["FP32_mul",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,0],[3,39]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,7],[3,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[0,24]]],[[["clk",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[8,6],[8,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[8,6],[8,9]]],["FP32_mul"],["port"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,20],[3,24]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,20],[3,24]]],["FP32_mul"],["port","clk"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,25],[3,29]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,25],[3,29]]],["FP32_mul"],["port","mul1"]],["product",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,30],[3,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,30],[3,37]]],["FP32_mul"],["port","mul2"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[6,6],[6,23]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[6,19],[6,23]]],["FP32_mul"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[7,6],[7,23]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[7,19],[7,23]]],["FP32_mul"],["port","logic"]],["product",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[9,7],[9,27]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[9,20],[9,27]]],["FP32_mul"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[11,0],[11,28]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[11,12],[11,28]]],["FP32_mul"],["variable","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[12,0],[12,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[12,13],[12,37]]],["FP32_mul"],["variable","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[13,0],[13,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[13,13],[13,37]]],["FP32_mul"],["variable","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[15,0],[15,17]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[15,6],[15,17]]],["FP32_mul"],["variable","logic"]],["mul1_shift",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[16,0],[16,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[16,12],[16,22]]],["FP32_mul"],["variable","logic"]],["mul2_shift",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[17,0],[17,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[17,12],[17,22]]],["FP32_mul"],["variable","logic"]],["norm",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[19,0],[19,110]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[19,15],[19,19]]],["FP32_mul"],["instance","normalizer_mul"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[21,0],[21,31]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[21,13],[21,31]]],["FP32_mul"],["variable","logic"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[22,0],[22,25]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[22,11],[22,25]]],["FP32_mul"],["variable","logic"]],["main_part",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[25,0],[25,128]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[25,16],[25,25]]],["FP32_mul"],["instance","mul_man_solving"]],["final_exponent",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[26,0],[26,30]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[26,16],[26,30]]],["FP32_mul"],["variable","logic"]],["final_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[29,0],[29,27]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[29,13],[29,27]]],["FP32_mul"],["variable","logic"]],["product_wire",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[31,0],[31,24]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[31,12],[31,24]]],["FP32_mul"],["variable","logic"]]]]],[[["tb_FP32_mul",[[3,0],[3,21]],[[3,7],[3,18]],[],["module"]],[38,9]],[[["mul1",[[6,0],[6,17]],[[6,13],[6,17]],["tb_FP32_mul"],["variable","logic"]],["mul2",[[7,1],[7,18]],[[7,14],[7,18]],["tb_FP32_mul"],["variable","logic"]],["product",[[8,0],[8,20]],[[8,13],[8,20]],["tb_FP32_mul"],["variable","logic"]],["mul",[[10,2],[10,34]],[[10,11],[10,14]],["tb_FP32_mul"],["instance","FP32_mul"]]]]]],["/home/shi/verilog/FP_32/FPU_32/FP32_mul.sv"]],null,0]],["/home/shi/verilog/FP_TMUL_16/source.sv",[[],null,0]],["/home/shi/verilog/FPU_32_FMA/div_normalization.sv",[[[[[["fp_div_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,0],[9,2]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[35,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,4],[6,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,31],[6,39]]],["fp_div_exp"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,4],[7,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,31],[7,38]]],["fp_div_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,4],[8,43]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,33],[8,43]]],["fp_div_exp"],["port","logic"]],["exp_dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,27],[11,39]]],["fp_div_exp"],["variable","logic"]],["exp_divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,41],[11,52]]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,4],[16,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,25],[16,38]]],["fp_div_exp"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,37]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,25],[17,37]]],["fp_div_exp"],["variable","logic"]],["divisor_comple",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,38],[17,52]]],["fp_div_exp"],["variable","divisor_sign"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,14]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,10],[22,14]]],["fp_div_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,20]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,15],[22,20]]],["fp_div_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,35]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,25],[23,35]]],["fp_div_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,47]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,36],[23,47]]],["fp_div_exp"],["variable","result_tmp"]],["adder",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,4],[24,67]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,16],[24,21]]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,4],[25,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,24],[25,34]]],["fp_div_exp"],["variable","logic"]],["bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,25],[27,29]]],["fp_div_exp"],["variable","logic"]],["adder2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,4],[30,57]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,16],[30,22]]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,0],[36,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,7],[36,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[1,14]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["adder_width"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,27],[37,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,28],[37,29]]],["adder_width"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["adder_width"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["adder_width"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,6],[37,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,26],[37,27]]],["adder_width"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,7],[38,30]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,27],[38,30]]],["adder_width"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,7],[40,17]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,13],[40,17]]],["adder_width"],["port","logic"]]]]],[[["div_normalizer",[[2,0],[2,157]],[[2,7],[2,21]],[],["module"]],[18,0]],[[["dividend",[[2,23],[2,31]],[[2,23],[2,31]],["div_normalizer"],["port"]],["divisor",[[3,28],[3,36]],[[3,29],[3,36]],["div_normalizer"],["port","dividend"]],["dividend_mantissa_normalized",[[2,40],[2,68]],[[2,40],[2,68]],["div_normalizer"],["port","divisor"]],["divisor_mantissa_normalized",[[2,70],[2,97]],[[2,70],[2,97]],["div_normalizer"],["port","dividend_mantissa_normalized"]],["current_exponent",[[2,98],[2,114]],[[2,98],[2,114]],["div_normalizer"],["port","divisor_mantissa_normalized"]],["result_sign",[[2,115],[2,126]],[[2,115],[2,126]],["div_normalizer"],["port","current_exponent"]],["dividend_shift",[[2,127],[2,141]],[[2,127],[2,141]],["div_normalizer"],["port","result_sign"]],["divisor_shift",[[2,142],[2,155]],[[2,142],[2,155]],["div_normalizer"],["port","dividend_shift"]],["dividend",[[3,6],[3,28]],[[3,20],[3,28]],["div_normalizer"],["port","logic"]],["dividend_mantissa_normalized",[[5,7],[5,48]],[[5,20],[5,48]],["div_normalizer"],["port","logic"]],["divisor_mantissa_normalized",[[6,7],[6,47]],[[6,20],[6,47]],["div_normalizer"],["port","logic"]],["current_exponent",[[8,7],[8,34]],[[8,18],[8,34]],["div_normalizer"],["port","logic"]],["result_sign",[[9,7],[9,24]],[[9,13],[9,24]],["div_normalizer"],["port","logic"]],["dividend_shift",[[10,7],[10,33]],[[10,19],[10,33]],["div_normalizer"],["port","logic"]],["divisor_shift",[[11,7],[11,32]],[[11,19],[11,32]],["div_normalizer"],["port","logic"]],["mfm",[[13,0],[13,141]],[[13,20],[13,23]],["div_normalizer"],["instance","man_float_normalize"]],["exp",[[14,0],[14,50]],[[14,11],[14,14]],["div_normalizer"],["instance","fp_div_exp"]]]]],[[["man_float_normalize",[[19,0],[27,2]],[[19,7],[19,26]],[],["module"]],[58,0]],[[["dividend",[[20,4],[20,31]],[[20,23],[20,31]],["man_float_normalize"],["port","logic"]],["divisor",[[21,4],[21,30]],[[21,23],[21,30]],["man_float_normalize"],["port","logic"]],["dividend_mantissa_normalized",[[22,4],[22,52]],[[22,24],[22,52]],["man_float_normalize"],["port","logic"]],["divisor_mantissa_normalized",[[23,4],[23,51]],[[23,24],[23,51]],["man_float_normalize"],["port","logic"]],["dividend_shift",[[24,4],[24,37]],[[24,23],[24,37]],["man_float_normalize"],["port","logic"]],["divisor_shift",[[25,4],[25,36]],[[25,23],[25,36]],["man_float_normalize"],["port","logic"]],["result_sign",[[26,4],[26,28]],[[26,17],[26,28]],["man_float_normalize"],["port","logic"]],["dividend_exponent",[[28,4],[28,33]],[[28,16],[28,33]],["man_float_normalize"],["variable","logic"]],["divisor_exponent",[[29,4],[29,32]],[[29,16],[29,32]],["man_float_normalize"],["variable","logic"]],["dividend_sign",[[32,4],[32,23]],[[32,10],[32,23]],["man_float_normalize"],["variable","logic"]],["divisor_sign",[[32,4],[32,37]],[[32,25],[32,37]],["man_float_normalize"],["variable","dividend_sign"]],["dividend_mantissa",[[33,4],[33,34]],[[33,17],[33,34]],["man_float_normalize"],["variable","logic"]],["divisor_mantissa",[[34,4],[34,33]],[[34,17],[34,33]],["man_float_normalize"],["variable","logic"]],["dividend_tmp",[[44,4],[44,29]],[[44,17],[44,29]],["man_float_normalize"],["variable","logic"]],["divisor_tmp",[[44,4],[44,42]],[[44,31],[44,42]],["man_float_normalize"],["variable","dividend_tmp"]],["mng",[[51,4],[51,78]],[[51,16],[51,19]],["man_float_normalize"],["instance","m_n_gen_div"]],["mng2",[[52,4],[52,76]],[[52,16],[52,20]],["man_float_normalize"],["instance","m_n_gen_div"]]]]],[[["m_n_gen_div",[[59,0],[63,2]],[[59,7],[59,18]],[],["module"]],[92,0]],[[["data",[[60,4],[60,27]],[[60,23],[60,27]],["m_n_gen_div"],["port","logic"]],["outdata",[[61,4],[61,31]],[[61,24],[61,31]],["m_n_gen_div"],["port","logic"]],["shift",[[62,4],[62,28]],[[62,23],[62,28]],["m_n_gen_div"],["port","logic"]]]]]],["/home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv"]],null,0]],["/home/shi/verilog/FPU_32_FMA/div_post_processing.sv",[[[[[["div_post_processing",[[0,0],[8,6]],[[0,7],[0,26]],[],["module"]],[29,0]],[[["result",[[1,4],[1,29]],[[1,23],[1,29]],["div_post_processing"],["port","logic"]],["shift_nums",[[2,4],[2,31]],[[2,21],[2,31]],["div_post_processing"],["port","logic"]],["exp_add",[[3,4],[3,23]],[[3,16],[3,23]],["div_post_processing"],["port","logic"]],["right_shift",[[4,4],[4,27]],[[4,16],[4,27]],["div_post_processing"],["port","logic"]],["resultsign",[[5,4],[5,26]],[[5,16],[5,26]],["div_post_processing"],["port","logic"]],["current_exponent",[[6,4],[6,38]],[[6,22],[6,38]],["div_post_processing"],["port","logic"]],["quotient",[[7,4],[7,31]],[[7,23],[7,31]],["div_post_processing"],["port","logic"]],["result_temp",[[10,4],[10,28]],[[10,17],[10,28]],["div_post_processing"],["variable","logic"]],["exponent_addend",[[13,4],[13,31]],[[13,16],[13,31]],["div_post_processing"],["variable","logic"]],["result_shifted",[[14,4],[14,31]],[[14,17],[14,31]],["div_post_processing"],["variable","logic"]],["mngen",[[16,4],[16,64]],[[16,14],[16,19]],["div_post_processing"],["instance","m_n_gen_2"]],["exponent_final",[[17,4],[17,29]],[[17,15],[17,29]],["div_post_processing"],["variable","logic"]],["addend_copmplement",[[19,4],[19,34]],[[19,16],[19,34]],["div_post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",[[30,0],[34,2]],[[30,7],[30,16]],[],["module"]],[61,8]],[[["data",[[31,4],[31,27]],[[31,23],[31,27]],["m_n_gen_2"],["port","logic"]],["outdata",[[32,4],[32,31]],[[32,24],[32,31]],["m_n_gen_2"],["port","logic"]],["shift",[[33,4],[33,28]],[[33,23],[33,28]],["m_n_gen_2"],["port","logic"]]]]]]],null,0]],["/home/shi/verilog/FPU_32_FMA/div_prepare_exponet.sv",[[[[[["fp_div_exp",[[5,0],[9,2]],[[5,7],[5,17]],[],["module"]],[35,0]],[[["dividend",[[6,4],[6,39]],[[6,31],[6,39]],["fp_div_exp"],["port","logic"]],["divisor",[[7,4],[7,38]],[[7,31],[7,38]],["fp_div_exp"],["port","logic"]],["result_exp",[[8,4],[8,43]],[[8,33],[8,43]],["fp_div_exp"],["port","logic"]],["exp_dividend",[[11,4],[11,39]],[[11,27],[11,39]],["fp_div_exp"],["variable","logic"]],["exp_divisor",[[11,4],[11,52]],[[11,41],[11,52]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",[[16,4],[16,38]],[[16,25],[16,38]],["fp_div_exp"],["variable","logic"]],["divisor_sign",[[17,4],[17,37]],[[17,25],[17,37]],["fp_div_exp"],["variable","logic"]],["divisor_comple",[[17,4],[17,52]],[[17,38],[17,52]],["fp_div_exp"],["variable","divisor_sign"]],["cout",[[22,4],[22,14]],[[22,10],[22,14]],["fp_div_exp"],["variable","logic"]],["cout2",[[22,4],[22,20]],[[22,15],[22,20]],["fp_div_exp"],["variable","cout"]],["result_tmp",[[23,4],[23,35]],[[23,25],[23,35]],["fp_div_exp"],["variable","logic"]],["result_tmp2",[[23,4],[23,47]],[[23,36],[23,47]],["fp_div_exp"],["variable","result_tmp"]],["adder",[[24,4],[24,67]],[[24,16],[24,21]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",[[25,4],[25,34]],[[25,24],[25,34]],["fp_div_exp"],["variable","logic"]],["bias",[[27,4],[27,29]],[[27,25],[27,29]],["fp_div_exp"],["variable","logic"]],["adder2",[[30,4],[30,57]],[[30,16],[30,22]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",[[36,0],[36,34]],[[36,7],[36,18]],[],["module"]],[44,9]],[[["a",[[36,20],[36,21]],[[36,20],[36,21]],["adder_width"],["port"]],["b",[[37,27],[37,29]],[[37,28],[37,29]],["adder_width"],["port","a"]],["sum",[[36,24],[36,27]],[[36,24],[36,27]],["adder_width"],["port","b"]],["cout",[[36,28],[36,32]],[[36,28],[36,32]],["adder_width"],["port","sum"]],["a",[[37,6],[37,27]],[[37,26],[37,27]],["adder_width"],["port","logic"]],["sum",[[38,7],[38,30]],[[38,27],[38,30]],["adder_width"],["port","logic"]],["cout",[[40,7],[40,17]],[[40,13],[40,17]],["adder_width"],["port","logic"]]]]]],null,null,null,[["FP_WIDTH",[[0,0],[1,0]],[[0,8],[0,16]],["source.systemverilog"],["macro"]],["EXP_WIDTH",[[1,0],[2,0]],[[1,8],[1,17]],["source.systemverilog"],["macro"]],["MANT_WIDTH",[[2,0],[3,0]],[[2,8],[2,18]],["source.systemverilog"],["macro"]],["BIAS",[[3,0],[5,0]],[[3,8],[3,12]],["source.systemverilog"],["macro"]]]],null,0]],["/home/shi/verilog/FPU_32_FMA/FMA_32.sv",[[[[[["FMA_32",[[3,0],[3,32]],[[3,7],[3,13]],[],["module"]],[106,0]],[[["a",[[3,14],[3,15]],[[3,14],[3,15]],["FMA_32"],["port"]],["b",[[4,19],[4,21]],[[4,20],[4,21]],["FMA_32"],["port","a"]],["c",[[4,21],[4,23]],[[4,22],[4,23]],["FMA_32"],["port","b"]],["result",[[3,20],[3,26]],[[3,20],[3,26]],["FMA_32"],["port","c"]],["clk",[[3,27],[3,30]],[[3,27],[3,30]],["FMA_32"],["port","result"]],["a",[[4,6],[4,19]],[[4,18],[4,19]],["FMA_32"],["port","logic"]],["result",[[5,7],[5,25]],[[5,19],[5,25]],["FMA_32"],["port","logic"]],["clk",[[6,6],[6,15]],[[6,12],[6,15]],["FMA_32"],["port","logic"]],["sign_a",[[8,0],[8,12]],[[8,6],[8,12]],["FMA_32"],["variable","logic"]],["sign_b",[[8,0],[8,19]],[[8,13],[8,19]],["FMA_32"],["variable","sign_a"]],["sign_c",[[8,0],[8,26]],[[8,20],[8,26]],["FMA_32"],["variable","sign_b"]],["exp_a",[[9,0],[9,16]],[[9,11],[9,16]],["FMA_32"],["variable","logic"]],["exp_b",[[9,0],[9,22]],[[9,17],[9,22]],["FMA_32"],["variable","exp_a"]],["exp_c",[[9,0],[9,28]],[[9,23],[9,28]],["FMA_32"],["variable","exp_b"]],["man_a",[[10,0],[10,17]],[[10,12],[10,17]],["FMA_32"],["variable","logic"]],["man_b",[[10,0],[10,23]],[[10,18],[10,23]],["FMA_32"],["variable","man_a"]],["man_c",[[10,0],[10,29]],[[10,24],[10,29]],["FMA_32"],["variable","man_b"]],["mul_a_b",[[11,0],[11,19]],[[11,12],[11,19]],["FMA_32"],["variable","logic"]],["true_exp_ab_signed",[[12,0],[12,29]],[[12,11],[12,29]],["FMA_32"],["variable","logic"]],["true_exp_c_minus_ab_signed",[[12,0],[12,56]],[[12,30],[12,56]],["FMA_32"],["variable","true_exp_ab_signed"]],["ex_a",[[13,0],[13,42]],[[13,16],[13,20]],["FMA_32"],["instance","extractor_FP_32"]],["ex_b",[[14,0],[14,42]],[[14,16],[14,20]],["FMA_32"],["instance","extractor_FP_32"]],["ex_c",[[15,0],[15,42]],[[15,16],[15,20]],["FMA_32"],["instance","extractor_FP_32"]],["mul",[[17,0],[17,31]],[[17,7],[17,10]],["FMA_32"],["instance","mul_24"]],["preprocessing",[[18,0],[18,94]],[[18,15],[18,28]],["FMA_32"],["instance","pre_processing"]],["ext_mul_ab",[[20,0],[20,23]],[[20,13],[20,23]],["FMA_32"],["variable","logic"]],["ext_man_c_tmp",[[20,0],[20,38]],[[20,25],[20,38]],["FMA_32"],["variable","ext_mul_ab"]],["ext_man_c",[[20,0],[20,48]],[[20,39],[20,48]],["FMA_32"],["variable","ext_man_c_tmp"]],["shift",[[23,0],[23,16]],[[23,11],[23,16]],["FMA_32"],["variable","logic"]],["comple_exp_c",[[24,0],[24,23]],[[24,11],[24,23]],["FMA_32"],["variable","logic"]],["guard",[[29,0],[29,11]],[[29,6],[29,11]],["FMA_32"],["variable","logic"]],["round",[[29,0],[29,17]],[[29,12],[29,17]],["FMA_32"],["variable","guard"]],["sticky",[[29,0],[29,24]],[[29,18],[29,24]],["FMA_32"],["variable","round"]],["sign_of_add",[[29,0],[29,36]],[[29,25],[29,36]],["FMA_32"],["variable","sticky"]],["exp_add_first",[[30,0],[30,25]],[[30,12],[30,25]],["FMA_32"],["variable","logic"]],["add_result",[[31,0],[31,23]],[[31,13],[31,23]],["FMA_32"],["variable","logic"]],["add_result_shifted",[[31,0],[31,42]],[[31,24],[31,42]],["FMA_32"],["variable","add_result"]],["adder_76",[[33,0],[33,70]],[[33,9],[33,17]],["FMA_32"],["instance","adder_76"]],["shift_l_27",[[34,0],[34,16]],[[34,6],[34,16]],["FMA_32"],["variable","logic"]],["mn_gen",[[37,0],[37,59]],[[37,8],[37,14]],["FMA_32"],["instance","m_n_gen"]],["add_man",[[48,0],[48,20]],[[48,13],[48,20]],["FMA_32"],["variable","logic"]],["rounded_man",[[49,0],[49,24]],[[49,13],[49,24]],["FMA_32"],["variable","logic"]],["exp_add",[[50,0],[50,13]],[[50,6],[50,13]],["FMA_32"],["variable","logic"]],["result_head_is_zero",[[55,0],[55,25]],[[55,6],[55,25]],["FMA_32"],["variable","logic"]],["exp_minus",[[58,0],[58,21]],[[58,12],[58,21]],["FMA_32"],["variable","logic"]],["close_to_zero",[[59,0],[59,20]],[[59,7],[59,20]],["FMA_32"],["variable","logic"]],["exp_is_n126",[[60,0],[60,17]],[[60,6],[60,17]],["FMA_32"],["variable","logic"]],["exp_comple",[[61,0],[61,22]],[[61,12],[61,22]],["FMA_32"],["variable","logic"]],["add_result_copy",[[68,0],[68,28]],[[68,13],[68,28]],["FMA_32"],["variable","logic"]],["add_result_copy_shifted",[[70,0],[70,36]],[[70,13],[70,36]],["FMA_32"],["variable","logic"]],["exp_minus_from_copy",[[71,0],[71,31]],[[71,12],[71,31]],["FMA_32"],["variable","logic"]],["max_shift",[[72,0],[72,21]],[[72,12],[72,21]],["FMA_32"],["variable","logic"]],["m_n_gen2",[[76,0],[76,91]],[[76,12],[76,20]],["FMA_32"],["instance","m_n_gen_fma"]],["final_result",[[78,0],[78,25]],[[78,13],[78,25]],["FMA_32"],["variable","logic"]],["rounding",[[89,0],[89,67]],[[89,9],[89,17]],["FMA_32"],["instance","rounding"]],["final_exponent_tmp",[[91,0],[91,29]],[[91,11],[91,29]],["FMA_32"],["variable","logic"]],["final_exponent",[[91,0],[91,44]],[[91,30],[91,44]],["FMA_32"],["variable","final_exponent_tmp"]],["final_sign",[[95,0],[95,16]],[[95,6],[95,16]],["FMA_32"],["variable","logic"]],["result_wire",[[98,0],[98,23]],[[98,12],[98,23]],["FMA_32"],["variable","logic"]]]]],[[["mul_24",[[107,0],[107,26]],[[107,7],[107,13]],[],["module"]],[113,0]],[[["a",[[107,14],[107,15]],[[107,14],[107,15]],["mul_24"],["port"]],["b",[[108,19],[108,21]],[[108,20],[108,21]],["mul_24"],["port","a"]],["result",[[107,18],[107,24]],[[107,18],[107,24]],["mul_24"],["port","b"]],["a",[[108,6],[108,19]],[[108,18],[108,19]],["mul_24"],["port","logic"]],["result",[[109,7],[109,25]],[[109,19],[109,25]],["mul_24"],["port","logic"]]]]],[[["extractor_FP_32",[[114,0],[114,39]],[[114,7],[114,22]],[],["module"]],[127,0]],[[["a",[[114,23],[114,24]],[[114,23],[114,24]],["extractor_FP_32"],["port"]],["sign",[[114,25],[114,29]],[[114,25],[114,29]],["extractor_FP_32"],["port","a"]],["exp",[[114,30],[114,33]],[[114,30],[114,33]],["extractor_FP_32"],["port","sign"]],["man",[[114,34],[114,37]],[[114,34],[114,37]],["extractor_FP_32"],["port","exp"]],["a",[[115,6],[115,19]],[[115,18],[115,19]],["extractor_FP_32"],["port","logic"]],["sign",[[116,7],[116,17]],[[116,13],[116,17]],["extractor_FP_32"],["port","logic"]],["exp",[[117,7],[117,21]],[[117,18],[117,21]],["extractor_FP_32"],["port","logic"]],["man",[[118,7],[118,22]],[[118,19],[118,22]],["extractor_FP_32"],["port","logic"]]]]],[[["adder_76",[[128,0],[128,44]],[[128,7],[128,15]],[],["module"]],[144,0]],[[["a",[[128,16],[128,17]],[[128,16],[128,17]],["adder_76"],["port"]],["b",[[129,19],[129,21]],[[129,20],[129,21]],["adder_76"],["port","a"]],["result",[[128,20],[128,26]],[[128,20],[128,26]],["adder_76"],["port","b"]],["add_or_sub",[[128,27],[128,37]],[[128,27],[128,37]],["adder_76"],["port","result"]],["sign",[[128,38],[128,42]],[[128,38],[128,42]],["adder_76"],["port","add_or_sub"]],["a",[[129,6],[129,19]],[[129,18],[129,19]],["adder_76"],["port","logic"]],["result",[[130,7],[130,25]],[[130,19],[130,25]],["adder_76"],["port","logic"]],["add_or_sub",[[131,6],[131,22]],[[131,12],[131,22]],["adder_76"],["port","logic"]],["sign",[[132,7],[132,17]],[[132,13],[132,17]],["adder_76"],["port","logic"]],["abs_a_h_b",[[133,0],[133,15]],[[133,6],[133,15]],["adder_76"],["variable","logic"]],["a_ext",[[136,0],[136,17]],[[136,12],[136,17]],["adder_76"],["variable","logic"]],["b_ext",[[136,0],[136,23]],[[136,18],[136,23]],["adder_76"],["variable","a_ext"]],["add_result",[[139,0],[139,22]],[[139,12],[139,22]],["adder_76"],["variable","logic"]]]]],[[["pre_processing",[[145,0],[145,88]],[[145,7],[145,21]],[],["module"]],[166,0]],[[["exp_a",[[145,23],[145,28]],[[145,23],[145,28]],["pre_processing"],["port"]],["exp_b",[[146,22],[146,28]],[[146,23],[146,28]],["pre_processing"],["port","exp_a"]],["exp_c",[[146,28],[146,34]],[[146,29],[146,34]],["pre_processing"],["port","exp_b"]],["true_exp_ab_signed",[[145,41],[145,59]],[[145,41],[145,59]],["pre_processing"],["port","exp_c"]],["true_exp_c_minus_ab_signed",[[147,36],[147,63]],[[147,37],[147,63]],["pre_processing"],["port","true_exp_ab_signed"]],["exp_a",[[146,6],[146,22]],[[146,17],[146,22]],["pre_processing"],["port","logic"]],["true_exp_ab_signed",[[147,7],[147,36]],[[147,18],[147,36]],["pre_processing"],["port","logic"]],["data_127",[[149,0],[149,20]],[[149,12],[149,20]],["pre_processing"],["variable","logic"]],["data_126",[[149,0],[149,29]],[[149,21],[149,29]],["pre_processing"],["variable","data_127"]],["true_a",[[153,0],[153,17]],[[153,11],[153,17]],["pre_processing"],["variable","logic"]],["true_b",[[153,0],[153,24]],[[153,18],[153,24]],["pre_processing"],["variable","true_a"]],["true_c",[[153,0],[153,31]],[[153,25],[153,31]],["pre_processing"],["variable","true_b"]]]]],[[["rounding",[[167,0],[174,2]],[[167,7],[167,15]],[],["module"]],[187,0]],[[["man",[[168,2],[168,23]],[[168,20],[168,23]],["rounding"],["port","wire"]],["guard",[[169,2],[169,18]],[[169,13],[169,18]],["rounding"],["port","wire"]],["round",[[170,2],[170,18]],[[170,13],[170,18]],["rounding"],["port","wire"]],["sticky",[[171,2],[171,19]],[[171,13],[171,19]],["rounding"],["port","wire"]],["rounded_man",[[172,2],[172,32]],[[172,21],[172,32]],["rounding"],["port","wire"]],["exp_add",[[173,2],[173,21]],[[173,14],[173,21]],["rounding"],["port","wire"]],["halfway",[[175,2],[175,43]],[[175,7],[175,14]],["rounding"],["variable","wire"]],["lsb",[[176,2],[176,19]],[[176,7],[176,10]],["rounding"],["variable","wire"]],["increment",[[178,2],[178,52]],[[178,7],[178,16]],["rounding"],["variable","wire"]],["new_man",[[180,2],[180,35]],[[180,14],[180,21]],["rounding"],["variable","wire"]]]]],[[["m_n_gen",[[188,0],[192,2]],[[188,7],[188,14]],[],["module"]],[230,0]],[[["data",[[189,4],[189,27]],[[189,23],[189,27]],["m_n_gen"],["port","logic"]],["outdata",[[190,4],[190,31]],[[190,24],[190,31]],["m_n_gen"],["port","logic"]],["shift",[[191,4],[191,28]],[[191,23],[191,28]],["m_n_gen"],["port","logic"]],["shift_tmp",[[193,0],[193,20]],[[193,11],[193,20]],["m_n_gen"],["variable","logic"]]]]],[[["m_n_gen_fma",[[231,0],[236,2]],[[231,7],[231,18]],[],["module"]],[270,0]],[[["data",[[232,4],[232,27]],[[232,23],[232,27]],["m_n_gen_fma"],["port","logic"]],["max_shift",[[233,4],[233,30]],[[233,21],[233,30]],["m_n_gen_fma"],["port","logic"]],["outdata",[[234,4],[234,31]],[[234,24],[234,31]],["m_n_gen_fma"],["port","logic"]],["shift",[[235,4],[235,28]],[[235,23],[235,28]],["m_n_gen_fma"],["port","logic"]],["shift_tmp",[[238,0],[238,20]],[[238,11],[238,20]],["m_n_gen_fma"],["variable","logic"]],["bigger_than_max",[[265,0],[265,21]],[[265,6],[265,21]],["m_n_gen_fma"],["variable","logic"]]]]]]],null,0]],["/home/shi/verilog/FPU_32_FMA/FPU_32.sv",[[[[[["qds",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,0],[0,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,7],[0,10]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[1,99]]],[[["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["qds"],["port"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["qds"],["port","r_idx"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["qds"],["port","d_idx"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,18],[2,23]]],["qds"],["port","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,7],[3,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,19],[3,24]]],["qds"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,7],[4,26]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,18],[4,26]]],["qds"],["port","logic"]],["q",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,0],[6,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,12],[6,13]]],["qds"],["variable","logic"]],["neg",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,0],[7,10]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,7],[7,10]]],["qds"],["variable","logic"]],["ops_sign",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,0],[8,21]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,13],[8,21]]],["qds"],["variable","wire"]],["r_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,0],[9,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,13],[9,18]]],["qds"],["variable","wire"]],["d_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,0],[10,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,13],[10,18]]],["qds"],["variable","wire"]],["r_ge_0010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,5],[11,14]]],["qds"],["variable","wire"]],["r_ge_0011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,16],[11,25]]],["qds"],["variable","r_ge_0010"]],["r_ge_0110",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,27],[11,36]]],["qds"],["variable","r_ge_0011"]],["r_ge_0111",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,38],[11,47]]],["qds"],["variable","r_ge_0110"]],["r_ge_1000",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,58]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,49],[11,58]]],["qds"],["variable","r_ge_0111"]],["r_ge_1001",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,5],[12,14]]],["qds"],["variable","r_ge_1000"]],["r_ge_1010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,16],[12,25]]],["qds"],["variable","r_ge_1001"]],["r_ge_1011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,27],[12,36]]],["qds"],["variable","r_ge_1010"]],["r_ge_1100",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,38],[12,47]]],["qds"],["variable","r_ge_1011"]],["r_ge_1101",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,57]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,48],[12,57]]],["qds"],["variable","r_ge_1100"]],["q0",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,9]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,7],[13,9]]],["qds"],["variable","logic"]],["q2",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,11],[13,13]]],["qds"],["variable","q0"]],["quotient_temp",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,0],[85,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,12],[85,25]]],["qds"],["variable","logic"]]]]],[[["fp_div_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,0],[9,2]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[35,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,4],[6,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,31],[6,39]]],["fp_div_exp"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,4],[7,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,31],[7,38]]],["fp_div_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,4],[8,43]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,33],[8,43]]],["fp_div_exp"],["port","logic"]],["exp_dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,27],[11,39]]],["fp_div_exp"],["variable","logic"]],["exp_divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,41],[11,52]]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,4],[16,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,25],[16,38]]],["fp_div_exp"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,37]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,25],[17,37]]],["fp_div_exp"],["variable","logic"]],["divisor_comple",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,38],[17,52]]],["fp_div_exp"],["variable","divisor_sign"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,14]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,10],[22,14]]],["fp_div_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,20]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,15],[22,20]]],["fp_div_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,35]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,25],[23,35]]],["fp_div_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,47]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,36],[23,47]]],["fp_div_exp"],["variable","result_tmp"]],["adder",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,4],[24,67]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,16],[24,21]]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,4],[25,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,24],[25,34]]],["fp_div_exp"],["variable","logic"]],["bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,25],[27,29]]],["fp_div_exp"],["variable","logic"]],["adder2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,4],[30,57]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,16],[30,22]]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,0],[36,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,7],[36,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[1,14]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["adder_width"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,27],[37,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,28],[37,29]]],["adder_width"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["adder_width"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["adder_width"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,6],[37,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,26],[37,27]]],["adder_width"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,7],[38,30]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,27],[38,30]]],["adder_width"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,7],[40,17]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,13],[40,17]]],["adder_width"],["port","logic"]]]]],[[["div_normalizer",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,0],[2,157]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[18,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["div_normalizer"],["port"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,28],[3,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,29],[3,36]]],["div_normalizer"],["port","dividend"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["div_normalizer"],["port","divisor"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["div_normalizer"],["port","dividend_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["div_normalizer"],["port","divisor_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["div_normalizer"],["port","current_exponent"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["div_normalizer"],["port","result_sign"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["div_normalizer"],["port","dividend_shift"]],["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,6],[3,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,20],[3,28]]],["div_normalizer"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,7],[5,48]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,20],[5,48]]],["div_normalizer"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,7],[6,47]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,20],[6,47]]],["div_normalizer"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,18],[8,34]]],["div_normalizer"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,13],[9,24]]],["div_normalizer"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,7],[10,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,19],[10,33]]],["div_normalizer"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,7],[11,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,19],[11,32]]],["div_normalizer"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,0],[13,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,20],[13,23]]],["div_normalizer"],["instance","man_float_normalize"]],["exp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,0],[14,50]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,11],[14,14]]],["div_normalizer"],["instance","fp_div_exp"]]]]],[[["man_float_normalize",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,0],[27,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,7],[19,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[58,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,4],[20,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,23],[20,31]]],["man_float_normalize"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,4],[21,30]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,23],[21,30]]],["man_float_normalize"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,4],[22,52]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,24],[22,52]]],["man_float_normalize"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,4],[23,51]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,24],[23,51]]],["man_float_normalize"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,4],[24,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,23],[24,37]]],["man_float_normalize"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,4],[25,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,23],[25,36]]],["man_float_normalize"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,4],[26,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,17],[26,28]]],["man_float_normalize"],["port","logic"]],["dividend_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,4],[28,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,16],[28,33]]],["man_float_normalize"],["variable","logic"]],["divisor_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,4],[29,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,16],[29,32]]],["man_float_normalize"],["variable","logic"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,23]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,10],[32,23]]],["man_float_normalize"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,25],[32,37]]],["man_float_normalize"],["variable","dividend_sign"]],["dividend_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,4],[33,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,17],[33,34]]],["man_float_normalize"],["variable","logic"]],["divisor_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,4],[34,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,17],[34,33]]],["man_float_normalize"],["variable","logic"]],["dividend_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,29]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,17],[44,29]]],["man_float_normalize"],["variable","logic"]],["divisor_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,42]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,31],[44,42]]],["man_float_normalize"],["variable","dividend_tmp"]],["mng",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,4],[51,78]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,16],[51,19]]],["man_float_normalize"],["instance","m_n_gen_div"]],["mng2",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,4],[52,76]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,16],[52,20]]],["man_float_normalize"],["instance","m_n_gen_div"]]]]],[[["m_n_gen_div",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,0],[63,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,7],[59,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[5,13]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,4],[60,27]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,23],[60,27]]],["m_n_gen_div"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,4],[61,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,24],[61,31]]],["m_n_gen_div"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,4],[62,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,23],[62,28]]],["m_n_gen_div"],["port","logic"]]]]],[[["div_post_processing",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,0],[8,6]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,7],[0,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[29,0]]],[[["result",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,4],[1,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,23],[1,29]]],["div_post_processing"],["port","logic"]],["shift_nums",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,4],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,21],[2,31]]],["div_post_processing"],["port","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,4],[3,23]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,16],[3,23]]],["div_post_processing"],["port","logic"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,4],[4,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,16],[4,27]]],["div_post_processing"],["port","logic"]],["resultsign",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,4],[5,26]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,16],[5,26]]],["div_post_processing"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,4],[6,38]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,22],[6,38]]],["div_post_processing"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,4],[7,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,23],[7,31]]],["div_post_processing"],["port","logic"]],["result_temp",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,4],[10,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,17],[10,28]]],["div_post_processing"],["variable","logic"]],["exponent_addend",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,4],[13,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,16],[13,31]]],["div_post_processing"],["variable","logic"]],["result_shifted",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,4],[14,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,17],[14,31]]],["div_post_processing"],["variable","logic"]],["mngen",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,4],[16,64]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,14],[16,19]]],["div_post_processing"],["instance","m_n_gen_2"]],["exponent_final",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,4],[17,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,15],[17,29]]],["div_post_processing"],["variable","logic"]],["addend_copmplement",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,4],[19,34]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,16],[19,34]]],["div_post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[225,0],[230,2]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[225,7],[225,16]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[0,51]]],[[["data",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[226,4],[226,27]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[226,23],[226,27]]],["m_n_gen_2"],["port","logic"]],["outdata",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[228,4],[228,31]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[228,24],[228,31]]],["m_n_gen_2"],["port","logic"]],["shift",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[229,4],[229,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[229,23],[229,28]]],["m_n_gen_2"],["port","logic"]],["max_shift",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[227,4],[227,30]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[227,21],[227,30]]],["m_n_gen_2"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[232,0],[232,20]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[232,11],[232,20]]],["m_n_gen_2"],["variable","logic"]],["bigger_than_max",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[259,0],[259,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[259,6],[259,21]]],["m_n_gen_2"],["variable","logic"]]]]],[[["SRT_divider_FP32",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,0],[10,67]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,7],[10,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[121,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,25],[10,33]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,25],[10,33]]],["SRT_divider_FP32"],["port"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,28],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,29],[12,36]]],["SRT_divider_FP32"],["port","dividend"]],["clk",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,42],[10,45]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,42],[10,45]]],["SRT_divider_FP32"],["port","divisor"]],["rst",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,15],[13,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,16],[13,19]]],["SRT_divider_FP32"],["port","clk"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,50],[10,58]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,50],[10,58]]],["SRT_divider_FP32"],["port","rst"]],["flag_w",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,59],[10,65]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,59],[10,65]]],["SRT_divider_FP32"],["port","quotient"]],["dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,6],[12,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,20],[12,28]]],["SRT_divider_FP32"],["port","logic"]],["clk",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,6],[13,15]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,12],[13,15]]],["SRT_divider_FP32"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[16,7],[16,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[16,20],[16,28]]],["SRT_divider_FP32"],["port","logic"]],["flag_w",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[17,7],[17,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[17,18],[17,24]]],["SRT_divider_FP32"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[20,0],[20,41]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[20,13],[20,41]]],["SRT_divider_FP32"],["variable","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[21,0],[21,40]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[21,13],[21,40]]],["SRT_divider_FP32"],["variable","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[23,0],[23,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[23,11],[23,27]]],["SRT_divider_FP32"],["variable","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[24,0],[24,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[24,6],[24,17]]],["SRT_divider_FP32"],["variable","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[25,0],[25,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[25,12],[25,26]]],["SRT_divider_FP32"],["variable","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[26,0],[26,25]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[26,12],[26,25]]],["SRT_divider_FP32"],["variable","logic"]],["final_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,12],[29,23]]],["SRT_divider_FP32"],["variable","logic"]],["compl_divisor_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,43]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,24],[29,43]]],["SRT_divider_FP32"],["variable","final_shift"]],["compl_dividend_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,64]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,44],[29,64]]],["SRT_divider_FP32"],["variable","compl_divisor_shift"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[33,0],[33,61]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[33,6],[33,17]]],["SRT_divider_FP32"],["variable","logic"]],["norm",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[35,0],[35,154]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[35,15],[35,19]]],["SRT_divider_FP32"],["instance","div_normalizer"]],["current_dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[37,0],[37,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[37,12],[37,28]]],["SRT_divider_FP32"],["variable","logic"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[38,0],[38,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[38,12],[38,27]]],["SRT_divider_FP32"],["variable","logic"]],["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[39,0],[39,29]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[39,12],[39,29]]],["SRT_divider_FP32"],["variable","logic"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[40,0],[40,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[40,13],[40,24]]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,12],[41,26]]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder_p",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,44]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,28],[41,44]]],["SRT_divider_FP32"],["variable","next_remainder"]],["next_remainder_n",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,62]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,46],[41,62]]],["SRT_divider_FP32"],["variable","next_remainder_p"]],["next_remainder_before_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,90]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,63],[41,90]]],["SRT_divider_FP32"],["variable","next_remainder_n"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[45,0],[45,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[45,12],[45,17]]],["SRT_divider_FP32"],["variable","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[46,0],[46,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[46,12],[46,17]]],["SRT_divider_FP32"],["variable","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[47,0],[47,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[47,11],[47,23]]],["SRT_divider_FP32"],["variable","logic"]],["Q_pos",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,0],[50,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,13],[50,18]]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,0],[50,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,19],[50,24]]],["SRT_divider_FP32"],["variable","Q_pos"]],["Q_pos_next",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,0],[51,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,13],[51,23]]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg_next",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,0],[51,35]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,25],[51,35]]],["SRT_divider_FP32"],["variable","Q_pos_next"]],["flag",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[52,0],[52,16]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[52,12],[52,16]]],["SRT_divider_FP32"],["variable","logic"]],["flag_1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[53,0],[53,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[53,11],[53,17]]],["SRT_divider_FP32"],["variable","logic"]],["q_selelct_table",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[75,0],[75,49]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[75,5],[75,20]]],["SRT_divider_FP32"],["instance","qds"]],["qd_gen1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[76,0],[76,57]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[76,7],[76,14]]],["SRT_divider_FP32"],["instance","qd_gen"]],["next_remainder_gen1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[78,0],[78,98]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[78,19],[78,38]]],["SRT_divider_FP32"],["instance","next_remainder_gen"]],["q_rounding",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[82,0],[82,22]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[82,12],[82,22]]],["SRT_divider_FP32"],["variable","logic"]],["guard",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[90,0],[90,11]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[90,6],[90,11]]],["SRT_divider_FP32"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[91,0],[91,11]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[91,6],[91,11]]],["SRT_divider_FP32"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[92,0],[92,12]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[92,6],[92,12]]],["SRT_divider_FP32"],["variable","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[93,0],[93,13]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[93,6],[93,13]]],["SRT_divider_FP32"],["variable","logic"]],["rounding_grs_1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[98,0],[98,79]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[98,13],[98,27]]],["SRT_divider_FP32"],["instance","rounding_grs"]],["result_before_ieee",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[101,0],[101,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[101,12],[101,30]]],["SRT_divider_FP32"],["variable","logic"]],["dut",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[105,0],[113,5]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[105,20],[105,23]]],["SRT_divider_FP32"],["instance","div_post_processing"]]]]],[[["adder_26",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,0],[122,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,7],[122,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[131,0]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,16],[122,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,16],[122,17]]],["adder_26"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,20],[123,22]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,21],[123,22]]],["adder_26"],["port","a"]],["cin",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,20],[122,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,20],[122,23]]],["adder_26"],["port","b"]],["sum",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,24],[122,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,24],[122,27]]],["adder_26"],["port","cin"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,28],[122,32]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,28],[122,32]]],["adder_26"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,6],[123,20]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,19],[123,20]]],["adder_26"],["port","logic"]],["cin",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[124,6],[124,15]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[124,12],[124,15]]],["adder_26"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[125,7],[125,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[125,20],[125,23]]],["adder_26"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[126,7],[126,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[126,13],[126,17]]],["adder_26"],["port","logic"]]]]],[[["next_remainder_gen",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,0],[132,86]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,7],[132,25]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[144,0]]],[[["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,27],[132,44]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,27],[132,44]]],["next_remainder_gen"],["port"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,36],[133,48]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,37],[133,48]]],["next_remainder_gen"],["port","current_remainder"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,57],[132,71]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,57],[132,71]]],["next_remainder_gen"],["port","current_q_d"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,72],[132,84]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,72],[132,84]]],["next_remainder_gen"],["port","next_remainder"]],["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,6],[133,36]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,19],[133,36]]],["next_remainder_gen"],["port","logic"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[134,7],[134,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[134,20],[134,34]]],["next_remainder_gen"],["port","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[135,6],[135,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[135,18],[135,30]]],["next_remainder_gen"],["port","logic"]],["next_remainder_p",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,0],[136,29]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,13],[136,29]]],["next_remainder_gen"],["variable","logic"]],["next_remainder_n",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,0],[136,46]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,30],[136,46]]],["next_remainder_gen"],["variable","next_remainder_p"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,0],[137,10]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,6],[137,10]]],["next_remainder_gen"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,0],[137,16]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,11],[137,16]]],["next_remainder_gen"],["variable","cout"]],["next_remainder_before_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[138,0],[138,40]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[138,13],[138,40]]],["next_remainder_gen"],["variable","logic"]],["adder_pos",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[139,0],[139,77]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[139,9],[139,18]]],["next_remainder_gen"],["instance","adder_26"]],["adder_neg",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[140,0],[140,79]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[140,9],[140,18]]],["next_remainder_gen"],["instance","adder_26"]]]]],[[["qd_gen",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,0],[145,57]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,7],[145,13]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[155,0]]],[[["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,15],[145,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,15],[145,26]]],["qd_gen"],["port"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,27],[145,39]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,27],[145,39]]],["qd_gen"],["port","current_q_d"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,40],[145,55]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,40],[145,55]]],["qd_gen"],["port","mid_quotient"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[146,6],[146,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[146,19],[146,34]]],["qd_gen"],["port","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[147,6],[147,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[147,18],[147,30]]],["qd_gen"],["port","logic"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[148,7],[148,31]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[148,20],[148,31]]],["qd_gen"],["port","logic"]]]]],[[["rounding_grs",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[156,0],[163,2]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[156,7],[156,19]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[0,30]]],[[["man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[157,2],[157,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[157,20],[157,23]]],["rounding_grs"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[158,2],[158,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[158,13],[158,18]]],["rounding_grs"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[159,2],[159,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[159,13],[159,18]]],["rounding_grs"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[160,2],[160,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[160,13],[160,19]]],["rounding_grs"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[161,2],[161,32]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[161,21],[161,32]]],["rounding_grs"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[162,2],[162,21]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[162,14],[162,21]]],["rounding_grs"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[164,2],[164,43]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[164,7],[164,14]]],["rounding_grs"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[165,2],[165,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[165,7],[165,10]]],["rounding_grs"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[167,2],[167,52]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[167,7],[167,16]]],["rounding_grs"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[169,2],[169,35]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[169,14],[169,21]]],["rounding_grs"],["variable","wire"]]]]],[[["FMA_32",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,0],[3,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,7],[3,13]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[100,0]]],[[["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,14],[3,15]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,14],[3,15]]],["FMA_32"],["port"]],["b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,19],[4,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,20],[4,21]]],["FMA_32"],["port","a"]],["c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,21],[4,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,22],[4,23]]],["FMA_32"],["port","b"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,20],[3,26]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[3,20],[3,26]]],["FMA_32"],["port","c"]],["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,6],[4,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[4,18],[4,19]]],["FMA_32"],["port","logic"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[5,7],[5,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[5,19],[5,25]]],["FMA_32"],["port","logic"]],["sign_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,0],[7,12]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,6],[7,12]]],["FMA_32"],["variable","logic"]],["sign_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,0],[7,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,13],[7,19]]],["FMA_32"],["variable","sign_a"]],["sign_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,0],[7,26]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[7,20],[7,26]]],["FMA_32"],["variable","sign_b"]],["exp_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,0],[8,16]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,11],[8,16]]],["FMA_32"],["variable","logic"]],["exp_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,0],[8,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,17],[8,22]]],["FMA_32"],["variable","exp_a"]],["exp_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,0],[8,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[8,23],[8,28]]],["FMA_32"],["variable","exp_b"]],["man_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,0],[9,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,12],[9,17]]],["FMA_32"],["variable","logic"]],["man_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,0],[9,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,18],[9,23]]],["FMA_32"],["variable","man_a"]],["man_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,0],[9,29]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[9,24],[9,29]]],["FMA_32"],["variable","man_b"]],["mul_a_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[10,0],[10,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[10,12],[10,19]]],["FMA_32"],["variable","logic"]],["true_exp_ab_signed",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[11,0],[11,29]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[11,11],[11,29]]],["FMA_32"],["variable","logic"]],["true_exp_c_minus_ab_signed",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[11,0],[11,56]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[11,30],[11,56]]],["FMA_32"],["variable","true_exp_ab_signed"]],["ex_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[12,0],[12,42]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[12,16],[12,20]]],["FMA_32"],["instance","extractor_FP_32"]],["ex_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[13,0],[13,42]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[13,16],[13,20]]],["FMA_32"],["instance","extractor_FP_32"]],["ex_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[14,0],[14,42]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[14,16],[14,20]]],["FMA_32"],["instance","extractor_FP_32"]],["mul",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[16,0],[16,31]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[16,7],[16,10]]],["FMA_32"],["instance","mul_24"]],["preprocessing",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[17,0],[17,94]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[17,15],[17,28]]],["FMA_32"],["instance","pre_processing"]],["ext_mul_ab",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,0],[19,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,13],[19,23]]],["FMA_32"],["variable","logic"]],["ext_man_c_tmp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,0],[19,38]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,25],[19,38]]],["FMA_32"],["variable","ext_mul_ab"]],["ext_man_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,0],[19,48]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[19,39],[19,48]]],["FMA_32"],["variable","ext_man_c_tmp"]],["shift",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[22,0],[22,16]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[22,11],[22,16]]],["FMA_32"],["variable","logic"]],["comple_exp_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[23,0],[23,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[23,11],[23,23]]],["FMA_32"],["variable","logic"]],["guard",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,0],[28,11]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,6],[28,11]]],["FMA_32"],["variable","logic"]],["round",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,0],[28,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,12],[28,17]]],["FMA_32"],["variable","guard"]],["sticky",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,0],[28,24]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,18],[28,24]]],["FMA_32"],["variable","round"]],["sign_of_add",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,0],[28,36]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[28,25],[28,36]]],["FMA_32"],["variable","sticky"]],["exp_add_first",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[29,0],[29,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[29,12],[29,25]]],["FMA_32"],["variable","logic"]],["add_result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[30,0],[30,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[30,13],[30,23]]],["FMA_32"],["variable","logic"]],["add_result_shifted",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[30,0],[30,42]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[30,24],[30,42]]],["FMA_32"],["variable","add_result"]],["adder_76",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[32,0],[32,70]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[32,9],[32,17]]],["FMA_32"],["instance","adder_76"]],["shift_l_27",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[33,0],[33,16]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[33,6],[33,16]]],["FMA_32"],["variable","logic"]],["mn_gen",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[36,0],[36,59]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[36,8],[36,14]]],["FMA_32"],["instance","m_n_gen"]],["add_man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[47,0],[47,20]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[47,13],[47,20]]],["FMA_32"],["variable","logic"]],["rounded_man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[48,0],[48,24]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[48,13],[48,24]]],["FMA_32"],["variable","logic"]],["exp_add",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[49,0],[49,13]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[49,6],[49,13]]],["FMA_32"],["variable","logic"]],["result_head_is_zero",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[54,0],[54,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[54,6],[54,25]]],["FMA_32"],["variable","logic"]],["exp_minus",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[57,0],[57,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[57,12],[57,21]]],["FMA_32"],["variable","logic"]],["close_to_zero",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[58,0],[58,20]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[58,7],[58,20]]],["FMA_32"],["variable","logic"]],["exp_is_n126",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[59,0],[59,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[59,6],[59,17]]],["FMA_32"],["variable","logic"]],["exp_comple",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[60,0],[60,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[60,12],[60,22]]],["FMA_32"],["variable","logic"]],["add_result_copy",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[67,0],[67,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[67,13],[67,28]]],["FMA_32"],["variable","logic"]],["add_result_copy_shifted",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[69,0],[69,36]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[69,13],[69,36]]],["FMA_32"],["variable","logic"]],["exp_minus_from_copy",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[70,0],[70,31]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[70,12],[70,31]]],["FMA_32"],["variable","logic"]],["max_shift",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[71,0],[71,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[71,12],[71,21]]],["FMA_32"],["variable","logic"]],["m_n_gen2",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[75,0],[75,89]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[75,10],[75,18]]],["FMA_32"],["instance","m_n_gen_2"]],["final_result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[77,0],[77,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[77,13],[77,25]]],["FMA_32"],["variable","logic"]],["rounding",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[88,0],[88,67]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[88,9],[88,17]]],["FMA_32"],["instance","rounding"]],["final_exponent_tmp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[90,0],[90,29]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[90,11],[90,29]]],["FMA_32"],["variable","logic"]],["final_exponent",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[90,0],[90,44]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[90,30],[90,44]]],["FMA_32"],["variable","final_exponent_tmp"]],["final_sign",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[94,0],[94,16]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[94,6],[94,16]]],["FMA_32"],["variable","logic"]]]]],[[["mul_24",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,0],[101,26]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,7],[101,13]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[107,0]]],[[["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,14],[101,15]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,14],[101,15]]],["mul_24"],["port"]],["b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[102,19],[102,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[102,20],[102,21]]],["mul_24"],["port","a"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,18],[101,24]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[101,18],[101,24]]],["mul_24"],["port","b"]],["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[102,6],[102,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[102,18],[102,19]]],["mul_24"],["port","logic"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[103,7],[103,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[103,19],[103,25]]],["mul_24"],["port","logic"]]]]],[[["extractor_FP_32",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,0],[108,39]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,7],[108,22]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[121,0]]],[[["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,23],[108,24]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,23],[108,24]]],["extractor_FP_32"],["port"]],["sign",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,25],[108,29]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,25],[108,29]]],["extractor_FP_32"],["port","a"]],["exp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,30],[108,33]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,30],[108,33]]],["extractor_FP_32"],["port","sign"]],["man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,34],[108,37]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[108,34],[108,37]]],["extractor_FP_32"],["port","exp"]],["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[109,6],[109,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[109,18],[109,19]]],["extractor_FP_32"],["port","logic"]],["sign",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[110,7],[110,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[110,13],[110,17]]],["extractor_FP_32"],["port","logic"]],["exp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[111,7],[111,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[111,18],[111,21]]],["extractor_FP_32"],["port","logic"]],["man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[112,7],[112,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[112,19],[112,22]]],["extractor_FP_32"],["port","logic"]]]]],[[["adder_76",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,0],[122,44]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,7],[122,15]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[138,0]]],[[["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,16],[122,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,16],[122,17]]],["adder_76"],["port"]],["b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[123,19],[123,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[123,20],[123,21]]],["adder_76"],["port","a"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,20],[122,26]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,20],[122,26]]],["adder_76"],["port","b"]],["add_or_sub",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,27],[122,37]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,27],[122,37]]],["adder_76"],["port","result"]],["sign",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,38],[122,42]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[122,38],[122,42]]],["adder_76"],["port","add_or_sub"]],["a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[123,6],[123,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[123,18],[123,19]]],["adder_76"],["port","logic"]],["result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[124,7],[124,25]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[124,19],[124,25]]],["adder_76"],["port","logic"]],["add_or_sub",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[125,6],[125,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[125,12],[125,22]]],["adder_76"],["port","logic"]],["sign",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[126,7],[126,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[126,13],[126,17]]],["adder_76"],["port","logic"]],["abs_a_h_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[127,0],[127,15]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[127,6],[127,15]]],["adder_76"],["variable","logic"]],["a_ext",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[130,0],[130,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[130,12],[130,17]]],["adder_76"],["variable","logic"]],["b_ext",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[130,0],[130,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[130,18],[130,23]]],["adder_76"],["variable","a_ext"]],["add_result",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[133,0],[133,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[133,12],[133,22]]],["adder_76"],["variable","logic"]]]]],[[["pre_processing",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,0],[139,88]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,7],[139,21]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[160,0]]],[[["exp_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,23],[139,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,23],[139,28]]],["pre_processing"],["port"]],["exp_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,22],[140,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,23],[140,28]]],["pre_processing"],["port","exp_a"]],["exp_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,28],[140,34]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,29],[140,34]]],["pre_processing"],["port","exp_b"]],["true_exp_ab_signed",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,41],[139,59]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[139,41],[139,59]]],["pre_processing"],["port","exp_c"]],["true_exp_c_minus_ab_signed",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[141,36],[141,63]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[141,37],[141,63]]],["pre_processing"],["port","true_exp_ab_signed"]],["exp_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,6],[140,22]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[140,17],[140,22]]],["pre_processing"],["port","logic"]],["true_exp_ab_signed",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[141,7],[141,36]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[141,18],[141,36]]],["pre_processing"],["port","logic"]],["data_127",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[143,0],[143,20]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[143,12],[143,20]]],["pre_processing"],["variable","logic"]],["data_126",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[143,0],[143,29]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[143,21],[143,29]]],["pre_processing"],["variable","data_127"]],["true_a",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,0],[147,17]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,11],[147,17]]],["pre_processing"],["variable","logic"]],["true_b",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,0],[147,24]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,18],[147,24]]],["pre_processing"],["variable","true_a"]],["true_c",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,0],[147,31]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[147,25],[147,31]]],["pre_processing"],["variable","true_b"]]]]],[[["rounding",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[161,0],[168,2]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[161,7],[161,15]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[181,0]]],[[["man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[162,2],[162,23]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[162,20],[162,23]]],["rounding"],["port","wire"]],["guard",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[163,2],[163,18]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[163,13],[163,18]]],["rounding"],["port","wire"]],["round",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[164,2],[164,18]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[164,13],[164,18]]],["rounding"],["port","wire"]],["sticky",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[165,2],[165,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[165,13],[165,19]]],["rounding"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[166,2],[166,32]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[166,21],[166,32]]],["rounding"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[167,2],[167,21]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[167,14],[167,21]]],["rounding"],["port","wire"]],["halfway",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[169,2],[169,43]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[169,7],[169,14]]],["rounding"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[170,2],[170,19]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[170,7],[170,10]]],["rounding"],["variable","wire"]],["increment",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[172,2],[172,52]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[172,7],[172,16]]],["rounding"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[174,2],[174,35]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[174,14],[174,21]]],["rounding"],["variable","wire"]]]]],[[["m_n_gen",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[182,0],[186,2]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[182,7],[182,14]]],[],["module"]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[224,0]]],[[["data",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[183,4],[183,27]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[183,23],[183,27]]],["m_n_gen"],["port","logic"]],["outdata",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[184,4],[184,31]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[184,24],[184,31]]],["m_n_gen"],["port","logic"]],["shift",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[185,4],[185,28]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[185,23],[185,28]]],["m_n_gen"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[187,0],[187,20]]],["file:///home/shi/verilog/FMA_32_pipelined/FMA_32.sv",[[187,11],[187,20]]],["m_n_gen"],["variable","logic"]]]]],[[["decoder",[[4,0],[4,39]],[[4,7],[4,14]],[],["module"]],[24,0]],[[["func_code",[[4,15],[4,24]],[[4,15],[4,24]],["decoder"],["port"]],["op_code",[[4,25],[4,32]],[[4,25],[4,32]],["decoder"],["port","func_code"]],["mode",[[4,33],[4,37]],[[4,33],[4,37]],["decoder"],["port","op_code"]],["func_code",[[5,6],[5,26]],[[5,17],[5,26]],["decoder"],["port","logic"]],["op_code",[[6,6],[6,24]],[[6,17],[6,24]],["decoder"],["port","logic"]],["mode",[[8,7],[8,22]],[[8,18],[8,22]],["decoder"],["port","logic"]]]]],[[["FPU_32",[[25,0],[25,39]],[[25,7],[25,13]],[],["module"]],[74,0]],[[["mode",[[25,14],[25,18]],[[25,14],[25,18]],["FPU_32"],["port"]],["a",[[25,19],[25,20]],[[25,19],[25,20]],["FPU_32"],["port","mode"]],["b",[[26,19],[26,21]],[[26,20],[26,21]],["FPU_32"],["port","a"]],["result",[[25,23],[25,29]],[[25,23],[25,29]],["FPU_32"],["port","b"]],["clk",[[25,30],[25,33]],[[25,30],[25,33]],["FPU_32"],["port","result"]],["rst",[[28,15],[28,19]],[[28,16],[28,19]],["FPU_32"],["port","clk"]],["a",[[26,6],[26,19]],[[26,18],[26,19]],["FPU_32"],["port","logic"]],["mode",[[27,6],[27,21]],[[27,17],[27,21]],["FPU_32"],["port","logic"]],["clk",[[28,6],[28,15]],[[28,12],[28,15]],["FPU_32"],["port","logic"]],["result",[[29,7],[29,25]],[[29,19],[29,25]],["FPU_32"],["port","logic"]],["result_FMA",[[32,0],[32,22]],[[32,12],[32,22]],["FPU_32"],["variable","logic"]],["result_div",[[32,0],[32,33]],[[32,23],[32,33]],["FPU_32"],["variable","result_FMA"]],["gated_clk_FMA",[[34,0],[34,19]],[[34,6],[34,19]],["FPU_32"],["variable","logic"]],["gated_clk_div",[[34,0],[34,33]],[[34,20],[34,33]],["FPU_32"],["variable","gated_clk_FMA"]],["mul",[[35,0],[35,9]],[[35,6],[35,9]],["FPU_32"],["variable","logic"]],["add",[[37,0],[37,9]],[[37,6],[37,9]],["FPU_32"],["variable","logic"]],["div",[[39,0],[39,9]],[[39,6],[39,9]],["FPU_32"],["variable","logic"]],["sub",[[41,0],[41,9]],[[41,6],[41,9]],["FPU_32"],["variable","logic"]],["func_selector",[[48,0],[48,86]],[[48,18],[48,31]],["FPU_32"],["instance","func_selector_FMA"]],["flag",[[50,0],[50,15]],[[50,11],[50,15]],["FPU_32"],["variable","logic"]],["real_b",[[52,0],[52,18]],[[52,12],[52,18]],["FPU_32"],["variable","logic"]],["real_c",[[52,0],[52,25]],[[52,19],[52,25]],["FPU_32"],["variable","real_b"]],["FMA_32",[[60,0],[60,57]],[[60,9],[60,15]],["FPU_32"],["instance","FMA_32"]],["SRT_divider_FP32",[[61,0],[61,73]],[[61,17],[61,33]],["FPU_32"],["instance","SRT_divider_FP32"]],["mode_reg",[[63,0],[63,19]],[[63,11],[63,19]],["FPU_32"],["variable","logic"]],["result_selector",[[64,0],[64,75]],[[64,20],[64,35]],["FPU_32"],["instance","result_selector_fma"]]]]],[[["result_selector_fma",[[75,0],[75,70]],[[75,7],[75,26]],[],["module"]],[93,0]],[[["mode",[[75,28],[75,32]],[[75,28],[75,32]],["result_selector_fma"],["port"]],["result_FMA",[[75,33],[75,43]],[[75,33],[75,43]],["result_selector_fma"],["port","mode"]],["result_div",[[79,28],[79,39]],[[79,29],[79,39]],["result_selector_fma"],["port","result_FMA"]],["output_r",[[75,55],[75,63]],[[75,55],[75,63]],["result_selector_fma"],["port","result_div"]],["flag",[[75,64],[75,68]],[[75,64],[75,68]],["result_selector_fma"],["port","output_r"]],["mode",[[77,6],[77,21]],[[77,17],[77,21]],["result_selector_fma"],["port","logic"]],["flag",[[78,6],[78,22]],[[78,18],[78,22]],["result_selector_fma"],["port","logic"]],["result_FMA",[[79,6],[79,28]],[[79,18],[79,28]],["result_selector_fma"],["port","logic"]],["output_r",[[80,7],[80,27]],[[80,19],[80,27]],["result_selector_fma"],["port","logic"]]]]],[[["func_selector_FMA",[[94,0],[94,80]],[[94,7],[94,24]],[],["module"]],[109,8]],[[["mode",[[94,26],[94,30]],[[94,26],[94,30]],["func_selector_FMA"],["port"]],["gated_clk_FMA",[[94,31],[94,44]],[[94,31],[94,44]],["func_selector_FMA"],["port","mode"]],["gated_clk_div",[[97,20],[97,34]],[[97,21],[97,34]],["func_selector_FMA"],["port","gated_clk_FMA"]],["clk",[[94,59],[94,62]],[[94,59],[94,62]],["func_selector_FMA"],["port","gated_clk_div"]],["mul",[[94,63],[94,66]],[[94,63],[94,66]],["func_selector_FMA"],["port","clk"]],["add",[[94,67],[94,70]],[[94,67],[94,70]],["func_selector_FMA"],["port","mul"]],["sub",[[94,71],[94,74]],[[94,71],[94,74]],["func_selector_FMA"],["port","add"]],["div",[[94,75],[94,78]],[[94,75],[94,78]],["func_selector_FMA"],["port","sub"]],["mode",[[95,6],[95,22]],[[95,18],[95,22]],["func_selector_FMA"],["port","logic"]],["clk",[[96,6],[96,15]],[[96,12],[96,15]],["func_selector_FMA"],["port","logic"]],["gated_clk_FMA",[[97,7],[97,20]],[[97,7],[97,20]],["func_selector_FMA"],["port"]],["mul",[[98,7],[98,10]],[[98,7],[98,10]],["func_selector_FMA"],["port"]],["add",[[99,7],[99,10]],[[99,7],[99,10]],["func_selector_FMA"],["port"]],["div",[[100,7],[100,10]],[[100,7],[100,10]],["func_selector_FMA"],["port"]],["sub",[[101,7],[101,10]],[[101,7],[101,10]],["func_selector_FMA"],["port"]]]]]],["/home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv","/home/shi/verilog/FMA_32_pipelined/FMA_32.sv"]],null,0]],["/home/shi/verilog/FPU_32_FMA/quo_sel_tab.sv",[[[[[["qds",[[0,0],[0,36]],[[0,7],[0,10]],[],["module"]],[91,8]],[[["r_idx",[[0,12],[0,17]],[[0,12],[0,17]],["qds"],["port"]],["d_idx",[[0,19],[0,24]],[[0,19],[0,24]],["qds"],["port","r_idx"]],["quotient",[[0,26],[0,34]],[[0,26],[0,34]],["qds"],["port","d_idx"]],["r_idx",[[2,6],[2,23]],[[2,18],[2,23]],["qds"],["port","logic"]],["d_idx",[[3,7],[3,24]],[[3,19],[3,24]],["qds"],["port","logic"]],["quotient",[[4,7],[4,26]],[[4,18],[4,26]],["qds"],["port","logic"]],["q",[[6,0],[6,13]],[[6,12],[6,13]],["qds"],["variable","logic"]],["neg",[[7,0],[7,10]],[[7,7],[7,10]],["qds"],["variable","logic"]],["ops_sign",[[8,0],[8,21]],[[8,13],[8,21]],["qds"],["variable","wire"]],["r_ori",[[9,0],[9,18]],[[9,13],[9,18]],["qds"],["variable","wire"]],["d_ori",[[10,0],[10,18]],[[10,13],[10,18]],["qds"],["variable","wire"]],["r_ge_0010",[[11,0],[11,14]],[[11,5],[11,14]],["qds"],["variable","wire"]],["r_ge_0011",[[11,0],[11,25]],[[11,16],[11,25]],["qds"],["variable","r_ge_0010"]],["r_ge_0110",[[11,0],[11,36]],[[11,27],[11,36]],["qds"],["variable","r_ge_0011"]],["r_ge_0111",[[11,0],[11,47]],[[11,38],[11,47]],["qds"],["variable","r_ge_0110"]],["r_ge_1000",[[11,0],[11,58]],[[11,49],[11,58]],["qds"],["variable","r_ge_0111"]],["r_ge_0100",[[11,0],[12,14]],[[12,5],[12,14]],["qds"],["variable","r_ge_1000"]],["r_ge_0101",[[11,0],[12,25]],[[12,16],[12,25]],["qds"],["variable","r_ge_0100"]],["r_ge_1001",[[11,0],[13,14]],[[13,5],[13,14]],["qds"],["variable","r_ge_0101"]],["r_ge_1010",[[11,0],[13,25]],[[13,16],[13,25]],["qds"],["variable","r_ge_1001"]],["r_ge_1011",[[11,0],[13,36]],[[13,27],[13,36]],["qds"],["variable","r_ge_1010"]],["r_ge_1100",[[11,0],[13,47]],[[13,38],[13,47]],["qds"],["variable","r_ge_1011"]],["r_ge_1101",[[11,0],[13,57]],[[13,48],[13,57]],["qds"],["variable","r_ge_1100"]],["q0",[[14,0],[14,9]],[[14,7],[14,9]],["qds"],["variable","logic"]],["q2",[[14,0],[14,13]],[[14,11],[14,13]],["qds"],["variable","q0"]],["quotient_temp",[[86,0],[86,25]],[[86,12],[86,25]],["qds"],["variable","logic"]]]]]]],null,0]],["/home/shi/verilog/FPU_32_FMA/SRT_divider_FP32.sv",[[[[[["qds",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,0],[0,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,7],[0,10]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[1,99]]],[[["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["qds"],["port"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["qds"],["port","r_idx"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["qds"],["port","d_idx"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,18],[2,23]]],["qds"],["port","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,7],[3,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,19],[3,24]]],["qds"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,7],[4,26]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,18],[4,26]]],["qds"],["port","logic"]],["q",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,0],[6,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,12],[6,13]]],["qds"],["variable","logic"]],["neg",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,0],[7,10]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,7],[7,10]]],["qds"],["variable","logic"]],["ops_sign",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,0],[8,21]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,13],[8,21]]],["qds"],["variable","wire"]],["r_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,0],[9,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,13],[9,18]]],["qds"],["variable","wire"]],["d_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,0],[10,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,13],[10,18]]],["qds"],["variable","wire"]],["r_ge_0010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,5],[11,14]]],["qds"],["variable","wire"]],["r_ge_0011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,16],[11,25]]],["qds"],["variable","r_ge_0010"]],["r_ge_0110",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,27],[11,36]]],["qds"],["variable","r_ge_0011"]],["r_ge_0111",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,38],[11,47]]],["qds"],["variable","r_ge_0110"]],["r_ge_1000",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,58]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,49],[11,58]]],["qds"],["variable","r_ge_0111"]],["r_ge_1001",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,5],[12,14]]],["qds"],["variable","r_ge_1000"]],["r_ge_1010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,16],[12,25]]],["qds"],["variable","r_ge_1001"]],["r_ge_1011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,27],[12,36]]],["qds"],["variable","r_ge_1010"]],["r_ge_1100",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,38],[12,47]]],["qds"],["variable","r_ge_1011"]],["r_ge_1101",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,57]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,48],[12,57]]],["qds"],["variable","r_ge_1100"]],["q0",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,9]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,7],[13,9]]],["qds"],["variable","logic"]],["q2",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,11],[13,13]]],["qds"],["variable","q0"]],["quotient_temp",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,0],[85,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,12],[85,25]]],["qds"],["variable","logic"]]]]],[[["fp_div_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,0],[9,2]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[35,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,4],[6,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,31],[6,39]]],["fp_div_exp"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,4],[7,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,31],[7,38]]],["fp_div_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,4],[8,43]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,33],[8,43]]],["fp_div_exp"],["port","logic"]],["exp_dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,27],[11,39]]],["fp_div_exp"],["variable","logic"]],["exp_divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,41],[11,52]]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,4],[16,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,25],[16,38]]],["fp_div_exp"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,37]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,25],[17,37]]],["fp_div_exp"],["variable","logic"]],["divisor_comple",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,38],[17,52]]],["fp_div_exp"],["variable","divisor_sign"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,14]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,10],[22,14]]],["fp_div_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,20]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,15],[22,20]]],["fp_div_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,35]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,25],[23,35]]],["fp_div_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,47]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,36],[23,47]]],["fp_div_exp"],["variable","result_tmp"]],["adder",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,4],[24,67]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,16],[24,21]]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,4],[25,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,24],[25,34]]],["fp_div_exp"],["variable","logic"]],["bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,25],[27,29]]],["fp_div_exp"],["variable","logic"]],["adder2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,4],[30,57]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,16],[30,22]]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,0],[36,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,7],[36,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[1,14]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["adder_width"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,27],[37,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,28],[37,29]]],["adder_width"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["adder_width"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["adder_width"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,6],[37,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,26],[37,27]]],["adder_width"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,7],[38,30]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,27],[38,30]]],["adder_width"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,7],[40,17]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,13],[40,17]]],["adder_width"],["port","logic"]]]]],[[["div_normalizer",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,0],[2,157]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[18,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["div_normalizer"],["port"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,28],[3,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,29],[3,36]]],["div_normalizer"],["port","dividend"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["div_normalizer"],["port","divisor"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["div_normalizer"],["port","dividend_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["div_normalizer"],["port","divisor_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["div_normalizer"],["port","current_exponent"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["div_normalizer"],["port","result_sign"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["div_normalizer"],["port","dividend_shift"]],["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,6],[3,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,20],[3,28]]],["div_normalizer"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,7],[5,48]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,20],[5,48]]],["div_normalizer"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,7],[6,47]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,20],[6,47]]],["div_normalizer"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,18],[8,34]]],["div_normalizer"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,13],[9,24]]],["div_normalizer"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,7],[10,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,19],[10,33]]],["div_normalizer"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,7],[11,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,19],[11,32]]],["div_normalizer"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,0],[13,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,20],[13,23]]],["div_normalizer"],["instance","man_float_normalize"]],["exp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,0],[14,50]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,11],[14,14]]],["div_normalizer"],["instance","fp_div_exp"]]]]],[[["man_float_normalize",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,0],[27,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,7],[19,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[58,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,4],[20,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,23],[20,31]]],["man_float_normalize"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,4],[21,30]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,23],[21,30]]],["man_float_normalize"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,4],[22,52]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,24],[22,52]]],["man_float_normalize"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,4],[23,51]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,24],[23,51]]],["man_float_normalize"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,4],[24,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,23],[24,37]]],["man_float_normalize"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,4],[25,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,23],[25,36]]],["man_float_normalize"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,4],[26,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,17],[26,28]]],["man_float_normalize"],["port","logic"]],["dividend_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,4],[28,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,16],[28,33]]],["man_float_normalize"],["variable","logic"]],["divisor_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,4],[29,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,16],[29,32]]],["man_float_normalize"],["variable","logic"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,23]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,10],[32,23]]],["man_float_normalize"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,25],[32,37]]],["man_float_normalize"],["variable","dividend_sign"]],["dividend_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,4],[33,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,17],[33,34]]],["man_float_normalize"],["variable","logic"]],["divisor_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,4],[34,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,17],[34,33]]],["man_float_normalize"],["variable","logic"]],["dividend_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,29]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,17],[44,29]]],["man_float_normalize"],["variable","logic"]],["divisor_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,42]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,31],[44,42]]],["man_float_normalize"],["variable","dividend_tmp"]],["mng",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,4],[51,78]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,16],[51,19]]],["man_float_normalize"],["instance","m_n_gen_div"]],["mng2",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,4],[52,76]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,16],[52,20]]],["man_float_normalize"],["instance","m_n_gen_div"]]]]],[[["m_n_gen_div",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,0],[63,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,7],[59,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[5,13]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,4],[60,27]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,23],[60,27]]],["m_n_gen_div"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,4],[61,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,24],[61,31]]],["m_n_gen_div"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,4],[62,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,23],[62,28]]],["m_n_gen_div"],["port","logic"]]]]],[[["div_post_processing",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,0],[8,6]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,7],[0,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[29,0]]],[[["result",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,4],[1,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,23],[1,29]]],["div_post_processing"],["port","logic"]],["shift_nums",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,4],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,21],[2,31]]],["div_post_processing"],["port","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,4],[3,23]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,16],[3,23]]],["div_post_processing"],["port","logic"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,4],[4,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,16],[4,27]]],["div_post_processing"],["port","logic"]],["resultsign",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,4],[5,26]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,16],[5,26]]],["div_post_processing"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,4],[6,38]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,22],[6,38]]],["div_post_processing"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,4],[7,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,23],[7,31]]],["div_post_processing"],["port","logic"]],["result_temp",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,4],[10,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,17],[10,28]]],["div_post_processing"],["variable","logic"]],["exponent_addend",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,4],[13,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,16],[13,31]]],["div_post_processing"],["variable","logic"]],["result_shifted",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,4],[14,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,17],[14,31]]],["div_post_processing"],["variable","logic"]],["mngen",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,4],[16,64]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,14],[16,19]]],["div_post_processing"],["instance","m_n_gen_2"]],["exponent_final",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,4],[17,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,15],[17,29]]],["div_post_processing"],["variable","logic"]],["addend_copmplement",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,4],[19,34]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,16],[19,34]]],["div_post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[30,0],[34,2]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[30,7],[30,16]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[6,33]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[31,4],[31,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[31,23],[31,27]]],["m_n_gen_2"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[32,4],[32,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[32,24],[32,31]]],["m_n_gen_2"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[33,4],[33,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[33,23],[33,28]]],["m_n_gen_2"],["port","logic"]]]]],[[["SRT_divider_FP32",[[10,0],[10,65]],[[10,7],[10,23]],[],["module"]],[119,0]],[[["dividend",[[10,25],[10,33]],[[10,25],[10,33]],["SRT_divider_FP32"],["port"]],["divisor",[[12,28],[12,36]],[[12,29],[12,36]],["SRT_divider_FP32"],["port","dividend"]],["clk",[[10,42],[10,45]],[[10,42],[10,45]],["SRT_divider_FP32"],["port","divisor"]],["rst",[[13,15],[13,19]],[[13,16],[13,19]],["SRT_divider_FP32"],["port","clk"]],["quotient",[[10,50],[10,58]],[[10,50],[10,58]],["SRT_divider_FP32"],["port","rst"]],["flag",[[10,59],[10,63]],[[10,59],[10,63]],["SRT_divider_FP32"],["port","quotient"]],["dividend",[[12,6],[12,28]],[[12,20],[12,28]],["SRT_divider_FP32"],["port","logic"]],["clk",[[13,6],[13,15]],[[13,12],[13,15]],["SRT_divider_FP32"],["port","logic"]],["quotient",[[16,7],[16,28]],[[16,20],[16,28]],["SRT_divider_FP32"],["port","logic"]],["flag",[[18,7],[18,23]],[[18,19],[18,23]],["SRT_divider_FP32"],["port","logic"]],["dividend_mantissa_normalized",[[19,0],[19,41]],[[19,13],[19,41]],["SRT_divider_FP32"],["variable","logic"]],["divisor_mantissa_normalized",[[20,0],[20,40]],[[20,13],[20,40]],["SRT_divider_FP32"],["variable","logic"]],["current_exponent",[[22,0],[22,27]],[[22,11],[22,27]],["SRT_divider_FP32"],["variable","logic"]],["result_sign",[[23,0],[23,17]],[[23,6],[23,17]],["SRT_divider_FP32"],["variable","logic"]],["dividend_shift",[[24,0],[24,26]],[[24,12],[24,26]],["SRT_divider_FP32"],["variable","logic"]],["divisor_shift",[[25,0],[25,25]],[[25,12],[25,25]],["SRT_divider_FP32"],["variable","logic"]],["final_shift",[[28,0],[28,23]],[[28,12],[28,23]],["SRT_divider_FP32"],["variable","logic"]],["compl_divisor_shift",[[28,0],[28,43]],[[28,24],[28,43]],["SRT_divider_FP32"],["variable","final_shift"]],["compl_dividend_shift",[[28,0],[28,64]],[[28,44],[28,64]],["SRT_divider_FP32"],["variable","compl_divisor_shift"]],["right_shift",[[32,0],[32,61]],[[32,6],[32,17]],["SRT_divider_FP32"],["variable","logic"]],["norm",[[34,0],[34,155]],[[34,16],[34,20]],["SRT_divider_FP32"],["instance","div_normalizer"]],["current_dividend",[[36,0],[36,28]],[[36,12],[36,28]],["SRT_divider_FP32"],["variable","logic"]],["current_divisor",[[37,0],[37,27]],[[37,12],[37,27]],["SRT_divider_FP32"],["variable","logic"]],["current_remainder",[[38,0],[38,29]],[[38,12],[38,29]],["SRT_divider_FP32"],["variable","logic"]],["current_q_d",[[39,0],[39,24]],[[39,13],[39,24]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder",[[40,0],[40,26]],[[40,12],[40,26]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder_p",[[40,0],[40,44]],[[40,28],[40,44]],["SRT_divider_FP32"],["variable","next_remainder"]],["next_remainder_n",[[40,0],[40,62]],[[40,46],[40,62]],["SRT_divider_FP32"],["variable","next_remainder_p"]],["next_remainder_before_shift",[[40,0],[40,90]],[[40,63],[40,90]],["SRT_divider_FP32"],["variable","next_remainder_n"]],["r_idx",[[44,0],[44,17]],[[44,12],[44,17]],["SRT_divider_FP32"],["variable","logic"]],["d_idx",[[45,0],[45,17]],[[45,12],[45,17]],["SRT_divider_FP32"],["variable","logic"]],["mid_quotient",[[46,0],[46,23]],[[46,11],[46,23]],["SRT_divider_FP32"],["variable","logic"]],["Q_pos",[[49,0],[49,18]],[[49,13],[49,18]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg",[[49,0],[49,24]],[[49,19],[49,24]],["SRT_divider_FP32"],["variable","Q_pos"]],["Q_pos_next",[[50,0],[50,23]],[[50,13],[50,23]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg_next",[[50,0],[50,35]],[[50,25],[50,35]],["SRT_divider_FP32"],["variable","Q_pos_next"]],["flag_1",[[52,0],[52,17]],[[52,11],[52,17]],["SRT_divider_FP32"],["variable","logic"]],["q_selelct_table",[[74,0],[74,49]],[[74,5],[74,20]],["SRT_divider_FP32"],["instance","qds"]],["qd_gen1",[[75,0],[75,57]],[[75,7],[75,14]],["SRT_divider_FP32"],["instance","qd_gen"]],["input_remainder",[[76,0],[76,27]],[[76,12],[76,27]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder_gen1",[[78,0],[78,96]],[[78,19],[78,38]],["SRT_divider_FP32"],["instance","next_remainder_gen"]],["q_rounding",[[82,0],[82,22]],[[82,12],[82,22]],["SRT_divider_FP32"],["variable","logic"]],["guard",[[90,0],[90,11]],[[90,6],[90,11]],["SRT_divider_FP32"],["variable","logic"]],["round",[[91,0],[91,11]],[[91,6],[91,11]],["SRT_divider_FP32"],["variable","logic"]],["sticky",[[92,0],[92,12]],[[92,6],[92,12]],["SRT_divider_FP32"],["variable","logic"]],["exp_add",[[93,0],[93,13]],[[93,6],[93,13]],["SRT_divider_FP32"],["variable","logic"]],["rounding_grs_1",[[98,0],[98,79]],[[98,13],[98,27]],["SRT_divider_FP32"],["instance","rounding_grs"]],["result_before_ieee",[[101,0],[101,30]],[[101,12],[101,30]],["SRT_divider_FP32"],["variable","logic"]],["dut",[[105,0],[113,5]],[[105,20],[105,23]],["SRT_divider_FP32"],["instance","div_post_processing"]]]]],[[["adder_26",[[120,0],[120,34]],[[120,7],[120,15]],[],["module"]],[129,0]],[[["a",[[120,16],[120,17]],[[120,16],[120,17]],["adder_26"],["port"]],["b",[[121,20],[121,22]],[[121,21],[121,22]],["adder_26"],["port","a"]],["cin",[[120,20],[120,23]],[[120,20],[120,23]],["adder_26"],["port","b"]],["sum",[[120,24],[120,27]],[[120,24],[120,27]],["adder_26"],["port","cin"]],["cout",[[120,28],[120,32]],[[120,28],[120,32]],["adder_26"],["port","sum"]],["a",[[121,6],[121,20]],[[121,19],[121,20]],["adder_26"],["port","logic"]],["cin",[[122,6],[122,15]],[[122,12],[122,15]],["adder_26"],["port","logic"]],["sum",[[123,7],[123,23]],[[123,20],[123,23]],["adder_26"],["port","logic"]],["cout",[[124,7],[124,17]],[[124,13],[124,17]],["adder_26"],["port","logic"]]]]],[[["next_remainder_gen",[[130,0],[130,86]],[[130,7],[130,25]],[],["module"]],[143,0]],[[["current_remainder",[[130,27],[130,44]],[[130,27],[130,44]],["next_remainder_gen"],["port"]],["current_q_d",[[131,36],[131,48]],[[131,37],[131,48]],["next_remainder_gen"],["port","current_remainder"]],["next_remainder",[[130,57],[130,71]],[[130,57],[130,71]],["next_remainder_gen"],["port","current_q_d"]],["mid_quotient",[[130,72],[130,84]],[[130,72],[130,84]],["next_remainder_gen"],["port","next_remainder"]],["current_remainder",[[131,6],[131,36]],[[131,19],[131,36]],["next_remainder_gen"],["port","logic"]],["next_remainder",[[132,7],[132,34]],[[132,20],[132,34]],["next_remainder_gen"],["port","logic"]],["mid_quotient",[[133,6],[133,30]],[[133,18],[133,30]],["next_remainder_gen"],["port","logic"]],["next_remainder_p",[[134,0],[134,29]],[[134,13],[134,29]],["next_remainder_gen"],["variable","logic"]],["next_remainder_n",[[134,0],[134,46]],[[134,30],[134,46]],["next_remainder_gen"],["variable","next_remainder_p"]],["cout",[[135,0],[135,10]],[[135,6],[135,10]],["next_remainder_gen"],["variable","logic"]],["cout2",[[135,0],[135,16]],[[135,11],[135,16]],["next_remainder_gen"],["variable","cout"]],["next_remainder_before_shift",[[136,0],[136,40]],[[136,13],[136,40]],["next_remainder_gen"],["variable","logic"]]]]],[[["qd_gen",[[144,0],[144,57]],[[144,7],[144,13]],[],["module"]],[154,0]],[[["current_q_d",[[144,15],[144,26]],[[144,15],[144,26]],["qd_gen"],["port"]],["mid_quotient",[[144,27],[144,39]],[[144,27],[144,39]],["qd_gen"],["port","current_q_d"]],["current_divisor",[[144,40],[144,55]],[[144,40],[144,55]],["qd_gen"],["port","mid_quotient"]],["current_divisor",[[145,6],[145,34]],[[145,19],[145,34]],["qd_gen"],["port","logic"]],["mid_quotient",[[146,6],[146,30]],[[146,18],[146,30]],["qd_gen"],["port","logic"]],["current_q_d",[[147,7],[147,31]],[[147,20],[147,31]],["qd_gen"],["port","logic"]]]]],[[["rounding_grs",[[155,0],[162,2]],[[155,7],[155,19]],[],["module"]],[185,8]],[[["man",[[156,3],[156,24]],[[156,21],[156,24]],["rounding_grs"],["port","wire"]],["guard",[[157,4],[157,20]],[[157,15],[157,20]],["rounding_grs"],["port","wire"]],["round",[[158,4],[158,20]],[[158,15],[158,20]],["rounding_grs"],["port","wire"]],["sticky",[[159,4],[159,21]],[[159,15],[159,21]],["rounding_grs"],["port","wire"]],["rounded_man",[[160,4],[160,33]],[[160,22],[160,33]],["rounding_grs"],["port","reg"]],["exp_add",[[161,4],[161,22]],[[161,15],[161,22]],["rounding_grs"],["port","reg"]],["tie",[[164,4],[164,12]],[[164,9],[164,12]],["rounding_grs"],["variable","wire"]]]]]],["/home/shi/verilog/FP_32/DIV/quo_sel_tab.sv","/home/shi/verilog/FP_32/DIV/div_normalization.sv","/home/shi/verilog/FP_32/DIV/div_post_processing.sv"]],null,0]],["/home/shi/verilog/FPU_32_FMA/tb_FP.sv",[[[[[["add_preprocessing",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,0],[5,66]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,7],[5,24]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[23,0]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,25],[5,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,25],[5,26]]],["add_preprocessing"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,27],[5,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,27],[5,28]]],["add_preprocessing"],["port","a"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,29],[5,32]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,29],[5,32]]],["add_preprocessing"],["port","b"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,33],[5,36]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,33],[5,36]]],["add_preprocessing"],["port","add"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,37],[5,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,37],[5,48]]],["add_preprocessing"],["port","sub"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,49],[5,53]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,49],[5,53]]],["add_preprocessing"],["port","result_sign"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,54],[5,64]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[5,54],[5,64]]],["add_preprocessing"],["port","mode"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[6,6],[6,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[6,18],[6,19]]],["add_preprocessing"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[7,6],[7,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[7,18],[7,19]]],["add_preprocessing"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[8,6],[8,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[8,12],[8,15]]],["add_preprocessing"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[9,6],[9,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[9,12],[9,15]]],["add_preprocessing"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[10,13],[10,24]]],["add_preprocessing"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[11,7],[11,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[11,18],[11,22]]],["add_preprocessing"],["port","logic"]],["mode_judge",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[12,0],[12,39]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[12,11],[12,21]]],["add_preprocessing"],["instance","mode_judge"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[13,7],[13,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[13,7],[13,17]]],["add_preprocessing"],["port"]]]]],[[["mode_judge",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,0],[24,36]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,7],[24,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[1,12]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,18],[24,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,18],[24,19]]],["mode_judge"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,20],[24,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,20],[24,21]]],["mode_judge"],["port","a"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,22],[24,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,22],[24,25]]],["mode_judge"],["port","b"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,26],[24,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,26],[24,29]]],["mode_judge"],["port","add"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,30],[24,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[24,30],[24,34]]],["mode_judge"],["port","sub"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[25,10],[25,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[25,22],[25,23]]],["mode_judge"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[26,10],[26,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[26,22],[26,23]]],["mode_judge"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[27,10],[27,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[27,16],[27,19]]],["mode_judge"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[28,10],[28,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[28,16],[28,19]]],["mode_judge"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[29,11],[29,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_preprocessing.sv",[[29,22],[29,26]]],["mode_judge"],["port","logic"]]]]],[[["add_normalization",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,0],[1,101]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,7],[1,24]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[1,0]]],[[["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,25],[1,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,25],[1,29]]],["add_normalization"],["port"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,30],[1,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,30],[1,34]]],["add_normalization"],["port","add1"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,35],[1,38]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,35],[1,38]]],["add_normalization"],["port","add2"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,39],[1,42]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,39],[1,42]]],["add_normalization"],["port","add"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,43],[1,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,43],[1,48]]],["add_normalization"],["port","sub"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,49],[1,54]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,49],[1,54]]],["add_normalization"],["port","man_a"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,55],[1,65]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,55],[1,65]]],["add_normalization"],["port","man_b"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,66],[1,76]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,66],[1,76]]],["add_normalization"],["port","exponent_a"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,77],[1,88]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,77],[1,88]]],["add_normalization"],["port","exponent_b"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,89],[1,99]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[1,89],[1,99]]],["add_normalization"],["port","result_sign"]],["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[2,19],[2,23]]],["add_normalization"],["port","logic"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[3,6],[3,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[3,19],[3,23]]],["add_normalization"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[4,6],[4,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[4,12],[4,15]]],["add_normalization"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[5,6],[5,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[5,12],[5,15]]],["add_normalization"],["port","logic"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[6,7],[6,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[6,20],[6,25]]],["add_normalization"],["port","logic"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[7,7],[7,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[7,20],[7,25]]],["add_normalization"],["port","logic"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[8,7],[8,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[8,19],[8,29]]],["add_normalization"],["port","logic"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[9,7],[9,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[9,19],[9,29]]],["add_normalization"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[10,13],[10,24]]],["add_normalization"],["port","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[11,7],[11,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[11,13],[11,23]]],["add_normalization"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[13,0],[13,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[13,11],[13,15]]],["add_normalization"],["variable","logic"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[14,0],[14,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[14,6],[14,16]]],["add_normalization"],["variable","logic"]],["pre_processing",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[15,0],[15,80]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[15,18],[15,32]]],["add_normalization"],["instance","add_preprocessing"]],["man_a_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,0],[19,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,13],[19,22]]],["add_normalization"],["variable","logic"]],["man_b_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,0],[19,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/add_normalization.sv",[[19,24],[19,33]]],["add_normalization"],["variable","man_a_tmp"]]]]],[[["FP_32_add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,0],[2,54]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,7],[2,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[119,0]]],[[["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,24],[2,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,24],[2,28]]],["FP_32_add_or_sub"],["port"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,29],[2,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,29],[2,33]]],["FP_32_add_or_sub"],["port","add1"]],["command",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,34],[2,41]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,34],[2,41]]],["FP_32_add_or_sub"],["port","add2"]],["result",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,42],[2,48]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,42],[2,48]]],["FP_32_add_or_sub"],["port","command"]],["clk",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,49],[2,52]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[2,49],[2,52]]],["FP_32_add_or_sub"],["port","result"]],["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[3,6],[3,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[3,19],[3,23]]],["FP_32_add_or_sub"],["port","logic"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[4,6],[4,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[4,19],[4,23]]],["FP_32_add_or_sub"],["port","logic"]],["clk",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[5,6],[5,9]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[5,6],[5,9]]],["FP_32_add_or_sub"],["port"]],["command",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[6,6],[6,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[6,12],[6,19]]],["FP_32_add_or_sub"],["port","logic"]],["result",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[7,7],[7,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[7,20],[7,26]]],["FP_32_add_or_sub"],["port","logic"]],["current_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[9,0],[9,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[9,6],[9,17]]],["FP_32_add_or_sub"],["variable","logic"]],["current_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[10,0],[10,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[10,6],[10,17]]],["FP_32_add_or_sub"],["variable","logic"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[14,0],[14,18]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[14,13],[14,18]]],["FP_32_add_or_sub"],["variable","logic"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[15,0],[15,18]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[15,13],[15,18]]],["FP_32_add_or_sub"],["variable","logic"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[16,0],[16,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[16,12],[16,22]]],["FP_32_add_or_sub"],["variable","logic"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[17,0],[17,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[17,12],[17,22]]],["FP_32_add_or_sub"],["variable","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[18,0],[18,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[18,6],[18,17]]],["FP_32_add_or_sub"],["variable","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[19,0],[19,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[19,6],[19,16]]],["FP_32_add_or_sub"],["variable","logic"]],["norm",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[20,0],[20,115]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[20,18],[20,22]]],["FP_32_add_or_sub"],["instance","add_normalization"]],["e1_e2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[25,0],[25,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[25,11],[25,16]]],["FP_32_add_or_sub"],["variable","logic"]],["e1_e2_0",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[25,0],[25,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[25,17],[25,24]]],["FP_32_add_or_sub"],["variable","e1_e2"]],["shift_before_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[26,0],[26,27]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[26,11],[26,27]]],["FP_32_add_or_sub"],["variable","logic"]],["e1_e2_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[27,0],[27,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[27,11],[27,20]]],["FP_32_add_or_sub"],["variable","logic"]],["current_exponent_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[36,0],[36,31]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[36,11],[36,31]]],["FP_32_add_or_sub"],["variable","logic"]],["result_shift_or_not",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[40,0],[40,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[40,6],[40,25]]],["FP_32_add_or_sub"],["variable","logic"]],["add_one_in_exponent",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[44,0],[44,30]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[44,11],[44,30]]],["FP_32_add_or_sub"],["variable","logic"]],["add_or_not",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[47,0],[47,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[47,6],[47,16]]],["FP_32_add_or_sub"],["variable","logic"]],["extent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,0],[51,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,12],[51,20]]],["FP_32_add_or_sub"],["variable","logic"]],["extent_a_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,0],[51,35]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,21],[51,35]]],["FP_32_add_or_sub"],["variable","extent_a"]],["extent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,0],[51,44]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[51,36],[51,44]]],["FP_32_add_or_sub"],["variable","extent_a_shift"]],["final_f_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[58,0],[58,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[58,12],[58,23]]],["FP_32_add_or_sub"],["variable","logic"]],["final_f_shift_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,0],[59,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,12],[59,29]]],["FP_32_add_or_sub"],["variable","logic"]],["final_f_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,0],[59,43]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,30],[59,43]]],["FP_32_add_or_sub"],["variable","final_f_shift_tmp"]],["final_f_shift_tmp_2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,0],[59,63]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[59,44],[59,63]]],["FP_32_add_or_sub"],["variable","final_f_shift"]],["shift_nums1",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,0],[60,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,11],[60,22]]],["FP_32_add_or_sub"],["variable","logic"]],["shift_nums2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,0],[60,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,23],[60,34]]],["FP_32_add_or_sub"],["variable","shift_nums1"]],["shift_nums",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,0],[60,45]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[60,35],[60,45]]],["FP_32_add_or_sub"],["variable","shift_nums2"]],["final_f_rounded",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[61,0],[61,27]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[61,12],[61,27]]],["FP_32_add_or_sub"],["variable","logic"]],["final_f_add_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[62,0],[62,27]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[62,12],[62,27]]],["FP_32_add_or_sub"],["variable","logic"]],["cout",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[63,0],[63,10]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[63,6],[63,10]]],["FP_32_add_or_sub"],["variable","logic"]],["adder",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[64,0],[64,57]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[64,9],[64,14]]],["FP_32_add_or_sub"],["instance","adder_50"]],["m_n",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[66,0],[66,63]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[66,12],[66,15]]],["FP_32_add_or_sub"],["instance","m_n_gen_add"]],["first_zero",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[69,0],[69,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[69,6],[69,16]]],["FP_32_add_or_sub"],["variable","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[71,0],[71,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[71,11],[71,20]]],["FP_32_add_or_sub"],["variable","logic"]],["m_n_second_time",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[75,0],[75,97]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[75,20],[75,35]]],["FP_32_add_or_sub"],["instance","m_n_gen_second_time"]],["final_exponent",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[81,0],[81,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[81,11],[81,25]]],["FP_32_add_or_sub"],["variable","logic"]],["guard",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[83,0],[83,11]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[83,6],[83,11]]],["FP_32_add_or_sub"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[84,0],[84,11]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[84,6],[84,11]]],["FP_32_add_or_sub"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[85,0],[85,12]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[85,6],[85,12]]],["FP_32_add_or_sub"],["variable","logic"]],["sticky_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[86,0],[86,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[86,6],[86,16]]],["FP_32_add_or_sub"],["variable","logic"]],["sticky_not_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[87,0],[87,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[87,6],[87,20]]],["FP_32_add_or_sub"],["variable","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[88,0],[88,13]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[88,6],[88,13]]],["FP_32_add_or_sub"],["variable","logic"]],["rounding_man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[95,0],[95,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[95,12],[95,24]]],["FP_32_add_or_sub"],["variable","logic"]],["rounding_grs_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[98,0],[98,91]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[98,17],[98,33]]],["FP_32_add_or_sub"],["instance","rounding_grs_add"]],["final_man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[103,0],[103,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[103,12],[103,21]]],["FP_32_add_or_sub"],["variable","logic"]],["result_wire",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[105,0],[105,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[105,12],[105,23]]],["FP_32_add_or_sub"],["variable","logic"]]]]],[[["adder_50",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,0],[120,30]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,7],[120,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[130,0]]],[[["a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,16],[120,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,16],[120,17]]],["adder_50"],["port"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,18],[120,19]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,18],[120,19]]],["adder_50"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,20],[120,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,20],[120,23]]],["adder_50"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,24],[120,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[120,24],[120,28]]],["adder_50"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[121,6],[121,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[121,19],[121,20]]],["adder_50"],["port","logic"]],["b",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[122,6],[122,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[122,19],[122,20]]],["adder_50"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[123,7],[123,17]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[123,13],[123,17]]],["adder_50"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[124,7],[124,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[124,20],[124,23]]],["adder_50"],["port","logic"]]]]],[[["m_n_gen_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[131,0],[135,2]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[131,7],[131,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[170,0]]],[[["data",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[132,4],[132,27]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[132,23],[132,27]]],["m_n_gen_add"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[133,4],[133,31]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[133,24],[133,31]]],["m_n_gen_add"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[134,4],[134,28]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[134,23],[134,28]]],["m_n_gen_add"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[136,0],[136,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[136,11],[136,20]]],["m_n_gen_add"],["variable","logic"]]]]],[[["m_n_gen_second_time",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[171,0],[176,2]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[171,7],[171,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[208,0]]],[[["data",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[172,2],[172,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[172,21],[172,25]]],["m_n_gen_second_time"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[173,2],[173,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[173,22],[173,29]]],["m_n_gen_second_time"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[174,2],[174,26]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[174,21],[174,26]]],["m_n_gen_second_time"],["port","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[175,2],[175,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[175,20],[175,29]]],["m_n_gen_second_time"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[177,0],[177,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[177,11],[177,20]]],["m_n_gen_second_time"],["variable","logic"]],["shift_tmp2",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[203,0],[203,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[203,6],[203,16]]],["m_n_gen_second_time"],["variable","logic"]]]]],[[["rounding_grs_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[220,0],[227,4]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[220,7],[220,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[0,30]]],[[["man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[221,4],[221,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[221,22],[221,25]]],["rounding_grs_add"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[222,4],[222,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[222,15],[222,20]]],["rounding_grs_add"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[223,4],[223,20]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[223,15],[223,20]]],["rounding_grs_add"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[224,4],[224,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[224,15],[224,21]]],["rounding_grs_add"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[225,4],[225,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[225,23],[225,34]]],["rounding_grs_add"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[226,4],[226,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[226,16],[226,23]]],["rounding_grs_add"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[228,4],[228,45]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[228,9],[228,16]]],["rounding_grs_add"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[229,4],[229,21]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[229,9],[229,12]]],["rounding_grs_add"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[231,4],[231,54]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[231,9],[231,18]]],["rounding_grs_add"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[233,4],[233,37]]],["file:///home/shi/verilog/FP_32/ADD_SUB/FP_32_add_or_sub.sv",[[233,16],[233,23]]],["rounding_grs_add"],["variable","wire"]]]]],[[["qds",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,0],[0,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,7],[0,10]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[1,99]]],[[["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["qds"],["port"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["qds"],["port","r_idx"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["qds"],["port","d_idx"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,18],[2,23]]],["qds"],["port","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,7],[3,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,19],[3,24]]],["qds"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,7],[4,26]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,18],[4,26]]],["qds"],["port","logic"]],["q",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,0],[6,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,12],[6,13]]],["qds"],["variable","logic"]],["neg",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,0],[7,10]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,7],[7,10]]],["qds"],["variable","logic"]],["ops_sign",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,0],[8,21]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,13],[8,21]]],["qds"],["variable","wire"]],["r_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,0],[9,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,13],[9,18]]],["qds"],["variable","wire"]],["d_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,0],[10,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,13],[10,18]]],["qds"],["variable","wire"]],["r_ge_0010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,5],[11,14]]],["qds"],["variable","wire"]],["r_ge_0011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,16],[11,25]]],["qds"],["variable","r_ge_0010"]],["r_ge_0110",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,27],[11,36]]],["qds"],["variable","r_ge_0011"]],["r_ge_0111",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,38],[11,47]]],["qds"],["variable","r_ge_0110"]],["r_ge_1000",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,58]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,49],[11,58]]],["qds"],["variable","r_ge_0111"]],["r_ge_1001",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,5],[12,14]]],["qds"],["variable","r_ge_1000"]],["r_ge_1010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,16],[12,25]]],["qds"],["variable","r_ge_1001"]],["r_ge_1011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,27],[12,36]]],["qds"],["variable","r_ge_1010"]],["r_ge_1100",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,38],[12,47]]],["qds"],["variable","r_ge_1011"]],["r_ge_1101",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,57]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,48],[12,57]]],["qds"],["variable","r_ge_1100"]],["q0",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,9]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,7],[13,9]]],["qds"],["variable","logic"]],["q2",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,11],[13,13]]],["qds"],["variable","q0"]],["quotient_temp",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,0],[85,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,12],[85,25]]],["qds"],["variable","logic"]]]]],[[["fp_div_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,0],[9,2]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[35,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,4],[6,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,31],[6,39]]],["fp_div_exp"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,4],[7,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,31],[7,38]]],["fp_div_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,4],[8,43]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,33],[8,43]]],["fp_div_exp"],["port","logic"]],["exp_dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,27],[11,39]]],["fp_div_exp"],["variable","logic"]],["exp_divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,41],[11,52]]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,4],[16,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,25],[16,38]]],["fp_div_exp"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,37]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,25],[17,37]]],["fp_div_exp"],["variable","logic"]],["divisor_comple",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,38],[17,52]]],["fp_div_exp"],["variable","divisor_sign"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,14]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,10],[22,14]]],["fp_div_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,20]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,15],[22,20]]],["fp_div_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,35]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,25],[23,35]]],["fp_div_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,47]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,36],[23,47]]],["fp_div_exp"],["variable","result_tmp"]],["adder",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,4],[24,67]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,16],[24,21]]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,4],[25,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,24],[25,34]]],["fp_div_exp"],["variable","logic"]],["bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,25],[27,29]]],["fp_div_exp"],["variable","logic"]],["adder2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,4],[30,57]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,16],[30,22]]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,0],[36,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,7],[36,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[1,14]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["adder_width"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,27],[37,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,28],[37,29]]],["adder_width"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["adder_width"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["adder_width"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,6],[37,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,26],[37,27]]],["adder_width"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,7],[38,30]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,27],[38,30]]],["adder_width"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,7],[40,17]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,13],[40,17]]],["adder_width"],["port","logic"]]]]],[[["div_normalizer",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,0],[2,157]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[18,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["div_normalizer"],["port"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,28],[3,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,29],[3,36]]],["div_normalizer"],["port","dividend"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["div_normalizer"],["port","divisor"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["div_normalizer"],["port","dividend_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["div_normalizer"],["port","divisor_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["div_normalizer"],["port","current_exponent"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["div_normalizer"],["port","result_sign"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["div_normalizer"],["port","dividend_shift"]],["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,6],[3,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,20],[3,28]]],["div_normalizer"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,7],[5,48]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,20],[5,48]]],["div_normalizer"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,7],[6,47]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,20],[6,47]]],["div_normalizer"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,18],[8,34]]],["div_normalizer"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,13],[9,24]]],["div_normalizer"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,7],[10,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,19],[10,33]]],["div_normalizer"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,7],[11,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,19],[11,32]]],["div_normalizer"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,0],[13,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,20],[13,23]]],["div_normalizer"],["instance","man_float_normalize"]],["exp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,0],[14,50]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,11],[14,14]]],["div_normalizer"],["instance","fp_div_exp"]]]]],[[["man_float_normalize",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,0],[27,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,7],[19,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[58,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,4],[20,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,23],[20,31]]],["man_float_normalize"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,4],[21,30]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,23],[21,30]]],["man_float_normalize"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,4],[22,52]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,24],[22,52]]],["man_float_normalize"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,4],[23,51]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,24],[23,51]]],["man_float_normalize"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,4],[24,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,23],[24,37]]],["man_float_normalize"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,4],[25,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,23],[25,36]]],["man_float_normalize"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,4],[26,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,17],[26,28]]],["man_float_normalize"],["port","logic"]],["dividend_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,4],[28,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,16],[28,33]]],["man_float_normalize"],["variable","logic"]],["divisor_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,4],[29,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,16],[29,32]]],["man_float_normalize"],["variable","logic"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,23]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,10],[32,23]]],["man_float_normalize"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,25],[32,37]]],["man_float_normalize"],["variable","dividend_sign"]],["dividend_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,4],[33,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,17],[33,34]]],["man_float_normalize"],["variable","logic"]],["divisor_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,4],[34,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,17],[34,33]]],["man_float_normalize"],["variable","logic"]],["dividend_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,29]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,17],[44,29]]],["man_float_normalize"],["variable","logic"]],["divisor_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,42]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,31],[44,42]]],["man_float_normalize"],["variable","dividend_tmp"]],["mng",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,4],[51,78]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,16],[51,19]]],["man_float_normalize"],["instance","m_n_gen_div"]],["mng2",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,4],[52,76]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,16],[52,20]]],["man_float_normalize"],["instance","m_n_gen_div"]]]]],[[["m_n_gen_div",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,0],[63,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,7],[59,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[5,13]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,4],[60,27]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,23],[60,27]]],["m_n_gen_div"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,4],[61,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,24],[61,31]]],["m_n_gen_div"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,4],[62,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,23],[62,28]]],["m_n_gen_div"],["port","logic"]]]]],[[["div_post_processing",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,0],[8,6]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,7],[0,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[29,0]]],[[["result",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,4],[1,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,23],[1,29]]],["div_post_processing"],["port","logic"]],["shift_nums",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,4],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,21],[2,31]]],["div_post_processing"],["port","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,4],[3,23]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,16],[3,23]]],["div_post_processing"],["port","logic"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,4],[4,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,16],[4,27]]],["div_post_processing"],["port","logic"]],["resultsign",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,4],[5,26]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,16],[5,26]]],["div_post_processing"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,4],[6,38]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,22],[6,38]]],["div_post_processing"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,4],[7,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,23],[7,31]]],["div_post_processing"],["port","logic"]],["result_temp",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,4],[10,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,17],[10,28]]],["div_post_processing"],["variable","logic"]],["exponent_addend",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,4],[13,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,16],[13,31]]],["div_post_processing"],["variable","logic"]],["result_shifted",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,4],[14,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,17],[14,31]]],["div_post_processing"],["variable","logic"]],["mngen",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,4],[16,64]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,14],[16,19]]],["div_post_processing"],["instance","m_n_gen_2"]],["exponent_final",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,4],[17,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,15],[17,29]]],["div_post_processing"],["variable","logic"]],["addend_copmplement",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,4],[19,34]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,16],[19,34]]],["div_post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[30,0],[34,2]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[30,7],[30,16]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[6,33]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[31,4],[31,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[31,23],[31,27]]],["m_n_gen_2"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[32,4],[32,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[32,24],[32,31]]],["m_n_gen_2"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[33,4],[33,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[33,23],[33,28]]],["m_n_gen_2"],["port","logic"]]]]],[[["SRT_divider_FP32",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,0],[10,67]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,7],[10,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[121,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,25],[10,33]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,25],[10,33]]],["SRT_divider_FP32"],["port"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,28],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,29],[12,36]]],["SRT_divider_FP32"],["port","dividend"]],["clk",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,42],[10,45]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,42],[10,45]]],["SRT_divider_FP32"],["port","divisor"]],["rst",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,15],[13,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,16],[13,19]]],["SRT_divider_FP32"],["port","clk"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,50],[10,58]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,50],[10,58]]],["SRT_divider_FP32"],["port","rst"]],["flag_w",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,59],[10,65]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,59],[10,65]]],["SRT_divider_FP32"],["port","quotient"]],["dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,6],[12,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,20],[12,28]]],["SRT_divider_FP32"],["port","logic"]],["clk",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,6],[13,15]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,12],[13,15]]],["SRT_divider_FP32"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[16,7],[16,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[16,20],[16,28]]],["SRT_divider_FP32"],["port","logic"]],["flag_w",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[17,7],[17,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[17,18],[17,24]]],["SRT_divider_FP32"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[20,0],[20,41]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[20,13],[20,41]]],["SRT_divider_FP32"],["variable","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[21,0],[21,40]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[21,13],[21,40]]],["SRT_divider_FP32"],["variable","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[23,0],[23,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[23,11],[23,27]]],["SRT_divider_FP32"],["variable","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[24,0],[24,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[24,6],[24,17]]],["SRT_divider_FP32"],["variable","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[25,0],[25,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[25,12],[25,26]]],["SRT_divider_FP32"],["variable","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[26,0],[26,25]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[26,12],[26,25]]],["SRT_divider_FP32"],["variable","logic"]],["final_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,12],[29,23]]],["SRT_divider_FP32"],["variable","logic"]],["compl_divisor_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,43]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,24],[29,43]]],["SRT_divider_FP32"],["variable","final_shift"]],["compl_dividend_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,64]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,44],[29,64]]],["SRT_divider_FP32"],["variable","compl_divisor_shift"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[33,0],[33,61]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[33,6],[33,17]]],["SRT_divider_FP32"],["variable","logic"]],["norm",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[35,0],[35,154]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[35,15],[35,19]]],["SRT_divider_FP32"],["instance","div_normalizer"]],["current_dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[37,0],[37,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[37,12],[37,28]]],["SRT_divider_FP32"],["variable","logic"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[38,0],[38,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[38,12],[38,27]]],["SRT_divider_FP32"],["variable","logic"]],["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[39,0],[39,29]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[39,12],[39,29]]],["SRT_divider_FP32"],["variable","logic"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[40,0],[40,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[40,13],[40,24]]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,12],[41,26]]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder_p",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,44]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,28],[41,44]]],["SRT_divider_FP32"],["variable","next_remainder"]],["next_remainder_n",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,62]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,46],[41,62]]],["SRT_divider_FP32"],["variable","next_remainder_p"]],["next_remainder_before_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,90]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,63],[41,90]]],["SRT_divider_FP32"],["variable","next_remainder_n"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[45,0],[45,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[45,12],[45,17]]],["SRT_divider_FP32"],["variable","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[46,0],[46,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[46,12],[46,17]]],["SRT_divider_FP32"],["variable","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[47,0],[47,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[47,11],[47,23]]],["SRT_divider_FP32"],["variable","logic"]],["Q_pos",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,0],[50,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,13],[50,18]]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,0],[50,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,19],[50,24]]],["SRT_divider_FP32"],["variable","Q_pos"]],["Q_pos_next",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,0],[51,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,13],[51,23]]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg_next",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,0],[51,35]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,25],[51,35]]],["SRT_divider_FP32"],["variable","Q_pos_next"]],["flag",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[52,0],[52,16]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[52,12],[52,16]]],["SRT_divider_FP32"],["variable","logic"]],["flag_1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[53,0],[53,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[53,11],[53,17]]],["SRT_divider_FP32"],["variable","logic"]],["q_selelct_table",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[75,0],[75,49]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[75,5],[75,20]]],["SRT_divider_FP32"],["instance","qds"]],["qd_gen1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[76,0],[76,57]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[76,7],[76,14]]],["SRT_divider_FP32"],["instance","qd_gen"]],["next_remainder_gen1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[78,0],[78,98]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[78,19],[78,38]]],["SRT_divider_FP32"],["instance","next_remainder_gen"]],["q_rounding",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[82,0],[82,22]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[82,12],[82,22]]],["SRT_divider_FP32"],["variable","logic"]],["guard",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[90,0],[90,11]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[90,6],[90,11]]],["SRT_divider_FP32"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[91,0],[91,11]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[91,6],[91,11]]],["SRT_divider_FP32"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[92,0],[92,12]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[92,6],[92,12]]],["SRT_divider_FP32"],["variable","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[93,0],[93,13]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[93,6],[93,13]]],["SRT_divider_FP32"],["variable","logic"]],["rounding_grs_1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[98,0],[98,79]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[98,13],[98,27]]],["SRT_divider_FP32"],["instance","rounding_grs"]],["result_before_ieee",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[101,0],[101,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[101,12],[101,30]]],["SRT_divider_FP32"],["variable","logic"]],["dut",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[105,0],[113,5]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[105,20],[105,23]]],["SRT_divider_FP32"],["instance","div_post_processing"]]]]],[[["adder_26",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,0],[122,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,7],[122,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[131,0]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,16],[122,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,16],[122,17]]],["adder_26"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,20],[123,22]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,21],[123,22]]],["adder_26"],["port","a"]],["cin",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,20],[122,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,20],[122,23]]],["adder_26"],["port","b"]],["sum",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,24],[122,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,24],[122,27]]],["adder_26"],["port","cin"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,28],[122,32]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,28],[122,32]]],["adder_26"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,6],[123,20]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,19],[123,20]]],["adder_26"],["port","logic"]],["cin",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[124,6],[124,15]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[124,12],[124,15]]],["adder_26"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[125,7],[125,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[125,20],[125,23]]],["adder_26"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[126,7],[126,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[126,13],[126,17]]],["adder_26"],["port","logic"]]]]],[[["next_remainder_gen",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,0],[132,86]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,7],[132,25]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[144,0]]],[[["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,27],[132,44]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,27],[132,44]]],["next_remainder_gen"],["port"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,36],[133,48]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,37],[133,48]]],["next_remainder_gen"],["port","current_remainder"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,57],[132,71]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,57],[132,71]]],["next_remainder_gen"],["port","current_q_d"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,72],[132,84]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,72],[132,84]]],["next_remainder_gen"],["port","next_remainder"]],["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,6],[133,36]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,19],[133,36]]],["next_remainder_gen"],["port","logic"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[134,7],[134,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[134,20],[134,34]]],["next_remainder_gen"],["port","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[135,6],[135,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[135,18],[135,30]]],["next_remainder_gen"],["port","logic"]],["next_remainder_p",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,0],[136,29]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,13],[136,29]]],["next_remainder_gen"],["variable","logic"]],["next_remainder_n",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,0],[136,46]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,30],[136,46]]],["next_remainder_gen"],["variable","next_remainder_p"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,0],[137,10]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,6],[137,10]]],["next_remainder_gen"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,0],[137,16]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,11],[137,16]]],["next_remainder_gen"],["variable","cout"]],["next_remainder_before_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[138,0],[138,40]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[138,13],[138,40]]],["next_remainder_gen"],["variable","logic"]],["adder_pos",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[139,0],[139,77]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[139,9],[139,18]]],["next_remainder_gen"],["instance","adder_26"]],["adder_neg",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[140,0],[140,79]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[140,9],[140,18]]],["next_remainder_gen"],["instance","adder_26"]]]]],[[["qd_gen",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,0],[145,57]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,7],[145,13]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[155,0]]],[[["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,15],[145,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,15],[145,26]]],["qd_gen"],["port"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,27],[145,39]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,27],[145,39]]],["qd_gen"],["port","current_q_d"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,40],[145,55]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,40],[145,55]]],["qd_gen"],["port","mid_quotient"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[146,6],[146,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[146,19],[146,34]]],["qd_gen"],["port","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[147,6],[147,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[147,18],[147,30]]],["qd_gen"],["port","logic"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[148,7],[148,31]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[148,20],[148,31]]],["qd_gen"],["port","logic"]]]]],[[["rounding_grs",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[156,0],[163,2]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[156,7],[156,19]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[1,25]]],[[["man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[157,2],[157,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[157,20],[157,23]]],["rounding_grs"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[158,2],[158,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[158,13],[158,18]]],["rounding_grs"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[159,2],[159,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[159,13],[159,18]]],["rounding_grs"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[160,2],[160,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[160,13],[160,19]]],["rounding_grs"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[161,2],[161,32]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[161,21],[161,32]]],["rounding_grs"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[162,2],[162,21]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[162,14],[162,21]]],["rounding_grs"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[164,2],[164,43]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[164,7],[164,14]]],["rounding_grs"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[165,2],[165,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[165,7],[165,10]]],["rounding_grs"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[167,2],[167,52]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[167,7],[167,16]]],["rounding_grs"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[169,2],[169,35]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[169,14],[169,21]]],["rounding_grs"],["variable","wire"]]]]],[[["mul_man_solving",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,0],[0,91]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,7],[0,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[33,0]]],[[["f1_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,23],[0,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,23],[0,30]]],["mul_man_solving"],["port"]],["f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,31],[0,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,31],[0,38]]],["mul_man_solving"],["port","f1_plus"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,39],[0,57]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,39],[0,57]]],["mul_man_solving"],["port","f2_plus"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,58],[0,72]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,58],[0,72]]],["mul_man_solving"],["port","f1f2_plus_rounding"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,73],[0,89]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[0,73],[0,89]]],["mul_man_solving"],["port","exponent_adden"]],["f1_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[1,6],[1,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[1,19],[1,26]]],["mul_man_solving"],["port","logic"]],["f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[2,6],[2,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[2,19],[2,26]]],["mul_man_solving"],["port","logic"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[3,7],[3,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[3,20],[3,38]]],["mul_man_solving"],["port","logic"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[4,7],[4,32]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[4,18],[4,32]]],["mul_man_solving"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[5,6],[5,33]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[5,17],[5,33]]],["mul_man_solving"],["port","logic"]],["exp_add_from_rounding",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[7,0],[7,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[7,6],[7,27]]],["mul_man_solving"],["variable","logic"]],["f1_f2_48",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,0],[9,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,13],[9,21]]],["mul_man_solving"],["variable","logic"]],["f1f2_plus",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,0],[9,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[9,22],[9,31]]],["mul_man_solving"],["variable","f1_f2_48"]],["mul_24",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[10,0],[10,46]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[10,14],[10,20]]],["mul_man_solving"],["instance","multiplier_24"]],["shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[13,0],[13,16]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[13,11],[13,16]]],["mul_man_solving"],["variable","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[15,0],[15,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[15,11],[15,20]]],["mul_man_solving"],["variable","logic"]],["shifter",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[18,0],[18,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[18,17],[18,24]]],["mul_man_solving"],["instance","m_n_gen_norm_mul"]],["guard",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[20,0],[20,11]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[20,6],[20,11]]],["mul_man_solving"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[21,0],[21,11]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[21,6],[21,11]]],["mul_man_solving"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[22,0],[22,12]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[22,6],[22,12]]],["mul_man_solving"],["variable","logic"]],["round_grs",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[28,0],[28,104]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[28,17],[28,26]]],["mul_man_solving"],["instance","rounding_grs_mul"]]]]],[[["multiplier_24",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,0],[34,33]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,7],[34,20]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[43,0]]],[[["f1",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,21],[34,23]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,21],[34,23]]],["multiplier_24"],["port"]],["f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,24],[34,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,24],[34,26]]],["multiplier_24"],["port","f1"]],["f1f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,27],[34,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[34,27],[34,31]]],["multiplier_24"],["port","f2"]],["f1",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[35,6],[35,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[35,19],[35,21]]],["multiplier_24"],["port","logic"]],["f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[36,6],[36,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[36,19],[36,21]]],["multiplier_24"],["port","logic"]],["f1f2",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[38,7],[38,24]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[38,20],[38,24]]],["multiplier_24"],["port","logic"]]]]],[[["rounding_grs_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[44,0],[51,4]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[44,7],[44,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[63,2]]],[[["man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[45,4],[45,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[45,22],[45,25]]],["rounding_grs_mul"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[46,4],[46,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[46,15],[46,20]]],["rounding_grs_mul"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[47,4],[47,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[47,15],[47,20]]],["rounding_grs_mul"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[48,4],[48,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[48,15],[48,21]]],["rounding_grs_mul"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[49,4],[49,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[49,23],[49,34]]],["rounding_grs_mul"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[50,4],[50,23]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[50,16],[50,23]]],["rounding_grs_mul"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[52,4],[52,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[52,9],[52,16]]],["rounding_grs_mul"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[53,4],[53,21]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[53,9],[53,12]]],["rounding_grs_mul"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[55,4],[55,54]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[55,9],[55,18]]],["rounding_grs_mul"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[57,4],[57,37]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[57,16],[57,23]]],["rounding_grs_mul"],["variable","wire"]]]]],[[["m_n_gen_norm_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[64,0],[69,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[64,7],[64,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[1,31]]],[[["data",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[65,4],[65,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[65,23],[65,27]]],["m_n_gen_norm_mul"],["port","logic"]],["max_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[66,4],[66,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[66,22],[66,31]]],["m_n_gen_norm_mul"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[67,4],[67,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[67,24],[67,31]]],["m_n_gen_norm_mul"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[68,4],[68,28]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[68,23],[68,28]]],["m_n_gen_norm_mul"],["port","logic"]],["shift_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[70,0],[70,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[70,11],[70,20]]],["m_n_gen_norm_mul"],["variable","logic"]],["tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,0],[122,15]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,12],[122,15]]],["m_n_gen_norm_mul"],["variable","logic"]],["real_shift",["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,0],[122,26]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_man_solving.sv",[[122,16],[122,26]]],["m_n_gen_norm_mul"],["variable","tmp"]]]]],[[["fp_mul_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,0],[7,2]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[3,7],[3,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[31,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,4],[4,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[4,31],[4,35]]],["fp_mul_exp"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,4],[5,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[5,31],[5,35]]],["fp_mul_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,4],[6,43]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[6,33],[6,43]]],["fp_mul_exp"],["port","logic"]],["exp_mul1",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,27],[9,35]]],["fp_mul_exp"],["variable","logic"]],["exp_mul2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,4],[9,45]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[9,37],[9,45]]],["fp_mul_exp"],["variable","exp_mul1"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,4],[14,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[14,25],[14,34]]],["fp_mul_exp"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,4],[15,34]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[15,25],[15,34]]],["fp_mul_exp"],["variable","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,14]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,10],[19,14]]],["fp_mul_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,4],[19,20]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[19,15],[19,20]]],["fp_mul_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,35]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,25],[20,35]]],["fp_mul_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,4],[20,47]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[20,36],[20,47]]],["fp_mul_exp"],["variable","result_tmp"]],["bias",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,4],[21,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[21,25],[21,29]]],["fp_mul_exp"],["variable","logic"]],["zero_detect",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,4],[22,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[22,25],[22,36]]],["fp_mul_exp"],["variable","logic"]],["adder",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,4],[27,62]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[27,20],[27,25]]],["fp_mul_exp"],["instance","adder_width_mul"]],["adder2",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,4],[28,61]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[28,20],[28,26]]],["fp_mul_exp"],["instance","adder_width_mul"]]]]],[[["adder_width_mul",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,0],[32,38]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,7],[32,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[1,0]]],[[["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,24],[32,25]]],["adder_width_mul"],["port"]],["b",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,27],[33,29]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,28],[33,29]]],["adder_width_mul"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,28],[32,31]]],["adder_width_mul"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[32,32],[32,36]]],["adder_width_mul"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,6],[33,27]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[33,26],[33,27]]],["adder_width_mul"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,7],[34,30]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[34,27],[34,30]]],["adder_width_mul"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,7],[36,17]]],["file:///home/shi/verilog/FP_32/FPU_32/mul_prepare_exponet.sv",[[36,13],[36,17]]],["adder_width_mul"],["port","logic"]]]]],[[["normalizer_mul",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,0],[2,114]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[16,0]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,23],[2,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,23],[2,27]]],["normalizer_mul"],["port"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,24],[3,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,25],[3,29]]],["normalizer_mul"],["port","mul1"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,33],[2,57]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,33],[2,57]]],["normalizer_mul"],["port","mul2"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,59],[2,83]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,59],[2,83]]],["normalizer_mul"],["port","mul1_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,84],[2,100]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,84],[2,100]]],["normalizer_mul"],["port","mul2_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,101],[2,112]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[2,101],[2,112]]],["normalizer_mul"],["port","current_exponent"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,6],[3,24]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[3,20],[3,24]]],["normalizer_mul"],["port","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[5,7],[5,44]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[5,20],[5,44]]],["normalizer_mul"],["port","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[6,7],[6,44]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[6,20],[6,44]]],["normalizer_mul"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[8,18],[8,34]]],["normalizer_mul"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[9,13],[9,24]]],["normalizer_mul"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[11,0],[11,102]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[11,24],[11,27]]],["normalizer_mul"],["instance","man_float_normalize_mul"]],["exp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[12,0],[12,43]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[12,11],[12,14]]],["normalizer_mul"],["instance","fp_mul_exp"]]]]],[[["man_float_normalize_mul",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[17,0],[25,2]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[17,7],[17,30]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[2,27]]],[[["mul1",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[18,4],[18,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[18,23],[18,27]]],["man_float_normalize_mul"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[19,4],[19,27]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[19,23],[19,27]]],["man_float_normalize_mul"],["port","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[20,4],[20,48]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[20,24],[20,48]]],["man_float_normalize_mul"],["port","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[21,4],[21,48]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[21,24],[21,48]]],["man_float_normalize_mul"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[24,4],[24,28]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[24,17],[24,28]]],["man_float_normalize_mul"],["port","logic"]],["mul1_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[26,4],[26,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[26,16],[26,29]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_exponent",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[27,16],[27,29]]],["man_float_normalize_mul"],["variable","logic"]],["mul1_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,4],[30,19]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,10],[30,19]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_sign",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,4],[30,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[30,21],[30,30]]],["man_float_normalize_mul"],["variable","mul1_sign"]],["mul1_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[31,4],[31,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[31,17],[31,30]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[32,4],[32,30]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[32,17],[32,30]]],["man_float_normalize_mul"],["variable","logic"]],["mul1_tmp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,4],[42,25]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,17],[42,25]]],["man_float_normalize_mul"],["variable","logic"]],["mul2_tmp",["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,4],[42,35]]],["file:///home/shi/verilog/FP_32/FPU_32/normalization_mul.sv",[[42,27],[42,35]]],["man_float_normalize_mul"],["variable","mul1_tmp"]]]]],[[["FP32_mul",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,0],[3,39]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,7],[3,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[3,21]]],[[["clk",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[8,6],[8,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[8,6],[8,9]]],["FP32_mul"],["port"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,20],[3,24]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,20],[3,24]]],["FP32_mul"],["port","clk"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,25],[3,29]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,25],[3,29]]],["FP32_mul"],["port","mul1"]],["product",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,30],[3,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[3,30],[3,37]]],["FP32_mul"],["port","mul2"]],["mul1",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[6,6],[6,23]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[6,19],[6,23]]],["FP32_mul"],["port","logic"]],["mul2",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[7,6],[7,23]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[7,19],[7,23]]],["FP32_mul"],["port","logic"]],["product",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[9,7],[9,27]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[9,20],[9,27]]],["FP32_mul"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[11,0],[11,28]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[11,12],[11,28]]],["FP32_mul"],["variable","logic"]],["mul1_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[12,0],[12,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[12,13],[12,37]]],["FP32_mul"],["variable","logic"]],["mul2_mantissa_normalized",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[13,0],[13,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[13,13],[13,37]]],["FP32_mul"],["variable","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[15,0],[15,17]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[15,6],[15,17]]],["FP32_mul"],["variable","logic"]],["mul1_shift",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[16,0],[16,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[16,12],[16,22]]],["FP32_mul"],["variable","logic"]],["mul2_shift",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[17,0],[17,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[17,12],[17,22]]],["FP32_mul"],["variable","logic"]],["norm",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[19,0],[19,110]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[19,15],[19,19]]],["FP32_mul"],["instance","normalizer_mul"]],["f1f2_plus_rounding",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[21,0],[21,31]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[21,13],[21,31]]],["FP32_mul"],["variable","logic"]],["exponent_adden",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[22,0],[22,25]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[22,11],[22,25]]],["FP32_mul"],["variable","logic"]],["main_part",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[25,0],[25,128]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[25,16],[25,25]]],["FP32_mul"],["instance","mul_man_solving"]],["final_exponent",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[26,0],[26,30]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[26,16],[26,30]]],["FP32_mul"],["variable","logic"]],["final_mantissa",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[29,0],[29,27]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[29,13],[29,27]]],["FP32_mul"],["variable","logic"]],["product_wire",["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[31,0],[31,24]]],["file:///home/shi/verilog/FP_32/FPU_32/FP32_mul.sv",[[31,12],[31,24]]],["FP32_mul"],["variable","logic"]]]]],[[["decoder",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,0],[5,39]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,7],[5,14]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[24,9]]],[[["func_code",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,15],[5,24]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,15],[5,24]]],["decoder"],["port"]],["op_code",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,25],[5,32]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,25],[5,32]]],["decoder"],["port","func_code"]],["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,33],[5,37]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[5,33],[5,37]]],["decoder"],["port","op_code"]],["func_code",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[6,6],[6,26]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[6,17],[6,26]]],["decoder"],["port","logic"]],["op_code",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[7,6],[7,24]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[7,17],[7,24]]],["decoder"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[9,7],[9,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[9,18],[9,22]]],["decoder"],["port","logic"]]]]],[[["FPU_32",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,0],[25,39]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,7],[25,13]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[63,0]]],[[["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,14],[25,18]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,14],[25,18]]],["FPU_32"],["port"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,19],[25,20]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,19],[25,20]]],["FPU_32"],["port","mode"]],["b",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[26,19],[26,21]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[26,20],[26,21]]],["FPU_32"],["port","a"]],["result",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,23],[25,29]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,23],[25,29]]],["FPU_32"],["port","b"]],["clk",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,30],[25,33]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[25,30],[25,33]]],["FPU_32"],["port","result"]],["rst",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[28,15],[28,19]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[28,16],[28,19]]],["FPU_32"],["port","clk"]],["a",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[26,6],[26,19]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[26,18],[26,19]]],["FPU_32"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[27,6],[27,21]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[27,17],[27,21]]],["FPU_32"],["port","logic"]],["clk",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[28,6],[28,15]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[28,12],[28,15]]],["FPU_32"],["port","logic"]],["result",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[29,7],[29,25]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[29,19],[29,25]]],["FPU_32"],["port","logic"]],["result_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,0],[32,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,12],[32,22]]],["FPU_32"],["variable","logic"]],["result_add",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,0],[32,33]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,23],[32,33]]],["FPU_32"],["variable","result_mul"]],["result_div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,0],[32,44]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[32,34],[32,44]]],["FPU_32"],["variable","result_add"]],["gated_clk_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,0],[34,19]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,6],[34,19]]],["FPU_32"],["variable","logic"]],["gated_clk_add_or_sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,0],[34,40]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,20],[34,40]]],["FPU_32"],["variable","gated_clk_mul"]],["gated_clk_div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,0],[34,54]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[34,41],[34,54]]],["FPU_32"],["variable","gated_clk_add_or_sub"]],["mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[35,0],[35,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[35,6],[35,9]]],["FPU_32"],["variable","logic"]],["add",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[37,0],[37,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[37,6],[37,9]]],["FPU_32"],["variable","logic"]],["div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[39,0],[39,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[39,6],[39,9]]],["FPU_32"],["variable","logic"]],["sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[41,0],[41,9]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[41,6],[41,9]]],["FPU_32"],["variable","logic"]],["func_selector",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[47,0],[47,103]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[47,14],[47,27]]],["FPU_32"],["instance","func_selector"]],["flag",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[49,0],[49,15]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[49,11],[49,15]]],["FPU_32"],["variable","logic"]],["mul_instance",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[50,0],[50,82]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[50,9],[50,21]]],["FPU_32"],["instance","FP32_mul"]],["SRT_divider_FP32",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[51,0],[51,73]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[51,17],[51,33]]],["FPU_32"],["instance","SRT_divider_FP32"]],["add_sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[52,0],[52,66]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[52,17],[52,24]]],["FPU_32"],["instance","FP_32_add_or_sub"]],["mode_reg",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[53,0],[53,19]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[53,11],[53,19]]],["FPU_32"],["variable","logic"]],["select",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[54,0],[54,78]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[54,16],[54,22]]],["FPU_32"],["instance","result_selector"]]]]],[[["result_selector",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,0],[64,76]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,7],[64,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[82,0]]],[[["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,23],[64,27]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,23],[64,27]]],["result_selector"],["port"]],["result_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,28],[64,38]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,28],[64,38]]],["result_selector"],["port","mode"]],["result_add",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,28],[68,39]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,29],[68,39]]],["result_selector"],["port","result_mul"]],["result_div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,39],[68,50]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,40],[68,50]]],["result_selector"],["port","result_add"]],["output_r",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,61],[64,69]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,61],[64,69]]],["result_selector"],["port","result_div"]],["flag",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,70],[64,74]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[64,70],[64,74]]],["result_selector"],["port","output_r"]],["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[66,6],[66,21]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[66,17],[66,21]]],["result_selector"],["port","logic"]],["flag",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[67,6],[67,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[67,18],[67,22]]],["result_selector"],["port","logic"]],["result_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,6],[68,28]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[68,18],[68,28]]],["result_selector"],["port","logic"]],["output_r",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[69,7],[69,27]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[69,19],[69,27]]],["result_selector"],["port","logic"]]]]],[[["func_selector",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,0],[83,97]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,7],[83,20]]],[],["module"]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[1,20]]],[[["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,22],[83,26]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,22],[83,26]]],["func_selector"],["port"]],["gated_clk_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,27],[83,40]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,27],[83,40]]],["func_selector"],["port","mode"]],["gated_clk_add_or_sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,20],[86,41]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,21],[86,41]]],["func_selector"],["port","gated_clk_mul"]],["gated_clk_div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,41],[86,55]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,42],[86,55]]],["func_selector"],["port","gated_clk_add_or_sub"]],["clk",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,76],[83,79]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,76],[83,79]]],["func_selector"],["port","gated_clk_div"]],["mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,80],[83,83]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,80],[83,83]]],["func_selector"],["port","clk"]],["add",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,84],[83,87]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,84],[83,87]]],["func_selector"],["port","mul"]],["sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,88],[83,91]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,88],[83,91]]],["func_selector"],["port","add"]],["div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,92],[83,95]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[83,92],[83,95]]],["func_selector"],["port","sub"]],["mode",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[84,6],[84,22]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[84,18],[84,22]]],["func_selector"],["port","logic"]],["clk",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[85,6],[85,15]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[85,12],[85,15]]],["func_selector"],["port","logic"]],["gated_clk_mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,7],[86,20]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[86,7],[86,20]]],["func_selector"],["port"]],["mul",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[87,7],[87,10]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[87,7],[87,10]]],["func_selector"],["port"]],["add",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[88,7],[88,10]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[88,7],[88,10]]],["func_selector"],["port"]],["div",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[89,7],[89,10]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[89,7],[89,10]]],["func_selector"],["port"]],["sub",["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[90,7],[90,10]]],["file:///home/shi/verilog/FP_32/FPU_32/FPU_32.sv",[[90,7],[90,10]]],["func_selector"],["port"]]]]],[[["FPU_32_testbench",[[2,0],[2,24]],[[2,7],[2,23]],[],["module"]],[66,9]],[[["a",[[5,4],[5,16]],[[5,15],[5,16]],["FPU_32_testbench"],["variable","reg"]],["b",[[5,4],[5,19]],[[5,18],[5,19]],["FPU_32_testbench"],["variable","a"]],["mode",[[6,4],[6,18]],[[6,14],[6,18]],["FPU_32_testbench"],["variable","reg"]],["clk",[[7,4],[7,11]],[[7,8],[7,11]],["FPU_32_testbench"],["variable","reg"]],["rst",[[7,4],[7,16]],[[7,13],[7,16]],["FPU_32_testbench"],["variable","clk"]],["result",[[8,4],[8,22]],[[8,16],[8,22]],["FPU_32_testbench"],["variable","wire"]],["uut",[[11,4],[18,5]],[[11,11],[11,14]],["FPU_32_testbench"],["instance","FPU_32"]]]]]],["/home/shi/verilog/FP_32/FPU_32/FPU_32.sv"]],null,0]],["/home/shi/verilog/multiplier/booth_radix_8_32bit_encoder.sv",[[[[[["booth4_radix_8_32bit_encoder",[[0,0],[0,90]],[[0,7],[0,35]],[],["module"]],[219,9]],[[["data",[[1,6],[1,17]],[[1,13],[1,17]],["booth4_radix_8_32bit_encoder"],["port"]],["b",[[0,42],[0,43]],[[0,42],[0,43]],["booth4_radix_8_32bit_encoder"],["port","data"]],["pp0",[[0,44],[0,47]],[[0,44],[0,47]],["booth4_radix_8_32bit_encoder"],["port","b"]],["pp1",[[3,17],[3,21]],[[3,18],[3,21]],["booth4_radix_8_32bit_encoder"],["port","pp0"]],["pp2",[[3,21],[3,25]],[[3,22],[3,25]],["booth4_radix_8_32bit_encoder"],["port","pp1"]],["pp3",[[3,25],[3,29]],[[3,26],[3,29]],["booth4_radix_8_32bit_encoder"],["port","pp2"]],["pp4",[[3,29],[3,33]],[[3,30],[3,33]],["booth4_radix_8_32bit_encoder"],["port","pp3"]],["pp5",[[3,33],[3,37]],[[3,34],[3,37]],["booth4_radix_8_32bit_encoder"],["port","pp4"]],["pp6",[[3,37],[3,41]],[[3,38],[3,41]],["booth4_radix_8_32bit_encoder"],["port","pp5"]],["pp7",[[3,41],[3,45]],[[3,42],[3,45]],["booth4_radix_8_32bit_encoder"],["port","pp6"]],["pp8",[[3,45],[3,49]],[[3,46],[3,49]],["booth4_radix_8_32bit_encoder"],["port","pp7"]],["pp9",[[3,49],[3,53]],[[3,50],[3,53]],["booth4_radix_8_32bit_encoder"],["port","pp8"]],["pp10",[[3,53],[3,58]],[[3,54],[3,58]],["booth4_radix_8_32bit_encoder"],["port","pp9"]],["pp0",[[3,7],[3,17]],[[3,14],[3,17]],["booth4_radix_8_32bit_encoder"],["port"]],["b",[[4,6],[4,14]],[[4,13],[4,14]],["booth4_radix_8_32bit_encoder"],["port"]],["cout",[[5,0],[5,9]],[[5,5],[5,9]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_1",[[6,0],[6,29]],[[6,12],[6,29]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_2",[[9,0],[9,29]],[[9,12],[9,29]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_3",[[12,0],[12,29]],[[12,12],[12,29]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u1",[[13,0],[13,80]],[[13,12],[13,14]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_4",[[15,0],[15,29]],[[15,12],[15,29]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_minus4",[[18,0],[18,34]],[[18,12],[18,34]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_minus3",[[21,0],[21,34]],[[21,12],[21,34]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_minus2",[[25,0],[25,33]],[[25,11],[25,33]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_minus1",[[28,0],[28,34]],[[28,12],[28,34]],["booth4_radix_8_32bit_encoder"],["variable","wire"]]]]],[[["adder_64bit",[[220,0],[220,38]],[[220,7],[220,18]],[],["module"]],[228,8]],[[["a",[[221,6],[221,14]],[[221,13],[221,14]],["adder_64bit"],["port"]],["b",[[221,14],[221,16]],[[221,15],[221,16]],["adder_64bit"],["port","a"]],["cin",[[220,24],[220,27]],[[220,24],[220,27]],["adder_64bit"],["port","b"]],["sum",[[220,28],[220,31]],[[220,28],[220,31]],["adder_64bit"],["port","cin"]],["cout",[[220,32],[220,36]],[[220,32],[220,36]],["adder_64bit"],["port","sum"]],["cin",[[222,6],[222,9]],[[222,6],[222,9]],["adder_64bit"],["port"]],["sum",[[223,7],[223,17]],[[223,14],[223,17]],["adder_64bit"],["port"]],["cout",[[224,7],[224,11]],[[224,7],[224,11]],["adder_64bit"],["port"]]]]]]],null,0]],["/home/shi/verilog/multiplier/Wallace_mul_with_boothR8_32bit.sv",[[[[[["booth4_radix_8_32bit_encoder",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,0],[0,67]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,7],[0,35]]],[],["module"]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[54,0]]],[[["data",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[1,6],[1,17]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[1,13],[1,17]]],["booth4_radix_8_32bit_encoder"],["port"]],["segment",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,42],[0,49]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,42],[0,49]]],["booth4_radix_8_32bit_encoder"],["port","data"]],["partial_product",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,50],[0,65]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,50],[0,65]]],["booth4_radix_8_32bit_encoder"],["port","segment"]],["partial_product",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[3,7],[3,29]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[3,14],[3,29]]],["booth4_radix_8_32bit_encoder"],["port"]],["segment",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[4,6],[4,19]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[4,12],[4,19]]],["booth4_radix_8_32bit_encoder"],["port"]],["cout1",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[5,0],[5,10]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[5,5],[5,10]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["tmp_1001",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[6,0],[6,20]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[6,12],[6,20]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["tmp_1002",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[7,0],[7,20]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[7,12],[7,20]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_101",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[8,0],[8,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[8,12],[8,31]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u0",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[9,0],[9,78]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[9,12],[9,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_110",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[10,0],[10,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[10,12],[10,31]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u1",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[11,0],[11,78]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[11,12],[11,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1000",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[12,0],[12,32]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[12,12],[12,32]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u2",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[13,0],[13,73]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[13,12],[13,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1001",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[16,0],[16,32]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[16,12],[16,32]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u3",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[17,0],[17,70]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[17,12],[17,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1002",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[20,0],[20,32]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[20,12],[20,32]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u4",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[21,0],[21,70]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[21,12],[21,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1011",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[23,0],[23,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[23,11],[23,31]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u5",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[24,0],[24,73]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[24,12],[24,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1100",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[26,0],[26,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[26,11],[26,31]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u6",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[27,0],[27,73]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[27,12],[27,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1101",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[29,0],[29,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[29,11],[29,31]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u7",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[30,0],[30,68]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[30,12],[30,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1110",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[32,0],[32,32]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[32,12],[32,32]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u8",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[33,0],[33,68]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[33,12],[33,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]]]]],[[["adder_64bit",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,0],[55,38]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,7],[55,18]]],[],["module"]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[1,0]]],[[["a",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[56,6],[56,14]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[56,13],[56,14]]],["adder_64bit"],["port"]],["b",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[56,14],[56,16]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[56,15],[56,16]]],["adder_64bit"],["port","a"]],["cin",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,24],[55,27]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,24],[55,27]]],["adder_64bit"],["port","b"]],["sum",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,28],[55,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,28],[55,31]]],["adder_64bit"],["port","cin"]],["cout",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,32],[55,36]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,32],[55,36]]],["adder_64bit"],["port","sum"]],["cin",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[57,6],[57,9]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[57,6],[57,9]]],["adder_64bit"],["port"]],["sum",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[58,7],[58,17]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[58,14],[58,17]]],["adder_64bit"],["port"]],["cout",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[59,7],[59,11]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[59,7],[59,11]]],["adder_64bit"],["port"]]]]],[[["partial_product_generator",[[2,0],[2,83]],[[2,7],[2,32]],[],["module"]],[21,0]],[[["a",[[3,6],[3,14]],[[3,13],[3,14]],["partial_product_generator"],["port"]],["b",[[3,14],[3,16]],[[3,15],[3,16]],["partial_product_generator"],["port","a"]],["pp0",[[2,37],[2,40]],[[2,37],[2,40]],["partial_product_generator"],["port","b"]],["pp1",[[4,17],[4,21]],[[4,18],[4,21]],["partial_product_generator"],["port","pp0"]],["pp2",[[4,21],[4,25]],[[4,22],[4,25]],["partial_product_generator"],["port","pp1"]],["pp3",[[4,25],[4,29]],[[4,26],[4,29]],["partial_product_generator"],["port","pp2"]],["pp4",[[4,29],[4,33]],[[4,30],[4,33]],["partial_product_generator"],["port","pp3"]],["pp5",[[4,33],[4,37]],[[4,34],[4,37]],["partial_product_generator"],["port","pp4"]],["pp6",[[4,37],[4,41]],[[4,38],[4,41]],["partial_product_generator"],["port","pp5"]],["pp7",[[4,41],[4,45]],[[4,42],[4,45]],["partial_product_generator"],["port","pp6"]],["pp8",[[4,45],[4,49]],[[4,46],[4,49]],["partial_product_generator"],["port","pp7"]],["pp9",[[4,49],[4,53]],[[4,50],[4,53]],["partial_product_generator"],["port","pp8"]],["pp10",[[4,53],[4,58]],[[4,54],[4,58]],["partial_product_generator"],["port","pp9"]],["pp0",[[4,7],[4,17]],[[4,14],[4,17]],["partial_product_generator"],["port"]],["pp_tmp1",[[5,0],[5,19]],[[5,12],[5,19]],["partial_product_generator"],["variable","wire"]],["pp_tmp2",[[5,0],[5,27]],[[5,20],[5,27]],["partial_product_generator"],["variable","pp_tmp1"]],["pp_tmp3",[[5,0],[5,35]],[[5,28],[5,35]],["partial_product_generator"],["variable","pp_tmp2"]],["pp_tmp4",[[5,0],[5,43]],[[5,36],[5,43]],["partial_product_generator"],["variable","pp_tmp3"]],["pp_tmp5",[[5,0],[5,51]],[[5,44],[5,51]],["partial_product_generator"],["variable","pp_tmp4"]],["pp_tmp6",[[5,0],[5,59]],[[5,52],[5,59]],["partial_product_generator"],["variable","pp_tmp5"]],["pp_tmp7",[[5,0],[5,67]],[[5,60],[5,67]],["partial_product_generator"],["variable","pp_tmp6"]],["pp_tmp8",[[5,0],[5,75]],[[5,68],[5,75]],["partial_product_generator"],["variable","pp_tmp7"]],["pp_tmp9",[[5,0],[5,83]],[[5,76],[5,83]],["partial_product_generator"],["variable","pp_tmp8"]],["pp_tmp10",[[5,0],[5,92]],[[5,84],[5,92]],["partial_product_generator"],["variable","pp_tmp9"]],["boothencode1",[[7,0],[7,133]],[[7,30],[7,42]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]]]]],[[["wallace_tree_32_with_boothR8",[[22,0],[22,51]],[[22,7],[22,35]],[],["module"]],[103,0]],[[["a",[[23,6],[23,14]],[[23,13],[23,14]],["wallace_tree_32_with_boothR8"],["port"]],["b",[[23,14],[23,16]],[[23,15],[23,16]],["wallace_tree_32_with_boothR8"],["port","a"]],["out1",[[22,40],[22,44]],[[22,40],[22,44]],["wallace_tree_32_with_boothR8"],["port","b"]],["out2",[[24,18],[24,23]],[[24,19],[24,23]],["wallace_tree_32_with_boothR8"],["port","out1"]],["out1",[[24,7],[24,18]],[[24,14],[24,18]],["wallace_tree_32_with_boothR8"],["port"]],["pp0",[[33,0],[33,16]],[[33,13],[33,16]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["pp1",[[33,0],[33,20]],[[33,17],[33,20]],["wallace_tree_32_with_boothR8"],["variable","pp0"]],["pp2",[[33,0],[33,24]],[[33,21],[33,24]],["wallace_tree_32_with_boothR8"],["variable","pp1"]],["pp3",[[33,0],[33,28]],[[33,25],[33,28]],["wallace_tree_32_with_boothR8"],["variable","pp2"]],["pp4",[[33,0],[33,32]],[[33,29],[33,32]],["wallace_tree_32_with_boothR8"],["variable","pp3"]],["pp5",[[33,0],[33,36]],[[33,33],[33,36]],["wallace_tree_32_with_boothR8"],["variable","pp4"]],["pp6",[[33,0],[33,40]],[[33,37],[33,40]],["wallace_tree_32_with_boothR8"],["variable","pp5"]],["pp7",[[33,0],[33,44]],[[33,41],[33,44]],["wallace_tree_32_with_boothR8"],["variable","pp6"]],["pp8",[[33,0],[33,48]],[[33,45],[33,48]],["wallace_tree_32_with_boothR8"],["variable","pp7"]],["pp9",[[33,0],[33,52]],[[33,49],[33,52]],["wallace_tree_32_with_boothR8"],["variable","pp8"]],["pp10",[[33,0],[33,57]],[[33,53],[33,57]],["wallace_tree_32_with_boothR8"],["variable","pp9"]],["u_ppg",[[34,0],[34,81]],[[34,26],[34,31]],["wallace_tree_32_with_boothR8"],["instance","partial_product_generator"]],["tmp_level1_0",[[36,0],[36,23]],[[36,11],[36,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level1_1",[[36,0],[36,36]],[[36,24],[36,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level1_0"]],["tmp_level1_2",[[37,0],[37,23]],[[37,11],[37,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level1_3",[[37,0],[37,36]],[[37,24],[37,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level1_2"]],["tmp_level1_4",[[38,0],[38,23]],[[38,11],[38,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level1_5",[[38,0],[38,36]],[[38,24],[38,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level1_4"]],["tmp_level1_6",[[39,0],[39,23]],[[39,11],[39,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level1_7",[[39,0],[39,36]],[[39,24],[39,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level1_6"]],["result_level1_012",[[40,0],[40,57]],[[40,13],[40,30]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["result_level1_345",[[44,0],[44,57]],[[44,13],[44,30]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["result_level1_678",[[48,0],[48,57]],[[48,13],[48,30]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level2_0",[[57,0],[57,23]],[[57,11],[57,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level2_1",[[57,0],[57,36]],[[57,24],[57,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level2_0"]],["tmp_level2_2",[[58,0],[58,23]],[[58,11],[58,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level2_3",[[58,0],[58,36]],[[58,24],[58,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level2_2"]],["tmp_level2_4",[[59,0],[59,23]],[[59,11],[59,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level2_5",[[59,0],[59,36]],[[59,24],[59,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level2_4"]],["result_level2_01",[[61,0],[61,83]],[[61,13],[61,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["result_level2_23",[[65,0],[65,83]],[[65,13],[65,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level3_0",[[75,0],[75,23]],[[75,11],[75,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level3_1",[[75,0],[75,36]],[[75,24],[75,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level3_0"]],["tmp_level3_2",[[76,0],[76,23]],[[76,11],[76,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level3_3",[[76,0],[76,36]],[[76,24],[76,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level3_2"]],["result_level3_01",[[78,0],[78,83]],[[78,13],[78,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["result_level3_23",[[82,0],[82,83]],[[82,13],[82,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level4_0",[[88,0],[88,23]],[[88,11],[88,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level4_1",[[88,0],[88,36]],[[88,24],[88,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level4_0"]],["tmp_level4_2",[[88,0],[88,50]],[[88,38],[88,50]],["wallace_tree_32_with_boothR8"],["variable","tmp_level4_1"]],["result_level4_01",[[90,0],[90,83]],[[90,13],[90,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["result_level5_01",[[98,0],[98,83]],[[98,13],[98,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]]],[],[[[["FA_function",[[26,0],[26,59]],[[26,17],[26,28]],["wallace_tree_32_with_boothR8"],["function"]],[32,10]],[[["x",[[26,30],[26,38]],[[26,37],[26,38]],["wallace_tree_32_with_boothR8","FA_function"],["port"]],["y",[[26,40],[26,48]],[[26,47],[26,48]],["wallace_tree_32_with_boothR8","FA_function"],["port","x"]],["z",[[26,50],[26,58]],[[26,57],[26,58]],["wallace_tree_32_with_boothR8","FA_function"],["port","y"]],["result",[[27,4],[27,22]],[[27,16],[27,22]],["wallace_tree_32_with_boothR8","FA_function"],["variable","reg"]]]]]]]],[[["result_output",[[104,0],[104,30]],[[104,7],[104,20]],[],["module"]],[111,8]],[[["a",[[105,6],[105,14]],[[105,13],[105,14]],["result_output"],["port"]],["b",[[105,14],[105,16]],[[105,15],[105,16]],["result_output"],["port","a"]],["out",[[104,25],[104,28]],[[104,25],[104,28]],["result_output"],["port","b"]],["out",[[106,7],[106,17]],[[106,14],[106,17]],["result_output"],["port"]],["out1",[[107,0],[107,16]],[[107,12],[107,16]],["result_output"],["variable","wire"]],["out2",[[107,0],[107,21]],[[107,17],[107,21]],["result_output"],["variable","out1"]],["u2",[[108,0],[108,47]],[[108,29],[108,31]],["result_output"],["instance","wallace_tree_32_with_boothR8"]],["cout",[[109,0],[109,9]],[[109,5],[109,9]],["result_output"],["variable","wire"]],["u0",[[110,0],[110,40]],[[110,12],[110,14]],["result_output"],["instance","adder_64bit"]]]]]],["/home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv"]],null,0]],["/home/shi/verilog/multiplier/wallace_tree_multiplier.sv",[[[[[["wallace_mulp_32x32",[[0,0],[0,38]],[[0,7],[0,25]],[],["module"]],[149,0]],[[["a",[[1,6],[1,14]],[[1,13],[1,14]],["wallace_mulp_32x32"],["port"]],["b",[[0,30],[0,31]],[[0,30],[0,31]],["wallace_mulp_32x32"],["port","a"]],["out",[[0,33],[0,36]],[[0,33],[0,36]],["wallace_mulp_32x32"],["port","b"]],["b",[[2,6],[2,14]],[[2,13],[2,14]],["wallace_mulp_32x32"],["port"]],["out",[[3,7],[3,17]],[[3,14],[3,17]],["wallace_mulp_32x32"],["port"]],["p_prods",[[4,0],[4,24]],[[4,17],[4,24]],["wallace_mulp_32x32"],["variable","wire"]],["pp",[[5,0],[5,35]],[[5,17],[5,19]],["wallace_mulp_32x32"],["instance","partial_products"]],["u_l11",[[17,0],[17,17]],[[17,12],[17,17]],["wallace_mulp_32x32"],["variable","wire"]],["v_l11",[[17,0],[17,24]],[[17,19],[17,24]],["wallace_mulp_32x32"],["variable","u_l11"]],["u_l12",[[17,0],[17,31]],[[17,26],[17,31]],["wallace_mulp_32x32"],["variable","v_l11"]],["v_l12",[[17,0],[17,38]],[[17,33],[17,38]],["wallace_mulp_32x32"],["variable","u_l12"]],["u_l13",[[17,0],[17,45]],[[17,40],[17,45]],["wallace_mulp_32x32"],["variable","v_l12"]],["v_l13",[[17,0],[17,52]],[[17,47],[17,52]],["wallace_mulp_32x32"],["variable","u_l13"]],["u_l14",[[17,0],[17,59]],[[17,54],[17,59]],["wallace_mulp_32x32"],["variable","v_l13"]],["v_l14",[[17,0],[17,66]],[[17,61],[17,66]],["wallace_mulp_32x32"],["variable","u_l14"]],["u_l15",[[17,0],[17,73]],[[17,68],[17,73]],["wallace_mulp_32x32"],["variable","v_l14"]],["v_l15",[[17,0],[17,80]],[[17,75],[17,80]],["wallace_mulp_32x32"],["variable","u_l15"]],["u_l16",[[17,0],[17,87]],[[17,82],[17,87]],["wallace_mulp_32x32"],["variable","v_l15"]],["v_l16",[[17,0],[17,94]],[[17,89],[17,94]],["wallace_mulp_32x32"],["variable","u_l16"]],["u_l17",[[17,0],[17,101]],[[17,96],[17,101]],["wallace_mulp_32x32"],["variable","v_l16"]],["v_l17",[[17,0],[17,108]],[[17,103],[17,108]],["wallace_mulp_32x32"],["variable","u_l17"]],["u_l18",[[17,0],[17,115]],[[17,110],[17,115]],["wallace_mulp_32x32"],["variable","v_l17"]],["v_l18",[[17,0],[17,122]],[[17,117],[17,122]],["wallace_mulp_32x32"],["variable","u_l18"]],["u_l19",[[17,0],[17,129]],[[17,124],[17,129]],["wallace_mulp_32x32"],["variable","v_l18"]],["v_l19",[[17,0],[17,136]],[[17,131],[17,136]],["wallace_mulp_32x32"],["variable","u_l19"]],["u_l110",[[17,0],[17,144]],[[17,138],[17,144]],["wallace_mulp_32x32"],["variable","v_l19"]],["v_l110",[[17,0],[17,152]],[[17,146],[17,152]],["wallace_mulp_32x32"],["variable","u_l110"]],["u_l21",[[18,0],[18,17]],[[18,12],[18,17]],["wallace_mulp_32x32"],["variable","wire"]],["v_l21",[[18,0],[18,24]],[[18,19],[18,24]],["wallace_mulp_32x32"],["variable","u_l21"]],["u_l22",[[18,0],[18,31]],[[18,26],[18,31]],["wallace_mulp_32x32"],["variable","v_l21"]],["v_l22",[[18,0],[18,38]],[[18,33],[18,38]],["wallace_mulp_32x32"],["variable","u_l22"]],["u_l23",[[18,0],[18,45]],[[18,40],[18,45]],["wallace_mulp_32x32"],["variable","v_l22"]],["v_l23",[[18,0],[18,52]],[[18,47],[18,52]],["wallace_mulp_32x32"],["variable","u_l23"]],["u_l24",[[18,0],[18,59]],[[18,54],[18,59]],["wallace_mulp_32x32"],["variable","v_l23"]],["v_l24",[[18,0],[18,66]],[[18,61],[18,66]],["wallace_mulp_32x32"],["variable","u_l24"]],["u_l25",[[18,0],[18,73]],[[18,68],[18,73]],["wallace_mulp_32x32"],["variable","v_l24"]],["v_l25",[[18,0],[18,80]],[[18,75],[18,80]],["wallace_mulp_32x32"],["variable","u_l25"]],["u_l26",[[18,0],[18,87]],[[18,82],[18,87]],["wallace_mulp_32x32"],["variable","v_l25"]],["v_l26",[[18,0],[18,94]],[[18,89],[18,94]],["wallace_mulp_32x32"],["variable","u_l26"]],["u_l27",[[18,0],[18,101]],[[18,96],[18,101]],["wallace_mulp_32x32"],["variable","v_l26"]],["v_l27",[[18,0],[18,108]],[[18,103],[18,108]],["wallace_mulp_32x32"],["variable","u_l27"]],["u_l31",[[19,0],[19,17]],[[19,12],[19,17]],["wallace_mulp_32x32"],["variable","wire"]],["v_l31",[[19,0],[19,24]],[[19,19],[19,24]],["wallace_mulp_32x32"],["variable","u_l31"]],["u_l32",[[19,0],[19,31]],[[19,26],[19,31]],["wallace_mulp_32x32"],["variable","v_l31"]],["v_l32",[[19,0],[19,38]],[[19,33],[19,38]],["wallace_mulp_32x32"],["variable","u_l32"]],["u_l33",[[19,0],[19,45]],[[19,40],[19,45]],["wallace_mulp_32x32"],["variable","v_l32"]],["v_l33",[[19,0],[19,52]],[[19,47],[19,52]],["wallace_mulp_32x32"],["variable","u_l33"]],["u_l34",[[19,0],[19,59]],[[19,54],[19,59]],["wallace_mulp_32x32"],["variable","v_l33"]],["v_l34",[[19,0],[19,66]],[[19,61],[19,66]],["wallace_mulp_32x32"],["variable","u_l34"]],["u_l35",[[19,0],[19,73]],[[19,68],[19,73]],["wallace_mulp_32x32"],["variable","v_l34"]],["v_l35",[[19,0],[19,80]],[[19,75],[19,80]],["wallace_mulp_32x32"],["variable","u_l35"]],["u_l41",[[20,0],[20,17]],[[20,12],[20,17]],["wallace_mulp_32x32"],["variable","wire"]],["v_l41",[[20,0],[20,24]],[[20,19],[20,24]],["wallace_mulp_32x32"],["variable","u_l41"]],["u_l42",[[20,0],[20,31]],[[20,26],[20,31]],["wallace_mulp_32x32"],["variable","v_l41"]],["v_l42",[[20,0],[20,38]],[[20,33],[20,38]],["wallace_mulp_32x32"],["variable","u_l42"]],["u_l43",[[20,0],[20,45]],[[20,40],[20,45]],["wallace_mulp_32x32"],["variable","v_l42"]],["v_l43",[[20,0],[20,52]],[[20,47],[20,52]],["wallace_mulp_32x32"],["variable","u_l43"]],["u_l51",[[21,0],[21,17]],[[21,12],[21,17]],["wallace_mulp_32x32"],["variable","wire"]],["v_l51",[[21,0],[21,24]],[[21,19],[21,24]],["wallace_mulp_32x32"],["variable","u_l51"]],["u_l52",[[21,0],[21,31]],[[21,26],[21,31]],["wallace_mulp_32x32"],["variable","v_l51"]],["v_l52",[[21,0],[21,38]],[[21,33],[21,38]],["wallace_mulp_32x32"],["variable","u_l52"]],["u_l61",[[22,0],[22,17]],[[22,12],[22,17]],["wallace_mulp_32x32"],["variable","wire"]],["v_l61",[[22,0],[22,24]],[[22,19],[22,24]],["wallace_mulp_32x32"],["variable","u_l61"]],["u_l71",[[23,0],[23,17]],[[23,12],[23,17]],["wallace_mulp_32x32"],["variable","wire"]],["v_l71",[[23,0],[23,24]],[[23,19],[23,24]],["wallace_mulp_32x32"],["variable","u_l71"]],["u_l81",[[24,0],[24,17]],[[24,12],[24,17]],["wallace_mulp_32x32"],["variable","wire"]],["v_l81",[[24,0],[24,24]],[[24,19],[24,24]],["wallace_mulp_32x32"],["variable","u_l81"]],["result_l11",[[25,0],[25,73]],[[25,13],[25,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l12",[[29,0],[29,73]],[[29,13],[29,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l13",[[33,0],[33,73]],[[33,13],[33,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l14",[[37,0],[37,75]],[[37,13],[37,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l15",[[41,0],[41,76]],[[41,13],[41,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l16",[[45,0],[45,76]],[[45,13],[45,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l17",[[49,0],[49,76]],[[49,13],[49,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l18",[[53,0],[53,76]],[[53,13],[53,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l19",[[57,0],[57,76]],[[57,13],[57,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l110",[[61,0],[61,77]],[[61,13],[61,24]],["wallace_mulp_32x32"],["variable","wire"]],["result_l21",[[65,0],[65,58]],[[65,13],[65,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l22",[[69,0],[69,58]],[[69,13],[69,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l23",[[73,0],[73,58]],[[73,13],[73,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l24",[[77,0],[77,58]],[[77,13],[77,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l25",[[81,0],[81,58]],[[81,13],[81,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l26",[[85,0],[85,58]],[[85,13],[85,23]],["wallace_mulp_32x32"],["variable","wire"]],["result_l27",[[89,0],[89,66]],[[89,13],[89,23]],["wallace_mulp_32x32"],["variable","wire"]],["l31_result",[[93,0],[93,58]],[[93,13],[93,23]],["wallace_mulp_32x32"],["variable","wire"]],["l32_result",[[97,0],[97,58]],[[97,13],[97,23]],["wallace_mulp_32x32"],["variable","wire"]],["l33_result",[[101,0],[101,58]],[[101,13],[101,23]],["wallace_mulp_32x32"],["variable","wire"]],["l34_result",[[105,0],[105,58]],[[105,13],[105,23]],["wallace_mulp_32x32"],["variable","wire"]],["l35_result",[[109,0],[109,64]],[[109,13],[109,23]],["wallace_mulp_32x32"],["variable","wire"]],["l41_result",[[113,0],[113,58]],[[113,13],[113,23]],["wallace_mulp_32x32"],["variable","wire"]],["l42_result",[[117,0],[117,58]],[[117,13],[117,23]],["wallace_mulp_32x32"],["variable","wire"]],["l43_result",[[121,0],[121,58]],[[121,13],[121,23]],["wallace_mulp_32x32"],["variable","wire"]],["l51_result",[[125,0],[125,58]],[[125,13],[125,23]],["wallace_mulp_32x32"],["variable","wire"]],["l52_result",[[129,0],[129,58]],[[129,13],[129,23]],["wallace_mulp_32x32"],["variable","wire"]],["l61_result",[[133,0],[133,58]],[[133,13],[133,23]],["wallace_mulp_32x32"],["variable","wire"]],["l71_result",[[137,0],[137,58]],[[137,13],[137,23]],["wallace_mulp_32x32"],["variable","wire"]],["l81_result",[[141,0],[141,58]],[[141,13],[141,23]],["wallace_mulp_32x32"],["variable","wire"]]],[],[[[["FA_function",[[7,0],[7,59]],[[7,17],[7,28]],["wallace_mulp_32x32"],["function"]],[13,10]],[[["x",[[7,30],[7,38]],[[7,37],[7,38]],["wallace_mulp_32x32","FA_function"],["port"]],["y",[[7,40],[7,48]],[[7,47],[7,48]],["wallace_mulp_32x32","FA_function"],["port","x"]],["z",[[7,50],[7,58]],[[7,57],[7,58]],["wallace_mulp_32x32","FA_function"],["port","y"]],["result",[[8,4],[8,22]],[[8,16],[8,22]],["wallace_mulp_32x32","FA_function"],["variable","reg"]]]]]]]],[[["partial_products",[[150,0],[154,2]],[[150,7],[150,23]],[],["module"]],[168,8]],[[["a",[[151,1],[151,14]],[[151,13],[151,14]],["partial_products"],["port","input"]],["b",[[152,1],[152,14]],[[152,13],[152,14]],["partial_products"],["port","input"]],["p_prods",[[153,1],[153,31]],[[153,24],[153,31]],["partial_products"],["port","reg"]],["i",[[156,1],[156,10]],[[156,9],[156,10]],["partial_products"],["variable","integer"]]]]]]],null,0]],["/home/shi/verilog/SRT_Divider/normalization.sv",[[[[[["fp_div_exp",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[5,0],[9,2]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[35,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[6,4],[6,39]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[6,31],[6,39]]],["fp_div_exp"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[7,4],[7,38]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[7,31],[7,38]]],["fp_div_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[8,4],[8,43]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[8,33],[8,43]]],["fp_div_exp"],["port","logic"]],["exp_dividend",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[11,4],[11,39]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[11,27],[11,39]]],["fp_div_exp"],["variable","logic"]],["exp_divisor",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[11,4],[11,52]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[11,41],[11,52]]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[16,4],[16,38]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[16,25],[16,38]]],["fp_div_exp"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[17,4],[17,37]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[17,25],[17,37]]],["fp_div_exp"],["variable","logic"]],["divisor_comple",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[17,4],[17,52]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[17,38],[17,52]]],["fp_div_exp"],["variable","divisor_sign"]],["cout",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[22,4],[22,14]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[22,10],[22,14]]],["fp_div_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[22,4],[22,20]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[22,15],[22,20]]],["fp_div_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[23,4],[23,35]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[23,25],[23,35]]],["fp_div_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[23,4],[23,47]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[23,36],[23,47]]],["fp_div_exp"],["variable","result_tmp"]],["adder",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[24,4],[24,67]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[24,16],[24,21]]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[25,4],[25,34]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[25,24],[25,34]]],["fp_div_exp"],["variable","logic"]],["bias",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[27,25],[27,29]]],["fp_div_exp"],["variable","logic"]],["adder2",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[30,4],[30,57]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[30,16],[30,22]]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[36,0],[36,34]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[36,7],[36,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[1,10]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[36,20],[36,21]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[36,20],[36,21]]],["adder_width"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[37,27],[37,29]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[37,28],[37,29]]],["adder_width"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[36,24],[36,27]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[36,24],[36,27]]],["adder_width"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[36,28],[36,32]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[36,28],[36,32]]],["adder_width"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[37,6],[37,27]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[37,26],[37,27]]],["adder_width"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[38,7],[38,30]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[38,27],[38,30]]],["adder_width"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[40,7],[40,17]]],["file:///home/shi/verilog/FP_32/DIV/prepare_exponet.sv",[[40,13],[40,17]]],["adder_width"],["port","logic"]]]]],[[["normalizer",[[2,0],[2,153]],[[2,7],[2,17]],[],["module"]],[18,0]],[[["dividend",[[2,19],[2,27]],[[2,19],[2,27]],["normalizer"],["port"]],["divisor",[[3,28],[3,36]],[[3,29],[3,36]],["normalizer"],["port","dividend"]],["dividend_mantissa_normalized",[[2,36],[2,64]],[[2,36],[2,64]],["normalizer"],["port","divisor"]],["divisor_mantissa_normalized",[[2,66],[2,93]],[[2,66],[2,93]],["normalizer"],["port","dividend_mantissa_normalized"]],["current_exponent",[[2,94],[2,110]],[[2,94],[2,110]],["normalizer"],["port","divisor_mantissa_normalized"]],["result_sign",[[2,111],[2,122]],[[2,111],[2,122]],["normalizer"],["port","current_exponent"]],["dividend_shift",[[2,123],[2,137]],[[2,123],[2,137]],["normalizer"],["port","result_sign"]],["divisor_shift",[[2,138],[2,151]],[[2,138],[2,151]],["normalizer"],["port","dividend_shift"]],["dividend",[[3,6],[3,28]],[[3,20],[3,28]],["normalizer"],["port","logic"]],["dividend_mantissa_normalized",[[5,7],[5,48]],[[5,20],[5,48]],["normalizer"],["port","logic"]],["divisor_mantissa_normalized",[[6,7],[6,47]],[[6,20],[6,47]],["normalizer"],["port","logic"]],["current_exponent",[[8,7],[8,34]],[[8,18],[8,34]],["normalizer"],["port","logic"]],["result_sign",[[9,7],[9,24]],[[9,13],[9,24]],["normalizer"],["port","logic"]],["dividend_shift",[[10,7],[10,33]],[[10,19],[10,33]],["normalizer"],["port","logic"]],["divisor_shift",[[11,7],[11,32]],[[11,19],[11,32]],["normalizer"],["port","logic"]],["mfm",[[13,0],[13,141]],[[13,20],[13,23]],["normalizer"],["instance","man_float_normalize"]],["exp",[[14,0],[14,50]],[[14,11],[14,14]],["normalizer"],["instance","fp_div_exp"]]]]],[[["man_float_normalize",[[19,0],[27,2]],[[19,7],[19,26]],[],["module"]],[58,0]],[[["dividend",[[20,4],[20,31]],[[20,23],[20,31]],["man_float_normalize"],["port","logic"]],["divisor",[[21,4],[21,30]],[[21,23],[21,30]],["man_float_normalize"],["port","logic"]],["dividend_mantissa_normalized",[[22,4],[22,52]],[[22,24],[22,52]],["man_float_normalize"],["port","logic"]],["divisor_mantissa_normalized",[[23,4],[23,51]],[[23,24],[23,51]],["man_float_normalize"],["port","logic"]],["dividend_shift",[[24,4],[24,37]],[[24,23],[24,37]],["man_float_normalize"],["port","logic"]],["divisor_shift",[[25,4],[25,36]],[[25,23],[25,36]],["man_float_normalize"],["port","logic"]],["result_sign",[[26,4],[26,28]],[[26,17],[26,28]],["man_float_normalize"],["port","logic"]],["dividend_exponent",[[28,4],[28,33]],[[28,16],[28,33]],["man_float_normalize"],["variable","logic"]],["divisor_exponent",[[29,4],[29,32]],[[29,16],[29,32]],["man_float_normalize"],["variable","logic"]],["dividend_sign",[[32,4],[32,23]],[[32,10],[32,23]],["man_float_normalize"],["variable","logic"]],["divisor_sign",[[32,4],[32,37]],[[32,25],[32,37]],["man_float_normalize"],["variable","dividend_sign"]],["dividend_mantissa",[[33,4],[33,34]],[[33,17],[33,34]],["man_float_normalize"],["variable","logic"]],["divisor_mantissa",[[34,4],[34,33]],[[34,17],[34,33]],["man_float_normalize"],["variable","logic"]],["dividend_tmp",[[44,4],[44,29]],[[44,17],[44,29]],["man_float_normalize"],["variable","logic"]],["divisor_tmp",[[44,4],[44,42]],[[44,31],[44,42]],["man_float_normalize"],["variable","dividend_tmp"]],["mng",[[51,4],[51,74]],[[51,12],[51,15]],["man_float_normalize"],["instance","m_n_gen"]],["mng2",[[52,4],[52,72]],[[52,12],[52,16]],["man_float_normalize"],["instance","m_n_gen"]]]]],[[["m_n_gen",[[59,0],[63,2]],[[59,7],[59,14]],[],["module"]],[92,0]],[[["data",[[60,4],[60,27]],[[60,23],[60,27]],["m_n_gen"],["port","logic"]],["outdata",[[61,4],[61,31]],[[61,24],[61,31]],["m_n_gen"],["port","logic"]],["shift",[[62,4],[62,28]],[[62,23],[62,28]],["m_n_gen"],["port","logic"]]]]]],["/home/shi/verilog/FP_32/DIV/prepare_exponet.sv"]],null,0]],["/home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[null,[],null,null,[]],null,0]],["/home/shi/verilog/SRT_Divider/post_processing.sv",[[[[[["post_processing",[[1,0],[9,2]],[[1,7],[1,22]],[],["module"]],[30,0]],[[["result",[[2,0],[2,25]],[[2,19],[2,25]],["post_processing"],["port","logic"]],["shift_nums",[[3,0],[3,27]],[[3,17],[3,27]],["post_processing"],["port","logic"]],["exp_add",[[4,0],[4,19]],[[4,12],[4,19]],["post_processing"],["port","logic"]],["right_shift",[[5,0],[5,23]],[[5,12],[5,23]],["post_processing"],["port","logic"]],["resultsign",[[6,0],[6,22]],[[6,12],[6,22]],["post_processing"],["port","logic"]],["current_exponent",[[7,0],[7,34]],[[7,18],[7,34]],["post_processing"],["port","logic"]],["quotient",[[8,0],[8,27]],[[8,19],[8,27]],["post_processing"],["port","logic"]],["result_temp",[[11,0],[11,24]],[[11,13],[11,24]],["post_processing"],["variable","logic"]],["exponent_addend",[[14,0],[14,27]],[[14,12],[14,27]],["post_processing"],["variable","logic"]],["result_shifted",[[15,0],[15,27]],[[15,13],[15,27]],["post_processing"],["variable","logic"]],["mngen",[[17,0],[17,60]],[[17,10],[17,15]],["post_processing"],["instance","m_n_gen_2"]],["exponent_final",[[18,0],[18,25]],[[18,11],[18,25]],["post_processing"],["variable","logic"]],["addend_copmplement",[[20,0],[20,30]],[[20,12],[20,30]],["post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",[[31,0],[35,2]],[[31,7],[31,16]],[],["module"]],[63,0]],[[["data",[[32,4],[32,27]],[[32,23],[32,27]],["m_n_gen_2"],["port","logic"]],["outdata",[[33,4],[33,31]],[[33,24],[33,31]],["m_n_gen_2"],["port","logic"]],["shift",[[34,4],[34,28]],[[34,23],[34,28]],["m_n_gen_2"],["port","logic"]]]]]]],null,0]],["/home/shi/verilog/SRT_Divider/prepare_exponet.sv",[[[[[["fp_div_exp",[[28,0],[32,2]],[[28,7],[28,17]],[],["module"]],[53,0]],[[["dividend",[[29,4],[29,39]],[[29,31],[29,39]],["fp_div_exp"],["port","logic"]],["divisor",[[30,4],[30,38]],[[30,31],[30,38]],["fp_div_exp"],["port","logic"]],["result_exp",[[31,4],[31,43]],[[31,33],[31,43]],["fp_div_exp"],["port","logic"]],["exp_dividend",[[34,4],[34,39]],[[34,27],[34,39]],["fp_div_exp"],["variable","logic"]],["exp_divisor",[[34,4],[34,52]],[[34,41],[34,52]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",[[39,4],[39,38]],[[39,25],[39,38]],["fp_div_exp"],["variable","logic"]],["divisor_sign",[[40,4],[40,37]],[[40,25],[40,37]],["fp_div_exp"],["variable","logic"]],["divisor_comple",[[40,4],[40,52]],[[40,38],[40,52]],["fp_div_exp"],["variable","divisor_sign"]],["cout",[[45,4],[45,14]],[[45,10],[45,14]],["fp_div_exp"],["variable","logic"]],["cout2",[[45,4],[45,20]],[[45,15],[45,20]],["fp_div_exp"],["variable","cout"]],["result_tmp",[[46,4],[46,35]],[[46,25],[46,35]],["fp_div_exp"],["variable","logic"]],["result_tmp2",[[46,4],[46,47]],[[46,36],[46,47]],["fp_div_exp"],["variable","result_tmp"]],["adder",[[47,4],[47,67]],[[47,16],[47,21]],["fp_div_exp"],["instance","adder_width"]],["adder2",[[48,4],[48,58]],[[48,16],[48,22]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",[[54,0],[54,34]],[[54,7],[54,18]],[],["module"]],[63,0]],[[["a",[[54,20],[54,21]],[[54,20],[54,21]],["adder_width"],["port"]],["b",[[55,27],[55,29]],[[55,28],[55,29]],["adder_width"],["port","a"]],["sum",[[54,24],[54,27]],[[54,24],[54,27]],["adder_width"],["port","b"]],["cout",[[54,28],[54,32]],[[54,28],[54,32]],["adder_width"],["port","sum"]],["a",[[55,6],[55,27]],[[55,26],[55,27]],["adder_width"],["port","logic"]],["sum",[[56,7],[56,30]],[[56,27],[56,30]],["adder_width"],["port","logic"]],["cout",[[58,7],[58,17]],[[58,13],[58,17]],["adder_width"],["port","logic"]]]]]],null,null,null,[["FP_WIDTH",[[23,0],[24,0]],[[23,8],[23,16]],["source.systemverilog"],["macro"]],["EXP_WIDTH",[[24,0],[25,0]],[[24,8],[24,17]],["source.systemverilog"],["macro"]],["MANT_WIDTH",[[25,0],[26,0]],[[25,8],[25,18]],["source.systemverilog"],["macro"]],["BIAS",[[26,0],[28,0]],[[26,8],[26,12]],["source.systemverilog"],["macro"]]]],null,0]],["/home/shi/verilog/SRT_Divider/quo_sel_tab.sv",[[[[[["quo_sel_tab",[[1,0],[1,43]],[[1,7],[1,18]],[],["module"]],[92,0]],[[["r_idx",[[1,19],[1,24]],[[1,19],[1,24]],["quo_sel_tab"],["port"]],["d_idx",[[1,26],[1,31]],[[1,26],[1,31]],["quo_sel_tab"],["port","r_idx"]],["quotient",[[1,33],[1,41]],[[1,33],[1,41]],["quo_sel_tab"],["port","d_idx"]],["r_idx",[[3,6],[3,23]],[[3,18],[3,23]],["quo_sel_tab"],["port","logic"]],["d_idx",[[4,7],[4,24]],[[4,19],[4,24]],["quo_sel_tab"],["port","logic"]],["quotient",[[5,7],[5,26]],[[5,18],[5,26]],["quo_sel_tab"],["port","logic"]],["q",[[7,0],[7,13]],[[7,12],[7,13]],["quo_sel_tab"],["variable","logic"]],["neg",[[8,0],[8,10]],[[8,7],[8,10]],["quo_sel_tab"],["variable","logic"]],["ops_sign",[[9,0],[9,21]],[[9,13],[9,21]],["quo_sel_tab"],["variable","wire"]],["r_ori",[[10,0],[10,18]],[[10,13],[10,18]],["quo_sel_tab"],["variable","wire"]],["d_ori",[[11,0],[11,18]],[[11,13],[11,18]],["quo_sel_tab"],["variable","wire"]],["r_ge_0010",[[12,0],[12,14]],[[12,5],[12,14]],["quo_sel_tab"],["variable","wire"]],["r_ge_0011",[[12,0],[12,25]],[[12,16],[12,25]],["quo_sel_tab"],["variable","r_ge_0010"]],["r_ge_0110",[[12,0],[12,36]],[[12,27],[12,36]],["quo_sel_tab"],["variable","r_ge_0011"]],["r_ge_0111",[[12,0],[12,47]],[[12,38],[12,47]],["quo_sel_tab"],["variable","r_ge_0110"]],["r_ge_1000",[[12,0],[12,58]],[[12,49],[12,58]],["quo_sel_tab"],["variable","r_ge_0111"]],["r_ge_0101",[[12,0],[12,68]],[[12,59],[12,68]],["quo_sel_tab"],["variable","r_ge_1000"]],["r_ge_1001",[[12,0],[13,14]],[[13,5],[13,14]],["quo_sel_tab"],["variable","r_ge_0101"]],["r_ge_1010",[[12,0],[13,25]],[[13,16],[13,25]],["quo_sel_tab"],["variable","r_ge_1001"]],["r_ge_1011",[[12,0],[13,36]],[[13,27],[13,36]],["quo_sel_tab"],["variable","r_ge_1010"]],["r_ge_1100",[[12,0],[13,47]],[[13,38],[13,47]],["quo_sel_tab"],["variable","r_ge_1011"]],["r_ge_1101",[[12,0],[13,57]],[[13,48],[13,57]],["quo_sel_tab"],["variable","r_ge_1100"]],["r_ge_0100",[[12,0],[13,67]],[[13,58],[13,67]],["quo_sel_tab"],["variable","r_ge_1101"]],["q0",[[14,0],[14,9]],[[14,7],[14,9]],["quo_sel_tab"],["variable","logic"]],["q2",[[14,0],[14,13]],[[14,11],[14,13]],["quo_sel_tab"],["variable","q0"]],["quotient_temp",[[86,0],[86,25]],[[86,12],[86,25]],["quo_sel_tab"],["variable","logic"]]]]]]],null,0]],["/home/shi/verilog/SRT_Divider/rounding.sv",[[[[[["rounding",[[0,0],[0,65]],[[0,7],[0,15]],[],["module"]],[31,0]],[[["current_remainder",[[0,16],[0,33]],[[0,16],[0,33]],["rounding"],["port"]],["current_divisor",[[1,36],[1,52]],[[1,37],[1,52]],["rounding"],["port","current_remainder"]],["rounding_data",[[0,50],[0,63]],[[0,50],[0,63]],["rounding"],["port","current_divisor"]],["current_remainder",[[1,6],[1,36]],[[1,19],[1,36]],["rounding"],["port","logic"]],["rounding_data",[[2,7],[2,33]],[[2,20],[2,33]],["rounding"],["port","logic"]],["is_2d_3d",[[4,0],[4,14]],[[4,6],[4,14]],["rounding"],["variable","logic"]],["is_d_2d",[[5,0],[5,13]],[[5,6],[5,13]],["rounding"],["variable","logic"]],["is_0_d",[[6,0],[6,12]],[[6,6],[6,12]],["rounding"],["variable","logic"]],["is_negd_0",[[7,0],[7,15]],[[7,6],[7,15]],["rounding"],["variable","logic"]],["is_neg2d_negd",[[8,0],[8,19]],[[8,6],[8,19]],["rounding"],["variable","logic"]],["is_neg3d_neg2d",[[9,0],[9,20]],[[9,6],[9,20]],["rounding"],["variable","logic"]],["check",[[11,0],[11,135]],[[11,24],[11,29]],["rounding"],["instance","remainder_divisor_check"]],["one",[[13,0],[13,24]],[[13,13],[13,16]],["rounding"],["variable","logic"]],["two",[[14,0],[14,25]],[[14,13],[14,16]],["rounding"],["variable","logic"]],["three",[[15,0],[15,27]],[[15,13],[15,18]],["rounding"],["variable","logic"]],["minus_three",[[16,0],[16,36]],[[16,13],[16,24]],["rounding"],["variable","logic"]],["minus_two",[[17,0],[17,32]],[[17,13],[17,22]],["rounding"],["variable","logic"]],["minus_one",[[18,0],[18,32]],[[18,13],[18,22]],["rounding"],["variable","logic"]]]]],[[["remainder_divisor_check",[[32,0],[41,2]],[[32,7],[32,30]],[],["module"]],[74,0]],[[["current_remainder",[[33,4],[33,40]],[[33,23],[33,40]],["remainder_divisor_check"],["port","logic"]],["current_divisor",[[34,4],[34,38]],[[34,23],[34,38]],["remainder_divisor_check"],["port","logic"]],["is_2d_3d",[[35,4],[35,25]],[[35,17],[35,25]],["remainder_divisor_check"],["port","logic"]],["is_d_2d",[[36,4],[36,24]],[[36,17],[36,24]],["remainder_divisor_check"],["port","logic"]],["is_0_d",[[37,4],[37,23]],[[37,17],[37,23]],["remainder_divisor_check"],["port","logic"]],["is_negd_0",[[38,4],[38,26]],[[38,17],[38,26]],["remainder_divisor_check"],["port","logic"]],["is_neg2d_negd",[[39,4],[39,30]],[[39,17],[39,30]],["remainder_divisor_check"],["port","logic"]],["is_neg3d_neg2d",[[40,4],[40,31]],[[40,17],[40,31]],["remainder_divisor_check"],["port","logic"]],["abs_r",[[43,2],[43,20]],[[43,15],[43,20]],["remainder_divisor_check"],["variable","logic"]],["d2",[[43,2],[43,24]],[[43,22],[43,24]],["remainder_divisor_check"],["variable","abs_r"]],["d3",[[43,2],[43,28]],[[43,26],[43,28]],["remainder_divisor_check"],["variable","d2"]],["r_is_negative",[[44,2],[44,21]],[[44,8],[44,21]],["remainder_divisor_check"],["variable","logic"]],["one",[[45,2],[45,26]],[[45,15],[45,18]],["remainder_divisor_check"],["variable","logic"]],["abs_is_2d_3d",[[48,2],[48,20]],[[48,8],[48,20]],["remainder_divisor_check"],["variable","logic"]],["abs_is_d_2d",[[48,2],[48,33]],[[48,22],[48,33]],["remainder_divisor_check"],["variable","abs_is_2d_3d"]],["abs_is_0_d",[[48,2],[48,45]],[[48,35],[48,45]],["remainder_divisor_check"],["variable","abs_is_d_2d"]]]]]]],null,0]],["/home/shi/verilog/SRT_Divider/SRT_divider_FP32.sv",[[[[[["qds",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,0],[0,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,7],[0,10]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[1,99]]],[[["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["qds"],["port"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["qds"],["port","r_idx"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["qds"],["port","d_idx"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,18],[2,23]]],["qds"],["port","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,7],[3,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,19],[3,24]]],["qds"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,7],[4,26]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,18],[4,26]]],["qds"],["port","logic"]],["q",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,0],[6,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,12],[6,13]]],["qds"],["variable","logic"]],["neg",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,0],[7,10]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,7],[7,10]]],["qds"],["variable","logic"]],["ops_sign",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,0],[8,21]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,13],[8,21]]],["qds"],["variable","wire"]],["r_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,0],[9,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,13],[9,18]]],["qds"],["variable","wire"]],["d_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,0],[10,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,13],[10,18]]],["qds"],["variable","wire"]],["r_ge_0010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,5],[11,14]]],["qds"],["variable","wire"]],["r_ge_0011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,16],[11,25]]],["qds"],["variable","r_ge_0010"]],["r_ge_0110",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,27],[11,36]]],["qds"],["variable","r_ge_0011"]],["r_ge_0111",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,38],[11,47]]],["qds"],["variable","r_ge_0110"]],["r_ge_1000",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,58]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,49],[11,58]]],["qds"],["variable","r_ge_0111"]],["r_ge_1001",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,5],[12,14]]],["qds"],["variable","r_ge_1000"]],["r_ge_1010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,16],[12,25]]],["qds"],["variable","r_ge_1001"]],["r_ge_1011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,27],[12,36]]],["qds"],["variable","r_ge_1010"]],["r_ge_1100",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,38],[12,47]]],["qds"],["variable","r_ge_1011"]],["r_ge_1101",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,57]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,48],[12,57]]],["qds"],["variable","r_ge_1100"]],["q0",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,9]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,7],[13,9]]],["qds"],["variable","logic"]],["q2",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,11],[13,13]]],["qds"],["variable","q0"]],["quotient_temp",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,0],[85,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,12],[85,25]]],["qds"],["variable","logic"]]]]],[[["normalization",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,0],[1,97]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,7],[1,20]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[5,16]]],[[["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,21],[1,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,21],[1,25]]],["normalization"],["port"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,26],[1,30]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,26],[1,30]]],["normalization"],["port","add1"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,31],[1,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,31],[1,34]]],["normalization"],["port","add2"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,35],[1,38]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,35],[1,38]]],["normalization"],["port","add"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,39],[1,44]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,39],[1,44]]],["normalization"],["port","sub"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,45],[1,50]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,45],[1,50]]],["normalization"],["port","man_a"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,51],[1,61]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,51],[1,61]]],["normalization"],["port","man_b"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,62],[1,72]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,62],[1,72]]],["normalization"],["port","exponent_a"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,73],[1,84]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,73],[1,84]]],["normalization"],["port","exponent_b"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,85],[1,95]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,85],[1,95]]],["normalization"],["port","result_sign"]],["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[2,19],[2,23]]],["normalization"],["port","logic"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[3,6],[3,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[3,19],[3,23]]],["normalization"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[4,6],[4,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[4,12],[4,15]]],["normalization"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[5,6],[5,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[5,12],[5,15]]],["normalization"],["port","logic"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[6,7],[6,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[6,20],[6,25]]],["normalization"],["port","logic"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[7,7],[7,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[7,20],[7,25]]],["normalization"],["port","logic"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[8,7],[8,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[8,19],[8,29]]],["normalization"],["port","logic"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[9,7],[9,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[9,19],[9,29]]],["normalization"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[10,13],[10,24]]],["normalization"],["port","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[11,7],[11,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[11,13],[11,23]]],["normalization"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[13,0],[13,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[13,11],[13,15]]],["normalization"],["variable","logic"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[14,0],[14,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[14,6],[14,16]]],["normalization"],["variable","logic"]],["pre_processing",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[15,0],[15,76]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[15,14],[15,28]]],["normalization"],["instance","preprocessing"]],["man_a_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,0],[19,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,13],[19,22]]],["normalization"],["variable","logic"]],["man_b_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,0],[19,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,24],[19,33]]],["normalization"],["variable","man_a_tmp"]]]]],[[["post_processing",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[0,0],[8,6]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[0,7],[0,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[29,0]]],[[["result",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[1,4],[1,29]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[1,23],[1,29]]],["post_processing"],["port","logic"]],["shift_nums",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[2,4],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[2,21],[2,31]]],["post_processing"],["port","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[3,4],[3,23]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[3,16],[3,23]]],["post_processing"],["port","logic"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[4,4],[4,27]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[4,16],[4,27]]],["post_processing"],["port","logic"]],["resultsign",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[5,4],[5,26]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[5,16],[5,26]]],["post_processing"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[6,4],[6,38]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[6,22],[6,38]]],["post_processing"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[7,4],[7,31]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[7,23],[7,31]]],["post_processing"],["port","logic"]],["result_temp",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[10,4],[10,28]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[10,17],[10,28]]],["post_processing"],["variable","logic"]],["exponent_addend",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[13,4],[13,31]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[13,16],[13,31]]],["post_processing"],["variable","logic"]],["result_shifted",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[14,4],[14,31]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[14,17],[14,31]]],["post_processing"],["variable","logic"]],["mngen",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[16,4],[16,64]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[16,14],[16,19]]],["post_processing"],["instance","m_n_gen_2"]],["exponent_final",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[17,4],[17,29]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[17,15],[17,29]]],["post_processing"],["variable","logic"]],["addend_copmplement",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[19,4],[19,34]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[19,16],[19,34]]],["post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[30,0],[34,2]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[30,7],[30,16]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[6,29]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[31,4],[31,27]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[31,23],[31,27]]],["m_n_gen_2"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[32,4],[32,31]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[32,24],[32,31]]],["m_n_gen_2"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[33,4],[33,28]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[33,23],[33,28]]],["m_n_gen_2"],["port","logic"]]]]],[[["rounding",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[0,0],[0,65]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[0,7],[0,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[31,0]]],[[["current_remainder",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[0,16],[0,33]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[0,16],[0,33]]],["rounding"],["port"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[1,36],[1,52]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[1,37],[1,52]]],["rounding"],["port","current_remainder"]],["rounding_data",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[0,50],[0,63]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[0,50],[0,63]]],["rounding"],["port","current_divisor"]],["current_remainder",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[1,6],[1,36]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[1,19],[1,36]]],["rounding"],["port","logic"]],["rounding_data",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[2,7],[2,33]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[2,20],[2,33]]],["rounding"],["port","logic"]],["is_2d_3d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[4,0],[4,14]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[4,6],[4,14]]],["rounding"],["variable","logic"]],["is_d_2d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[5,0],[5,13]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[5,6],[5,13]]],["rounding"],["variable","logic"]],["is_0_d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[6,0],[6,12]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[6,6],[6,12]]],["rounding"],["variable","logic"]],["is_negd_0",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[7,0],[7,15]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[7,6],[7,15]]],["rounding"],["variable","logic"]],["is_neg2d_negd",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[8,0],[8,19]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[8,6],[8,19]]],["rounding"],["variable","logic"]],["is_neg3d_neg2d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[9,0],[9,20]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[9,6],[9,20]]],["rounding"],["variable","logic"]],["check",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[11,0],[11,135]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[11,24],[11,29]]],["rounding"],["instance","remainder_divisor_check"]],["one",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[13,0],[13,24]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[13,13],[13,16]]],["rounding"],["variable","logic"]],["two",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[14,0],[14,25]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[14,13],[14,16]]],["rounding"],["variable","logic"]],["three",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[15,0],[15,27]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[15,13],[15,18]]],["rounding"],["variable","logic"]],["minus_three",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[16,0],[16,36]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[16,13],[16,24]]],["rounding"],["variable","logic"]],["minus_two",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[17,0],[17,32]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[17,13],[17,22]]],["rounding"],["variable","logic"]],["minus_one",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[18,0],[18,32]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[18,13],[18,22]]],["rounding"],["variable","logic"]]]]],[[["remainder_divisor_check",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[32,0],[41,2]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[32,7],[32,30]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[11,31]]],[[["current_remainder",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[33,4],[33,40]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[33,23],[33,40]]],["remainder_divisor_check"],["port","logic"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[34,4],[34,38]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[34,23],[34,38]]],["remainder_divisor_check"],["port","logic"]],["is_2d_3d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[35,4],[35,25]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[35,17],[35,25]]],["remainder_divisor_check"],["port","logic"]],["is_d_2d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[36,4],[36,24]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[36,17],[36,24]]],["remainder_divisor_check"],["port","logic"]],["is_0_d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[37,4],[37,23]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[37,17],[37,23]]],["remainder_divisor_check"],["port","logic"]],["is_negd_0",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[38,4],[38,26]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[38,17],[38,26]]],["remainder_divisor_check"],["port","logic"]],["is_neg2d_negd",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[39,4],[39,30]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[39,17],[39,30]]],["remainder_divisor_check"],["port","logic"]],["is_neg3d_neg2d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[40,4],[40,31]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[40,17],[40,31]]],["remainder_divisor_check"],["port","logic"]],["abs_r",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[43,2],[43,20]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[43,15],[43,20]]],["remainder_divisor_check"],["variable","logic"]],["d2",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[43,2],[43,24]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[43,22],[43,24]]],["remainder_divisor_check"],["variable","abs_r"]],["d3",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[43,2],[43,28]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[43,26],[43,28]]],["remainder_divisor_check"],["variable","d2"]],["r_is_negative",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[44,2],[44,21]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[44,8],[44,21]]],["remainder_divisor_check"],["variable","logic"]],["one",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[45,2],[45,26]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[45,15],[45,18]]],["remainder_divisor_check"],["variable","logic"]],["abs_is_2d_3d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[48,2],[48,20]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[48,8],[48,20]]],["remainder_divisor_check"],["variable","logic"]],["abs_is_d_2d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[48,2],[48,33]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[48,22],[48,33]]],["remainder_divisor_check"],["variable","abs_is_2d_3d"]],["abs_is_0_d",["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[48,2],[48,45]]],["file:///home/shi/verilog/FP_32/DIV/out_date/rounding.sv",[[48,35],[48,45]]],["remainder_divisor_check"],["variable","abs_is_d_2d"]]]]],[[["SRT_divider_FP32",[[10,0],[10,60]],[[10,7],[10,23]],[],["module"]],[120,0]],[[["dividend",[[10,25],[10,33]],[[10,25],[10,33]],["SRT_divider_FP32"],["port"]],["divisor",[[12,28],[12,36]],[[12,29],[12,36]],["SRT_divider_FP32"],["port","dividend"]],["clk",[[10,42],[10,45]],[[10,42],[10,45]],["SRT_divider_FP32"],["port","divisor"]],["rst",[[13,15],[13,19]],[[13,16],[13,19]],["SRT_divider_FP32"],["port","clk"]],["quotient",[[10,50],[10,58]],[[10,50],[10,58]],["SRT_divider_FP32"],["port","rst"]],["dividend",[[12,6],[12,28]],[[12,20],[12,28]],["SRT_divider_FP32"],["port","logic"]],["clk",[[13,6],[13,15]],[[13,12],[13,15]],["SRT_divider_FP32"],["port","logic"]],["quotient",[[16,7],[16,28]],[[16,20],[16,28]],["SRT_divider_FP32"],["port","logic"]],["dividend_mantissa_normalized",[[19,0],[19,41]],[[19,13],[19,41]],["SRT_divider_FP32"],["variable","logic"]],["divisor_mantissa_normalized",[[20,0],[20,40]],[[20,13],[20,40]],["SRT_divider_FP32"],["variable","logic"]],["current_exponent",[[22,0],[22,27]],[[22,11],[22,27]],["SRT_divider_FP32"],["variable","logic"]],["result_sign",[[23,0],[23,17]],[[23,6],[23,17]],["SRT_divider_FP32"],["variable","logic"]],["dividend_shift",[[24,0],[24,26]],[[24,12],[24,26]],["SRT_divider_FP32"],["variable","logic"]],["divisor_shift",[[25,0],[25,25]],[[25,12],[25,25]],["SRT_divider_FP32"],["variable","logic"]],["final_shift",[[28,0],[28,23]],[[28,12],[28,23]],["SRT_divider_FP32"],["variable","logic"]],["compl_divisor_shift",[[28,0],[28,43]],[[28,24],[28,43]],["SRT_divider_FP32"],["variable","final_shift"]],["compl_dividend_shift",[[28,0],[28,64]],[[28,44],[28,64]],["SRT_divider_FP32"],["variable","compl_divisor_shift"]],["right_shift",[[32,0],[32,61]],[[32,6],[32,17]],["SRT_divider_FP32"],["variable","logic"]],["norm",[[34,0],[34,150]],[[34,11],[34,15]],["SRT_divider_FP32"],["instance","normalizer"]],["current_dividend",[[36,0],[36,28]],[[36,12],[36,28]],["SRT_divider_FP32"],["variable","logic"]],["current_divisor",[[37,0],[37,27]],[[37,12],[37,27]],["SRT_divider_FP32"],["variable","logic"]],["current_remainder",[[38,0],[38,29]],[[38,12],[38,29]],["SRT_divider_FP32"],["variable","logic"]],["current_q_d",[[39,0],[39,24]],[[39,13],[39,24]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder",[[40,0],[40,26]],[[40,12],[40,26]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder_p",[[40,0],[40,44]],[[40,28],[40,44]],["SRT_divider_FP32"],["variable","next_remainder"]],["next_remainder_n",[[40,0],[40,62]],[[40,46],[40,62]],["SRT_divider_FP32"],["variable","next_remainder_p"]],["next_remainder_before_shift",[[40,0],[40,90]],[[40,63],[40,90]],["SRT_divider_FP32"],["variable","next_remainder_n"]],["r_idx",[[44,0],[44,17]],[[44,12],[44,17]],["SRT_divider_FP32"],["variable","logic"]],["d_idx",[[45,0],[45,17]],[[45,12],[45,17]],["SRT_divider_FP32"],["variable","logic"]],["mid_quotient",[[46,0],[46,23]],[[46,11],[46,23]],["SRT_divider_FP32"],["variable","logic"]],["Q_pos",[[49,0],[49,18]],[[49,13],[49,18]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg",[[49,0],[49,24]],[[49,19],[49,24]],["SRT_divider_FP32"],["variable","Q_pos"]],["Q_pos_next",[[50,0],[50,23]],[[50,13],[50,23]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg_next",[[50,0],[50,35]],[[50,25],[50,35]],["SRT_divider_FP32"],["variable","Q_pos_next"]],["flag",[[51,0],[51,16]],[[51,12],[51,16]],["SRT_divider_FP32"],["variable","logic"]],["flag_1",[[52,0],[52,17]],[[52,11],[52,17]],["SRT_divider_FP32"],["variable","logic"]],["q_selelct_table",[[74,0],[74,57]],[[74,13],[74,28]],["SRT_divider_FP32"],["instance","quo_sel_tab"]],["qd_gen1",[[75,0],[75,57]],[[75,7],[75,14]],["SRT_divider_FP32"],["instance","qd_gen"]],["next_remainder_gen1",[[77,0],[77,98]],[[77,19],[77,38]],["SRT_divider_FP32"],["instance","next_remainder_gen"]],["q_rounding",[[81,0],[81,22]],[[81,12],[81,22]],["SRT_divider_FP32"],["variable","logic"]],["guard",[[89,0],[89,11]],[[89,6],[89,11]],["SRT_divider_FP32"],["variable","logic"]],["round",[[90,0],[90,11]],[[90,6],[90,11]],["SRT_divider_FP32"],["variable","logic"]],["sticky",[[91,0],[91,12]],[[91,6],[91,12]],["SRT_divider_FP32"],["variable","logic"]],["exp_add",[[92,0],[92,13]],[[92,6],[92,13]],["SRT_divider_FP32"],["variable","logic"]],["rounding_grs_1",[[97,0],[97,79]],[[97,13],[97,27]],["SRT_divider_FP32"],["instance","rounding_grs"]],["result_before_ieee",[[100,0],[100,30]],[[100,12],[100,30]],["SRT_divider_FP32"],["variable","logic"]],["dut",[[104,0],[112,5]],[[104,16],[104,19]],["SRT_divider_FP32"],["instance","post_processing"]]]]],[[["adder_26",[[121,0],[121,34]],[[121,7],[121,15]],[],["module"]],[130,0]],[[["a",[[121,16],[121,17]],[[121,16],[121,17]],["adder_26"],["port"]],["b",[[122,20],[122,22]],[[122,21],[122,22]],["adder_26"],["port","a"]],["cin",[[121,20],[121,23]],[[121,20],[121,23]],["adder_26"],["port","b"]],["sum",[[121,24],[121,27]],[[121,24],[121,27]],["adder_26"],["port","cin"]],["cout",[[121,28],[121,32]],[[121,28],[121,32]],["adder_26"],["port","sum"]],["a",[[122,6],[122,20]],[[122,19],[122,20]],["adder_26"],["port","logic"]],["cin",[[123,6],[123,15]],[[123,12],[123,15]],["adder_26"],["port","logic"]],["sum",[[124,7],[124,23]],[[124,20],[124,23]],["adder_26"],["port","logic"]],["cout",[[125,7],[125,17]],[[125,13],[125,17]],["adder_26"],["port","logic"]]]]],[[["next_remainder_gen",[[131,0],[131,86]],[[131,7],[131,25]],[],["module"]],[144,0]],[[["current_remainder",[[131,27],[131,44]],[[131,27],[131,44]],["next_remainder_gen"],["port"]],["current_q_d",[[132,36],[132,48]],[[132,37],[132,48]],["next_remainder_gen"],["port","current_remainder"]],["next_remainder",[[131,57],[131,71]],[[131,57],[131,71]],["next_remainder_gen"],["port","current_q_d"]],["mid_quotient",[[131,72],[131,84]],[[131,72],[131,84]],["next_remainder_gen"],["port","next_remainder"]],["current_remainder",[[132,6],[132,36]],[[132,19],[132,36]],["next_remainder_gen"],["port","logic"]],["next_remainder",[[133,7],[133,34]],[[133,20],[133,34]],["next_remainder_gen"],["port","logic"]],["mid_quotient",[[134,6],[134,30]],[[134,18],[134,30]],["next_remainder_gen"],["port","logic"]],["next_remainder_p",[[135,0],[135,29]],[[135,13],[135,29]],["next_remainder_gen"],["variable","logic"]],["next_remainder_n",[[135,0],[135,46]],[[135,30],[135,46]],["next_remainder_gen"],["variable","next_remainder_p"]],["cout",[[136,0],[136,10]],[[136,6],[136,10]],["next_remainder_gen"],["variable","logic"]],["cout2",[[136,0],[136,16]],[[136,11],[136,16]],["next_remainder_gen"],["variable","cout"]],["next_remainder_before_shift",[[137,0],[137,40]],[[137,13],[137,40]],["next_remainder_gen"],["variable","logic"]]]]],[[["qd_gen",[[145,0],[145,57]],[[145,7],[145,13]],[],["module"]],[155,0]],[[["current_q_d",[[145,15],[145,26]],[[145,15],[145,26]],["qd_gen"],["port"]],["mid_quotient",[[145,27],[145,39]],[[145,27],[145,39]],["qd_gen"],["port","current_q_d"]],["current_divisor",[[145,40],[145,55]],[[145,40],[145,55]],["qd_gen"],["port","mid_quotient"]],["current_divisor",[[146,6],[146,34]],[[146,19],[146,34]],["qd_gen"],["port","logic"]],["mid_quotient",[[147,6],[147,30]],[[147,18],[147,30]],["qd_gen"],["port","logic"]],["current_q_d",[[148,7],[148,31]],[[148,20],[148,31]],["qd_gen"],["port","logic"]]]]],[[["rounding_grs",[[156,0],[163,2]],[[156,7],[156,19]],[],["module"]],[186,8]],[[["man",[[157,3],[157,24]],[[157,21],[157,24]],["rounding_grs"],["port","wire"]],["guard",[[158,4],[158,20]],[[158,15],[158,20]],["rounding_grs"],["port","wire"]],["round",[[159,4],[159,20]],[[159,15],[159,20]],["rounding_grs"],["port","wire"]],["sticky",[[160,4],[160,21]],[[160,15],[160,21]],["rounding_grs"],["port","wire"]],["rounded_man",[[161,4],[161,33]],[[161,22],[161,33]],["rounding_grs"],["port","reg"]],["exp_add",[[162,4],[162,22]],[[162,15],[162,22]],["rounding_grs"],["port","reg"]],["tie",[[165,4],[165,12]],[[165,9],[165,12]],["rounding_grs"],["variable","wire"]]]]]],["/home/shi/verilog/FP_32/DIV/quo_sel_tab.sv","/home/shi/verilog/FP_32/ADD_SUB/normalization.sv","/home/shi/verilog/FP_32/DIV/post_processing.sv","/home/shi/verilog/FP_32/DIV/out_date/rounding.sv"]],null,0]],["/home/shi/verilog/SRT_Divider/tb_next_remainder.sv",[[[[[["next_remainder_gen",[[0,0],[0,86]],[[0,7],[0,25]],[],["module"]],[12,0]],[[["current_remainder",[[0,27],[0,44]],[[0,27],[0,44]],["next_remainder_gen"],["port"]],["current_q_d",[[1,36],[1,48]],[[1,37],[1,48]],["next_remainder_gen"],["port","current_remainder"]],["next_remainder",[[0,57],[0,71]],[[0,57],[0,71]],["next_remainder_gen"],["port","current_q_d"]],["mid_quotient",[[0,72],[0,84]],[[0,72],[0,84]],["next_remainder_gen"],["port","next_remainder"]],["current_remainder",[[1,6],[1,36]],[[1,19],[1,36]],["next_remainder_gen"],["port","logic"]],["next_remainder",[[2,7],[2,34]],[[2,20],[2,34]],["next_remainder_gen"],["port","logic"]],["mid_quotient",[[3,6],[3,30]],[[3,18],[3,30]],["next_remainder_gen"],["port","logic"]],["next_remainder_p",[[4,0],[4,29]],[[4,13],[4,29]],["next_remainder_gen"],["variable","logic"]],["next_remainder_n",[[4,0],[4,46]],[[4,30],[4,46]],["next_remainder_gen"],["variable","next_remainder_p"]],["cout",[[5,0],[5,10]],[[5,6],[5,10]],["next_remainder_gen"],["variable","logic"]],["cout2",[[5,0],[5,16]],[[5,11],[5,16]],["next_remainder_gen"],["variable","cout"]],["next_remainder_before_shift",[[6,0],[6,40]],[[6,13],[6,40]],["next_remainder_gen"],["variable","logic"]],["adder_pos",[[7,0],[7,77]],[[7,9],[7,18]],["next_remainder_gen"],["instance","adder_26"]],["adder_neg",[[8,0],[8,79]],[[8,9],[8,18]],["next_remainder_gen"],["instance","adder_26"]]]]],[[["tb_ngg",[[13,0],[13,16]],[[13,7],[13,13]],[],["module"]],[36,0]],[[["current_remainder",[[14,0],[14,30]],[[14,13],[14,30]],["tb_ngg"],["variable","logic"]],["current_q_d",[[14,0],[14,42]],[[14,31],[14,42]],["tb_ngg"],["variable","current_remainder"]],["next_remainder",[[14,0],[14,57]],[[14,43],[14,57]],["tb_ngg"],["variable","current_q_d"]],["mid_quotient",[[14,0],[14,70]],[[14,58],[14,70]],["tb_ngg"],["variable","next_remainder"]],["ngg",[[15,0],[15,82]],[[15,19],[15,22]],["tb_ngg"],["instance","next_remainder_gen"]]]]],[[["adder_26",[[37,0],[37,34]],[[37,7],[37,15]],[],["module"]],[45,9]],[[["a",[[37,16],[37,17]],[[37,16],[37,17]],["adder_26"],["port"]],["b",[[38,20],[38,22]],[[38,21],[38,22]],["adder_26"],["port","a"]],["cin",[[37,20],[37,23]],[[37,20],[37,23]],["adder_26"],["port","b"]],["sum",[[37,24],[37,27]],[[37,24],[37,27]],["adder_26"],["port","cin"]],["cout",[[37,28],[37,32]],[[37,28],[37,32]],["adder_26"],["port","sum"]],["a",[[38,6],[38,20]],[[38,19],[38,20]],["adder_26"],["port","logic"]],["cin",[[39,6],[39,15]],[[39,12],[39,15]],["adder_26"],["port","logic"]],["sum",[[40,7],[40,23]],[[40,20],[40,23]],["adder_26"],["port","logic"]],["cout",[[41,7],[41,17]],[[41,13],[41,17]],["adder_26"],["port","logic"]]]]]]],null,0]],["/home/shi/verilog/SRT_Divider/tb_normalization.sv",[[[[[["normalization",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,0],[1,97]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,7],[1,20]]],[],["module"]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[0,28]]],[[["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,21],[1,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,21],[1,25]]],["normalization"],["port"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,26],[1,30]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,26],[1,30]]],["normalization"],["port","add1"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,31],[1,34]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,31],[1,34]]],["normalization"],["port","add2"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,35],[1,38]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,35],[1,38]]],["normalization"],["port","add"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,39],[1,44]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,39],[1,44]]],["normalization"],["port","sub"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,45],[1,50]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,45],[1,50]]],["normalization"],["port","man_a"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,51],[1,61]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,51],[1,61]]],["normalization"],["port","man_b"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,62],[1,72]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,62],[1,72]]],["normalization"],["port","exponent_a"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,73],[1,84]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,73],[1,84]]],["normalization"],["port","exponent_b"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,85],[1,95]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[1,85],[1,95]]],["normalization"],["port","result_sign"]],["add1",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[2,19],[2,23]]],["normalization"],["port","logic"]],["add2",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[3,6],[3,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[3,19],[3,23]]],["normalization"],["port","logic"]],["add",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[4,6],[4,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[4,12],[4,15]]],["normalization"],["port","logic"]],["sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[5,6],[5,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[5,12],[5,15]]],["normalization"],["port","logic"]],["man_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[6,7],[6,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[6,20],[6,25]]],["normalization"],["port","logic"]],["man_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[7,7],[7,25]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[7,20],[7,25]]],["normalization"],["port","logic"]],["exponent_a",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[8,7],[8,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[8,19],[8,29]]],["normalization"],["port","logic"]],["exponent_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[9,7],[9,29]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[9,19],[9,29]]],["normalization"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[10,7],[10,24]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[10,13],[10,24]]],["normalization"],["port","logic"]],["add_or_sub",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[11,7],[11,23]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[11,13],[11,23]]],["normalization"],["port","logic"]],["mode",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[13,0],[13,15]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[13,11],[13,15]]],["normalization"],["variable","logic"]],["abs_a_ht_b",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[14,0],[14,16]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[14,6],[14,16]]],["normalization"],["variable","logic"]],["pre_processing",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[15,0],[15,76]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[15,14],[15,28]]],["normalization"],["instance","preprocessing"]],["man_a_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,0],[19,22]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,13],[19,22]]],["normalization"],["variable","logic"]],["man_b_tmp",["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,0],[19,33]]],["file:///home/shi/verilog/FP_32/ADD_SUB/normalization.sv",[[19,24],[19,33]]],["normalization"],["variable","man_a_tmp"]]]]],[[["tb_norm",[[2,0],[2,15]],[[2,7],[2,14]],[],["module"]],[33,8]],[[["dividend",[[4,0],[4,22]],[[4,14],[4,22]],["tb_norm"],["variable","logic"]],["divisor",[[4,0],[4,30]],[[4,23],[4,30]],["tb_norm"],["variable","dividend"]],["dividend_mantissa_normalized",[[6,0],[6,41]],[[6,13],[6,41]],["tb_norm"],["variable","logic"]],["divisor_mantissa_normalized",[[7,0],[7,40]],[[7,13],[7,40]],["tb_norm"],["variable","logic"]],["current_exponent",[[8,0],[8,27]],[[8,11],[8,27]],["tb_norm"],["variable","logic"]],["result_sign",[[9,0],[9,17]],[[9,6],[9,17]],["tb_norm"],["variable","logic"]],["dividend_shift",[[10,0],[10,26]],[[10,12],[10,26]],["tb_norm"],["variable","logic"]],["divisor_shift",[[11,0],[11,25]],[[11,12],[11,25]],["tb_norm"],["variable","logic"]],["norm",[[12,0],[12,34]],[[12,11],[12,15]],["tb_norm"],["instance","normalizer"]]]]]],["/home/shi/verilog/FP_32/ADD_SUB/normalization.sv"]],null,0]],["/home/shi/verilog/SRT_Divider/tb_ontfc.sv",[[[[[["Int_fast_convert",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[7,0],[7,60]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[7,7],[7,23]]],[],["module"]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[0,41]]],[[["quotient_radix_4",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[7,25],[7,41]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[7,25],[7,41]]],["Int_fast_convert"],["port"]],["clk",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[7,43],[7,46]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[7,43],[7,46]]],["Int_fast_convert"],["port","quotient_radix_4"]],["rst",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[11,15],[11,19]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[11,16],[11,19]]],["Int_fast_convert"],["port","clk"]],["result",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[7,52],[7,58]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[7,52],[7,58]]],["Int_fast_convert"],["port","rst"]],["quotient_radix_4",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[8,6],[8,34]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[8,18],[8,34]]],["Int_fast_convert"],["port","logic"]],["result",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[9,7],[9,35]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[9,29],[9,35]]],["Int_fast_convert"],["port","logic"]],["clk",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[11,6],[11,15]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[11,12],[11,15]]],["Int_fast_convert"],["port","logic"]],["Q_pos",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[12,0],[12,27]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[12,22],[12,27]]],["Int_fast_convert"],["variable","logic"]],["Q_neg",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[12,0],[12,33]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[12,28],[12,33]]],["Int_fast_convert"],["variable","Q_pos"]],["Q_pos_next",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[13,0],[13,32]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[13,22],[13,32]]],["Int_fast_convert"],["variable","logic"]],["Q_neg_next",["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[13,0],[13,44]]],["file:///home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv",[[13,34],[13,44]]],["Int_fast_convert"],["variable","Q_pos_next"]]]]],[[["otfc_tb",[[2,0],[2,15]],[[2,7],[2,14]],[],["module"]],[34,9]],[[["quotient_radix_4",[[4,0],[4,28]],[[4,12],[4,28]],["otfc_tb"],["variable","logic"]],["result",[[5,0],[5,28]],[[5,22],[5,28]],["otfc_tb"],["variable","logic"]],["clk",[[6,0],[6,9]],[[6,6],[6,9]],["otfc_tb"],["variable","logic"]],["rst",[[6,0],[6,13]],[[6,10],[6,13]],["otfc_tb"],["variable","clk"]],["otfc",[[8,0],[8,56]],[[8,17],[8,21]],["otfc_tb"],["instance","Int_fast_convert"]]]]]],["/home/shi/verilog/SRT_Divider/on_the_fly_conversion_srt4.sv"]],null,0]],["/home/shi/verilog/SRT_Divider/tb_post_processing.sv",[[[[[["post_processing",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[0,0],[8,6]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[0,7],[0,22]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[29,0]]],[[["result",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[1,4],[1,29]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[1,23],[1,29]]],["post_processing"],["port","logic"]],["shift_nums",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[2,4],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[2,21],[2,31]]],["post_processing"],["port","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[3,4],[3,23]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[3,16],[3,23]]],["post_processing"],["port","logic"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[4,4],[4,27]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[4,16],[4,27]]],["post_processing"],["port","logic"]],["resultsign",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[5,4],[5,26]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[5,16],[5,26]]],["post_processing"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[6,4],[6,38]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[6,22],[6,38]]],["post_processing"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[7,4],[7,31]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[7,23],[7,31]]],["post_processing"],["port","logic"]],["result_temp",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[10,4],[10,28]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[10,17],[10,28]]],["post_processing"],["variable","logic"]],["exponent_addend",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[13,4],[13,31]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[13,16],[13,31]]],["post_processing"],["variable","logic"]],["result_shifted",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[14,4],[14,31]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[14,17],[14,31]]],["post_processing"],["variable","logic"]],["mngen",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[16,4],[16,64]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[16,14],[16,19]]],["post_processing"],["instance","m_n_gen_2"]],["exponent_final",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[17,4],[17,29]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[17,15],[17,29]]],["post_processing"],["variable","logic"]],["addend_copmplement",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[19,4],[19,34]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[19,16],[19,34]]],["post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[30,0],[34,2]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[30,7],[30,16]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[1,0]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[31,4],[31,27]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[31,23],[31,27]]],["m_n_gen_2"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[32,4],[32,31]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[32,24],[32,31]]],["m_n_gen_2"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[33,4],[33,28]]],["file:///home/shi/verilog/FP_32/DIV/post_processing.sv",[[33,23],[33,28]]],["m_n_gen_2"],["port","logic"]]]]],[[["tb_post_processing",[[2,0],[2,28]],[[2,7],[2,25]],[],["module"]],[54,9]],[[["clk",[[5,4],[5,13]],[[5,10],[5,13]],["tb_post_processing"],["variable","logic"]],["rst",[[6,4],[6,13]],[[6,10],[6,13]],["tb_post_processing"],["variable","logic"]],["result",[[7,4],[7,23]],[[7,17],[7,23]],["tb_post_processing"],["variable","logic"]],["shift_nums",[[8,4],[8,26]],[[8,16],[8,26]],["tb_post_processing"],["variable","logic"]],["right_shift",[[9,4],[9,21]],[[9,10],[9,21]],["tb_post_processing"],["variable","logic"]],["resultsign",[[10,4],[10,20]],[[10,10],[10,20]],["tb_post_processing"],["variable","logic"]],["current_exponent",[[11,4],[11,32]],[[11,16],[11,32]],["tb_post_processing"],["variable","logic"]],["quotient",[[12,4],[12,25]],[[12,17],[12,25]],["tb_post_processing"],["variable","logic"]],["dut",[[15,4],[22,5]],[[15,20],[15,23]],["tb_post_processing"],["instance","post_processing"]]]]]],["/home/shi/verilog/FP_32/DIV/post_processing.sv"]],null,0]],["/home/shi/verilog/SRT_Divider/tb_qst.sv",[[[[[["qds",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,0],[0,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,7],[0,10]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[0,26]]],[[["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["qds"],["port"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["qds"],["port","r_idx"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["qds"],["port","d_idx"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,18],[2,23]]],["qds"],["port","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,7],[3,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,19],[3,24]]],["qds"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,7],[4,26]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,18],[4,26]]],["qds"],["port","logic"]],["q",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,0],[6,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,12],[6,13]]],["qds"],["variable","logic"]],["neg",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,0],[7,10]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,7],[7,10]]],["qds"],["variable","logic"]],["ops_sign",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,0],[8,21]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,13],[8,21]]],["qds"],["variable","wire"]],["r_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,0],[9,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,13],[9,18]]],["qds"],["variable","wire"]],["d_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,0],[10,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,13],[10,18]]],["qds"],["variable","wire"]],["r_ge_0010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,5],[11,14]]],["qds"],["variable","wire"]],["r_ge_0011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,16],[11,25]]],["qds"],["variable","r_ge_0010"]],["r_ge_0110",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,27],[11,36]]],["qds"],["variable","r_ge_0011"]],["r_ge_0111",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,38],[11,47]]],["qds"],["variable","r_ge_0110"]],["r_ge_1000",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,58]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,49],[11,58]]],["qds"],["variable","r_ge_0111"]],["r_ge_1001",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,5],[12,14]]],["qds"],["variable","r_ge_1000"]],["r_ge_1010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,16],[12,25]]],["qds"],["variable","r_ge_1001"]],["r_ge_1011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,27],[12,36]]],["qds"],["variable","r_ge_1010"]],["r_ge_1100",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,38],[12,47]]],["qds"],["variable","r_ge_1011"]],["r_ge_1101",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,57]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,48],[12,57]]],["qds"],["variable","r_ge_1100"]],["q0",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,9]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,7],[13,9]]],["qds"],["variable","logic"]],["q2",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,11],[13,13]]],["qds"],["variable","q0"]],["quotient_temp",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,0],[85,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,12],[85,25]]],["qds"],["variable","logic"]]]]],[[["tb_qst",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[36,9]],[[["r_idx",[[4,0],[4,17]],[[4,12],[4,17]],["tb_qst"],["variable","logic"]],["d_idx",[[5,0],[5,17]],[[5,12],[5,17]],["tb_qst"],["variable","logic"]],["quotient",[[6,0],[6,19]],[[6,11],[6,19]],["tb_qst"],["variable","logic"]],["qst",[[8,0],[8,32]],[[8,4],[8,7]],["tb_qst"],["instance","qds"]]]]]],["/home/shi/verilog/FP_32/DIV/quo_sel_tab.sv"]],null,0]],["/home/shi/verilog/SRT_Divider/tb_SRT_driver_prototype.sv",[[[[[["qds",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,0],[0,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,7],[0,10]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[1,99]]],[[["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,12],[0,17]]],["qds"],["port"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,19],[0,24]]],["qds"],["port","r_idx"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[0,26],[0,34]]],["qds"],["port","d_idx"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,6],[2,23]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[2,18],[2,23]]],["qds"],["port","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,7],[3,24]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[3,19],[3,24]]],["qds"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,7],[4,26]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[4,18],[4,26]]],["qds"],["port","logic"]],["q",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,0],[6,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[6,12],[6,13]]],["qds"],["variable","logic"]],["neg",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,0],[7,10]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[7,7],[7,10]]],["qds"],["variable","logic"]],["ops_sign",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,0],[8,21]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[8,13],[8,21]]],["qds"],["variable","wire"]],["r_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,0],[9,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[9,13],[9,18]]],["qds"],["variable","wire"]],["d_ori",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,0],[10,18]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[10,13],[10,18]]],["qds"],["variable","wire"]],["r_ge_0010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,5],[11,14]]],["qds"],["variable","wire"]],["r_ge_0011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,16],[11,25]]],["qds"],["variable","r_ge_0010"]],["r_ge_0110",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,27],[11,36]]],["qds"],["variable","r_ge_0011"]],["r_ge_0111",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,38],[11,47]]],["qds"],["variable","r_ge_0110"]],["r_ge_1000",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[11,58]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,49],[11,58]]],["qds"],["variable","r_ge_0111"]],["r_ge_1001",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,14]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,5],[12,14]]],["qds"],["variable","r_ge_1000"]],["r_ge_1010",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,16],[12,25]]],["qds"],["variable","r_ge_1001"]],["r_ge_1011",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,27],[12,36]]],["qds"],["variable","r_ge_1010"]],["r_ge_1100",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,47]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,38],[12,47]]],["qds"],["variable","r_ge_1011"]],["r_ge_1101",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[11,0],[12,57]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[12,48],[12,57]]],["qds"],["variable","r_ge_1100"]],["q0",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,9]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,7],[13,9]]],["qds"],["variable","logic"]],["q2",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,0],[13,13]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[13,11],[13,13]]],["qds"],["variable","q0"]],["quotient_temp",["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,0],[85,25]]],["file:///home/shi/verilog/FP_32/DIV/quo_sel_tab.sv",[[85,12],[85,25]]],["qds"],["variable","logic"]]]]],[[["fp_div_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,0],[9,2]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[5,7],[5,17]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[35,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,4],[6,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[6,31],[6,39]]],["fp_div_exp"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,4],[7,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[7,31],[7,38]]],["fp_div_exp"],["port","logic"]],["result_exp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,4],[8,43]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[8,33],[8,43]]],["fp_div_exp"],["port","logic"]],["exp_dividend",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,39]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,27],[11,39]]],["fp_div_exp"],["variable","logic"]],["exp_divisor",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,4],[11,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[11,41],[11,52]]],["fp_div_exp"],["variable","exp_dividend"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,4],[16,38]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[16,25],[16,38]]],["fp_div_exp"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,37]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,25],[17,37]]],["fp_div_exp"],["variable","logic"]],["divisor_comple",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,4],[17,52]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[17,38],[17,52]]],["fp_div_exp"],["variable","divisor_sign"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,14]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,10],[22,14]]],["fp_div_exp"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,4],[22,20]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[22,15],[22,20]]],["fp_div_exp"],["variable","cout"]],["result_tmp",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,35]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,25],[23,35]]],["fp_div_exp"],["variable","logic"]],["result_tmp2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,4],[23,47]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[23,36],[23,47]]],["fp_div_exp"],["variable","result_tmp"]],["adder",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,4],[24,67]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[24,16],[24,21]]],["fp_div_exp"],["instance","adder_width"]],["extra_bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,4],[25,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[25,24],[25,34]]],["fp_div_exp"],["variable","logic"]],["bias",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,4],[27,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[27,25],[27,29]]],["fp_div_exp"],["variable","logic"]],["adder2",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,4],[30,57]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[30,16],[30,22]]],["fp_div_exp"],["instance","adder_width"]]]]],[[["adder_width",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,0],[36,34]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,7],[36,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[1,14]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,20],[36,21]]],["adder_width"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,27],[37,29]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,28],[37,29]]],["adder_width"],["port","a"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,24],[36,27]]],["adder_width"],["port","b"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[36,28],[36,32]]],["adder_width"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,6],[37,27]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[37,26],[37,27]]],["adder_width"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,7],[38,30]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[38,27],[38,30]]],["adder_width"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,7],[40,17]]],["file:///home/shi/verilog/FP_32/DIV/div_prepare_exponet.sv",[[40,13],[40,17]]],["adder_width"],["port","logic"]]]]],[[["div_normalizer",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,0],[2,157]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,7],[2,21]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[18,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,23],[2,31]]],["div_normalizer"],["port"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,28],[3,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,29],[3,36]]],["div_normalizer"],["port","dividend"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,40],[2,68]]],["div_normalizer"],["port","divisor"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,70],[2,97]]],["div_normalizer"],["port","dividend_mantissa_normalized"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,98],[2,114]]],["div_normalizer"],["port","divisor_mantissa_normalized"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,115],[2,126]]],["div_normalizer"],["port","current_exponent"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,127],[2,141]]],["div_normalizer"],["port","result_sign"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[2,142],[2,155]]],["div_normalizer"],["port","dividend_shift"]],["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,6],[3,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[3,20],[3,28]]],["div_normalizer"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,7],[5,48]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[5,20],[5,48]]],["div_normalizer"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,7],[6,47]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[6,20],[6,47]]],["div_normalizer"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,7],[8,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[8,18],[8,34]]],["div_normalizer"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,7],[9,24]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[9,13],[9,24]]],["div_normalizer"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,7],[10,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[10,19],[10,33]]],["div_normalizer"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,7],[11,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[11,19],[11,32]]],["div_normalizer"],["port","logic"]],["mfm",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,0],[13,141]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[13,20],[13,23]]],["div_normalizer"],["instance","man_float_normalize"]],["exp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,0],[14,50]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[14,11],[14,14]]],["div_normalizer"],["instance","fp_div_exp"]]]]],[[["man_float_normalize",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,0],[27,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[19,7],[19,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[58,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,4],[20,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[20,23],[20,31]]],["man_float_normalize"],["port","logic"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,4],[21,30]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[21,23],[21,30]]],["man_float_normalize"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,4],[22,52]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[22,24],[22,52]]],["man_float_normalize"],["port","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,4],[23,51]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[23,24],[23,51]]],["man_float_normalize"],["port","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,4],[24,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[24,23],[24,37]]],["man_float_normalize"],["port","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,4],[25,36]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[25,23],[25,36]]],["man_float_normalize"],["port","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,4],[26,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[26,17],[26,28]]],["man_float_normalize"],["port","logic"]],["dividend_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,4],[28,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[28,16],[28,33]]],["man_float_normalize"],["variable","logic"]],["divisor_exponent",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,4],[29,32]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[29,16],[29,32]]],["man_float_normalize"],["variable","logic"]],["dividend_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,23]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,10],[32,23]]],["man_float_normalize"],["variable","logic"]],["divisor_sign",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,4],[32,37]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[32,25],[32,37]]],["man_float_normalize"],["variable","dividend_sign"]],["dividend_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,4],[33,34]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[33,17],[33,34]]],["man_float_normalize"],["variable","logic"]],["divisor_mantissa",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,4],[34,33]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[34,17],[34,33]]],["man_float_normalize"],["variable","logic"]],["dividend_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,29]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,17],[44,29]]],["man_float_normalize"],["variable","logic"]],["divisor_tmp",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,4],[44,42]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[44,31],[44,42]]],["man_float_normalize"],["variable","dividend_tmp"]],["mng",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,4],[51,78]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[51,16],[51,19]]],["man_float_normalize"],["instance","m_n_gen_div"]],["mng2",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,4],[52,76]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[52,16],[52,20]]],["man_float_normalize"],["instance","m_n_gen_div"]]]]],[[["m_n_gen_div",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,0],[63,2]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[59,7],[59,18]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[5,13]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,4],[60,27]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[60,23],[60,27]]],["m_n_gen_div"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,4],[61,31]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[61,24],[61,31]]],["m_n_gen_div"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,4],[62,28]]],["file:///home/shi/verilog/FP_32/DIV/div_normalization.sv",[[62,23],[62,28]]],["m_n_gen_div"],["port","logic"]]]]],[[["div_post_processing",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,0],[8,6]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[0,7],[0,26]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[29,0]]],[[["result",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,4],[1,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[1,23],[1,29]]],["div_post_processing"],["port","logic"]],["shift_nums",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,4],[2,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[2,21],[2,31]]],["div_post_processing"],["port","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,4],[3,23]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[3,16],[3,23]]],["div_post_processing"],["port","logic"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,4],[4,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[4,16],[4,27]]],["div_post_processing"],["port","logic"]],["resultsign",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,4],[5,26]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[5,16],[5,26]]],["div_post_processing"],["port","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,4],[6,38]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[6,22],[6,38]]],["div_post_processing"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,4],[7,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[7,23],[7,31]]],["div_post_processing"],["port","logic"]],["result_temp",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,4],[10,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[10,17],[10,28]]],["div_post_processing"],["variable","logic"]],["exponent_addend",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,4],[13,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[13,16],[13,31]]],["div_post_processing"],["variable","logic"]],["result_shifted",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,4],[14,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[14,17],[14,31]]],["div_post_processing"],["variable","logic"]],["mngen",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,4],[16,64]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[16,14],[16,19]]],["div_post_processing"],["instance","m_n_gen_2"]],["exponent_final",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,4],[17,29]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[17,15],[17,29]]],["div_post_processing"],["variable","logic"]],["addend_copmplement",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,4],[19,34]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[19,16],[19,34]]],["div_post_processing"],["variable","logic"]]]]],[[["m_n_gen_2",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[30,0],[34,2]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[30,7],[30,16]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[6,33]]],[[["data",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[31,4],[31,27]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[31,23],[31,27]]],["m_n_gen_2"],["port","logic"]],["outdata",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[32,4],[32,31]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[32,24],[32,31]]],["m_n_gen_2"],["port","logic"]],["shift",["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[33,4],[33,28]]],["file:///home/shi/verilog/FP_32/DIV/div_post_processing.sv",[[33,23],[33,28]]],["m_n_gen_2"],["port","logic"]]]]],[[["SRT_divider_FP32",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,0],[10,67]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,7],[10,23]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[121,0]]],[[["dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,25],[10,33]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,25],[10,33]]],["SRT_divider_FP32"],["port"]],["divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,28],[12,36]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,29],[12,36]]],["SRT_divider_FP32"],["port","dividend"]],["clk",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,42],[10,45]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,42],[10,45]]],["SRT_divider_FP32"],["port","divisor"]],["rst",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,15],[13,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,16],[13,19]]],["SRT_divider_FP32"],["port","clk"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,50],[10,58]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,50],[10,58]]],["SRT_divider_FP32"],["port","rst"]],["flag_w",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,59],[10,65]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[10,59],[10,65]]],["SRT_divider_FP32"],["port","quotient"]],["dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,6],[12,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[12,20],[12,28]]],["SRT_divider_FP32"],["port","logic"]],["clk",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,6],[13,15]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[13,12],[13,15]]],["SRT_divider_FP32"],["port","logic"]],["quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[16,7],[16,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[16,20],[16,28]]],["SRT_divider_FP32"],["port","logic"]],["flag_w",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[17,7],[17,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[17,18],[17,24]]],["SRT_divider_FP32"],["port","logic"]],["dividend_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[20,0],[20,41]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[20,13],[20,41]]],["SRT_divider_FP32"],["variable","logic"]],["divisor_mantissa_normalized",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[21,0],[21,40]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[21,13],[21,40]]],["SRT_divider_FP32"],["variable","logic"]],["current_exponent",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[23,0],[23,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[23,11],[23,27]]],["SRT_divider_FP32"],["variable","logic"]],["result_sign",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[24,0],[24,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[24,6],[24,17]]],["SRT_divider_FP32"],["variable","logic"]],["dividend_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[25,0],[25,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[25,12],[25,26]]],["SRT_divider_FP32"],["variable","logic"]],["divisor_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[26,0],[26,25]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[26,12],[26,25]]],["SRT_divider_FP32"],["variable","logic"]],["final_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,12],[29,23]]],["SRT_divider_FP32"],["variable","logic"]],["compl_divisor_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,43]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,24],[29,43]]],["SRT_divider_FP32"],["variable","final_shift"]],["compl_dividend_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,0],[29,64]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[29,44],[29,64]]],["SRT_divider_FP32"],["variable","compl_divisor_shift"]],["right_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[33,0],[33,61]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[33,6],[33,17]]],["SRT_divider_FP32"],["variable","logic"]],["norm",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[35,0],[35,154]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[35,15],[35,19]]],["SRT_divider_FP32"],["instance","div_normalizer"]],["current_dividend",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[37,0],[37,28]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[37,12],[37,28]]],["SRT_divider_FP32"],["variable","logic"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[38,0],[38,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[38,12],[38,27]]],["SRT_divider_FP32"],["variable","logic"]],["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[39,0],[39,29]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[39,12],[39,29]]],["SRT_divider_FP32"],["variable","logic"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[40,0],[40,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[40,13],[40,24]]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,12],[41,26]]],["SRT_divider_FP32"],["variable","logic"]],["next_remainder_p",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,44]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,28],[41,44]]],["SRT_divider_FP32"],["variable","next_remainder"]],["next_remainder_n",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,62]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,46],[41,62]]],["SRT_divider_FP32"],["variable","next_remainder_p"]],["next_remainder_before_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,0],[41,90]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[41,63],[41,90]]],["SRT_divider_FP32"],["variable","next_remainder_n"]],["r_idx",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[45,0],[45,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[45,12],[45,17]]],["SRT_divider_FP32"],["variable","logic"]],["d_idx",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[46,0],[46,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[46,12],[46,17]]],["SRT_divider_FP32"],["variable","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[47,0],[47,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[47,11],[47,23]]],["SRT_divider_FP32"],["variable","logic"]],["Q_pos",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,0],[50,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,13],[50,18]]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,0],[50,24]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[50,19],[50,24]]],["SRT_divider_FP32"],["variable","Q_pos"]],["Q_pos_next",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,0],[51,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,13],[51,23]]],["SRT_divider_FP32"],["variable","logic"]],["Q_neg_next",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,0],[51,35]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[51,25],[51,35]]],["SRT_divider_FP32"],["variable","Q_pos_next"]],["flag",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[52,0],[52,16]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[52,12],[52,16]]],["SRT_divider_FP32"],["variable","logic"]],["flag_1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[53,0],[53,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[53,11],[53,17]]],["SRT_divider_FP32"],["variable","logic"]],["q_selelct_table",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[75,0],[75,49]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[75,5],[75,20]]],["SRT_divider_FP32"],["instance","qds"]],["qd_gen1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[76,0],[76,57]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[76,7],[76,14]]],["SRT_divider_FP32"],["instance","qd_gen"]],["next_remainder_gen1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[78,0],[78,98]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[78,19],[78,38]]],["SRT_divider_FP32"],["instance","next_remainder_gen"]],["q_rounding",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[82,0],[82,22]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[82,12],[82,22]]],["SRT_divider_FP32"],["variable","logic"]],["guard",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[90,0],[90,11]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[90,6],[90,11]]],["SRT_divider_FP32"],["variable","logic"]],["round",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[91,0],[91,11]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[91,6],[91,11]]],["SRT_divider_FP32"],["variable","logic"]],["sticky",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[92,0],[92,12]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[92,6],[92,12]]],["SRT_divider_FP32"],["variable","logic"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[93,0],[93,13]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[93,6],[93,13]]],["SRT_divider_FP32"],["variable","logic"]],["rounding_grs_1",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[98,0],[98,79]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[98,13],[98,27]]],["SRT_divider_FP32"],["instance","rounding_grs"]],["result_before_ieee",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[101,0],[101,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[101,12],[101,30]]],["SRT_divider_FP32"],["variable","logic"]],["dut",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[105,0],[113,5]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[105,20],[105,23]]],["SRT_divider_FP32"],["instance","div_post_processing"]]]]],[[["adder_26",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,0],[122,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,7],[122,15]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[131,0]]],[[["a",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,16],[122,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,16],[122,17]]],["adder_26"],["port"]],["b",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,20],[123,22]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,21],[123,22]]],["adder_26"],["port","a"]],["cin",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,20],[122,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,20],[122,23]]],["adder_26"],["port","b"]],["sum",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,24],[122,27]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,24],[122,27]]],["adder_26"],["port","cin"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,28],[122,32]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[122,28],[122,32]]],["adder_26"],["port","sum"]],["a",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,6],[123,20]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[123,19],[123,20]]],["adder_26"],["port","logic"]],["cin",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[124,6],[124,15]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[124,12],[124,15]]],["adder_26"],["port","logic"]],["sum",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[125,7],[125,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[125,20],[125,23]]],["adder_26"],["port","logic"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[126,7],[126,17]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[126,13],[126,17]]],["adder_26"],["port","logic"]]]]],[[["next_remainder_gen",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,0],[132,86]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,7],[132,25]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[144,0]]],[[["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,27],[132,44]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,27],[132,44]]],["next_remainder_gen"],["port"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,36],[133,48]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,37],[133,48]]],["next_remainder_gen"],["port","current_remainder"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,57],[132,71]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,57],[132,71]]],["next_remainder_gen"],["port","current_q_d"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,72],[132,84]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[132,72],[132,84]]],["next_remainder_gen"],["port","next_remainder"]],["current_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,6],[133,36]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[133,19],[133,36]]],["next_remainder_gen"],["port","logic"]],["next_remainder",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[134,7],[134,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[134,20],[134,34]]],["next_remainder_gen"],["port","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[135,6],[135,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[135,18],[135,30]]],["next_remainder_gen"],["port","logic"]],["next_remainder_p",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,0],[136,29]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,13],[136,29]]],["next_remainder_gen"],["variable","logic"]],["next_remainder_n",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,0],[136,46]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[136,30],[136,46]]],["next_remainder_gen"],["variable","next_remainder_p"]],["cout",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,0],[137,10]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,6],[137,10]]],["next_remainder_gen"],["variable","logic"]],["cout2",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,0],[137,16]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[137,11],[137,16]]],["next_remainder_gen"],["variable","cout"]],["next_remainder_before_shift",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[138,0],[138,40]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[138,13],[138,40]]],["next_remainder_gen"],["variable","logic"]],["adder_pos",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[139,0],[139,77]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[139,9],[139,18]]],["next_remainder_gen"],["instance","adder_26"]],["adder_neg",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[140,0],[140,79]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[140,9],[140,18]]],["next_remainder_gen"],["instance","adder_26"]]]]],[[["qd_gen",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,0],[145,57]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,7],[145,13]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[155,0]]],[[["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,15],[145,26]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,15],[145,26]]],["qd_gen"],["port"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,27],[145,39]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,27],[145,39]]],["qd_gen"],["port","current_q_d"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,40],[145,55]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[145,40],[145,55]]],["qd_gen"],["port","mid_quotient"]],["current_divisor",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[146,6],[146,34]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[146,19],[146,34]]],["qd_gen"],["port","logic"]],["mid_quotient",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[147,6],[147,30]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[147,18],[147,30]]],["qd_gen"],["port","logic"]],["current_q_d",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[148,7],[148,31]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[148,20],[148,31]]],["qd_gen"],["port","logic"]]]]],[[["rounding_grs",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[156,0],[163,2]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[156,7],[156,19]]],[],["module"]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[0,32]]],[[["man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[157,2],[157,23]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[157,20],[157,23]]],["rounding_grs"],["port","wire"]],["guard",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[158,2],[158,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[158,13],[158,18]]],["rounding_grs"],["port","wire"]],["round",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[159,2],[159,18]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[159,13],[159,18]]],["rounding_grs"],["port","wire"]],["sticky",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[160,2],[160,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[160,13],[160,19]]],["rounding_grs"],["port","wire"]],["rounded_man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[161,2],[161,32]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[161,21],[161,32]]],["rounding_grs"],["port","wire"]],["exp_add",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[162,2],[162,21]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[162,14],[162,21]]],["rounding_grs"],["port","wire"]],["halfway",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[164,2],[164,43]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[164,7],[164,14]]],["rounding_grs"],["variable","wire"]],["lsb",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[165,2],[165,19]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[165,7],[165,10]]],["rounding_grs"],["variable","wire"]],["increment",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[167,2],[167,52]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[167,7],[167,16]]],["rounding_grs"],["variable","wire"]],["new_man",["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[169,2],[169,35]]],["file:///home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv",[[169,14],[169,21]]],["rounding_grs"],["variable","wire"]]]]],[[["tb_SRT_divider_FP32",[[3,0],[3,29]],[[3,7],[3,26]],[],["module"]],[53,9]],[[["dividend",[[6,4],[6,25]],[[6,17],[6,25]],["tb_SRT_divider_FP32"],["variable","logic"]],["divisor",[[6,4],[6,34]],[[6,27],[6,34]],["tb_SRT_divider_FP32"],["variable","dividend"]],["clk",[[7,4],[7,13]],[[7,10],[7,13]],["tb_SRT_divider_FP32"],["variable","logic"]],["rst",[[7,4],[7,18]],[[7,15],[7,18]],["tb_SRT_divider_FP32"],["variable","clk"]],["result",[[8,4],[8,23]],[[8,17],[8,23]],["tb_SRT_divider_FP32"],["variable","logic"]],["uut",[[11,4],[17,5]],[[11,21],[11,24]],["tb_SRT_divider_FP32"],["instance","SRT_divider_FP32"]]]]]],["/home/shi/verilog/FP_32/DIV/SRT_divider_FP32.sv"]],null,0]],["/home/shi/verilog/TMUL/__wallace_tree_multiplier.sv",[[[[[["partial_products",[[150,0],[154,2]],[[150,7],[150,23]],[],["module"]],[169,0]],[[["a",[[151,1],[151,14]],[[151,13],[151,14]],["partial_products"],["port","input"]],["b",[[152,1],[152,14]],[[152,13],[152,14]],["partial_products"],["port","input"]],["p_prods",[[153,1],[153,31]],[[153,24],[153,31]],["partial_products"],["port","reg"]],["i",[[156,1],[156,10]],[[156,9],[156,10]],["partial_products"],["variable","integer"]]]]],[[["wallace_tree_32x32",[[170,0],[170,43]],[[170,7],[170,25]],[],["module"]],[316,9]],[[["a",[[171,6],[171,14]],[[171,13],[171,14]],["wallace_tree_32x32"],["port"]],["b",[[170,30],[170,31]],[[170,30],[170,31]],["wallace_tree_32x32"],["port","a"]],["out1",[[170,32],[170,36]],[[170,32],[170,36]],["wallace_tree_32x32"],["port","b"]],["out2",[[173,18],[173,23]],[[173,19],[173,23]],["wallace_tree_32x32"],["port","out1"]],["b",[[172,6],[172,14]],[[172,13],[172,14]],["wallace_tree_32x32"],["port"]],["out1",[[173,7],[173,18]],[[173,14],[173,18]],["wallace_tree_32x32"],["port"]],["p_prods",[[174,0],[174,24]],[[174,17],[174,24]],["wallace_tree_32x32"],["variable","wire"]],["pp",[[175,0],[175,35]],[[175,17],[175,19]],["wallace_tree_32x32"],["instance","partial_products"]],["u_l11",[[187,0],[187,17]],[[187,12],[187,17]],["wallace_tree_32x32"],["variable","wire"]],["v_l11",[[187,0],[187,24]],[[187,19],[187,24]],["wallace_tree_32x32"],["variable","u_l11"]],["u_l12",[[187,0],[187,31]],[[187,26],[187,31]],["wallace_tree_32x32"],["variable","v_l11"]],["v_l12",[[187,0],[187,38]],[[187,33],[187,38]],["wallace_tree_32x32"],["variable","u_l12"]],["u_l13",[[187,0],[187,45]],[[187,40],[187,45]],["wallace_tree_32x32"],["variable","v_l12"]],["v_l13",[[187,0],[187,52]],[[187,47],[187,52]],["wallace_tree_32x32"],["variable","u_l13"]],["u_l14",[[187,0],[187,59]],[[187,54],[187,59]],["wallace_tree_32x32"],["variable","v_l13"]],["v_l14",[[187,0],[187,66]],[[187,61],[187,66]],["wallace_tree_32x32"],["variable","u_l14"]],["u_l15",[[187,0],[187,73]],[[187,68],[187,73]],["wallace_tree_32x32"],["variable","v_l14"]],["v_l15",[[187,0],[187,80]],[[187,75],[187,80]],["wallace_tree_32x32"],["variable","u_l15"]],["u_l16",[[187,0],[187,87]],[[187,82],[187,87]],["wallace_tree_32x32"],["variable","v_l15"]],["v_l16",[[187,0],[187,94]],[[187,89],[187,94]],["wallace_tree_32x32"],["variable","u_l16"]],["u_l17",[[187,0],[187,101]],[[187,96],[187,101]],["wallace_tree_32x32"],["variable","v_l16"]],["v_l17",[[187,0],[187,108]],[[187,103],[187,108]],["wallace_tree_32x32"],["variable","u_l17"]],["u_l18",[[187,0],[187,115]],[[187,110],[187,115]],["wallace_tree_32x32"],["variable","v_l17"]],["v_l18",[[187,0],[187,122]],[[187,117],[187,122]],["wallace_tree_32x32"],["variable","u_l18"]],["u_l19",[[187,0],[187,129]],[[187,124],[187,129]],["wallace_tree_32x32"],["variable","v_l18"]],["v_l19",[[187,0],[187,136]],[[187,131],[187,136]],["wallace_tree_32x32"],["variable","u_l19"]],["u_l110",[[187,0],[187,144]],[[187,138],[187,144]],["wallace_tree_32x32"],["variable","v_l19"]],["v_l110",[[187,0],[187,152]],[[187,146],[187,152]],["wallace_tree_32x32"],["variable","u_l110"]],["u_l21",[[188,0],[188,17]],[[188,12],[188,17]],["wallace_tree_32x32"],["variable","wire"]],["v_l21",[[188,0],[188,24]],[[188,19],[188,24]],["wallace_tree_32x32"],["variable","u_l21"]],["u_l22",[[188,0],[188,31]],[[188,26],[188,31]],["wallace_tree_32x32"],["variable","v_l21"]],["v_l22",[[188,0],[188,38]],[[188,33],[188,38]],["wallace_tree_32x32"],["variable","u_l22"]],["u_l23",[[188,0],[188,45]],[[188,40],[188,45]],["wallace_tree_32x32"],["variable","v_l22"]],["v_l23",[[188,0],[188,52]],[[188,47],[188,52]],["wallace_tree_32x32"],["variable","u_l23"]],["u_l24",[[188,0],[188,59]],[[188,54],[188,59]],["wallace_tree_32x32"],["variable","v_l23"]],["v_l24",[[188,0],[188,66]],[[188,61],[188,66]],["wallace_tree_32x32"],["variable","u_l24"]],["u_l25",[[188,0],[188,73]],[[188,68],[188,73]],["wallace_tree_32x32"],["variable","v_l24"]],["v_l25",[[188,0],[188,80]],[[188,75],[188,80]],["wallace_tree_32x32"],["variable","u_l25"]],["u_l26",[[188,0],[188,87]],[[188,82],[188,87]],["wallace_tree_32x32"],["variable","v_l25"]],["v_l26",[[188,0],[188,94]],[[188,89],[188,94]],["wallace_tree_32x32"],["variable","u_l26"]],["u_l27",[[188,0],[188,101]],[[188,96],[188,101]],["wallace_tree_32x32"],["variable","v_l26"]],["v_l27",[[188,0],[188,108]],[[188,103],[188,108]],["wallace_tree_32x32"],["variable","u_l27"]],["u_l31",[[189,0],[189,17]],[[189,12],[189,17]],["wallace_tree_32x32"],["variable","wire"]],["v_l31",[[189,0],[189,24]],[[189,19],[189,24]],["wallace_tree_32x32"],["variable","u_l31"]],["u_l32",[[189,0],[189,31]],[[189,26],[189,31]],["wallace_tree_32x32"],["variable","v_l31"]],["v_l32",[[189,0],[189,38]],[[189,33],[189,38]],["wallace_tree_32x32"],["variable","u_l32"]],["u_l33",[[189,0],[189,45]],[[189,40],[189,45]],["wallace_tree_32x32"],["variable","v_l32"]],["v_l33",[[189,0],[189,52]],[[189,47],[189,52]],["wallace_tree_32x32"],["variable","u_l33"]],["u_l34",[[189,0],[189,59]],[[189,54],[189,59]],["wallace_tree_32x32"],["variable","v_l33"]],["v_l34",[[189,0],[189,66]],[[189,61],[189,66]],["wallace_tree_32x32"],["variable","u_l34"]],["u_l35",[[189,0],[189,73]],[[189,68],[189,73]],["wallace_tree_32x32"],["variable","v_l34"]],["v_l35",[[189,0],[189,80]],[[189,75],[189,80]],["wallace_tree_32x32"],["variable","u_l35"]],["u_l41",[[190,0],[190,17]],[[190,12],[190,17]],["wallace_tree_32x32"],["variable","wire"]],["v_l41",[[190,0],[190,24]],[[190,19],[190,24]],["wallace_tree_32x32"],["variable","u_l41"]],["u_l42",[[190,0],[190,31]],[[190,26],[190,31]],["wallace_tree_32x32"],["variable","v_l41"]],["v_l42",[[190,0],[190,38]],[[190,33],[190,38]],["wallace_tree_32x32"],["variable","u_l42"]],["u_l43",[[190,0],[190,45]],[[190,40],[190,45]],["wallace_tree_32x32"],["variable","v_l42"]],["v_l43",[[190,0],[190,52]],[[190,47],[190,52]],["wallace_tree_32x32"],["variable","u_l43"]],["u_l51",[[191,0],[191,17]],[[191,12],[191,17]],["wallace_tree_32x32"],["variable","wire"]],["v_l51",[[191,0],[191,24]],[[191,19],[191,24]],["wallace_tree_32x32"],["variable","u_l51"]],["u_l52",[[191,0],[191,31]],[[191,26],[191,31]],["wallace_tree_32x32"],["variable","v_l51"]],["v_l52",[[191,0],[191,38]],[[191,33],[191,38]],["wallace_tree_32x32"],["variable","u_l52"]],["u_l61",[[192,0],[192,17]],[[192,12],[192,17]],["wallace_tree_32x32"],["variable","wire"]],["v_l61",[[192,0],[192,24]],[[192,19],[192,24]],["wallace_tree_32x32"],["variable","u_l61"]],["u_l71",[[193,0],[193,17]],[[193,12],[193,17]],["wallace_tree_32x32"],["variable","wire"]],["v_l71",[[193,0],[193,24]],[[193,19],[193,24]],["wallace_tree_32x32"],["variable","u_l71"]],["u_l81",[[194,0],[194,17]],[[194,12],[194,17]],["wallace_tree_32x32"],["variable","wire"]],["v_l81",[[194,0],[194,24]],[[194,19],[194,24]],["wallace_tree_32x32"],["variable","u_l81"]],["result_l11",[[195,0],[195,73]],[[195,13],[195,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l12",[[199,0],[199,73]],[[199,13],[199,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l13",[[203,0],[203,73]],[[203,13],[203,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l14",[[207,0],[207,75]],[[207,13],[207,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l15",[[211,0],[211,76]],[[211,13],[211,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l16",[[215,0],[215,76]],[[215,13],[215,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l17",[[219,0],[219,76]],[[219,13],[219,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l18",[[223,0],[223,76]],[[223,13],[223,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l19",[[227,0],[227,76]],[[227,13],[227,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l110",[[231,0],[231,77]],[[231,13],[231,24]],["wallace_tree_32x32"],["variable","wire"]],["result_l21",[[235,0],[235,58]],[[235,13],[235,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l22",[[239,0],[239,58]],[[239,13],[239,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l23",[[243,0],[243,58]],[[243,13],[243,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l24",[[247,0],[247,58]],[[247,13],[247,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l25",[[251,0],[251,58]],[[251,13],[251,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l26",[[255,0],[255,58]],[[255,13],[255,23]],["wallace_tree_32x32"],["variable","wire"]],["result_l27",[[259,0],[259,66]],[[259,13],[259,23]],["wallace_tree_32x32"],["variable","wire"]],["l31_result",[[263,0],[263,58]],[[263,13],[263,23]],["wallace_tree_32x32"],["variable","wire"]],["l32_result",[[267,0],[267,58]],[[267,13],[267,23]],["wallace_tree_32x32"],["variable","wire"]],["l33_result",[[271,0],[271,58]],[[271,13],[271,23]],["wallace_tree_32x32"],["variable","wire"]],["l34_result",[[275,0],[275,58]],[[275,13],[275,23]],["wallace_tree_32x32"],["variable","wire"]],["l35_result",[[279,0],[279,64]],[[279,13],[279,23]],["wallace_tree_32x32"],["variable","wire"]],["l41_result",[[283,0],[283,58]],[[283,13],[283,23]],["wallace_tree_32x32"],["variable","wire"]],["l42_result",[[287,0],[287,58]],[[287,13],[287,23]],["wallace_tree_32x32"],["variable","wire"]],["l43_result",[[291,0],[291,58]],[[291,13],[291,23]],["wallace_tree_32x32"],["variable","wire"]],["l51_result",[[295,0],[295,58]],[[295,13],[295,23]],["wallace_tree_32x32"],["variable","wire"]],["l52_result",[[299,0],[299,58]],[[299,13],[299,23]],["wallace_tree_32x32"],["variable","wire"]],["l61_result",[[303,0],[303,58]],[[303,13],[303,23]],["wallace_tree_32x32"],["variable","wire"]],["l71_result",[[307,0],[307,58]],[[307,13],[307,23]],["wallace_tree_32x32"],["variable","wire"]],["l81_result",[[311,0],[311,58]],[[311,13],[311,23]],["wallace_tree_32x32"],["variable","wire"]]],[],[[[["FA_function",[[177,0],[177,59]],[[177,17],[177,28]],["wallace_tree_32x32"],["function"]],[183,10]],[[["x",[[177,30],[177,38]],[[177,37],[177,38]],["wallace_tree_32x32","FA_function"],["port"]],["y",[[177,40],[177,48]],[[177,47],[177,48]],["wallace_tree_32x32","FA_function"],["port","x"]],["z",[[177,50],[177,58]],[[177,57],[177,58]],["wallace_tree_32x32","FA_function"],["port","y"]],["result",[[178,4],[178,22]],[[178,16],[178,22]],["wallace_tree_32x32","FA_function"],["variable","reg"]]]]]]]]]],null,0]],["/home/shi/verilog/TMUL/booth_radix_8_32bit_encoder.sv",[[[[[["booth4_radix_8_32bit_encoder",[[0,0],[0,67]],[[0,7],[0,35]],[],["module"]],[58,0]],[[["data",[[1,6],[1,17]],[[1,13],[1,17]],["booth4_radix_8_32bit_encoder"],["port"]],["segment",[[0,42],[0,49]],[[0,42],[0,49]],["booth4_radix_8_32bit_encoder"],["port","data"]],["partial_product",[[0,50],[0,65]],[[0,50],[0,65]],["booth4_radix_8_32bit_encoder"],["port","segment"]],["partial_product",[[3,7],[3,29]],[[3,14],[3,29]],["booth4_radix_8_32bit_encoder"],["port"]],["segment",[[4,6],[4,19]],[[4,12],[4,19]],["booth4_radix_8_32bit_encoder"],["port"]],["cout1",[[5,0],[5,10]],[[5,5],[5,10]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["tmp_1001",[[6,0],[6,20]],[[6,12],[6,20]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["tmp_1002",[[7,0],[7,20]],[[7,12],[7,20]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_101",[[8,0],[8,31]],[[8,12],[8,31]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u0",[[9,0],[9,78]],[[9,12],[9,14]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_110",[[10,0],[10,31]],[[10,12],[10,31]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u1",[[11,0],[11,78]],[[11,12],[11,14]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1000",[[12,0],[12,32]],[[12,12],[12,32]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_1001",[[17,0],[17,32]],[[17,12],[17,32]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u3",[[18,0],[18,70]],[[18,12],[18,14]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1002",[[21,0],[21,32]],[[21,12],[21,32]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u4",[[22,0],[22,70]],[[22,12],[22,14]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1011",[[24,0],[24,31]],[[24,11],[24,31]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_1100",[[28,0],[28,31]],[[28,11],[28,31]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_1101",[[32,0],[32,31]],[[32,11],[32,31]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_1110",[[36,0],[36,32]],[[36,12],[36,32]],["booth4_radix_8_32bit_encoder"],["variable","wire"]]]]],[[["adder_64bit",[[59,0],[59,38]],[[59,7],[59,18]],[],["module"]],[67,8]],[[["a",[[60,6],[60,14]],[[60,13],[60,14]],["adder_64bit"],["port"]],["b",[[60,14],[60,16]],[[60,15],[60,16]],["adder_64bit"],["port","a"]],["cin",[[59,24],[59,27]],[[59,24],[59,27]],["adder_64bit"],["port","b"]],["sum",[[59,28],[59,31]],[[59,28],[59,31]],["adder_64bit"],["port","cin"]],["cout",[[59,32],[59,36]],[[59,32],[59,36]],["adder_64bit"],["port","sum"]],["cin",[[61,6],[61,9]],[[61,6],[61,9]],["adder_64bit"],["port"]],["sum",[[62,7],[62,17]],[[62,14],[62,17]],["adder_64bit"],["port"]],["cout",[[63,7],[63,11]],[[63,7],[63,11]],["adder_64bit"],["port"]]]]]]],null,0]],["/home/shi/verilog/TMUL/tb_TMUL.sv",[[[[[["TMUL_32_8mul8",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[1,0],[1,37]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[1,7],[1,20]]],[],["module"]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[1,0]]],[[["a",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[1,22],[1,23]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[1,22],[1,23]]],["TMUL_32_8mul8"],["port"]],["b",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[1,24],[1,25]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[1,24],[1,25]]],["TMUL_32_8mul8"],["port","a"]],["c",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[1,26],[1,27]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[1,26],[1,27]]],["TMUL_32_8mul8"],["port","b"]],["clk",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[1,28],[1,31]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[1,28],[1,31]]],["TMUL_32_8mul8"],["port","c"]],["rst",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[5,9],[5,13]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[5,10],[5,13]]],["TMUL_32_8mul8"],["port","clk"]],["a",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[3,6],[3,26]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[3,19],[3,20]]],["TMUL_32_8mul8"],["port","logic"]],["b",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[4,6],[4,27]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[4,20],[4,21]]],["TMUL_32_8mul8"],["port","logic"]],["clk",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[5,6],[5,9]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[5,6],[5,9]]],["TMUL_32_8mul8"],["port"]],["c",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[6,7],[6,21]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[6,14],[6,15]]],["TMUL_32_8mul8"],["port"]],["tmp_level0",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[8,0],[8,28]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[8,12],[8,22]]],["TMUL_32_8mul8"],["variable","wire"]],["mnarray",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[9,0],[9,35]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[9,21],[9,28]]],["TMUL_32_8mul8"],["typedef","logic"]],["level_0_0",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[28,0],[28,65]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[28,10],[28,19]]],["TMUL_32_8mul8"],["instance","FMA_32_64"]],["level_0_1",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[29,0],[29,66]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[29,10],[29,19]]],["TMUL_32_8mul8"],["instance","FMA_32_64"]],["level_0_2",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[30,0],[30,66]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[30,10],[30,19]]],["TMUL_32_8mul8"],["instance","FMA_32_64"]],["level_0_3",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[31,0],[31,67]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[31,10],[31,19]]],["TMUL_32_8mul8"],["instance","FMA_32_64"]],["level_0_4",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[32,0],[32,68]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[32,10],[32,19]]],["TMUL_32_8mul8"],["instance","FMA_32_64"]],["level_0_5",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[33,0],[33,68]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[33,10],[33,19]]],["TMUL_32_8mul8"],["instance","FMA_32_64"]],["level_0_6",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[34,0],[34,68]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[34,10],[34,19]]],["TMUL_32_8mul8"],["instance","FMA_32_64"]],["level_0_7",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[35,0],[35,68]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[35,10],[35,19]]],["TMUL_32_8mul8"],["instance","FMA_32_64"]],["tmp_level1",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[37,0],[37,28]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[37,12],[37,22]]],["TMUL_32_8mul8"],["variable","wire"]],["level_1_0",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[39,0],[39,74]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[39,11],[39,20]]],["TMUL_32_8mul8"],["instance","FMA_32_128"]],["level_1_1",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[40,0],[40,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[40,11],[40,20]]],["TMUL_32_8mul8"],["instance","FMA_32_128"]],["level_1_2",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[41,0],[41,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[41,11],[41,20]]],["TMUL_32_8mul8"],["instance","FMA_32_128"]],["level_1_3",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[42,0],[42,76]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[42,11],[42,20]]],["TMUL_32_8mul8"],["instance","FMA_32_128"]],["level_1_4",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[43,0],[43,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[43,11],[43,20]]],["TMUL_32_8mul8"],["instance","FMA_32_128"]],["level_1_5",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[44,0],[44,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[44,11],[44,20]]],["TMUL_32_8mul8"],["instance","FMA_32_128"]],["level_1_6",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[45,0],[45,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[45,11],[45,20]]],["TMUL_32_8mul8"],["instance","FMA_32_128"]],["level_1_7",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[46,0],[46,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[46,11],[46,20]]],["TMUL_32_8mul8"],["instance","FMA_32_128"]],["tmp_level2",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[48,0],[48,28]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[48,12],[48,22]]],["TMUL_32_8mul8"],["variable","wire"]],["level_2_0",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[50,0],[50,74]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[50,11],[50,20]]],["TMUL_32_8mul8"],["instance","FMA_32_192"]],["level_2_1",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[51,0],[51,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[51,11],[51,20]]],["TMUL_32_8mul8"],["instance","FMA_32_192"]],["level_2_2",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[52,0],[52,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[52,11],[52,20]]],["TMUL_32_8mul8"],["instance","FMA_32_192"]],["level_2_3",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[53,0],[53,76]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[53,11],[53,20]]],["TMUL_32_8mul8"],["instance","FMA_32_192"]],["level_2_4",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[54,0],[54,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[54,11],[54,20]]],["TMUL_32_8mul8"],["instance","FMA_32_192"]],["level_2_5",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[55,0],[55,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[55,11],[55,20]]],["TMUL_32_8mul8"],["instance","FMA_32_192"]],["level_2_6",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[56,0],[56,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[56,11],[56,20]]],["TMUL_32_8mul8"],["instance","FMA_32_192"]],["level_2_7",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[57,0],[57,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[57,11],[57,20]]],["TMUL_32_8mul8"],["instance","FMA_32_192"]],["tmp_level3",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[59,0],[59,28]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[59,12],[59,22]]],["TMUL_32_8mul8"],["variable","wire"]],["level_3_0",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[61,0],[61,74]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[61,11],[61,20]]],["TMUL_32_8mul8"],["instance","FMA_32_256"]],["level_3_1",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[62,0],[62,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[62,11],[62,20]]],["TMUL_32_8mul8"],["instance","FMA_32_256"]],["level_3_2",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[63,0],[63,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[63,11],[63,20]]],["TMUL_32_8mul8"],["instance","FMA_32_256"]],["level_3_3",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[64,0],[64,76]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[64,11],[64,20]]],["TMUL_32_8mul8"],["instance","FMA_32_256"]],["level_3_4",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[65,0],[65,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[65,11],[65,20]]],["TMUL_32_8mul8"],["instance","FMA_32_256"]],["level_3_5",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[66,0],[66,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[66,11],[66,20]]],["TMUL_32_8mul8"],["instance","FMA_32_256"]],["level_3_6",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[67,0],[67,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[67,11],[67,20]]],["TMUL_32_8mul8"],["instance","FMA_32_256"]],["level_3_7",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[68,0],[68,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[68,11],[68,20]]],["TMUL_32_8mul8"],["instance","FMA_32_256"]],["tmp_level4",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[70,0],[70,28]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[70,12],[70,22]]],["TMUL_32_8mul8"],["variable","wire"]],["level_4_0",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[72,0],[72,74]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[72,11],[72,20]]],["TMUL_32_8mul8"],["instance","FMA_32_320"]],["level_4_1",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[73,0],[73,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[73,11],[73,20]]],["TMUL_32_8mul8"],["instance","FMA_32_320"]],["level_4_2",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[74,0],[74,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[74,11],[74,20]]],["TMUL_32_8mul8"],["instance","FMA_32_320"]],["level_4_3",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[75,0],[75,76]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[75,11],[75,20]]],["TMUL_32_8mul8"],["instance","FMA_32_320"]],["level_4_4",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[76,0],[76,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[76,11],[76,20]]],["TMUL_32_8mul8"],["instance","FMA_32_320"]],["level_4_5",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[77,0],[77,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[77,11],[77,20]]],["TMUL_32_8mul8"],["instance","FMA_32_320"]],["level_4_6",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[78,0],[78,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[78,11],[78,20]]],["TMUL_32_8mul8"],["instance","FMA_32_320"]],["level_4_7",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[79,0],[79,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[79,11],[79,20]]],["TMUL_32_8mul8"],["instance","FMA_32_320"]],["tmp_level5",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[81,0],[81,28]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[81,12],[81,22]]],["TMUL_32_8mul8"],["variable","wire"]],["level_5_0",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[83,0],[83,74]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[83,11],[83,20]]],["TMUL_32_8mul8"],["instance","FMA_32_384"]],["level_5_1",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[84,0],[84,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[84,11],[84,20]]],["TMUL_32_8mul8"],["instance","FMA_32_384"]],["level_5_2",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[85,0],[85,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[85,11],[85,20]]],["TMUL_32_8mul8"],["instance","FMA_32_384"]],["level_5_3",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[86,0],[86,76]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[86,11],[86,20]]],["TMUL_32_8mul8"],["instance","FMA_32_384"]],["level_5_4",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[87,0],[87,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[87,11],[87,20]]],["TMUL_32_8mul8"],["instance","FMA_32_384"]],["level_5_5",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[88,0],[88,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[88,11],[88,20]]],["TMUL_32_8mul8"],["instance","FMA_32_384"]],["level_5_6",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[89,0],[89,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[89,11],[89,20]]],["TMUL_32_8mul8"],["instance","FMA_32_384"]],["level_5_7",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[90,0],[90,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[90,11],[90,20]]],["TMUL_32_8mul8"],["instance","FMA_32_384"]],["tmp_level6",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[92,0],[92,28]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[92,12],[92,22]]],["TMUL_32_8mul8"],["variable","wire"]],["level_6_0",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[94,0],[94,74]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[94,11],[94,20]]],["TMUL_32_8mul8"],["instance","FMA_32_448"]],["level_6_1",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[95,0],[95,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[95,11],[95,20]]],["TMUL_32_8mul8"],["instance","FMA_32_448"]],["level_6_2",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[96,0],[96,75]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[96,11],[96,20]]],["TMUL_32_8mul8"],["instance","FMA_32_448"]],["level_6_3",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[97,0],[97,76]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[97,11],[97,20]]],["TMUL_32_8mul8"],["instance","FMA_32_448"]],["level_6_4",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[98,0],[98,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[98,11],[98,20]]],["TMUL_32_8mul8"],["instance","FMA_32_448"]],["level_6_5",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[99,0],[99,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[99,11],[99,20]]],["TMUL_32_8mul8"],["instance","FMA_32_448"]],["level_6_6",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[100,0],[100,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[100,11],[100,20]]],["TMUL_32_8mul8"],["instance","FMA_32_448"]],["level_6_7",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[101,0],[101,77]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[101,11],[101,20]]],["TMUL_32_8mul8"],["instance","FMA_32_448"]],["level_7_0",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[103,0],[103,65]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[103,11],[103,20]]],["TMUL_32_8mul8"],["instance","FMA_32_512"]],["level_7_1",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[104,0],[104,66]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[104,11],[104,20]]],["TMUL_32_8mul8"],["instance","FMA_32_512"]],["level_7_2",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[105,0],[105,66]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[105,11],[105,20]]],["TMUL_32_8mul8"],["instance","FMA_32_512"]],["level_7_3",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[106,0],[106,67]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[106,11],[106,20]]],["TMUL_32_8mul8"],["instance","FMA_32_512"]],["level_7_4",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[107,0],[107,68]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[107,11],[107,20]]],["TMUL_32_8mul8"],["instance","FMA_32_512"]],["level_7_5",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[108,0],[108,68]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[108,11],[108,20]]],["TMUL_32_8mul8"],["instance","FMA_32_512"]],["level_7_6",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[109,0],[109,68]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[109,11],[109,20]]],["TMUL_32_8mul8"],["instance","FMA_32_512"]],["level_7_7",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[110,0],[110,68]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[110,11],[110,20]]],["TMUL_32_8mul8"],["instance","FMA_32_512"]]],[],[[[["transport_array",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[11,0],[11,53]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[11,17],[11,32]]],["TMUL_32_8mul8"],["function"]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[24,10]]],[[["data",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[11,34],[11,52]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[11,48],[11,52]]],["TMUL_32_8mul8","transport_array"],["port","mnarray"]],["output_tmp",["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[12,0],[12,18]]],["file:///home/shi/verilog/TMUL/TMUL_dff.sv",[[12,8],[12,18]]],["TMUL_32_8mul8","transport_array"],["variable","mnarray"]]]]]]]],[[["wal_mul_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[122,9]],[[["a",[[4,0],[4,18]],[[4,11],[4,12]],["wal_mul_tb"],["variable","reg"]],["b",[[5,0],[5,25]],[[5,13],[5,14]],["wal_mul_tb"],["variable","logic"]],["clk",[[6,0],[6,7]],[[6,4],[6,7]],["wal_mul_tb"],["variable","reg"]],["rst",[[6,0],[6,12]],[[6,9],[6,12]],["wal_mul_tb"],["variable","clk"]],["c",[[7,0],[7,19]],[[7,12],[7,13]],["wal_mul_tb"],["variable","wire"]],["i",[[8,0],[8,9]],[[8,8],[8,9]],["wal_mul_tb"],["variable","integer"]],["j",[[8,0],[8,12]],[[8,11],[8,12]],["wal_mul_tb"],["variable","i"]],["k",[[8,0],[8,15]],[[8,14],[8,15]],["wal_mul_tb"],["variable","j"]],["m",[[8,0],[8,17]],[[8,16],[8,17]],["wal_mul_tb"],["variable","k"]],["tmp_b",[[9,0],[9,25]],[[9,14],[9,19]],["wal_mul_tb"],["variable","logic"]],["TMUL_32_8mul8_u0",[[75,0],[75,52]],[[75,14],[75,30]],["wal_mul_tb"],["instance","TMUL_32_8mul8"]]]]]],["/home/shi/verilog/TMUL/TMUL_dff.sv"]],null,0]],["/home/shi/verilog/TMUL/TMUL_dff_HCA.sv",[[[[[["TMUL_dff_HCA",[[1,0],[1,36]],[[1,7],[1,19]],[],["module"]],[113,8]],[[["a",[[1,21],[1,22]],[[1,21],[1,22]],["TMUL_dff_HCA"],["port"]],["b",[[1,23],[1,24]],[[1,23],[1,24]],["TMUL_dff_HCA"],["port","a"]],["c",[[1,25],[1,26]],[[1,25],[1,26]],["TMUL_dff_HCA"],["port","b"]],["clk",[[1,27],[1,30]],[[1,27],[1,30]],["TMUL_dff_HCA"],["port","c"]],["rst",[[5,9],[5,13]],[[5,10],[5,13]],["TMUL_dff_HCA"],["port","clk"]],["a",[[3,6],[3,26]],[[3,19],[3,20]],["TMUL_dff_HCA"],["port","logic"]],["b",[[4,6],[4,27]],[[4,20],[4,21]],["TMUL_dff_HCA"],["port","logic"]],["clk",[[5,6],[5,9]],[[5,6],[5,9]],["TMUL_dff_HCA"],["port"]],["c",[[6,7],[6,21]],[[6,14],[6,15]],["TMUL_dff_HCA"],["port"]],["tmp_level0",[[8,0],[8,28]],[[8,12],[8,22]],["TMUL_dff_HCA"],["variable","wire"]],["mnarray",[[9,0],[9,35]],[[9,21],[9,28]],["TMUL_dff_HCA"],["typedef","logic"]],["level_0_0",[[28,0],[28,65]],[[28,10],[28,19]],["TMUL_dff_HCA"],["instance","FMA_32_64"]],["level_0_1",[[29,0],[29,66]],[[29,10],[29,19]],["TMUL_dff_HCA"],["instance","FMA_32_64"]],["level_0_2",[[30,0],[30,66]],[[30,10],[30,19]],["TMUL_dff_HCA"],["instance","FMA_32_64"]],["level_0_3",[[31,0],[31,67]],[[31,10],[31,19]],["TMUL_dff_HCA"],["instance","FMA_32_64"]],["level_0_4",[[32,0],[32,68]],[[32,10],[32,19]],["TMUL_dff_HCA"],["instance","FMA_32_64"]],["level_0_5",[[33,0],[33,68]],[[33,10],[33,19]],["TMUL_dff_HCA"],["instance","FMA_32_64"]],["level_0_6",[[34,0],[34,68]],[[34,10],[34,19]],["TMUL_dff_HCA"],["instance","FMA_32_64"]],["level_0_7",[[35,0],[35,68]],[[35,10],[35,19]],["TMUL_dff_HCA"],["instance","FMA_32_64"]],["tmp_level1",[[37,0],[37,28]],[[37,12],[37,22]],["TMUL_dff_HCA"],["variable","wire"]],["level_1_0",[[39,0],[39,74]],[[39,11],[39,20]],["TMUL_dff_HCA"],["instance","FMA_32_128"]],["level_1_1",[[40,0],[40,75]],[[40,11],[40,20]],["TMUL_dff_HCA"],["instance","FMA_32_128"]],["level_1_2",[[41,0],[41,75]],[[41,11],[41,20]],["TMUL_dff_HCA"],["instance","FMA_32_128"]],["level_1_3",[[42,0],[42,76]],[[42,11],[42,20]],["TMUL_dff_HCA"],["instance","FMA_32_128"]],["level_1_4",[[43,0],[43,77]],[[43,11],[43,20]],["TMUL_dff_HCA"],["instance","FMA_32_128"]],["level_1_5",[[44,0],[44,77]],[[44,11],[44,20]],["TMUL_dff_HCA"],["instance","FMA_32_128"]],["level_1_6",[[45,0],[45,77]],[[45,11],[45,20]],["TMUL_dff_HCA"],["instance","FMA_32_128"]],["level_1_7",[[46,0],[46,77]],[[46,11],[46,20]],["TMUL_dff_HCA"],["instance","FMA_32_128"]],["tmp_level2",[[48,0],[48,28]],[[48,12],[48,22]],["TMUL_dff_HCA"],["variable","wire"]],["level_2_0",[[50,0],[50,74]],[[50,11],[50,20]],["TMUL_dff_HCA"],["instance","FMA_32_192"]],["level_2_1",[[51,0],[51,75]],[[51,11],[51,20]],["TMUL_dff_HCA"],["instance","FMA_32_192"]],["level_2_2",[[52,0],[52,75]],[[52,11],[52,20]],["TMUL_dff_HCA"],["instance","FMA_32_192"]],["level_2_3",[[53,0],[53,76]],[[53,11],[53,20]],["TMUL_dff_HCA"],["instance","FMA_32_192"]],["level_2_4",[[54,0],[54,77]],[[54,11],[54,20]],["TMUL_dff_HCA"],["instance","FMA_32_192"]],["level_2_5",[[55,0],[55,77]],[[55,11],[55,20]],["TMUL_dff_HCA"],["instance","FMA_32_192"]],["level_2_6",[[56,0],[56,77]],[[56,11],[56,20]],["TMUL_dff_HCA"],["instance","FMA_32_192"]],["level_2_7",[[57,0],[57,77]],[[57,11],[57,20]],["TMUL_dff_HCA"],["instance","FMA_32_192"]],["tmp_level3",[[59,0],[59,28]],[[59,12],[59,22]],["TMUL_dff_HCA"],["variable","wire"]],["level_3_0",[[61,0],[61,74]],[[61,11],[61,20]],["TMUL_dff_HCA"],["instance","FMA_32_256"]],["level_3_1",[[62,0],[62,75]],[[62,11],[62,20]],["TMUL_dff_HCA"],["instance","FMA_32_256"]],["level_3_2",[[63,0],[63,75]],[[63,11],[63,20]],["TMUL_dff_HCA"],["instance","FMA_32_256"]],["level_3_3",[[64,0],[64,76]],[[64,11],[64,20]],["TMUL_dff_HCA"],["instance","FMA_32_256"]],["level_3_4",[[65,0],[65,77]],[[65,11],[65,20]],["TMUL_dff_HCA"],["instance","FMA_32_256"]],["level_3_5",[[66,0],[66,77]],[[66,11],[66,20]],["TMUL_dff_HCA"],["instance","FMA_32_256"]],["level_3_6",[[67,0],[67,77]],[[67,11],[67,20]],["TMUL_dff_HCA"],["instance","FMA_32_256"]],["level_3_7",[[68,0],[68,77]],[[68,11],[68,20]],["TMUL_dff_HCA"],["instance","FMA_32_256"]],["tmp_level4",[[70,0],[70,28]],[[70,12],[70,22]],["TMUL_dff_HCA"],["variable","wire"]],["level_4_0",[[72,0],[72,74]],[[72,11],[72,20]],["TMUL_dff_HCA"],["instance","FMA_32_320"]],["level_4_1",[[73,0],[73,75]],[[73,11],[73,20]],["TMUL_dff_HCA"],["instance","FMA_32_320"]],["level_4_2",[[74,0],[74,75]],[[74,11],[74,20]],["TMUL_dff_HCA"],["instance","FMA_32_320"]],["level_4_3",[[75,0],[75,76]],[[75,11],[75,20]],["TMUL_dff_HCA"],["instance","FMA_32_320"]],["level_4_4",[[76,0],[76,77]],[[76,11],[76,20]],["TMUL_dff_HCA"],["instance","FMA_32_320"]],["level_4_5",[[77,0],[77,77]],[[77,11],[77,20]],["TMUL_dff_HCA"],["instance","FMA_32_320"]],["level_4_6",[[78,0],[78,77]],[[78,11],[78,20]],["TMUL_dff_HCA"],["instance","FMA_32_320"]],["level_4_7",[[79,0],[79,77]],[[79,11],[79,20]],["TMUL_dff_HCA"],["instance","FMA_32_320"]],["tmp_level5",[[81,0],[81,28]],[[81,12],[81,22]],["TMUL_dff_HCA"],["variable","wire"]],["level_5_0",[[83,0],[83,74]],[[83,11],[83,20]],["TMUL_dff_HCA"],["instance","FMA_32_384"]],["level_5_1",[[84,0],[84,75]],[[84,11],[84,20]],["TMUL_dff_HCA"],["instance","FMA_32_384"]],["level_5_2",[[85,0],[85,75]],[[85,11],[85,20]],["TMUL_dff_HCA"],["instance","FMA_32_384"]],["level_5_3",[[86,0],[86,76]],[[86,11],[86,20]],["TMUL_dff_HCA"],["instance","FMA_32_384"]],["level_5_4",[[87,0],[87,77]],[[87,11],[87,20]],["TMUL_dff_HCA"],["instance","FMA_32_384"]],["level_5_5",[[88,0],[88,77]],[[88,11],[88,20]],["TMUL_dff_HCA"],["instance","FMA_32_384"]],["level_5_6",[[89,0],[89,77]],[[89,11],[89,20]],["TMUL_dff_HCA"],["instance","FMA_32_384"]],["level_5_7",[[90,0],[90,77]],[[90,11],[90,20]],["TMUL_dff_HCA"],["instance","FMA_32_384"]],["tmp_level6",[[92,0],[92,28]],[[92,12],[92,22]],["TMUL_dff_HCA"],["variable","wire"]],["level_6_0",[[94,0],[94,74]],[[94,11],[94,20]],["TMUL_dff_HCA"],["instance","FMA_32_448"]],["level_6_1",[[95,0],[95,75]],[[95,11],[95,20]],["TMUL_dff_HCA"],["instance","FMA_32_448"]],["level_6_2",[[96,0],[96,75]],[[96,11],[96,20]],["TMUL_dff_HCA"],["instance","FMA_32_448"]],["level_6_3",[[97,0],[97,76]],[[97,11],[97,20]],["TMUL_dff_HCA"],["instance","FMA_32_448"]],["level_6_4",[[98,0],[98,77]],[[98,11],[98,20]],["TMUL_dff_HCA"],["instance","FMA_32_448"]],["level_6_5",[[99,0],[99,77]],[[99,11],[99,20]],["TMUL_dff_HCA"],["instance","FMA_32_448"]],["level_6_6",[[100,0],[100,77]],[[100,11],[100,20]],["TMUL_dff_HCA"],["instance","FMA_32_448"]],["level_6_7",[[101,0],[101,77]],[[101,11],[101,20]],["TMUL_dff_HCA"],["instance","FMA_32_448"]],["level_7_0",[[103,0],[103,65]],[[103,11],[103,20]],["TMUL_dff_HCA"],["instance","FMA_32_512"]],["level_7_1",[[104,0],[104,66]],[[104,11],[104,20]],["TMUL_dff_HCA"],["instance","FMA_32_512"]],["level_7_2",[[105,0],[105,66]],[[105,11],[105,20]],["TMUL_dff_HCA"],["instance","FMA_32_512"]],["level_7_3",[[106,0],[106,67]],[[106,11],[106,20]],["TMUL_dff_HCA"],["instance","FMA_32_512"]],["level_7_4",[[107,0],[107,68]],[[107,11],[107,20]],["TMUL_dff_HCA"],["instance","FMA_32_512"]],["level_7_5",[[108,0],[108,68]],[[108,11],[108,20]],["TMUL_dff_HCA"],["instance","FMA_32_512"]],["level_7_6",[[109,0],[109,68]],[[109,11],[109,20]],["TMUL_dff_HCA"],["instance","FMA_32_512"]],["level_7_7",[[110,0],[110,68]],[[110,11],[110,20]],["TMUL_dff_HCA"],["instance","FMA_32_512"]]],[],[[[["transport_array",[[11,0],[11,53]],[[11,17],[11,32]],["TMUL_dff_HCA"],["function"]],[24,10]],[[["data",[[11,34],[11,52]],[[11,48],[11,52]],["TMUL_dff_HCA","transport_array"],["port","mnarray"]],["output_tmp",[[12,0],[12,18]],[[12,8],[12,18]],["TMUL_dff_HCA","transport_array"],["variable","mnarray"]]]]]]]]]],null,0]],["/home/shi/verilog/TMUL/TMUL_dff_index4_fanout2.sv",[[[[[["TMUL_dff_index4_fanout2",[[1,0],[1,47]],[[1,7],[1,30]],[],["module"]],[113,8]],[[["a",[[1,32],[1,33]],[[1,32],[1,33]],["TMUL_dff_index4_fanout2"],["port"]],["b",[[1,34],[1,35]],[[1,34],[1,35]],["TMUL_dff_index4_fanout2"],["port","a"]],["c",[[1,36],[1,37]],[[1,36],[1,37]],["TMUL_dff_index4_fanout2"],["port","b"]],["clk",[[1,38],[1,41]],[[1,38],[1,41]],["TMUL_dff_index4_fanout2"],["port","c"]],["rst",[[5,9],[5,13]],[[5,10],[5,13]],["TMUL_dff_index4_fanout2"],["port","clk"]],["a",[[3,6],[3,26]],[[3,19],[3,20]],["TMUL_dff_index4_fanout2"],["port","logic"]],["b",[[4,6],[4,27]],[[4,20],[4,21]],["TMUL_dff_index4_fanout2"],["port","logic"]],["clk",[[5,6],[5,9]],[[5,6],[5,9]],["TMUL_dff_index4_fanout2"],["port"]],["c",[[6,7],[6,21]],[[6,14],[6,15]],["TMUL_dff_index4_fanout2"],["port"]],["tmp_level0",[[8,0],[8,28]],[[8,12],[8,22]],["TMUL_dff_index4_fanout2"],["variable","wire"]],["mnarray",[[9,0],[9,35]],[[9,21],[9,28]],["TMUL_dff_index4_fanout2"],["typedef","logic"]],["level_0_0",[[28,0],[28,65]],[[28,10],[28,19]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_64"]],["level_0_1",[[29,0],[29,66]],[[29,10],[29,19]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_64"]],["level_0_2",[[30,0],[30,66]],[[30,10],[30,19]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_64"]],["level_0_3",[[31,0],[31,67]],[[31,10],[31,19]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_64"]],["level_0_4",[[32,0],[32,68]],[[32,10],[32,19]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_64"]],["level_0_5",[[33,0],[33,68]],[[33,10],[33,19]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_64"]],["level_0_6",[[34,0],[34,68]],[[34,10],[34,19]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_64"]],["level_0_7",[[35,0],[35,68]],[[35,10],[35,19]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_64"]],["tmp_level1",[[37,0],[37,28]],[[37,12],[37,22]],["TMUL_dff_index4_fanout2"],["variable","wire"]],["level_1_0",[[39,0],[39,74]],[[39,11],[39,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_128"]],["level_1_1",[[40,0],[40,75]],[[40,11],[40,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_128"]],["level_1_2",[[41,0],[41,75]],[[41,11],[41,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_128"]],["level_1_3",[[42,0],[42,76]],[[42,11],[42,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_128"]],["level_1_4",[[43,0],[43,77]],[[43,11],[43,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_128"]],["level_1_5",[[44,0],[44,77]],[[44,11],[44,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_128"]],["level_1_6",[[45,0],[45,77]],[[45,11],[45,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_128"]],["level_1_7",[[46,0],[46,77]],[[46,11],[46,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_128"]],["tmp_level2",[[48,0],[48,28]],[[48,12],[48,22]],["TMUL_dff_index4_fanout2"],["variable","wire"]],["level_2_0",[[50,0],[50,74]],[[50,11],[50,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_192"]],["level_2_1",[[51,0],[51,75]],[[51,11],[51,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_192"]],["level_2_2",[[52,0],[52,75]],[[52,11],[52,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_192"]],["level_2_3",[[53,0],[53,76]],[[53,11],[53,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_192"]],["level_2_4",[[54,0],[54,77]],[[54,11],[54,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_192"]],["level_2_5",[[55,0],[55,77]],[[55,11],[55,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_192"]],["level_2_6",[[56,0],[56,77]],[[56,11],[56,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_192"]],["level_2_7",[[57,0],[57,77]],[[57,11],[57,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_192"]],["tmp_level3",[[59,0],[59,28]],[[59,12],[59,22]],["TMUL_dff_index4_fanout2"],["variable","wire"]],["level_3_0",[[61,0],[61,74]],[[61,11],[61,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_256"]],["level_3_1",[[62,0],[62,75]],[[62,11],[62,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_256"]],["level_3_2",[[63,0],[63,75]],[[63,11],[63,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_256"]],["level_3_3",[[64,0],[64,76]],[[64,11],[64,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_256"]],["level_3_4",[[65,0],[65,77]],[[65,11],[65,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_256"]],["level_3_5",[[66,0],[66,77]],[[66,11],[66,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_256"]],["level_3_6",[[67,0],[67,77]],[[67,11],[67,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_256"]],["level_3_7",[[68,0],[68,77]],[[68,11],[68,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_256"]],["tmp_level4",[[70,0],[70,28]],[[70,12],[70,22]],["TMUL_dff_index4_fanout2"],["variable","wire"]],["level_4_0",[[72,0],[72,74]],[[72,11],[72,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_320"]],["level_4_1",[[73,0],[73,75]],[[73,11],[73,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_320"]],["level_4_2",[[74,0],[74,75]],[[74,11],[74,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_320"]],["level_4_3",[[75,0],[75,76]],[[75,11],[75,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_320"]],["level_4_4",[[76,0],[76,77]],[[76,11],[76,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_320"]],["level_4_5",[[77,0],[77,77]],[[77,11],[77,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_320"]],["level_4_6",[[78,0],[78,77]],[[78,11],[78,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_320"]],["level_4_7",[[79,0],[79,77]],[[79,11],[79,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_320"]],["tmp_level5",[[81,0],[81,28]],[[81,12],[81,22]],["TMUL_dff_index4_fanout2"],["variable","wire"]],["level_5_0",[[83,0],[83,74]],[[83,11],[83,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_384"]],["level_5_1",[[84,0],[84,75]],[[84,11],[84,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_384"]],["level_5_2",[[85,0],[85,75]],[[85,11],[85,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_384"]],["level_5_3",[[86,0],[86,76]],[[86,11],[86,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_384"]],["level_5_4",[[87,0],[87,77]],[[87,11],[87,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_384"]],["level_5_5",[[88,0],[88,77]],[[88,11],[88,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_384"]],["level_5_6",[[89,0],[89,77]],[[89,11],[89,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_384"]],["level_5_7",[[90,0],[90,77]],[[90,11],[90,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_384"]],["tmp_level6",[[92,0],[92,28]],[[92,12],[92,22]],["TMUL_dff_index4_fanout2"],["variable","wire"]],["level_6_0",[[94,0],[94,74]],[[94,11],[94,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_448"]],["level_6_1",[[95,0],[95,75]],[[95,11],[95,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_448"]],["level_6_2",[[96,0],[96,75]],[[96,11],[96,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_448"]],["level_6_3",[[97,0],[97,76]],[[97,11],[97,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_448"]],["level_6_4",[[98,0],[98,77]],[[98,11],[98,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_448"]],["level_6_5",[[99,0],[99,77]],[[99,11],[99,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_448"]],["level_6_6",[[100,0],[100,77]],[[100,11],[100,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_448"]],["level_6_7",[[101,0],[101,77]],[[101,11],[101,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_448"]],["level_7_0",[[103,0],[103,65]],[[103,11],[103,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_512"]],["level_7_1",[[104,0],[104,66]],[[104,11],[104,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_512"]],["level_7_2",[[105,0],[105,66]],[[105,11],[105,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_512"]],["level_7_3",[[106,0],[106,67]],[[106,11],[106,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_512"]],["level_7_4",[[107,0],[107,68]],[[107,11],[107,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_512"]],["level_7_5",[[108,0],[108,68]],[[108,11],[108,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_512"]],["level_7_6",[[109,0],[109,68]],[[109,11],[109,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_512"]],["level_7_7",[[110,0],[110,68]],[[110,11],[110,20]],["TMUL_dff_index4_fanout2"],["instance","FMA_32_512"]]],[],[[[["transport_array",[[11,0],[11,53]],[[11,17],[11,32]],["TMUL_dff_index4_fanout2"],["function"]],[24,10]],[[["data",[[11,34],[11,52]],[[11,48],[11,52]],["TMUL_dff_index4_fanout2","transport_array"],["port","mnarray"]],["output_tmp",[[12,0],[12,18]],[[12,8],[12,18]],["TMUL_dff_index4_fanout2","transport_array"],["variable","mnarray"]]]]]]]]]],null,0]],["/home/shi/verilog/TMUL/TMUL_dff_index4.sv",[[[[[["TMUL_32_8mul8_index4",[[1,0],[1,44]],[[1,7],[1,27]],[],["module"]],[113,8]],[[["a",[[1,29],[1,30]],[[1,29],[1,30]],["TMUL_32_8mul8_index4"],["port"]],["b",[[1,31],[1,32]],[[1,31],[1,32]],["TMUL_32_8mul8_index4"],["port","a"]],["c",[[1,33],[1,34]],[[1,33],[1,34]],["TMUL_32_8mul8_index4"],["port","b"]],["clk",[[1,35],[1,38]],[[1,35],[1,38]],["TMUL_32_8mul8_index4"],["port","c"]],["rst",[[5,9],[5,13]],[[5,10],[5,13]],["TMUL_32_8mul8_index4"],["port","clk"]],["a",[[3,6],[3,26]],[[3,19],[3,20]],["TMUL_32_8mul8_index4"],["port","logic"]],["b",[[4,6],[4,27]],[[4,20],[4,21]],["TMUL_32_8mul8_index4"],["port","logic"]],["clk",[[5,6],[5,9]],[[5,6],[5,9]],["TMUL_32_8mul8_index4"],["port"]],["c",[[6,7],[6,21]],[[6,14],[6,15]],["TMUL_32_8mul8_index4"],["port"]],["tmp_level0",[[8,0],[8,28]],[[8,12],[8,22]],["TMUL_32_8mul8_index4"],["variable","wire"]],["mnarray",[[9,0],[9,35]],[[9,21],[9,28]],["TMUL_32_8mul8_index4"],["typedef","logic"]],["level_0_0",[[28,0],[28,65]],[[28,10],[28,19]],["TMUL_32_8mul8_index4"],["instance","FMA_32_64"]],["level_0_1",[[29,0],[29,66]],[[29,10],[29,19]],["TMUL_32_8mul8_index4"],["instance","FMA_32_64"]],["level_0_2",[[30,0],[30,66]],[[30,10],[30,19]],["TMUL_32_8mul8_index4"],["instance","FMA_32_64"]],["level_0_3",[[31,0],[31,67]],[[31,10],[31,19]],["TMUL_32_8mul8_index4"],["instance","FMA_32_64"]],["level_0_4",[[32,0],[32,68]],[[32,10],[32,19]],["TMUL_32_8mul8_index4"],["instance","FMA_32_64"]],["level_0_5",[[33,0],[33,68]],[[33,10],[33,19]],["TMUL_32_8mul8_index4"],["instance","FMA_32_64"]],["level_0_6",[[34,0],[34,68]],[[34,10],[34,19]],["TMUL_32_8mul8_index4"],["instance","FMA_32_64"]],["level_0_7",[[35,0],[35,68]],[[35,10],[35,19]],["TMUL_32_8mul8_index4"],["instance","FMA_32_64"]],["tmp_level1",[[37,0],[37,28]],[[37,12],[37,22]],["TMUL_32_8mul8_index4"],["variable","wire"]],["level_1_0",[[39,0],[39,74]],[[39,11],[39,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_128"]],["level_1_1",[[40,0],[40,75]],[[40,11],[40,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_128"]],["level_1_2",[[41,0],[41,75]],[[41,11],[41,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_128"]],["level_1_3",[[42,0],[42,76]],[[42,11],[42,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_128"]],["level_1_4",[[43,0],[43,77]],[[43,11],[43,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_128"]],["level_1_5",[[44,0],[44,77]],[[44,11],[44,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_128"]],["level_1_6",[[45,0],[45,77]],[[45,11],[45,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_128"]],["level_1_7",[[46,0],[46,77]],[[46,11],[46,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_128"]],["tmp_level2",[[48,0],[48,28]],[[48,12],[48,22]],["TMUL_32_8mul8_index4"],["variable","wire"]],["level_2_0",[[50,0],[50,74]],[[50,11],[50,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_192"]],["level_2_1",[[51,0],[51,75]],[[51,11],[51,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_192"]],["level_2_2",[[52,0],[52,75]],[[52,11],[52,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_192"]],["level_2_3",[[53,0],[53,76]],[[53,11],[53,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_192"]],["level_2_4",[[54,0],[54,77]],[[54,11],[54,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_192"]],["level_2_5",[[55,0],[55,77]],[[55,11],[55,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_192"]],["level_2_6",[[56,0],[56,77]],[[56,11],[56,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_192"]],["level_2_7",[[57,0],[57,77]],[[57,11],[57,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_192"]],["tmp_level3",[[59,0],[59,28]],[[59,12],[59,22]],["TMUL_32_8mul8_index4"],["variable","wire"]],["level_3_0",[[61,0],[61,74]],[[61,11],[61,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_256"]],["level_3_1",[[62,0],[62,75]],[[62,11],[62,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_256"]],["level_3_2",[[63,0],[63,75]],[[63,11],[63,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_256"]],["level_3_3",[[64,0],[64,76]],[[64,11],[64,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_256"]],["level_3_4",[[65,0],[65,77]],[[65,11],[65,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_256"]],["level_3_5",[[66,0],[66,77]],[[66,11],[66,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_256"]],["level_3_6",[[67,0],[67,77]],[[67,11],[67,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_256"]],["level_3_7",[[68,0],[68,77]],[[68,11],[68,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_256"]],["tmp_level4",[[70,0],[70,28]],[[70,12],[70,22]],["TMUL_32_8mul8_index4"],["variable","wire"]],["level_4_0",[[72,0],[72,74]],[[72,11],[72,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_320"]],["level_4_1",[[73,0],[73,75]],[[73,11],[73,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_320"]],["level_4_2",[[74,0],[74,75]],[[74,11],[74,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_320"]],["level_4_3",[[75,0],[75,76]],[[75,11],[75,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_320"]],["level_4_4",[[76,0],[76,77]],[[76,11],[76,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_320"]],["level_4_5",[[77,0],[77,77]],[[77,11],[77,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_320"]],["level_4_6",[[78,0],[78,77]],[[78,11],[78,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_320"]],["level_4_7",[[79,0],[79,77]],[[79,11],[79,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_320"]],["tmp_level5",[[81,0],[81,28]],[[81,12],[81,22]],["TMUL_32_8mul8_index4"],["variable","wire"]],["level_5_0",[[83,0],[83,74]],[[83,11],[83,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_384"]],["level_5_1",[[84,0],[84,75]],[[84,11],[84,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_384"]],["level_5_2",[[85,0],[85,75]],[[85,11],[85,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_384"]],["level_5_3",[[86,0],[86,76]],[[86,11],[86,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_384"]],["level_5_4",[[87,0],[87,77]],[[87,11],[87,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_384"]],["level_5_5",[[88,0],[88,77]],[[88,11],[88,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_384"]],["level_5_6",[[89,0],[89,77]],[[89,11],[89,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_384"]],["level_5_7",[[90,0],[90,77]],[[90,11],[90,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_384"]],["tmp_level6",[[92,0],[92,28]],[[92,12],[92,22]],["TMUL_32_8mul8_index4"],["variable","wire"]],["level_6_0",[[94,0],[94,74]],[[94,11],[94,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_448"]],["level_6_1",[[95,0],[95,75]],[[95,11],[95,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_448"]],["level_6_2",[[96,0],[96,75]],[[96,11],[96,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_448"]],["level_6_3",[[97,0],[97,76]],[[97,11],[97,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_448"]],["level_6_4",[[98,0],[98,77]],[[98,11],[98,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_448"]],["level_6_5",[[99,0],[99,77]],[[99,11],[99,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_448"]],["level_6_6",[[100,0],[100,77]],[[100,11],[100,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_448"]],["level_6_7",[[101,0],[101,77]],[[101,11],[101,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_448"]],["level_7_0",[[103,0],[103,65]],[[103,11],[103,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_512"]],["level_7_1",[[104,0],[104,66]],[[104,11],[104,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_512"]],["level_7_2",[[105,0],[105,66]],[[105,11],[105,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_512"]],["level_7_3",[[106,0],[106,67]],[[106,11],[106,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_512"]],["level_7_4",[[107,0],[107,68]],[[107,11],[107,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_512"]],["level_7_5",[[108,0],[108,68]],[[108,11],[108,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_512"]],["level_7_6",[[109,0],[109,68]],[[109,11],[109,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_512"]],["level_7_7",[[110,0],[110,68]],[[110,11],[110,20]],["TMUL_32_8mul8_index4"],["instance","FMA_32_512"]]],[],[[[["transport_array",[[11,0],[11,53]],[[11,17],[11,32]],["TMUL_32_8mul8_index4"],["function"]],[24,10]],[[["data",[[11,34],[11,52]],[[11,48],[11,52]],["TMUL_32_8mul8_index4","transport_array"],["port","mnarray"]],["output_tmp",[[12,0],[12,18]],[[12,8],[12,18]],["TMUL_32_8mul8_index4","transport_array"],["variable","mnarray"]]]]]]]]]],null,0]],["/home/shi/verilog/TMUL/TMUL_dff.sv",[[null,[],null,null,[["/home/shi/verilog/TMUL/TMUL_dff.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/shi/verilog/TMUL/TMUL.sv",[[[[[["TMUL_32_8mul8",[[2,0],[2,37]],[[2,7],[2,20]],[],["module"]],[161,8]],[[["a",[[2,22],[2,23]],[[2,22],[2,23]],["TMUL_32_8mul8"],["port"]],["b",[[2,24],[2,25]],[[2,24],[2,25]],["TMUL_32_8mul8"],["port","a"]],["c",[[2,26],[2,27]],[[2,26],[2,27]],["TMUL_32_8mul8"],["port","b"]],["clk",[[2,28],[2,31]],[[2,28],[2,31]],["TMUL_32_8mul8"],["port","c"]],["rst",[[6,9],[6,13]],[[6,10],[6,13]],["TMUL_32_8mul8"],["port","clk"]],["a",[[4,6],[4,26]],[[4,19],[4,20]],["TMUL_32_8mul8"],["port","logic"]],["b",[[5,6],[5,27]],[[5,20],[5,21]],["TMUL_32_8mul8"],["port","logic"]],["clk",[[6,6],[6,9]],[[6,6],[6,9]],["TMUL_32_8mul8"],["port"]],["c",[[7,7],[7,25]],[[7,18],[7,19]],["TMUL_32_8mul8"],["port","reg"]],["tmp_level0",[[9,0],[9,28]],[[9,12],[9,22]],["TMUL_32_8mul8"],["variable","wire"]],["mnarray",[[10,0],[10,35]],[[10,21],[10,28]],["TMUL_32_8mul8"],["typedef","logic"]],["level_0_0",[[28,0],[28,54]],[[28,7],[28,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_0_1",[[29,0],[29,55]],[[29,7],[29,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_0_2",[[30,0],[30,55]],[[30,7],[30,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_0_3",[[31,0],[31,56]],[[31,7],[31,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_0_4",[[32,0],[32,57]],[[32,7],[32,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_0_5",[[33,0],[33,57]],[[33,7],[33,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_0_6",[[34,0],[34,57]],[[34,7],[34,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_0_7",[[35,0],[35,57]],[[35,7],[35,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["tmp_level1",[[37,0],[37,28]],[[37,12],[37,22]],["TMUL_32_8mul8"],["variable","wire"]],["result_from_level0",[[39,0],[39,35]],[[39,11],[39,29]],["TMUL_32_8mul8"],["variable","reg"]],["level_1_0",[[40,0],[40,70]],[[40,7],[40,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_1_1",[[41,0],[41,71]],[[41,7],[41,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_1_2",[[42,0],[42,71]],[[42,7],[42,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_1_3",[[43,0],[43,72]],[[43,7],[43,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_1_4",[[44,0],[44,73]],[[44,7],[44,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_1_5",[[45,0],[45,73]],[[45,7],[45,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_1_6",[[46,0],[46,73]],[[46,7],[46,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_1_7",[[47,0],[47,73]],[[47,7],[47,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["tmp_level2",[[49,0],[49,28]],[[49,12],[49,22]],["TMUL_32_8mul8"],["variable","wire"]],["result_from_level1",[[51,0],[51,35]],[[51,11],[51,29]],["TMUL_32_8mul8"],["variable","reg"]],["level_2_0",[[53,0],[53,70]],[[53,7],[53,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_2_1",[[54,0],[54,71]],[[54,7],[54,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_2_2",[[55,0],[55,71]],[[55,7],[55,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_2_3",[[56,0],[56,72]],[[56,7],[56,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_2_4",[[57,0],[57,73]],[[57,7],[57,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_2_5",[[58,0],[58,73]],[[58,7],[58,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_2_6",[[59,0],[59,73]],[[59,7],[59,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_2_7",[[60,0],[60,73]],[[60,7],[60,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["tmp_level3",[[62,0],[62,28]],[[62,12],[62,22]],["TMUL_32_8mul8"],["variable","wire"]],["result_from_level2",[[64,0],[64,35]],[[64,11],[64,29]],["TMUL_32_8mul8"],["variable","reg"]],["level_3_0",[[66,0],[66,70]],[[66,7],[66,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_3_1",[[67,0],[67,71]],[[67,7],[67,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_3_2",[[68,0],[68,71]],[[68,7],[68,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_3_3",[[69,0],[69,72]],[[69,7],[69,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_3_4",[[70,0],[70,73]],[[70,7],[70,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_3_5",[[71,0],[71,73]],[[71,7],[71,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_3_6",[[72,0],[72,73]],[[72,7],[72,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_3_7",[[73,0],[73,73]],[[73,7],[73,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["tmp_level4",[[75,0],[75,28]],[[75,12],[75,22]],["TMUL_32_8mul8"],["variable","wire"]],["result_from_level3",[[77,0],[77,35]],[[77,11],[77,29]],["TMUL_32_8mul8"],["variable","reg"]],["level_4_0",[[79,0],[79,70]],[[79,7],[79,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_4_1",[[80,0],[80,71]],[[80,7],[80,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_4_2",[[81,0],[81,71]],[[81,7],[81,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_4_3",[[82,0],[82,72]],[[82,7],[82,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_4_4",[[83,0],[83,73]],[[83,7],[83,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_4_5",[[84,0],[84,73]],[[84,7],[84,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_4_6",[[85,0],[85,73]],[[85,7],[85,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_4_7",[[86,0],[86,73]],[[86,7],[86,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["tmp_level5",[[88,0],[88,28]],[[88,12],[88,22]],["TMUL_32_8mul8"],["variable","wire"]],["result_from_level4",[[90,0],[90,35]],[[90,11],[90,29]],["TMUL_32_8mul8"],["variable","reg"]],["level_5_0",[[92,0],[92,70]],[[92,7],[92,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_5_1",[[93,0],[93,71]],[[93,7],[93,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_5_2",[[94,0],[94,71]],[[94,7],[94,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_5_3",[[95,0],[95,72]],[[95,7],[95,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_5_4",[[96,0],[96,73]],[[96,7],[96,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_5_5",[[97,0],[97,73]],[[97,7],[97,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_5_6",[[98,0],[98,73]],[[98,7],[98,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_5_7",[[99,0],[99,73]],[[99,7],[99,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["tmp_level6",[[101,0],[101,28]],[[101,12],[101,22]],["TMUL_32_8mul8"],["variable","wire"]],["result_from_level5",[[103,0],[103,35]],[[103,11],[103,29]],["TMUL_32_8mul8"],["variable","reg"]],["level_6_0",[[105,0],[105,70]],[[105,7],[105,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_6_1",[[106,0],[106,71]],[[106,7],[106,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_6_2",[[107,0],[107,71]],[[107,7],[107,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_6_3",[[108,0],[108,72]],[[108,7],[108,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_6_4",[[109,0],[109,73]],[[109,7],[109,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_6_5",[[110,0],[110,73]],[[110,7],[110,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_6_6",[[111,0],[111,73]],[[111,7],[111,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_6_7",[[112,0],[112,73]],[[112,7],[112,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["tmp_level7",[[114,0],[114,28]],[[114,12],[114,22]],["TMUL_32_8mul8"],["variable","wire"]],["result_from_level6",[[116,0],[116,35]],[[116,11],[116,29]],["TMUL_32_8mul8"],["variable","reg"]],["level_7_0",[[118,0],[118,70]],[[118,7],[118,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_7_1",[[119,0],[119,71]],[[119,7],[119,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_7_2",[[120,0],[120,71]],[[120,7],[120,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_7_3",[[121,0],[121,72]],[[121,7],[121,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_7_4",[[122,0],[122,73]],[[122,7],[122,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_7_5",[[123,0],[123,73]],[[123,7],[123,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_7_6",[[124,0],[124,73]],[[124,7],[124,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["level_7_7",[[125,0],[125,73]],[[125,7],[125,16]],["TMUL_32_8mul8"],["instance","FMA_32"]],["zero_value",[[127,0],[127,18]],[[127,8],[127,18]],["TMUL_32_8mul8"],["variable","mnarray"]]],[],[[[["transport_array",[[12,0],[12,53]],[[12,17],[12,32]],["TMUL_32_8mul8"],["function"]],[25,10]],[[["data",[[12,34],[12,52]],[[12,48],[12,52]],["TMUL_32_8mul8","transport_array"],["port","mnarray"]],["output_tmp",[[13,0],[13,18]],[[13,8],[13,18]],["TMUL_32_8mul8","transport_array"],["variable","mnarray"]]]]]]]]]],null,0]],["/home/shi/verilog/TMUL/Wallace_mul_with_boothR8_32bit.sv",[[[[[["booth4_radix_8_32bit_encoder",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,0],[0,67]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,7],[0,35]]],[],["module"]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[54,0]]],[[["data",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[1,6],[1,17]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[1,13],[1,17]]],["booth4_radix_8_32bit_encoder"],["port"]],["segment",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,42],[0,49]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,42],[0,49]]],["booth4_radix_8_32bit_encoder"],["port","data"]],["partial_product",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,50],[0,65]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[0,50],[0,65]]],["booth4_radix_8_32bit_encoder"],["port","segment"]],["partial_product",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[3,7],[3,29]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[3,14],[3,29]]],["booth4_radix_8_32bit_encoder"],["port"]],["segment",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[4,6],[4,19]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[4,12],[4,19]]],["booth4_radix_8_32bit_encoder"],["port"]],["cout1",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[5,0],[5,10]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[5,5],[5,10]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["tmp_1001",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[6,0],[6,20]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[6,12],[6,20]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["tmp_1002",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[7,0],[7,20]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[7,12],[7,20]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["partial_product_101",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[8,0],[8,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[8,12],[8,31]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u0",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[9,0],[9,78]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[9,12],[9,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_110",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[10,0],[10,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[10,12],[10,31]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u1",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[11,0],[11,78]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[11,12],[11,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1000",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[12,0],[12,32]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[12,12],[12,32]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u2",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[13,0],[13,73]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[13,12],[13,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1001",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[16,0],[16,32]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[16,12],[16,32]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u3",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[17,0],[17,70]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[17,12],[17,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1002",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[20,0],[20,32]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[20,12],[20,32]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u4",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[21,0],[21,70]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[21,12],[21,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1011",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[23,0],[23,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[23,11],[23,31]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u5",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[24,0],[24,73]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[24,12],[24,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1100",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[26,0],[26,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[26,11],[26,31]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u6",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[27,0],[27,73]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[27,12],[27,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1101",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[29,0],[29,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[29,11],[29,31]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u7",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[30,0],[30,68]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[30,12],[30,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]],["partial_product_1110",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[32,0],[32,32]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[32,12],[32,32]]],["booth4_radix_8_32bit_encoder"],["variable","wire"]],["u8",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[33,0],[33,68]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[33,12],[33,14]]],["booth4_radix_8_32bit_encoder"],["instance","adder_64bit"]]]]],[[["adder_64bit",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,0],[55,38]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,7],[55,18]]],[],["module"]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[1,0]]],[[["a",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[56,6],[56,14]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[56,13],[56,14]]],["adder_64bit"],["port"]],["b",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[56,14],[56,16]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[56,15],[56,16]]],["adder_64bit"],["port","a"]],["cin",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,24],[55,27]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,24],[55,27]]],["adder_64bit"],["port","b"]],["sum",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,28],[55,31]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,28],[55,31]]],["adder_64bit"],["port","cin"]],["cout",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,32],[55,36]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[55,32],[55,36]]],["adder_64bit"],["port","sum"]],["cin",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[57,6],[57,9]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[57,6],[57,9]]],["adder_64bit"],["port"]],["sum",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[58,7],[58,17]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[58,14],[58,17]]],["adder_64bit"],["port"]],["cout",["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[59,7],[59,11]]],["file:///home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv",[[59,7],[59,11]]],["adder_64bit"],["port"]]]]],[[["partial_product_generator",[[2,0],[2,83]],[[2,7],[2,32]],[],["module"]],[31,0]],[[["a",[[3,6],[3,14]],[[3,13],[3,14]],["partial_product_generator"],["port"]],["b",[[3,14],[3,16]],[[3,15],[3,16]],["partial_product_generator"],["port","a"]],["pp0",[[2,37],[2,40]],[[2,37],[2,40]],["partial_product_generator"],["port","b"]],["pp1",[[4,17],[4,21]],[[4,18],[4,21]],["partial_product_generator"],["port","pp0"]],["pp2",[[4,21],[4,25]],[[4,22],[4,25]],["partial_product_generator"],["port","pp1"]],["pp3",[[4,25],[4,29]],[[4,26],[4,29]],["partial_product_generator"],["port","pp2"]],["pp4",[[4,29],[4,33]],[[4,30],[4,33]],["partial_product_generator"],["port","pp3"]],["pp5",[[4,33],[4,37]],[[4,34],[4,37]],["partial_product_generator"],["port","pp4"]],["pp6",[[4,37],[4,41]],[[4,38],[4,41]],["partial_product_generator"],["port","pp5"]],["pp7",[[4,41],[4,45]],[[4,42],[4,45]],["partial_product_generator"],["port","pp6"]],["pp8",[[4,45],[4,49]],[[4,46],[4,49]],["partial_product_generator"],["port","pp7"]],["pp9",[[4,49],[4,53]],[[4,50],[4,53]],["partial_product_generator"],["port","pp8"]],["pp10",[[4,53],[4,58]],[[4,54],[4,58]],["partial_product_generator"],["port","pp9"]],["pp0",[[4,7],[4,17]],[[4,14],[4,17]],["partial_product_generator"],["port"]],["pp_tmp0",[[5,0],[5,19]],[[5,12],[5,19]],["partial_product_generator"],["variable","wire"]],["pp_tmp1",[[5,0],[5,27]],[[5,20],[5,27]],["partial_product_generator"],["variable","pp_tmp0"]],["pp_tmp2",[[5,0],[5,35]],[[5,28],[5,35]],["partial_product_generator"],["variable","pp_tmp1"]],["pp_tmp3",[[5,0],[5,43]],[[5,36],[5,43]],["partial_product_generator"],["variable","pp_tmp2"]],["pp_tmp4",[[5,0],[5,51]],[[5,44],[5,51]],["partial_product_generator"],["variable","pp_tmp3"]],["pp_tmp5",[[5,0],[5,59]],[[5,52],[5,59]],["partial_product_generator"],["variable","pp_tmp4"]],["pp_tmp6",[[5,0],[5,67]],[[5,60],[5,67]],["partial_product_generator"],["variable","pp_tmp5"]],["pp_tmp7",[[5,0],[5,75]],[[5,68],[5,75]],["partial_product_generator"],["variable","pp_tmp6"]],["pp_tmp8",[[5,0],[5,83]],[[5,76],[5,83]],["partial_product_generator"],["variable","pp_tmp7"]],["pp_tmp9",[[5,0],[5,91]],[[5,84],[5,91]],["partial_product_generator"],["variable","pp_tmp8"]],["pp_tmp10",[[5,0],[5,100]],[[5,92],[5,100]],["partial_product_generator"],["variable","pp_tmp9"]],["boothencode1",[[7,0],[7,68]],[[7,30],[7,42]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]],["boothencode2",[[8,0],[8,61]],[[8,30],[8,42]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]],["boothencode3",[[9,0],[9,62]],[[9,31],[9,43]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]],["boothencode4",[[10,0],[10,62]],[[10,31],[10,43]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]],["boothencode5",[[11,0],[11,63]],[[11,30],[11,42]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]],["boothencode6",[[12,0],[12,62]],[[12,29],[12,41]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]],["boothencode7",[[13,0],[13,64]],[[13,31],[13,43]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]],["boothencode8",[[14,0],[14,63]],[[14,30],[14,42]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]],["boothencode9",[[15,0],[15,64]],[[15,31],[15,43]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]],["boothencode10",[[16,0],[16,64]],[[16,30],[16,43]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]],["boothencode11",[[17,0],[17,74]],[[17,31],[17,44]],["partial_product_generator"],["instance","booth4_radix_8_32bit_encoder"]]]]],[[["wallace_tree_32_with_boothR8",[[32,0],[32,51]],[[32,7],[32,35]],[],["module"]],[113,0]],[[["a",[[33,6],[33,14]],[[33,13],[33,14]],["wallace_tree_32_with_boothR8"],["port"]],["b",[[33,14],[33,16]],[[33,15],[33,16]],["wallace_tree_32_with_boothR8"],["port","a"]],["out1",[[32,40],[32,44]],[[32,40],[32,44]],["wallace_tree_32_with_boothR8"],["port","b"]],["out2",[[34,18],[34,23]],[[34,19],[34,23]],["wallace_tree_32_with_boothR8"],["port","out1"]],["out1",[[34,7],[34,18]],[[34,14],[34,18]],["wallace_tree_32_with_boothR8"],["port"]],["pp0",[[43,0],[43,16]],[[43,13],[43,16]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["pp1",[[43,0],[43,20]],[[43,17],[43,20]],["wallace_tree_32_with_boothR8"],["variable","pp0"]],["pp2",[[43,0],[43,24]],[[43,21],[43,24]],["wallace_tree_32_with_boothR8"],["variable","pp1"]],["pp3",[[43,0],[43,28]],[[43,25],[43,28]],["wallace_tree_32_with_boothR8"],["variable","pp2"]],["pp4",[[43,0],[43,32]],[[43,29],[43,32]],["wallace_tree_32_with_boothR8"],["variable","pp3"]],["pp5",[[43,0],[43,36]],[[43,33],[43,36]],["wallace_tree_32_with_boothR8"],["variable","pp4"]],["pp6",[[43,0],[43,40]],[[43,37],[43,40]],["wallace_tree_32_with_boothR8"],["variable","pp5"]],["pp7",[[43,0],[43,44]],[[43,41],[43,44]],["wallace_tree_32_with_boothR8"],["variable","pp6"]],["pp8",[[43,0],[43,48]],[[43,45],[43,48]],["wallace_tree_32_with_boothR8"],["variable","pp7"]],["pp9",[[43,0],[43,52]],[[43,49],[43,52]],["wallace_tree_32_with_boothR8"],["variable","pp8"]],["pp10",[[43,0],[43,57]],[[43,53],[43,57]],["wallace_tree_32_with_boothR8"],["variable","pp9"]],["u_ppg",[[44,0],[44,81]],[[44,26],[44,31]],["wallace_tree_32_with_boothR8"],["instance","partial_product_generator"]],["tmp_level1_0",[[46,0],[46,23]],[[46,11],[46,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level1_1",[[46,0],[46,36]],[[46,24],[46,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level1_0"]],["tmp_level1_2",[[47,0],[47,23]],[[47,11],[47,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level1_3",[[47,0],[47,36]],[[47,24],[47,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level1_2"]],["tmp_level1_4",[[48,0],[48,23]],[[48,11],[48,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level1_5",[[48,0],[48,36]],[[48,24],[48,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level1_4"]],["tmp_level1_6",[[49,0],[49,23]],[[49,11],[49,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level1_7",[[49,0],[49,36]],[[49,24],[49,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level1_6"]],["result_level1_012",[[50,0],[50,57]],[[50,13],[50,30]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["result_level1_345",[[54,0],[54,57]],[[54,13],[54,30]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["result_level1_678",[[58,0],[58,57]],[[58,13],[58,30]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level2_0",[[67,0],[67,23]],[[67,11],[67,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level2_1",[[67,0],[67,36]],[[67,24],[67,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level2_0"]],["tmp_level2_2",[[68,0],[68,23]],[[68,11],[68,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level2_3",[[68,0],[68,36]],[[68,24],[68,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level2_2"]],["tmp_level2_4",[[69,0],[69,23]],[[69,11],[69,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level2_5",[[69,0],[69,36]],[[69,24],[69,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level2_4"]],["result_level2_01",[[71,0],[71,83]],[[71,13],[71,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["result_level2_23",[[75,0],[75,83]],[[75,13],[75,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level3_0",[[85,0],[85,23]],[[85,11],[85,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level3_1",[[85,0],[85,36]],[[85,24],[85,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level3_0"]],["tmp_level3_2",[[86,0],[86,23]],[[86,11],[86,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level3_3",[[86,0],[86,36]],[[86,24],[86,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level3_2"]],["result_level3_01",[[88,0],[88,83]],[[88,13],[88,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["result_level3_23",[[92,0],[92,83]],[[92,13],[92,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level4_0",[[98,0],[98,23]],[[98,11],[98,23]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["tmp_level4_1",[[98,0],[98,36]],[[98,24],[98,36]],["wallace_tree_32_with_boothR8"],["variable","tmp_level4_0"]],["tmp_level4_2",[[98,0],[98,50]],[[98,38],[98,50]],["wallace_tree_32_with_boothR8"],["variable","tmp_level4_1"]],["result_level4_01",[[100,0],[100,83]],[[100,13],[100,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]],["result_level5_01",[[108,0],[108,83]],[[108,13],[108,29]],["wallace_tree_32_with_boothR8"],["variable","wire"]]],[],[[[["FA_function",[[36,0],[36,59]],[[36,17],[36,28]],["wallace_tree_32_with_boothR8"],["function"]],[42,10]],[[["x",[[36,30],[36,38]],[[36,37],[36,38]],["wallace_tree_32_with_boothR8","FA_function"],["port"]],["y",[[36,40],[36,48]],[[36,47],[36,48]],["wallace_tree_32_with_boothR8","FA_function"],["port","x"]],["z",[[36,50],[36,58]],[[36,57],[36,58]],["wallace_tree_32_with_boothR8","FA_function"],["port","y"]],["result",[[37,4],[37,22]],[[37,16],[37,22]],["wallace_tree_32_with_boothR8","FA_function"],["variable","reg"]]]]]]]],[[["result_output",[[114,0],[114,30]],[[114,7],[114,20]],[],["module"]],[121,8]],[[["a",[[115,6],[115,14]],[[115,13],[115,14]],["result_output"],["port"]],["b",[[115,14],[115,16]],[[115,15],[115,16]],["result_output"],["port","a"]],["out",[[114,25],[114,28]],[[114,25],[114,28]],["result_output"],["port","b"]],["out",[[116,7],[116,17]],[[116,14],[116,17]],["result_output"],["port"]],["out1",[[117,0],[117,16]],[[117,12],[117,16]],["result_output"],["variable","wire"]],["out2",[[117,0],[117,21]],[[117,17],[117,21]],["result_output"],["variable","out1"]],["u2",[[118,0],[118,47]],[[118,29],[118,31]],["result_output"],["instance","wallace_tree_32_with_boothR8"]],["cout",[[119,0],[119,9]],[[119,5],[119,9]],["result_output"],["variable","wire"]],["u0",[[120,0],[120,40]],[[120,12],[120,14]],["result_output"],["instance","adder_64bit"]]]]]],["/home/shi/verilog/Approximate_Multiplier/booth_radix_8_32bit_encoder.sv"]],null,0]]]}