--Carlos Perez Araujo , Tecnologico de Estudios Superiores de Monterrey
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY TEST_ROM IS
END TEST_ROM;

ARCHITECTURE TEST OF TEST_ROM IS

	COMPONENT ROM_MEMORY IS
		PORT ( ADDRESS : IN STD_LOGIC_VECTOR ( 4 DOWNTO 0 );
				 DATA : OUT STD_LOGIC_VECTOR ( 15 DOWNTO 0 ));
	END COMPONENT;
	
	
	
	SIGNAL ADDRESS : STD_LOGIC_VECTOR(3 DOWNTO 0);
	SIGNAL DATA : STD_LOGIC_VECTOR (15 DOWNTO 0);
	
BEGIN
	PORTMAP : ROM_MEMORY
	PORT MAP(ADDRESS => ADDRESS, DATA => DATA );

STIMULUS : 
PROCESS
BEGIN
	
	
	WAIT FOR 10 ns;
	ADDRESS <= "00000";
	WAIT FOR 10 ns;
	ADDRESS <= "00001";
	WAIT FOR 10 ns;
   ADDRESS <= "000110;
	WAIT FOR 10 ns;
   ADDRESS <= "00011";
   WAIT FOR 10 ns;
	ADDRESS <= "00100";
	WAIT;

END PROCESS;
END TEST;
