{"vcs1":{"timestamp_begin":1747204979.671967101, "rt":8.30, "ut":8.43, "st":0.60}}
{"vcselab":{"timestamp_begin":1747204988.057859275, "rt":0.38, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747204988.498639963, "rt":0.46, "ut":0.21, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747204979.030796744}
{"VCS_COMP_START_TIME": 1747204979.030796744}
{"VCS_COMP_END_TIME": 1747204989.107515581}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483060}}
{"vcselab": {"peak_mem": 183884}}
