
NUCLEO_C031.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041ec  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080042ac  080042ac  000142ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800432c  0800432c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800432c  0800432c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800432c  0800432c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800432c  0800432c  0001432c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004330  08004330  00014330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004334  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  2000000c  08004340  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000016c  08004340  0002016c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b9fe  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e2d  00000000  00000000  0002ba75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c78  00000000  00000000  0002d8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009aa  00000000  00000000  0002e520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014980  00000000  00000000  0002eeca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ddcb  00000000  00000000  0004384a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000857ac  00000000  00000000  00051615  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002df8  00000000  00000000  000d6dc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d9bbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004294 	.word	0x08004294

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08004294 	.word	0x08004294

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__clzsi2>:
 8000220:	211c      	movs	r1, #28
 8000222:	2301      	movs	r3, #1
 8000224:	041b      	lsls	r3, r3, #16
 8000226:	4298      	cmp	r0, r3
 8000228:	d301      	bcc.n	800022e <__clzsi2+0xe>
 800022a:	0c00      	lsrs	r0, r0, #16
 800022c:	3910      	subs	r1, #16
 800022e:	0a1b      	lsrs	r3, r3, #8
 8000230:	4298      	cmp	r0, r3
 8000232:	d301      	bcc.n	8000238 <__clzsi2+0x18>
 8000234:	0a00      	lsrs	r0, r0, #8
 8000236:	3908      	subs	r1, #8
 8000238:	091b      	lsrs	r3, r3, #4
 800023a:	4298      	cmp	r0, r3
 800023c:	d301      	bcc.n	8000242 <__clzsi2+0x22>
 800023e:	0900      	lsrs	r0, r0, #4
 8000240:	3904      	subs	r1, #4
 8000242:	a202      	add	r2, pc, #8	; (adr r2, 800024c <__clzsi2+0x2c>)
 8000244:	5c10      	ldrb	r0, [r2, r0]
 8000246:	1840      	adds	r0, r0, r1
 8000248:	4770      	bx	lr
 800024a:	46c0      	nop			; (mov r8, r8)
 800024c:	02020304 	.word	0x02020304
 8000250:	01010101 	.word	0x01010101
	...

0800025c <__aeabi_ddiv>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	030c      	lsls	r4, r1, #12
 800026a:	001f      	movs	r7, r3
 800026c:	004b      	lsls	r3, r1, #1
 800026e:	4681      	mov	r9, r0
 8000270:	4692      	mov	sl, r2
 8000272:	0005      	movs	r5, r0
 8000274:	b085      	sub	sp, #20
 8000276:	0b24      	lsrs	r4, r4, #12
 8000278:	0d5b      	lsrs	r3, r3, #21
 800027a:	0fce      	lsrs	r6, r1, #31
 800027c:	2b00      	cmp	r3, #0
 800027e:	d100      	bne.n	8000282 <__aeabi_ddiv+0x26>
 8000280:	e152      	b.n	8000528 <__aeabi_ddiv+0x2cc>
 8000282:	4ad2      	ldr	r2, [pc, #840]	; (80005cc <__aeabi_ddiv+0x370>)
 8000284:	4293      	cmp	r3, r2
 8000286:	d100      	bne.n	800028a <__aeabi_ddiv+0x2e>
 8000288:	e16e      	b.n	8000568 <__aeabi_ddiv+0x30c>
 800028a:	0f42      	lsrs	r2, r0, #29
 800028c:	00e4      	lsls	r4, r4, #3
 800028e:	4314      	orrs	r4, r2
 8000290:	2280      	movs	r2, #128	; 0x80
 8000292:	0412      	lsls	r2, r2, #16
 8000294:	4322      	orrs	r2, r4
 8000296:	4690      	mov	r8, r2
 8000298:	4acd      	ldr	r2, [pc, #820]	; (80005d0 <__aeabi_ddiv+0x374>)
 800029a:	00c5      	lsls	r5, r0, #3
 800029c:	4693      	mov	fp, r2
 800029e:	449b      	add	fp, r3
 80002a0:	2300      	movs	r3, #0
 80002a2:	4699      	mov	r9, r3
 80002a4:	9300      	str	r3, [sp, #0]
 80002a6:	033c      	lsls	r4, r7, #12
 80002a8:	007b      	lsls	r3, r7, #1
 80002aa:	4650      	mov	r0, sl
 80002ac:	0b24      	lsrs	r4, r4, #12
 80002ae:	0d5b      	lsrs	r3, r3, #21
 80002b0:	0fff      	lsrs	r7, r7, #31
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d100      	bne.n	80002b8 <__aeabi_ddiv+0x5c>
 80002b6:	e11a      	b.n	80004ee <__aeabi_ddiv+0x292>
 80002b8:	4ac4      	ldr	r2, [pc, #784]	; (80005cc <__aeabi_ddiv+0x370>)
 80002ba:	4293      	cmp	r3, r2
 80002bc:	d100      	bne.n	80002c0 <__aeabi_ddiv+0x64>
 80002be:	e15e      	b.n	800057e <__aeabi_ddiv+0x322>
 80002c0:	0f42      	lsrs	r2, r0, #29
 80002c2:	00e4      	lsls	r4, r4, #3
 80002c4:	4322      	orrs	r2, r4
 80002c6:	2480      	movs	r4, #128	; 0x80
 80002c8:	0424      	lsls	r4, r4, #16
 80002ca:	4314      	orrs	r4, r2
 80002cc:	4ac0      	ldr	r2, [pc, #768]	; (80005d0 <__aeabi_ddiv+0x374>)
 80002ce:	00c1      	lsls	r1, r0, #3
 80002d0:	4694      	mov	ip, r2
 80002d2:	465a      	mov	r2, fp
 80002d4:	4463      	add	r3, ip
 80002d6:	1ad3      	subs	r3, r2, r3
 80002d8:	469b      	mov	fp, r3
 80002da:	2000      	movs	r0, #0
 80002dc:	0033      	movs	r3, r6
 80002de:	407b      	eors	r3, r7
 80002e0:	469a      	mov	sl, r3
 80002e2:	464b      	mov	r3, r9
 80002e4:	2b0f      	cmp	r3, #15
 80002e6:	d827      	bhi.n	8000338 <__aeabi_ddiv+0xdc>
 80002e8:	4aba      	ldr	r2, [pc, #744]	; (80005d4 <__aeabi_ddiv+0x378>)
 80002ea:	009b      	lsls	r3, r3, #2
 80002ec:	58d3      	ldr	r3, [r2, r3]
 80002ee:	469f      	mov	pc, r3
 80002f0:	46b2      	mov	sl, r6
 80002f2:	9b00      	ldr	r3, [sp, #0]
 80002f4:	2b02      	cmp	r3, #2
 80002f6:	d016      	beq.n	8000326 <__aeabi_ddiv+0xca>
 80002f8:	2b03      	cmp	r3, #3
 80002fa:	d100      	bne.n	80002fe <__aeabi_ddiv+0xa2>
 80002fc:	e287      	b.n	800080e <__aeabi_ddiv+0x5b2>
 80002fe:	2b01      	cmp	r3, #1
 8000300:	d000      	beq.n	8000304 <__aeabi_ddiv+0xa8>
 8000302:	e0d5      	b.n	80004b0 <__aeabi_ddiv+0x254>
 8000304:	2300      	movs	r3, #0
 8000306:	2200      	movs	r2, #0
 8000308:	2500      	movs	r5, #0
 800030a:	051b      	lsls	r3, r3, #20
 800030c:	4313      	orrs	r3, r2
 800030e:	4652      	mov	r2, sl
 8000310:	07d2      	lsls	r2, r2, #31
 8000312:	4313      	orrs	r3, r2
 8000314:	0028      	movs	r0, r5
 8000316:	0019      	movs	r1, r3
 8000318:	b005      	add	sp, #20
 800031a:	bcf0      	pop	{r4, r5, r6, r7}
 800031c:	46bb      	mov	fp, r7
 800031e:	46b2      	mov	sl, r6
 8000320:	46a9      	mov	r9, r5
 8000322:	46a0      	mov	r8, r4
 8000324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000326:	2200      	movs	r2, #0
 8000328:	2500      	movs	r5, #0
 800032a:	4ba8      	ldr	r3, [pc, #672]	; (80005cc <__aeabi_ddiv+0x370>)
 800032c:	e7ed      	b.n	800030a <__aeabi_ddiv+0xae>
 800032e:	46ba      	mov	sl, r7
 8000330:	46a0      	mov	r8, r4
 8000332:	000d      	movs	r5, r1
 8000334:	9000      	str	r0, [sp, #0]
 8000336:	e7dc      	b.n	80002f2 <__aeabi_ddiv+0x96>
 8000338:	4544      	cmp	r4, r8
 800033a:	d200      	bcs.n	800033e <__aeabi_ddiv+0xe2>
 800033c:	e1c4      	b.n	80006c8 <__aeabi_ddiv+0x46c>
 800033e:	d100      	bne.n	8000342 <__aeabi_ddiv+0xe6>
 8000340:	e1bf      	b.n	80006c2 <__aeabi_ddiv+0x466>
 8000342:	2301      	movs	r3, #1
 8000344:	425b      	negs	r3, r3
 8000346:	469c      	mov	ip, r3
 8000348:	002e      	movs	r6, r5
 800034a:	4640      	mov	r0, r8
 800034c:	2500      	movs	r5, #0
 800034e:	44e3      	add	fp, ip
 8000350:	0223      	lsls	r3, r4, #8
 8000352:	0e0c      	lsrs	r4, r1, #24
 8000354:	431c      	orrs	r4, r3
 8000356:	0c1b      	lsrs	r3, r3, #16
 8000358:	4699      	mov	r9, r3
 800035a:	0423      	lsls	r3, r4, #16
 800035c:	020a      	lsls	r2, r1, #8
 800035e:	0c1f      	lsrs	r7, r3, #16
 8000360:	4649      	mov	r1, r9
 8000362:	9200      	str	r2, [sp, #0]
 8000364:	9701      	str	r7, [sp, #4]
 8000366:	f7ff ff55 	bl	8000214 <__aeabi_uidivmod>
 800036a:	0002      	movs	r2, r0
 800036c:	437a      	muls	r2, r7
 800036e:	040b      	lsls	r3, r1, #16
 8000370:	0c31      	lsrs	r1, r6, #16
 8000372:	4680      	mov	r8, r0
 8000374:	4319      	orrs	r1, r3
 8000376:	428a      	cmp	r2, r1
 8000378:	d907      	bls.n	800038a <__aeabi_ddiv+0x12e>
 800037a:	2301      	movs	r3, #1
 800037c:	425b      	negs	r3, r3
 800037e:	469c      	mov	ip, r3
 8000380:	1909      	adds	r1, r1, r4
 8000382:	44e0      	add	r8, ip
 8000384:	428c      	cmp	r4, r1
 8000386:	d800      	bhi.n	800038a <__aeabi_ddiv+0x12e>
 8000388:	e201      	b.n	800078e <__aeabi_ddiv+0x532>
 800038a:	1a88      	subs	r0, r1, r2
 800038c:	4649      	mov	r1, r9
 800038e:	f7ff ff41 	bl	8000214 <__aeabi_uidivmod>
 8000392:	9a01      	ldr	r2, [sp, #4]
 8000394:	0436      	lsls	r6, r6, #16
 8000396:	4342      	muls	r2, r0
 8000398:	0409      	lsls	r1, r1, #16
 800039a:	0c36      	lsrs	r6, r6, #16
 800039c:	0003      	movs	r3, r0
 800039e:	430e      	orrs	r6, r1
 80003a0:	42b2      	cmp	r2, r6
 80003a2:	d904      	bls.n	80003ae <__aeabi_ddiv+0x152>
 80003a4:	1936      	adds	r6, r6, r4
 80003a6:	3b01      	subs	r3, #1
 80003a8:	42b4      	cmp	r4, r6
 80003aa:	d800      	bhi.n	80003ae <__aeabi_ddiv+0x152>
 80003ac:	e1e9      	b.n	8000782 <__aeabi_ddiv+0x526>
 80003ae:	1ab0      	subs	r0, r6, r2
 80003b0:	4642      	mov	r2, r8
 80003b2:	9e00      	ldr	r6, [sp, #0]
 80003b4:	0412      	lsls	r2, r2, #16
 80003b6:	431a      	orrs	r2, r3
 80003b8:	0c33      	lsrs	r3, r6, #16
 80003ba:	001f      	movs	r7, r3
 80003bc:	0c11      	lsrs	r1, r2, #16
 80003be:	4690      	mov	r8, r2
 80003c0:	9302      	str	r3, [sp, #8]
 80003c2:	0413      	lsls	r3, r2, #16
 80003c4:	0432      	lsls	r2, r6, #16
 80003c6:	0c16      	lsrs	r6, r2, #16
 80003c8:	0032      	movs	r2, r6
 80003ca:	0c1b      	lsrs	r3, r3, #16
 80003cc:	435a      	muls	r2, r3
 80003ce:	9603      	str	r6, [sp, #12]
 80003d0:	437b      	muls	r3, r7
 80003d2:	434e      	muls	r6, r1
 80003d4:	4379      	muls	r1, r7
 80003d6:	0c17      	lsrs	r7, r2, #16
 80003d8:	46bc      	mov	ip, r7
 80003da:	199b      	adds	r3, r3, r6
 80003dc:	4463      	add	r3, ip
 80003de:	429e      	cmp	r6, r3
 80003e0:	d903      	bls.n	80003ea <__aeabi_ddiv+0x18e>
 80003e2:	2680      	movs	r6, #128	; 0x80
 80003e4:	0276      	lsls	r6, r6, #9
 80003e6:	46b4      	mov	ip, r6
 80003e8:	4461      	add	r1, ip
 80003ea:	0c1e      	lsrs	r6, r3, #16
 80003ec:	1871      	adds	r1, r6, r1
 80003ee:	0416      	lsls	r6, r2, #16
 80003f0:	041b      	lsls	r3, r3, #16
 80003f2:	0c36      	lsrs	r6, r6, #16
 80003f4:	199e      	adds	r6, r3, r6
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d302      	bcc.n	8000400 <__aeabi_ddiv+0x1a4>
 80003fa:	d112      	bne.n	8000422 <__aeabi_ddiv+0x1c6>
 80003fc:	42b5      	cmp	r5, r6
 80003fe:	d210      	bcs.n	8000422 <__aeabi_ddiv+0x1c6>
 8000400:	4643      	mov	r3, r8
 8000402:	1e5a      	subs	r2, r3, #1
 8000404:	9b00      	ldr	r3, [sp, #0]
 8000406:	469c      	mov	ip, r3
 8000408:	4465      	add	r5, ip
 800040a:	001f      	movs	r7, r3
 800040c:	429d      	cmp	r5, r3
 800040e:	419b      	sbcs	r3, r3
 8000410:	425b      	negs	r3, r3
 8000412:	191b      	adds	r3, r3, r4
 8000414:	18c0      	adds	r0, r0, r3
 8000416:	4284      	cmp	r4, r0
 8000418:	d200      	bcs.n	800041c <__aeabi_ddiv+0x1c0>
 800041a:	e19e      	b.n	800075a <__aeabi_ddiv+0x4fe>
 800041c:	d100      	bne.n	8000420 <__aeabi_ddiv+0x1c4>
 800041e:	e199      	b.n	8000754 <__aeabi_ddiv+0x4f8>
 8000420:	4690      	mov	r8, r2
 8000422:	1bae      	subs	r6, r5, r6
 8000424:	42b5      	cmp	r5, r6
 8000426:	41ad      	sbcs	r5, r5
 8000428:	1a40      	subs	r0, r0, r1
 800042a:	426d      	negs	r5, r5
 800042c:	1b40      	subs	r0, r0, r5
 800042e:	4284      	cmp	r4, r0
 8000430:	d100      	bne.n	8000434 <__aeabi_ddiv+0x1d8>
 8000432:	e1d2      	b.n	80007da <__aeabi_ddiv+0x57e>
 8000434:	4649      	mov	r1, r9
 8000436:	f7ff feed 	bl	8000214 <__aeabi_uidivmod>
 800043a:	9a01      	ldr	r2, [sp, #4]
 800043c:	040b      	lsls	r3, r1, #16
 800043e:	4342      	muls	r2, r0
 8000440:	0c31      	lsrs	r1, r6, #16
 8000442:	0005      	movs	r5, r0
 8000444:	4319      	orrs	r1, r3
 8000446:	428a      	cmp	r2, r1
 8000448:	d900      	bls.n	800044c <__aeabi_ddiv+0x1f0>
 800044a:	e16c      	b.n	8000726 <__aeabi_ddiv+0x4ca>
 800044c:	1a88      	subs	r0, r1, r2
 800044e:	4649      	mov	r1, r9
 8000450:	f7ff fee0 	bl	8000214 <__aeabi_uidivmod>
 8000454:	9a01      	ldr	r2, [sp, #4]
 8000456:	0436      	lsls	r6, r6, #16
 8000458:	4342      	muls	r2, r0
 800045a:	0409      	lsls	r1, r1, #16
 800045c:	0c36      	lsrs	r6, r6, #16
 800045e:	0003      	movs	r3, r0
 8000460:	430e      	orrs	r6, r1
 8000462:	42b2      	cmp	r2, r6
 8000464:	d900      	bls.n	8000468 <__aeabi_ddiv+0x20c>
 8000466:	e153      	b.n	8000710 <__aeabi_ddiv+0x4b4>
 8000468:	9803      	ldr	r0, [sp, #12]
 800046a:	1ab6      	subs	r6, r6, r2
 800046c:	0002      	movs	r2, r0
 800046e:	042d      	lsls	r5, r5, #16
 8000470:	431d      	orrs	r5, r3
 8000472:	9f02      	ldr	r7, [sp, #8]
 8000474:	042b      	lsls	r3, r5, #16
 8000476:	0c1b      	lsrs	r3, r3, #16
 8000478:	435a      	muls	r2, r3
 800047a:	437b      	muls	r3, r7
 800047c:	469c      	mov	ip, r3
 800047e:	0c29      	lsrs	r1, r5, #16
 8000480:	4348      	muls	r0, r1
 8000482:	0c13      	lsrs	r3, r2, #16
 8000484:	4484      	add	ip, r0
 8000486:	4463      	add	r3, ip
 8000488:	4379      	muls	r1, r7
 800048a:	4298      	cmp	r0, r3
 800048c:	d903      	bls.n	8000496 <__aeabi_ddiv+0x23a>
 800048e:	2080      	movs	r0, #128	; 0x80
 8000490:	0240      	lsls	r0, r0, #9
 8000492:	4684      	mov	ip, r0
 8000494:	4461      	add	r1, ip
 8000496:	0c18      	lsrs	r0, r3, #16
 8000498:	0412      	lsls	r2, r2, #16
 800049a:	041b      	lsls	r3, r3, #16
 800049c:	0c12      	lsrs	r2, r2, #16
 800049e:	1840      	adds	r0, r0, r1
 80004a0:	189b      	adds	r3, r3, r2
 80004a2:	4286      	cmp	r6, r0
 80004a4:	d200      	bcs.n	80004a8 <__aeabi_ddiv+0x24c>
 80004a6:	e100      	b.n	80006aa <__aeabi_ddiv+0x44e>
 80004a8:	d100      	bne.n	80004ac <__aeabi_ddiv+0x250>
 80004aa:	e0fb      	b.n	80006a4 <__aeabi_ddiv+0x448>
 80004ac:	2301      	movs	r3, #1
 80004ae:	431d      	orrs	r5, r3
 80004b0:	4b49      	ldr	r3, [pc, #292]	; (80005d8 <__aeabi_ddiv+0x37c>)
 80004b2:	445b      	add	r3, fp
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	dc00      	bgt.n	80004ba <__aeabi_ddiv+0x25e>
 80004b8:	e0aa      	b.n	8000610 <__aeabi_ddiv+0x3b4>
 80004ba:	076a      	lsls	r2, r5, #29
 80004bc:	d000      	beq.n	80004c0 <__aeabi_ddiv+0x264>
 80004be:	e13d      	b.n	800073c <__aeabi_ddiv+0x4e0>
 80004c0:	08e9      	lsrs	r1, r5, #3
 80004c2:	4642      	mov	r2, r8
 80004c4:	01d2      	lsls	r2, r2, #7
 80004c6:	d506      	bpl.n	80004d6 <__aeabi_ddiv+0x27a>
 80004c8:	4642      	mov	r2, r8
 80004ca:	4b44      	ldr	r3, [pc, #272]	; (80005dc <__aeabi_ddiv+0x380>)
 80004cc:	401a      	ands	r2, r3
 80004ce:	2380      	movs	r3, #128	; 0x80
 80004d0:	4690      	mov	r8, r2
 80004d2:	00db      	lsls	r3, r3, #3
 80004d4:	445b      	add	r3, fp
 80004d6:	4a42      	ldr	r2, [pc, #264]	; (80005e0 <__aeabi_ddiv+0x384>)
 80004d8:	4293      	cmp	r3, r2
 80004da:	dd00      	ble.n	80004de <__aeabi_ddiv+0x282>
 80004dc:	e723      	b.n	8000326 <__aeabi_ddiv+0xca>
 80004de:	4642      	mov	r2, r8
 80004e0:	055b      	lsls	r3, r3, #21
 80004e2:	0755      	lsls	r5, r2, #29
 80004e4:	0252      	lsls	r2, r2, #9
 80004e6:	430d      	orrs	r5, r1
 80004e8:	0b12      	lsrs	r2, r2, #12
 80004ea:	0d5b      	lsrs	r3, r3, #21
 80004ec:	e70d      	b.n	800030a <__aeabi_ddiv+0xae>
 80004ee:	4651      	mov	r1, sl
 80004f0:	4321      	orrs	r1, r4
 80004f2:	d100      	bne.n	80004f6 <__aeabi_ddiv+0x29a>
 80004f4:	e07c      	b.n	80005f0 <__aeabi_ddiv+0x394>
 80004f6:	2c00      	cmp	r4, #0
 80004f8:	d100      	bne.n	80004fc <__aeabi_ddiv+0x2a0>
 80004fa:	e0fb      	b.n	80006f4 <__aeabi_ddiv+0x498>
 80004fc:	0020      	movs	r0, r4
 80004fe:	f7ff fe8f 	bl	8000220 <__clzsi2>
 8000502:	0002      	movs	r2, r0
 8000504:	3a0b      	subs	r2, #11
 8000506:	231d      	movs	r3, #29
 8000508:	1a9b      	subs	r3, r3, r2
 800050a:	4652      	mov	r2, sl
 800050c:	0001      	movs	r1, r0
 800050e:	40da      	lsrs	r2, r3
 8000510:	4653      	mov	r3, sl
 8000512:	3908      	subs	r1, #8
 8000514:	408b      	lsls	r3, r1
 8000516:	408c      	lsls	r4, r1
 8000518:	0019      	movs	r1, r3
 800051a:	4314      	orrs	r4, r2
 800051c:	4b31      	ldr	r3, [pc, #196]	; (80005e4 <__aeabi_ddiv+0x388>)
 800051e:	4458      	add	r0, fp
 8000520:	469b      	mov	fp, r3
 8000522:	4483      	add	fp, r0
 8000524:	2000      	movs	r0, #0
 8000526:	e6d9      	b.n	80002dc <__aeabi_ddiv+0x80>
 8000528:	0003      	movs	r3, r0
 800052a:	4323      	orrs	r3, r4
 800052c:	4698      	mov	r8, r3
 800052e:	d044      	beq.n	80005ba <__aeabi_ddiv+0x35e>
 8000530:	2c00      	cmp	r4, #0
 8000532:	d100      	bne.n	8000536 <__aeabi_ddiv+0x2da>
 8000534:	e0cf      	b.n	80006d6 <__aeabi_ddiv+0x47a>
 8000536:	0020      	movs	r0, r4
 8000538:	f7ff fe72 	bl	8000220 <__clzsi2>
 800053c:	0001      	movs	r1, r0
 800053e:	0002      	movs	r2, r0
 8000540:	390b      	subs	r1, #11
 8000542:	231d      	movs	r3, #29
 8000544:	1a5b      	subs	r3, r3, r1
 8000546:	4649      	mov	r1, r9
 8000548:	0010      	movs	r0, r2
 800054a:	40d9      	lsrs	r1, r3
 800054c:	3808      	subs	r0, #8
 800054e:	4084      	lsls	r4, r0
 8000550:	000b      	movs	r3, r1
 8000552:	464d      	mov	r5, r9
 8000554:	4323      	orrs	r3, r4
 8000556:	4698      	mov	r8, r3
 8000558:	4085      	lsls	r5, r0
 800055a:	4b23      	ldr	r3, [pc, #140]	; (80005e8 <__aeabi_ddiv+0x38c>)
 800055c:	1a9b      	subs	r3, r3, r2
 800055e:	469b      	mov	fp, r3
 8000560:	2300      	movs	r3, #0
 8000562:	4699      	mov	r9, r3
 8000564:	9300      	str	r3, [sp, #0]
 8000566:	e69e      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 8000568:	0002      	movs	r2, r0
 800056a:	4322      	orrs	r2, r4
 800056c:	4690      	mov	r8, r2
 800056e:	d11d      	bne.n	80005ac <__aeabi_ddiv+0x350>
 8000570:	2208      	movs	r2, #8
 8000572:	469b      	mov	fp, r3
 8000574:	2302      	movs	r3, #2
 8000576:	2500      	movs	r5, #0
 8000578:	4691      	mov	r9, r2
 800057a:	9300      	str	r3, [sp, #0]
 800057c:	e693      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 800057e:	4651      	mov	r1, sl
 8000580:	4321      	orrs	r1, r4
 8000582:	d109      	bne.n	8000598 <__aeabi_ddiv+0x33c>
 8000584:	2302      	movs	r3, #2
 8000586:	464a      	mov	r2, r9
 8000588:	431a      	orrs	r2, r3
 800058a:	4b18      	ldr	r3, [pc, #96]	; (80005ec <__aeabi_ddiv+0x390>)
 800058c:	4691      	mov	r9, r2
 800058e:	469c      	mov	ip, r3
 8000590:	2400      	movs	r4, #0
 8000592:	2002      	movs	r0, #2
 8000594:	44e3      	add	fp, ip
 8000596:	e6a1      	b.n	80002dc <__aeabi_ddiv+0x80>
 8000598:	2303      	movs	r3, #3
 800059a:	464a      	mov	r2, r9
 800059c:	431a      	orrs	r2, r3
 800059e:	4b13      	ldr	r3, [pc, #76]	; (80005ec <__aeabi_ddiv+0x390>)
 80005a0:	4691      	mov	r9, r2
 80005a2:	469c      	mov	ip, r3
 80005a4:	4651      	mov	r1, sl
 80005a6:	2003      	movs	r0, #3
 80005a8:	44e3      	add	fp, ip
 80005aa:	e697      	b.n	80002dc <__aeabi_ddiv+0x80>
 80005ac:	220c      	movs	r2, #12
 80005ae:	469b      	mov	fp, r3
 80005b0:	2303      	movs	r3, #3
 80005b2:	46a0      	mov	r8, r4
 80005b4:	4691      	mov	r9, r2
 80005b6:	9300      	str	r3, [sp, #0]
 80005b8:	e675      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 80005ba:	2304      	movs	r3, #4
 80005bc:	4699      	mov	r9, r3
 80005be:	2300      	movs	r3, #0
 80005c0:	469b      	mov	fp, r3
 80005c2:	3301      	adds	r3, #1
 80005c4:	2500      	movs	r5, #0
 80005c6:	9300      	str	r3, [sp, #0]
 80005c8:	e66d      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	000007ff 	.word	0x000007ff
 80005d0:	fffffc01 	.word	0xfffffc01
 80005d4:	080042ac 	.word	0x080042ac
 80005d8:	000003ff 	.word	0x000003ff
 80005dc:	feffffff 	.word	0xfeffffff
 80005e0:	000007fe 	.word	0x000007fe
 80005e4:	000003f3 	.word	0x000003f3
 80005e8:	fffffc0d 	.word	0xfffffc0d
 80005ec:	fffff801 	.word	0xfffff801
 80005f0:	464a      	mov	r2, r9
 80005f2:	2301      	movs	r3, #1
 80005f4:	431a      	orrs	r2, r3
 80005f6:	4691      	mov	r9, r2
 80005f8:	2400      	movs	r4, #0
 80005fa:	2001      	movs	r0, #1
 80005fc:	e66e      	b.n	80002dc <__aeabi_ddiv+0x80>
 80005fe:	2300      	movs	r3, #0
 8000600:	2280      	movs	r2, #128	; 0x80
 8000602:	469a      	mov	sl, r3
 8000604:	2500      	movs	r5, #0
 8000606:	4b88      	ldr	r3, [pc, #544]	; (8000828 <__aeabi_ddiv+0x5cc>)
 8000608:	0312      	lsls	r2, r2, #12
 800060a:	e67e      	b.n	800030a <__aeabi_ddiv+0xae>
 800060c:	2501      	movs	r5, #1
 800060e:	426d      	negs	r5, r5
 8000610:	2201      	movs	r2, #1
 8000612:	1ad2      	subs	r2, r2, r3
 8000614:	2a38      	cmp	r2, #56	; 0x38
 8000616:	dd00      	ble.n	800061a <__aeabi_ddiv+0x3be>
 8000618:	e674      	b.n	8000304 <__aeabi_ddiv+0xa8>
 800061a:	2a1f      	cmp	r2, #31
 800061c:	dc00      	bgt.n	8000620 <__aeabi_ddiv+0x3c4>
 800061e:	e0bd      	b.n	800079c <__aeabi_ddiv+0x540>
 8000620:	211f      	movs	r1, #31
 8000622:	4249      	negs	r1, r1
 8000624:	1acb      	subs	r3, r1, r3
 8000626:	4641      	mov	r1, r8
 8000628:	40d9      	lsrs	r1, r3
 800062a:	000b      	movs	r3, r1
 800062c:	2a20      	cmp	r2, #32
 800062e:	d004      	beq.n	800063a <__aeabi_ddiv+0x3de>
 8000630:	4641      	mov	r1, r8
 8000632:	4a7e      	ldr	r2, [pc, #504]	; (800082c <__aeabi_ddiv+0x5d0>)
 8000634:	445a      	add	r2, fp
 8000636:	4091      	lsls	r1, r2
 8000638:	430d      	orrs	r5, r1
 800063a:	0029      	movs	r1, r5
 800063c:	1e4a      	subs	r2, r1, #1
 800063e:	4191      	sbcs	r1, r2
 8000640:	4319      	orrs	r1, r3
 8000642:	2307      	movs	r3, #7
 8000644:	001d      	movs	r5, r3
 8000646:	2200      	movs	r2, #0
 8000648:	400d      	ands	r5, r1
 800064a:	420b      	tst	r3, r1
 800064c:	d100      	bne.n	8000650 <__aeabi_ddiv+0x3f4>
 800064e:	e0d0      	b.n	80007f2 <__aeabi_ddiv+0x596>
 8000650:	220f      	movs	r2, #15
 8000652:	2300      	movs	r3, #0
 8000654:	400a      	ands	r2, r1
 8000656:	2a04      	cmp	r2, #4
 8000658:	d100      	bne.n	800065c <__aeabi_ddiv+0x400>
 800065a:	e0c7      	b.n	80007ec <__aeabi_ddiv+0x590>
 800065c:	1d0a      	adds	r2, r1, #4
 800065e:	428a      	cmp	r2, r1
 8000660:	4189      	sbcs	r1, r1
 8000662:	4249      	negs	r1, r1
 8000664:	185b      	adds	r3, r3, r1
 8000666:	0011      	movs	r1, r2
 8000668:	021a      	lsls	r2, r3, #8
 800066a:	d400      	bmi.n	800066e <__aeabi_ddiv+0x412>
 800066c:	e0be      	b.n	80007ec <__aeabi_ddiv+0x590>
 800066e:	2301      	movs	r3, #1
 8000670:	2200      	movs	r2, #0
 8000672:	2500      	movs	r5, #0
 8000674:	e649      	b.n	800030a <__aeabi_ddiv+0xae>
 8000676:	2280      	movs	r2, #128	; 0x80
 8000678:	4643      	mov	r3, r8
 800067a:	0312      	lsls	r2, r2, #12
 800067c:	4213      	tst	r3, r2
 800067e:	d008      	beq.n	8000692 <__aeabi_ddiv+0x436>
 8000680:	4214      	tst	r4, r2
 8000682:	d106      	bne.n	8000692 <__aeabi_ddiv+0x436>
 8000684:	4322      	orrs	r2, r4
 8000686:	0312      	lsls	r2, r2, #12
 8000688:	46ba      	mov	sl, r7
 800068a:	000d      	movs	r5, r1
 800068c:	4b66      	ldr	r3, [pc, #408]	; (8000828 <__aeabi_ddiv+0x5cc>)
 800068e:	0b12      	lsrs	r2, r2, #12
 8000690:	e63b      	b.n	800030a <__aeabi_ddiv+0xae>
 8000692:	2280      	movs	r2, #128	; 0x80
 8000694:	4643      	mov	r3, r8
 8000696:	0312      	lsls	r2, r2, #12
 8000698:	431a      	orrs	r2, r3
 800069a:	0312      	lsls	r2, r2, #12
 800069c:	46b2      	mov	sl, r6
 800069e:	4b62      	ldr	r3, [pc, #392]	; (8000828 <__aeabi_ddiv+0x5cc>)
 80006a0:	0b12      	lsrs	r2, r2, #12
 80006a2:	e632      	b.n	800030a <__aeabi_ddiv+0xae>
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d100      	bne.n	80006aa <__aeabi_ddiv+0x44e>
 80006a8:	e702      	b.n	80004b0 <__aeabi_ddiv+0x254>
 80006aa:	19a6      	adds	r6, r4, r6
 80006ac:	1e6a      	subs	r2, r5, #1
 80006ae:	42a6      	cmp	r6, r4
 80006b0:	d200      	bcs.n	80006b4 <__aeabi_ddiv+0x458>
 80006b2:	e089      	b.n	80007c8 <__aeabi_ddiv+0x56c>
 80006b4:	4286      	cmp	r6, r0
 80006b6:	d200      	bcs.n	80006ba <__aeabi_ddiv+0x45e>
 80006b8:	e09f      	b.n	80007fa <__aeabi_ddiv+0x59e>
 80006ba:	d100      	bne.n	80006be <__aeabi_ddiv+0x462>
 80006bc:	e0af      	b.n	800081e <__aeabi_ddiv+0x5c2>
 80006be:	0015      	movs	r5, r2
 80006c0:	e6f4      	b.n	80004ac <__aeabi_ddiv+0x250>
 80006c2:	42a9      	cmp	r1, r5
 80006c4:	d900      	bls.n	80006c8 <__aeabi_ddiv+0x46c>
 80006c6:	e63c      	b.n	8000342 <__aeabi_ddiv+0xe6>
 80006c8:	4643      	mov	r3, r8
 80006ca:	07de      	lsls	r6, r3, #31
 80006cc:	0858      	lsrs	r0, r3, #1
 80006ce:	086b      	lsrs	r3, r5, #1
 80006d0:	431e      	orrs	r6, r3
 80006d2:	07ed      	lsls	r5, r5, #31
 80006d4:	e63c      	b.n	8000350 <__aeabi_ddiv+0xf4>
 80006d6:	f7ff fda3 	bl	8000220 <__clzsi2>
 80006da:	0001      	movs	r1, r0
 80006dc:	0002      	movs	r2, r0
 80006de:	3115      	adds	r1, #21
 80006e0:	3220      	adds	r2, #32
 80006e2:	291c      	cmp	r1, #28
 80006e4:	dc00      	bgt.n	80006e8 <__aeabi_ddiv+0x48c>
 80006e6:	e72c      	b.n	8000542 <__aeabi_ddiv+0x2e6>
 80006e8:	464b      	mov	r3, r9
 80006ea:	3808      	subs	r0, #8
 80006ec:	4083      	lsls	r3, r0
 80006ee:	2500      	movs	r5, #0
 80006f0:	4698      	mov	r8, r3
 80006f2:	e732      	b.n	800055a <__aeabi_ddiv+0x2fe>
 80006f4:	f7ff fd94 	bl	8000220 <__clzsi2>
 80006f8:	0003      	movs	r3, r0
 80006fa:	001a      	movs	r2, r3
 80006fc:	3215      	adds	r2, #21
 80006fe:	3020      	adds	r0, #32
 8000700:	2a1c      	cmp	r2, #28
 8000702:	dc00      	bgt.n	8000706 <__aeabi_ddiv+0x4aa>
 8000704:	e6ff      	b.n	8000506 <__aeabi_ddiv+0x2aa>
 8000706:	4654      	mov	r4, sl
 8000708:	3b08      	subs	r3, #8
 800070a:	2100      	movs	r1, #0
 800070c:	409c      	lsls	r4, r3
 800070e:	e705      	b.n	800051c <__aeabi_ddiv+0x2c0>
 8000710:	1936      	adds	r6, r6, r4
 8000712:	3b01      	subs	r3, #1
 8000714:	42b4      	cmp	r4, r6
 8000716:	d900      	bls.n	800071a <__aeabi_ddiv+0x4be>
 8000718:	e6a6      	b.n	8000468 <__aeabi_ddiv+0x20c>
 800071a:	42b2      	cmp	r2, r6
 800071c:	d800      	bhi.n	8000720 <__aeabi_ddiv+0x4c4>
 800071e:	e6a3      	b.n	8000468 <__aeabi_ddiv+0x20c>
 8000720:	1e83      	subs	r3, r0, #2
 8000722:	1936      	adds	r6, r6, r4
 8000724:	e6a0      	b.n	8000468 <__aeabi_ddiv+0x20c>
 8000726:	1909      	adds	r1, r1, r4
 8000728:	3d01      	subs	r5, #1
 800072a:	428c      	cmp	r4, r1
 800072c:	d900      	bls.n	8000730 <__aeabi_ddiv+0x4d4>
 800072e:	e68d      	b.n	800044c <__aeabi_ddiv+0x1f0>
 8000730:	428a      	cmp	r2, r1
 8000732:	d800      	bhi.n	8000736 <__aeabi_ddiv+0x4da>
 8000734:	e68a      	b.n	800044c <__aeabi_ddiv+0x1f0>
 8000736:	1e85      	subs	r5, r0, #2
 8000738:	1909      	adds	r1, r1, r4
 800073a:	e687      	b.n	800044c <__aeabi_ddiv+0x1f0>
 800073c:	220f      	movs	r2, #15
 800073e:	402a      	ands	r2, r5
 8000740:	2a04      	cmp	r2, #4
 8000742:	d100      	bne.n	8000746 <__aeabi_ddiv+0x4ea>
 8000744:	e6bc      	b.n	80004c0 <__aeabi_ddiv+0x264>
 8000746:	1d29      	adds	r1, r5, #4
 8000748:	42a9      	cmp	r1, r5
 800074a:	41ad      	sbcs	r5, r5
 800074c:	426d      	negs	r5, r5
 800074e:	08c9      	lsrs	r1, r1, #3
 8000750:	44a8      	add	r8, r5
 8000752:	e6b6      	b.n	80004c2 <__aeabi_ddiv+0x266>
 8000754:	42af      	cmp	r7, r5
 8000756:	d900      	bls.n	800075a <__aeabi_ddiv+0x4fe>
 8000758:	e662      	b.n	8000420 <__aeabi_ddiv+0x1c4>
 800075a:	4281      	cmp	r1, r0
 800075c:	d804      	bhi.n	8000768 <__aeabi_ddiv+0x50c>
 800075e:	d000      	beq.n	8000762 <__aeabi_ddiv+0x506>
 8000760:	e65e      	b.n	8000420 <__aeabi_ddiv+0x1c4>
 8000762:	42ae      	cmp	r6, r5
 8000764:	d800      	bhi.n	8000768 <__aeabi_ddiv+0x50c>
 8000766:	e65b      	b.n	8000420 <__aeabi_ddiv+0x1c4>
 8000768:	2302      	movs	r3, #2
 800076a:	425b      	negs	r3, r3
 800076c:	469c      	mov	ip, r3
 800076e:	9b00      	ldr	r3, [sp, #0]
 8000770:	44e0      	add	r8, ip
 8000772:	469c      	mov	ip, r3
 8000774:	4465      	add	r5, ip
 8000776:	429d      	cmp	r5, r3
 8000778:	419b      	sbcs	r3, r3
 800077a:	425b      	negs	r3, r3
 800077c:	191b      	adds	r3, r3, r4
 800077e:	18c0      	adds	r0, r0, r3
 8000780:	e64f      	b.n	8000422 <__aeabi_ddiv+0x1c6>
 8000782:	42b2      	cmp	r2, r6
 8000784:	d800      	bhi.n	8000788 <__aeabi_ddiv+0x52c>
 8000786:	e612      	b.n	80003ae <__aeabi_ddiv+0x152>
 8000788:	1e83      	subs	r3, r0, #2
 800078a:	1936      	adds	r6, r6, r4
 800078c:	e60f      	b.n	80003ae <__aeabi_ddiv+0x152>
 800078e:	428a      	cmp	r2, r1
 8000790:	d800      	bhi.n	8000794 <__aeabi_ddiv+0x538>
 8000792:	e5fa      	b.n	800038a <__aeabi_ddiv+0x12e>
 8000794:	1e83      	subs	r3, r0, #2
 8000796:	4698      	mov	r8, r3
 8000798:	1909      	adds	r1, r1, r4
 800079a:	e5f6      	b.n	800038a <__aeabi_ddiv+0x12e>
 800079c:	4b24      	ldr	r3, [pc, #144]	; (8000830 <__aeabi_ddiv+0x5d4>)
 800079e:	0028      	movs	r0, r5
 80007a0:	445b      	add	r3, fp
 80007a2:	4641      	mov	r1, r8
 80007a4:	409d      	lsls	r5, r3
 80007a6:	4099      	lsls	r1, r3
 80007a8:	40d0      	lsrs	r0, r2
 80007aa:	1e6b      	subs	r3, r5, #1
 80007ac:	419d      	sbcs	r5, r3
 80007ae:	4643      	mov	r3, r8
 80007b0:	4301      	orrs	r1, r0
 80007b2:	4329      	orrs	r1, r5
 80007b4:	40d3      	lsrs	r3, r2
 80007b6:	074a      	lsls	r2, r1, #29
 80007b8:	d100      	bne.n	80007bc <__aeabi_ddiv+0x560>
 80007ba:	e755      	b.n	8000668 <__aeabi_ddiv+0x40c>
 80007bc:	220f      	movs	r2, #15
 80007be:	400a      	ands	r2, r1
 80007c0:	2a04      	cmp	r2, #4
 80007c2:	d000      	beq.n	80007c6 <__aeabi_ddiv+0x56a>
 80007c4:	e74a      	b.n	800065c <__aeabi_ddiv+0x400>
 80007c6:	e74f      	b.n	8000668 <__aeabi_ddiv+0x40c>
 80007c8:	0015      	movs	r5, r2
 80007ca:	4286      	cmp	r6, r0
 80007cc:	d000      	beq.n	80007d0 <__aeabi_ddiv+0x574>
 80007ce:	e66d      	b.n	80004ac <__aeabi_ddiv+0x250>
 80007d0:	9a00      	ldr	r2, [sp, #0]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d000      	beq.n	80007d8 <__aeabi_ddiv+0x57c>
 80007d6:	e669      	b.n	80004ac <__aeabi_ddiv+0x250>
 80007d8:	e66a      	b.n	80004b0 <__aeabi_ddiv+0x254>
 80007da:	4b16      	ldr	r3, [pc, #88]	; (8000834 <__aeabi_ddiv+0x5d8>)
 80007dc:	445b      	add	r3, fp
 80007de:	2b00      	cmp	r3, #0
 80007e0:	dc00      	bgt.n	80007e4 <__aeabi_ddiv+0x588>
 80007e2:	e713      	b.n	800060c <__aeabi_ddiv+0x3b0>
 80007e4:	2501      	movs	r5, #1
 80007e6:	2100      	movs	r1, #0
 80007e8:	44a8      	add	r8, r5
 80007ea:	e66a      	b.n	80004c2 <__aeabi_ddiv+0x266>
 80007ec:	075d      	lsls	r5, r3, #29
 80007ee:	025b      	lsls	r3, r3, #9
 80007f0:	0b1a      	lsrs	r2, r3, #12
 80007f2:	08c9      	lsrs	r1, r1, #3
 80007f4:	2300      	movs	r3, #0
 80007f6:	430d      	orrs	r5, r1
 80007f8:	e587      	b.n	800030a <__aeabi_ddiv+0xae>
 80007fa:	9900      	ldr	r1, [sp, #0]
 80007fc:	3d02      	subs	r5, #2
 80007fe:	004a      	lsls	r2, r1, #1
 8000800:	428a      	cmp	r2, r1
 8000802:	41bf      	sbcs	r7, r7
 8000804:	427f      	negs	r7, r7
 8000806:	193f      	adds	r7, r7, r4
 8000808:	19f6      	adds	r6, r6, r7
 800080a:	9200      	str	r2, [sp, #0]
 800080c:	e7dd      	b.n	80007ca <__aeabi_ddiv+0x56e>
 800080e:	2280      	movs	r2, #128	; 0x80
 8000810:	4643      	mov	r3, r8
 8000812:	0312      	lsls	r2, r2, #12
 8000814:	431a      	orrs	r2, r3
 8000816:	0312      	lsls	r2, r2, #12
 8000818:	4b03      	ldr	r3, [pc, #12]	; (8000828 <__aeabi_ddiv+0x5cc>)
 800081a:	0b12      	lsrs	r2, r2, #12
 800081c:	e575      	b.n	800030a <__aeabi_ddiv+0xae>
 800081e:	9900      	ldr	r1, [sp, #0]
 8000820:	4299      	cmp	r1, r3
 8000822:	d3ea      	bcc.n	80007fa <__aeabi_ddiv+0x59e>
 8000824:	0015      	movs	r5, r2
 8000826:	e7d3      	b.n	80007d0 <__aeabi_ddiv+0x574>
 8000828:	000007ff 	.word	0x000007ff
 800082c:	0000043e 	.word	0x0000043e
 8000830:	0000041e 	.word	0x0000041e
 8000834:	000003ff 	.word	0x000003ff

08000838 <__aeabi_dmul>:
 8000838:	b5f0      	push	{r4, r5, r6, r7, lr}
 800083a:	4645      	mov	r5, r8
 800083c:	46de      	mov	lr, fp
 800083e:	4657      	mov	r7, sl
 8000840:	464e      	mov	r6, r9
 8000842:	b5e0      	push	{r5, r6, r7, lr}
 8000844:	001f      	movs	r7, r3
 8000846:	030b      	lsls	r3, r1, #12
 8000848:	0b1b      	lsrs	r3, r3, #12
 800084a:	469b      	mov	fp, r3
 800084c:	004d      	lsls	r5, r1, #1
 800084e:	0fcb      	lsrs	r3, r1, #31
 8000850:	0004      	movs	r4, r0
 8000852:	4691      	mov	r9, r2
 8000854:	4698      	mov	r8, r3
 8000856:	b087      	sub	sp, #28
 8000858:	0d6d      	lsrs	r5, r5, #21
 800085a:	d100      	bne.n	800085e <__aeabi_dmul+0x26>
 800085c:	e1cd      	b.n	8000bfa <__aeabi_dmul+0x3c2>
 800085e:	4bce      	ldr	r3, [pc, #824]	; (8000b98 <__aeabi_dmul+0x360>)
 8000860:	429d      	cmp	r5, r3
 8000862:	d100      	bne.n	8000866 <__aeabi_dmul+0x2e>
 8000864:	e1e9      	b.n	8000c3a <__aeabi_dmul+0x402>
 8000866:	465a      	mov	r2, fp
 8000868:	0f43      	lsrs	r3, r0, #29
 800086a:	00d2      	lsls	r2, r2, #3
 800086c:	4313      	orrs	r3, r2
 800086e:	2280      	movs	r2, #128	; 0x80
 8000870:	0412      	lsls	r2, r2, #16
 8000872:	431a      	orrs	r2, r3
 8000874:	00c3      	lsls	r3, r0, #3
 8000876:	469a      	mov	sl, r3
 8000878:	4bc8      	ldr	r3, [pc, #800]	; (8000b9c <__aeabi_dmul+0x364>)
 800087a:	4693      	mov	fp, r2
 800087c:	469c      	mov	ip, r3
 800087e:	2300      	movs	r3, #0
 8000880:	2600      	movs	r6, #0
 8000882:	4465      	add	r5, ip
 8000884:	9300      	str	r3, [sp, #0]
 8000886:	033c      	lsls	r4, r7, #12
 8000888:	007b      	lsls	r3, r7, #1
 800088a:	4648      	mov	r0, r9
 800088c:	0b24      	lsrs	r4, r4, #12
 800088e:	0d5b      	lsrs	r3, r3, #21
 8000890:	0fff      	lsrs	r7, r7, #31
 8000892:	2b00      	cmp	r3, #0
 8000894:	d100      	bne.n	8000898 <__aeabi_dmul+0x60>
 8000896:	e189      	b.n	8000bac <__aeabi_dmul+0x374>
 8000898:	4abf      	ldr	r2, [pc, #764]	; (8000b98 <__aeabi_dmul+0x360>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d019      	beq.n	80008d2 <__aeabi_dmul+0x9a>
 800089e:	0f42      	lsrs	r2, r0, #29
 80008a0:	00e4      	lsls	r4, r4, #3
 80008a2:	4322      	orrs	r2, r4
 80008a4:	2480      	movs	r4, #128	; 0x80
 80008a6:	0424      	lsls	r4, r4, #16
 80008a8:	4314      	orrs	r4, r2
 80008aa:	4abc      	ldr	r2, [pc, #752]	; (8000b9c <__aeabi_dmul+0x364>)
 80008ac:	2100      	movs	r1, #0
 80008ae:	4694      	mov	ip, r2
 80008b0:	4642      	mov	r2, r8
 80008b2:	4463      	add	r3, ip
 80008b4:	195b      	adds	r3, r3, r5
 80008b6:	9301      	str	r3, [sp, #4]
 80008b8:	9b01      	ldr	r3, [sp, #4]
 80008ba:	407a      	eors	r2, r7
 80008bc:	3301      	adds	r3, #1
 80008be:	00c0      	lsls	r0, r0, #3
 80008c0:	b2d2      	uxtb	r2, r2
 80008c2:	9302      	str	r3, [sp, #8]
 80008c4:	2e0a      	cmp	r6, #10
 80008c6:	dd1c      	ble.n	8000902 <__aeabi_dmul+0xca>
 80008c8:	003a      	movs	r2, r7
 80008ca:	2e0b      	cmp	r6, #11
 80008cc:	d05e      	beq.n	800098c <__aeabi_dmul+0x154>
 80008ce:	4647      	mov	r7, r8
 80008d0:	e056      	b.n	8000980 <__aeabi_dmul+0x148>
 80008d2:	4649      	mov	r1, r9
 80008d4:	4bb0      	ldr	r3, [pc, #704]	; (8000b98 <__aeabi_dmul+0x360>)
 80008d6:	4321      	orrs	r1, r4
 80008d8:	18eb      	adds	r3, r5, r3
 80008da:	9301      	str	r3, [sp, #4]
 80008dc:	2900      	cmp	r1, #0
 80008de:	d12a      	bne.n	8000936 <__aeabi_dmul+0xfe>
 80008e0:	2080      	movs	r0, #128	; 0x80
 80008e2:	2202      	movs	r2, #2
 80008e4:	0100      	lsls	r0, r0, #4
 80008e6:	002b      	movs	r3, r5
 80008e8:	4684      	mov	ip, r0
 80008ea:	4316      	orrs	r6, r2
 80008ec:	4642      	mov	r2, r8
 80008ee:	4463      	add	r3, ip
 80008f0:	407a      	eors	r2, r7
 80008f2:	b2d2      	uxtb	r2, r2
 80008f4:	9302      	str	r3, [sp, #8]
 80008f6:	2e0a      	cmp	r6, #10
 80008f8:	dd00      	ble.n	80008fc <__aeabi_dmul+0xc4>
 80008fa:	e231      	b.n	8000d60 <__aeabi_dmul+0x528>
 80008fc:	2000      	movs	r0, #0
 80008fe:	2400      	movs	r4, #0
 8000900:	2102      	movs	r1, #2
 8000902:	2e02      	cmp	r6, #2
 8000904:	dc26      	bgt.n	8000954 <__aeabi_dmul+0x11c>
 8000906:	3e01      	subs	r6, #1
 8000908:	2e01      	cmp	r6, #1
 800090a:	d852      	bhi.n	80009b2 <__aeabi_dmul+0x17a>
 800090c:	2902      	cmp	r1, #2
 800090e:	d04c      	beq.n	80009aa <__aeabi_dmul+0x172>
 8000910:	2901      	cmp	r1, #1
 8000912:	d000      	beq.n	8000916 <__aeabi_dmul+0xde>
 8000914:	e118      	b.n	8000b48 <__aeabi_dmul+0x310>
 8000916:	2300      	movs	r3, #0
 8000918:	2400      	movs	r4, #0
 800091a:	2500      	movs	r5, #0
 800091c:	051b      	lsls	r3, r3, #20
 800091e:	4323      	orrs	r3, r4
 8000920:	07d2      	lsls	r2, r2, #31
 8000922:	4313      	orrs	r3, r2
 8000924:	0028      	movs	r0, r5
 8000926:	0019      	movs	r1, r3
 8000928:	b007      	add	sp, #28
 800092a:	bcf0      	pop	{r4, r5, r6, r7}
 800092c:	46bb      	mov	fp, r7
 800092e:	46b2      	mov	sl, r6
 8000930:	46a9      	mov	r9, r5
 8000932:	46a0      	mov	r8, r4
 8000934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000936:	2180      	movs	r1, #128	; 0x80
 8000938:	2203      	movs	r2, #3
 800093a:	0109      	lsls	r1, r1, #4
 800093c:	002b      	movs	r3, r5
 800093e:	468c      	mov	ip, r1
 8000940:	4316      	orrs	r6, r2
 8000942:	4642      	mov	r2, r8
 8000944:	4463      	add	r3, ip
 8000946:	407a      	eors	r2, r7
 8000948:	b2d2      	uxtb	r2, r2
 800094a:	9302      	str	r3, [sp, #8]
 800094c:	2e0a      	cmp	r6, #10
 800094e:	dd00      	ble.n	8000952 <__aeabi_dmul+0x11a>
 8000950:	e228      	b.n	8000da4 <__aeabi_dmul+0x56c>
 8000952:	2103      	movs	r1, #3
 8000954:	2501      	movs	r5, #1
 8000956:	40b5      	lsls	r5, r6
 8000958:	46ac      	mov	ip, r5
 800095a:	26a6      	movs	r6, #166	; 0xa6
 800095c:	4663      	mov	r3, ip
 800095e:	00f6      	lsls	r6, r6, #3
 8000960:	4035      	ands	r5, r6
 8000962:	4233      	tst	r3, r6
 8000964:	d10b      	bne.n	800097e <__aeabi_dmul+0x146>
 8000966:	2690      	movs	r6, #144	; 0x90
 8000968:	00b6      	lsls	r6, r6, #2
 800096a:	4233      	tst	r3, r6
 800096c:	d118      	bne.n	80009a0 <__aeabi_dmul+0x168>
 800096e:	3eb9      	subs	r6, #185	; 0xb9
 8000970:	3eff      	subs	r6, #255	; 0xff
 8000972:	421e      	tst	r6, r3
 8000974:	d01d      	beq.n	80009b2 <__aeabi_dmul+0x17a>
 8000976:	46a3      	mov	fp, r4
 8000978:	4682      	mov	sl, r0
 800097a:	9100      	str	r1, [sp, #0]
 800097c:	e000      	b.n	8000980 <__aeabi_dmul+0x148>
 800097e:	0017      	movs	r7, r2
 8000980:	9900      	ldr	r1, [sp, #0]
 8000982:	003a      	movs	r2, r7
 8000984:	2902      	cmp	r1, #2
 8000986:	d010      	beq.n	80009aa <__aeabi_dmul+0x172>
 8000988:	465c      	mov	r4, fp
 800098a:	4650      	mov	r0, sl
 800098c:	2903      	cmp	r1, #3
 800098e:	d1bf      	bne.n	8000910 <__aeabi_dmul+0xd8>
 8000990:	2380      	movs	r3, #128	; 0x80
 8000992:	031b      	lsls	r3, r3, #12
 8000994:	431c      	orrs	r4, r3
 8000996:	0324      	lsls	r4, r4, #12
 8000998:	0005      	movs	r5, r0
 800099a:	4b7f      	ldr	r3, [pc, #508]	; (8000b98 <__aeabi_dmul+0x360>)
 800099c:	0b24      	lsrs	r4, r4, #12
 800099e:	e7bd      	b.n	800091c <__aeabi_dmul+0xe4>
 80009a0:	2480      	movs	r4, #128	; 0x80
 80009a2:	2200      	movs	r2, #0
 80009a4:	4b7c      	ldr	r3, [pc, #496]	; (8000b98 <__aeabi_dmul+0x360>)
 80009a6:	0324      	lsls	r4, r4, #12
 80009a8:	e7b8      	b.n	800091c <__aeabi_dmul+0xe4>
 80009aa:	2400      	movs	r4, #0
 80009ac:	2500      	movs	r5, #0
 80009ae:	4b7a      	ldr	r3, [pc, #488]	; (8000b98 <__aeabi_dmul+0x360>)
 80009b0:	e7b4      	b.n	800091c <__aeabi_dmul+0xe4>
 80009b2:	4653      	mov	r3, sl
 80009b4:	041e      	lsls	r6, r3, #16
 80009b6:	0c36      	lsrs	r6, r6, #16
 80009b8:	0c1f      	lsrs	r7, r3, #16
 80009ba:	0033      	movs	r3, r6
 80009bc:	0c01      	lsrs	r1, r0, #16
 80009be:	0400      	lsls	r0, r0, #16
 80009c0:	0c00      	lsrs	r0, r0, #16
 80009c2:	4343      	muls	r3, r0
 80009c4:	4698      	mov	r8, r3
 80009c6:	0003      	movs	r3, r0
 80009c8:	437b      	muls	r3, r7
 80009ca:	4699      	mov	r9, r3
 80009cc:	0033      	movs	r3, r6
 80009ce:	434b      	muls	r3, r1
 80009d0:	469c      	mov	ip, r3
 80009d2:	4643      	mov	r3, r8
 80009d4:	000d      	movs	r5, r1
 80009d6:	0c1b      	lsrs	r3, r3, #16
 80009d8:	469a      	mov	sl, r3
 80009da:	437d      	muls	r5, r7
 80009dc:	44cc      	add	ip, r9
 80009de:	44d4      	add	ip, sl
 80009e0:	9500      	str	r5, [sp, #0]
 80009e2:	45e1      	cmp	r9, ip
 80009e4:	d904      	bls.n	80009f0 <__aeabi_dmul+0x1b8>
 80009e6:	2380      	movs	r3, #128	; 0x80
 80009e8:	025b      	lsls	r3, r3, #9
 80009ea:	4699      	mov	r9, r3
 80009ec:	444d      	add	r5, r9
 80009ee:	9500      	str	r5, [sp, #0]
 80009f0:	4663      	mov	r3, ip
 80009f2:	0c1b      	lsrs	r3, r3, #16
 80009f4:	001d      	movs	r5, r3
 80009f6:	4663      	mov	r3, ip
 80009f8:	041b      	lsls	r3, r3, #16
 80009fa:	469c      	mov	ip, r3
 80009fc:	4643      	mov	r3, r8
 80009fe:	041b      	lsls	r3, r3, #16
 8000a00:	0c1b      	lsrs	r3, r3, #16
 8000a02:	4698      	mov	r8, r3
 8000a04:	4663      	mov	r3, ip
 8000a06:	4443      	add	r3, r8
 8000a08:	9303      	str	r3, [sp, #12]
 8000a0a:	0c23      	lsrs	r3, r4, #16
 8000a0c:	4698      	mov	r8, r3
 8000a0e:	0033      	movs	r3, r6
 8000a10:	0424      	lsls	r4, r4, #16
 8000a12:	0c24      	lsrs	r4, r4, #16
 8000a14:	4363      	muls	r3, r4
 8000a16:	469c      	mov	ip, r3
 8000a18:	0023      	movs	r3, r4
 8000a1a:	437b      	muls	r3, r7
 8000a1c:	4699      	mov	r9, r3
 8000a1e:	4643      	mov	r3, r8
 8000a20:	435e      	muls	r6, r3
 8000a22:	435f      	muls	r7, r3
 8000a24:	444e      	add	r6, r9
 8000a26:	4663      	mov	r3, ip
 8000a28:	46b2      	mov	sl, r6
 8000a2a:	0c1e      	lsrs	r6, r3, #16
 8000a2c:	4456      	add	r6, sl
 8000a2e:	45b1      	cmp	r9, r6
 8000a30:	d903      	bls.n	8000a3a <__aeabi_dmul+0x202>
 8000a32:	2380      	movs	r3, #128	; 0x80
 8000a34:	025b      	lsls	r3, r3, #9
 8000a36:	4699      	mov	r9, r3
 8000a38:	444f      	add	r7, r9
 8000a3a:	0c33      	lsrs	r3, r6, #16
 8000a3c:	4699      	mov	r9, r3
 8000a3e:	003b      	movs	r3, r7
 8000a40:	444b      	add	r3, r9
 8000a42:	9305      	str	r3, [sp, #20]
 8000a44:	4663      	mov	r3, ip
 8000a46:	46ac      	mov	ip, r5
 8000a48:	041f      	lsls	r7, r3, #16
 8000a4a:	0c3f      	lsrs	r7, r7, #16
 8000a4c:	0436      	lsls	r6, r6, #16
 8000a4e:	19f6      	adds	r6, r6, r7
 8000a50:	44b4      	add	ip, r6
 8000a52:	4663      	mov	r3, ip
 8000a54:	9304      	str	r3, [sp, #16]
 8000a56:	465b      	mov	r3, fp
 8000a58:	0c1b      	lsrs	r3, r3, #16
 8000a5a:	469c      	mov	ip, r3
 8000a5c:	465b      	mov	r3, fp
 8000a5e:	041f      	lsls	r7, r3, #16
 8000a60:	0c3f      	lsrs	r7, r7, #16
 8000a62:	003b      	movs	r3, r7
 8000a64:	4343      	muls	r3, r0
 8000a66:	4699      	mov	r9, r3
 8000a68:	4663      	mov	r3, ip
 8000a6a:	4343      	muls	r3, r0
 8000a6c:	469a      	mov	sl, r3
 8000a6e:	464b      	mov	r3, r9
 8000a70:	4660      	mov	r0, ip
 8000a72:	0c1b      	lsrs	r3, r3, #16
 8000a74:	469b      	mov	fp, r3
 8000a76:	4348      	muls	r0, r1
 8000a78:	4379      	muls	r1, r7
 8000a7a:	4451      	add	r1, sl
 8000a7c:	4459      	add	r1, fp
 8000a7e:	458a      	cmp	sl, r1
 8000a80:	d903      	bls.n	8000a8a <__aeabi_dmul+0x252>
 8000a82:	2380      	movs	r3, #128	; 0x80
 8000a84:	025b      	lsls	r3, r3, #9
 8000a86:	469a      	mov	sl, r3
 8000a88:	4450      	add	r0, sl
 8000a8a:	0c0b      	lsrs	r3, r1, #16
 8000a8c:	469a      	mov	sl, r3
 8000a8e:	464b      	mov	r3, r9
 8000a90:	041b      	lsls	r3, r3, #16
 8000a92:	0c1b      	lsrs	r3, r3, #16
 8000a94:	4699      	mov	r9, r3
 8000a96:	003b      	movs	r3, r7
 8000a98:	4363      	muls	r3, r4
 8000a9a:	0409      	lsls	r1, r1, #16
 8000a9c:	4645      	mov	r5, r8
 8000a9e:	4449      	add	r1, r9
 8000aa0:	4699      	mov	r9, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	435c      	muls	r4, r3
 8000aa6:	436b      	muls	r3, r5
 8000aa8:	469c      	mov	ip, r3
 8000aaa:	464b      	mov	r3, r9
 8000aac:	0c1b      	lsrs	r3, r3, #16
 8000aae:	4698      	mov	r8, r3
 8000ab0:	436f      	muls	r7, r5
 8000ab2:	193f      	adds	r7, r7, r4
 8000ab4:	4447      	add	r7, r8
 8000ab6:	4450      	add	r0, sl
 8000ab8:	42bc      	cmp	r4, r7
 8000aba:	d903      	bls.n	8000ac4 <__aeabi_dmul+0x28c>
 8000abc:	2380      	movs	r3, #128	; 0x80
 8000abe:	025b      	lsls	r3, r3, #9
 8000ac0:	4698      	mov	r8, r3
 8000ac2:	44c4      	add	ip, r8
 8000ac4:	9b04      	ldr	r3, [sp, #16]
 8000ac6:	9d00      	ldr	r5, [sp, #0]
 8000ac8:	4698      	mov	r8, r3
 8000aca:	4445      	add	r5, r8
 8000acc:	42b5      	cmp	r5, r6
 8000ace:	41b6      	sbcs	r6, r6
 8000ad0:	4273      	negs	r3, r6
 8000ad2:	4698      	mov	r8, r3
 8000ad4:	464b      	mov	r3, r9
 8000ad6:	041e      	lsls	r6, r3, #16
 8000ad8:	9b05      	ldr	r3, [sp, #20]
 8000ada:	043c      	lsls	r4, r7, #16
 8000adc:	4699      	mov	r9, r3
 8000ade:	0c36      	lsrs	r6, r6, #16
 8000ae0:	19a4      	adds	r4, r4, r6
 8000ae2:	444c      	add	r4, r9
 8000ae4:	46a1      	mov	r9, r4
 8000ae6:	4683      	mov	fp, r0
 8000ae8:	186e      	adds	r6, r5, r1
 8000aea:	44c1      	add	r9, r8
 8000aec:	428e      	cmp	r6, r1
 8000aee:	4189      	sbcs	r1, r1
 8000af0:	44cb      	add	fp, r9
 8000af2:	465d      	mov	r5, fp
 8000af4:	4249      	negs	r1, r1
 8000af6:	186d      	adds	r5, r5, r1
 8000af8:	429c      	cmp	r4, r3
 8000afa:	41a4      	sbcs	r4, r4
 8000afc:	45c1      	cmp	r9, r8
 8000afe:	419b      	sbcs	r3, r3
 8000b00:	4583      	cmp	fp, r0
 8000b02:	4180      	sbcs	r0, r0
 8000b04:	428d      	cmp	r5, r1
 8000b06:	4189      	sbcs	r1, r1
 8000b08:	425b      	negs	r3, r3
 8000b0a:	4264      	negs	r4, r4
 8000b0c:	431c      	orrs	r4, r3
 8000b0e:	4240      	negs	r0, r0
 8000b10:	9b03      	ldr	r3, [sp, #12]
 8000b12:	4249      	negs	r1, r1
 8000b14:	4301      	orrs	r1, r0
 8000b16:	0270      	lsls	r0, r6, #9
 8000b18:	0c3f      	lsrs	r7, r7, #16
 8000b1a:	4318      	orrs	r0, r3
 8000b1c:	19e4      	adds	r4, r4, r7
 8000b1e:	1e47      	subs	r7, r0, #1
 8000b20:	41b8      	sbcs	r0, r7
 8000b22:	1864      	adds	r4, r4, r1
 8000b24:	4464      	add	r4, ip
 8000b26:	0df6      	lsrs	r6, r6, #23
 8000b28:	0261      	lsls	r1, r4, #9
 8000b2a:	4330      	orrs	r0, r6
 8000b2c:	0dec      	lsrs	r4, r5, #23
 8000b2e:	026e      	lsls	r6, r5, #9
 8000b30:	430c      	orrs	r4, r1
 8000b32:	4330      	orrs	r0, r6
 8000b34:	01c9      	lsls	r1, r1, #7
 8000b36:	d400      	bmi.n	8000b3a <__aeabi_dmul+0x302>
 8000b38:	e0f1      	b.n	8000d1e <__aeabi_dmul+0x4e6>
 8000b3a:	2101      	movs	r1, #1
 8000b3c:	0843      	lsrs	r3, r0, #1
 8000b3e:	4001      	ands	r1, r0
 8000b40:	430b      	orrs	r3, r1
 8000b42:	07e0      	lsls	r0, r4, #31
 8000b44:	4318      	orrs	r0, r3
 8000b46:	0864      	lsrs	r4, r4, #1
 8000b48:	4915      	ldr	r1, [pc, #84]	; (8000ba0 <__aeabi_dmul+0x368>)
 8000b4a:	9b02      	ldr	r3, [sp, #8]
 8000b4c:	468c      	mov	ip, r1
 8000b4e:	4463      	add	r3, ip
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	dc00      	bgt.n	8000b56 <__aeabi_dmul+0x31e>
 8000b54:	e097      	b.n	8000c86 <__aeabi_dmul+0x44e>
 8000b56:	0741      	lsls	r1, r0, #29
 8000b58:	d009      	beq.n	8000b6e <__aeabi_dmul+0x336>
 8000b5a:	210f      	movs	r1, #15
 8000b5c:	4001      	ands	r1, r0
 8000b5e:	2904      	cmp	r1, #4
 8000b60:	d005      	beq.n	8000b6e <__aeabi_dmul+0x336>
 8000b62:	1d01      	adds	r1, r0, #4
 8000b64:	4281      	cmp	r1, r0
 8000b66:	4180      	sbcs	r0, r0
 8000b68:	4240      	negs	r0, r0
 8000b6a:	1824      	adds	r4, r4, r0
 8000b6c:	0008      	movs	r0, r1
 8000b6e:	01e1      	lsls	r1, r4, #7
 8000b70:	d506      	bpl.n	8000b80 <__aeabi_dmul+0x348>
 8000b72:	2180      	movs	r1, #128	; 0x80
 8000b74:	00c9      	lsls	r1, r1, #3
 8000b76:	468c      	mov	ip, r1
 8000b78:	4b0a      	ldr	r3, [pc, #40]	; (8000ba4 <__aeabi_dmul+0x36c>)
 8000b7a:	401c      	ands	r4, r3
 8000b7c:	9b02      	ldr	r3, [sp, #8]
 8000b7e:	4463      	add	r3, ip
 8000b80:	4909      	ldr	r1, [pc, #36]	; (8000ba8 <__aeabi_dmul+0x370>)
 8000b82:	428b      	cmp	r3, r1
 8000b84:	dd00      	ble.n	8000b88 <__aeabi_dmul+0x350>
 8000b86:	e710      	b.n	80009aa <__aeabi_dmul+0x172>
 8000b88:	0761      	lsls	r1, r4, #29
 8000b8a:	08c5      	lsrs	r5, r0, #3
 8000b8c:	0264      	lsls	r4, r4, #9
 8000b8e:	055b      	lsls	r3, r3, #21
 8000b90:	430d      	orrs	r5, r1
 8000b92:	0b24      	lsrs	r4, r4, #12
 8000b94:	0d5b      	lsrs	r3, r3, #21
 8000b96:	e6c1      	b.n	800091c <__aeabi_dmul+0xe4>
 8000b98:	000007ff 	.word	0x000007ff
 8000b9c:	fffffc01 	.word	0xfffffc01
 8000ba0:	000003ff 	.word	0x000003ff
 8000ba4:	feffffff 	.word	0xfeffffff
 8000ba8:	000007fe 	.word	0x000007fe
 8000bac:	464b      	mov	r3, r9
 8000bae:	4323      	orrs	r3, r4
 8000bb0:	d059      	beq.n	8000c66 <__aeabi_dmul+0x42e>
 8000bb2:	2c00      	cmp	r4, #0
 8000bb4:	d100      	bne.n	8000bb8 <__aeabi_dmul+0x380>
 8000bb6:	e0a3      	b.n	8000d00 <__aeabi_dmul+0x4c8>
 8000bb8:	0020      	movs	r0, r4
 8000bba:	f7ff fb31 	bl	8000220 <__clzsi2>
 8000bbe:	0001      	movs	r1, r0
 8000bc0:	0003      	movs	r3, r0
 8000bc2:	390b      	subs	r1, #11
 8000bc4:	221d      	movs	r2, #29
 8000bc6:	1a52      	subs	r2, r2, r1
 8000bc8:	4649      	mov	r1, r9
 8000bca:	0018      	movs	r0, r3
 8000bcc:	40d1      	lsrs	r1, r2
 8000bce:	464a      	mov	r2, r9
 8000bd0:	3808      	subs	r0, #8
 8000bd2:	4082      	lsls	r2, r0
 8000bd4:	4084      	lsls	r4, r0
 8000bd6:	0010      	movs	r0, r2
 8000bd8:	430c      	orrs	r4, r1
 8000bda:	4a74      	ldr	r2, [pc, #464]	; (8000dac <__aeabi_dmul+0x574>)
 8000bdc:	1aeb      	subs	r3, r5, r3
 8000bde:	4694      	mov	ip, r2
 8000be0:	4642      	mov	r2, r8
 8000be2:	4463      	add	r3, ip
 8000be4:	9301      	str	r3, [sp, #4]
 8000be6:	9b01      	ldr	r3, [sp, #4]
 8000be8:	407a      	eors	r2, r7
 8000bea:	3301      	adds	r3, #1
 8000bec:	2100      	movs	r1, #0
 8000bee:	b2d2      	uxtb	r2, r2
 8000bf0:	9302      	str	r3, [sp, #8]
 8000bf2:	2e0a      	cmp	r6, #10
 8000bf4:	dd00      	ble.n	8000bf8 <__aeabi_dmul+0x3c0>
 8000bf6:	e667      	b.n	80008c8 <__aeabi_dmul+0x90>
 8000bf8:	e683      	b.n	8000902 <__aeabi_dmul+0xca>
 8000bfa:	465b      	mov	r3, fp
 8000bfc:	4303      	orrs	r3, r0
 8000bfe:	469a      	mov	sl, r3
 8000c00:	d02a      	beq.n	8000c58 <__aeabi_dmul+0x420>
 8000c02:	465b      	mov	r3, fp
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d06d      	beq.n	8000ce4 <__aeabi_dmul+0x4ac>
 8000c08:	4658      	mov	r0, fp
 8000c0a:	f7ff fb09 	bl	8000220 <__clzsi2>
 8000c0e:	0001      	movs	r1, r0
 8000c10:	0003      	movs	r3, r0
 8000c12:	390b      	subs	r1, #11
 8000c14:	221d      	movs	r2, #29
 8000c16:	1a52      	subs	r2, r2, r1
 8000c18:	0021      	movs	r1, r4
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	465d      	mov	r5, fp
 8000c1e:	40d1      	lsrs	r1, r2
 8000c20:	3808      	subs	r0, #8
 8000c22:	4085      	lsls	r5, r0
 8000c24:	000a      	movs	r2, r1
 8000c26:	4084      	lsls	r4, r0
 8000c28:	432a      	orrs	r2, r5
 8000c2a:	4693      	mov	fp, r2
 8000c2c:	46a2      	mov	sl, r4
 8000c2e:	4d5f      	ldr	r5, [pc, #380]	; (8000dac <__aeabi_dmul+0x574>)
 8000c30:	2600      	movs	r6, #0
 8000c32:	1aed      	subs	r5, r5, r3
 8000c34:	2300      	movs	r3, #0
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	e625      	b.n	8000886 <__aeabi_dmul+0x4e>
 8000c3a:	465b      	mov	r3, fp
 8000c3c:	4303      	orrs	r3, r0
 8000c3e:	469a      	mov	sl, r3
 8000c40:	d105      	bne.n	8000c4e <__aeabi_dmul+0x416>
 8000c42:	2300      	movs	r3, #0
 8000c44:	469b      	mov	fp, r3
 8000c46:	3302      	adds	r3, #2
 8000c48:	2608      	movs	r6, #8
 8000c4a:	9300      	str	r3, [sp, #0]
 8000c4c:	e61b      	b.n	8000886 <__aeabi_dmul+0x4e>
 8000c4e:	2303      	movs	r3, #3
 8000c50:	4682      	mov	sl, r0
 8000c52:	260c      	movs	r6, #12
 8000c54:	9300      	str	r3, [sp, #0]
 8000c56:	e616      	b.n	8000886 <__aeabi_dmul+0x4e>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	469b      	mov	fp, r3
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	2604      	movs	r6, #4
 8000c60:	2500      	movs	r5, #0
 8000c62:	9300      	str	r3, [sp, #0]
 8000c64:	e60f      	b.n	8000886 <__aeabi_dmul+0x4e>
 8000c66:	4642      	mov	r2, r8
 8000c68:	3301      	adds	r3, #1
 8000c6a:	9501      	str	r5, [sp, #4]
 8000c6c:	431e      	orrs	r6, r3
 8000c6e:	9b01      	ldr	r3, [sp, #4]
 8000c70:	407a      	eors	r2, r7
 8000c72:	3301      	adds	r3, #1
 8000c74:	2400      	movs	r4, #0
 8000c76:	2000      	movs	r0, #0
 8000c78:	2101      	movs	r1, #1
 8000c7a:	b2d2      	uxtb	r2, r2
 8000c7c:	9302      	str	r3, [sp, #8]
 8000c7e:	2e0a      	cmp	r6, #10
 8000c80:	dd00      	ble.n	8000c84 <__aeabi_dmul+0x44c>
 8000c82:	e621      	b.n	80008c8 <__aeabi_dmul+0x90>
 8000c84:	e63d      	b.n	8000902 <__aeabi_dmul+0xca>
 8000c86:	2101      	movs	r1, #1
 8000c88:	1ac9      	subs	r1, r1, r3
 8000c8a:	2938      	cmp	r1, #56	; 0x38
 8000c8c:	dd00      	ble.n	8000c90 <__aeabi_dmul+0x458>
 8000c8e:	e642      	b.n	8000916 <__aeabi_dmul+0xde>
 8000c90:	291f      	cmp	r1, #31
 8000c92:	dd47      	ble.n	8000d24 <__aeabi_dmul+0x4ec>
 8000c94:	261f      	movs	r6, #31
 8000c96:	0025      	movs	r5, r4
 8000c98:	4276      	negs	r6, r6
 8000c9a:	1af3      	subs	r3, r6, r3
 8000c9c:	40dd      	lsrs	r5, r3
 8000c9e:	002b      	movs	r3, r5
 8000ca0:	2920      	cmp	r1, #32
 8000ca2:	d005      	beq.n	8000cb0 <__aeabi_dmul+0x478>
 8000ca4:	4942      	ldr	r1, [pc, #264]	; (8000db0 <__aeabi_dmul+0x578>)
 8000ca6:	9d02      	ldr	r5, [sp, #8]
 8000ca8:	468c      	mov	ip, r1
 8000caa:	4465      	add	r5, ip
 8000cac:	40ac      	lsls	r4, r5
 8000cae:	4320      	orrs	r0, r4
 8000cb0:	1e41      	subs	r1, r0, #1
 8000cb2:	4188      	sbcs	r0, r1
 8000cb4:	4318      	orrs	r0, r3
 8000cb6:	2307      	movs	r3, #7
 8000cb8:	001d      	movs	r5, r3
 8000cba:	2400      	movs	r4, #0
 8000cbc:	4005      	ands	r5, r0
 8000cbe:	4203      	tst	r3, r0
 8000cc0:	d04a      	beq.n	8000d58 <__aeabi_dmul+0x520>
 8000cc2:	230f      	movs	r3, #15
 8000cc4:	2400      	movs	r4, #0
 8000cc6:	4003      	ands	r3, r0
 8000cc8:	2b04      	cmp	r3, #4
 8000cca:	d042      	beq.n	8000d52 <__aeabi_dmul+0x51a>
 8000ccc:	1d03      	adds	r3, r0, #4
 8000cce:	4283      	cmp	r3, r0
 8000cd0:	4180      	sbcs	r0, r0
 8000cd2:	4240      	negs	r0, r0
 8000cd4:	1824      	adds	r4, r4, r0
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	0223      	lsls	r3, r4, #8
 8000cda:	d53a      	bpl.n	8000d52 <__aeabi_dmul+0x51a>
 8000cdc:	2301      	movs	r3, #1
 8000cde:	2400      	movs	r4, #0
 8000ce0:	2500      	movs	r5, #0
 8000ce2:	e61b      	b.n	800091c <__aeabi_dmul+0xe4>
 8000ce4:	f7ff fa9c 	bl	8000220 <__clzsi2>
 8000ce8:	0001      	movs	r1, r0
 8000cea:	0003      	movs	r3, r0
 8000cec:	3115      	adds	r1, #21
 8000cee:	3320      	adds	r3, #32
 8000cf0:	291c      	cmp	r1, #28
 8000cf2:	dd8f      	ble.n	8000c14 <__aeabi_dmul+0x3dc>
 8000cf4:	3808      	subs	r0, #8
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	4084      	lsls	r4, r0
 8000cfa:	4692      	mov	sl, r2
 8000cfc:	46a3      	mov	fp, r4
 8000cfe:	e796      	b.n	8000c2e <__aeabi_dmul+0x3f6>
 8000d00:	f7ff fa8e 	bl	8000220 <__clzsi2>
 8000d04:	0001      	movs	r1, r0
 8000d06:	0003      	movs	r3, r0
 8000d08:	3115      	adds	r1, #21
 8000d0a:	3320      	adds	r3, #32
 8000d0c:	291c      	cmp	r1, #28
 8000d0e:	dc00      	bgt.n	8000d12 <__aeabi_dmul+0x4da>
 8000d10:	e758      	b.n	8000bc4 <__aeabi_dmul+0x38c>
 8000d12:	0002      	movs	r2, r0
 8000d14:	464c      	mov	r4, r9
 8000d16:	3a08      	subs	r2, #8
 8000d18:	2000      	movs	r0, #0
 8000d1a:	4094      	lsls	r4, r2
 8000d1c:	e75d      	b.n	8000bda <__aeabi_dmul+0x3a2>
 8000d1e:	9b01      	ldr	r3, [sp, #4]
 8000d20:	9302      	str	r3, [sp, #8]
 8000d22:	e711      	b.n	8000b48 <__aeabi_dmul+0x310>
 8000d24:	4b23      	ldr	r3, [pc, #140]	; (8000db4 <__aeabi_dmul+0x57c>)
 8000d26:	0026      	movs	r6, r4
 8000d28:	469c      	mov	ip, r3
 8000d2a:	0003      	movs	r3, r0
 8000d2c:	9d02      	ldr	r5, [sp, #8]
 8000d2e:	40cb      	lsrs	r3, r1
 8000d30:	4465      	add	r5, ip
 8000d32:	40ae      	lsls	r6, r5
 8000d34:	431e      	orrs	r6, r3
 8000d36:	0003      	movs	r3, r0
 8000d38:	40ab      	lsls	r3, r5
 8000d3a:	1e58      	subs	r0, r3, #1
 8000d3c:	4183      	sbcs	r3, r0
 8000d3e:	0030      	movs	r0, r6
 8000d40:	4318      	orrs	r0, r3
 8000d42:	40cc      	lsrs	r4, r1
 8000d44:	0743      	lsls	r3, r0, #29
 8000d46:	d0c7      	beq.n	8000cd8 <__aeabi_dmul+0x4a0>
 8000d48:	230f      	movs	r3, #15
 8000d4a:	4003      	ands	r3, r0
 8000d4c:	2b04      	cmp	r3, #4
 8000d4e:	d1bd      	bne.n	8000ccc <__aeabi_dmul+0x494>
 8000d50:	e7c2      	b.n	8000cd8 <__aeabi_dmul+0x4a0>
 8000d52:	0765      	lsls	r5, r4, #29
 8000d54:	0264      	lsls	r4, r4, #9
 8000d56:	0b24      	lsrs	r4, r4, #12
 8000d58:	08c0      	lsrs	r0, r0, #3
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	4305      	orrs	r5, r0
 8000d5e:	e5dd      	b.n	800091c <__aeabi_dmul+0xe4>
 8000d60:	2500      	movs	r5, #0
 8000d62:	2302      	movs	r3, #2
 8000d64:	2e0f      	cmp	r6, #15
 8000d66:	d10c      	bne.n	8000d82 <__aeabi_dmul+0x54a>
 8000d68:	2480      	movs	r4, #128	; 0x80
 8000d6a:	465b      	mov	r3, fp
 8000d6c:	0324      	lsls	r4, r4, #12
 8000d6e:	4223      	tst	r3, r4
 8000d70:	d00e      	beq.n	8000d90 <__aeabi_dmul+0x558>
 8000d72:	4221      	tst	r1, r4
 8000d74:	d10c      	bne.n	8000d90 <__aeabi_dmul+0x558>
 8000d76:	430c      	orrs	r4, r1
 8000d78:	0324      	lsls	r4, r4, #12
 8000d7a:	003a      	movs	r2, r7
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	; (8000db8 <__aeabi_dmul+0x580>)
 8000d7e:	0b24      	lsrs	r4, r4, #12
 8000d80:	e5cc      	b.n	800091c <__aeabi_dmul+0xe4>
 8000d82:	2e0b      	cmp	r6, #11
 8000d84:	d000      	beq.n	8000d88 <__aeabi_dmul+0x550>
 8000d86:	e5a2      	b.n	80008ce <__aeabi_dmul+0x96>
 8000d88:	468b      	mov	fp, r1
 8000d8a:	46aa      	mov	sl, r5
 8000d8c:	9300      	str	r3, [sp, #0]
 8000d8e:	e5f7      	b.n	8000980 <__aeabi_dmul+0x148>
 8000d90:	2480      	movs	r4, #128	; 0x80
 8000d92:	465b      	mov	r3, fp
 8000d94:	0324      	lsls	r4, r4, #12
 8000d96:	431c      	orrs	r4, r3
 8000d98:	0324      	lsls	r4, r4, #12
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	4655      	mov	r5, sl
 8000d9e:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <__aeabi_dmul+0x580>)
 8000da0:	0b24      	lsrs	r4, r4, #12
 8000da2:	e5bb      	b.n	800091c <__aeabi_dmul+0xe4>
 8000da4:	464d      	mov	r5, r9
 8000da6:	0021      	movs	r1, r4
 8000da8:	2303      	movs	r3, #3
 8000daa:	e7db      	b.n	8000d64 <__aeabi_dmul+0x52c>
 8000dac:	fffffc0d 	.word	0xfffffc0d
 8000db0:	0000043e 	.word	0x0000043e
 8000db4:	0000041e 	.word	0x0000041e
 8000db8:	000007ff 	.word	0x000007ff

08000dbc <__aeabi_ui2d>:
 8000dbc:	b510      	push	{r4, lr}
 8000dbe:	1e04      	subs	r4, r0, #0
 8000dc0:	d010      	beq.n	8000de4 <__aeabi_ui2d+0x28>
 8000dc2:	f7ff fa2d 	bl	8000220 <__clzsi2>
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <__aeabi_ui2d+0x48>)
 8000dc8:	1a1b      	subs	r3, r3, r0
 8000dca:	280a      	cmp	r0, #10
 8000dcc:	dc11      	bgt.n	8000df2 <__aeabi_ui2d+0x36>
 8000dce:	220b      	movs	r2, #11
 8000dd0:	0021      	movs	r1, r4
 8000dd2:	1a12      	subs	r2, r2, r0
 8000dd4:	40d1      	lsrs	r1, r2
 8000dd6:	3015      	adds	r0, #21
 8000dd8:	030a      	lsls	r2, r1, #12
 8000dda:	055b      	lsls	r3, r3, #21
 8000ddc:	4084      	lsls	r4, r0
 8000dde:	0b12      	lsrs	r2, r2, #12
 8000de0:	0d5b      	lsrs	r3, r3, #21
 8000de2:	e001      	b.n	8000de8 <__aeabi_ui2d+0x2c>
 8000de4:	2300      	movs	r3, #0
 8000de6:	2200      	movs	r2, #0
 8000de8:	051b      	lsls	r3, r3, #20
 8000dea:	4313      	orrs	r3, r2
 8000dec:	0020      	movs	r0, r4
 8000dee:	0019      	movs	r1, r3
 8000df0:	bd10      	pop	{r4, pc}
 8000df2:	0022      	movs	r2, r4
 8000df4:	380b      	subs	r0, #11
 8000df6:	4082      	lsls	r2, r0
 8000df8:	055b      	lsls	r3, r3, #21
 8000dfa:	0312      	lsls	r2, r2, #12
 8000dfc:	2400      	movs	r4, #0
 8000dfe:	0b12      	lsrs	r2, r2, #12
 8000e00:	0d5b      	lsrs	r3, r3, #21
 8000e02:	e7f1      	b.n	8000de8 <__aeabi_ui2d+0x2c>
 8000e04:	0000041e 	.word	0x0000041e

08000e08 <__aeabi_d2f>:
 8000e08:	0002      	movs	r2, r0
 8000e0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e0c:	004b      	lsls	r3, r1, #1
 8000e0e:	030d      	lsls	r5, r1, #12
 8000e10:	0f40      	lsrs	r0, r0, #29
 8000e12:	0d5b      	lsrs	r3, r3, #21
 8000e14:	0fcc      	lsrs	r4, r1, #31
 8000e16:	0a6d      	lsrs	r5, r5, #9
 8000e18:	493a      	ldr	r1, [pc, #232]	; (8000f04 <__aeabi_d2f+0xfc>)
 8000e1a:	4305      	orrs	r5, r0
 8000e1c:	1c58      	adds	r0, r3, #1
 8000e1e:	00d7      	lsls	r7, r2, #3
 8000e20:	4208      	tst	r0, r1
 8000e22:	d00a      	beq.n	8000e3a <__aeabi_d2f+0x32>
 8000e24:	4938      	ldr	r1, [pc, #224]	; (8000f08 <__aeabi_d2f+0x100>)
 8000e26:	1859      	adds	r1, r3, r1
 8000e28:	29fe      	cmp	r1, #254	; 0xfe
 8000e2a:	dd16      	ble.n	8000e5a <__aeabi_d2f+0x52>
 8000e2c:	20ff      	movs	r0, #255	; 0xff
 8000e2e:	2200      	movs	r2, #0
 8000e30:	05c0      	lsls	r0, r0, #23
 8000e32:	4310      	orrs	r0, r2
 8000e34:	07e4      	lsls	r4, r4, #31
 8000e36:	4320      	orrs	r0, r4
 8000e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d106      	bne.n	8000e4c <__aeabi_d2f+0x44>
 8000e3e:	433d      	orrs	r5, r7
 8000e40:	d026      	beq.n	8000e90 <__aeabi_d2f+0x88>
 8000e42:	2205      	movs	r2, #5
 8000e44:	0192      	lsls	r2, r2, #6
 8000e46:	0a52      	lsrs	r2, r2, #9
 8000e48:	b2d8      	uxtb	r0, r3
 8000e4a:	e7f1      	b.n	8000e30 <__aeabi_d2f+0x28>
 8000e4c:	432f      	orrs	r7, r5
 8000e4e:	d0ed      	beq.n	8000e2c <__aeabi_d2f+0x24>
 8000e50:	2280      	movs	r2, #128	; 0x80
 8000e52:	03d2      	lsls	r2, r2, #15
 8000e54:	20ff      	movs	r0, #255	; 0xff
 8000e56:	432a      	orrs	r2, r5
 8000e58:	e7ea      	b.n	8000e30 <__aeabi_d2f+0x28>
 8000e5a:	2900      	cmp	r1, #0
 8000e5c:	dd1b      	ble.n	8000e96 <__aeabi_d2f+0x8e>
 8000e5e:	0192      	lsls	r2, r2, #6
 8000e60:	1e50      	subs	r0, r2, #1
 8000e62:	4182      	sbcs	r2, r0
 8000e64:	00ed      	lsls	r5, r5, #3
 8000e66:	0f7f      	lsrs	r7, r7, #29
 8000e68:	432a      	orrs	r2, r5
 8000e6a:	433a      	orrs	r2, r7
 8000e6c:	0753      	lsls	r3, r2, #29
 8000e6e:	d047      	beq.n	8000f00 <__aeabi_d2f+0xf8>
 8000e70:	230f      	movs	r3, #15
 8000e72:	4013      	ands	r3, r2
 8000e74:	2b04      	cmp	r3, #4
 8000e76:	d000      	beq.n	8000e7a <__aeabi_d2f+0x72>
 8000e78:	3204      	adds	r2, #4
 8000e7a:	2380      	movs	r3, #128	; 0x80
 8000e7c:	04db      	lsls	r3, r3, #19
 8000e7e:	4013      	ands	r3, r2
 8000e80:	d03e      	beq.n	8000f00 <__aeabi_d2f+0xf8>
 8000e82:	1c48      	adds	r0, r1, #1
 8000e84:	29fe      	cmp	r1, #254	; 0xfe
 8000e86:	d0d1      	beq.n	8000e2c <__aeabi_d2f+0x24>
 8000e88:	0192      	lsls	r2, r2, #6
 8000e8a:	0a52      	lsrs	r2, r2, #9
 8000e8c:	b2c0      	uxtb	r0, r0
 8000e8e:	e7cf      	b.n	8000e30 <__aeabi_d2f+0x28>
 8000e90:	2000      	movs	r0, #0
 8000e92:	2200      	movs	r2, #0
 8000e94:	e7cc      	b.n	8000e30 <__aeabi_d2f+0x28>
 8000e96:	000a      	movs	r2, r1
 8000e98:	3217      	adds	r2, #23
 8000e9a:	db2f      	blt.n	8000efc <__aeabi_d2f+0xf4>
 8000e9c:	2680      	movs	r6, #128	; 0x80
 8000e9e:	0436      	lsls	r6, r6, #16
 8000ea0:	432e      	orrs	r6, r5
 8000ea2:	251e      	movs	r5, #30
 8000ea4:	1a6d      	subs	r5, r5, r1
 8000ea6:	2d1f      	cmp	r5, #31
 8000ea8:	dd11      	ble.n	8000ece <__aeabi_d2f+0xc6>
 8000eaa:	2202      	movs	r2, #2
 8000eac:	4252      	negs	r2, r2
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	0031      	movs	r1, r6
 8000eb2:	40d1      	lsrs	r1, r2
 8000eb4:	2d20      	cmp	r5, #32
 8000eb6:	d004      	beq.n	8000ec2 <__aeabi_d2f+0xba>
 8000eb8:	4a14      	ldr	r2, [pc, #80]	; (8000f0c <__aeabi_d2f+0x104>)
 8000eba:	4694      	mov	ip, r2
 8000ebc:	4463      	add	r3, ip
 8000ebe:	409e      	lsls	r6, r3
 8000ec0:	4337      	orrs	r7, r6
 8000ec2:	003a      	movs	r2, r7
 8000ec4:	1e53      	subs	r3, r2, #1
 8000ec6:	419a      	sbcs	r2, r3
 8000ec8:	430a      	orrs	r2, r1
 8000eca:	2100      	movs	r1, #0
 8000ecc:	e7ce      	b.n	8000e6c <__aeabi_d2f+0x64>
 8000ece:	4a10      	ldr	r2, [pc, #64]	; (8000f10 <__aeabi_d2f+0x108>)
 8000ed0:	0038      	movs	r0, r7
 8000ed2:	4694      	mov	ip, r2
 8000ed4:	4463      	add	r3, ip
 8000ed6:	4098      	lsls	r0, r3
 8000ed8:	003a      	movs	r2, r7
 8000eda:	1e41      	subs	r1, r0, #1
 8000edc:	4188      	sbcs	r0, r1
 8000ede:	409e      	lsls	r6, r3
 8000ee0:	40ea      	lsrs	r2, r5
 8000ee2:	4330      	orrs	r0, r6
 8000ee4:	4302      	orrs	r2, r0
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	0753      	lsls	r3, r2, #29
 8000eea:	d1c1      	bne.n	8000e70 <__aeabi_d2f+0x68>
 8000eec:	2180      	movs	r1, #128	; 0x80
 8000eee:	0013      	movs	r3, r2
 8000ef0:	04c9      	lsls	r1, r1, #19
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	400b      	ands	r3, r1
 8000ef6:	420a      	tst	r2, r1
 8000ef8:	d1c6      	bne.n	8000e88 <__aeabi_d2f+0x80>
 8000efa:	e7a3      	b.n	8000e44 <__aeabi_d2f+0x3c>
 8000efc:	2300      	movs	r3, #0
 8000efe:	e7a0      	b.n	8000e42 <__aeabi_d2f+0x3a>
 8000f00:	000b      	movs	r3, r1
 8000f02:	e79f      	b.n	8000e44 <__aeabi_d2f+0x3c>
 8000f04:	000007fe 	.word	0x000007fe
 8000f08:	fffffc80 	.word	0xfffffc80
 8000f0c:	fffffca2 	.word	0xfffffca2
 8000f10:	fffffc82 	.word	0xfffffc82

08000f14 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000f1c:	4b07      	ldr	r3, [pc, #28]	; (8000f3c <LL_AHB1_GRP1_EnableClock+0x28>)
 8000f1e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <LL_AHB1_GRP1_EnableClock+0x28>)
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	430a      	orrs	r2, r1
 8000f26:	639a      	str	r2, [r3, #56]	; 0x38
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <LL_AHB1_GRP1_EnableClock+0x28>)
 8000f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f32:	68fb      	ldr	r3, [r7, #12]
}
 8000f34:	46c0      	nop			; (mov r8, r8)
 8000f36:	46bd      	mov	sp, r7
 8000f38:	b004      	add	sp, #16
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40021000 	.word	0x40021000

08000f40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f44:	f000 fbbb 	bl	80016be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f48:	f000 f876 	bl	8001038 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4c:	f000 f98e 	bl	800126c <MX_GPIO_Init>
  MX_DMA_Init();
 8000f50:	f000 f97c 	bl	800124c <MX_DMA_Init>
  MX_ADC1_Init();
 8000f54:	f000 f8b4 	bl	80010c0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000f58:	f000 f91c 	bl	8001194 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000f5c:	4b30      	ldr	r3, [pc, #192]	; (8001020 <main+0xe0>)
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f002 fd9c 	bl	8003a9c <HAL_TIM_Base_Start_IT>



  HAL_ADC_Init(&hadc1);
 8000f64:	4b2f      	ldr	r3, [pc, #188]	; (8001024 <main+0xe4>)
 8000f66:	0018      	movs	r0, r3
 8000f68:	f000 fd90 	bl	8001a8c <HAL_ADC_Init>
  //adcCalibration();
  HAL_DMA_Init(&hdma_adc1);
 8000f6c:	4b2e      	ldr	r3, [pc, #184]	; (8001028 <main+0xe8>)
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f001 fce2 	bl	8002938 <HAL_DMA_Init>
 // LL_DMA_Init(&hdma_adc1);
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_buffer, 10);
 8000f74:	492d      	ldr	r1, [pc, #180]	; (800102c <main+0xec>)
 8000f76:	4b2b      	ldr	r3, [pc, #172]	; (8001024 <main+0xe4>)
 8000f78:	220a      	movs	r2, #10
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f000 ffea 	bl	8001f54 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_IT(&hadc1);
 8000f80:	4b28      	ldr	r3, [pc, #160]	; (8001024 <main+0xe4>)
 8000f82:	0018      	movs	r0, r3
 8000f84:	f000 ff28 	bl	8001dd8 <HAL_ADC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start_IT(&hadc1);
 8000f88:	4b26      	ldr	r3, [pc, #152]	; (8001024 <main+0xe4>)
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f000 ff24 	bl	8001dd8 <HAL_ADC_Start_IT>
	  switch(counterButton)
 8000f90:	4b27      	ldr	r3, [pc, #156]	; (8001030 <main+0xf0>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b03      	cmp	r3, #3
 8000f96:	d02b      	beq.n	8000ff0 <main+0xb0>
 8000f98:	dc40      	bgt.n	800101c <main+0xdc>
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d002      	beq.n	8000fa4 <main+0x64>
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d013      	beq.n	8000fca <main+0x8a>
	  	  case 3: HAL_GPIO_WritePin(GPIOB, LED_B_Pin, SET);
	  	  	  	  HAL_GPIO_WritePin(GPIOB, LED_R_Pin, RESET);
	  		  	  HAL_GPIO_WritePin(GPIOB, LED_G_Pin, RESET);
	  	  	  	  counterButton =0;
	  		  	  break;
	  	  default: break;
 8000fa2:	e03b      	b.n	800101c <main+0xdc>
	  	  case 1: HAL_GPIO_WritePin(GPIOB, LED_R_Pin, SET);
 8000fa4:	4b23      	ldr	r3, [pc, #140]	; (8001034 <main+0xf4>)
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	2108      	movs	r1, #8
 8000faa:	0018      	movs	r0, r3
 8000fac:	f002 f88a 	bl	80030c4 <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(GPIOB, LED_B_Pin, RESET);
 8000fb0:	4b20      	ldr	r3, [pc, #128]	; (8001034 <main+0xf4>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2110      	movs	r1, #16
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f002 f884 	bl	80030c4 <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(GPIOB, LED_G_Pin, RESET);
 8000fbc:	4b1d      	ldr	r3, [pc, #116]	; (8001034 <main+0xf4>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2120      	movs	r1, #32
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	f002 f87e 	bl	80030c4 <HAL_GPIO_WritePin>
	  	  	  	  break;
 8000fc8:	e029      	b.n	800101e <main+0xde>
	  	  case 2: HAL_GPIO_WritePin(GPIOB, LED_G_Pin, SET);
 8000fca:	4b1a      	ldr	r3, [pc, #104]	; (8001034 <main+0xf4>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	2120      	movs	r1, #32
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	f002 f877 	bl	80030c4 <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(GPIOB, LED_R_Pin, RESET);
 8000fd6:	4b17      	ldr	r3, [pc, #92]	; (8001034 <main+0xf4>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2108      	movs	r1, #8
 8000fdc:	0018      	movs	r0, r3
 8000fde:	f002 f871 	bl	80030c4 <HAL_GPIO_WritePin>
	  		  	  HAL_GPIO_WritePin(GPIOB, LED_G_Pin, RESET);
 8000fe2:	4b14      	ldr	r3, [pc, #80]	; (8001034 <main+0xf4>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	2120      	movs	r1, #32
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f002 f86b 	bl	80030c4 <HAL_GPIO_WritePin>
	  		  	  break;
 8000fee:	e016      	b.n	800101e <main+0xde>
	  	  case 3: HAL_GPIO_WritePin(GPIOB, LED_B_Pin, SET);
 8000ff0:	4b10      	ldr	r3, [pc, #64]	; (8001034 <main+0xf4>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	2110      	movs	r1, #16
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	f002 f864 	bl	80030c4 <HAL_GPIO_WritePin>
	  	  	  	  HAL_GPIO_WritePin(GPIOB, LED_R_Pin, RESET);
 8000ffc:	4b0d      	ldr	r3, [pc, #52]	; (8001034 <main+0xf4>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	2108      	movs	r1, #8
 8001002:	0018      	movs	r0, r3
 8001004:	f002 f85e 	bl	80030c4 <HAL_GPIO_WritePin>
	  		  	  HAL_GPIO_WritePin(GPIOB, LED_G_Pin, RESET);
 8001008:	4b0a      	ldr	r3, [pc, #40]	; (8001034 <main+0xf4>)
 800100a:	2200      	movs	r2, #0
 800100c:	2120      	movs	r1, #32
 800100e:	0018      	movs	r0, r3
 8001010:	f002 f858 	bl	80030c4 <HAL_GPIO_WritePin>
	  	  	  	  counterButton =0;
 8001014:	4b06      	ldr	r3, [pc, #24]	; (8001030 <main+0xf0>)
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
	  		  	  break;
 800101a:	e000      	b.n	800101e <main+0xde>
	  	  default: break;
 800101c:	46c0      	nop			; (mov r8, r8)
	  HAL_ADC_Start_IT(&hadc1);
 800101e:	e7b3      	b.n	8000f88 <main+0x48>
 8001020:	200000e8 	.word	0x200000e8
 8001024:	20000028 	.word	0x20000028
 8001028:	2000008c 	.word	0x2000008c
 800102c:	20000134 	.word	0x20000134
 8001030:	2000015c 	.word	0x2000015c
 8001034:	50000400 	.word	0x50000400

08001038 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001038:	b590      	push	{r4, r7, lr}
 800103a:	b08d      	sub	sp, #52	; 0x34
 800103c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103e:	2414      	movs	r4, #20
 8001040:	193b      	adds	r3, r7, r4
 8001042:	0018      	movs	r0, r3
 8001044:	231c      	movs	r3, #28
 8001046:	001a      	movs	r2, r3
 8001048:	2100      	movs	r1, #0
 800104a:	f003 f8f7 	bl	800423c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800104e:	003b      	movs	r3, r7
 8001050:	0018      	movs	r0, r3
 8001052:	2314      	movs	r3, #20
 8001054:	001a      	movs	r2, r3
 8001056:	2100      	movs	r1, #0
 8001058:	f003 f8f0 	bl	800423c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800105c:	193b      	adds	r3, r7, r4
 800105e:	2202      	movs	r2, #2
 8001060:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001062:	193b      	adds	r3, r7, r4
 8001064:	2280      	movs	r2, #128	; 0x80
 8001066:	0052      	lsls	r2, r2, #1
 8001068:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800106a:	193b      	adds	r3, r7, r4
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001070:	193b      	adds	r3, r7, r4
 8001072:	2240      	movs	r2, #64	; 0x40
 8001074:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001076:	193b      	adds	r3, r7, r4
 8001078:	0018      	movs	r0, r3
 800107a:	f002 f899 	bl	80031b0 <HAL_RCC_OscConfig>
 800107e:	1e03      	subs	r3, r0, #0
 8001080:	d001      	beq.n	8001086 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8001082:	f000 f979 	bl	8001378 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001086:	003b      	movs	r3, r7
 8001088:	2207      	movs	r2, #7
 800108a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800108c:	003b      	movs	r3, r7
 800108e:	2200      	movs	r2, #0
 8001090:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001092:	003b      	movs	r3, r7
 8001094:	2200      	movs	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001098:	003b      	movs	r3, r7
 800109a:	2200      	movs	r2, #0
 800109c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800109e:	003b      	movs	r3, r7
 80010a0:	2200      	movs	r2, #0
 80010a2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010a4:	003b      	movs	r3, r7
 80010a6:	2101      	movs	r1, #1
 80010a8:	0018      	movs	r0, r3
 80010aa:	f002 fa65 	bl	8003578 <HAL_RCC_ClockConfig>
 80010ae:	1e03      	subs	r3, r0, #0
 80010b0:	d001      	beq.n	80010b6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80010b2:	f000 f961 	bl	8001378 <Error_Handler>
  }
}
 80010b6:	46c0      	nop			; (mov r8, r8)
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b00d      	add	sp, #52	; 0x34
 80010bc:	bd90      	pop	{r4, r7, pc}
	...

080010c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010c6:	1d3b      	adds	r3, r7, #4
 80010c8:	0018      	movs	r0, r3
 80010ca:	230c      	movs	r3, #12
 80010cc:	001a      	movs	r2, r3
 80010ce:	2100      	movs	r1, #0
 80010d0:	f003 f8b4 	bl	800423c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010d4:	4b2d      	ldr	r3, [pc, #180]	; (800118c <MX_ADC1_Init+0xcc>)
 80010d6:	4a2e      	ldr	r2, [pc, #184]	; (8001190 <MX_ADC1_Init+0xd0>)
 80010d8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80010da:	4b2c      	ldr	r3, [pc, #176]	; (800118c <MX_ADC1_Init+0xcc>)
 80010dc:	2280      	movs	r2, #128	; 0x80
 80010de:	05d2      	lsls	r2, r2, #23
 80010e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010e2:	4b2a      	ldr	r3, [pc, #168]	; (800118c <MX_ADC1_Init+0xcc>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010e8:	4b28      	ldr	r3, [pc, #160]	; (800118c <MX_ADC1_Init+0xcc>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010ee:	4b27      	ldr	r3, [pc, #156]	; (800118c <MX_ADC1_Init+0xcc>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010f4:	4b25      	ldr	r3, [pc, #148]	; (800118c <MX_ADC1_Init+0xcc>)
 80010f6:	2204      	movs	r2, #4
 80010f8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010fa:	4b24      	ldr	r3, [pc, #144]	; (800118c <MX_ADC1_Init+0xcc>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001100:	4b22      	ldr	r3, [pc, #136]	; (800118c <MX_ADC1_Init+0xcc>)
 8001102:	2200      	movs	r2, #0
 8001104:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001106:	4b21      	ldr	r3, [pc, #132]	; (800118c <MX_ADC1_Init+0xcc>)
 8001108:	2200      	movs	r2, #0
 800110a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800110c:	4b1f      	ldr	r3, [pc, #124]	; (800118c <MX_ADC1_Init+0xcc>)
 800110e:	2201      	movs	r2, #1
 8001110:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001112:	4b1e      	ldr	r3, [pc, #120]	; (800118c <MX_ADC1_Init+0xcc>)
 8001114:	2220      	movs	r2, #32
 8001116:	2100      	movs	r1, #0
 8001118:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800111a:	4b1c      	ldr	r3, [pc, #112]	; (800118c <MX_ADC1_Init+0xcc>)
 800111c:	2200      	movs	r2, #0
 800111e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001120:	4b1a      	ldr	r3, [pc, #104]	; (800118c <MX_ADC1_Init+0xcc>)
 8001122:	2200      	movs	r2, #0
 8001124:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001126:	4b19      	ldr	r3, [pc, #100]	; (800118c <MX_ADC1_Init+0xcc>)
 8001128:	222c      	movs	r2, #44	; 0x2c
 800112a:	2101      	movs	r1, #1
 800112c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800112e:	4b17      	ldr	r3, [pc, #92]	; (800118c <MX_ADC1_Init+0xcc>)
 8001130:	2200      	movs	r2, #0
 8001132:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001134:	4b15      	ldr	r3, [pc, #84]	; (800118c <MX_ADC1_Init+0xcc>)
 8001136:	2200      	movs	r2, #0
 8001138:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800113a:	4b14      	ldr	r3, [pc, #80]	; (800118c <MX_ADC1_Init+0xcc>)
 800113c:	2200      	movs	r2, #0
 800113e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <MX_ADC1_Init+0xcc>)
 8001142:	223c      	movs	r2, #60	; 0x3c
 8001144:	2100      	movs	r1, #0
 8001146:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001148:	4b10      	ldr	r3, [pc, #64]	; (800118c <MX_ADC1_Init+0xcc>)
 800114a:	2200      	movs	r2, #0
 800114c:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800114e:	4b0f      	ldr	r3, [pc, #60]	; (800118c <MX_ADC1_Init+0xcc>)
 8001150:	0018      	movs	r0, r3
 8001152:	f000 fc9b 	bl	8001a8c <HAL_ADC_Init>
 8001156:	1e03      	subs	r3, r0, #0
 8001158:	d001      	beq.n	800115e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800115a:	f000 f90d 	bl	8001378 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	2201      	movs	r2, #1
 8001162:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001164:	1d3b      	adds	r3, r7, #4
 8001166:	2200      	movs	r2, #0
 8001168:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	2200      	movs	r2, #0
 800116e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001170:	1d3a      	adds	r2, r7, #4
 8001172:	4b06      	ldr	r3, [pc, #24]	; (800118c <MX_ADC1_Init+0xcc>)
 8001174:	0011      	movs	r1, r2
 8001176:	0018      	movs	r0, r3
 8001178:	f000 ff8a 	bl	8002090 <HAL_ADC_ConfigChannel>
 800117c:	1e03      	subs	r3, r0, #0
 800117e:	d001      	beq.n	8001184 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8001180:	f000 f8fa 	bl	8001378 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001184:	46c0      	nop			; (mov r8, r8)
 8001186:	46bd      	mov	sp, r7
 8001188:	b004      	add	sp, #16
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000028 	.word	0x20000028
 8001190:	40012400 	.word	0x40012400

08001194 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b088      	sub	sp, #32
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800119a:	2310      	movs	r3, #16
 800119c:	18fb      	adds	r3, r7, r3
 800119e:	0018      	movs	r0, r3
 80011a0:	2310      	movs	r3, #16
 80011a2:	001a      	movs	r2, r3
 80011a4:	2100      	movs	r1, #0
 80011a6:	f003 f849 	bl	800423c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011aa:	1d3b      	adds	r3, r7, #4
 80011ac:	0018      	movs	r0, r3
 80011ae:	230c      	movs	r3, #12
 80011b0:	001a      	movs	r2, r3
 80011b2:	2100      	movs	r1, #0
 80011b4:	f003 f842 	bl	800423c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011b8:	4b21      	ldr	r3, [pc, #132]	; (8001240 <MX_TIM1_Init+0xac>)
 80011ba:	4a22      	ldr	r2, [pc, #136]	; (8001244 <MX_TIM1_Init+0xb0>)
 80011bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 6399;
 80011be:	4b20      	ldr	r3, [pc, #128]	; (8001240 <MX_TIM1_Init+0xac>)
 80011c0:	4a21      	ldr	r2, [pc, #132]	; (8001248 <MX_TIM1_Init+0xb4>)
 80011c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c4:	4b1e      	ldr	r3, [pc, #120]	; (8001240 <MX_TIM1_Init+0xac>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80011ca:	4b1d      	ldr	r3, [pc, #116]	; (8001240 <MX_TIM1_Init+0xac>)
 80011cc:	22fa      	movs	r2, #250	; 0xfa
 80011ce:	0092      	lsls	r2, r2, #2
 80011d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d2:	4b1b      	ldr	r3, [pc, #108]	; (8001240 <MX_TIM1_Init+0xac>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011d8:	4b19      	ldr	r3, [pc, #100]	; (8001240 <MX_TIM1_Init+0xac>)
 80011da:	2200      	movs	r2, #0
 80011dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011de:	4b18      	ldr	r3, [pc, #96]	; (8001240 <MX_TIM1_Init+0xac>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011e4:	4b16      	ldr	r3, [pc, #88]	; (8001240 <MX_TIM1_Init+0xac>)
 80011e6:	0018      	movs	r0, r3
 80011e8:	f002 fc00 	bl	80039ec <HAL_TIM_Base_Init>
 80011ec:	1e03      	subs	r3, r0, #0
 80011ee:	d001      	beq.n	80011f4 <MX_TIM1_Init+0x60>
  {
    Error_Handler();
 80011f0:	f000 f8c2 	bl	8001378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011f4:	2110      	movs	r1, #16
 80011f6:	187b      	adds	r3, r7, r1
 80011f8:	2280      	movs	r2, #128	; 0x80
 80011fa:	0152      	lsls	r2, r2, #5
 80011fc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011fe:	187a      	adds	r2, r7, r1
 8001200:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <MX_TIM1_Init+0xac>)
 8001202:	0011      	movs	r1, r2
 8001204:	0018      	movs	r0, r3
 8001206:	f002 fd99 	bl	8003d3c <HAL_TIM_ConfigClockSource>
 800120a:	1e03      	subs	r3, r0, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800120e:	f000 f8b3 	bl	8001378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001212:	1d3b      	adds	r3, r7, #4
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	2200      	movs	r2, #0
 800121c:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001224:	1d3a      	adds	r2, r7, #4
 8001226:	4b06      	ldr	r3, [pc, #24]	; (8001240 <MX_TIM1_Init+0xac>)
 8001228:	0011      	movs	r1, r2
 800122a:	0018      	movs	r0, r3
 800122c:	f002 ff8c 	bl	8004148 <HAL_TIMEx_MasterConfigSynchronization>
 8001230:	1e03      	subs	r3, r0, #0
 8001232:	d001      	beq.n	8001238 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001234:	f000 f8a0 	bl	8001378 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001238:	46c0      	nop			; (mov r8, r8)
 800123a:	46bd      	mov	sp, r7
 800123c:	b008      	add	sp, #32
 800123e:	bd80      	pop	{r7, pc}
 8001240:	200000e8 	.word	0x200000e8
 8001244:	40012c00 	.word	0x40012c00
 8001248:	000018ff 	.word	0x000018ff

0800124c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8001250:	2001      	movs	r0, #1
 8001252:	f7ff fe5f 	bl	8000f14 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	2100      	movs	r1, #0
 800125a:	2009      	movs	r0, #9
 800125c:	f001 fb3a 	bl	80028d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001260:	2009      	movs	r0, #9
 8001262:	f001 fb4c 	bl	80028fe <HAL_NVIC_EnableIRQ>

}
 8001266:	46c0      	nop			; (mov r8, r8)
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800126c:	b590      	push	{r4, r7, lr}
 800126e:	b089      	sub	sp, #36	; 0x24
 8001270:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001272:	240c      	movs	r4, #12
 8001274:	193b      	adds	r3, r7, r4
 8001276:	0018      	movs	r0, r3
 8001278:	2314      	movs	r3, #20
 800127a:	001a      	movs	r2, r3
 800127c:	2100      	movs	r1, #0
 800127e:	f002 ffdd 	bl	800423c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001282:	4b39      	ldr	r3, [pc, #228]	; (8001368 <MX_GPIO_Init+0xfc>)
 8001284:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001286:	4b38      	ldr	r3, [pc, #224]	; (8001368 <MX_GPIO_Init+0xfc>)
 8001288:	2104      	movs	r1, #4
 800128a:	430a      	orrs	r2, r1
 800128c:	635a      	str	r2, [r3, #52]	; 0x34
 800128e:	4b36      	ldr	r3, [pc, #216]	; (8001368 <MX_GPIO_Init+0xfc>)
 8001290:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001292:	2204      	movs	r2, #4
 8001294:	4013      	ands	r3, r2
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800129a:	4b33      	ldr	r3, [pc, #204]	; (8001368 <MX_GPIO_Init+0xfc>)
 800129c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800129e:	4b32      	ldr	r3, [pc, #200]	; (8001368 <MX_GPIO_Init+0xfc>)
 80012a0:	2101      	movs	r1, #1
 80012a2:	430a      	orrs	r2, r1
 80012a4:	635a      	str	r2, [r3, #52]	; 0x34
 80012a6:	4b30      	ldr	r3, [pc, #192]	; (8001368 <MX_GPIO_Init+0xfc>)
 80012a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012aa:	2201      	movs	r2, #1
 80012ac:	4013      	ands	r3, r2
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b2:	4b2d      	ldr	r3, [pc, #180]	; (8001368 <MX_GPIO_Init+0xfc>)
 80012b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012b6:	4b2c      	ldr	r3, [pc, #176]	; (8001368 <MX_GPIO_Init+0xfc>)
 80012b8:	2102      	movs	r1, #2
 80012ba:	430a      	orrs	r2, r1
 80012bc:	635a      	str	r2, [r3, #52]	; 0x34
 80012be:	4b2a      	ldr	r3, [pc, #168]	; (8001368 <MX_GPIO_Init+0xfc>)
 80012c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012c2:	2202      	movs	r2, #2
 80012c4:	4013      	ands	r3, r2
 80012c6:	603b      	str	r3, [r7, #0]
 80012c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GREEN_GPIO_Port, LD4_GREEN_Pin, GPIO_PIN_RESET);
 80012ca:	23a0      	movs	r3, #160	; 0xa0
 80012cc:	05db      	lsls	r3, r3, #23
 80012ce:	2200      	movs	r2, #0
 80012d0:	2120      	movs	r1, #32
 80012d2:	0018      	movs	r0, r3
 80012d4:	f001 fef6 	bl	80030c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_R_Pin|LED_B_Pin|LED_G_Pin, GPIO_PIN_RESET);
 80012d8:	4b24      	ldr	r3, [pc, #144]	; (800136c <MX_GPIO_Init+0x100>)
 80012da:	2200      	movs	r2, #0
 80012dc:	2138      	movs	r1, #56	; 0x38
 80012de:	0018      	movs	r0, r3
 80012e0:	f001 fef0 	bl	80030c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_BLUE_Pin */
  GPIO_InitStruct.Pin = BTN_BLUE_Pin;
 80012e4:	193b      	adds	r3, r7, r4
 80012e6:	2280      	movs	r2, #128	; 0x80
 80012e8:	0192      	lsls	r2, r2, #6
 80012ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012ec:	193b      	adds	r3, r7, r4
 80012ee:	4a20      	ldr	r2, [pc, #128]	; (8001370 <MX_GPIO_Init+0x104>)
 80012f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	193b      	adds	r3, r7, r4
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_BLUE_GPIO_Port, &GPIO_InitStruct);
 80012f8:	193b      	adds	r3, r7, r4
 80012fa:	4a1e      	ldr	r2, [pc, #120]	; (8001374 <MX_GPIO_Init+0x108>)
 80012fc:	0019      	movs	r1, r3
 80012fe:	0010      	movs	r0, r2
 8001300:	f001 fd6e 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_GREEN_Pin */
  GPIO_InitStruct.Pin = LD4_GREEN_Pin;
 8001304:	193b      	adds	r3, r7, r4
 8001306:	2220      	movs	r2, #32
 8001308:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800130a:	193b      	adds	r3, r7, r4
 800130c:	2201      	movs	r2, #1
 800130e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	193b      	adds	r3, r7, r4
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001316:	193b      	adds	r3, r7, r4
 8001318:	2200      	movs	r2, #0
 800131a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD4_GREEN_GPIO_Port, &GPIO_InitStruct);
 800131c:	193a      	adds	r2, r7, r4
 800131e:	23a0      	movs	r3, #160	; 0xa0
 8001320:	05db      	lsls	r3, r3, #23
 8001322:	0011      	movs	r1, r2
 8001324:	0018      	movs	r0, r3
 8001326:	f001 fd5b 	bl	8002de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_R_Pin LED_B_Pin LED_G_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin|LED_B_Pin|LED_G_Pin;
 800132a:	0021      	movs	r1, r4
 800132c:	187b      	adds	r3, r7, r1
 800132e:	2238      	movs	r2, #56	; 0x38
 8001330:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	187b      	adds	r3, r7, r1
 8001334:	2201      	movs	r2, #1
 8001336:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	187b      	adds	r3, r7, r1
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133e:	187b      	adds	r3, r7, r1
 8001340:	2200      	movs	r2, #0
 8001342:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001344:	187b      	adds	r3, r7, r1
 8001346:	4a09      	ldr	r2, [pc, #36]	; (800136c <MX_GPIO_Init+0x100>)
 8001348:	0019      	movs	r1, r3
 800134a:	0010      	movs	r0, r2
 800134c:	f001 fd48 	bl	8002de0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001350:	2200      	movs	r2, #0
 8001352:	2100      	movs	r1, #0
 8001354:	2007      	movs	r0, #7
 8001356:	f001 fabd 	bl	80028d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800135a:	2007      	movs	r0, #7
 800135c:	f001 facf 	bl	80028fe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001360:	46c0      	nop			; (mov r8, r8)
 8001362:	46bd      	mov	sp, r7
 8001364:	b009      	add	sp, #36	; 0x24
 8001366:	bd90      	pop	{r4, r7, pc}
 8001368:	40021000 	.word	0x40021000
 800136c:	50000400 	.word	0x50000400
 8001370:	10110000 	.word	0x10110000
 8001374:	50000800 	.word	0x50000800

08001378 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800137c:	b672      	cpsid	i
}
 800137e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001380:	e7fe      	b.n	8001380 <Error_Handler+0x8>
	...

08001384 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800138a:	4b0f      	ldr	r3, [pc, #60]	; (80013c8 <HAL_MspInit+0x44>)
 800138c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800138e:	4b0e      	ldr	r3, [pc, #56]	; (80013c8 <HAL_MspInit+0x44>)
 8001390:	2101      	movs	r1, #1
 8001392:	430a      	orrs	r2, r1
 8001394:	641a      	str	r2, [r3, #64]	; 0x40
 8001396:	4b0c      	ldr	r3, [pc, #48]	; (80013c8 <HAL_MspInit+0x44>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139a:	2201      	movs	r2, #1
 800139c:	4013      	ands	r3, r2
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a2:	4b09      	ldr	r3, [pc, #36]	; (80013c8 <HAL_MspInit+0x44>)
 80013a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013a6:	4b08      	ldr	r3, [pc, #32]	; (80013c8 <HAL_MspInit+0x44>)
 80013a8:	2180      	movs	r1, #128	; 0x80
 80013aa:	0549      	lsls	r1, r1, #21
 80013ac:	430a      	orrs	r2, r1
 80013ae:	63da      	str	r2, [r3, #60]	; 0x3c
 80013b0:	4b05      	ldr	r3, [pc, #20]	; (80013c8 <HAL_MspInit+0x44>)
 80013b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013b4:	2380      	movs	r3, #128	; 0x80
 80013b6:	055b      	lsls	r3, r3, #21
 80013b8:	4013      	ands	r3, r2
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013be:	46c0      	nop			; (mov r8, r8)
 80013c0:	46bd      	mov	sp, r7
 80013c2:	b002      	add	sp, #8
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	40021000 	.word	0x40021000

080013cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013cc:	b590      	push	{r4, r7, lr}
 80013ce:	b091      	sub	sp, #68	; 0x44
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d4:	232c      	movs	r3, #44	; 0x2c
 80013d6:	18fb      	adds	r3, r7, r3
 80013d8:	0018      	movs	r0, r3
 80013da:	2314      	movs	r3, #20
 80013dc:	001a      	movs	r2, r3
 80013de:	2100      	movs	r1, #0
 80013e0:	f002 ff2c 	bl	800423c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013e4:	2410      	movs	r4, #16
 80013e6:	193b      	adds	r3, r7, r4
 80013e8:	0018      	movs	r0, r3
 80013ea:	231c      	movs	r3, #28
 80013ec:	001a      	movs	r2, r3
 80013ee:	2100      	movs	r1, #0
 80013f0:	f002 ff24 	bl	800423c <memset>
  if(hadc->Instance==ADC1)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a35      	ldr	r2, [pc, #212]	; (80014d0 <HAL_ADC_MspInit+0x104>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d164      	bne.n	80014c8 <HAL_ADC_MspInit+0xfc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013fe:	193b      	adds	r3, r7, r4
 8001400:	2280      	movs	r2, #128	; 0x80
 8001402:	01d2      	lsls	r2, r2, #7
 8001404:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001406:	193b      	adds	r3, r7, r4
 8001408:	2200      	movs	r2, #0
 800140a:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800140c:	193b      	adds	r3, r7, r4
 800140e:	0018      	movs	r0, r3
 8001410:	f002 f9fe 	bl	8003810 <HAL_RCCEx_PeriphCLKConfig>
 8001414:	1e03      	subs	r3, r0, #0
 8001416:	d001      	beq.n	800141c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001418:	f7ff ffae 	bl	8001378 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800141c:	4b2d      	ldr	r3, [pc, #180]	; (80014d4 <HAL_ADC_MspInit+0x108>)
 800141e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001420:	4b2c      	ldr	r3, [pc, #176]	; (80014d4 <HAL_ADC_MspInit+0x108>)
 8001422:	2180      	movs	r1, #128	; 0x80
 8001424:	0349      	lsls	r1, r1, #13
 8001426:	430a      	orrs	r2, r1
 8001428:	641a      	str	r2, [r3, #64]	; 0x40
 800142a:	4b2a      	ldr	r3, [pc, #168]	; (80014d4 <HAL_ADC_MspInit+0x108>)
 800142c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800142e:	2380      	movs	r3, #128	; 0x80
 8001430:	035b      	lsls	r3, r3, #13
 8001432:	4013      	ands	r3, r2
 8001434:	60fb      	str	r3, [r7, #12]
 8001436:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001438:	4b26      	ldr	r3, [pc, #152]	; (80014d4 <HAL_ADC_MspInit+0x108>)
 800143a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800143c:	4b25      	ldr	r3, [pc, #148]	; (80014d4 <HAL_ADC_MspInit+0x108>)
 800143e:	2101      	movs	r1, #1
 8001440:	430a      	orrs	r2, r1
 8001442:	635a      	str	r2, [r3, #52]	; 0x34
 8001444:	4b23      	ldr	r3, [pc, #140]	; (80014d4 <HAL_ADC_MspInit+0x108>)
 8001446:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001448:	2201      	movs	r2, #1
 800144a:	4013      	ands	r3, r2
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001450:	212c      	movs	r1, #44	; 0x2c
 8001452:	187b      	adds	r3, r7, r1
 8001454:	2201      	movs	r2, #1
 8001456:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001458:	187b      	adds	r3, r7, r1
 800145a:	2203      	movs	r2, #3
 800145c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	187b      	adds	r3, r7, r1
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001464:	187a      	adds	r2, r7, r1
 8001466:	23a0      	movs	r3, #160	; 0xa0
 8001468:	05db      	lsls	r3, r3, #23
 800146a:	0011      	movs	r1, r2
 800146c:	0018      	movs	r0, r3
 800146e:	f001 fcb7 	bl	8002de0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001472:	4b19      	ldr	r3, [pc, #100]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 8001474:	4a19      	ldr	r2, [pc, #100]	; (80014dc <HAL_ADC_MspInit+0x110>)
 8001476:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001478:	4b17      	ldr	r3, [pc, #92]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 800147a:	2205      	movs	r2, #5
 800147c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800147e:	4b16      	ldr	r3, [pc, #88]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 8001480:	2200      	movs	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001484:	4b14      	ldr	r3, [pc, #80]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 8001486:	2200      	movs	r2, #0
 8001488:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800148a:	4b13      	ldr	r3, [pc, #76]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 800148c:	2280      	movs	r2, #128	; 0x80
 800148e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001490:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 8001492:	2280      	movs	r2, #128	; 0x80
 8001494:	0092      	lsls	r2, r2, #2
 8001496:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001498:	4b0f      	ldr	r3, [pc, #60]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 800149a:	2280      	movs	r2, #128	; 0x80
 800149c:	0112      	lsls	r2, r2, #4
 800149e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80014a0:	4b0d      	ldr	r3, [pc, #52]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 80014a2:	2220      	movs	r2, #32
 80014a4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80014a6:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80014ac:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 80014ae:	0018      	movs	r0, r3
 80014b0:	f001 fa42 	bl	8002938 <HAL_DMA_Init>
 80014b4:	1e03      	subs	r3, r0, #0
 80014b6:	d001      	beq.n	80014bc <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 80014b8:	f7ff ff5e 	bl	8001378 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4a06      	ldr	r2, [pc, #24]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 80014c0:	651a      	str	r2, [r3, #80]	; 0x50
 80014c2:	4b05      	ldr	r3, [pc, #20]	; (80014d8 <HAL_ADC_MspInit+0x10c>)
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80014c8:	46c0      	nop			; (mov r8, r8)
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b011      	add	sp, #68	; 0x44
 80014ce:	bd90      	pop	{r4, r7, pc}
 80014d0:	40012400 	.word	0x40012400
 80014d4:	40021000 	.word	0x40021000
 80014d8:	2000008c 	.word	0x2000008c
 80014dc:	40020008 	.word	0x40020008

080014e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a0e      	ldr	r2, [pc, #56]	; (8001528 <HAL_TIM_Base_MspInit+0x48>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d115      	bne.n	800151e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014f2:	4b0e      	ldr	r3, [pc, #56]	; (800152c <HAL_TIM_Base_MspInit+0x4c>)
 80014f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014f6:	4b0d      	ldr	r3, [pc, #52]	; (800152c <HAL_TIM_Base_MspInit+0x4c>)
 80014f8:	2180      	movs	r1, #128	; 0x80
 80014fa:	0109      	lsls	r1, r1, #4
 80014fc:	430a      	orrs	r2, r1
 80014fe:	641a      	str	r2, [r3, #64]	; 0x40
 8001500:	4b0a      	ldr	r3, [pc, #40]	; (800152c <HAL_TIM_Base_MspInit+0x4c>)
 8001502:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001504:	2380      	movs	r3, #128	; 0x80
 8001506:	011b      	lsls	r3, r3, #4
 8001508:	4013      	ands	r3, r2
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 800150e:	2200      	movs	r2, #0
 8001510:	2100      	movs	r1, #0
 8001512:	200d      	movs	r0, #13
 8001514:	f001 f9de 	bl	80028d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001518:	200d      	movs	r0, #13
 800151a:	f001 f9f0 	bl	80028fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800151e:	46c0      	nop			; (mov r8, r8)
 8001520:	46bd      	mov	sp, r7
 8001522:	b004      	add	sp, #16
 8001524:	bd80      	pop	{r7, pc}
 8001526:	46c0      	nop			; (mov r8, r8)
 8001528:	40012c00 	.word	0x40012c00
 800152c:	40021000 	.word	0x40021000

08001530 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001534:	e7fe      	b.n	8001534 <NMI_Handler+0x4>

08001536 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800153a:	e7fe      	b.n	800153a <HardFault_Handler+0x4>

0800153c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001540:	46c0      	nop			; (mov r8, r8)
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001554:	f000 f914 	bl	8001780 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001558:	46c0      	nop			; (mov r8, r8)
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800155e:	b580      	push	{r7, lr}
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_BLUE_Pin);
 8001562:	2380      	movs	r3, #128	; 0x80
 8001564:	019b      	lsls	r3, r3, #6
 8001566:	0018      	movs	r0, r3
 8001568:	f001 fde4 	bl	8003134 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800156c:	46c0      	nop			; (mov r8, r8)
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
	...

08001574 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001578:	4b03      	ldr	r3, [pc, #12]	; (8001588 <DMA1_Channel1_IRQHandler+0x14>)
 800157a:	0018      	movs	r0, r3
 800157c:	f001 faee 	bl	8002b5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001580:	46c0      	nop			; (mov r8, r8)
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	46c0      	nop			; (mov r8, r8)
 8001588:	2000008c 	.word	0x2000008c

0800158c <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001590:	4b06      	ldr	r3, [pc, #24]	; (80015ac <TIM1_BRK_UP_TRG_COM_IRQHandler+0x20>)
 8001592:	0018      	movs	r0, r3
 8001594:	f002 fad0 	bl	8003b38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOA, LD4_GREEN_Pin);
 8001598:	23a0      	movs	r3, #160	; 0xa0
 800159a:	05db      	lsls	r3, r3, #23
 800159c:	2120      	movs	r1, #32
 800159e:	0018      	movs	r0, r3
 80015a0:	f001 fdad 	bl	80030fe <HAL_GPIO_TogglePin>
  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80015a4:	46c0      	nop			; (mov r8, r8)
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	46c0      	nop			; (mov r8, r8)
 80015ac:	200000e8 	.word	0x200000e8

080015b0 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
    // Data processing code here using adc_buffer
	HAL_ADC_Stop_IT(hadc);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	0018      	movs	r0, r3
 80015bc:	f000 fc84 	bl	8001ec8 <HAL_ADC_Stop_IT>
	for(int i =0;i<ADC_BUFFER_SIZE;i++)media += adc_buffer[i];
 80015c0:	2300      	movs	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	e00b      	b.n	80015de <HAL_ADC_ConvCpltCallback+0x2e>
 80015c6:	4b1d      	ldr	r3, [pc, #116]	; (800163c <HAL_ADC_ConvCpltCallback+0x8c>)
 80015c8:	68fa      	ldr	r2, [r7, #12]
 80015ca:	0092      	lsls	r2, r2, #2
 80015cc:	58d2      	ldr	r2, [r2, r3]
 80015ce:	4b1c      	ldr	r3, [pc, #112]	; (8001640 <HAL_ADC_ConvCpltCallback+0x90>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	18d2      	adds	r2, r2, r3
 80015d4:	4b1a      	ldr	r3, [pc, #104]	; (8001640 <HAL_ADC_ConvCpltCallback+0x90>)
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	3301      	adds	r3, #1
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2b09      	cmp	r3, #9
 80015e2:	ddf0      	ble.n	80015c6 <HAL_ADC_ConvCpltCallback+0x16>
	media=media/ADC_BUFFER_SIZE;
 80015e4:	4b16      	ldr	r3, [pc, #88]	; (8001640 <HAL_ADC_ConvCpltCallback+0x90>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	210a      	movs	r1, #10
 80015ea:	0018      	movs	r0, r3
 80015ec:	f7fe fd8c 	bl	8000108 <__udivsi3>
 80015f0:	0003      	movs	r3, r0
 80015f2:	001a      	movs	r2, r3
 80015f4:	4b12      	ldr	r3, [pc, #72]	; (8001640 <HAL_ADC_ConvCpltCallback+0x90>)
 80015f6:	601a      	str	r2, [r3, #0]
	voltage = (media/4095.0) *3.3;
 80015f8:	4b11      	ldr	r3, [pc, #68]	; (8001640 <HAL_ADC_ConvCpltCallback+0x90>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	0018      	movs	r0, r3
 80015fe:	f7ff fbdd 	bl	8000dbc <__aeabi_ui2d>
 8001602:	2200      	movs	r2, #0
 8001604:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <HAL_ADC_ConvCpltCallback+0x94>)
 8001606:	f7fe fe29 	bl	800025c <__aeabi_ddiv>
 800160a:	0002      	movs	r2, r0
 800160c:	000b      	movs	r3, r1
 800160e:	0010      	movs	r0, r2
 8001610:	0019      	movs	r1, r3
 8001612:	4a0d      	ldr	r2, [pc, #52]	; (8001648 <HAL_ADC_ConvCpltCallback+0x98>)
 8001614:	4b0d      	ldr	r3, [pc, #52]	; (800164c <HAL_ADC_ConvCpltCallback+0x9c>)
 8001616:	f7ff f90f 	bl	8000838 <__aeabi_dmul>
 800161a:	0002      	movs	r2, r0
 800161c:	000b      	movs	r3, r1
 800161e:	0010      	movs	r0, r2
 8001620:	0019      	movs	r1, r3
 8001622:	f7ff fbf1 	bl	8000e08 <__aeabi_d2f>
 8001626:	1c02      	adds	r2, r0, #0
 8001628:	4b09      	ldr	r3, [pc, #36]	; (8001650 <HAL_ADC_ConvCpltCallback+0xa0>)
 800162a:	601a      	str	r2, [r3, #0]
	media=0;
 800162c:	4b04      	ldr	r3, [pc, #16]	; (8001640 <HAL_ADC_ConvCpltCallback+0x90>)
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
	//voltage = (adc_buffer[0] / 4095.0) * 3.3;

}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	46bd      	mov	sp, r7
 8001636:	b004      	add	sp, #16
 8001638:	bd80      	pop	{r7, pc}
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	20000134 	.word	0x20000134
 8001640:	20000160 	.word	0x20000160
 8001644:	40affe00 	.word	0x40affe00
 8001648:	66666666 	.word	0x66666666
 800164c:	400a6666 	.word	0x400a6666
 8001650:	20000164 	.word	0x20000164

08001654 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001658:	4b03      	ldr	r3, [pc, #12]	; (8001668 <SystemInit+0x14>)
 800165a:	2280      	movs	r2, #128	; 0x80
 800165c:	0512      	lsls	r2, r2, #20
 800165e:	609a      	str	r2, [r3, #8]
#endif
}
 8001660:	46c0      	nop			; (mov r8, r8)
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	e000ed00 	.word	0xe000ed00

0800166c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800166c:	480d      	ldr	r0, [pc, #52]	; (80016a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800166e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001670:	f7ff fff0 	bl	8001654 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001674:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001676:	e003      	b.n	8001680 <LoopCopyDataInit>

08001678 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001678:	4b0b      	ldr	r3, [pc, #44]	; (80016a8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800167a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800167c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800167e:	3104      	adds	r1, #4

08001680 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001680:	480a      	ldr	r0, [pc, #40]	; (80016ac <LoopForever+0xa>)
  ldr r3, =_edata
 8001682:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <LoopForever+0xe>)
  adds r2, r0, r1
 8001684:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001686:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001688:	d3f6      	bcc.n	8001678 <CopyDataInit>
  ldr r2, =_sbss
 800168a:	4a0a      	ldr	r2, [pc, #40]	; (80016b4 <LoopForever+0x12>)
  b LoopFillZerobss
 800168c:	e002      	b.n	8001694 <LoopFillZerobss>

0800168e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800168e:	2300      	movs	r3, #0
  str  r3, [r2]
 8001690:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001692:	3204      	adds	r2, #4

08001694 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8001694:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <LoopForever+0x16>)
  cmp r2, r3
 8001696:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001698:	d3f9      	bcc.n	800168e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800169a:	f002 fdd7 	bl	800424c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800169e:	f7ff fc4f 	bl	8000f40 <main>

080016a2 <LoopForever>:

LoopForever:
    b LoopForever
 80016a2:	e7fe      	b.n	80016a2 <LoopForever>
  ldr   r0, =_estack
 80016a4:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 80016a8:	08004334 	.word	0x08004334
  ldr r0, =_sdata
 80016ac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80016b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80016b4:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80016b8:	2000016c 	.word	0x2000016c

080016bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016bc:	e7fe      	b.n	80016bc <ADC1_IRQHandler>

080016be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	b082      	sub	sp, #8
 80016c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016c4:	1dfb      	adds	r3, r7, #7
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016ca:	2003      	movs	r0, #3
 80016cc:	f000 f80e 	bl	80016ec <HAL_InitTick>
 80016d0:	1e03      	subs	r3, r0, #0
 80016d2:	d003      	beq.n	80016dc <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80016d4:	1dfb      	adds	r3, r7, #7
 80016d6:	2201      	movs	r2, #1
 80016d8:	701a      	strb	r2, [r3, #0]
 80016da:	e001      	b.n	80016e0 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016dc:	f7ff fe52 	bl	8001384 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016e0:	1dfb      	adds	r3, r7, #7
 80016e2:	781b      	ldrb	r3, [r3, #0]
}
 80016e4:	0018      	movs	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	b002      	add	sp, #8
 80016ea:	bd80      	pop	{r7, pc}

080016ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016ec:	b590      	push	{r4, r7, lr}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016f4:	230f      	movs	r3, #15
 80016f6:	18fb      	adds	r3, r7, r3
 80016f8:	2200      	movs	r2, #0
 80016fa:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 80016fc:	4b1d      	ldr	r3, [pc, #116]	; (8001774 <HAL_InitTick+0x88>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d02b      	beq.n	800175c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001704:	4b1c      	ldr	r3, [pc, #112]	; (8001778 <HAL_InitTick+0x8c>)
 8001706:	681c      	ldr	r4, [r3, #0]
 8001708:	4b1a      	ldr	r3, [pc, #104]	; (8001774 <HAL_InitTick+0x88>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	0019      	movs	r1, r3
 800170e:	23fa      	movs	r3, #250	; 0xfa
 8001710:	0098      	lsls	r0, r3, #2
 8001712:	f7fe fcf9 	bl	8000108 <__udivsi3>
 8001716:	0003      	movs	r3, r0
 8001718:	0019      	movs	r1, r3
 800171a:	0020      	movs	r0, r4
 800171c:	f7fe fcf4 	bl	8000108 <__udivsi3>
 8001720:	0003      	movs	r3, r0
 8001722:	0018      	movs	r0, r3
 8001724:	f001 f8fb 	bl	800291e <HAL_SYSTICK_Config>
 8001728:	1e03      	subs	r3, r0, #0
 800172a:	d112      	bne.n	8001752 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2b03      	cmp	r3, #3
 8001730:	d80a      	bhi.n	8001748 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	2301      	movs	r3, #1
 8001736:	425b      	negs	r3, r3
 8001738:	2200      	movs	r2, #0
 800173a:	0018      	movs	r0, r3
 800173c:	f001 f8ca 	bl	80028d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001740:	4b0e      	ldr	r3, [pc, #56]	; (800177c <HAL_InitTick+0x90>)
 8001742:	687a      	ldr	r2, [r7, #4]
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	e00d      	b.n	8001764 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001748:	230f      	movs	r3, #15
 800174a:	18fb      	adds	r3, r7, r3
 800174c:	2201      	movs	r2, #1
 800174e:	701a      	strb	r2, [r3, #0]
 8001750:	e008      	b.n	8001764 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001752:	230f      	movs	r3, #15
 8001754:	18fb      	adds	r3, r7, r3
 8001756:	2201      	movs	r2, #1
 8001758:	701a      	strb	r2, [r3, #0]
 800175a:	e003      	b.n	8001764 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800175c:	230f      	movs	r3, #15
 800175e:	18fb      	adds	r3, r7, r3
 8001760:	2201      	movs	r2, #1
 8001762:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001764:	230f      	movs	r3, #15
 8001766:	18fb      	adds	r3, r7, r3
 8001768:	781b      	ldrb	r3, [r3, #0]
}
 800176a:	0018      	movs	r0, r3
 800176c:	46bd      	mov	sp, r7
 800176e:	b005      	add	sp, #20
 8001770:	bd90      	pop	{r4, r7, pc}
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	20000008 	.word	0x20000008
 8001778:	20000000 	.word	0x20000000
 800177c:	20000004 	.word	0x20000004

08001780 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <HAL_IncTick+0x1c>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	001a      	movs	r2, r3
 800178a:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <HAL_IncTick+0x20>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	18d2      	adds	r2, r2, r3
 8001790:	4b03      	ldr	r3, [pc, #12]	; (80017a0 <HAL_IncTick+0x20>)
 8001792:	601a      	str	r2, [r3, #0]
}
 8001794:	46c0      	nop			; (mov r8, r8)
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	46c0      	nop			; (mov r8, r8)
 800179c:	20000008 	.word	0x20000008
 80017a0:	20000168 	.word	0x20000168

080017a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  return uwTick;
 80017a8:	4b02      	ldr	r3, [pc, #8]	; (80017b4 <HAL_GetTick+0x10>)
 80017aa:	681b      	ldr	r3, [r3, #0]
}
 80017ac:	0018      	movs	r0, r3
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	46c0      	nop			; (mov r8, r8)
 80017b4:	20000168 	.word	0x20000168

080017b8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a05      	ldr	r2, [pc, #20]	; (80017dc <LL_ADC_SetCommonPathInternalCh+0x24>)
 80017c8:	401a      	ands	r2, r3
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	431a      	orrs	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	601a      	str	r2, [r3, #0]
}
 80017d2:	46c0      	nop			; (mov r8, r8)
 80017d4:	46bd      	mov	sp, r7
 80017d6:	b002      	add	sp, #8
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	ff3fffff 	.word	0xff3fffff

080017e0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	23c0      	movs	r3, #192	; 0xc0
 80017ee:	041b      	lsls	r3, r3, #16
 80017f0:	4013      	ands	r3, r2
}
 80017f2:	0018      	movs	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	b002      	add	sp, #8
 80017f8:	bd80      	pop	{r7, pc}

080017fa <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b084      	sub	sp, #16
 80017fe:	af00      	add	r7, sp, #0
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	695b      	ldr	r3, [r3, #20]
 800180a:	68ba      	ldr	r2, [r7, #8]
 800180c:	2104      	movs	r1, #4
 800180e:	400a      	ands	r2, r1
 8001810:	2107      	movs	r1, #7
 8001812:	4091      	lsls	r1, r2
 8001814:	000a      	movs	r2, r1
 8001816:	43d2      	mvns	r2, r2
 8001818:	401a      	ands	r2, r3
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	2104      	movs	r1, #4
 800181e:	400b      	ands	r3, r1
 8001820:	6879      	ldr	r1, [r7, #4]
 8001822:	4099      	lsls	r1, r3
 8001824:	000b      	movs	r3, r1
 8001826:	431a      	orrs	r2, r3
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800182c:	46c0      	nop			; (mov r8, r8)
 800182e:	46bd      	mov	sp, r7
 8001830:	b004      	add	sp, #16
 8001832:	bd80      	pop	{r7, pc}

08001834 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	683a      	ldr	r2, [r7, #0]
 8001844:	2104      	movs	r1, #4
 8001846:	400a      	ands	r2, r1
 8001848:	2107      	movs	r1, #7
 800184a:	4091      	lsls	r1, r2
 800184c:	000a      	movs	r2, r1
 800184e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	2104      	movs	r1, #4
 8001854:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001856:	40da      	lsrs	r2, r3
 8001858:	0013      	movs	r3, r2
}
 800185a:	0018      	movs	r0, r3
 800185c:	46bd      	mov	sp, r7
 800185e:	b002      	add	sp, #8
 8001860:	bd80      	pop	{r7, pc}

08001862 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b082      	sub	sp, #8
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	68da      	ldr	r2, [r3, #12]
 800186e:	23c0      	movs	r3, #192	; 0xc0
 8001870:	011b      	lsls	r3, r3, #4
 8001872:	4013      	ands	r3, r2
 8001874:	d101      	bne.n	800187a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001876:	2301      	movs	r3, #1
 8001878:	e000      	b.n	800187c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800187a:	2300      	movs	r3, #0
}
 800187c:	0018      	movs	r0, r3
 800187e:	46bd      	mov	sp, r7
 8001880:	b002      	add	sp, #8
 8001882:	bd80      	pop	{r7, pc}

08001884 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001894:	68ba      	ldr	r2, [r7, #8]
 8001896:	211f      	movs	r1, #31
 8001898:	400a      	ands	r2, r1
 800189a:	210f      	movs	r1, #15
 800189c:	4091      	lsls	r1, r2
 800189e:	000a      	movs	r2, r1
 80018a0:	43d2      	mvns	r2, r2
 80018a2:	401a      	ands	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	0e9b      	lsrs	r3, r3, #26
 80018a8:	210f      	movs	r1, #15
 80018aa:	4019      	ands	r1, r3
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	201f      	movs	r0, #31
 80018b0:	4003      	ands	r3, r0
 80018b2:	4099      	lsls	r1, r3
 80018b4:	000b      	movs	r3, r1
 80018b6:	431a      	orrs	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80018bc:	46c0      	nop			; (mov r8, r8)
 80018be:	46bd      	mov	sp, r7
 80018c0:	b004      	add	sp, #16
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	025b      	lsls	r3, r3, #9
 80018d6:	0a5b      	lsrs	r3, r3, #9
 80018d8:	431a      	orrs	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80018de:	46c0      	nop			; (mov r8, r8)
 80018e0:	46bd      	mov	sp, r7
 80018e2:	b002      	add	sp, #8
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
 80018ee:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	0252      	lsls	r2, r2, #9
 80018f8:	0a52      	lsrs	r2, r2, #9
 80018fa:	43d2      	mvns	r2, r2
 80018fc:	401a      	ands	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001902:	46c0      	nop			; (mov r8, r8)
 8001904:	46bd      	mov	sp, r7
 8001906:	b002      	add	sp, #8
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	695b      	ldr	r3, [r3, #20]
 800191c:	68ba      	ldr	r2, [r7, #8]
 800191e:	0212      	lsls	r2, r2, #8
 8001920:	43d2      	mvns	r2, r2
 8001922:	401a      	ands	r2, r3
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	021b      	lsls	r3, r3, #8
 8001928:	6879      	ldr	r1, [r7, #4]
 800192a:	400b      	ands	r3, r1
 800192c:	4904      	ldr	r1, [pc, #16]	; (8001940 <LL_ADC_SetChannelSamplingTime+0x34>)
 800192e:	400b      	ands	r3, r1
 8001930:	431a      	orrs	r2, r3
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001936:	46c0      	nop			; (mov r8, r8)
 8001938:	46bd      	mov	sp, r7
 800193a:	b004      	add	sp, #16
 800193c:	bd80      	pop	{r7, pc}
 800193e:	46c0      	nop			; (mov r8, r8)
 8001940:	7fffff00 	.word	0x7fffff00

08001944 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	4a05      	ldr	r2, [pc, #20]	; (8001968 <LL_ADC_EnableInternalRegulator+0x24>)
 8001952:	4013      	ands	r3, r2
 8001954:	2280      	movs	r2, #128	; 0x80
 8001956:	0552      	lsls	r2, r2, #21
 8001958:	431a      	orrs	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800195e:	46c0      	nop			; (mov r8, r8)
 8001960:	46bd      	mov	sp, r7
 8001962:	b002      	add	sp, #8
 8001964:	bd80      	pop	{r7, pc}
 8001966:	46c0      	nop			; (mov r8, r8)
 8001968:	6fffffe8 	.word	0x6fffffe8

0800196c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	2380      	movs	r3, #128	; 0x80
 800197a:	055b      	lsls	r3, r3, #21
 800197c:	401a      	ands	r2, r3
 800197e:	2380      	movs	r3, #128	; 0x80
 8001980:	055b      	lsls	r3, r3, #21
 8001982:	429a      	cmp	r2, r3
 8001984:	d101      	bne.n	800198a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001986:	2301      	movs	r3, #1
 8001988:	e000      	b.n	800198c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800198a:	2300      	movs	r3, #0
}
 800198c:	0018      	movs	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	b002      	add	sp, #8
 8001992:	bd80      	pop	{r7, pc}

08001994 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	4a04      	ldr	r2, [pc, #16]	; (80019b4 <LL_ADC_Enable+0x20>)
 80019a2:	4013      	ands	r3, r2
 80019a4:	2201      	movs	r2, #1
 80019a6:	431a      	orrs	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80019ac:	46c0      	nop			; (mov r8, r8)
 80019ae:	46bd      	mov	sp, r7
 80019b0:	b002      	add	sp, #8
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	7fffffe8 	.word	0x7fffffe8

080019b8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	4a04      	ldr	r2, [pc, #16]	; (80019d8 <LL_ADC_Disable+0x20>)
 80019c6:	4013      	ands	r3, r2
 80019c8:	2202      	movs	r2, #2
 80019ca:	431a      	orrs	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80019d0:	46c0      	nop			; (mov r8, r8)
 80019d2:	46bd      	mov	sp, r7
 80019d4:	b002      	add	sp, #8
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	7fffffe8 	.word	0x7fffffe8

080019dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	2201      	movs	r2, #1
 80019ea:	4013      	ands	r3, r2
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d101      	bne.n	80019f4 <LL_ADC_IsEnabled+0x18>
 80019f0:	2301      	movs	r3, #1
 80019f2:	e000      	b.n	80019f6 <LL_ADC_IsEnabled+0x1a>
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	0018      	movs	r0, r3
 80019f8:	46bd      	mov	sp, r7
 80019fa:	b002      	add	sp, #8
 80019fc:	bd80      	pop	{r7, pc}

080019fe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d101      	bne.n	8001a16 <LL_ADC_IsDisableOngoing+0x18>
 8001a12:	2301      	movs	r3, #1
 8001a14:	e000      	b.n	8001a18 <LL_ADC_IsDisableOngoing+0x1a>
 8001a16:	2300      	movs	r3, #0
}
 8001a18:	0018      	movs	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	b002      	add	sp, #8
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	4a04      	ldr	r2, [pc, #16]	; (8001a40 <LL_ADC_REG_StartConversion+0x20>)
 8001a2e:	4013      	ands	r3, r2
 8001a30:	2204      	movs	r2, #4
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001a38:	46c0      	nop			; (mov r8, r8)
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	b002      	add	sp, #8
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	7fffffe8 	.word	0x7fffffe8

08001a44 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	4a04      	ldr	r2, [pc, #16]	; (8001a64 <LL_ADC_REG_StopConversion+0x20>)
 8001a52:	4013      	ands	r3, r2
 8001a54:	2210      	movs	r2, #16
 8001a56:	431a      	orrs	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001a5c:	46c0      	nop			; (mov r8, r8)
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	b002      	add	sp, #8
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	7fffffe8 	.word	0x7fffffe8

08001a68 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	2204      	movs	r2, #4
 8001a76:	4013      	ands	r3, r2
 8001a78:	2b04      	cmp	r3, #4
 8001a7a:	d101      	bne.n	8001a80 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e000      	b.n	8001a82 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	0018      	movs	r0, r3
 8001a84:	46bd      	mov	sp, r7
 8001a86:	b002      	add	sp, #8
 8001a88:	bd80      	pop	{r7, pc}
	...

08001a8c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b088      	sub	sp, #32
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a94:	231f      	movs	r3, #31
 8001a96:	18fb      	adds	r3, r7, r3
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e17e      	b.n	8001db0 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d10a      	bne.n	8001ad0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	0018      	movs	r0, r3
 8001abe:	f7ff fc85 	bl	80013cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2254      	movs	r2, #84	; 0x54
 8001acc:	2100      	movs	r1, #0
 8001ace:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f7ff ff49 	bl	800196c <LL_ADC_IsInternalRegulatorEnabled>
 8001ada:	1e03      	subs	r3, r0, #0
 8001adc:	d114      	bne.n	8001b08 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	0018      	movs	r0, r3
 8001ae4:	f7ff ff2e 	bl	8001944 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001ae8:	4bb3      	ldr	r3, [pc, #716]	; (8001db8 <HAL_ADC_Init+0x32c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	49b3      	ldr	r1, [pc, #716]	; (8001dbc <HAL_ADC_Init+0x330>)
 8001aee:	0018      	movs	r0, r3
 8001af0:	f7fe fb0a 	bl	8000108 <__udivsi3>
 8001af4:	0003      	movs	r3, r0
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001afa:	e002      	b.n	8001b02 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1f9      	bne.n	8001afc <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	f7ff ff2d 	bl	800196c <LL_ADC_IsInternalRegulatorEnabled>
 8001b12:	1e03      	subs	r3, r0, #0
 8001b14:	d10f      	bne.n	8001b36 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b1a:	2210      	movs	r2, #16
 8001b1c:	431a      	orrs	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b26:	2201      	movs	r2, #1
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001b2e:	231f      	movs	r3, #31
 8001b30:	18fb      	adds	r3, r7, r3
 8001b32:	2201      	movs	r2, #1
 8001b34:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	0018      	movs	r0, r3
 8001b3c:	f7ff ff94 	bl	8001a68 <LL_ADC_REG_IsConversionOngoing>
 8001b40:	0003      	movs	r3, r0
 8001b42:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b48:	2210      	movs	r2, #16
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d000      	beq.n	8001b50 <HAL_ADC_Init+0xc4>
 8001b4e:	e122      	b.n	8001d96 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d000      	beq.n	8001b58 <HAL_ADC_Init+0xcc>
 8001b56:	e11e      	b.n	8001d96 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b5c:	4a98      	ldr	r2, [pc, #608]	; (8001dc0 <HAL_ADC_Init+0x334>)
 8001b5e:	4013      	ands	r3, r2
 8001b60:	2202      	movs	r2, #2
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	f7ff ff35 	bl	80019dc <LL_ADC_IsEnabled>
 8001b72:	1e03      	subs	r3, r0, #0
 8001b74:	d000      	beq.n	8001b78 <HAL_ADC_Init+0xec>
 8001b76:	e0ad      	b.n	8001cd4 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	7e1b      	ldrb	r3, [r3, #24]
 8001b80:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001b82:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	7e5b      	ldrb	r3, [r3, #25]
 8001b88:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001b8a:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	7e9b      	ldrb	r3, [r3, #26]
 8001b90:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001b92:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d002      	beq.n	8001ba2 <HAL_ADC_Init+0x116>
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	015b      	lsls	r3, r3, #5
 8001ba0:	e000      	b.n	8001ba4 <HAL_ADC_Init+0x118>
 8001ba2:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001ba4:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001baa:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	691b      	ldr	r3, [r3, #16]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	da04      	bge.n	8001bbe <HAL_ADC_Init+0x132>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	691b      	ldr	r3, [r3, #16]
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	085b      	lsrs	r3, r3, #1
 8001bbc:	e001      	b.n	8001bc2 <HAL_ADC_Init+0x136>
 8001bbe:	2380      	movs	r3, #128	; 0x80
 8001bc0:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001bc2:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	212c      	movs	r1, #44	; 0x2c
 8001bc8:	5c5b      	ldrb	r3, [r3, r1]
 8001bca:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001bcc:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2220      	movs	r2, #32
 8001bd8:	5c9b      	ldrb	r3, [r3, r2]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d115      	bne.n	8001c0a <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	7e9b      	ldrb	r3, [r3, #26]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d105      	bne.n	8001bf2 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	2280      	movs	r2, #128	; 0x80
 8001bea:	0252      	lsls	r2, r2, #9
 8001bec:	4313      	orrs	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
 8001bf0:	e00b      	b.n	8001c0a <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf6:	2220      	movs	r2, #32
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c02:	2201      	movs	r2, #1
 8001c04:	431a      	orrs	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d00a      	beq.n	8001c28 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c16:	23e0      	movs	r3, #224	; 0xe0
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001c20:	4313      	orrs	r3, r2
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	4a65      	ldr	r2, [pc, #404]	; (8001dc4 <HAL_ADC_Init+0x338>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	0019      	movs	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	69ba      	ldr	r2, [r7, #24]
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	0f9b      	lsrs	r3, r3, #30
 8001c44:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	697a      	ldr	r2, [r7, #20]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	223c      	movs	r2, #60	; 0x3c
 8001c56:	5c9b      	ldrb	r3, [r3, r2]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d111      	bne.n	8001c80 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	0f9b      	lsrs	r3, r3, #30
 8001c62:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001c68:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001c6e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001c74:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	4a50      	ldr	r2, [pc, #320]	; (8001dc8 <HAL_ADC_Init+0x33c>)
 8001c88:	4013      	ands	r3, r2
 8001c8a:	0019      	movs	r1, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	697a      	ldr	r2, [r7, #20]
 8001c92:	430a      	orrs	r2, r1
 8001c94:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685a      	ldr	r2, [r3, #4]
 8001c9a:	23c0      	movs	r3, #192	; 0xc0
 8001c9c:	061b      	lsls	r3, r3, #24
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d018      	beq.n	8001cd4 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001ca6:	2380      	movs	r3, #128	; 0x80
 8001ca8:	05db      	lsls	r3, r3, #23
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d012      	beq.n	8001cd4 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001cb2:	2380      	movs	r3, #128	; 0x80
 8001cb4:	061b      	lsls	r3, r3, #24
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d00c      	beq.n	8001cd4 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001cba:	4b44      	ldr	r3, [pc, #272]	; (8001dcc <HAL_ADC_Init+0x340>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a44      	ldr	r2, [pc, #272]	; (8001dd0 <HAL_ADC_Init+0x344>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	0019      	movs	r1, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685a      	ldr	r2, [r3, #4]
 8001cc8:	23f0      	movs	r3, #240	; 0xf0
 8001cca:	039b      	lsls	r3, r3, #14
 8001ccc:	401a      	ands	r2, r3
 8001cce:	4b3f      	ldr	r3, [pc, #252]	; (8001dcc <HAL_ADC_Init+0x340>)
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6818      	ldr	r0, [r3, #0]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cdc:	001a      	movs	r2, r3
 8001cde:	2100      	movs	r1, #0
 8001ce0:	f7ff fd8b 	bl	80017fa <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6818      	ldr	r0, [r3, #0]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cec:	4939      	ldr	r1, [pc, #228]	; (8001dd4 <HAL_ADC_Init+0x348>)
 8001cee:	001a      	movs	r2, r3
 8001cf0:	f7ff fd83 	bl	80017fa <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	691b      	ldr	r3, [r3, #16]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d109      	bne.n	8001d10 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2110      	movs	r1, #16
 8001d08:	4249      	negs	r1, r1
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	629a      	str	r2, [r3, #40]	; 0x28
 8001d0e:	e018      	b.n	8001d42 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	691a      	ldr	r2, [r3, #16]
 8001d14:	2380      	movs	r3, #128	; 0x80
 8001d16:	039b      	lsls	r3, r3, #14
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d112      	bne.n	8001d42 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	69db      	ldr	r3, [r3, #28]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	221c      	movs	r2, #28
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	2210      	movs	r2, #16
 8001d30:	4252      	negs	r2, r2
 8001d32:	409a      	lsls	r2, r3
 8001d34:	0011      	movs	r1, r2
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2100      	movs	r1, #0
 8001d48:	0018      	movs	r0, r3
 8001d4a:	f7ff fd73 	bl	8001834 <LL_ADC_GetSamplingTimeCommonChannels>
 8001d4e:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d10b      	bne.n	8001d70 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d62:	2203      	movs	r2, #3
 8001d64:	4393      	bics	r3, r2
 8001d66:	2201      	movs	r2, #1
 8001d68:	431a      	orrs	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001d6e:	e01c      	b.n	8001daa <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d74:	2212      	movs	r2, #18
 8001d76:	4393      	bics	r3, r2
 8001d78:	2210      	movs	r2, #16
 8001d7a:	431a      	orrs	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d84:	2201      	movs	r2, #1
 8001d86:	431a      	orrs	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8001d8c:	231f      	movs	r3, #31
 8001d8e:	18fb      	adds	r3, r7, r3
 8001d90:	2201      	movs	r2, #1
 8001d92:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001d94:	e009      	b.n	8001daa <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d9a:	2210      	movs	r2, #16
 8001d9c:	431a      	orrs	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001da2:	231f      	movs	r3, #31
 8001da4:	18fb      	adds	r3, r7, r3
 8001da6:	2201      	movs	r2, #1
 8001da8:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001daa:	231f      	movs	r3, #31
 8001dac:	18fb      	adds	r3, r7, r3
 8001dae:	781b      	ldrb	r3, [r3, #0]
}
 8001db0:	0018      	movs	r0, r3
 8001db2:	46bd      	mov	sp, r7
 8001db4:	b008      	add	sp, #32
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	20000000 	.word	0x20000000
 8001dbc:	00030d40 	.word	0x00030d40
 8001dc0:	fffffefd 	.word	0xfffffefd
 8001dc4:	ffde0201 	.word	0xffde0201
 8001dc8:	1ffffc02 	.word	0x1ffffc02
 8001dcc:	40012708 	.word	0x40012708
 8001dd0:	ffc3ffff 	.word	0xffc3ffff
 8001dd4:	7fffff04 	.word	0x7fffff04

08001dd8 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001dd8:	b5b0      	push	{r4, r5, r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	0018      	movs	r0, r3
 8001de6:	f7ff fe3f 	bl	8001a68 <LL_ADC_REG_IsConversionOngoing>
 8001dea:	1e03      	subs	r3, r0, #0
 8001dec:	d15f      	bne.n	8001eae <HAL_ADC_Start_IT+0xd6>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2254      	movs	r2, #84	; 0x54
 8001df2:	5c9b      	ldrb	r3, [r3, r2]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d101      	bne.n	8001dfc <HAL_ADC_Start_IT+0x24>
 8001df8:	2302      	movs	r3, #2
 8001dfa:	e05f      	b.n	8001ebc <HAL_ADC_Start_IT+0xe4>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2254      	movs	r2, #84	; 0x54
 8001e00:	2101      	movs	r1, #1
 8001e02:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001e04:	250f      	movs	r5, #15
 8001e06:	197c      	adds	r4, r7, r5
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	0018      	movs	r0, r3
 8001e0c:	f000 fb52 	bl	80024b4 <ADC_Enable>
 8001e10:	0003      	movs	r3, r0
 8001e12:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001e14:	197b      	adds	r3, r7, r5
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d143      	bne.n	8001ea4 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e20:	4a28      	ldr	r2, [pc, #160]	; (8001ec4 <HAL_ADC_Start_IT+0xec>)
 8001e22:	4013      	ands	r3, r2
 8001e24:	2280      	movs	r2, #128	; 0x80
 8001e26:	0052      	lsls	r2, r2, #1
 8001e28:	431a      	orrs	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	221c      	movs	r2, #28
 8001e3a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2254      	movs	r2, #84	; 0x54
 8001e40:	2100      	movs	r1, #0
 8001e42:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	211c      	movs	r1, #28
 8001e50:	438a      	bics	r2, r1
 8001e52:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	695b      	ldr	r3, [r3, #20]
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d108      	bne.n	8001e6e <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	685a      	ldr	r2, [r3, #4]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2108      	movs	r1, #8
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	605a      	str	r2, [r3, #4]
          break;
 8001e6c:	e008      	b.n	8001e80 <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	685a      	ldr	r2, [r3, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2104      	movs	r1, #4
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	605a      	str	r2, [r3, #4]
          break;
 8001e7e:	46c0      	nop			; (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d107      	bne.n	8001e98 <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	685a      	ldr	r2, [r3, #4]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2110      	movs	r1, #16
 8001e94:	430a      	orrs	r2, r1
 8001e96:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f7ff fdbf 	bl	8001a20 <LL_ADC_REG_StartConversion>
 8001ea2:	e008      	b.n	8001eb6 <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2254      	movs	r2, #84	; 0x54
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	5499      	strb	r1, [r3, r2]
 8001eac:	e003      	b.n	8001eb6 <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001eae:	230f      	movs	r3, #15
 8001eb0:	18fb      	adds	r3, r7, r3
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001eb6:	230f      	movs	r3, #15
 8001eb8:	18fb      	adds	r3, r7, r3
 8001eba:	781b      	ldrb	r3, [r3, #0]
}
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	b004      	add	sp, #16
 8001ec2:	bdb0      	pop	{r4, r5, r7, pc}
 8001ec4:	fffff0fe 	.word	0xfffff0fe

08001ec8 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 8001ec8:	b5b0      	push	{r4, r5, r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2254      	movs	r2, #84	; 0x54
 8001ed4:	5c9b      	ldrb	r3, [r3, r2]
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d101      	bne.n	8001ede <HAL_ADC_Stop_IT+0x16>
 8001eda:	2302      	movs	r3, #2
 8001edc:	e033      	b.n	8001f46 <HAL_ADC_Stop_IT+0x7e>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2254      	movs	r2, #84	; 0x54
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001ee6:	250f      	movs	r5, #15
 8001ee8:	197c      	adds	r4, r7, r5
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	0018      	movs	r0, r3
 8001eee:	f000 faa5 	bl	800243c <ADC_ConversionStop>
 8001ef2:	0003      	movs	r3, r0
 8001ef4:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001ef6:	0028      	movs	r0, r5
 8001ef8:	183b      	adds	r3, r7, r0
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d11b      	bne.n	8001f38 <HAL_ADC_Stop_IT+0x70>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	211c      	movs	r1, #28
 8001f0c:	438a      	bics	r2, r1
 8001f0e:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001f10:	0005      	movs	r5, r0
 8001f12:	183c      	adds	r4, r7, r0
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	0018      	movs	r0, r3
 8001f18:	f000 fb4a 	bl	80025b0 <ADC_Disable>
 8001f1c:	0003      	movs	r3, r0
 8001f1e:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001f20:	197b      	adds	r3, r7, r5
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d107      	bne.n	8001f38 <HAL_ADC_Stop_IT+0x70>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f2c:	4a08      	ldr	r2, [pc, #32]	; (8001f50 <HAL_ADC_Stop_IT+0x88>)
 8001f2e:	4013      	ands	r3, r2
 8001f30:	2201      	movs	r2, #1
 8001f32:	431a      	orrs	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2254      	movs	r2, #84	; 0x54
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001f40:	230f      	movs	r3, #15
 8001f42:	18fb      	adds	r3, r7, r3
 8001f44:	781b      	ldrb	r3, [r3, #0]
}
 8001f46:	0018      	movs	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	b004      	add	sp, #16
 8001f4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001f4e:	46c0      	nop			; (mov r8, r8)
 8001f50:	fffffefe 	.word	0xfffffefe

08001f54 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001f54:	b5b0      	push	{r4, r5, r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	0018      	movs	r0, r3
 8001f66:	f7ff fd7f 	bl	8001a68 <LL_ADC_REG_IsConversionOngoing>
 8001f6a:	1e03      	subs	r3, r0, #0
 8001f6c:	d16c      	bne.n	8002048 <HAL_ADC_Start_DMA+0xf4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2254      	movs	r2, #84	; 0x54
 8001f72:	5c9b      	ldrb	r3, [r3, r2]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d101      	bne.n	8001f7c <HAL_ADC_Start_DMA+0x28>
 8001f78:	2302      	movs	r3, #2
 8001f7a:	e06c      	b.n	8002056 <HAL_ADC_Start_DMA+0x102>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2254      	movs	r2, #84	; 0x54
 8001f80:	2101      	movs	r1, #1
 8001f82:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d113      	bne.n	8001fb8 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	0018      	movs	r0, r3
 8001f96:	f7ff fd21 	bl	80019dc <LL_ADC_IsEnabled>
 8001f9a:	1e03      	subs	r3, r0, #0
 8001f9c:	d004      	beq.n	8001fa8 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	f7ff fd08 	bl	80019b8 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68da      	ldr	r2, [r3, #12]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2101      	movs	r1, #1
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001fb8:	2517      	movs	r5, #23
 8001fba:	197c      	adds	r4, r7, r5
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	0018      	movs	r0, r3
 8001fc0:	f000 fa78 	bl	80024b4 <ADC_Enable>
 8001fc4:	0003      	movs	r3, r0
 8001fc6:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fc8:	002c      	movs	r4, r5
 8001fca:	193b      	adds	r3, r7, r4
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d13e      	bne.n	8002050 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd6:	4a22      	ldr	r2, [pc, #136]	; (8002060 <HAL_ADC_Start_DMA+0x10c>)
 8001fd8:	4013      	ands	r3, r2
 8001fda:	2280      	movs	r2, #128	; 0x80
 8001fdc:	0052      	lsls	r2, r2, #1
 8001fde:	431a      	orrs	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fee:	4a1d      	ldr	r2, [pc, #116]	; (8002064 <HAL_ADC_Start_DMA+0x110>)
 8001ff0:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ff6:	4a1c      	ldr	r2, [pc, #112]	; (8002068 <HAL_ADC_Start_DMA+0x114>)
 8001ff8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ffe:	4a1b      	ldr	r2, [pc, #108]	; (800206c <HAL_ADC_Start_DMA+0x118>)
 8002000:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	221c      	movs	r2, #28
 8002008:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2254      	movs	r2, #84	; 0x54
 800200e:	2100      	movs	r1, #0
 8002010:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	685a      	ldr	r2, [r3, #4]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2110      	movs	r1, #16
 800201e:	430a      	orrs	r2, r1
 8002020:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	3340      	adds	r3, #64	; 0x40
 800202c:	0019      	movs	r1, r3
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	193c      	adds	r4, r7, r4
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f000 fd0a 	bl	8002a4c <HAL_DMA_Start_IT>
 8002038:	0003      	movs	r3, r0
 800203a:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	0018      	movs	r0, r3
 8002042:	f7ff fced 	bl	8001a20 <LL_ADC_REG_StartConversion>
 8002046:	e003      	b.n	8002050 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002048:	2317      	movs	r3, #23
 800204a:	18fb      	adds	r3, r7, r3
 800204c:	2202      	movs	r2, #2
 800204e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8002050:	2317      	movs	r3, #23
 8002052:	18fb      	adds	r3, r7, r3
 8002054:	781b      	ldrb	r3, [r3, #0]
}
 8002056:	0018      	movs	r0, r3
 8002058:	46bd      	mov	sp, r7
 800205a:	b006      	add	sp, #24
 800205c:	bdb0      	pop	{r4, r5, r7, pc}
 800205e:	46c0      	nop			; (mov r8, r8)
 8002060:	fffff0fe 	.word	0xfffff0fe
 8002064:	08002661 	.word	0x08002661
 8002068:	08002729 	.word	0x08002729
 800206c:	08002747 	.word	0x08002747

08002070 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002078:	46c0      	nop			; (mov r8, r8)
 800207a:	46bd      	mov	sp, r7
 800207c:	b002      	add	sp, #8
 800207e:	bd80      	pop	{r7, pc}

08002080 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002088:	46c0      	nop			; (mov r8, r8)
 800208a:	46bd      	mov	sp, r7
 800208c:	b002      	add	sp, #8
 800208e:	bd80      	pop	{r7, pc}

08002090 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800209a:	2317      	movs	r3, #23
 800209c:	18fb      	adds	r3, r7, r3
 800209e:	2200      	movs	r2, #0
 80020a0:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2254      	movs	r2, #84	; 0x54
 80020aa:	5c9b      	ldrb	r3, [r3, r2]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d101      	bne.n	80020b4 <HAL_ADC_ConfigChannel+0x24>
 80020b0:	2302      	movs	r3, #2
 80020b2:	e1be      	b.n	8002432 <HAL_ADC_ConfigChannel+0x3a2>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2254      	movs	r2, #84	; 0x54
 80020b8:	2101      	movs	r1, #1
 80020ba:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	0018      	movs	r0, r3
 80020c2:	f7ff fcd1 	bl	8001a68 <LL_ADC_REG_IsConversionOngoing>
 80020c6:	1e03      	subs	r3, r0, #0
 80020c8:	d000      	beq.n	80020cc <HAL_ADC_ConfigChannel+0x3c>
 80020ca:	e1a1      	b.n	8002410 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d100      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x46>
 80020d4:	e152      	b.n	800237c <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	691a      	ldr	r2, [r3, #16]
 80020da:	2380      	movs	r3, #128	; 0x80
 80020dc:	061b      	lsls	r3, r3, #24
 80020de:	429a      	cmp	r2, r3
 80020e0:	d004      	beq.n	80020ec <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80020e6:	4ac2      	ldr	r2, [pc, #776]	; (80023f0 <HAL_ADC_ConfigChannel+0x360>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d108      	bne.n	80020fe <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	0019      	movs	r1, r3
 80020f6:	0010      	movs	r0, r2
 80020f8:	f7ff fbe4 	bl	80018c4 <LL_ADC_REG_SetSequencerChAdd>
 80020fc:	e0ed      	b.n	80022da <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	211f      	movs	r1, #31
 8002108:	400b      	ands	r3, r1
 800210a:	210f      	movs	r1, #15
 800210c:	4099      	lsls	r1, r3
 800210e:	000b      	movs	r3, r1
 8002110:	43db      	mvns	r3, r3
 8002112:	4013      	ands	r3, r2
 8002114:	0019      	movs	r1, r3
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	025b      	lsls	r3, r3, #9
 800211c:	0a5b      	lsrs	r3, r3, #9
 800211e:	d105      	bne.n	800212c <HAL_ADC_ConfigChannel+0x9c>
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	0e9b      	lsrs	r3, r3, #26
 8002126:	221f      	movs	r2, #31
 8002128:	4013      	ands	r3, r2
 800212a:	e0bc      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2201      	movs	r2, #1
 8002132:	4013      	ands	r3, r2
 8002134:	d000      	beq.n	8002138 <HAL_ADC_ConfigChannel+0xa8>
 8002136:	e0b5      	b.n	80022a4 <HAL_ADC_ConfigChannel+0x214>
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2202      	movs	r2, #2
 800213e:	4013      	ands	r3, r2
 8002140:	d000      	beq.n	8002144 <HAL_ADC_ConfigChannel+0xb4>
 8002142:	e0ad      	b.n	80022a0 <HAL_ADC_ConfigChannel+0x210>
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2204      	movs	r2, #4
 800214a:	4013      	ands	r3, r2
 800214c:	d000      	beq.n	8002150 <HAL_ADC_ConfigChannel+0xc0>
 800214e:	e0a5      	b.n	800229c <HAL_ADC_ConfigChannel+0x20c>
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2208      	movs	r2, #8
 8002156:	4013      	ands	r3, r2
 8002158:	d000      	beq.n	800215c <HAL_ADC_ConfigChannel+0xcc>
 800215a:	e09d      	b.n	8002298 <HAL_ADC_ConfigChannel+0x208>
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2210      	movs	r2, #16
 8002162:	4013      	ands	r3, r2
 8002164:	d000      	beq.n	8002168 <HAL_ADC_ConfigChannel+0xd8>
 8002166:	e095      	b.n	8002294 <HAL_ADC_ConfigChannel+0x204>
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2220      	movs	r2, #32
 800216e:	4013      	ands	r3, r2
 8002170:	d000      	beq.n	8002174 <HAL_ADC_ConfigChannel+0xe4>
 8002172:	e08d      	b.n	8002290 <HAL_ADC_ConfigChannel+0x200>
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2240      	movs	r2, #64	; 0x40
 800217a:	4013      	ands	r3, r2
 800217c:	d000      	beq.n	8002180 <HAL_ADC_ConfigChannel+0xf0>
 800217e:	e085      	b.n	800228c <HAL_ADC_ConfigChannel+0x1fc>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2280      	movs	r2, #128	; 0x80
 8002186:	4013      	ands	r3, r2
 8002188:	d000      	beq.n	800218c <HAL_ADC_ConfigChannel+0xfc>
 800218a:	e07d      	b.n	8002288 <HAL_ADC_ConfigChannel+0x1f8>
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	2380      	movs	r3, #128	; 0x80
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	4013      	ands	r3, r2
 8002196:	d000      	beq.n	800219a <HAL_ADC_ConfigChannel+0x10a>
 8002198:	e074      	b.n	8002284 <HAL_ADC_ConfigChannel+0x1f4>
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	2380      	movs	r3, #128	; 0x80
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	4013      	ands	r3, r2
 80021a4:	d000      	beq.n	80021a8 <HAL_ADC_ConfigChannel+0x118>
 80021a6:	e06b      	b.n	8002280 <HAL_ADC_ConfigChannel+0x1f0>
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	2380      	movs	r3, #128	; 0x80
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4013      	ands	r3, r2
 80021b2:	d000      	beq.n	80021b6 <HAL_ADC_ConfigChannel+0x126>
 80021b4:	e062      	b.n	800227c <HAL_ADC_ConfigChannel+0x1ec>
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	2380      	movs	r3, #128	; 0x80
 80021bc:	011b      	lsls	r3, r3, #4
 80021be:	4013      	ands	r3, r2
 80021c0:	d000      	beq.n	80021c4 <HAL_ADC_ConfigChannel+0x134>
 80021c2:	e059      	b.n	8002278 <HAL_ADC_ConfigChannel+0x1e8>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	2380      	movs	r3, #128	; 0x80
 80021ca:	015b      	lsls	r3, r3, #5
 80021cc:	4013      	ands	r3, r2
 80021ce:	d151      	bne.n	8002274 <HAL_ADC_ConfigChannel+0x1e4>
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	2380      	movs	r3, #128	; 0x80
 80021d6:	019b      	lsls	r3, r3, #6
 80021d8:	4013      	ands	r3, r2
 80021da:	d149      	bne.n	8002270 <HAL_ADC_ConfigChannel+0x1e0>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	2380      	movs	r3, #128	; 0x80
 80021e2:	01db      	lsls	r3, r3, #7
 80021e4:	4013      	ands	r3, r2
 80021e6:	d141      	bne.n	800226c <HAL_ADC_ConfigChannel+0x1dc>
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	2380      	movs	r3, #128	; 0x80
 80021ee:	021b      	lsls	r3, r3, #8
 80021f0:	4013      	ands	r3, r2
 80021f2:	d139      	bne.n	8002268 <HAL_ADC_ConfigChannel+0x1d8>
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	2380      	movs	r3, #128	; 0x80
 80021fa:	025b      	lsls	r3, r3, #9
 80021fc:	4013      	ands	r3, r2
 80021fe:	d131      	bne.n	8002264 <HAL_ADC_ConfigChannel+0x1d4>
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	029b      	lsls	r3, r3, #10
 8002208:	4013      	ands	r3, r2
 800220a:	d129      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x1d0>
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	2380      	movs	r3, #128	; 0x80
 8002212:	02db      	lsls	r3, r3, #11
 8002214:	4013      	ands	r3, r2
 8002216:	d121      	bne.n	800225c <HAL_ADC_ConfigChannel+0x1cc>
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	2380      	movs	r3, #128	; 0x80
 800221e:	031b      	lsls	r3, r3, #12
 8002220:	4013      	ands	r3, r2
 8002222:	d119      	bne.n	8002258 <HAL_ADC_ConfigChannel+0x1c8>
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	2380      	movs	r3, #128	; 0x80
 800222a:	035b      	lsls	r3, r3, #13
 800222c:	4013      	ands	r3, r2
 800222e:	d111      	bne.n	8002254 <HAL_ADC_ConfigChannel+0x1c4>
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	2380      	movs	r3, #128	; 0x80
 8002236:	039b      	lsls	r3, r3, #14
 8002238:	4013      	ands	r3, r2
 800223a:	d109      	bne.n	8002250 <HAL_ADC_ConfigChannel+0x1c0>
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	03db      	lsls	r3, r3, #15
 8002244:	4013      	ands	r3, r2
 8002246:	d001      	beq.n	800224c <HAL_ADC_ConfigChannel+0x1bc>
 8002248:	2316      	movs	r3, #22
 800224a:	e02c      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 800224c:	2300      	movs	r3, #0
 800224e:	e02a      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002250:	2315      	movs	r3, #21
 8002252:	e028      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002254:	2314      	movs	r3, #20
 8002256:	e026      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002258:	2313      	movs	r3, #19
 800225a:	e024      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 800225c:	2312      	movs	r3, #18
 800225e:	e022      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002260:	2311      	movs	r3, #17
 8002262:	e020      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002264:	2310      	movs	r3, #16
 8002266:	e01e      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002268:	230f      	movs	r3, #15
 800226a:	e01c      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 800226c:	230e      	movs	r3, #14
 800226e:	e01a      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002270:	230d      	movs	r3, #13
 8002272:	e018      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002274:	230c      	movs	r3, #12
 8002276:	e016      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002278:	230b      	movs	r3, #11
 800227a:	e014      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 800227c:	230a      	movs	r3, #10
 800227e:	e012      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002280:	2309      	movs	r3, #9
 8002282:	e010      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002284:	2308      	movs	r3, #8
 8002286:	e00e      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002288:	2307      	movs	r3, #7
 800228a:	e00c      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 800228c:	2306      	movs	r3, #6
 800228e:	e00a      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002290:	2305      	movs	r3, #5
 8002292:	e008      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002294:	2304      	movs	r3, #4
 8002296:	e006      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 8002298:	2303      	movs	r3, #3
 800229a:	e004      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 800229c:	2302      	movs	r3, #2
 800229e:	e002      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 80022a0:	2301      	movs	r3, #1
 80022a2:	e000      	b.n	80022a6 <HAL_ADC_ConfigChannel+0x216>
 80022a4:	2300      	movs	r3, #0
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	6852      	ldr	r2, [r2, #4]
 80022aa:	201f      	movs	r0, #31
 80022ac:	4002      	ands	r2, r0
 80022ae:	4093      	lsls	r3, r2
 80022b0:	000a      	movs	r2, r1
 80022b2:	431a      	orrs	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	089b      	lsrs	r3, r3, #2
 80022be:	1c5a      	adds	r2, r3, #1
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	69db      	ldr	r3, [r3, #28]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d808      	bhi.n	80022da <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6818      	ldr	r0, [r3, #0]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	6859      	ldr	r1, [r3, #4]
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	001a      	movs	r2, r3
 80022d6:	f7ff fad5 	bl	8001884 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6818      	ldr	r0, [r3, #0]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	6819      	ldr	r1, [r3, #0]
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	001a      	movs	r2, r3
 80022e8:	f7ff fb10 	bl	800190c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	db00      	blt.n	80022f6 <HAL_ADC_ConfigChannel+0x266>
 80022f4:	e096      	b.n	8002424 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022f6:	4b3f      	ldr	r3, [pc, #252]	; (80023f4 <HAL_ADC_ConfigChannel+0x364>)
 80022f8:	0018      	movs	r0, r3
 80022fa:	f7ff fa71 	bl	80017e0 <LL_ADC_GetCommonPathInternalCh>
 80022fe:	0003      	movs	r3, r0
 8002300:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a3c      	ldr	r2, [pc, #240]	; (80023f8 <HAL_ADC_ConfigChannel+0x368>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d123      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	2380      	movs	r3, #128	; 0x80
 8002310:	041b      	lsls	r3, r3, #16
 8002312:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002314:	d11e      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	2280      	movs	r2, #128	; 0x80
 800231a:	0412      	lsls	r2, r2, #16
 800231c:	4313      	orrs	r3, r2
 800231e:	4a35      	ldr	r2, [pc, #212]	; (80023f4 <HAL_ADC_ConfigChannel+0x364>)
 8002320:	0019      	movs	r1, r3
 8002322:	0010      	movs	r0, r2
 8002324:	f7ff fa48 	bl	80017b8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8002328:	4b34      	ldr	r3, [pc, #208]	; (80023fc <HAL_ADC_ConfigChannel+0x36c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4934      	ldr	r1, [pc, #208]	; (8002400 <HAL_ADC_ConfigChannel+0x370>)
 800232e:	0018      	movs	r0, r3
 8002330:	f7fd feea 	bl	8000108 <__udivsi3>
 8002334:	0003      	movs	r3, r0
 8002336:	001a      	movs	r2, r3
 8002338:	0013      	movs	r3, r2
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	189b      	adds	r3, r3, r2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	3301      	adds	r3, #1
 8002342:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002344:	e002      	b.n	800234c <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	3b01      	subs	r3, #1
 800234a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f9      	bne.n	8002346 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002352:	e067      	b.n	8002424 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a2a      	ldr	r2, [pc, #168]	; (8002404 <HAL_ADC_ConfigChannel+0x374>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d162      	bne.n	8002424 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	2380      	movs	r3, #128	; 0x80
 8002362:	03db      	lsls	r3, r3, #15
 8002364:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002366:	d15d      	bne.n	8002424 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	2280      	movs	r2, #128	; 0x80
 800236c:	03d2      	lsls	r2, r2, #15
 800236e:	4313      	orrs	r3, r2
 8002370:	4a20      	ldr	r2, [pc, #128]	; (80023f4 <HAL_ADC_ConfigChannel+0x364>)
 8002372:	0019      	movs	r1, r3
 8002374:	0010      	movs	r0, r2
 8002376:	f7ff fa1f 	bl	80017b8 <LL_ADC_SetCommonPathInternalCh>
 800237a:	e053      	b.n	8002424 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	691a      	ldr	r2, [r3, #16]
 8002380:	2380      	movs	r3, #128	; 0x80
 8002382:	061b      	lsls	r3, r3, #24
 8002384:	429a      	cmp	r2, r3
 8002386:	d004      	beq.n	8002392 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800238c:	4a18      	ldr	r2, [pc, #96]	; (80023f0 <HAL_ADC_ConfigChannel+0x360>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d107      	bne.n	80023a2 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	0019      	movs	r1, r3
 800239c:	0010      	movs	r0, r2
 800239e:	f7ff faa2 	bl	80018e6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	da3c      	bge.n	8002424 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023aa:	4b12      	ldr	r3, [pc, #72]	; (80023f4 <HAL_ADC_ConfigChannel+0x364>)
 80023ac:	0018      	movs	r0, r3
 80023ae:	f7ff fa17 	bl	80017e0 <LL_ADC_GetCommonPathInternalCh>
 80023b2:	0003      	movs	r3, r0
 80023b4:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a0f      	ldr	r2, [pc, #60]	; (80023f8 <HAL_ADC_ConfigChannel+0x368>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d108      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	4a11      	ldr	r2, [pc, #68]	; (8002408 <HAL_ADC_ConfigChannel+0x378>)
 80023c4:	4013      	ands	r3, r2
 80023c6:	4a0b      	ldr	r2, [pc, #44]	; (80023f4 <HAL_ADC_ConfigChannel+0x364>)
 80023c8:	0019      	movs	r1, r3
 80023ca:	0010      	movs	r0, r2
 80023cc:	f7ff f9f4 	bl	80017b8 <LL_ADC_SetCommonPathInternalCh>
 80023d0:	e028      	b.n	8002424 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a0b      	ldr	r2, [pc, #44]	; (8002404 <HAL_ADC_ConfigChannel+0x374>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d123      	bne.n	8002424 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	4a0b      	ldr	r2, [pc, #44]	; (800240c <HAL_ADC_ConfigChannel+0x37c>)
 80023e0:	4013      	ands	r3, r2
 80023e2:	4a04      	ldr	r2, [pc, #16]	; (80023f4 <HAL_ADC_ConfigChannel+0x364>)
 80023e4:	0019      	movs	r1, r3
 80023e6:	0010      	movs	r0, r2
 80023e8:	f7ff f9e6 	bl	80017b8 <LL_ADC_SetCommonPathInternalCh>
 80023ec:	e01a      	b.n	8002424 <HAL_ADC_ConfigChannel+0x394>
 80023ee:	46c0      	nop			; (mov r8, r8)
 80023f0:	80000004 	.word	0x80000004
 80023f4:	40012708 	.word	0x40012708
 80023f8:	a4000200 	.word	0xa4000200
 80023fc:	20000000 	.word	0x20000000
 8002400:	00030d40 	.word	0x00030d40
 8002404:	a8000400 	.word	0xa8000400
 8002408:	ff7fffff 	.word	0xff7fffff
 800240c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002414:	2220      	movs	r2, #32
 8002416:	431a      	orrs	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800241c:	2317      	movs	r3, #23
 800241e:	18fb      	adds	r3, r7, r3
 8002420:	2201      	movs	r2, #1
 8002422:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2254      	movs	r2, #84	; 0x54
 8002428:	2100      	movs	r1, #0
 800242a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 800242c:	2317      	movs	r3, #23
 800242e:	18fb      	adds	r3, r7, r3
 8002430:	781b      	ldrb	r3, [r3, #0]
}
 8002432:	0018      	movs	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	b006      	add	sp, #24
 8002438:	bd80      	pop	{r7, pc}
 800243a:	46c0      	nop			; (mov r8, r8)

0800243c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	0018      	movs	r0, r3
 800244a:	f7ff fb0d 	bl	8001a68 <LL_ADC_REG_IsConversionOngoing>
 800244e:	1e03      	subs	r3, r0, #0
 8002450:	d02b      	beq.n	80024aa <ADC_ConversionStop+0x6e>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	0018      	movs	r0, r3
 8002458:	f7ff fad1 	bl	80019fe <LL_ADC_IsDisableOngoing>
 800245c:	1e03      	subs	r3, r0, #0
 800245e:	d104      	bne.n	800246a <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	0018      	movs	r0, r3
 8002466:	f7ff faed 	bl	8001a44 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800246a:	f7ff f99b 	bl	80017a4 <HAL_GetTick>
 800246e:	0003      	movs	r3, r0
 8002470:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002472:	e014      	b.n	800249e <ADC_ConversionStop+0x62>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002474:	f7ff f996 	bl	80017a4 <HAL_GetTick>
 8002478:	0002      	movs	r2, r0
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d90d      	bls.n	800249e <ADC_ConversionStop+0x62>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002486:	2210      	movs	r2, #16
 8002488:	431a      	orrs	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002492:	2201      	movs	r2, #1
 8002494:	431a      	orrs	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e006      	b.n	80024ac <ADC_ConversionStop+0x70>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	2204      	movs	r2, #4
 80024a6:	4013      	ands	r3, r2
 80024a8:	d1e4      	bne.n	8002474 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	0018      	movs	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b004      	add	sp, #16
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80024bc:	2300      	movs	r3, #0
 80024be:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	0018      	movs	r0, r3
 80024c6:	f7ff fa89 	bl	80019dc <LL_ADC_IsEnabled>
 80024ca:	1e03      	subs	r3, r0, #0
 80024cc:	d162      	bne.n	8002594 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	4a32      	ldr	r2, [pc, #200]	; (80025a0 <ADC_Enable+0xec>)
 80024d6:	4013      	ands	r3, r2
 80024d8:	d00d      	beq.n	80024f6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024de:	2210      	movs	r2, #16
 80024e0:	431a      	orrs	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ea:	2201      	movs	r2, #1
 80024ec:	431a      	orrs	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e04f      	b.n	8002596 <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	0018      	movs	r0, r3
 80024fc:	f7ff fa4a 	bl	8001994 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002500:	4b28      	ldr	r3, [pc, #160]	; (80025a4 <ADC_Enable+0xf0>)
 8002502:	0018      	movs	r0, r3
 8002504:	f7ff f96c 	bl	80017e0 <LL_ADC_GetCommonPathInternalCh>
 8002508:	0002      	movs	r2, r0
 800250a:	2380      	movs	r3, #128	; 0x80
 800250c:	041b      	lsls	r3, r3, #16
 800250e:	4013      	ands	r3, r2
 8002510:	d00f      	beq.n	8002532 <ADC_Enable+0x7e>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8002512:	4b25      	ldr	r3, [pc, #148]	; (80025a8 <ADC_Enable+0xf4>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4925      	ldr	r1, [pc, #148]	; (80025ac <ADC_Enable+0xf8>)
 8002518:	0018      	movs	r0, r3
 800251a:	f7fd fdf5 	bl	8000108 <__udivsi3>
 800251e:	0003      	movs	r3, r0
 8002520:	3301      	adds	r3, #1
 8002522:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002524:	e002      	b.n	800252c <ADC_Enable+0x78>
      {
        wait_loop_index--;
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	3b01      	subs	r3, #1
 800252a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d1f9      	bne.n	8002526 <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	7e5b      	ldrb	r3, [r3, #25]
 8002536:	2b01      	cmp	r3, #1
 8002538:	d02c      	beq.n	8002594 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800253a:	f7ff f933 	bl	80017a4 <HAL_GetTick>
 800253e:	0003      	movs	r3, r0
 8002540:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002542:	e020      	b.n	8002586 <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	0018      	movs	r0, r3
 800254a:	f7ff fa47 	bl	80019dc <LL_ADC_IsEnabled>
 800254e:	1e03      	subs	r3, r0, #0
 8002550:	d104      	bne.n	800255c <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	0018      	movs	r0, r3
 8002558:	f7ff fa1c 	bl	8001994 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800255c:	f7ff f922 	bl	80017a4 <HAL_GetTick>
 8002560:	0002      	movs	r2, r0
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d90d      	bls.n	8002586 <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800256e:	2210      	movs	r2, #16
 8002570:	431a      	orrs	r2, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800257a:	2201      	movs	r2, #1
 800257c:	431a      	orrs	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e007      	b.n	8002596 <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2201      	movs	r2, #1
 800258e:	4013      	ands	r3, r2
 8002590:	2b01      	cmp	r3, #1
 8002592:	d1d7      	bne.n	8002544 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	0018      	movs	r0, r3
 8002598:	46bd      	mov	sp, r7
 800259a:	b004      	add	sp, #16
 800259c:	bd80      	pop	{r7, pc}
 800259e:	46c0      	nop			; (mov r8, r8)
 80025a0:	80000017 	.word	0x80000017
 80025a4:	40012708 	.word	0x40012708
 80025a8:	20000000 	.word	0x20000000
 80025ac:	00030d40 	.word	0x00030d40

080025b0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	0018      	movs	r0, r3
 80025be:	f7ff fa1e 	bl	80019fe <LL_ADC_IsDisableOngoing>
 80025c2:	0003      	movs	r3, r0
 80025c4:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	0018      	movs	r0, r3
 80025cc:	f7ff fa06 	bl	80019dc <LL_ADC_IsEnabled>
 80025d0:	1e03      	subs	r3, r0, #0
 80025d2:	d040      	beq.n	8002656 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d13d      	bne.n	8002656 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	2205      	movs	r2, #5
 80025e2:	4013      	ands	r3, r2
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d10d      	bne.n	8002604 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	0018      	movs	r0, r3
 80025ee:	f7ff f9e3 	bl	80019b8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2203      	movs	r2, #3
 80025f8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80025fa:	f7ff f8d3 	bl	80017a4 <HAL_GetTick>
 80025fe:	0003      	movs	r3, r0
 8002600:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002602:	e022      	b.n	800264a <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002608:	2210      	movs	r2, #16
 800260a:	431a      	orrs	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002614:	2201      	movs	r2, #1
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e01b      	b.n	8002658 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002620:	f7ff f8c0 	bl	80017a4 <HAL_GetTick>
 8002624:	0002      	movs	r2, r0
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d90d      	bls.n	800264a <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002632:	2210      	movs	r2, #16
 8002634:	431a      	orrs	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800263e:	2201      	movs	r2, #1
 8002640:	431a      	orrs	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e006      	b.n	8002658 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	2201      	movs	r2, #1
 8002652:	4013      	ands	r3, r2
 8002654:	d1e4      	bne.n	8002620 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002656:	2300      	movs	r3, #0
}
 8002658:	0018      	movs	r0, r3
 800265a:	46bd      	mov	sp, r7
 800265c:	b004      	add	sp, #16
 800265e:	bd80      	pop	{r7, pc}

08002660 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800266c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002672:	2250      	movs	r2, #80	; 0x50
 8002674:	4013      	ands	r3, r2
 8002676:	d141      	bne.n	80026fc <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800267c:	2280      	movs	r2, #128	; 0x80
 800267e:	0092      	lsls	r2, r2, #2
 8002680:	431a      	orrs	r2, r3
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	0018      	movs	r0, r3
 800268c:	f7ff f8e9 	bl	8001862 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002690:	1e03      	subs	r3, r0, #0
 8002692:	d02e      	beq.n	80026f2 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	7e9b      	ldrb	r3, [r3, #26]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d12a      	bne.n	80026f2 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2208      	movs	r2, #8
 80026a4:	4013      	ands	r3, r2
 80026a6:	2b08      	cmp	r3, #8
 80026a8:	d123      	bne.n	80026f2 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	0018      	movs	r0, r3
 80026b0:	f7ff f9da 	bl	8001a68 <LL_ADC_REG_IsConversionOngoing>
 80026b4:	1e03      	subs	r3, r0, #0
 80026b6:	d110      	bne.n	80026da <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	210c      	movs	r1, #12
 80026c4:	438a      	bics	r2, r1
 80026c6:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026cc:	4a15      	ldr	r2, [pc, #84]	; (8002724 <ADC_DMAConvCplt+0xc4>)
 80026ce:	4013      	ands	r3, r2
 80026d0:	2201      	movs	r2, #1
 80026d2:	431a      	orrs	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	659a      	str	r2, [r3, #88]	; 0x58
 80026d8:	e00b      	b.n	80026f2 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026de:	2220      	movs	r2, #32
 80026e0:	431a      	orrs	r2, r3
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ea:	2201      	movs	r2, #1
 80026ec:	431a      	orrs	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	0018      	movs	r0, r3
 80026f6:	f7fe ff5b 	bl	80015b0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80026fa:	e00f      	b.n	800271c <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002700:	2210      	movs	r2, #16
 8002702:	4013      	ands	r3, r2
 8002704:	d004      	beq.n	8002710 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	0018      	movs	r0, r3
 800270a:	f7ff fcb9 	bl	8002080 <HAL_ADC_ErrorCallback>
}
 800270e:	e005      	b.n	800271c <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	0010      	movs	r0, r2
 800271a:	4798      	blx	r3
}
 800271c:	46c0      	nop			; (mov r8, r8)
 800271e:	46bd      	mov	sp, r7
 8002720:	b004      	add	sp, #16
 8002722:	bd80      	pop	{r7, pc}
 8002724:	fffffefe 	.word	0xfffffefe

08002728 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002734:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	0018      	movs	r0, r3
 800273a:	f7ff fc99 	bl	8002070 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800273e:	46c0      	nop			; (mov r8, r8)
 8002740:	46bd      	mov	sp, r7
 8002742:	b004      	add	sp, #16
 8002744:	bd80      	pop	{r7, pc}

08002746 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b084      	sub	sp, #16
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002752:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002758:	2240      	movs	r2, #64	; 0x40
 800275a:	431a      	orrs	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002764:	2204      	movs	r2, #4
 8002766:	431a      	orrs	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	0018      	movs	r0, r3
 8002770:	f7ff fc86 	bl	8002080 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002774:	46c0      	nop			; (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	b004      	add	sp, #16
 800277a:	bd80      	pop	{r7, pc}

0800277c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	0002      	movs	r2, r0
 8002784:	1dfb      	adds	r3, r7, #7
 8002786:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002788:	1dfb      	adds	r3, r7, #7
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	2b7f      	cmp	r3, #127	; 0x7f
 800278e:	d809      	bhi.n	80027a4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002790:	1dfb      	adds	r3, r7, #7
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	001a      	movs	r2, r3
 8002796:	231f      	movs	r3, #31
 8002798:	401a      	ands	r2, r3
 800279a:	4b04      	ldr	r3, [pc, #16]	; (80027ac <__NVIC_EnableIRQ+0x30>)
 800279c:	2101      	movs	r1, #1
 800279e:	4091      	lsls	r1, r2
 80027a0:	000a      	movs	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80027a4:	46c0      	nop			; (mov r8, r8)
 80027a6:	46bd      	mov	sp, r7
 80027a8:	b002      	add	sp, #8
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	e000e100 	.word	0xe000e100

080027b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b0:	b590      	push	{r4, r7, lr}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	0002      	movs	r2, r0
 80027b8:	6039      	str	r1, [r7, #0]
 80027ba:	1dfb      	adds	r3, r7, #7
 80027bc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80027be:	1dfb      	adds	r3, r7, #7
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	2b7f      	cmp	r3, #127	; 0x7f
 80027c4:	d828      	bhi.n	8002818 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027c6:	4a2f      	ldr	r2, [pc, #188]	; (8002884 <__NVIC_SetPriority+0xd4>)
 80027c8:	1dfb      	adds	r3, r7, #7
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	b25b      	sxtb	r3, r3
 80027ce:	089b      	lsrs	r3, r3, #2
 80027d0:	33c0      	adds	r3, #192	; 0xc0
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	589b      	ldr	r3, [r3, r2]
 80027d6:	1dfa      	adds	r2, r7, #7
 80027d8:	7812      	ldrb	r2, [r2, #0]
 80027da:	0011      	movs	r1, r2
 80027dc:	2203      	movs	r2, #3
 80027de:	400a      	ands	r2, r1
 80027e0:	00d2      	lsls	r2, r2, #3
 80027e2:	21ff      	movs	r1, #255	; 0xff
 80027e4:	4091      	lsls	r1, r2
 80027e6:	000a      	movs	r2, r1
 80027e8:	43d2      	mvns	r2, r2
 80027ea:	401a      	ands	r2, r3
 80027ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	019b      	lsls	r3, r3, #6
 80027f2:	22ff      	movs	r2, #255	; 0xff
 80027f4:	401a      	ands	r2, r3
 80027f6:	1dfb      	adds	r3, r7, #7
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	0018      	movs	r0, r3
 80027fc:	2303      	movs	r3, #3
 80027fe:	4003      	ands	r3, r0
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002804:	481f      	ldr	r0, [pc, #124]	; (8002884 <__NVIC_SetPriority+0xd4>)
 8002806:	1dfb      	adds	r3, r7, #7
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	b25b      	sxtb	r3, r3
 800280c:	089b      	lsrs	r3, r3, #2
 800280e:	430a      	orrs	r2, r1
 8002810:	33c0      	adds	r3, #192	; 0xc0
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002816:	e031      	b.n	800287c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002818:	4a1b      	ldr	r2, [pc, #108]	; (8002888 <__NVIC_SetPriority+0xd8>)
 800281a:	1dfb      	adds	r3, r7, #7
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	0019      	movs	r1, r3
 8002820:	230f      	movs	r3, #15
 8002822:	400b      	ands	r3, r1
 8002824:	3b08      	subs	r3, #8
 8002826:	089b      	lsrs	r3, r3, #2
 8002828:	3306      	adds	r3, #6
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	18d3      	adds	r3, r2, r3
 800282e:	3304      	adds	r3, #4
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	1dfa      	adds	r2, r7, #7
 8002834:	7812      	ldrb	r2, [r2, #0]
 8002836:	0011      	movs	r1, r2
 8002838:	2203      	movs	r2, #3
 800283a:	400a      	ands	r2, r1
 800283c:	00d2      	lsls	r2, r2, #3
 800283e:	21ff      	movs	r1, #255	; 0xff
 8002840:	4091      	lsls	r1, r2
 8002842:	000a      	movs	r2, r1
 8002844:	43d2      	mvns	r2, r2
 8002846:	401a      	ands	r2, r3
 8002848:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	019b      	lsls	r3, r3, #6
 800284e:	22ff      	movs	r2, #255	; 0xff
 8002850:	401a      	ands	r2, r3
 8002852:	1dfb      	adds	r3, r7, #7
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	0018      	movs	r0, r3
 8002858:	2303      	movs	r3, #3
 800285a:	4003      	ands	r3, r0
 800285c:	00db      	lsls	r3, r3, #3
 800285e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002860:	4809      	ldr	r0, [pc, #36]	; (8002888 <__NVIC_SetPriority+0xd8>)
 8002862:	1dfb      	adds	r3, r7, #7
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	001c      	movs	r4, r3
 8002868:	230f      	movs	r3, #15
 800286a:	4023      	ands	r3, r4
 800286c:	3b08      	subs	r3, #8
 800286e:	089b      	lsrs	r3, r3, #2
 8002870:	430a      	orrs	r2, r1
 8002872:	3306      	adds	r3, #6
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	18c3      	adds	r3, r0, r3
 8002878:	3304      	adds	r3, #4
 800287a:	601a      	str	r2, [r3, #0]
}
 800287c:	46c0      	nop			; (mov r8, r8)
 800287e:	46bd      	mov	sp, r7
 8002880:	b003      	add	sp, #12
 8002882:	bd90      	pop	{r4, r7, pc}
 8002884:	e000e100 	.word	0xe000e100
 8002888:	e000ed00 	.word	0xe000ed00

0800288c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	1e5a      	subs	r2, r3, #1
 8002898:	2380      	movs	r3, #128	; 0x80
 800289a:	045b      	lsls	r3, r3, #17
 800289c:	429a      	cmp	r2, r3
 800289e:	d301      	bcc.n	80028a4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028a0:	2301      	movs	r3, #1
 80028a2:	e010      	b.n	80028c6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028a4:	4b0a      	ldr	r3, [pc, #40]	; (80028d0 <SysTick_Config+0x44>)
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	3a01      	subs	r2, #1
 80028aa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ac:	2301      	movs	r3, #1
 80028ae:	425b      	negs	r3, r3
 80028b0:	2103      	movs	r1, #3
 80028b2:	0018      	movs	r0, r3
 80028b4:	f7ff ff7c 	bl	80027b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028b8:	4b05      	ldr	r3, [pc, #20]	; (80028d0 <SysTick_Config+0x44>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028be:	4b04      	ldr	r3, [pc, #16]	; (80028d0 <SysTick_Config+0x44>)
 80028c0:	2207      	movs	r2, #7
 80028c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	0018      	movs	r0, r3
 80028c8:	46bd      	mov	sp, r7
 80028ca:	b002      	add	sp, #8
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	46c0      	nop			; (mov r8, r8)
 80028d0:	e000e010 	.word	0xe000e010

080028d4 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60b9      	str	r1, [r7, #8]
 80028dc:	607a      	str	r2, [r7, #4]
 80028de:	210f      	movs	r1, #15
 80028e0:	187b      	adds	r3, r7, r1
 80028e2:	1c02      	adds	r2, r0, #0
 80028e4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	187b      	adds	r3, r7, r1
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	b25b      	sxtb	r3, r3
 80028ee:	0011      	movs	r1, r2
 80028f0:	0018      	movs	r0, r3
 80028f2:	f7ff ff5d 	bl	80027b0 <__NVIC_SetPriority>
}
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	46bd      	mov	sp, r7
 80028fa:	b004      	add	sp, #16
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b082      	sub	sp, #8
 8002902:	af00      	add	r7, sp, #0
 8002904:	0002      	movs	r2, r0
 8002906:	1dfb      	adds	r3, r7, #7
 8002908:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800290a:	1dfb      	adds	r3, r7, #7
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	b25b      	sxtb	r3, r3
 8002910:	0018      	movs	r0, r3
 8002912:	f7ff ff33 	bl	800277c <__NVIC_EnableIRQ>
}
 8002916:	46c0      	nop			; (mov r8, r8)
 8002918:	46bd      	mov	sp, r7
 800291a:	b002      	add	sp, #8
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b082      	sub	sp, #8
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	0018      	movs	r0, r3
 800292a:	f7ff ffaf 	bl	800288c <SysTick_Config>
 800292e:	0003      	movs	r3, r0
}
 8002930:	0018      	movs	r0, r3
 8002932:	46bd      	mov	sp, r7
 8002934:	b002      	add	sp, #8
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d101      	bne.n	800294a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e077      	b.n	8002a3a <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a3d      	ldr	r2, [pc, #244]	; (8002a44 <HAL_DMA_Init+0x10c>)
 8002950:	4694      	mov	ip, r2
 8002952:	4463      	add	r3, ip
 8002954:	2114      	movs	r1, #20
 8002956:	0018      	movs	r0, r3
 8002958:	f7fd fbd6 	bl	8000108 <__udivsi3>
 800295c:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 800295e:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2225      	movs	r2, #37	; 0x25
 8002968:	2102      	movs	r1, #2
 800296a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4934      	ldr	r1, [pc, #208]	; (8002a48 <HAL_DMA_Init+0x110>)
 8002978:	400a      	ands	r2, r1
 800297a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	6819      	ldr	r1, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	431a      	orrs	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	431a      	orrs	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	695b      	ldr	r3, [r3, #20]
 8002996:	431a      	orrs	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	431a      	orrs	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	69db      	ldr	r3, [r3, #28]
 80029a2:	431a      	orrs	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	431a      	orrs	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	0018      	movs	r0, r3
 80029b6:	f000 f9c3 	bl	8002d40 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689a      	ldr	r2, [r3, #8]
 80029be:	2380      	movs	r3, #128	; 0x80
 80029c0:	01db      	lsls	r3, r3, #7
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d102      	bne.n	80029cc <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d4:	21ff      	movs	r1, #255	; 0xff
 80029d6:	400a      	ands	r2, r1
 80029d8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80029e2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d011      	beq.n	8002a10 <HAL_DMA_Init+0xd8>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	2b04      	cmp	r3, #4
 80029f2:	d80d      	bhi.n	8002a10 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	0018      	movs	r0, r3
 80029f8:	f000 f9ce 	bl	8002d98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002a0c:	605a      	str	r2, [r3, #4]
 8002a0e:	e008      	b.n	8002a22 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2225      	movs	r2, #37	; 0x25
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2224      	movs	r2, #36	; 0x24
 8002a34:	2100      	movs	r1, #0
 8002a36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	0018      	movs	r0, r3
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	b002      	add	sp, #8
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	46c0      	nop			; (mov r8, r8)
 8002a44:	bffdfff8 	.word	0xbffdfff8
 8002a48:	ffff800f 	.word	0xffff800f

08002a4c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
 8002a58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a5a:	2317      	movs	r3, #23
 8002a5c:	18fb      	adds	r3, r7, r3
 8002a5e:	2200      	movs	r2, #0
 8002a60:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2224      	movs	r2, #36	; 0x24
 8002a66:	5c9b      	ldrb	r3, [r3, r2]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d101      	bne.n	8002a70 <HAL_DMA_Start_IT+0x24>
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	e070      	b.n	8002b52 <HAL_DMA_Start_IT+0x106>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2224      	movs	r2, #36	; 0x24
 8002a74:	2101      	movs	r1, #1
 8002a76:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2225      	movs	r2, #37	; 0x25
 8002a7c:	5c9b      	ldrb	r3, [r3, r2]
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d157      	bne.n	8002b34 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2225      	movs	r2, #37	; 0x25
 8002a88:	2102      	movs	r1, #2
 8002a8a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	438a      	bics	r2, r1
 8002aa0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	68b9      	ldr	r1, [r7, #8]
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 f909 	bl	8002cc0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d008      	beq.n	8002ac8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	210e      	movs	r1, #14
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	e00f      	b.n	8002ae8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2104      	movs	r1, #4
 8002ad4:	438a      	bics	r2, r1
 8002ad6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	210a      	movs	r1, #10
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	2380      	movs	r3, #128	; 0x80
 8002af0:	025b      	lsls	r3, r3, #9
 8002af2:	4013      	ands	r3, r2
 8002af4:	d008      	beq.n	8002b08 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b00:	2180      	movs	r1, #128	; 0x80
 8002b02:	0049      	lsls	r1, r1, #1
 8002b04:	430a      	orrs	r2, r1
 8002b06:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d008      	beq.n	8002b22 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b1a:	2180      	movs	r1, #128	; 0x80
 8002b1c:	0049      	lsls	r1, r1, #1
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	e007      	b.n	8002b44 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2224      	movs	r2, #36	; 0x24
 8002b38:	2100      	movs	r1, #0
 8002b3a:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002b3c:	2317      	movs	r3, #23
 8002b3e:	18fb      	adds	r3, r7, r3
 8002b40:	2202      	movs	r2, #2
 8002b42:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2224      	movs	r2, #36	; 0x24
 8002b48:	2100      	movs	r1, #0
 8002b4a:	5499      	strb	r1, [r3, r2]

  return status;
 8002b4c:	2317      	movs	r3, #23
 8002b4e:	18fb      	adds	r3, r7, r3
 8002b50:	781b      	ldrb	r3, [r3, #0]
}
 8002b52:	0018      	movs	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b006      	add	sp, #24
 8002b58:	bd80      	pop	{r7, pc}
	...

08002b5c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8002b64:	4b55      	ldr	r3, [pc, #340]	; (8002cbc <HAL_DMA_IRQHandler+0x160>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	221c      	movs	r2, #28
 8002b78:	4013      	ands	r3, r2
 8002b7a:	2204      	movs	r2, #4
 8002b7c:	409a      	lsls	r2, r3
 8002b7e:	0013      	movs	r3, r2
 8002b80:	68fa      	ldr	r2, [r7, #12]
 8002b82:	4013      	ands	r3, r2
 8002b84:	d027      	beq.n	8002bd6 <HAL_DMA_IRQHandler+0x7a>
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	2204      	movs	r2, #4
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d023      	beq.n	8002bd6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2220      	movs	r2, #32
 8002b96:	4013      	ands	r3, r2
 8002b98:	d107      	bne.n	8002baa <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2104      	movs	r1, #4
 8002ba6:	438a      	bics	r2, r1
 8002ba8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8002baa:	4b44      	ldr	r3, [pc, #272]	; (8002cbc <HAL_DMA_IRQHandler+0x160>)
 8002bac:	6859      	ldr	r1, [r3, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	221c      	movs	r2, #28
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	2204      	movs	r2, #4
 8002bb8:	409a      	lsls	r2, r3
 8002bba:	4b40      	ldr	r3, [pc, #256]	; (8002cbc <HAL_DMA_IRQHandler+0x160>)
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d100      	bne.n	8002bca <HAL_DMA_IRQHandler+0x6e>
 8002bc8:	e073      	b.n	8002cb2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	0010      	movs	r0, r2
 8002bd2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002bd4:	e06d      	b.n	8002cb2 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	221c      	movs	r2, #28
 8002bdc:	4013      	ands	r3, r2
 8002bde:	2202      	movs	r2, #2
 8002be0:	409a      	lsls	r2, r3
 8002be2:	0013      	movs	r3, r2
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	4013      	ands	r3, r2
 8002be8:	d02e      	beq.n	8002c48 <HAL_DMA_IRQHandler+0xec>
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	2202      	movs	r2, #2
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d02a      	beq.n	8002c48 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	d10b      	bne.n	8002c16 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	210a      	movs	r1, #10
 8002c0a:	438a      	bics	r2, r1
 8002c0c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2225      	movs	r2, #37	; 0x25
 8002c12:	2101      	movs	r1, #1
 8002c14:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8002c16:	4b29      	ldr	r3, [pc, #164]	; (8002cbc <HAL_DMA_IRQHandler+0x160>)
 8002c18:	6859      	ldr	r1, [r3, #4]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	221c      	movs	r2, #28
 8002c20:	4013      	ands	r3, r2
 8002c22:	2202      	movs	r2, #2
 8002c24:	409a      	lsls	r2, r3
 8002c26:	4b25      	ldr	r3, [pc, #148]	; (8002cbc <HAL_DMA_IRQHandler+0x160>)
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2224      	movs	r2, #36	; 0x24
 8002c30:	2100      	movs	r1, #0
 8002c32:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d03a      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	0010      	movs	r0, r2
 8002c44:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002c46:	e034      	b.n	8002cb2 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4c:	221c      	movs	r2, #28
 8002c4e:	4013      	ands	r3, r2
 8002c50:	2208      	movs	r2, #8
 8002c52:	409a      	lsls	r2, r3
 8002c54:	0013      	movs	r3, r2
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	d02b      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x158>
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	2208      	movs	r2, #8
 8002c60:	4013      	ands	r3, r2
 8002c62:	d027      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	210e      	movs	r1, #14
 8002c70:	438a      	bics	r2, r1
 8002c72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8002c74:	4b11      	ldr	r3, [pc, #68]	; (8002cbc <HAL_DMA_IRQHandler+0x160>)
 8002c76:	6859      	ldr	r1, [r3, #4]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7c:	221c      	movs	r2, #28
 8002c7e:	4013      	ands	r3, r2
 8002c80:	2201      	movs	r2, #1
 8002c82:	409a      	lsls	r2, r3
 8002c84:	4b0d      	ldr	r3, [pc, #52]	; (8002cbc <HAL_DMA_IRQHandler+0x160>)
 8002c86:	430a      	orrs	r2, r1
 8002c88:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2225      	movs	r2, #37	; 0x25
 8002c94:	2101      	movs	r1, #1
 8002c96:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2224      	movs	r2, #36	; 0x24
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d005      	beq.n	8002cb4 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	0010      	movs	r0, r2
 8002cb0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	46c0      	nop			; (mov r8, r8)
}
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	b004      	add	sp, #16
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40020000 	.word	0x40020000

08002cc0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
 8002ccc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cd2:	68fa      	ldr	r2, [r7, #12]
 8002cd4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002cd6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d004      	beq.n	8002cea <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce4:	68fa      	ldr	r2, [r7, #12]
 8002ce6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002ce8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8002cea:	4b14      	ldr	r3, [pc, #80]	; (8002d3c <DMA_SetConfig+0x7c>)
 8002cec:	6859      	ldr	r1, [r3, #4]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	221c      	movs	r2, #28
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	409a      	lsls	r2, r3
 8002cfa:	4b10      	ldr	r3, [pc, #64]	; (8002d3c <DMA_SetConfig+0x7c>)
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	683a      	ldr	r2, [r7, #0]
 8002d06:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b10      	cmp	r3, #16
 8002d0e:	d108      	bne.n	8002d22 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68ba      	ldr	r2, [r7, #8]
 8002d1e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d20:	e007      	b.n	8002d32 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68ba      	ldr	r2, [r7, #8]
 8002d28:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	60da      	str	r2, [r3, #12]
}
 8002d32:	46c0      	nop			; (mov r8, r8)
 8002d34:	46bd      	mov	sp, r7
 8002d36:	b004      	add	sp, #16
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	40020000 	.word	0x40020000

08002d40 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	001a      	movs	r2, r3
 8002d4e:	23ff      	movs	r3, #255	; 0xff
 8002d50:	4013      	ands	r3, r2
 8002d52:	3b08      	subs	r3, #8
 8002d54:	2114      	movs	r1, #20
 8002d56:	0018      	movs	r0, r3
 8002d58:	f7fd f9d6 	bl	8000108 <__udivsi3>
 8002d5c:	0003      	movs	r3, r0
 8002d5e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d64:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8002d66:	4a0a      	ldr	r2, [pc, #40]	; (8002d90 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002d68:	4694      	mov	ip, r2
 8002d6a:	4463      	add	r3, ip
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	001a      	movs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	645a      	str	r2, [r3, #68]	; 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a07      	ldr	r2, [pc, #28]	; (8002d94 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002d78:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	221c      	movs	r2, #28
 8002d7e:	4013      	ands	r3, r2
 8002d80:	2201      	movs	r2, #1
 8002d82:	409a      	lsls	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8002d88:	46c0      	nop			; (mov r8, r8)
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	b004      	add	sp, #16
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	10008200 	.word	0x10008200
 8002d94:	40020880 	.word	0x40020880

08002d98 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	22ff      	movs	r2, #255	; 0xff
 8002da6:	4013      	ands	r3, r2
 8002da8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	4a0a      	ldr	r2, [pc, #40]	; (8002dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002dae:	4694      	mov	ip, r2
 8002db0:	4463      	add	r3, ip
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	001a      	movs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	651a      	str	r2, [r3, #80]	; 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a07      	ldr	r2, [pc, #28]	; (8002ddc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002dbe:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	2203      	movs	r2, #3
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2201      	movs	r2, #1
 8002dca:	409a      	lsls	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002dd0:	46c0      	nop			; (mov r8, r8)
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	b004      	add	sp, #16
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	1000823f 	.word	0x1000823f
 8002ddc:	40020940 	.word	0x40020940

08002de0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002dea:	2300      	movs	r3, #0
 8002dec:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002dee:	e153      	b.n	8003098 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2101      	movs	r1, #1
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	4091      	lsls	r1, r2
 8002dfa:	000a      	movs	r2, r1
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d100      	bne.n	8002e08 <HAL_GPIO_Init+0x28>
 8002e06:	e144      	b.n	8003092 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d003      	beq.n	8002e18 <HAL_GPIO_Init+0x38>
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	2b12      	cmp	r3, #18
 8002e16:	d125      	bne.n	8002e64 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	08da      	lsrs	r2, r3, #3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	3208      	adds	r2, #8
 8002e20:	0092      	lsls	r2, r2, #2
 8002e22:	58d3      	ldr	r3, [r2, r3]
 8002e24:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	2207      	movs	r2, #7
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	220f      	movs	r2, #15
 8002e30:	409a      	lsls	r2, r3
 8002e32:	0013      	movs	r3, r2
 8002e34:	43da      	mvns	r2, r3
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	4013      	ands	r3, r2
 8002e3a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	220f      	movs	r2, #15
 8002e42:	401a      	ands	r2, r3
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	2107      	movs	r1, #7
 8002e48:	400b      	ands	r3, r1
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	409a      	lsls	r2, r3
 8002e4e:	0013      	movs	r3, r2
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	08da      	lsrs	r2, r3, #3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	3208      	adds	r2, #8
 8002e5e:	0092      	lsls	r2, r2, #2
 8002e60:	6979      	ldr	r1, [r7, #20]
 8002e62:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	2203      	movs	r2, #3
 8002e70:	409a      	lsls	r2, r3
 8002e72:	0013      	movs	r3, r2
 8002e74:	43da      	mvns	r2, r3
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2203      	movs	r2, #3
 8002e82:	401a      	ands	r2, r3
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	409a      	lsls	r2, r3
 8002e8a:	0013      	movs	r3, r2
 8002e8c:	697a      	ldr	r2, [r7, #20]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	697a      	ldr	r2, [r7, #20]
 8002e96:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d00b      	beq.n	8002eb8 <HAL_GPIO_Init+0xd8>
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d007      	beq.n	8002eb8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002eac:	2b11      	cmp	r3, #17
 8002eae:	d003      	beq.n	8002eb8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	2b12      	cmp	r3, #18
 8002eb6:	d130      	bne.n	8002f1a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	2203      	movs	r2, #3
 8002ec4:	409a      	lsls	r2, r3
 8002ec6:	0013      	movs	r3, r2
 8002ec8:	43da      	mvns	r2, r3
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	4013      	ands	r3, r2
 8002ece:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	68da      	ldr	r2, [r3, #12]
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	409a      	lsls	r2, r3
 8002eda:	0013      	movs	r3, r2
 8002edc:	697a      	ldr	r2, [r7, #20]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002eee:	2201      	movs	r2, #1
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	409a      	lsls	r2, r3
 8002ef4:	0013      	movs	r3, r2
 8002ef6:	43da      	mvns	r2, r3
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	4013      	ands	r3, r2
 8002efc:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	091b      	lsrs	r3, r3, #4
 8002f04:	2201      	movs	r2, #1
 8002f06:	401a      	ands	r2, r3
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	409a      	lsls	r2, r3
 8002f0c:	0013      	movs	r3, r2
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	697a      	ldr	r2, [r7, #20]
 8002f18:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b03      	cmp	r3, #3
 8002f20:	d017      	beq.n	8002f52 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	409a      	lsls	r2, r3
 8002f30:	0013      	movs	r3, r2
 8002f32:	43da      	mvns	r2, r3
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	4013      	ands	r3, r2
 8002f38:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	689a      	ldr	r2, [r3, #8]
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	409a      	lsls	r2, r3
 8002f44:	0013      	movs	r3, r2
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685a      	ldr	r2, [r3, #4]
 8002f56:	2380      	movs	r3, #128	; 0x80
 8002f58:	055b      	lsls	r3, r3, #21
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	d100      	bne.n	8002f60 <HAL_GPIO_Init+0x180>
 8002f5e:	e098      	b.n	8003092 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002f60:	4a53      	ldr	r2, [pc, #332]	; (80030b0 <HAL_GPIO_Init+0x2d0>)
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	089b      	lsrs	r3, r3, #2
 8002f66:	3318      	adds	r3, #24
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	589b      	ldr	r3, [r3, r2]
 8002f6c:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	2203      	movs	r2, #3
 8002f72:	4013      	ands	r3, r2
 8002f74:	00db      	lsls	r3, r3, #3
 8002f76:	220f      	movs	r2, #15
 8002f78:	409a      	lsls	r2, r3
 8002f7a:	0013      	movs	r3, r2
 8002f7c:	43da      	mvns	r2, r3
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	4013      	ands	r3, r2
 8002f82:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	23a0      	movs	r3, #160	; 0xa0
 8002f88:	05db      	lsls	r3, r3, #23
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d019      	beq.n	8002fc2 <HAL_GPIO_Init+0x1e2>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a48      	ldr	r2, [pc, #288]	; (80030b4 <HAL_GPIO_Init+0x2d4>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d013      	beq.n	8002fbe <HAL_GPIO_Init+0x1de>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a47      	ldr	r2, [pc, #284]	; (80030b8 <HAL_GPIO_Init+0x2d8>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d00d      	beq.n	8002fba <HAL_GPIO_Init+0x1da>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a46      	ldr	r2, [pc, #280]	; (80030bc <HAL_GPIO_Init+0x2dc>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d007      	beq.n	8002fb6 <HAL_GPIO_Init+0x1d6>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a45      	ldr	r2, [pc, #276]	; (80030c0 <HAL_GPIO_Init+0x2e0>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d101      	bne.n	8002fb2 <HAL_GPIO_Init+0x1d2>
 8002fae:	2305      	movs	r3, #5
 8002fb0:	e008      	b.n	8002fc4 <HAL_GPIO_Init+0x1e4>
 8002fb2:	2306      	movs	r3, #6
 8002fb4:	e006      	b.n	8002fc4 <HAL_GPIO_Init+0x1e4>
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e004      	b.n	8002fc4 <HAL_GPIO_Init+0x1e4>
 8002fba:	2302      	movs	r3, #2
 8002fbc:	e002      	b.n	8002fc4 <HAL_GPIO_Init+0x1e4>
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <HAL_GPIO_Init+0x1e4>
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	2103      	movs	r1, #3
 8002fc8:	400a      	ands	r2, r1
 8002fca:	00d2      	lsls	r2, r2, #3
 8002fcc:	4093      	lsls	r3, r2
 8002fce:	697a      	ldr	r2, [r7, #20]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002fd4:	4936      	ldr	r1, [pc, #216]	; (80030b0 <HAL_GPIO_Init+0x2d0>)
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	089b      	lsrs	r3, r3, #2
 8002fda:	3318      	adds	r3, #24
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8002fe2:	4a33      	ldr	r2, [pc, #204]	; (80030b0 <HAL_GPIO_Init+0x2d0>)
 8002fe4:	2380      	movs	r3, #128	; 0x80
 8002fe6:	58d3      	ldr	r3, [r2, r3]
 8002fe8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	43da      	mvns	r2, r3
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	2380      	movs	r3, #128	; 0x80
 8002ffa:	025b      	lsls	r3, r3, #9
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	d003      	beq.n	8003008 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8003000:	697a      	ldr	r2, [r7, #20]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	4313      	orrs	r3, r2
 8003006:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8003008:	4929      	ldr	r1, [pc, #164]	; (80030b0 <HAL_GPIO_Init+0x2d0>)
 800300a:	2280      	movs	r2, #128	; 0x80
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8003010:	4a27      	ldr	r2, [pc, #156]	; (80030b0 <HAL_GPIO_Init+0x2d0>)
 8003012:	2384      	movs	r3, #132	; 0x84
 8003014:	58d3      	ldr	r3, [r2, r3]
 8003016:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	43da      	mvns	r2, r3
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	4013      	ands	r3, r2
 8003020:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	2380      	movs	r3, #128	; 0x80
 8003028:	029b      	lsls	r3, r3, #10
 800302a:	4013      	ands	r3, r2
 800302c:	d003      	beq.n	8003036 <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	4313      	orrs	r3, r2
 8003034:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8003036:	491e      	ldr	r1, [pc, #120]	; (80030b0 <HAL_GPIO_Init+0x2d0>)
 8003038:	2284      	movs	r2, #132	; 0x84
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800303e:	4b1c      	ldr	r3, [pc, #112]	; (80030b0 <HAL_GPIO_Init+0x2d0>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	43da      	mvns	r2, r3
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	4013      	ands	r3, r2
 800304c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685a      	ldr	r2, [r3, #4]
 8003052:	2380      	movs	r3, #128	; 0x80
 8003054:	035b      	lsls	r3, r3, #13
 8003056:	4013      	ands	r3, r2
 8003058:	d003      	beq.n	8003062 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 800305a:	697a      	ldr	r2, [r7, #20]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4313      	orrs	r3, r2
 8003060:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003062:	4b13      	ldr	r3, [pc, #76]	; (80030b0 <HAL_GPIO_Init+0x2d0>)
 8003064:	697a      	ldr	r2, [r7, #20]
 8003066:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8003068:	4b11      	ldr	r3, [pc, #68]	; (80030b0 <HAL_GPIO_Init+0x2d0>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	43da      	mvns	r2, r3
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	4013      	ands	r3, r2
 8003076:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	2380      	movs	r3, #128	; 0x80
 800307e:	039b      	lsls	r3, r3, #14
 8003080:	4013      	ands	r3, r2
 8003082:	d003      	beq.n	800308c <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	4313      	orrs	r3, r2
 800308a:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800308c:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <HAL_GPIO_Init+0x2d0>)
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	3301      	adds	r3, #1
 8003096:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	40da      	lsrs	r2, r3
 80030a0:	1e13      	subs	r3, r2, #0
 80030a2:	d000      	beq.n	80030a6 <HAL_GPIO_Init+0x2c6>
 80030a4:	e6a4      	b.n	8002df0 <HAL_GPIO_Init+0x10>
  }
}
 80030a6:	46c0      	nop			; (mov r8, r8)
 80030a8:	46c0      	nop			; (mov r8, r8)
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b006      	add	sp, #24
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	40021800 	.word	0x40021800
 80030b4:	50000400 	.word	0x50000400
 80030b8:	50000800 	.word	0x50000800
 80030bc:	50000c00 	.word	0x50000c00
 80030c0:	50001400 	.word	0x50001400

080030c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	0008      	movs	r0, r1
 80030ce:	0011      	movs	r1, r2
 80030d0:	1cbb      	adds	r3, r7, #2
 80030d2:	1c02      	adds	r2, r0, #0
 80030d4:	801a      	strh	r2, [r3, #0]
 80030d6:	1c7b      	adds	r3, r7, #1
 80030d8:	1c0a      	adds	r2, r1, #0
 80030da:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030dc:	1c7b      	adds	r3, r7, #1
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d004      	beq.n	80030ee <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030e4:	1cbb      	adds	r3, r7, #2
 80030e6:	881a      	ldrh	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030ec:	e003      	b.n	80030f6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030ee:	1cbb      	adds	r3, r7, #2
 80030f0:	881a      	ldrh	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030f6:	46c0      	nop			; (mov r8, r8)
 80030f8:	46bd      	mov	sp, r7
 80030fa:	b002      	add	sp, #8
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for STM32C0 family
  * @param  GPIO_Pin: specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b084      	sub	sp, #16
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
 8003106:	000a      	movs	r2, r1
 8003108:	1cbb      	adds	r3, r7, #2
 800310a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003112:	1cbb      	adds	r3, r7, #2
 8003114:	881b      	ldrh	r3, [r3, #0]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	4013      	ands	r3, r2
 800311a:	041a      	lsls	r2, r3, #16
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	43db      	mvns	r3, r3
 8003120:	1cb9      	adds	r1, r7, #2
 8003122:	8809      	ldrh	r1, [r1, #0]
 8003124:	400b      	ands	r3, r1
 8003126:	431a      	orrs	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	619a      	str	r2, [r3, #24]
}
 800312c:	46c0      	nop			; (mov r8, r8)
 800312e:	46bd      	mov	sp, r7
 8003130:	b004      	add	sp, #16
 8003132:	bd80      	pop	{r7, pc}

08003134 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	0002      	movs	r2, r0
 800313c:	1dbb      	adds	r3, r7, #6
 800313e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8003140:	4b10      	ldr	r3, [pc, #64]	; (8003184 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	1dba      	adds	r2, r7, #6
 8003146:	8812      	ldrh	r2, [r2, #0]
 8003148:	4013      	ands	r3, r2
 800314a:	d008      	beq.n	800315e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800314c:	4b0d      	ldr	r3, [pc, #52]	; (8003184 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800314e:	1dba      	adds	r2, r7, #6
 8003150:	8812      	ldrh	r2, [r2, #0]
 8003152:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003154:	1dbb      	adds	r3, r7, #6
 8003156:	881b      	ldrh	r3, [r3, #0]
 8003158:	0018      	movs	r0, r3
 800315a:	f000 f815 	bl	8003188 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 800315e:	4b09      	ldr	r3, [pc, #36]	; (8003184 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	1dba      	adds	r2, r7, #6
 8003164:	8812      	ldrh	r2, [r2, #0]
 8003166:	4013      	ands	r3, r2
 8003168:	d008      	beq.n	800317c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800316a:	4b06      	ldr	r3, [pc, #24]	; (8003184 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800316c:	1dba      	adds	r2, r7, #6
 800316e:	8812      	ldrh	r2, [r2, #0]
 8003170:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003172:	1dbb      	adds	r3, r7, #6
 8003174:	881b      	ldrh	r3, [r3, #0]
 8003176:	0018      	movs	r0, r3
 8003178:	f000 f810 	bl	800319c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800317c:	46c0      	nop			; (mov r8, r8)
 800317e:	46bd      	mov	sp, r7
 8003180:	b002      	add	sp, #8
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40021800 	.word	0x40021800

08003188 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	0002      	movs	r2, r0
 8003190:	1dbb      	adds	r3, r7, #6
 8003192:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8003194:	46c0      	nop			; (mov r8, r8)
 8003196:	46bd      	mov	sp, r7
 8003198:	b002      	add	sp, #8
 800319a:	bd80      	pop	{r7, pc}

0800319c <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	0002      	movs	r2, r0
 80031a4:	1dbb      	adds	r3, r7, #6
 80031a6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80031a8:	46c0      	nop			; (mov r8, r8)
 80031aa:	46bd      	mov	sp, r7
 80031ac:	b002      	add	sp, #8
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e1d0      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2201      	movs	r2, #1
 80031c8:	4013      	ands	r3, r2
 80031ca:	d100      	bne.n	80031ce <HAL_RCC_OscConfig+0x1e>
 80031cc:	e069      	b.n	80032a2 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031ce:	4bc8      	ldr	r3, [pc, #800]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	2238      	movs	r2, #56	; 0x38
 80031d4:	4013      	ands	r3, r2
 80031d6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d105      	bne.n	80031ea <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d15d      	bne.n	80032a2 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e1bc      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	2380      	movs	r3, #128	; 0x80
 80031f0:	025b      	lsls	r3, r3, #9
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d107      	bne.n	8003206 <HAL_RCC_OscConfig+0x56>
 80031f6:	4bbe      	ldr	r3, [pc, #760]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	4bbd      	ldr	r3, [pc, #756]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80031fc:	2180      	movs	r1, #128	; 0x80
 80031fe:	0249      	lsls	r1, r1, #9
 8003200:	430a      	orrs	r2, r1
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	e020      	b.n	8003248 <HAL_RCC_OscConfig+0x98>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685a      	ldr	r2, [r3, #4]
 800320a:	23a0      	movs	r3, #160	; 0xa0
 800320c:	02db      	lsls	r3, r3, #11
 800320e:	429a      	cmp	r2, r3
 8003210:	d10e      	bne.n	8003230 <HAL_RCC_OscConfig+0x80>
 8003212:	4bb7      	ldr	r3, [pc, #732]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	4bb6      	ldr	r3, [pc, #728]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003218:	2180      	movs	r1, #128	; 0x80
 800321a:	02c9      	lsls	r1, r1, #11
 800321c:	430a      	orrs	r2, r1
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	4bb3      	ldr	r3, [pc, #716]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	4bb2      	ldr	r3, [pc, #712]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003226:	2180      	movs	r1, #128	; 0x80
 8003228:	0249      	lsls	r1, r1, #9
 800322a:	430a      	orrs	r2, r1
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	e00b      	b.n	8003248 <HAL_RCC_OscConfig+0x98>
 8003230:	4baf      	ldr	r3, [pc, #700]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	4bae      	ldr	r3, [pc, #696]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003236:	49af      	ldr	r1, [pc, #700]	; (80034f4 <HAL_RCC_OscConfig+0x344>)
 8003238:	400a      	ands	r2, r1
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	4bac      	ldr	r3, [pc, #688]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4bab      	ldr	r3, [pc, #684]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003242:	49ad      	ldr	r1, [pc, #692]	; (80034f8 <HAL_RCC_OscConfig+0x348>)
 8003244:	400a      	ands	r2, r1
 8003246:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d014      	beq.n	800327a <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003250:	f7fe faa8 	bl	80017a4 <HAL_GetTick>
 8003254:	0003      	movs	r3, r0
 8003256:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003258:	e008      	b.n	800326c <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800325a:	f7fe faa3 	bl	80017a4 <HAL_GetTick>
 800325e:	0002      	movs	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b64      	cmp	r3, #100	; 0x64
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e17b      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800326c:	4ba0      	ldr	r3, [pc, #640]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	2380      	movs	r3, #128	; 0x80
 8003272:	029b      	lsls	r3, r3, #10
 8003274:	4013      	ands	r3, r2
 8003276:	d0f0      	beq.n	800325a <HAL_RCC_OscConfig+0xaa>
 8003278:	e013      	b.n	80032a2 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800327a:	f7fe fa93 	bl	80017a4 <HAL_GetTick>
 800327e:	0003      	movs	r3, r0
 8003280:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003284:	f7fe fa8e 	bl	80017a4 <HAL_GetTick>
 8003288:	0002      	movs	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b64      	cmp	r3, #100	; 0x64
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e166      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003296:	4b96      	ldr	r3, [pc, #600]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	2380      	movs	r3, #128	; 0x80
 800329c:	029b      	lsls	r3, r3, #10
 800329e:	4013      	ands	r3, r2
 80032a0:	d1f0      	bne.n	8003284 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2202      	movs	r2, #2
 80032a8:	4013      	ands	r3, r2
 80032aa:	d100      	bne.n	80032ae <HAL_RCC_OscConfig+0xfe>
 80032ac:	e086      	b.n	80033bc <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032ae:	4b90      	ldr	r3, [pc, #576]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2238      	movs	r2, #56	; 0x38
 80032b4:	4013      	ands	r3, r2
 80032b6:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d12f      	bne.n	800331e <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e14c      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ca:	4b89      	ldr	r3, [pc, #548]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	4a8b      	ldr	r2, [pc, #556]	; (80034fc <HAL_RCC_OscConfig+0x34c>)
 80032d0:	4013      	ands	r3, r2
 80032d2:	0019      	movs	r1, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	695b      	ldr	r3, [r3, #20]
 80032d8:	021a      	lsls	r2, r3, #8
 80032da:	4b85      	ldr	r3, [pc, #532]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80032dc:	430a      	orrs	r2, r1
 80032de:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d112      	bne.n	800330c <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80032e6:	4b82      	ldr	r3, [pc, #520]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a85      	ldr	r2, [pc, #532]	; (8003500 <HAL_RCC_OscConfig+0x350>)
 80032ec:	4013      	ands	r3, r2
 80032ee:	0019      	movs	r1, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	691a      	ldr	r2, [r3, #16]
 80032f4:	4b7e      	ldr	r3, [pc, #504]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80032f6:	430a      	orrs	r2, r1
 80032f8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80032fa:	4b7d      	ldr	r3, [pc, #500]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	0adb      	lsrs	r3, r3, #11
 8003300:	2207      	movs	r2, #7
 8003302:	4013      	ands	r3, r2
 8003304:	4a7f      	ldr	r2, [pc, #508]	; (8003504 <HAL_RCC_OscConfig+0x354>)
 8003306:	40da      	lsrs	r2, r3
 8003308:	4b7f      	ldr	r3, [pc, #508]	; (8003508 <HAL_RCC_OscConfig+0x358>)
 800330a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800330c:	4b7f      	ldr	r3, [pc, #508]	; (800350c <HAL_RCC_OscConfig+0x35c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	0018      	movs	r0, r3
 8003312:	f7fe f9eb 	bl	80016ec <HAL_InitTick>
 8003316:	1e03      	subs	r3, r0, #0
 8003318:	d050      	beq.n	80033bc <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e122      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d030      	beq.n	8003388 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003326:	4b72      	ldr	r3, [pc, #456]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a75      	ldr	r2, [pc, #468]	; (8003500 <HAL_RCC_OscConfig+0x350>)
 800332c:	4013      	ands	r3, r2
 800332e:	0019      	movs	r1, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	691a      	ldr	r2, [r3, #16]
 8003334:	4b6e      	ldr	r3, [pc, #440]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003336:	430a      	orrs	r2, r1
 8003338:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 800333a:	4b6d      	ldr	r3, [pc, #436]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4b6c      	ldr	r3, [pc, #432]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003340:	2180      	movs	r1, #128	; 0x80
 8003342:	0049      	lsls	r1, r1, #1
 8003344:	430a      	orrs	r2, r1
 8003346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003348:	f7fe fa2c 	bl	80017a4 <HAL_GetTick>
 800334c:	0003      	movs	r3, r0
 800334e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003350:	e008      	b.n	8003364 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003352:	f7fe fa27 	bl	80017a4 <HAL_GetTick>
 8003356:	0002      	movs	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e0ff      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003364:	4b62      	ldr	r3, [pc, #392]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	2380      	movs	r3, #128	; 0x80
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	4013      	ands	r3, r2
 800336e:	d0f0      	beq.n	8003352 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003370:	4b5f      	ldr	r3, [pc, #380]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	4a61      	ldr	r2, [pc, #388]	; (80034fc <HAL_RCC_OscConfig+0x34c>)
 8003376:	4013      	ands	r3, r2
 8003378:	0019      	movs	r1, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	021a      	lsls	r2, r3, #8
 8003380:	4b5b      	ldr	r3, [pc, #364]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003382:	430a      	orrs	r2, r1
 8003384:	605a      	str	r2, [r3, #4]
 8003386:	e019      	b.n	80033bc <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8003388:	4b59      	ldr	r3, [pc, #356]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	4b58      	ldr	r3, [pc, #352]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 800338e:	4960      	ldr	r1, [pc, #384]	; (8003510 <HAL_RCC_OscConfig+0x360>)
 8003390:	400a      	ands	r2, r1
 8003392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003394:	f7fe fa06 	bl	80017a4 <HAL_GetTick>
 8003398:	0003      	movs	r3, r0
 800339a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800339c:	e008      	b.n	80033b0 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800339e:	f7fe fa01 	bl	80017a4 <HAL_GetTick>
 80033a2:	0002      	movs	r2, r0
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d901      	bls.n	80033b0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e0d9      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033b0:	4b4f      	ldr	r3, [pc, #316]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	2380      	movs	r3, #128	; 0x80
 80033b6:	00db      	lsls	r3, r3, #3
 80033b8:	4013      	ands	r3, r2
 80033ba:	d1f0      	bne.n	800339e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2208      	movs	r2, #8
 80033c2:	4013      	ands	r3, r2
 80033c4:	d042      	beq.n	800344c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80033c6:	4b4a      	ldr	r3, [pc, #296]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	2238      	movs	r2, #56	; 0x38
 80033cc:	4013      	ands	r3, r2
 80033ce:	2b18      	cmp	r3, #24
 80033d0:	d105      	bne.n	80033de <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d138      	bne.n	800344c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e0c2      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d019      	beq.n	800341a <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80033e6:	4b42      	ldr	r3, [pc, #264]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80033e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80033ea:	4b41      	ldr	r3, [pc, #260]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80033ec:	2101      	movs	r1, #1
 80033ee:	430a      	orrs	r2, r1
 80033f0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f2:	f7fe f9d7 	bl	80017a4 <HAL_GetTick>
 80033f6:	0003      	movs	r3, r0
 80033f8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80033fc:	f7fe f9d2 	bl	80017a4 <HAL_GetTick>
 8003400:	0002      	movs	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e0aa      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800340e:	4b38      	ldr	r3, [pc, #224]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003410:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003412:	2202      	movs	r2, #2
 8003414:	4013      	ands	r3, r2
 8003416:	d0f1      	beq.n	80033fc <HAL_RCC_OscConfig+0x24c>
 8003418:	e018      	b.n	800344c <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800341a:	4b35      	ldr	r3, [pc, #212]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 800341c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800341e:	4b34      	ldr	r3, [pc, #208]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003420:	2101      	movs	r1, #1
 8003422:	438a      	bics	r2, r1
 8003424:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003426:	f7fe f9bd 	bl	80017a4 <HAL_GetTick>
 800342a:	0003      	movs	r3, r0
 800342c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800342e:	e008      	b.n	8003442 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003430:	f7fe f9b8 	bl	80017a4 <HAL_GetTick>
 8003434:	0002      	movs	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e090      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003442:	4b2b      	ldr	r3, [pc, #172]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003444:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003446:	2202      	movs	r2, #2
 8003448:	4013      	ands	r3, r2
 800344a:	d1f1      	bne.n	8003430 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2204      	movs	r2, #4
 8003452:	4013      	ands	r3, r2
 8003454:	d100      	bne.n	8003458 <HAL_RCC_OscConfig+0x2a8>
 8003456:	e084      	b.n	8003562 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003458:	230f      	movs	r3, #15
 800345a:	18fb      	adds	r3, r7, r3
 800345c:	2200      	movs	r2, #0
 800345e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003460:	4b23      	ldr	r3, [pc, #140]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	2238      	movs	r2, #56	; 0x38
 8003466:	4013      	ands	r3, r2
 8003468:	2b20      	cmp	r3, #32
 800346a:	d106      	bne.n	800347a <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d000      	beq.n	8003476 <HAL_RCC_OscConfig+0x2c6>
 8003474:	e075      	b.n	8003562 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e074      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	2b01      	cmp	r3, #1
 8003480:	d106      	bne.n	8003490 <HAL_RCC_OscConfig+0x2e0>
 8003482:	4b1b      	ldr	r3, [pc, #108]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003484:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003486:	4b1a      	ldr	r3, [pc, #104]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 8003488:	2101      	movs	r1, #1
 800348a:	430a      	orrs	r2, r1
 800348c:	65da      	str	r2, [r3, #92]	; 0x5c
 800348e:	e01c      	b.n	80034ca <HAL_RCC_OscConfig+0x31a>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	2b05      	cmp	r3, #5
 8003496:	d10c      	bne.n	80034b2 <HAL_RCC_OscConfig+0x302>
 8003498:	4b15      	ldr	r3, [pc, #84]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 800349a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800349c:	4b14      	ldr	r3, [pc, #80]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 800349e:	2104      	movs	r1, #4
 80034a0:	430a      	orrs	r2, r1
 80034a2:	65da      	str	r2, [r3, #92]	; 0x5c
 80034a4:	4b12      	ldr	r3, [pc, #72]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80034a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80034a8:	4b11      	ldr	r3, [pc, #68]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80034aa:	2101      	movs	r1, #1
 80034ac:	430a      	orrs	r2, r1
 80034ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80034b0:	e00b      	b.n	80034ca <HAL_RCC_OscConfig+0x31a>
 80034b2:	4b0f      	ldr	r3, [pc, #60]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80034b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80034b6:	4b0e      	ldr	r3, [pc, #56]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80034b8:	2101      	movs	r1, #1
 80034ba:	438a      	bics	r2, r1
 80034bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80034be:	4b0c      	ldr	r3, [pc, #48]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80034c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80034c2:	4b0b      	ldr	r3, [pc, #44]	; (80034f0 <HAL_RCC_OscConfig+0x340>)
 80034c4:	2104      	movs	r1, #4
 80034c6:	438a      	bics	r2, r1
 80034c8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d028      	beq.n	8003524 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d2:	f7fe f967 	bl	80017a4 <HAL_GetTick>
 80034d6:	0003      	movs	r3, r0
 80034d8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80034da:	e01d      	b.n	8003518 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034dc:	f7fe f962 	bl	80017a4 <HAL_GetTick>
 80034e0:	0002      	movs	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	4a0b      	ldr	r2, [pc, #44]	; (8003514 <HAL_RCC_OscConfig+0x364>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d915      	bls.n	8003518 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e039      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
 80034f0:	40021000 	.word	0x40021000
 80034f4:	fffeffff 	.word	0xfffeffff
 80034f8:	fffbffff 	.word	0xfffbffff
 80034fc:	ffff80ff 	.word	0xffff80ff
 8003500:	ffffc7ff 	.word	0xffffc7ff
 8003504:	02dc6c00 	.word	0x02dc6c00
 8003508:	20000000 	.word	0x20000000
 800350c:	20000004 	.word	0x20000004
 8003510:	fffffeff 	.word	0xfffffeff
 8003514:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003518:	4b14      	ldr	r3, [pc, #80]	; (800356c <HAL_RCC_OscConfig+0x3bc>)
 800351a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800351c:	2202      	movs	r2, #2
 800351e:	4013      	ands	r3, r2
 8003520:	d0dc      	beq.n	80034dc <HAL_RCC_OscConfig+0x32c>
 8003522:	e013      	b.n	800354c <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003524:	f7fe f93e 	bl	80017a4 <HAL_GetTick>
 8003528:	0003      	movs	r3, r0
 800352a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800352c:	e009      	b.n	8003542 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800352e:	f7fe f939 	bl	80017a4 <HAL_GetTick>
 8003532:	0002      	movs	r2, r0
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	4a0d      	ldr	r2, [pc, #52]	; (8003570 <HAL_RCC_OscConfig+0x3c0>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e010      	b.n	8003564 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003542:	4b0a      	ldr	r3, [pc, #40]	; (800356c <HAL_RCC_OscConfig+0x3bc>)
 8003544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003546:	2202      	movs	r2, #2
 8003548:	4013      	ands	r3, r2
 800354a:	d1f0      	bne.n	800352e <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800354c:	230f      	movs	r3, #15
 800354e:	18fb      	adds	r3, r7, r3
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d105      	bne.n	8003562 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003556:	4b05      	ldr	r3, [pc, #20]	; (800356c <HAL_RCC_OscConfig+0x3bc>)
 8003558:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800355a:	4b04      	ldr	r3, [pc, #16]	; (800356c <HAL_RCC_OscConfig+0x3bc>)
 800355c:	4905      	ldr	r1, [pc, #20]	; (8003574 <HAL_RCC_OscConfig+0x3c4>)
 800355e:	400a      	ands	r2, r1
 8003560:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 8003562:	2300      	movs	r3, #0
}
 8003564:	0018      	movs	r0, r3
 8003566:	46bd      	mov	sp, r7
 8003568:	b006      	add	sp, #24
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40021000 	.word	0x40021000
 8003570:	00001388 	.word	0x00001388
 8003574:	efffffff 	.word	0xefffffff

08003578 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d101      	bne.n	800358c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e0e9      	b.n	8003760 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800358c:	4b76      	ldr	r3, [pc, #472]	; (8003768 <HAL_RCC_ClockConfig+0x1f0>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2207      	movs	r2, #7
 8003592:	4013      	ands	r3, r2
 8003594:	683a      	ldr	r2, [r7, #0]
 8003596:	429a      	cmp	r2, r3
 8003598:	d91e      	bls.n	80035d8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800359a:	4b73      	ldr	r3, [pc, #460]	; (8003768 <HAL_RCC_ClockConfig+0x1f0>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2207      	movs	r2, #7
 80035a0:	4393      	bics	r3, r2
 80035a2:	0019      	movs	r1, r3
 80035a4:	4b70      	ldr	r3, [pc, #448]	; (8003768 <HAL_RCC_ClockConfig+0x1f0>)
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	430a      	orrs	r2, r1
 80035aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035ac:	f7fe f8fa 	bl	80017a4 <HAL_GetTick>
 80035b0:	0003      	movs	r3, r0
 80035b2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035b4:	e009      	b.n	80035ca <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80035b6:	f7fe f8f5 	bl	80017a4 <HAL_GetTick>
 80035ba:	0002      	movs	r2, r0
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	4a6a      	ldr	r2, [pc, #424]	; (800376c <HAL_RCC_ClockConfig+0x1f4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e0ca      	b.n	8003760 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035ca:	4b67      	ldr	r3, [pc, #412]	; (8003768 <HAL_RCC_ClockConfig+0x1f0>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2207      	movs	r2, #7
 80035d0:	4013      	ands	r3, r2
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d1ee      	bne.n	80035b6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2202      	movs	r2, #2
 80035de:	4013      	ands	r3, r2
 80035e0:	d017      	beq.n	8003612 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2204      	movs	r2, #4
 80035e8:	4013      	ands	r3, r2
 80035ea:	d008      	beq.n	80035fe <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80035ec:	4b60      	ldr	r3, [pc, #384]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	4a60      	ldr	r2, [pc, #384]	; (8003774 <HAL_RCC_ClockConfig+0x1fc>)
 80035f2:	401a      	ands	r2, r3
 80035f4:	4b5e      	ldr	r3, [pc, #376]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 80035f6:	21b0      	movs	r1, #176	; 0xb0
 80035f8:	0109      	lsls	r1, r1, #4
 80035fa:	430a      	orrs	r2, r1
 80035fc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035fe:	4b5c      	ldr	r3, [pc, #368]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	4a5d      	ldr	r2, [pc, #372]	; (8003778 <HAL_RCC_ClockConfig+0x200>)
 8003604:	4013      	ands	r3, r2
 8003606:	0019      	movs	r1, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	68da      	ldr	r2, [r3, #12]
 800360c:	4b58      	ldr	r3, [pc, #352]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 800360e:	430a      	orrs	r2, r1
 8003610:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2201      	movs	r2, #1
 8003618:	4013      	ands	r3, r2
 800361a:	d055      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 800361c:	4b54      	ldr	r3, [pc, #336]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	221c      	movs	r2, #28
 8003622:	4393      	bics	r3, r2
 8003624:	0019      	movs	r1, r3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689a      	ldr	r2, [r3, #8]
 800362a:	4b51      	ldr	r3, [pc, #324]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 800362c:	430a      	orrs	r2, r1
 800362e:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d107      	bne.n	8003648 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003638:	4b4d      	ldr	r3, [pc, #308]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	2380      	movs	r3, #128	; 0x80
 800363e:	029b      	lsls	r3, r3, #10
 8003640:	4013      	ands	r3, r2
 8003642:	d11f      	bne.n	8003684 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e08b      	b.n	8003760 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d107      	bne.n	8003660 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003650:	4b47      	ldr	r3, [pc, #284]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	2380      	movs	r3, #128	; 0x80
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	4013      	ands	r3, r2
 800365a:	d113      	bne.n	8003684 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e07f      	b.n	8003760 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	2b03      	cmp	r3, #3
 8003666:	d106      	bne.n	8003676 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003668:	4b41      	ldr	r3, [pc, #260]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 800366a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800366c:	2202      	movs	r2, #2
 800366e:	4013      	ands	r3, r2
 8003670:	d108      	bne.n	8003684 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e074      	b.n	8003760 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003676:	4b3e      	ldr	r3, [pc, #248]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 8003678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800367a:	2202      	movs	r2, #2
 800367c:	4013      	ands	r3, r2
 800367e:	d101      	bne.n	8003684 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e06d      	b.n	8003760 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003684:	4b3a      	ldr	r3, [pc, #232]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	2207      	movs	r2, #7
 800368a:	4393      	bics	r3, r2
 800368c:	0019      	movs	r1, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	4b37      	ldr	r3, [pc, #220]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 8003694:	430a      	orrs	r2, r1
 8003696:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003698:	f7fe f884 	bl	80017a4 <HAL_GetTick>
 800369c:	0003      	movs	r3, r0
 800369e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036a0:	e009      	b.n	80036b6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80036a2:	f7fe f87f 	bl	80017a4 <HAL_GetTick>
 80036a6:	0002      	movs	r2, r0
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	4a2f      	ldr	r2, [pc, #188]	; (800376c <HAL_RCC_ClockConfig+0x1f4>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e054      	b.n	8003760 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036b6:	4b2e      	ldr	r3, [pc, #184]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2238      	movs	r2, #56	; 0x38
 80036bc:	401a      	ands	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d1ec      	bne.n	80036a2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036c8:	4b27      	ldr	r3, [pc, #156]	; (8003768 <HAL_RCC_ClockConfig+0x1f0>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2207      	movs	r2, #7
 80036ce:	4013      	ands	r3, r2
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d21e      	bcs.n	8003714 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d6:	4b24      	ldr	r3, [pc, #144]	; (8003768 <HAL_RCC_ClockConfig+0x1f0>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2207      	movs	r2, #7
 80036dc:	4393      	bics	r3, r2
 80036de:	0019      	movs	r1, r3
 80036e0:	4b21      	ldr	r3, [pc, #132]	; (8003768 <HAL_RCC_ClockConfig+0x1f0>)
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80036e8:	f7fe f85c 	bl	80017a4 <HAL_GetTick>
 80036ec:	0003      	movs	r3, r0
 80036ee:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80036f0:	e009      	b.n	8003706 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80036f2:	f7fe f857 	bl	80017a4 <HAL_GetTick>
 80036f6:	0002      	movs	r2, r0
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	4a1b      	ldr	r2, [pc, #108]	; (800376c <HAL_RCC_ClockConfig+0x1f4>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d901      	bls.n	8003706 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e02c      	b.n	8003760 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003706:	4b18      	ldr	r3, [pc, #96]	; (8003768 <HAL_RCC_ClockConfig+0x1f0>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2207      	movs	r2, #7
 800370c:	4013      	ands	r3, r2
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	429a      	cmp	r2, r3
 8003712:	d1ee      	bne.n	80036f2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2204      	movs	r2, #4
 800371a:	4013      	ands	r3, r2
 800371c:	d009      	beq.n	8003732 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800371e:	4b14      	ldr	r3, [pc, #80]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	4a16      	ldr	r2, [pc, #88]	; (800377c <HAL_RCC_ClockConfig+0x204>)
 8003724:	4013      	ands	r3, r2
 8003726:	0019      	movs	r1, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	691a      	ldr	r2, [r3, #16]
 800372c:	4b10      	ldr	r3, [pc, #64]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 800372e:	430a      	orrs	r2, r1
 8003730:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003732:	f000 f82b 	bl	800378c <HAL_RCC_GetSysClockFreq>
 8003736:	0001      	movs	r1, r0
 8003738:	4b0d      	ldr	r3, [pc, #52]	; (8003770 <HAL_RCC_ClockConfig+0x1f8>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	0a1b      	lsrs	r3, r3, #8
 800373e:	220f      	movs	r2, #15
 8003740:	401a      	ands	r2, r3
 8003742:	4b0f      	ldr	r3, [pc, #60]	; (8003780 <HAL_RCC_ClockConfig+0x208>)
 8003744:	0092      	lsls	r2, r2, #2
 8003746:	58d3      	ldr	r3, [r2, r3]
 8003748:	221f      	movs	r2, #31
 800374a:	4013      	ands	r3, r2
 800374c:	000a      	movs	r2, r1
 800374e:	40da      	lsrs	r2, r3
 8003750:	4b0c      	ldr	r3, [pc, #48]	; (8003784 <HAL_RCC_ClockConfig+0x20c>)
 8003752:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003754:	4b0c      	ldr	r3, [pc, #48]	; (8003788 <HAL_RCC_ClockConfig+0x210>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	0018      	movs	r0, r3
 800375a:	f7fd ffc7 	bl	80016ec <HAL_InitTick>
 800375e:	0003      	movs	r3, r0
}
 8003760:	0018      	movs	r0, r3
 8003762:	46bd      	mov	sp, r7
 8003764:	b004      	add	sp, #16
 8003766:	bd80      	pop	{r7, pc}
 8003768:	40022000 	.word	0x40022000
 800376c:	00001388 	.word	0x00001388
 8003770:	40021000 	.word	0x40021000
 8003774:	ffff84ff 	.word	0xffff84ff
 8003778:	fffff0ff 	.word	0xfffff0ff
 800377c:	ffff8fff 	.word	0xffff8fff
 8003780:	080042ec 	.word	0x080042ec
 8003784:	20000000 	.word	0x20000000
 8003788:	20000004 	.word	0x20000004

0800378c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003792:	4b1c      	ldr	r3, [pc, #112]	; (8003804 <HAL_RCC_GetSysClockFreq+0x78>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	2238      	movs	r2, #56	; 0x38
 8003798:	4013      	ands	r3, r2
 800379a:	d10f      	bne.n	80037bc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800379c:	4b19      	ldr	r3, [pc, #100]	; (8003804 <HAL_RCC_GetSysClockFreq+0x78>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	0adb      	lsrs	r3, r3, #11
 80037a2:	2207      	movs	r2, #7
 80037a4:	4013      	ands	r3, r2
 80037a6:	2201      	movs	r2, #1
 80037a8:	409a      	lsls	r2, r3
 80037aa:	0013      	movs	r3, r2
 80037ac:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80037ae:	6839      	ldr	r1, [r7, #0]
 80037b0:	4815      	ldr	r0, [pc, #84]	; (8003808 <HAL_RCC_GetSysClockFreq+0x7c>)
 80037b2:	f7fc fca9 	bl	8000108 <__udivsi3>
 80037b6:	0003      	movs	r3, r0
 80037b8:	607b      	str	r3, [r7, #4]
 80037ba:	e01e      	b.n	80037fa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80037bc:	4b11      	ldr	r3, [pc, #68]	; (8003804 <HAL_RCC_GetSysClockFreq+0x78>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	2238      	movs	r2, #56	; 0x38
 80037c2:	4013      	ands	r3, r2
 80037c4:	2b08      	cmp	r3, #8
 80037c6:	d102      	bne.n	80037ce <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037c8:	4b10      	ldr	r3, [pc, #64]	; (800380c <HAL_RCC_GetSysClockFreq+0x80>)
 80037ca:	607b      	str	r3, [r7, #4]
 80037cc:	e015      	b.n	80037fa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80037ce:	4b0d      	ldr	r3, [pc, #52]	; (8003804 <HAL_RCC_GetSysClockFreq+0x78>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	2238      	movs	r2, #56	; 0x38
 80037d4:	4013      	ands	r3, r2
 80037d6:	2b20      	cmp	r3, #32
 80037d8:	d103      	bne.n	80037e2 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80037da:	2380      	movs	r3, #128	; 0x80
 80037dc:	021b      	lsls	r3, r3, #8
 80037de:	607b      	str	r3, [r7, #4]
 80037e0:	e00b      	b.n	80037fa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80037e2:	4b08      	ldr	r3, [pc, #32]	; (8003804 <HAL_RCC_GetSysClockFreq+0x78>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	2238      	movs	r2, #56	; 0x38
 80037e8:	4013      	ands	r3, r2
 80037ea:	2b18      	cmp	r3, #24
 80037ec:	d103      	bne.n	80037f6 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80037ee:	23fa      	movs	r3, #250	; 0xfa
 80037f0:	01db      	lsls	r3, r3, #7
 80037f2:	607b      	str	r3, [r7, #4]
 80037f4:	e001      	b.n	80037fa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 80037fa:	687b      	ldr	r3, [r7, #4]
}
 80037fc:	0018      	movs	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	b002      	add	sp, #8
 8003802:	bd80      	pop	{r7, pc}
 8003804:	40021000 	.word	0x40021000
 8003808:	02dc6c00 	.word	0x02dc6c00
 800380c:	007a1200 	.word	0x007a1200

08003810 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b086      	sub	sp, #24
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003818:	2313      	movs	r3, #19
 800381a:	18fb      	adds	r3, r7, r3
 800381c:	2200      	movs	r2, #0
 800381e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003820:	2312      	movs	r3, #18
 8003822:	18fb      	adds	r3, r7, r3
 8003824:	2200      	movs	r2, #0
 8003826:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	2380      	movs	r3, #128	; 0x80
 800382e:	029b      	lsls	r3, r3, #10
 8003830:	4013      	ands	r3, r2
 8003832:	d100      	bne.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003834:	e079      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003836:	2011      	movs	r0, #17
 8003838:	183b      	adds	r3, r7, r0
 800383a:	2200      	movs	r2, #0
 800383c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800383e:	4b64      	ldr	r3, [pc, #400]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003840:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003842:	2380      	movs	r3, #128	; 0x80
 8003844:	055b      	lsls	r3, r3, #21
 8003846:	4013      	ands	r3, r2
 8003848:	d110      	bne.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800384a:	4b61      	ldr	r3, [pc, #388]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800384c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800384e:	4b60      	ldr	r3, [pc, #384]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003850:	2180      	movs	r1, #128	; 0x80
 8003852:	0549      	lsls	r1, r1, #21
 8003854:	430a      	orrs	r2, r1
 8003856:	63da      	str	r2, [r3, #60]	; 0x3c
 8003858:	4b5d      	ldr	r3, [pc, #372]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800385a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800385c:	2380      	movs	r3, #128	; 0x80
 800385e:	055b      	lsls	r3, r3, #21
 8003860:	4013      	ands	r3, r2
 8003862:	60bb      	str	r3, [r7, #8]
 8003864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003866:	183b      	adds	r3, r7, r0
 8003868:	2201      	movs	r2, #1
 800386a:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 800386c:	4b58      	ldr	r3, [pc, #352]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800386e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003870:	23c0      	movs	r3, #192	; 0xc0
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4013      	ands	r3, r2
 8003876:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d019      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	697a      	ldr	r2, [r7, #20]
 8003884:	429a      	cmp	r2, r3
 8003886:	d014      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8003888:	4b51      	ldr	r3, [pc, #324]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800388a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800388c:	4a51      	ldr	r2, [pc, #324]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800388e:	4013      	ands	r3, r2
 8003890:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003892:	4b4f      	ldr	r3, [pc, #316]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003894:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003896:	4b4e      	ldr	r3, [pc, #312]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003898:	2180      	movs	r1, #128	; 0x80
 800389a:	0249      	lsls	r1, r1, #9
 800389c:	430a      	orrs	r2, r1
 800389e:	65da      	str	r2, [r3, #92]	; 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038a0:	4b4b      	ldr	r3, [pc, #300]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80038a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80038a4:	4b4a      	ldr	r3, [pc, #296]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80038a6:	494c      	ldr	r1, [pc, #304]	; (80039d8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80038a8:	400a      	ands	r2, r1
 80038aa:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80038ac:	4b48      	ldr	r3, [pc, #288]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	2201      	movs	r2, #1
 80038b6:	4013      	ands	r3, r2
 80038b8:	d016      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ba:	f7fd ff73 	bl	80017a4 <HAL_GetTick>
 80038be:	0003      	movs	r3, r0
 80038c0:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80038c2:	e00c      	b.n	80038de <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038c4:	f7fd ff6e 	bl	80017a4 <HAL_GetTick>
 80038c8:	0002      	movs	r2, r0
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	4a43      	ldr	r2, [pc, #268]	; (80039dc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d904      	bls.n	80038de <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 80038d4:	2313      	movs	r3, #19
 80038d6:	18fb      	adds	r3, r7, r3
 80038d8:	2203      	movs	r2, #3
 80038da:	701a      	strb	r2, [r3, #0]
          break;
 80038dc:	e004      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80038de:	4b3c      	ldr	r3, [pc, #240]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80038e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e2:	2202      	movs	r2, #2
 80038e4:	4013      	ands	r3, r2
 80038e6:	d0ed      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 80038e8:	2313      	movs	r3, #19
 80038ea:	18fb      	adds	r3, r7, r3
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10a      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038f2:	4b37      	ldr	r3, [pc, #220]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80038f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f6:	4a37      	ldr	r2, [pc, #220]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80038f8:	4013      	ands	r3, r2
 80038fa:	0019      	movs	r1, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	699a      	ldr	r2, [r3, #24]
 8003900:	4b33      	ldr	r3, [pc, #204]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003902:	430a      	orrs	r2, r1
 8003904:	65da      	str	r2, [r3, #92]	; 0x5c
 8003906:	e005      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003908:	2312      	movs	r3, #18
 800390a:	18fb      	adds	r3, r7, r3
 800390c:	2213      	movs	r2, #19
 800390e:	18ba      	adds	r2, r7, r2
 8003910:	7812      	ldrb	r2, [r2, #0]
 8003912:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003914:	2311      	movs	r3, #17
 8003916:	18fb      	adds	r3, r7, r3
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d105      	bne.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800391e:	4b2c      	ldr	r3, [pc, #176]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003920:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003922:	4b2b      	ldr	r3, [pc, #172]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003924:	492e      	ldr	r1, [pc, #184]	; (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003926:	400a      	ands	r2, r1
 8003928:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2201      	movs	r2, #1
 8003930:	4013      	ands	r3, r2
 8003932:	d009      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003934:	4b26      	ldr	r3, [pc, #152]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003936:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003938:	2203      	movs	r2, #3
 800393a:	4393      	bics	r3, r2
 800393c:	0019      	movs	r1, r3
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	689a      	ldr	r2, [r3, #8]
 8003942:	4b23      	ldr	r3, [pc, #140]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003944:	430a      	orrs	r2, r1
 8003946:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2240      	movs	r2, #64	; 0x40
 800394e:	4013      	ands	r3, r2
 8003950:	d009      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003952:	4b1f      	ldr	r3, [pc, #124]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003956:	4a23      	ldr	r2, [pc, #140]	; (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003958:	4013      	ands	r3, r2
 800395a:	0019      	movs	r1, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	68da      	ldr	r2, [r3, #12]
 8003960:	4b1b      	ldr	r3, [pc, #108]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003962:	430a      	orrs	r2, r1
 8003964:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	2380      	movs	r3, #128	; 0x80
 800396c:	01db      	lsls	r3, r3, #7
 800396e:	4013      	ands	r3, r2
 8003970:	d008      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003972:	4b17      	ldr	r3, [pc, #92]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	0899      	lsrs	r1, r3, #2
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	695a      	ldr	r2, [r3, #20]
 800397e:	4b14      	ldr	r3, [pc, #80]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003980:	430a      	orrs	r2, r1
 8003982:	655a      	str	r2, [r3, #84]	; 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	2380      	movs	r3, #128	; 0x80
 800398a:	011b      	lsls	r3, r3, #4
 800398c:	4013      	ands	r3, r2
 800398e:	d009      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003990:	4b0f      	ldr	r3, [pc, #60]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003994:	4a14      	ldr	r2, [pc, #80]	; (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003996:	4013      	ands	r3, r2
 8003998:	0019      	movs	r1, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	691a      	ldr	r2, [r3, #16]
 800399e:	4b0c      	ldr	r3, [pc, #48]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80039a0:	430a      	orrs	r2, r1
 80039a2:	655a      	str	r2, [r3, #84]	; 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	da09      	bge.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80039ac:	4b08      	ldr	r3, [pc, #32]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	22e0      	movs	r2, #224	; 0xe0
 80039b2:	4393      	bics	r3, r2
 80039b4:	0019      	movs	r1, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685a      	ldr	r2, [r3, #4]
 80039ba:	4b05      	ldr	r3, [pc, #20]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80039bc:	430a      	orrs	r2, r1
 80039be:	601a      	str	r2, [r3, #0]
  }
  return status;
 80039c0:	2312      	movs	r3, #18
 80039c2:	18fb      	adds	r3, r7, r3
 80039c4:	781b      	ldrb	r3, [r3, #0]
}
 80039c6:	0018      	movs	r0, r3
 80039c8:	46bd      	mov	sp, r7
 80039ca:	b006      	add	sp, #24
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	46c0      	nop			; (mov r8, r8)
 80039d0:	40021000 	.word	0x40021000
 80039d4:	fffffcff 	.word	0xfffffcff
 80039d8:	fffeffff 	.word	0xfffeffff
 80039dc:	00001388 	.word	0x00001388
 80039e0:	efffffff 	.word	0xefffffff
 80039e4:	ffffcfff 	.word	0xffffcfff
 80039e8:	ffff3fff 	.word	0xffff3fff

080039ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e04a      	b.n	8003a94 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	223d      	movs	r2, #61	; 0x3d
 8003a02:	5c9b      	ldrb	r3, [r3, r2]
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d107      	bne.n	8003a1a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	223c      	movs	r2, #60	; 0x3c
 8003a0e:	2100      	movs	r1, #0
 8003a10:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	0018      	movs	r0, r3
 8003a16:	f7fd fd63 	bl	80014e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	223d      	movs	r2, #61	; 0x3d
 8003a1e:	2102      	movs	r1, #2
 8003a20:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	3304      	adds	r3, #4
 8003a2a:	0019      	movs	r1, r3
 8003a2c:	0010      	movs	r0, r2
 8003a2e:	f000 fa83 	bl	8003f38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2248      	movs	r2, #72	; 0x48
 8003a36:	2101      	movs	r1, #1
 8003a38:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	223e      	movs	r2, #62	; 0x3e
 8003a3e:	2101      	movs	r1, #1
 8003a40:	5499      	strb	r1, [r3, r2]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	223f      	movs	r2, #63	; 0x3f
 8003a46:	2101      	movs	r1, #1
 8003a48:	5499      	strb	r1, [r3, r2]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2240      	movs	r2, #64	; 0x40
 8003a4e:	2101      	movs	r1, #1
 8003a50:	5499      	strb	r1, [r3, r2]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2241      	movs	r2, #65	; 0x41
 8003a56:	2101      	movs	r1, #1
 8003a58:	5499      	strb	r1, [r3, r2]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2242      	movs	r2, #66	; 0x42
 8003a5e:	2101      	movs	r1, #1
 8003a60:	5499      	strb	r1, [r3, r2]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2243      	movs	r2, #67	; 0x43
 8003a66:	2101      	movs	r1, #1
 8003a68:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2244      	movs	r2, #68	; 0x44
 8003a6e:	2101      	movs	r1, #1
 8003a70:	5499      	strb	r1, [r3, r2]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2245      	movs	r2, #69	; 0x45
 8003a76:	2101      	movs	r1, #1
 8003a78:	5499      	strb	r1, [r3, r2]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2246      	movs	r2, #70	; 0x46
 8003a7e:	2101      	movs	r1, #1
 8003a80:	5499      	strb	r1, [r3, r2]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2247      	movs	r2, #71	; 0x47
 8003a86:	2101      	movs	r1, #1
 8003a88:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	223d      	movs	r2, #61	; 0x3d
 8003a8e:	2101      	movs	r1, #1
 8003a90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	0018      	movs	r0, r3
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b002      	add	sp, #8
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	223d      	movs	r2, #61	; 0x3d
 8003aa8:	5c9b      	ldrb	r3, [r3, r2]
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d001      	beq.n	8003ab4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e037      	b.n	8003b24 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	223d      	movs	r2, #61	; 0x3d
 8003ab8:	2102      	movs	r1, #2
 8003aba:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68da      	ldr	r2, [r3, #12]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a16      	ldr	r2, [pc, #88]	; (8003b2c <HAL_TIM_Base_Start_IT+0x90>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d004      	beq.n	8003ae0 <HAL_TIM_Base_Start_IT+0x44>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a15      	ldr	r2, [pc, #84]	; (8003b30 <HAL_TIM_Base_Start_IT+0x94>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d116      	bne.n	8003b0e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	4a13      	ldr	r2, [pc, #76]	; (8003b34 <HAL_TIM_Base_Start_IT+0x98>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2b06      	cmp	r3, #6
 8003af0:	d016      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x84>
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	2380      	movs	r3, #128	; 0x80
 8003af6:	025b      	lsls	r3, r3, #9
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d011      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2101      	movs	r1, #1
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b0c:	e008      	b.n	8003b20 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2101      	movs	r1, #1
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	601a      	str	r2, [r3, #0]
 8003b1e:	e000      	b.n	8003b22 <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b20:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	0018      	movs	r0, r3
 8003b26:	46bd      	mov	sp, r7
 8003b28:	b004      	add	sp, #16
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40012c00 	.word	0x40012c00
 8003b30:	40000400 	.word	0x40000400
 8003b34:	00010007 	.word	0x00010007

08003b38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2202      	movs	r2, #2
 8003b54:	4013      	ands	r3, r2
 8003b56:	d021      	beq.n	8003b9c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	d01d      	beq.n	8003b9c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2203      	movs	r2, #3
 8003b66:	4252      	negs	r2, r2
 8003b68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	2203      	movs	r2, #3
 8003b78:	4013      	ands	r3, r2
 8003b7a:	d004      	beq.n	8003b86 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	0018      	movs	r0, r3
 8003b80:	f000 f9c2 	bl	8003f08 <HAL_TIM_IC_CaptureCallback>
 8003b84:	e007      	b.n	8003b96 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	0018      	movs	r0, r3
 8003b8a:	f000 f9b5 	bl	8003ef8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	0018      	movs	r0, r3
 8003b92:	f000 f9c1 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	2204      	movs	r2, #4
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	d022      	beq.n	8003bea <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2204      	movs	r2, #4
 8003ba8:	4013      	ands	r3, r2
 8003baa:	d01e      	beq.n	8003bea <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2205      	movs	r2, #5
 8003bb2:	4252      	negs	r2, r2
 8003bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	699a      	ldr	r2, [r3, #24]
 8003bc2:	23c0      	movs	r3, #192	; 0xc0
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	d004      	beq.n	8003bd4 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	0018      	movs	r0, r3
 8003bce:	f000 f99b 	bl	8003f08 <HAL_TIM_IC_CaptureCallback>
 8003bd2:	e007      	b.n	8003be4 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	0018      	movs	r0, r3
 8003bd8:	f000 f98e 	bl	8003ef8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	0018      	movs	r0, r3
 8003be0:	f000 f99a 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	2208      	movs	r2, #8
 8003bee:	4013      	ands	r3, r2
 8003bf0:	d021      	beq.n	8003c36 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2208      	movs	r2, #8
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	d01d      	beq.n	8003c36 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2209      	movs	r2, #9
 8003c00:	4252      	negs	r2, r2
 8003c02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2204      	movs	r2, #4
 8003c08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	69db      	ldr	r3, [r3, #28]
 8003c10:	2203      	movs	r2, #3
 8003c12:	4013      	ands	r3, r2
 8003c14:	d004      	beq.n	8003c20 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	0018      	movs	r0, r3
 8003c1a:	f000 f975 	bl	8003f08 <HAL_TIM_IC_CaptureCallback>
 8003c1e:	e007      	b.n	8003c30 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	0018      	movs	r0, r3
 8003c24:	f000 f968 	bl	8003ef8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	f000 f974 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	2210      	movs	r2, #16
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	d022      	beq.n	8003c84 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2210      	movs	r2, #16
 8003c42:	4013      	ands	r3, r2
 8003c44:	d01e      	beq.n	8003c84 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2211      	movs	r2, #17
 8003c4c:	4252      	negs	r2, r2
 8003c4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2208      	movs	r2, #8
 8003c54:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	69da      	ldr	r2, [r3, #28]
 8003c5c:	23c0      	movs	r3, #192	; 0xc0
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	4013      	ands	r3, r2
 8003c62:	d004      	beq.n	8003c6e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	0018      	movs	r0, r3
 8003c68:	f000 f94e 	bl	8003f08 <HAL_TIM_IC_CaptureCallback>
 8003c6c:	e007      	b.n	8003c7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	0018      	movs	r0, r3
 8003c72:	f000 f941 	bl	8003ef8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	0018      	movs	r0, r3
 8003c7a:	f000 f94d 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2201      	movs	r2, #1
 8003c88:	4013      	ands	r3, r2
 8003c8a:	d00c      	beq.n	8003ca6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	4013      	ands	r3, r2
 8003c92:	d008      	beq.n	8003ca6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2202      	movs	r2, #2
 8003c9a:	4252      	negs	r2, r2
 8003c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f000 f921 	bl	8003ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	2280      	movs	r2, #128	; 0x80
 8003caa:	4013      	ands	r3, r2
 8003cac:	d00c      	beq.n	8003cc8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2280      	movs	r2, #128	; 0x80
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	d008      	beq.n	8003cc8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	2281      	movs	r2, #129	; 0x81
 8003cbc:	4252      	negs	r2, r2
 8003cbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	f000 faaa 	bl	800421c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003cc8:	68ba      	ldr	r2, [r7, #8]
 8003cca:	2380      	movs	r3, #128	; 0x80
 8003ccc:	005b      	lsls	r3, r3, #1
 8003cce:	4013      	ands	r3, r2
 8003cd0:	d00b      	beq.n	8003cea <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2280      	movs	r2, #128	; 0x80
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d007      	beq.n	8003cea <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a16      	ldr	r2, [pc, #88]	; (8003d38 <HAL_TIM_IRQHandler+0x200>)
 8003ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f000 faa1 	bl	800422c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	2240      	movs	r2, #64	; 0x40
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d00c      	beq.n	8003d0c <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2240      	movs	r2, #64	; 0x40
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	d008      	beq.n	8003d0c <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2241      	movs	r2, #65	; 0x41
 8003d00:	4252      	negs	r2, r2
 8003d02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	0018      	movs	r0, r3
 8003d08:	f000 f90e 	bl	8003f28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	2220      	movs	r2, #32
 8003d10:	4013      	ands	r3, r2
 8003d12:	d00c      	beq.n	8003d2e <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2220      	movs	r2, #32
 8003d18:	4013      	ands	r3, r2
 8003d1a:	d008      	beq.n	8003d2e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2221      	movs	r2, #33	; 0x21
 8003d22:	4252      	negs	r2, r2
 8003d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	0018      	movs	r0, r3
 8003d2a:	f000 fa6f 	bl	800420c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d2e:	46c0      	nop			; (mov r8, r8)
 8003d30:	46bd      	mov	sp, r7
 8003d32:	b004      	add	sp, #16
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	46c0      	nop			; (mov r8, r8)
 8003d38:	fffffeff 	.word	0xfffffeff

08003d3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d46:	230f      	movs	r3, #15
 8003d48:	18fb      	adds	r3, r7, r3
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	223c      	movs	r2, #60	; 0x3c
 8003d52:	5c9b      	ldrb	r3, [r3, r2]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d101      	bne.n	8003d5c <HAL_TIM_ConfigClockSource+0x20>
 8003d58:	2302      	movs	r3, #2
 8003d5a:	e0bc      	b.n	8003ed6 <HAL_TIM_ConfigClockSource+0x19a>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	223c      	movs	r2, #60	; 0x3c
 8003d60:	2101      	movs	r1, #1
 8003d62:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	223d      	movs	r2, #61	; 0x3d
 8003d68:	2102      	movs	r1, #2
 8003d6a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	4a5a      	ldr	r2, [pc, #360]	; (8003ee0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003d78:	4013      	ands	r3, r2
 8003d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	4a59      	ldr	r2, [pc, #356]	; (8003ee4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003d80:	4013      	ands	r3, r2
 8003d82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2280      	movs	r2, #128	; 0x80
 8003d92:	0192      	lsls	r2, r2, #6
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d040      	beq.n	8003e1a <HAL_TIM_ConfigClockSource+0xde>
 8003d98:	2280      	movs	r2, #128	; 0x80
 8003d9a:	0192      	lsls	r2, r2, #6
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d900      	bls.n	8003da2 <HAL_TIM_ConfigClockSource+0x66>
 8003da0:	e088      	b.n	8003eb4 <HAL_TIM_ConfigClockSource+0x178>
 8003da2:	2280      	movs	r2, #128	; 0x80
 8003da4:	0152      	lsls	r2, r2, #5
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d100      	bne.n	8003dac <HAL_TIM_ConfigClockSource+0x70>
 8003daa:	e088      	b.n	8003ebe <HAL_TIM_ConfigClockSource+0x182>
 8003dac:	2280      	movs	r2, #128	; 0x80
 8003dae:	0152      	lsls	r2, r2, #5
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d900      	bls.n	8003db6 <HAL_TIM_ConfigClockSource+0x7a>
 8003db4:	e07e      	b.n	8003eb4 <HAL_TIM_ConfigClockSource+0x178>
 8003db6:	2b70      	cmp	r3, #112	; 0x70
 8003db8:	d018      	beq.n	8003dec <HAL_TIM_ConfigClockSource+0xb0>
 8003dba:	d900      	bls.n	8003dbe <HAL_TIM_ConfigClockSource+0x82>
 8003dbc:	e07a      	b.n	8003eb4 <HAL_TIM_ConfigClockSource+0x178>
 8003dbe:	2b60      	cmp	r3, #96	; 0x60
 8003dc0:	d04f      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0x126>
 8003dc2:	d900      	bls.n	8003dc6 <HAL_TIM_ConfigClockSource+0x8a>
 8003dc4:	e076      	b.n	8003eb4 <HAL_TIM_ConfigClockSource+0x178>
 8003dc6:	2b50      	cmp	r3, #80	; 0x50
 8003dc8:	d03b      	beq.n	8003e42 <HAL_TIM_ConfigClockSource+0x106>
 8003dca:	d900      	bls.n	8003dce <HAL_TIM_ConfigClockSource+0x92>
 8003dcc:	e072      	b.n	8003eb4 <HAL_TIM_ConfigClockSource+0x178>
 8003dce:	2b40      	cmp	r3, #64	; 0x40
 8003dd0:	d057      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x146>
 8003dd2:	d900      	bls.n	8003dd6 <HAL_TIM_ConfigClockSource+0x9a>
 8003dd4:	e06e      	b.n	8003eb4 <HAL_TIM_ConfigClockSource+0x178>
 8003dd6:	2b30      	cmp	r3, #48	; 0x30
 8003dd8:	d063      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x166>
 8003dda:	d86b      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x178>
 8003ddc:	2b20      	cmp	r3, #32
 8003dde:	d060      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x166>
 8003de0:	d868      	bhi.n	8003eb4 <HAL_TIM_ConfigClockSource+0x178>
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d05d      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x166>
 8003de6:	2b10      	cmp	r3, #16
 8003de8:	d05b      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x166>
 8003dea:	e063      	b.n	8003eb4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003dfc:	f000 f984 	bl	8004108 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	2277      	movs	r2, #119	; 0x77
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68ba      	ldr	r2, [r7, #8]
 8003e16:	609a      	str	r2, [r3, #8]
      break;
 8003e18:	e052      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e2a:	f000 f96d 	bl	8004108 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2180      	movs	r1, #128	; 0x80
 8003e3a:	01c9      	lsls	r1, r1, #7
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	609a      	str	r2, [r3, #8]
      break;
 8003e40:	e03e      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e4e:	001a      	movs	r2, r3
 8003e50:	f000 f8de 	bl	8004010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2150      	movs	r1, #80	; 0x50
 8003e5a:	0018      	movs	r0, r3
 8003e5c:	f000 f938 	bl	80040d0 <TIM_ITRx_SetConfig>
      break;
 8003e60:	e02e      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e6e:	001a      	movs	r2, r3
 8003e70:	f000 f8fc 	bl	800406c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2160      	movs	r1, #96	; 0x60
 8003e7a:	0018      	movs	r0, r3
 8003e7c:	f000 f928 	bl	80040d0 <TIM_ITRx_SetConfig>
      break;
 8003e80:	e01e      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e8e:	001a      	movs	r2, r3
 8003e90:	f000 f8be 	bl	8004010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2140      	movs	r1, #64	; 0x40
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f000 f918 	bl	80040d0 <TIM_ITRx_SetConfig>
      break;
 8003ea0:	e00e      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	0019      	movs	r1, r3
 8003eac:	0010      	movs	r0, r2
 8003eae:	f000 f90f 	bl	80040d0 <TIM_ITRx_SetConfig>
      break;
 8003eb2:	e005      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003eb4:	230f      	movs	r3, #15
 8003eb6:	18fb      	adds	r3, r7, r3
 8003eb8:	2201      	movs	r2, #1
 8003eba:	701a      	strb	r2, [r3, #0]
      break;
 8003ebc:	e000      	b.n	8003ec0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003ebe:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	223d      	movs	r2, #61	; 0x3d
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	223c      	movs	r2, #60	; 0x3c
 8003ecc:	2100      	movs	r1, #0
 8003ece:	5499      	strb	r1, [r3, r2]

  return status;
 8003ed0:	230f      	movs	r3, #15
 8003ed2:	18fb      	adds	r3, r7, r3
 8003ed4:	781b      	ldrb	r3, [r3, #0]
}
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	b004      	add	sp, #16
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	46c0      	nop			; (mov r8, r8)
 8003ee0:	ffceff88 	.word	0xffceff88
 8003ee4:	ffff00ff 	.word	0xffff00ff

08003ee8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003ef0:	46c0      	nop			; (mov r8, r8)
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	b002      	add	sp, #8
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f00:	46c0      	nop			; (mov r8, r8)
 8003f02:	46bd      	mov	sp, r7
 8003f04:	b002      	add	sp, #8
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f10:	46c0      	nop			; (mov r8, r8)
 8003f12:	46bd      	mov	sp, r7
 8003f14:	b002      	add	sp, #8
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f20:	46c0      	nop			; (mov r8, r8)
 8003f22:	46bd      	mov	sp, r7
 8003f24:	b002      	add	sp, #8
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b082      	sub	sp, #8
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f30:	46c0      	nop			; (mov r8, r8)
 8003f32:	46bd      	mov	sp, r7
 8003f34:	b002      	add	sp, #8
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b084      	sub	sp, #16
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a2b      	ldr	r2, [pc, #172]	; (8003ff8 <TIM_Base_SetConfig+0xc0>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d003      	beq.n	8003f58 <TIM_Base_SetConfig+0x20>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a2a      	ldr	r2, [pc, #168]	; (8003ffc <TIM_Base_SetConfig+0xc4>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d108      	bne.n	8003f6a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2270      	movs	r2, #112	; 0x70
 8003f5c:	4393      	bics	r3, r2
 8003f5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a22      	ldr	r2, [pc, #136]	; (8003ff8 <TIM_Base_SetConfig+0xc0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d00f      	beq.n	8003f92 <TIM_Base_SetConfig+0x5a>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a21      	ldr	r2, [pc, #132]	; (8003ffc <TIM_Base_SetConfig+0xc4>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d00b      	beq.n	8003f92 <TIM_Base_SetConfig+0x5a>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a20      	ldr	r2, [pc, #128]	; (8004000 <TIM_Base_SetConfig+0xc8>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d007      	beq.n	8003f92 <TIM_Base_SetConfig+0x5a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a1f      	ldr	r2, [pc, #124]	; (8004004 <TIM_Base_SetConfig+0xcc>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d003      	beq.n	8003f92 <TIM_Base_SetConfig+0x5a>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a1e      	ldr	r2, [pc, #120]	; (8004008 <TIM_Base_SetConfig+0xd0>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d108      	bne.n	8003fa4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	4a1d      	ldr	r2, [pc, #116]	; (800400c <TIM_Base_SetConfig+0xd4>)
 8003f96:	4013      	ands	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	68fa      	ldr	r2, [r7, #12]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2280      	movs	r2, #128	; 0x80
 8003fa8:	4393      	bics	r3, r2
 8003faa:	001a      	movs	r2, r3
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	689a      	ldr	r2, [r3, #8]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a0a      	ldr	r2, [pc, #40]	; (8003ff8 <TIM_Base_SetConfig+0xc0>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d007      	beq.n	8003fe2 <TIM_Base_SetConfig+0xaa>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a0b      	ldr	r2, [pc, #44]	; (8004004 <TIM_Base_SetConfig+0xcc>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d003      	beq.n	8003fe2 <TIM_Base_SetConfig+0xaa>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a0a      	ldr	r2, [pc, #40]	; (8004008 <TIM_Base_SetConfig+0xd0>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d103      	bne.n	8003fea <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	691a      	ldr	r2, [r3, #16]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	615a      	str	r2, [r3, #20]
}
 8003ff0:	46c0      	nop			; (mov r8, r8)
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	b004      	add	sp, #16
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	40012c00 	.word	0x40012c00
 8003ffc:	40000400 	.word	0x40000400
 8004000:	40002000 	.word	0x40002000
 8004004:	40014400 	.word	0x40014400
 8004008:	40014800 	.word	0x40014800
 800400c:	fffffcff 	.word	0xfffffcff

08004010 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	2201      	movs	r2, #1
 8004028:	4393      	bics	r3, r2
 800402a:	001a      	movs	r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	22f0      	movs	r2, #240	; 0xf0
 800403a:	4393      	bics	r3, r2
 800403c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	4313      	orrs	r3, r2
 8004046:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	220a      	movs	r2, #10
 800404c:	4393      	bics	r3, r2
 800404e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	4313      	orrs	r3, r2
 8004056:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	621a      	str	r2, [r3, #32]
}
 8004064:	46c0      	nop			; (mov r8, r8)
 8004066:	46bd      	mov	sp, r7
 8004068:	b006      	add	sp, #24
 800406a:	bd80      	pop	{r7, pc}

0800406c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b086      	sub	sp, #24
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a1b      	ldr	r3, [r3, #32]
 8004082:	2210      	movs	r2, #16
 8004084:	4393      	bics	r3, r2
 8004086:	001a      	movs	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	4a0d      	ldr	r2, [pc, #52]	; (80040cc <TIM_TI2_ConfigInputStage+0x60>)
 8004096:	4013      	ands	r3, r2
 8004098:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	031b      	lsls	r3, r3, #12
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	22a0      	movs	r2, #160	; 0xa0
 80040a8:	4393      	bics	r3, r2
 80040aa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	011b      	lsls	r3, r3, #4
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	697a      	ldr	r2, [r7, #20]
 80040c0:	621a      	str	r2, [r3, #32]
}
 80040c2:	46c0      	nop			; (mov r8, r8)
 80040c4:	46bd      	mov	sp, r7
 80040c6:	b006      	add	sp, #24
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	46c0      	nop			; (mov r8, r8)
 80040cc:	ffff0fff 	.word	0xffff0fff

080040d0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	4a08      	ldr	r2, [pc, #32]	; (8004104 <TIM_ITRx_SetConfig+0x34>)
 80040e4:	4013      	ands	r3, r2
 80040e6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	2207      	movs	r2, #7
 80040f0:	4313      	orrs	r3, r2
 80040f2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	609a      	str	r2, [r3, #8]
}
 80040fa:	46c0      	nop			; (mov r8, r8)
 80040fc:	46bd      	mov	sp, r7
 80040fe:	b004      	add	sp, #16
 8004100:	bd80      	pop	{r7, pc}
 8004102:	46c0      	nop			; (mov r8, r8)
 8004104:	ffcfff8f 	.word	0xffcfff8f

08004108 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
 8004114:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	4a09      	ldr	r2, [pc, #36]	; (8004144 <TIM_ETR_SetConfig+0x3c>)
 8004120:	4013      	ands	r3, r2
 8004122:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	021a      	lsls	r2, r3, #8
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	431a      	orrs	r2, r3
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4313      	orrs	r3, r2
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	4313      	orrs	r3, r2
 8004134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	697a      	ldr	r2, [r7, #20]
 800413a:	609a      	str	r2, [r3, #8]
}
 800413c:	46c0      	nop			; (mov r8, r8)
 800413e:	46bd      	mov	sp, r7
 8004140:	b006      	add	sp, #24
 8004142:	bd80      	pop	{r7, pc}
 8004144:	ffff00ff 	.word	0xffff00ff

08004148 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	223c      	movs	r2, #60	; 0x3c
 8004156:	5c9b      	ldrb	r3, [r3, r2]
 8004158:	2b01      	cmp	r3, #1
 800415a:	d101      	bne.n	8004160 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800415c:	2302      	movs	r3, #2
 800415e:	e04a      	b.n	80041f6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	223c      	movs	r2, #60	; 0x3c
 8004164:	2101      	movs	r1, #1
 8004166:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	223d      	movs	r2, #61	; 0x3d
 800416c:	2102      	movs	r1, #2
 800416e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a1e      	ldr	r2, [pc, #120]	; (8004200 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d108      	bne.n	800419c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	4a1d      	ldr	r2, [pc, #116]	; (8004204 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800418e:	4013      	ands	r3, r2
 8004190:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	4313      	orrs	r3, r2
 800419a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2270      	movs	r2, #112	; 0x70
 80041a0:	4393      	bics	r3, r2
 80041a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a11      	ldr	r2, [pc, #68]	; (8004200 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d004      	beq.n	80041ca <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a10      	ldr	r2, [pc, #64]	; (8004208 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d10c      	bne.n	80041e4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	2280      	movs	r2, #128	; 0x80
 80041ce:	4393      	bics	r3, r2
 80041d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	68ba      	ldr	r2, [r7, #8]
 80041d8:	4313      	orrs	r3, r2
 80041da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	68ba      	ldr	r2, [r7, #8]
 80041e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	223d      	movs	r2, #61	; 0x3d
 80041e8:	2101      	movs	r1, #1
 80041ea:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	223c      	movs	r2, #60	; 0x3c
 80041f0:	2100      	movs	r1, #0
 80041f2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	0018      	movs	r0, r3
 80041f8:	46bd      	mov	sp, r7
 80041fa:	b004      	add	sp, #16
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	46c0      	nop			; (mov r8, r8)
 8004200:	40012c00 	.word	0x40012c00
 8004204:	ff0fffff 	.word	0xff0fffff
 8004208:	40000400 	.word	0x40000400

0800420c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004214:	46c0      	nop			; (mov r8, r8)
 8004216:	46bd      	mov	sp, r7
 8004218:	b002      	add	sp, #8
 800421a:	bd80      	pop	{r7, pc}

0800421c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b082      	sub	sp, #8
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004224:	46c0      	nop			; (mov r8, r8)
 8004226:	46bd      	mov	sp, r7
 8004228:	b002      	add	sp, #8
 800422a:	bd80      	pop	{r7, pc}

0800422c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004234:	46c0      	nop			; (mov r8, r8)
 8004236:	46bd      	mov	sp, r7
 8004238:	b002      	add	sp, #8
 800423a:	bd80      	pop	{r7, pc}

0800423c <memset>:
 800423c:	0003      	movs	r3, r0
 800423e:	1882      	adds	r2, r0, r2
 8004240:	4293      	cmp	r3, r2
 8004242:	d100      	bne.n	8004246 <memset+0xa>
 8004244:	4770      	bx	lr
 8004246:	7019      	strb	r1, [r3, #0]
 8004248:	3301      	adds	r3, #1
 800424a:	e7f9      	b.n	8004240 <memset+0x4>

0800424c <__libc_init_array>:
 800424c:	b570      	push	{r4, r5, r6, lr}
 800424e:	2600      	movs	r6, #0
 8004250:	4c0c      	ldr	r4, [pc, #48]	; (8004284 <__libc_init_array+0x38>)
 8004252:	4d0d      	ldr	r5, [pc, #52]	; (8004288 <__libc_init_array+0x3c>)
 8004254:	1b64      	subs	r4, r4, r5
 8004256:	10a4      	asrs	r4, r4, #2
 8004258:	42a6      	cmp	r6, r4
 800425a:	d109      	bne.n	8004270 <__libc_init_array+0x24>
 800425c:	2600      	movs	r6, #0
 800425e:	f000 f819 	bl	8004294 <_init>
 8004262:	4c0a      	ldr	r4, [pc, #40]	; (800428c <__libc_init_array+0x40>)
 8004264:	4d0a      	ldr	r5, [pc, #40]	; (8004290 <__libc_init_array+0x44>)
 8004266:	1b64      	subs	r4, r4, r5
 8004268:	10a4      	asrs	r4, r4, #2
 800426a:	42a6      	cmp	r6, r4
 800426c:	d105      	bne.n	800427a <__libc_init_array+0x2e>
 800426e:	bd70      	pop	{r4, r5, r6, pc}
 8004270:	00b3      	lsls	r3, r6, #2
 8004272:	58eb      	ldr	r3, [r5, r3]
 8004274:	4798      	blx	r3
 8004276:	3601      	adds	r6, #1
 8004278:	e7ee      	b.n	8004258 <__libc_init_array+0xc>
 800427a:	00b3      	lsls	r3, r6, #2
 800427c:	58eb      	ldr	r3, [r5, r3]
 800427e:	4798      	blx	r3
 8004280:	3601      	adds	r6, #1
 8004282:	e7f2      	b.n	800426a <__libc_init_array+0x1e>
 8004284:	0800432c 	.word	0x0800432c
 8004288:	0800432c 	.word	0x0800432c
 800428c:	08004330 	.word	0x08004330
 8004290:	0800432c 	.word	0x0800432c

08004294 <_init>:
 8004294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004296:	46c0      	nop			; (mov r8, r8)
 8004298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800429a:	bc08      	pop	{r3}
 800429c:	469e      	mov	lr, r3
 800429e:	4770      	bx	lr

080042a0 <_fini>:
 80042a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042a2:	46c0      	nop			; (mov r8, r8)
 80042a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042a6:	bc08      	pop	{r3}
 80042a8:	469e      	mov	lr, r3
 80042aa:	4770      	bx	lr
