library ieee;
use ieee.std.logic_1164.all;

entity shifter is
	port
	(
	-- entradas
	
	S: in std_logic_vector(1 downto 0);
	B: in std_logic_vector(15 downto 0);
	-- salidas
	G: in std_logic_vector(15 downto 0);
	
	);
end shifter;

architecture rtl of shifter is
begin
	with S select
		G <= B when "00",
			 '0' & B(15 downto 0) when "01", -- corrimiento a la derecha
			  B(14 downto 0) & '0' when "10", -- corrimiento a la izquierda
			 X"XXXX" when others;
end rtl;