

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Thu Oct 15 22:17:22 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hw5_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 5.840 ns |   2.16 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19240|    19240| 0.154 ms | 0.154 ms |  19241|  19241|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Init_loop_i              |     6784|     6784|       106|          -|          -|    64|    no    |
        | + Init_loop_j             |       95|       95|        15|          -|          -|     6|    no    |
        |- Main_loop_i_Main_loop_j  |    12315|    12315|        31|          3|          1|  4096|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 197
* Pipeline : 1
  Pipeline-0 : II = 3, D = 31, States = { 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 98 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 89 72 
88 --> 90 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 82 
98 --> 99 
99 --> 130 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 99 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 198 [1/1] (1.00ns)   --->   "%Output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Output_r"   --->   Operation 198 'read' 'Output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 199 [1/1] (1.00ns)   --->   "%Input_2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Input_2"   --->   Operation 199 'read' 'Input_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 200 [1/1] (1.00ns)   --->   "%Input_1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Input_1"   --->   Operation 200 'read' 'Input_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%Buffer_1 = alloca i64" [hls/MatrixMultiplication.cpp:9]   --->   Operation 201 'alloca' 'Buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%Buffer_2 = alloca i64" [hls/MatrixMultiplication.cpp:10]   --->   Operation 202 'alloca' 'Buffer_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %Input_1_read, i32, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 203 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %Input_2_read, i32, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 204 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i58 %trunc_ln" [hls/MatrixMultiplication.cpp:24]   --->   Operation 205 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%aximm1_addr = getelementptr i512 %aximm1, i64 %sext_ln24" [hls/MatrixMultiplication.cpp:24]   --->   Operation 206 'getelementptr' 'aximm1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [70/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 207 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i58 %trunc_ln24_1" [hls/MatrixMultiplication.cpp:24]   --->   Operation 208 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%aximm2_addr = getelementptr i512 %aximm2, i64 %sext_ln24_1" [hls/MatrixMultiplication.cpp:24]   --->   Operation 209 'getelementptr' 'aximm2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [70/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 210 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 211 [69/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 211 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 212 [69/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 212 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 5.84>
ST_4 : Operation 213 [68/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 213 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 214 [68/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 214 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 215 [67/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 215 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 216 [67/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 216 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 217 [66/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 217 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 218 [66/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 218 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 219 [65/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 219 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 220 [65/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 220 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 221 [64/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 221 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 222 [64/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 222 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 223 [63/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 223 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 224 [63/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 224 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 225 [62/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 225 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 226 [62/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 226 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.84>
ST_11 : Operation 227 [61/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 227 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 228 [61/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 228 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.84>
ST_12 : Operation 229 [60/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 229 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 230 [60/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 230 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 231 [59/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 231 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 232 [59/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 232 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 233 [58/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 233 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 234 [58/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 234 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.84>
ST_15 : Operation 235 [57/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 235 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 236 [57/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 236 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.84>
ST_16 : Operation 237 [56/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 237 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 238 [56/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 238 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.84>
ST_17 : Operation 239 [55/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 239 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 240 [55/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 240 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.84>
ST_18 : Operation 241 [54/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 241 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 242 [54/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 242 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.84>
ST_19 : Operation 243 [53/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 243 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 244 [53/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 244 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 5.84>
ST_20 : Operation 245 [52/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 245 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 246 [52/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 246 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 5.84>
ST_21 : Operation 247 [51/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 247 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 248 [51/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 248 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 5.84>
ST_22 : Operation 249 [50/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 249 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 250 [50/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 250 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 5.84>
ST_23 : Operation 251 [49/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 251 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 252 [49/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 252 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 5.84>
ST_24 : Operation 253 [48/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 253 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 254 [48/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 254 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 5.84>
ST_25 : Operation 255 [47/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 255 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 256 [47/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 256 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 5.84>
ST_26 : Operation 257 [46/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 257 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 258 [46/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 258 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 5.84>
ST_27 : Operation 259 [45/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 259 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 260 [45/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 260 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 5.84>
ST_28 : Operation 261 [44/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 261 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 262 [44/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 262 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 5.84>
ST_29 : Operation 263 [43/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 263 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 264 [43/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 264 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 5.84>
ST_30 : Operation 265 [42/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 265 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 266 [42/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 266 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 5.84>
ST_31 : Operation 267 [41/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 267 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 268 [41/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 268 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 5.84>
ST_32 : Operation 269 [40/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 269 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 270 [40/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 270 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 5.84>
ST_33 : Operation 271 [39/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 271 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 272 [39/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 272 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 5.84>
ST_34 : Operation 273 [38/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 273 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 274 [38/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 274 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 5.84>
ST_35 : Operation 275 [37/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 275 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 276 [37/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 276 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 5.84>
ST_36 : Operation 277 [36/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 277 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 278 [36/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 278 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 5.84>
ST_37 : Operation 279 [35/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 279 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 280 [35/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 280 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 5.84>
ST_38 : Operation 281 [34/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 281 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 282 [34/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 282 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 5.84>
ST_39 : Operation 283 [33/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 283 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 284 [33/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 284 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 5.84>
ST_40 : Operation 285 [32/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 285 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 286 [32/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 286 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 5.84>
ST_41 : Operation 287 [31/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 287 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 288 [31/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 288 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 5.84>
ST_42 : Operation 289 [30/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 289 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 290 [30/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 290 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 5.84>
ST_43 : Operation 291 [29/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 291 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 292 [29/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 292 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 5.84>
ST_44 : Operation 293 [28/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 293 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 294 [28/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 294 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 5.84>
ST_45 : Operation 295 [27/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 295 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 296 [27/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 296 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 5.84>
ST_46 : Operation 297 [26/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 297 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 298 [26/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 298 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 5.84>
ST_47 : Operation 299 [25/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 299 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 300 [25/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 300 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 5.84>
ST_48 : Operation 301 [24/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 301 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 302 [24/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 302 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 5.84>
ST_49 : Operation 303 [23/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 303 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 304 [23/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 304 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 5.84>
ST_50 : Operation 305 [22/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 305 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 306 [22/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 306 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 5.84>
ST_51 : Operation 307 [21/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 307 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 308 [21/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 308 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 5.84>
ST_52 : Operation 309 [20/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 309 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 310 [20/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 310 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 5.84>
ST_53 : Operation 311 [19/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 311 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 312 [19/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 312 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 5.84>
ST_54 : Operation 313 [18/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 313 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 314 [18/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 314 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 5.84>
ST_55 : Operation 315 [17/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 315 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 316 [17/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 316 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 5.84>
ST_56 : Operation 317 [16/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 317 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 318 [16/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 318 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 5.84>
ST_57 : Operation 319 [15/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 319 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 320 [15/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 320 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 5.84>
ST_58 : Operation 321 [14/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 321 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 322 [14/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 322 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 5.84>
ST_59 : Operation 323 [13/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 323 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 324 [13/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 324 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 5.84>
ST_60 : Operation 325 [12/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 325 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 326 [12/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 326 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 5.84>
ST_61 : Operation 327 [11/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 327 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 328 [11/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 328 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 5.84>
ST_62 : Operation 329 [10/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 329 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 330 [10/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 330 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 5.84>
ST_63 : Operation 331 [9/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 331 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 332 [9/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 332 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 5.84>
ST_64 : Operation 333 [8/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 333 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 334 [8/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 334 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 5.84>
ST_65 : Operation 335 [7/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 335 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 336 [7/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 336 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 5.84>
ST_66 : Operation 337 [6/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 337 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 338 [6/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 338 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 5.84>
ST_67 : Operation 339 [5/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 339 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 340 [5/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 340 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 5.84>
ST_68 : Operation 341 [4/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 341 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 342 [4/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 342 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 5.84>
ST_69 : Operation 343 [3/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 343 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 344 [3/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 344 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 5.84>
ST_70 : Operation 345 [2/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 345 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 346 [2/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 346 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 5.84>
ST_71 : Operation 347 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 347 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 348 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_10, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 348 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 349 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %aximm1, void @empty_2, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 349 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 350 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %aximm1"   --->   Operation 350 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 351 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %aximm2, void @empty_2, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 351 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 352 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %aximm2"   --->   Operation 352 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 353 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Input_1, void @empty, i32, i32, void @empty_8, i32, i32, void @empty_7, void @empty_9, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_11"   --->   Operation 353 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 354 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Input_1, void @empty_0, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_11"   --->   Operation 354 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 355 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Input_2, void @empty, i32, i32, void @empty_8, i32, i32, void @empty_7, void @empty_1, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_11"   --->   Operation 355 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 356 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Input_2, void @empty_0, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_11"   --->   Operation 356 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 357 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Output_r, void @empty, i32, i32, void @empty_8, i32, i32, void @empty_7, void @empty_6, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_11"   --->   Operation 357 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 358 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Output_r, void @empty_0, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_11"   --->   Operation 358 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 359 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty, i32, i32, void @empty_8, i32, i32, void @empty_7, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 359 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 360 [1/70] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm1_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 360 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 361 [1/70] (5.84ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %aximm2_addr, i32" [hls/MatrixMultiplication.cpp:24]   --->   Operation 361 'readreq' 'empty_31' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 362 [1/1] (0.60ns)   --->   "%br_ln24 = br void" [hls/MatrixMultiplication.cpp:24]   --->   Operation 362 'br' 'br_ln24' <Predicate = true> <Delay = 0.60>

State 72 <SV = 71> <Delay = 1.55>
ST_72 : Operation 363 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln24, void, i7, void" [hls/MatrixMultiplication.cpp:24]   --->   Operation 363 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i7 %i" [hls/MatrixMultiplication.cpp:26]   --->   Operation 364 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_154_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln26, i3" [hls/MatrixMultiplication.cpp:26]   --->   Operation 365 'bitconcatenate' 'tmp_154_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %i, i1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 366 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %tmp_s" [hls/MatrixMultiplication.cpp:26]   --->   Operation 367 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 368 [1/1] (0.71ns)   --->   "%sub_ln26 = sub i9 %tmp_154_cast, i9 %zext_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 368 'sub' 'sub_ln26' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 369 [1/1] (0.59ns)   --->   "%icmp_ln24 = icmp_eq  i7 %i, i7" [hls/MatrixMultiplication.cpp:24]   --->   Operation 369 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 370 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 370 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 371 [1/1] (0.70ns)   --->   "%add_ln24 = add i7, i7 %i" [hls/MatrixMultiplication.cpp:24]   --->   Operation 371 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split6, void" [hls/MatrixMultiplication.cpp:24]   --->   Operation 372 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %trunc_ln26" [hls/MatrixMultiplication.cpp:27]   --->   Operation 373 'zext' 'zext_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_72 : Operation 374 [1/1] (1.55ns)   --->   "%mul_ln27 = mul i13, i13 %zext_ln27" [hls/MatrixMultiplication.cpp:27]   --->   Operation 374 'mul' 'mul_ln27' <Predicate = (!icmp_ln24)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 375 [10/10] (1.13ns)   --->   "%urem_ln27 = urem i6 %trunc_ln26, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 375 'urem' 'urem_ln27' <Predicate = (!icmp_ln24)> <Delay = 1.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 376 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul_ln27, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 376 'partselect' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_72 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %Output_read, i32, i32" [hls/MatrixMultiplication.cpp:30]   --->   Operation 377 'partselect' 'trunc_ln1' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 1.13>
ST_73 : Operation 378 [9/10] (1.13ns)   --->   "%urem_ln27 = urem i6 %trunc_ln26, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 378 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.13>
ST_74 : Operation 379 [8/10] (1.13ns)   --->   "%urem_ln27 = urem i6 %trunc_ln26, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 379 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.13>
ST_75 : Operation 380 [7/10] (1.13ns)   --->   "%urem_ln27 = urem i6 %trunc_ln26, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 380 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.13>
ST_76 : Operation 381 [6/10] (1.13ns)   --->   "%urem_ln27 = urem i6 %trunc_ln26, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 381 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.13>
ST_77 : Operation 382 [5/10] (1.13ns)   --->   "%urem_ln27 = urem i6 %trunc_ln26, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 382 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.13>
ST_78 : Operation 383 [4/10] (1.13ns)   --->   "%urem_ln27 = urem i6 %trunc_ln26, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 383 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.13>
ST_79 : Operation 384 [3/10] (1.13ns)   --->   "%urem_ln27 = urem i6 %trunc_ln26, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 384 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.13>
ST_80 : Operation 385 [2/10] (1.13ns)   --->   "%urem_ln27 = urem i6 %trunc_ln26, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 385 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.13>
ST_81 : Operation 386 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [hls/MatrixMultiplication.cpp:24]   --->   Operation 386 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 387 [1/10] (1.13ns)   --->   "%urem_ln27 = urem i6 %trunc_ln26, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 387 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "DivnS_SEQ">   --->   Core 8 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_157_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 388 'bitconcatenate' 'tmp_157_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i6 %urem_ln27" [hls/MatrixMultiplication.cpp:27]   --->   Operation 389 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 390 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln27, i5" [hls/MatrixMultiplication.cpp:27]   --->   Operation 390 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 391 [1/1] (0.00ns)   --->   "%empty_33 = or i9 %shl_ln, i9" [hls/MatrixMultiplication.cpp:27]   --->   Operation 391 'or' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 392 [1/1] (0.60ns)   --->   "%br_ln25 = br void %bb29.0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 392 'br' 'br_ln25' <Predicate = true> <Delay = 0.60>

State 82 <SV = 81> <Delay = 0.65>
ST_82 : Operation 393 [1/1] (0.00ns)   --->   "%j_0 = phi i9 %add_ln25_8, void %bb29.9, i9, void %.split6" [hls/MatrixMultiplication.cpp:25]   --->   Operation 393 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 394 [1/1] (0.00ns)   --->   "%empty_34 = trunc i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 394 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 395 [1/1] (0.65ns)   --->   "%icmp_ln26 = icmp_eq  i4 %empty_34, i4" [hls/MatrixMultiplication.cpp:26]   --->   Operation 395 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.84>
ST_83 : Operation 396 [1/1] (0.00ns)   --->   "%shiftreg34_0 = phi i384 %trunc_ln27_11, void %bb29.9, i384, void %.split6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 396 'phi' 'shiftreg34_0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 397 [1/1] (0.00ns)   --->   "%shiftreg36_0 = phi i384 %trunc_ln27_12, void %bb29.9, i384, void %.split6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 397 'phi' 'shiftreg36_0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 398 [1/1] (0.00ns)   --->   "%shiftreg36_0_cast = zext i384 %shiftreg36_0" [hls/MatrixMultiplication.cpp:27]   --->   Operation 398 'zext' 'shiftreg36_0_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 399 [1/1] (0.00ns)   --->   "%shiftreg34_0_cast = zext i384 %shiftreg34_0" [hls/MatrixMultiplication.cpp:27]   --->   Operation 399 'zext' 'shiftreg34_0_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 400 [1/1] (0.71ns)   --->   "%add_ln27 = add i9 %j_0, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 400 'add' 'add_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i9 %add_ln27" [hls/MatrixMultiplication.cpp:27]   --->   Operation 401 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 402 [1/1] (0.00ns)   --->   "%Buffer_2_addr_6 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_1" [hls/MatrixMultiplication.cpp:27]   --->   Operation 402 'getelementptr' 'Buffer_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 403 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 403 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 404 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [hls/MatrixMultiplication.cpp:25]   --->   Operation 404 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void, void" [hls/MatrixMultiplication.cpp:26]   --->   Operation 405 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i9 %j_0" [hls/MatrixMultiplication.cpp:26]   --->   Operation 406 'trunc' 'trunc_ln26_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i8 %trunc_ln26_3" [hls/MatrixMultiplication.cpp:26]   --->   Operation 407 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 408 [1/1] (1.70ns)   --->   "%mul_ln26_1 = mul i17, i17 %zext_ln26_5" [hls/MatrixMultiplication.cpp:26]   --->   Operation 408 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_1, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 409 'partselect' 'tmp_121' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i5 %tmp_121" [hls/MatrixMultiplication.cpp:26]   --->   Operation 410 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 411 [1/1] (0.71ns)   --->   "%add_ln26_11 = add i9 %zext_ln26_6, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 411 'add' 'add_ln26_11' <Predicate = (!icmp_ln26)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i9 %add_ln26_11" [hls/MatrixMultiplication.cpp:26]   --->   Operation 412 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 413 [1/1] (0.00ns)   --->   "%Buffer_1_addr_1 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_7" [hls/MatrixMultiplication.cpp:26]   --->   Operation 413 'getelementptr' 'Buffer_1_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i384 %shiftreg34_0" [hls/MatrixMultiplication.cpp:26]   --->   Operation 414 'trunc' 'trunc_ln26_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i32 %trunc_ln26_4" [hls/MatrixMultiplication.cpp:26]   --->   Operation 415 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 416 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 416 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 417 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_1, i384 %zext_ln26_8, i48" [hls/MatrixMultiplication.cpp:26]   --->   Operation 417 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_83 : Operation 418 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb29.1"   --->   Operation 418 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.60>
ST_83 : Operation 419 [1/1] (5.84ns)   --->   "%aximm1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %aximm1_addr, i1 %empty" [hls/MatrixMultiplication.cpp:26]   --->   Operation 419 'read' 'aximm1_addr_read' <Predicate = (icmp_ln26)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i512 %aximm1_addr_read" [hls/MatrixMultiplication.cpp:26]   --->   Operation 420 'trunc' 'trunc_ln26_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_83 : Operation 421 [1/1] (5.84ns)   --->   "%aximm2_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %aximm2_addr, i1 %empty_31" [hls/MatrixMultiplication.cpp:27]   --->   Operation 421 'read' 'aximm2_addr_read' <Predicate = (icmp_ln26)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 3.57>
ST_84 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i9 %j_0" [hls/MatrixMultiplication.cpp:26]   --->   Operation 422 'trunc' 'trunc_ln26_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i8 %trunc_ln26_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 423 'zext' 'zext_ln26_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 424 [1/1] (1.70ns)   --->   "%mul_ln26 = mul i17, i17 %zext_ln26_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 424 'mul' 'mul_ln26' <Predicate = (icmp_ln26)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 425 'partselect' 'tmp_120' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %tmp_120" [hls/MatrixMultiplication.cpp:26]   --->   Operation 426 'zext' 'zext_ln26_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 427 [1/1] (0.71ns)   --->   "%add_ln26_10 = add i9 %zext_ln26_2, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 427 'add' 'add_ln26_10' <Predicate = (icmp_ln26)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i9 %add_ln26_10" [hls/MatrixMultiplication.cpp:26]   --->   Operation 428 'zext' 'zext_ln26_3' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 429 [1/1] (0.00ns)   --->   "%Buffer_1_addr = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_3" [hls/MatrixMultiplication.cpp:26]   --->   Operation 429 'getelementptr' 'Buffer_1_addr' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i32 %trunc_ln26_2" [hls/MatrixMultiplication.cpp:26]   --->   Operation 430 'zext' 'zext_ln26_4' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 431 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 431 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 432 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr, i384 %zext_ln26_4, i48" [hls/MatrixMultiplication.cpp:26]   --->   Operation 432 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_84 : Operation 433 [1/1] (0.60ns)   --->   "%br_ln27 = br void %bb29.1" [hls/MatrixMultiplication.cpp:27]   --->   Operation 433 'br' 'br_ln27' <Predicate = (icmp_ln26)> <Delay = 0.60>

State 85 <SV = 84> <Delay = 3.65>
ST_85 : Operation 434 [1/1] (0.00ns)   --->   "%p_in_0 = phi i512 %aximm1_addr_read, void, i512 %shiftreg34_0_cast, void" [hls/MatrixMultiplication.cpp:26]   --->   Operation 434 'phi' 'p_in_0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 435 [1/1] (0.00ns)   --->   "%empty_36 = phi i512 %aximm2_addr_read, void, i512 %shiftreg36_0_cast, void" [hls/MatrixMultiplication.cpp:27]   --->   Operation 435 'phi' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_0, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 436 'partselect' 'trunc_ln26_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27)   --->   "%trunc_ln27_4 = trunc i512 %empty_36" [hls/MatrixMultiplication.cpp:27]   --->   Operation 437 'trunc' 'trunc_ln27_4' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_4)   --->   "%trunc_ln27_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_36, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 438 'partselect' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 439 [1/1] (0.59ns)   --->   "%icmp_ln27 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 439 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27)   --->   "%zext_ln27_4 = zext i32 %trunc_ln27_4" [hls/MatrixMultiplication.cpp:27]   --->   Operation 440 'zext' 'zext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 441 [1/1] (0.71ns)   --->   "%sub_ln27 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 441 'sub' 'sub_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_1)   --->   "%select_ln27 = select i1 %icmp_ln27, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 442 'select' 'select_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%select_ln27_1 = select i1 %icmp_ln27, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 443 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27)   --->   "%select_ln27_2 = select i1 %icmp_ln27, i9 %sub_ln27, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 444 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 445 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_1 = sub i9, i9 %select_ln27" [hls/MatrixMultiplication.cpp:27]   --->   Operation 445 'sub' 'sub_ln27_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27)   --->   "%zext_ln27_5 = zext i9 %select_ln27_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 446 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%zext_ln27_6 = zext i9 %select_ln27_1" [hls/MatrixMultiplication.cpp:27]   --->   Operation 447 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%zext_ln27_7 = zext i9 %sub_ln27_1" [hls/MatrixMultiplication.cpp:27]   --->   Operation 448 'zext' 'zext_ln27_7' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 449 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27 = shl i384 %zext_ln27_4, i384 %zext_ln27_5" [hls/MatrixMultiplication.cpp:27]   --->   Operation 449 'shl' 'shl_ln27' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%tmp_124 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 450 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%select_ln27_3 = select i1 %icmp_ln27, i384 %tmp_124, i384 %shl_ln27" [hls/MatrixMultiplication.cpp:27]   --->   Operation 451 'select' 'select_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%shl_ln27_1 = shl i384, i384 %zext_ln27_6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 452 'shl' 'shl_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%lshr_ln27 = lshr i384, i384 %zext_ln27_7" [hls/MatrixMultiplication.cpp:27]   --->   Operation 453 'lshr' 'lshr_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 454 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27 = and i384 %shl_ln27_1, i384 %lshr_ln27" [hls/MatrixMultiplication.cpp:27]   --->   Operation 454 'and' 'and_ln27' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 455 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_1 = and i384 %select_ln27_3, i384 %and_ln27" [hls/MatrixMultiplication.cpp:27]   --->   Operation 455 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_3)   --->   "%shl_ln27_2 = shl i6 %urem_ln27, i6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 456 'shl' 'shl_ln27_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_3)   --->   "%zext_ln27_8 = zext i6 %shl_ln27_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 457 'zext' 'zext_ln27_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 458 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln27_3 = shl i48, i48 %zext_ln27_8" [hls/MatrixMultiplication.cpp:27]   --->   Operation 458 'shl' 'shl_ln27_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 459 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_6, i384 %and_ln27_1, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 459 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_85 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 460 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_1)   --->   "%or_ln25 = or i9 %j_0, i9" [hls/MatrixMultiplication.cpp:25]   --->   Operation 461 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 462 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln27_1 = add i9 %or_ln25, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 462 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i9 %add_ln27_1" [hls/MatrixMultiplication.cpp:27]   --->   Operation 463 'zext' 'zext_ln27_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 464 [1/1] (0.00ns)   --->   "%Buffer_2_addr_7 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_9" [hls/MatrixMultiplication.cpp:27]   --->   Operation 464 'getelementptr' 'Buffer_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln26 = or i8 %trunc_ln25, i8" [hls/MatrixMultiplication.cpp:26]   --->   Operation 465 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i8 %or_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 466 'zext' 'zext_ln26_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 467 [1/1] (1.70ns)   --->   "%mul_ln26_2 = mul i17, i17 %zext_ln26_9" [hls/MatrixMultiplication.cpp:26]   --->   Operation 467 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_2, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 468 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i5 %tmp_125" [hls/MatrixMultiplication.cpp:26]   --->   Operation 469 'zext' 'zext_ln26_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 470 [1/1] (0.71ns)   --->   "%add_ln26_12 = add i9 %zext_ln26_10, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 470 'add' 'add_ln26_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i9 %add_ln26_12" [hls/MatrixMultiplication.cpp:26]   --->   Operation 471 'zext' 'zext_ln26_11' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 472 [1/1] (0.00ns)   --->   "%Buffer_1_addr_8 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_11" [hls/MatrixMultiplication.cpp:26]   --->   Operation 472 'getelementptr' 'Buffer_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_126 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i320.i32.i32, i320, i32 %trunc_ln26_5, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 473 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 474 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_8, i384 %tmp_126, i48, void %store_ln26, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 474 'store' 'store_ln26' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_85 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_0, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 475 'partselect' 'trunc_ln26_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_6)   --->   "%trunc_ln27_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_36, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 476 'partselect' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 477 [1/1] (0.59ns)   --->   "%icmp_ln27_1 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 477 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_4)   --->   "%zext_ln27_10 = zext i32 %trunc_ln27_1" [hls/MatrixMultiplication.cpp:27]   --->   Operation 478 'zext' 'zext_ln27_10' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 479 [1/1] (0.71ns)   --->   "%sub_ln27_2 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 479 'sub' 'sub_ln27_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_3)   --->   "%select_ln27_4 = select i1 %icmp_ln27_1, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 480 'select' 'select_ln27_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%select_ln27_5 = select i1 %icmp_ln27_1, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 481 'select' 'select_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_4)   --->   "%select_ln27_6 = select i1 %icmp_ln27_1, i9 %sub_ln27_2, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 482 'select' 'select_ln27_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 483 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_3 = sub i9, i9 %select_ln27_4" [hls/MatrixMultiplication.cpp:27]   --->   Operation 483 'sub' 'sub_ln27_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_4)   --->   "%zext_ln27_11 = zext i9 %select_ln27_6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 484 'zext' 'zext_ln27_11' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%zext_ln27_12 = zext i9 %select_ln27_5" [hls/MatrixMultiplication.cpp:27]   --->   Operation 485 'zext' 'zext_ln27_12' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%zext_ln27_13 = zext i9 %sub_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 486 'zext' 'zext_ln27_13' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 487 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_4 = shl i384 %zext_ln27_10, i384 %zext_ln27_11" [hls/MatrixMultiplication.cpp:27]   --->   Operation 487 'shl' 'shl_ln27_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_3)   --->   "%tmp_127 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_4, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 488 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_3)   --->   "%select_ln27_7 = select i1 %icmp_ln27_1, i384 %tmp_127, i384 %shl_ln27_4" [hls/MatrixMultiplication.cpp:27]   --->   Operation 489 'select' 'select_ln27_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%shl_ln27_5 = shl i384, i384 %zext_ln27_12" [hls/MatrixMultiplication.cpp:27]   --->   Operation 490 'shl' 'shl_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_2)   --->   "%lshr_ln27_1 = lshr i384, i384 %zext_ln27_13" [hls/MatrixMultiplication.cpp:27]   --->   Operation 491 'lshr' 'lshr_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 492 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_2 = and i384 %shl_ln27_5, i384 %lshr_ln27_1" [hls/MatrixMultiplication.cpp:27]   --->   Operation 492 'and' 'and_ln27_2' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 493 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_3 = and i384 %select_ln27_7, i384 %and_ln27_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 493 'and' 'and_ln27_3' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 494 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_7, i384 %and_ln27_3, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 494 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_85 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_0, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 495 'partselect' 'trunc_ln26_7' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_8)   --->   "%trunc_ln27_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_36, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 496 'partselect' 'trunc_ln27_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 497 [1/1] (0.59ns)   --->   "%icmp_ln27_2 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 497 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_6)   --->   "%zext_ln27_15 = zext i32 %trunc_ln27_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 498 'zext' 'zext_ln27_15' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 499 [1/1] (0.71ns)   --->   "%sub_ln27_4 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 499 'sub' 'sub_ln27_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_5)   --->   "%select_ln27_8 = select i1 %icmp_ln27_2, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 500 'select' 'select_ln27_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_4)   --->   "%select_ln27_9 = select i1 %icmp_ln27_2, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 501 'select' 'select_ln27_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_6)   --->   "%select_ln27_10 = select i1 %icmp_ln27_2, i9 %sub_ln27_4, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 502 'select' 'select_ln27_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 503 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_5 = sub i9, i9 %select_ln27_8" [hls/MatrixMultiplication.cpp:27]   --->   Operation 503 'sub' 'sub_ln27_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_6)   --->   "%zext_ln27_16 = zext i9 %select_ln27_10" [hls/MatrixMultiplication.cpp:27]   --->   Operation 504 'zext' 'zext_ln27_16' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_4)   --->   "%zext_ln27_17 = zext i9 %select_ln27_9" [hls/MatrixMultiplication.cpp:27]   --->   Operation 505 'zext' 'zext_ln27_17' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_4)   --->   "%zext_ln27_18 = zext i9 %sub_ln27_5" [hls/MatrixMultiplication.cpp:27]   --->   Operation 506 'zext' 'zext_ln27_18' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 507 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_6 = shl i384 %zext_ln27_15, i384 %zext_ln27_16" [hls/MatrixMultiplication.cpp:27]   --->   Operation 507 'shl' 'shl_ln27_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_5)   --->   "%tmp_130 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_6, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 508 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_5)   --->   "%select_ln27_11 = select i1 %icmp_ln27_2, i384 %tmp_130, i384 %shl_ln27_6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 509 'select' 'select_ln27_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_4)   --->   "%shl_ln27_7 = shl i384, i384 %zext_ln27_17" [hls/MatrixMultiplication.cpp:27]   --->   Operation 510 'shl' 'shl_ln27_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_4)   --->   "%lshr_ln27_2 = lshr i384, i384 %zext_ln27_18" [hls/MatrixMultiplication.cpp:27]   --->   Operation 511 'lshr' 'lshr_ln27_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 512 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_4 = and i384 %shl_ln27_7, i384 %lshr_ln27_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 512 'and' 'and_ln27_4' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 513 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_5 = and i384 %select_ln27_11, i384 %and_ln27_4" [hls/MatrixMultiplication.cpp:27]   --->   Operation 513 'and' 'and_ln27_5' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 514 [1/1] (0.00ns)   --->   "%phitmp = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %p_in_0, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 514 'partselect' 'phitmp' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 515 [1/1] (0.00ns)   --->   "%lshr_ln27_3 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty_36, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 515 'partselect' 'lshr_ln27_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 516 [1/1] (0.59ns)   --->   "%icmp_ln27_3 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 516 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_8)   --->   "%zext_ln27_20 = zext i32 %trunc_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 517 'zext' 'zext_ln27_20' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 518 [1/1] (0.71ns)   --->   "%sub_ln27_6 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 518 'sub' 'sub_ln27_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_7)   --->   "%select_ln27_12 = select i1 %icmp_ln27_3, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 519 'select' 'select_ln27_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_6)   --->   "%select_ln27_13 = select i1 %icmp_ln27_3, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 520 'select' 'select_ln27_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_8)   --->   "%select_ln27_14 = select i1 %icmp_ln27_3, i9 %sub_ln27_6, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 521 'select' 'select_ln27_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 522 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_7 = sub i9, i9 %select_ln27_12" [hls/MatrixMultiplication.cpp:27]   --->   Operation 522 'sub' 'sub_ln27_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_8)   --->   "%zext_ln27_21 = zext i9 %select_ln27_14" [hls/MatrixMultiplication.cpp:27]   --->   Operation 523 'zext' 'zext_ln27_21' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_6)   --->   "%zext_ln27_22 = zext i9 %select_ln27_13" [hls/MatrixMultiplication.cpp:27]   --->   Operation 524 'zext' 'zext_ln27_22' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_6)   --->   "%zext_ln27_23 = zext i9 %sub_ln27_7" [hls/MatrixMultiplication.cpp:27]   --->   Operation 525 'zext' 'zext_ln27_23' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 526 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_8 = shl i384 %zext_ln27_20, i384 %zext_ln27_21" [hls/MatrixMultiplication.cpp:27]   --->   Operation 526 'shl' 'shl_ln27_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_7)   --->   "%tmp_133 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_8, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 527 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_7)   --->   "%select_ln27_15 = select i1 %icmp_ln27_3, i384 %tmp_133, i384 %shl_ln27_8" [hls/MatrixMultiplication.cpp:27]   --->   Operation 528 'select' 'select_ln27_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_6)   --->   "%shl_ln27_9 = shl i384, i384 %zext_ln27_22" [hls/MatrixMultiplication.cpp:27]   --->   Operation 529 'shl' 'shl_ln27_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_6)   --->   "%lshr_ln27_4 = lshr i384, i384 %zext_ln27_23" [hls/MatrixMultiplication.cpp:27]   --->   Operation 530 'lshr' 'lshr_ln27_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 531 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_6 = and i384 %shl_ln27_9, i384 %lshr_ln27_4" [hls/MatrixMultiplication.cpp:27]   --->   Operation 531 'and' 'and_ln27_6' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 532 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_7 = and i384 %select_ln27_15, i384 %and_ln27_6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 532 'and' 'and_ln27_7' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.57>
ST_86 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_2)   --->   "%or_ln25_1 = or i9 %j_0, i9" [hls/MatrixMultiplication.cpp:25]   --->   Operation 533 'or' 'or_ln25_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 534 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln27_2 = add i9 %or_ln25_1, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 534 'add' 'add_ln27_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i9 %add_ln27_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 535 'zext' 'zext_ln27_14' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 536 [1/1] (0.00ns)   --->   "%Buffer_2_addr_8 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_14" [hls/MatrixMultiplication.cpp:27]   --->   Operation 536 'getelementptr' 'Buffer_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln26_1 = or i8 %trunc_ln25, i8" [hls/MatrixMultiplication.cpp:26]   --->   Operation 537 'or' 'or_ln26_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i8 %or_ln26_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 538 'zext' 'zext_ln26_12' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 539 [1/1] (1.70ns)   --->   "%mul_ln26_3 = mul i17, i17 %zext_ln26_12" [hls/MatrixMultiplication.cpp:26]   --->   Operation 539 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_3, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 540 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i5 %tmp_128" [hls/MatrixMultiplication.cpp:26]   --->   Operation 541 'zext' 'zext_ln26_13' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 542 [1/1] (0.71ns)   --->   "%add_ln26_13 = add i9 %zext_ln26_13, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 542 'add' 'add_ln26_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i9 %add_ln26_13" [hls/MatrixMultiplication.cpp:26]   --->   Operation 543 'zext' 'zext_ln26_14' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 544 [1/1] (0.00ns)   --->   "%Buffer_1_addr_9 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_14" [hls/MatrixMultiplication.cpp:26]   --->   Operation 544 'getelementptr' 'Buffer_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_129 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i288.i32.i64, i288, i32 %trunc_ln26_6, i64" [hls/MatrixMultiplication.cpp:26]   --->   Operation 545 'bitconcatenate' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 546 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_9, i384 %tmp_129, i48, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 546 'store' 'store_ln26' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_86 : Operation 547 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_8, i384 %and_ln27_5, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 547 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_86 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_3)   --->   "%or_ln25_2 = or i9 %j_0, i9" [hls/MatrixMultiplication.cpp:25]   --->   Operation 548 'or' 'or_ln25_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 549 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln27_3 = add i9 %or_ln25_2, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 549 'add' 'add_ln27_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln27_19 = zext i9 %add_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 550 'zext' 'zext_ln27_19' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 551 [1/1] (0.00ns)   --->   "%Buffer_2_addr_9 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_19" [hls/MatrixMultiplication.cpp:27]   --->   Operation 551 'getelementptr' 'Buffer_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 552 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_9, i384 %and_ln27_7, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 552 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>

State 87 <SV = 86> <Delay = 3.57>
ST_87 : Operation 553 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 553 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 554 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 554 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 555 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 555 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 556 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 556 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 557 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 557 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln26_2 = or i8 %trunc_ln25, i8" [hls/MatrixMultiplication.cpp:26]   --->   Operation 558 'or' 'or_ln26_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i8 %or_ln26_2" [hls/MatrixMultiplication.cpp:26]   --->   Operation 559 'zext' 'zext_ln26_15' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 560 [1/1] (1.70ns)   --->   "%mul_ln26_4 = mul i17, i17 %zext_ln26_15" [hls/MatrixMultiplication.cpp:26]   --->   Operation 560 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_4, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 561 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i5 %tmp_131" [hls/MatrixMultiplication.cpp:26]   --->   Operation 562 'zext' 'zext_ln26_16' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 563 [1/1] (0.71ns)   --->   "%add_ln26_14 = add i9 %zext_ln26_16, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 563 'add' 'add_ln26_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i9 %add_ln26_14" [hls/MatrixMultiplication.cpp:26]   --->   Operation 564 'zext' 'zext_ln26_17' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 565 [1/1] (0.00ns)   --->   "%Buffer_1_addr_10 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_17" [hls/MatrixMultiplication.cpp:26]   --->   Operation 565 'getelementptr' 'Buffer_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_132 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i256.i32.i96, i256, i32 %trunc_ln26_7, i96" [hls/MatrixMultiplication.cpp:26]   --->   Operation 566 'bitconcatenate' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 567 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 567 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 568 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_10, i384 %tmp_132, i48, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 568 'store' 'store_ln26' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_87 : Operation 569 [1/1] (0.00ns)   --->   "%phitmp_cast = zext i384 %phitmp" [hls/MatrixMultiplication.cpp:26]   --->   Operation 569 'zext' 'phitmp_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i384 %lshr_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 570 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 571 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 571 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 572 [1/1] (0.71ns)   --->   "%add_ln25 = add i9, i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 572 'add' 'add_ln25' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 573 [1/1] (0.71ns)   --->   "%add_ln27_4 = add i9 %add_ln25, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 573 'add' 'add_ln27_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln27_24 = zext i9 %add_ln27_4" [hls/MatrixMultiplication.cpp:27]   --->   Operation 574 'zext' 'zext_ln27_24' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 575 [1/1] (0.00ns)   --->   "%Buffer_2_addr_10 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_24" [hls/MatrixMultiplication.cpp:27]   --->   Operation 575 'getelementptr' 'Buffer_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 576 [1/1] (0.59ns)   --->   "%icmp_ln25 = icmp_eq  i9 %add_ln25, i9" [hls/MatrixMultiplication.cpp:25]   --->   Operation 576 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %bb29.split.4, void" [hls/MatrixMultiplication.cpp:25]   --->   Operation 577 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 578 [1/1] (0.65ns)   --->   "%icmp_ln26_1 = icmp_eq  i4 %empty_34, i4" [hls/MatrixMultiplication.cpp:26]   --->   Operation 578 'icmp' 'icmp_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_1, void, void" [hls/MatrixMultiplication.cpp:26]   --->   Operation 579 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_87 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_0, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 580 'partselect' 'trunc_ln26_9' <Predicate = (!icmp_ln25 & !icmp_ln26_1)> <Delay = 0.00>
ST_87 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 581 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 88 <SV = 87> <Delay = 4.27>
ST_88 : Operation 582 [1/1] (0.70ns)   --->   "%add_ln26_1 = add i8 %trunc_ln25, i8" [hls/MatrixMultiplication.cpp:26]   --->   Operation 582 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i8 %add_ln26_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 583 'zext' 'zext_ln26_21' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 584 [1/1] (1.70ns)   --->   "%mul_ln26_6 = mul i17 %zext_ln26_21, i17" [hls/MatrixMultiplication.cpp:26]   --->   Operation 584 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_6, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 585 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i5 %tmp_136" [hls/MatrixMultiplication.cpp:26]   --->   Operation 586 'zext' 'zext_ln26_22' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 587 [1/1] (0.71ns)   --->   "%add_ln26_16 = add i9 %sub_ln26, i9 %zext_ln26_22" [hls/MatrixMultiplication.cpp:26]   --->   Operation 587 'add' 'add_ln26_16' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i9 %add_ln26_16" [hls/MatrixMultiplication.cpp:26]   --->   Operation 588 'zext' 'zext_ln26_23' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 589 [1/1] (0.00ns)   --->   "%Buffer_1_addr_12 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_23" [hls/MatrixMultiplication.cpp:26]   --->   Operation 589 'getelementptr' 'Buffer_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_137 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i224.i32.i128, i224, i32 %trunc_ln26_9, i128" [hls/MatrixMultiplication.cpp:26]   --->   Operation 590 'bitconcatenate' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 591 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 591 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 592 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_12, i384 %tmp_137, i48, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 592 'store' 'store_ln26' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_88 : Operation 593 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb29.5"   --->   Operation 593 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 89 <SV = 87> <Delay = 5.84>
ST_89 : Operation 594 [1/1] (5.84ns)   --->   "%aximm1_addr_read_1 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %aximm1_addr, i1 %empty, i512 %aximm1_addr_read" [hls/MatrixMultiplication.cpp:26]   --->   Operation 594 'read' 'aximm1_addr_read_1' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = trunc i512 %aximm1_addr_read_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 595 'trunc' 'trunc_ln26_8' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 596 [1/1] (5.84ns)   --->   "%aximm2_addr_read_1 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %aximm2_addr, i1 %empty_31, i512 %aximm2_addr_read" [hls/MatrixMultiplication.cpp:27]   --->   Operation 596 'read' 'aximm2_addr_read_1' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 88> <Delay = 4.27>
ST_90 : Operation 597 [1/1] (0.70ns)   --->   "%add_ln26 = add i8, i8 %trunc_ln25" [hls/MatrixMultiplication.cpp:26]   --->   Operation 597 'add' 'add_ln26' <Predicate = (icmp_ln26_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i8 %add_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 598 'zext' 'zext_ln26_18' <Predicate = (icmp_ln26_1)> <Delay = 0.00>
ST_90 : Operation 599 [1/1] (1.70ns)   --->   "%mul_ln26_5 = mul i17, i17 %zext_ln26_18" [hls/MatrixMultiplication.cpp:26]   --->   Operation 599 'mul' 'mul_ln26_5' <Predicate = (icmp_ln26_1)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_5, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 600 'partselect' 'tmp_134' <Predicate = (icmp_ln26_1)> <Delay = 0.00>
ST_90 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i5 %tmp_134" [hls/MatrixMultiplication.cpp:26]   --->   Operation 601 'zext' 'zext_ln26_19' <Predicate = (icmp_ln26_1)> <Delay = 0.00>
ST_90 : Operation 602 [1/1] (0.71ns)   --->   "%add_ln26_15 = add i9 %zext_ln26_19, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 602 'add' 'add_ln26_15' <Predicate = (icmp_ln26_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i9 %add_ln26_15" [hls/MatrixMultiplication.cpp:26]   --->   Operation 603 'zext' 'zext_ln26_20' <Predicate = (icmp_ln26_1)> <Delay = 0.00>
ST_90 : Operation 604 [1/1] (0.00ns)   --->   "%Buffer_1_addr_11 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_20" [hls/MatrixMultiplication.cpp:26]   --->   Operation 604 'getelementptr' 'Buffer_1_addr_11' <Predicate = (icmp_ln26_1)> <Delay = 0.00>
ST_90 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_135 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i224.i32.i128, i224, i32 %trunc_ln26_8, i128" [hls/MatrixMultiplication.cpp:26]   --->   Operation 605 'bitconcatenate' 'tmp_135' <Predicate = (icmp_ln26_1)> <Delay = 0.00>
ST_90 : Operation 606 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 606 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = (icmp_ln26_1)> <Delay = 0.00>
ST_90 : Operation 607 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_11, i384 %tmp_135, i48, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 607 'store' 'store_ln26' <Predicate = (icmp_ln26_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_90 : Operation 608 [1/1] (0.60ns)   --->   "%br_ln27 = br void %bb29.5" [hls/MatrixMultiplication.cpp:27]   --->   Operation 608 'br' 'br_ln27' <Predicate = (icmp_ln26_1)> <Delay = 0.60>
ST_90 : Operation 609 [1/1] (0.65ns)   --->   "%icmp_ln26_2 = icmp_eq  i4 %empty_34, i4" [hls/MatrixMultiplication.cpp:26]   --->   Operation 609 'icmp' 'icmp_ln26_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 89> <Delay = 4.27>
ST_91 : Operation 610 [1/1] (0.00ns)   --->   "%p_in_4 = phi i512 %aximm1_addr_read_1, void, i512 %phitmp_cast, void" [hls/MatrixMultiplication.cpp:26]   --->   Operation 610 'phi' 'p_in_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 611 [1/1] (0.00ns)   --->   "%empty_37 = phi i512 %aximm2_addr_read_1, void, i512 %zext_ln27_2, void" [hls/MatrixMultiplication.cpp:27]   --->   Operation 611 'phi' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln26_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_4, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 612 'partselect' 'trunc_ln26_s' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_10)   --->   "%trunc_ln27_8 = trunc i512 %empty_37" [hls/MatrixMultiplication.cpp:27]   --->   Operation 613 'trunc' 'trunc_ln27_8' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_12)   --->   "%trunc_ln27_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_37, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 614 'partselect' 'trunc_ln27_5' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 615 [1/1] (0.59ns)   --->   "%icmp_ln27_4 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 615 'icmp' 'icmp_ln27_4' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_10)   --->   "%zext_ln27_25 = zext i32 %trunc_ln27_8" [hls/MatrixMultiplication.cpp:27]   --->   Operation 616 'zext' 'zext_ln27_25' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 617 [1/1] (0.71ns)   --->   "%sub_ln27_8 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 617 'sub' 'sub_ln27_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_9)   --->   "%select_ln27_16 = select i1 %icmp_ln27_4, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 618 'select' 'select_ln27_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_8)   --->   "%select_ln27_17 = select i1 %icmp_ln27_4, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 619 'select' 'select_ln27_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_10)   --->   "%select_ln27_18 = select i1 %icmp_ln27_4, i9 %sub_ln27_8, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 620 'select' 'select_ln27_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 621 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_9 = sub i9, i9 %select_ln27_16" [hls/MatrixMultiplication.cpp:27]   --->   Operation 621 'sub' 'sub_ln27_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_10)   --->   "%zext_ln27_26 = zext i9 %select_ln27_18" [hls/MatrixMultiplication.cpp:27]   --->   Operation 622 'zext' 'zext_ln27_26' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_8)   --->   "%zext_ln27_27 = zext i9 %select_ln27_17" [hls/MatrixMultiplication.cpp:27]   --->   Operation 623 'zext' 'zext_ln27_27' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_8)   --->   "%zext_ln27_28 = zext i9 %sub_ln27_9" [hls/MatrixMultiplication.cpp:27]   --->   Operation 624 'zext' 'zext_ln27_28' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 625 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_10 = shl i384 %zext_ln27_25, i384 %zext_ln27_26" [hls/MatrixMultiplication.cpp:27]   --->   Operation 625 'shl' 'shl_ln27_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_9)   --->   "%tmp_138 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_10, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 626 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_9)   --->   "%select_ln27_19 = select i1 %icmp_ln27_4, i384 %tmp_138, i384 %shl_ln27_10" [hls/MatrixMultiplication.cpp:27]   --->   Operation 627 'select' 'select_ln27_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_8)   --->   "%shl_ln27_11 = shl i384, i384 %zext_ln27_27" [hls/MatrixMultiplication.cpp:27]   --->   Operation 628 'shl' 'shl_ln27_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_8)   --->   "%lshr_ln27_5 = lshr i384, i384 %zext_ln27_28" [hls/MatrixMultiplication.cpp:27]   --->   Operation 629 'lshr' 'lshr_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 630 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_8 = and i384 %shl_ln27_11, i384 %lshr_ln27_5" [hls/MatrixMultiplication.cpp:27]   --->   Operation 630 'and' 'and_ln27_8' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 631 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_9 = and i384 %select_ln27_19, i384 %and_ln27_8" [hls/MatrixMultiplication.cpp:27]   --->   Operation 631 'and' 'and_ln27_9' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 632 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_10, i384 %and_ln27_9, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 632 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_91 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_1 = add i9, i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 633 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_91 : Operation 634 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln27_5 = add i9 %add_ln25_1, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 634 'add' 'add_ln27_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_91 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln27_29 = zext i9 %add_ln27_5" [hls/MatrixMultiplication.cpp:27]   --->   Operation 635 'zext' 'zext_ln27_29' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 636 [1/1] (0.00ns)   --->   "%Buffer_2_addr_11 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_29" [hls/MatrixMultiplication.cpp:27]   --->   Operation 636 'getelementptr' 'Buffer_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 637 [1/1] (0.70ns)   --->   "%add_ln26_2 = add i8, i8 %trunc_ln25" [hls/MatrixMultiplication.cpp:26]   --->   Operation 637 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i8 %add_ln26_2" [hls/MatrixMultiplication.cpp:26]   --->   Operation 638 'zext' 'zext_ln26_24' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 639 [1/1] (1.70ns)   --->   "%mul_ln26_7 = mul i17, i17 %zext_ln26_24" [hls/MatrixMultiplication.cpp:26]   --->   Operation 639 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_7, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 640 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i5 %tmp_139" [hls/MatrixMultiplication.cpp:26]   --->   Operation 641 'zext' 'zext_ln26_25' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 642 [1/1] (0.71ns)   --->   "%add_ln26_17 = add i9 %zext_ln26_25, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 642 'add' 'add_ln26_17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i9 %add_ln26_17" [hls/MatrixMultiplication.cpp:26]   --->   Operation 643 'zext' 'zext_ln26_26' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 644 [1/1] (0.00ns)   --->   "%Buffer_1_addr_13 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 644 'getelementptr' 'Buffer_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_140 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i192.i32.i160, i192, i32 %trunc_ln26_s, i160" [hls/MatrixMultiplication.cpp:26]   --->   Operation 645 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 646 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_13, i384 %tmp_140, i48, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 646 'store' 'store_ln26' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_91 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln26_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_4, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 647 'partselect' 'trunc_ln26_10' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_14)   --->   "%trunc_ln27_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_37, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 648 'partselect' 'trunc_ln27_6' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 649 [1/1] (0.59ns)   --->   "%icmp_ln27_5 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 649 'icmp' 'icmp_ln27_5' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_12)   --->   "%zext_ln27_30 = zext i32 %trunc_ln27_5" [hls/MatrixMultiplication.cpp:27]   --->   Operation 650 'zext' 'zext_ln27_30' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 651 [1/1] (0.71ns)   --->   "%sub_ln27_10 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 651 'sub' 'sub_ln27_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_11)   --->   "%select_ln27_20 = select i1 %icmp_ln27_5, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 652 'select' 'select_ln27_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_10)   --->   "%select_ln27_21 = select i1 %icmp_ln27_5, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 653 'select' 'select_ln27_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_12)   --->   "%select_ln27_22 = select i1 %icmp_ln27_5, i9 %sub_ln27_10, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 654 'select' 'select_ln27_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 655 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_11 = sub i9, i9 %select_ln27_20" [hls/MatrixMultiplication.cpp:27]   --->   Operation 655 'sub' 'sub_ln27_11' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_12)   --->   "%zext_ln27_31 = zext i9 %select_ln27_22" [hls/MatrixMultiplication.cpp:27]   --->   Operation 656 'zext' 'zext_ln27_31' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_10)   --->   "%zext_ln27_32 = zext i9 %select_ln27_21" [hls/MatrixMultiplication.cpp:27]   --->   Operation 657 'zext' 'zext_ln27_32' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_10)   --->   "%zext_ln27_33 = zext i9 %sub_ln27_11" [hls/MatrixMultiplication.cpp:27]   --->   Operation 658 'zext' 'zext_ln27_33' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 659 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_12 = shl i384 %zext_ln27_30, i384 %zext_ln27_31" [hls/MatrixMultiplication.cpp:27]   --->   Operation 659 'shl' 'shl_ln27_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_11)   --->   "%tmp_141 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_12, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 660 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_11)   --->   "%select_ln27_23 = select i1 %icmp_ln27_5, i384 %tmp_141, i384 %shl_ln27_12" [hls/MatrixMultiplication.cpp:27]   --->   Operation 661 'select' 'select_ln27_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_10)   --->   "%shl_ln27_13 = shl i384, i384 %zext_ln27_32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 662 'shl' 'shl_ln27_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_10)   --->   "%lshr_ln27_6 = lshr i384, i384 %zext_ln27_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 663 'lshr' 'lshr_ln27_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 664 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_10 = and i384 %shl_ln27_13, i384 %lshr_ln27_6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 664 'and' 'and_ln27_10' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 665 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_11 = and i384 %select_ln27_23, i384 %and_ln27_10" [hls/MatrixMultiplication.cpp:27]   --->   Operation 665 'and' 'and_ln27_11' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 666 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_11, i384 %and_ln27_11, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 666 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_91 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln26_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_4, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 667 'partselect' 'trunc_ln26_11' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_16)   --->   "%trunc_ln27_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_37, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 668 'partselect' 'trunc_ln27_7' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 669 [1/1] (0.59ns)   --->   "%icmp_ln27_6 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 669 'icmp' 'icmp_ln27_6' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_14)   --->   "%zext_ln27_35 = zext i32 %trunc_ln27_6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 670 'zext' 'zext_ln27_35' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 671 [1/1] (0.71ns)   --->   "%sub_ln27_12 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 671 'sub' 'sub_ln27_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_13)   --->   "%select_ln27_24 = select i1 %icmp_ln27_6, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 672 'select' 'select_ln27_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_12)   --->   "%select_ln27_25 = select i1 %icmp_ln27_6, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 673 'select' 'select_ln27_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_14)   --->   "%select_ln27_26 = select i1 %icmp_ln27_6, i9 %sub_ln27_12, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 674 'select' 'select_ln27_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 675 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_13 = sub i9, i9 %select_ln27_24" [hls/MatrixMultiplication.cpp:27]   --->   Operation 675 'sub' 'sub_ln27_13' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_14)   --->   "%zext_ln27_36 = zext i9 %select_ln27_26" [hls/MatrixMultiplication.cpp:27]   --->   Operation 676 'zext' 'zext_ln27_36' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_12)   --->   "%zext_ln27_37 = zext i9 %select_ln27_25" [hls/MatrixMultiplication.cpp:27]   --->   Operation 677 'zext' 'zext_ln27_37' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_12)   --->   "%zext_ln27_38 = zext i9 %sub_ln27_13" [hls/MatrixMultiplication.cpp:27]   --->   Operation 678 'zext' 'zext_ln27_38' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 679 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_14 = shl i384 %zext_ln27_35, i384 %zext_ln27_36" [hls/MatrixMultiplication.cpp:27]   --->   Operation 679 'shl' 'shl_ln27_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_13)   --->   "%tmp_144 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_14, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 680 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_13)   --->   "%select_ln27_27 = select i1 %icmp_ln27_6, i384 %tmp_144, i384 %shl_ln27_14" [hls/MatrixMultiplication.cpp:27]   --->   Operation 681 'select' 'select_ln27_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_12)   --->   "%shl_ln27_15 = shl i384, i384 %zext_ln27_37" [hls/MatrixMultiplication.cpp:27]   --->   Operation 682 'shl' 'shl_ln27_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_12)   --->   "%lshr_ln27_8 = lshr i384, i384 %zext_ln27_38" [hls/MatrixMultiplication.cpp:27]   --->   Operation 683 'lshr' 'lshr_ln27_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 684 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_12 = and i384 %shl_ln27_15, i384 %lshr_ln27_8" [hls/MatrixMultiplication.cpp:27]   --->   Operation 684 'and' 'and_ln27_12' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 685 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_13 = and i384 %select_ln27_27, i384 %and_ln27_12" [hls/MatrixMultiplication.cpp:27]   --->   Operation 685 'and' 'and_ln27_13' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 686 [1/1] (0.00ns)   --->   "%phitmp1 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %p_in_4, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 686 'partselect' 'phitmp1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 687 [1/1] (0.00ns)   --->   "%lshr_ln27_7 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty_37, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 687 'partselect' 'lshr_ln27_7' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 688 [1/1] (0.59ns)   --->   "%icmp_ln27_7 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 688 'icmp' 'icmp_ln27_7' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_16)   --->   "%zext_ln27_40 = zext i32 %trunc_ln27_7" [hls/MatrixMultiplication.cpp:27]   --->   Operation 689 'zext' 'zext_ln27_40' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 690 [1/1] (0.71ns)   --->   "%sub_ln27_14 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 690 'sub' 'sub_ln27_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_15)   --->   "%select_ln27_28 = select i1 %icmp_ln27_7, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 691 'select' 'select_ln27_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_14)   --->   "%select_ln27_29 = select i1 %icmp_ln27_7, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 692 'select' 'select_ln27_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_16)   --->   "%select_ln27_30 = select i1 %icmp_ln27_7, i9 %sub_ln27_14, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 693 'select' 'select_ln27_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 694 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_15 = sub i9, i9 %select_ln27_28" [hls/MatrixMultiplication.cpp:27]   --->   Operation 694 'sub' 'sub_ln27_15' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_16)   --->   "%zext_ln27_41 = zext i9 %select_ln27_30" [hls/MatrixMultiplication.cpp:27]   --->   Operation 695 'zext' 'zext_ln27_41' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_14)   --->   "%zext_ln27_42 = zext i9 %select_ln27_29" [hls/MatrixMultiplication.cpp:27]   --->   Operation 696 'zext' 'zext_ln27_42' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_14)   --->   "%zext_ln27_43 = zext i9 %sub_ln27_15" [hls/MatrixMultiplication.cpp:27]   --->   Operation 697 'zext' 'zext_ln27_43' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 698 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_16 = shl i384 %zext_ln27_40, i384 %zext_ln27_41" [hls/MatrixMultiplication.cpp:27]   --->   Operation 698 'shl' 'shl_ln27_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_15)   --->   "%tmp_147 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_16, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 699 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_15)   --->   "%select_ln27_31 = select i1 %icmp_ln27_7, i384 %tmp_147, i384 %shl_ln27_16" [hls/MatrixMultiplication.cpp:27]   --->   Operation 700 'select' 'select_ln27_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_14)   --->   "%shl_ln27_17 = shl i384, i384 %zext_ln27_42" [hls/MatrixMultiplication.cpp:27]   --->   Operation 701 'shl' 'shl_ln27_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_14)   --->   "%lshr_ln27_9 = lshr i384, i384 %zext_ln27_43" [hls/MatrixMultiplication.cpp:27]   --->   Operation 702 'lshr' 'lshr_ln27_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 703 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_14 = and i384 %shl_ln27_17, i384 %lshr_ln27_9" [hls/MatrixMultiplication.cpp:27]   --->   Operation 703 'and' 'and_ln27_14' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 704 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_15 = and i384 %select_ln27_31, i384 %and_ln27_14" [hls/MatrixMultiplication.cpp:27]   --->   Operation 704 'and' 'and_ln27_15' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 90> <Delay = 4.27>
ST_92 : Operation 705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_2 = add i9, i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 705 'add' 'add_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_92 : Operation 706 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln27_6 = add i9 %add_ln25_2, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 706 'add' 'add_ln27_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_92 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln27_34 = zext i9 %add_ln27_6" [hls/MatrixMultiplication.cpp:27]   --->   Operation 707 'zext' 'zext_ln27_34' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 708 [1/1] (0.00ns)   --->   "%Buffer_2_addr_12 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_34" [hls/MatrixMultiplication.cpp:27]   --->   Operation 708 'getelementptr' 'Buffer_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 709 [1/1] (0.70ns)   --->   "%add_ln26_3 = add i8, i8 %trunc_ln25" [hls/MatrixMultiplication.cpp:26]   --->   Operation 709 'add' 'add_ln26_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i8 %add_ln26_3" [hls/MatrixMultiplication.cpp:26]   --->   Operation 710 'zext' 'zext_ln26_27' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 711 [1/1] (1.70ns)   --->   "%mul_ln26_8 = mul i17, i17 %zext_ln26_27" [hls/MatrixMultiplication.cpp:26]   --->   Operation 711 'mul' 'mul_ln26_8' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_8, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 712 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i5 %tmp_142" [hls/MatrixMultiplication.cpp:26]   --->   Operation 713 'zext' 'zext_ln26_28' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 714 [1/1] (0.71ns)   --->   "%add_ln26_18 = add i9 %zext_ln26_28, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 714 'add' 'add_ln26_18' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i9 %add_ln26_18" [hls/MatrixMultiplication.cpp:26]   --->   Operation 715 'zext' 'zext_ln26_29' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 716 [1/1] (0.00ns)   --->   "%Buffer_1_addr_14 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_29" [hls/MatrixMultiplication.cpp:26]   --->   Operation 716 'getelementptr' 'Buffer_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_143 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i160.i32.i192, i160, i32 %trunc_ln26_10, i192" [hls/MatrixMultiplication.cpp:26]   --->   Operation 717 'bitconcatenate' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 718 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_14, i384 %tmp_143, i48, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 718 'store' 'store_ln26' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_92 : Operation 719 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_12, i384 %and_ln27_13, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 719 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_92 : Operation 720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_3 = add i9, i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 720 'add' 'add_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_92 : Operation 721 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln27_7 = add i9 %add_ln25_3, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 721 'add' 'add_ln27_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_92 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln27_39 = zext i9 %add_ln27_7" [hls/MatrixMultiplication.cpp:27]   --->   Operation 722 'zext' 'zext_ln27_39' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 723 [1/1] (0.00ns)   --->   "%Buffer_2_addr_13 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_39" [hls/MatrixMultiplication.cpp:27]   --->   Operation 723 'getelementptr' 'Buffer_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 724 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_13, i384 %and_ln27_15, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 724 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>

State 93 <SV = 91> <Delay = 5.84>
ST_93 : Operation 725 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 725 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 726 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 726 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 727 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 727 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 728 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 728 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 729 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 729 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 730 [1/1] (0.70ns)   --->   "%add_ln26_4 = add i8, i8 %trunc_ln25" [hls/MatrixMultiplication.cpp:26]   --->   Operation 730 'add' 'add_ln26_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i8 %add_ln26_4" [hls/MatrixMultiplication.cpp:26]   --->   Operation 731 'zext' 'zext_ln26_30' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 732 [1/1] (1.70ns)   --->   "%mul_ln26_9 = mul i17, i17 %zext_ln26_30" [hls/MatrixMultiplication.cpp:26]   --->   Operation 732 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_9, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 733 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i5 %tmp_145" [hls/MatrixMultiplication.cpp:26]   --->   Operation 734 'zext' 'zext_ln26_31' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 735 [1/1] (0.71ns)   --->   "%add_ln26_19 = add i9 %zext_ln26_31, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 735 'add' 'add_ln26_19' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i9 %add_ln26_19" [hls/MatrixMultiplication.cpp:26]   --->   Operation 736 'zext' 'zext_ln26_32' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 737 [1/1] (0.00ns)   --->   "%Buffer_1_addr_15 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 737 'getelementptr' 'Buffer_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_146 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i128.i32.i224, i128, i32 %trunc_ln26_11, i224" [hls/MatrixMultiplication.cpp:26]   --->   Operation 738 'bitconcatenate' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 739 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 739 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 740 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_15, i384 %tmp_146, i48, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 740 'store' 'store_ln26' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_93 : Operation 741 [1/1] (0.00ns)   --->   "%phitmp1_cast = zext i384 %phitmp1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 741 'zext' 'phitmp1_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i384 %lshr_ln27_7" [hls/MatrixMultiplication.cpp:27]   --->   Operation 742 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 743 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 743 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_4 = add i9, i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 744 'add' 'add_ln25_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_93 : Operation 745 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln27_8 = add i9 %add_ln25_4, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 745 'add' 'add_ln27_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_93 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln27_44 = zext i9 %add_ln27_8" [hls/MatrixMultiplication.cpp:27]   --->   Operation 746 'zext' 'zext_ln27_44' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 747 [1/1] (0.00ns)   --->   "%Buffer_2_addr_14 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_44" [hls/MatrixMultiplication.cpp:27]   --->   Operation 747 'getelementptr' 'Buffer_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 748 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_2, void, void" [hls/MatrixMultiplication.cpp:26]   --->   Operation 748 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln26_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_4, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 749 'partselect' 'trunc_ln26_12' <Predicate = (!icmp_ln26_2)> <Delay = 0.00>
ST_93 : Operation 750 [1/1] (5.84ns)   --->   "%aximm1_addr_read_2 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %aximm1_addr, i1 %empty, i512 %aximm1_addr_read, i512 %aximm1_addr_read_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 750 'read' 'aximm1_addr_read_2' <Predicate = (icmp_ln26_2)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln26_16 = trunc i512 %aximm1_addr_read_2" [hls/MatrixMultiplication.cpp:26]   --->   Operation 751 'trunc' 'trunc_ln26_16' <Predicate = (icmp_ln26_2)> <Delay = 0.00>
ST_93 : Operation 752 [1/1] (5.84ns)   --->   "%aximm2_addr_read_2 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %aximm2_addr, i1 %empty_31, i512 %aximm2_addr_read, i512 %aximm2_addr_read_1" [hls/MatrixMultiplication.cpp:27]   --->   Operation 752 'read' 'aximm2_addr_read_2' <Predicate = (icmp_ln26_2)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 92> <Delay = 4.27>
ST_94 : Operation 753 [1/1] (0.70ns)   --->   "%add_ln26_6 = add i8 %trunc_ln25, i8" [hls/MatrixMultiplication.cpp:26]   --->   Operation 753 'add' 'add_ln26_6' <Predicate = (!icmp_ln26_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i8 %add_ln26_6" [hls/MatrixMultiplication.cpp:26]   --->   Operation 754 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 755 [1/1] (1.70ns)   --->   "%mul_ln26_11 = mul i17 %zext_ln26_36, i17" [hls/MatrixMultiplication.cpp:26]   --->   Operation 755 'mul' 'mul_ln26_11' <Predicate = (!icmp_ln26_2)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_11, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 756 'partselect' 'tmp_150' <Predicate = (!icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i5 %tmp_150" [hls/MatrixMultiplication.cpp:26]   --->   Operation 757 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 758 [1/1] (0.71ns)   --->   "%add_ln26_21 = add i9 %sub_ln26, i9 %zext_ln26_37" [hls/MatrixMultiplication.cpp:26]   --->   Operation 758 'add' 'add_ln26_21' <Predicate = (!icmp_ln26_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i9 %add_ln26_21" [hls/MatrixMultiplication.cpp:26]   --->   Operation 759 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 760 [1/1] (0.00ns)   --->   "%Buffer_1_addr_17 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_38" [hls/MatrixMultiplication.cpp:26]   --->   Operation 760 'getelementptr' 'Buffer_1_addr_17' <Predicate = (!icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i96.i32.i256, i96, i32 %trunc_ln26_12, i256" [hls/MatrixMultiplication.cpp:26]   --->   Operation 761 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 762 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 762 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = (!icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 763 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_17, i384 %tmp_151, i48, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 763 'store' 'store_ln26' <Predicate = (!icmp_ln26_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_94 : Operation 764 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb29.9"   --->   Operation 764 'br' 'br_ln0' <Predicate = (!icmp_ln26_2)> <Delay = 0.60>
ST_94 : Operation 765 [1/1] (0.70ns)   --->   "%add_ln26_5 = add i8, i8 %trunc_ln25" [hls/MatrixMultiplication.cpp:26]   --->   Operation 765 'add' 'add_ln26_5' <Predicate = (icmp_ln26_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i8 %add_ln26_5" [hls/MatrixMultiplication.cpp:26]   --->   Operation 766 'zext' 'zext_ln26_33' <Predicate = (icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 767 [1/1] (1.70ns)   --->   "%mul_ln26_10 = mul i17, i17 %zext_ln26_33" [hls/MatrixMultiplication.cpp:26]   --->   Operation 767 'mul' 'mul_ln26_10' <Predicate = (icmp_ln26_2)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_10, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 768 'partselect' 'tmp_148' <Predicate = (icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i5 %tmp_148" [hls/MatrixMultiplication.cpp:26]   --->   Operation 769 'zext' 'zext_ln26_34' <Predicate = (icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 770 [1/1] (0.71ns)   --->   "%add_ln26_20 = add i9 %zext_ln26_34, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 770 'add' 'add_ln26_20' <Predicate = (icmp_ln26_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i9 %add_ln26_20" [hls/MatrixMultiplication.cpp:26]   --->   Operation 771 'zext' 'zext_ln26_35' <Predicate = (icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 772 [1/1] (0.00ns)   --->   "%Buffer_1_addr_16 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_35" [hls/MatrixMultiplication.cpp:26]   --->   Operation 772 'getelementptr' 'Buffer_1_addr_16' <Predicate = (icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_149 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i96.i32.i256, i96, i32 %trunc_ln26_16, i256" [hls/MatrixMultiplication.cpp:26]   --->   Operation 773 'bitconcatenate' 'tmp_149' <Predicate = (icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 774 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 774 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = (icmp_ln26_2)> <Delay = 0.00>
ST_94 : Operation 775 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_16, i384 %tmp_149, i48, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 775 'store' 'store_ln26' <Predicate = (icmp_ln26_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_94 : Operation 776 [1/1] (0.60ns)   --->   "%br_ln27 = br void %bb29.9" [hls/MatrixMultiplication.cpp:27]   --->   Operation 776 'br' 'br_ln27' <Predicate = (icmp_ln26_2)> <Delay = 0.60>
ST_94 : Operation 777 [1/1] (0.71ns)   --->   "%add_ln25_8 = add i9, i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 777 'add' 'add_ln25_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 93> <Delay = 4.27>
ST_95 : Operation 778 [1/1] (0.00ns)   --->   "%p_in_8 = phi i512 %aximm1_addr_read_2, void, i512 %phitmp1_cast, void" [hls/MatrixMultiplication.cpp:26]   --->   Operation 778 'phi' 'p_in_8' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 779 [1/1] (0.00ns)   --->   "%empty_38 = phi i512 %aximm2_addr_read_2, void, i512 %zext_ln27_3, void" [hls/MatrixMultiplication.cpp:27]   --->   Operation 779 'phi' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln26_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_8, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 780 'partselect' 'trunc_ln26_13' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_18)   --->   "%trunc_ln27_14 = trunc i512 %empty_38" [hls/MatrixMultiplication.cpp:27]   --->   Operation 781 'trunc' 'trunc_ln27_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_20)   --->   "%trunc_ln27_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_38, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 782 'partselect' 'trunc_ln27_9' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 783 [1/1] (0.59ns)   --->   "%icmp_ln27_8 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 783 'icmp' 'icmp_ln27_8' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_18)   --->   "%zext_ln27_45 = zext i32 %trunc_ln27_14" [hls/MatrixMultiplication.cpp:27]   --->   Operation 784 'zext' 'zext_ln27_45' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 785 [1/1] (0.71ns)   --->   "%sub_ln27_16 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 785 'sub' 'sub_ln27_16' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_17)   --->   "%select_ln27_32 = select i1 %icmp_ln27_8, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 786 'select' 'select_ln27_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_16)   --->   "%select_ln27_33 = select i1 %icmp_ln27_8, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 787 'select' 'select_ln27_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_18)   --->   "%select_ln27_34 = select i1 %icmp_ln27_8, i9 %sub_ln27_16, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 788 'select' 'select_ln27_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 789 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_17 = sub i9, i9 %select_ln27_32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 789 'sub' 'sub_ln27_17' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_18)   --->   "%zext_ln27_46 = zext i9 %select_ln27_34" [hls/MatrixMultiplication.cpp:27]   --->   Operation 790 'zext' 'zext_ln27_46' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_16)   --->   "%zext_ln27_47 = zext i9 %select_ln27_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 791 'zext' 'zext_ln27_47' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_16)   --->   "%zext_ln27_48 = zext i9 %sub_ln27_17" [hls/MatrixMultiplication.cpp:27]   --->   Operation 792 'zext' 'zext_ln27_48' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 793 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_18 = shl i384 %zext_ln27_45, i384 %zext_ln27_46" [hls/MatrixMultiplication.cpp:27]   --->   Operation 793 'shl' 'shl_ln27_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_17)   --->   "%tmp_152 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_18, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 794 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_17)   --->   "%select_ln27_35 = select i1 %icmp_ln27_8, i384 %tmp_152, i384 %shl_ln27_18" [hls/MatrixMultiplication.cpp:27]   --->   Operation 795 'select' 'select_ln27_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_16)   --->   "%shl_ln27_19 = shl i384, i384 %zext_ln27_47" [hls/MatrixMultiplication.cpp:27]   --->   Operation 796 'shl' 'shl_ln27_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_16)   --->   "%lshr_ln27_10 = lshr i384, i384 %zext_ln27_48" [hls/MatrixMultiplication.cpp:27]   --->   Operation 797 'lshr' 'lshr_ln27_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 798 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_16 = and i384 %shl_ln27_19, i384 %lshr_ln27_10" [hls/MatrixMultiplication.cpp:27]   --->   Operation 798 'and' 'and_ln27_16' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 799 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_17 = and i384 %select_ln27_35, i384 %and_ln27_16" [hls/MatrixMultiplication.cpp:27]   --->   Operation 799 'and' 'and_ln27_17' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 800 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_14, i384 %and_ln27_17, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 800 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_95 : Operation 801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_5 = add i9, i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 801 'add' 'add_ln25_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 802 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln27_9 = add i9 %add_ln25_5, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 802 'add' 'add_ln27_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_95 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln27_49 = zext i9 %add_ln27_9" [hls/MatrixMultiplication.cpp:27]   --->   Operation 803 'zext' 'zext_ln27_49' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 804 [1/1] (0.00ns)   --->   "%Buffer_2_addr_15 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_49" [hls/MatrixMultiplication.cpp:27]   --->   Operation 804 'getelementptr' 'Buffer_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 805 [1/1] (0.70ns)   --->   "%add_ln26_7 = add i8, i8 %trunc_ln25" [hls/MatrixMultiplication.cpp:26]   --->   Operation 805 'add' 'add_ln26_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i8 %add_ln26_7" [hls/MatrixMultiplication.cpp:26]   --->   Operation 806 'zext' 'zext_ln26_39' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 807 [1/1] (1.70ns)   --->   "%mul_ln26_12 = mul i17, i17 %zext_ln26_39" [hls/MatrixMultiplication.cpp:26]   --->   Operation 807 'mul' 'mul_ln26_12' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_12, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 808 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i5 %tmp_153" [hls/MatrixMultiplication.cpp:26]   --->   Operation 809 'zext' 'zext_ln26_40' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 810 [1/1] (0.71ns)   --->   "%add_ln26_22 = add i9 %zext_ln26_40, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 810 'add' 'add_ln26_22' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i9 %add_ln26_22" [hls/MatrixMultiplication.cpp:26]   --->   Operation 811 'zext' 'zext_ln26_41' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 812 [1/1] (0.00ns)   --->   "%Buffer_1_addr_18 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_41" [hls/MatrixMultiplication.cpp:26]   --->   Operation 812 'getelementptr' 'Buffer_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_154 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i64.i32.i288, i64, i32 %trunc_ln26_13, i288" [hls/MatrixMultiplication.cpp:26]   --->   Operation 813 'bitconcatenate' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 814 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_18, i384 %tmp_154, i48, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 814 'store' 'store_ln26' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_95 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln26_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_8, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 815 'partselect' 'trunc_ln26_14' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_22)   --->   "%trunc_ln27_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_38, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 816 'partselect' 'trunc_ln27_s' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 817 [1/1] (0.59ns)   --->   "%icmp_ln27_9 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 817 'icmp' 'icmp_ln27_9' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_20)   --->   "%zext_ln27_50 = zext i32 %trunc_ln27_9" [hls/MatrixMultiplication.cpp:27]   --->   Operation 818 'zext' 'zext_ln27_50' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 819 [1/1] (0.71ns)   --->   "%sub_ln27_18 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 819 'sub' 'sub_ln27_18' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_19)   --->   "%select_ln27_36 = select i1 %icmp_ln27_9, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 820 'select' 'select_ln27_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_18)   --->   "%select_ln27_37 = select i1 %icmp_ln27_9, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 821 'select' 'select_ln27_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_20)   --->   "%select_ln27_38 = select i1 %icmp_ln27_9, i9 %sub_ln27_18, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 822 'select' 'select_ln27_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 823 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_19 = sub i9, i9 %select_ln27_36" [hls/MatrixMultiplication.cpp:27]   --->   Operation 823 'sub' 'sub_ln27_19' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_20)   --->   "%zext_ln27_51 = zext i9 %select_ln27_38" [hls/MatrixMultiplication.cpp:27]   --->   Operation 824 'zext' 'zext_ln27_51' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_18)   --->   "%zext_ln27_52 = zext i9 %select_ln27_37" [hls/MatrixMultiplication.cpp:27]   --->   Operation 825 'zext' 'zext_ln27_52' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_18)   --->   "%zext_ln27_53 = zext i9 %sub_ln27_19" [hls/MatrixMultiplication.cpp:27]   --->   Operation 826 'zext' 'zext_ln27_53' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 827 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_20 = shl i384 %zext_ln27_50, i384 %zext_ln27_51" [hls/MatrixMultiplication.cpp:27]   --->   Operation 827 'shl' 'shl_ln27_20' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_19)   --->   "%tmp_155 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_20, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 828 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_19)   --->   "%select_ln27_39 = select i1 %icmp_ln27_9, i384 %tmp_155, i384 %shl_ln27_20" [hls/MatrixMultiplication.cpp:27]   --->   Operation 829 'select' 'select_ln27_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_18)   --->   "%shl_ln27_21 = shl i384, i384 %zext_ln27_52" [hls/MatrixMultiplication.cpp:27]   --->   Operation 830 'shl' 'shl_ln27_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_18)   --->   "%lshr_ln27_11 = lshr i384, i384 %zext_ln27_53" [hls/MatrixMultiplication.cpp:27]   --->   Operation 831 'lshr' 'lshr_ln27_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 832 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_18 = and i384 %shl_ln27_21, i384 %lshr_ln27_11" [hls/MatrixMultiplication.cpp:27]   --->   Operation 832 'and' 'and_ln27_18' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 833 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_19 = and i384 %select_ln27_39, i384 %and_ln27_18" [hls/MatrixMultiplication.cpp:27]   --->   Operation 833 'and' 'and_ln27_19' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 834 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_15, i384 %and_ln27_19, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 834 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_95 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln26_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_in_8, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 835 'partselect' 'trunc_ln26_15' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_24)   --->   "%trunc_ln27_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %empty_38, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 836 'partselect' 'trunc_ln27_10' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 837 [1/1] (0.59ns)   --->   "%icmp_ln27_10 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 837 'icmp' 'icmp_ln27_10' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_22)   --->   "%zext_ln27_55 = zext i32 %trunc_ln27_s" [hls/MatrixMultiplication.cpp:27]   --->   Operation 838 'zext' 'zext_ln27_55' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 839 [1/1] (0.71ns)   --->   "%sub_ln27_20 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 839 'sub' 'sub_ln27_20' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_21)   --->   "%select_ln27_40 = select i1 %icmp_ln27_10, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 840 'select' 'select_ln27_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_20)   --->   "%select_ln27_41 = select i1 %icmp_ln27_10, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 841 'select' 'select_ln27_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_22)   --->   "%select_ln27_42 = select i1 %icmp_ln27_10, i9 %sub_ln27_20, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 842 'select' 'select_ln27_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 843 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_21 = sub i9, i9 %select_ln27_40" [hls/MatrixMultiplication.cpp:27]   --->   Operation 843 'sub' 'sub_ln27_21' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_22)   --->   "%zext_ln27_56 = zext i9 %select_ln27_42" [hls/MatrixMultiplication.cpp:27]   --->   Operation 844 'zext' 'zext_ln27_56' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_20)   --->   "%zext_ln27_57 = zext i9 %select_ln27_41" [hls/MatrixMultiplication.cpp:27]   --->   Operation 845 'zext' 'zext_ln27_57' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_20)   --->   "%zext_ln27_58 = zext i9 %sub_ln27_21" [hls/MatrixMultiplication.cpp:27]   --->   Operation 846 'zext' 'zext_ln27_58' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 847 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_22 = shl i384 %zext_ln27_55, i384 %zext_ln27_56" [hls/MatrixMultiplication.cpp:27]   --->   Operation 847 'shl' 'shl_ln27_22' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_21)   --->   "%tmp_158 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_22, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 848 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_21)   --->   "%select_ln27_43 = select i1 %icmp_ln27_10, i384 %tmp_158, i384 %shl_ln27_22" [hls/MatrixMultiplication.cpp:27]   --->   Operation 849 'select' 'select_ln27_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_20)   --->   "%shl_ln27_23 = shl i384, i384 %zext_ln27_57" [hls/MatrixMultiplication.cpp:27]   --->   Operation 850 'shl' 'shl_ln27_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_20)   --->   "%lshr_ln27_12 = lshr i384, i384 %zext_ln27_58" [hls/MatrixMultiplication.cpp:27]   --->   Operation 851 'lshr' 'lshr_ln27_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 852 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_20 = and i384 %shl_ln27_23, i384 %lshr_ln27_12" [hls/MatrixMultiplication.cpp:27]   --->   Operation 852 'and' 'and_ln27_20' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 853 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_21 = and i384 %select_ln27_43, i384 %and_ln27_20" [hls/MatrixMultiplication.cpp:27]   --->   Operation 853 'and' 'and_ln27_21' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln27_11 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %p_in_8, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 854 'partselect' 'trunc_ln27_11' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln27_12 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty_38, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 855 'partselect' 'trunc_ln27_12' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 856 [1/1] (0.59ns)   --->   "%icmp_ln27_11 = icmp_ugt  i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 856 'icmp' 'icmp_ln27_11' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_24)   --->   "%zext_ln27_60 = zext i32 %trunc_ln27_10" [hls/MatrixMultiplication.cpp:27]   --->   Operation 857 'zext' 'zext_ln27_60' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 858 [1/1] (0.71ns)   --->   "%sub_ln27_22 = sub i9, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 858 'sub' 'sub_ln27_22' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node sub_ln27_23)   --->   "%select_ln27_44 = select i1 %icmp_ln27_11, i9 %shl_ln, i9 %empty_33" [hls/MatrixMultiplication.cpp:27]   --->   Operation 859 'select' 'select_ln27_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_22)   --->   "%select_ln27_45 = select i1 %icmp_ln27_11, i9 %empty_33, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 860 'select' 'select_ln27_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_24)   --->   "%select_ln27_46 = select i1 %icmp_ln27_11, i9 %sub_ln27_22, i9 %shl_ln" [hls/MatrixMultiplication.cpp:27]   --->   Operation 861 'select' 'select_ln27_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 862 [1/1] (0.71ns) (out node of the LUT)   --->   "%sub_ln27_23 = sub i9, i9 %select_ln27_44" [hls/MatrixMultiplication.cpp:27]   --->   Operation 862 'sub' 'sub_ln27_23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node shl_ln27_24)   --->   "%zext_ln27_61 = zext i9 %select_ln27_46" [hls/MatrixMultiplication.cpp:27]   --->   Operation 863 'zext' 'zext_ln27_61' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_22)   --->   "%zext_ln27_62 = zext i9 %select_ln27_45" [hls/MatrixMultiplication.cpp:27]   --->   Operation 864 'zext' 'zext_ln27_62' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_22)   --->   "%zext_ln27_63 = zext i9 %sub_ln27_23" [hls/MatrixMultiplication.cpp:27]   --->   Operation 865 'zext' 'zext_ln27_63' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 866 [1/1] (1.05ns) (out node of the LUT)   --->   "%shl_ln27_24 = shl i384 %zext_ln27_60, i384 %zext_ln27_61" [hls/MatrixMultiplication.cpp:27]   --->   Operation 866 'shl' 'shl_ln27_24' <Predicate = true> <Delay = 1.05> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_23)   --->   "%tmp_161 = partselect i384 @llvm.part.select.i384, i384 %shl_ln27_24, i32, i32" [hls/MatrixMultiplication.cpp:27]   --->   Operation 867 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_23)   --->   "%select_ln27_47 = select i1 %icmp_ln27_11, i384 %tmp_161, i384 %shl_ln27_24" [hls/MatrixMultiplication.cpp:27]   --->   Operation 868 'select' 'select_ln27_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_22)   --->   "%shl_ln27_25 = shl i384, i384 %zext_ln27_62" [hls/MatrixMultiplication.cpp:27]   --->   Operation 869 'shl' 'shl_ln27_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_22)   --->   "%lshr_ln27_13 = lshr i384, i384 %zext_ln27_63" [hls/MatrixMultiplication.cpp:27]   --->   Operation 870 'lshr' 'lshr_ln27_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 871 [1/1] (0.72ns) (out node of the LUT)   --->   "%and_ln27_22 = and i384 %shl_ln27_25, i384 %lshr_ln27_13" [hls/MatrixMultiplication.cpp:27]   --->   Operation 871 'and' 'and_ln27_22' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 872 [1/1] (0.46ns) (out node of the LUT)   --->   "%and_ln27_23 = and i384 %select_ln27_47, i384 %and_ln27_22" [hls/MatrixMultiplication.cpp:27]   --->   Operation 872 'and' 'and_ln27_23' <Predicate = true> <Delay = 0.46> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 94> <Delay = 4.27>
ST_96 : Operation 873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_6 = add i9, i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 873 'add' 'add_ln25_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 874 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln27_10 = add i9 %add_ln25_6, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 874 'add' 'add_ln27_10' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln27_54 = zext i9 %add_ln27_10" [hls/MatrixMultiplication.cpp:27]   --->   Operation 875 'zext' 'zext_ln27_54' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 876 [1/1] (0.00ns)   --->   "%Buffer_2_addr_16 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_54" [hls/MatrixMultiplication.cpp:27]   --->   Operation 876 'getelementptr' 'Buffer_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 877 [1/1] (0.70ns)   --->   "%add_ln26_8 = add i8, i8 %trunc_ln25" [hls/MatrixMultiplication.cpp:26]   --->   Operation 877 'add' 'add_ln26_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i8 %add_ln26_8" [hls/MatrixMultiplication.cpp:26]   --->   Operation 878 'zext' 'zext_ln26_42' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 879 [1/1] (1.70ns)   --->   "%mul_ln26_13 = mul i17, i17 %zext_ln26_42" [hls/MatrixMultiplication.cpp:26]   --->   Operation 879 'mul' 'mul_ln26_13' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_13, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 880 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i5 %tmp_156" [hls/MatrixMultiplication.cpp:26]   --->   Operation 881 'zext' 'zext_ln26_43' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 882 [1/1] (0.71ns)   --->   "%add_ln26_23 = add i9 %zext_ln26_43, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 882 'add' 'add_ln26_23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i9 %add_ln26_23" [hls/MatrixMultiplication.cpp:26]   --->   Operation 883 'zext' 'zext_ln26_44' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 884 [1/1] (0.00ns)   --->   "%Buffer_1_addr_19 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_44" [hls/MatrixMultiplication.cpp:26]   --->   Operation 884 'getelementptr' 'Buffer_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_157 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i32.i32.i320, i32, i32 %trunc_ln26_14, i320" [hls/MatrixMultiplication.cpp:26]   --->   Operation 885 'bitconcatenate' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 886 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_19, i384 %tmp_157, i48, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 886 'store' 'store_ln26' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_96 : Operation 887 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_16, i384 %and_ln27_21, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 887 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_96 : Operation 888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_7 = add i9, i9 %j_0" [hls/MatrixMultiplication.cpp:25]   --->   Operation 888 'add' 'add_ln25_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 889 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln27_11 = add i9 %add_ln25_7, i9 %tmp_157_cast" [hls/MatrixMultiplication.cpp:27]   --->   Operation 889 'add' 'add_ln27_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_96 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln27_59 = zext i9 %add_ln27_11" [hls/MatrixMultiplication.cpp:27]   --->   Operation 890 'zext' 'zext_ln27_59' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 891 [1/1] (0.00ns)   --->   "%Buffer_2_addr_17 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln27_59" [hls/MatrixMultiplication.cpp:27]   --->   Operation 891 'getelementptr' 'Buffer_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 892 [1/1] (0.70ns)   --->   "%add_ln26_9 = add i8, i8 %trunc_ln25" [hls/MatrixMultiplication.cpp:26]   --->   Operation 892 'add' 'add_ln26_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i8 %add_ln26_9" [hls/MatrixMultiplication.cpp:26]   --->   Operation 893 'zext' 'zext_ln26_45' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 894 [1/1] (1.70ns)   --->   "%mul_ln26_14 = mul i17, i17 %zext_ln26_45" [hls/MatrixMultiplication.cpp:26]   --->   Operation 894 'mul' 'mul_ln26_14' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %mul_ln26_14, i32, i32" [hls/MatrixMultiplication.cpp:26]   --->   Operation 895 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i5 %tmp_159" [hls/MatrixMultiplication.cpp:26]   --->   Operation 896 'zext' 'zext_ln26_46' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 897 [1/1] (0.71ns)   --->   "%add_ln26_24 = add i9 %zext_ln26_46, i9 %sub_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 897 'add' 'add_ln26_24' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 898 [1/1] (1.15ns)   --->   "%store_ln27 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_2_addr_17, i384 %and_ln27_23, i48 %shl_ln27_3" [hls/MatrixMultiplication.cpp:27]   --->   Operation 898 'store' 'store_ln27' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>

State 97 <SV = 95> <Delay = 1.15>
ST_97 : Operation 899 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 899 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 900 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 900 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 901 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 901 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 902 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 902 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 903 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 903 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i9 %add_ln26_24" [hls/MatrixMultiplication.cpp:26]   --->   Operation 904 'zext' 'zext_ln26_47' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 905 [1/1] (0.00ns)   --->   "%Buffer_1_addr_20 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln26_47" [hls/MatrixMultiplication.cpp:26]   --->   Operation 905 'getelementptr' 'Buffer_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_160 = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i32.i352, i32 %trunc_ln26_15, i352" [hls/MatrixMultiplication.cpp:26]   --->   Operation 906 'bitconcatenate' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 907 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln26 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_1" [hls/MatrixMultiplication.cpp:26]   --->   Operation 907 'specbramwithbyteenable' 'specbramwithbyteenable_ln26' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 908 [1/1] (1.15ns)   --->   "%store_ln26 = store void @_ssdm_op_Write.bram.i384, i9 %Buffer_1_addr_20, i384 %tmp_160, i48, void %store_ln26" [hls/MatrixMultiplication.cpp:26]   --->   Operation 908 'store' 'store_ln26' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_97 : Operation 909 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln27 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i384 %Buffer_2" [hls/MatrixMultiplication.cpp:27]   --->   Operation 909 'specbramwithbyteenable' 'specbramwithbyteenable_ln27' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 910 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb29.0"   --->   Operation 910 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 98 <SV = 72> <Delay = 5.84>
ST_98 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i58 %trunc_ln1" [hls/MatrixMultiplication.cpp:30]   --->   Operation 911 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 912 [1/1] (0.00ns)   --->   "%aximm1_addr_1 = getelementptr i512 %aximm1, i64 %sext_ln30" [hls/MatrixMultiplication.cpp:30]   --->   Operation 912 'getelementptr' 'aximm1_addr_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 913 [1/1] (5.84ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %aximm1_addr_1, i32" [hls/MatrixMultiplication.cpp:30]   --->   Operation 913 'writereq' 'empty_39' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 914 [1/1] (0.60ns)   --->   "%br_ln30 = br void" [hls/MatrixMultiplication.cpp:30]   --->   Operation 914 'br' 'br_ln30' <Predicate = true> <Delay = 0.60>

State 99 <SV = 73> <Delay = 2.88>
ST_99 : Operation 915 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13, void, i13 %add_ln30_1, void %bb30._crit_edge" [hls/MatrixMultiplication.cpp:30]   --->   Operation 915 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 916 [1/1] (0.00ns)   --->   "%i_1 = phi i7, void, i7 %select_ln30_2, void %bb30._crit_edge" [hls/MatrixMultiplication.cpp:30]   --->   Operation 916 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 917 [1/1] (0.00ns)   --->   "%j = phi i7, void, i7 %add_ln31, void %bb30._crit_edge" [hls/MatrixMultiplication.cpp:31]   --->   Operation 917 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 918 [1/1] (0.00ns)   --->   "%phi_ln49 = phi i480, void, i480 %select_ln49, void %bb30._crit_edge" [hls/MatrixMultiplication.cpp:49]   --->   Operation 918 'phi' 'phi_ln49' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 919 [1/1] (0.64ns)   --->   "%icmp_ln30 = icmp_eq  i13 %indvar_flatten, i13" [hls/MatrixMultiplication.cpp:30]   --->   Operation 919 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 920 [1/1] (0.75ns)   --->   "%add_ln30_1 = add i13 %indvar_flatten, i13" [hls/MatrixMultiplication.cpp:30]   --->   Operation 920 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 921 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split3, void" [hls/MatrixMultiplication.cpp:30]   --->   Operation 921 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 922 [1/1] (0.70ns)   --->   "%add_ln30 = add i7, i7 %i_1" [hls/MatrixMultiplication.cpp:30]   --->   Operation 922 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 923 [1/1] (0.59ns)   --->   "%icmp_ln31 = icmp_eq  i7 %j, i7" [hls/MatrixMultiplication.cpp:31]   --->   Operation 923 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 924 [1/1] (0.30ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i7, i7 %j" [hls/MatrixMultiplication.cpp:30]   --->   Operation 924 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 925 [1/1] (0.30ns)   --->   "%select_ln30_2 = select i1 %icmp_ln31, i7 %add_ln30, i7 %i_1" [hls/MatrixMultiplication.cpp:30]   --->   Operation 925 'select' 'select_ln30_2' <Predicate = (!icmp_ln30)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i7 %select_ln30_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 926 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_159_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln45, i3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 927 'bitconcatenate' 'tmp_159_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln30_2, i1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 928 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %tmp_1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 929 'zext' 'zext_ln45' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 930 [1/1] (0.71ns)   --->   "%sub_ln45 = sub i9 %tmp_159_cast, i9 %zext_ln45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 930 'sub' 'sub_ln45' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i9 %sub_ln45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 931 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 932 [1/1] (0.00ns)   --->   "%Buffer_1_addr_2 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln45_1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 932 'getelementptr' 'Buffer_1_addr_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 933 [1/1] (0.00ns)   --->   "%or_ln45 = or i9 %sub_ln45, i9" [hls/MatrixMultiplication.cpp:45]   --->   Operation 933 'or' 'or_ln45' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i9 %or_ln45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 934 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 935 [1/1] (0.00ns)   --->   "%Buffer_1_addr_3 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln45_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 935 'getelementptr' 'Buffer_1_addr_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %select_ln30" [hls/MatrixMultiplication.cpp:31]   --->   Operation 936 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln45_8 = zext i7 %select_ln30" [hls/MatrixMultiplication.cpp:45]   --->   Operation 937 'zext' 'zext_ln45_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 938 [1/1] (0.00ns)   --->   "%Buffer_2_addr = getelementptr i384 %Buffer_2, i64, i64 %zext_ln31" [hls/MatrixMultiplication.cpp:45]   --->   Operation 938 'getelementptr' 'Buffer_2_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 939 [1/1] (0.70ns)   --->   "%add_ln45_4 = add i8, i8 %zext_ln45_8" [hls/MatrixMultiplication.cpp:45]   --->   Operation 939 'add' 'add_ln45_4' <Predicate = (!icmp_ln30)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln45_9 = zext i8 %add_ln45_4" [hls/MatrixMultiplication.cpp:45]   --->   Operation 940 'zext' 'zext_ln45_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 941 [1/1] (0.00ns)   --->   "%Buffer_2_addr_1 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln45_9" [hls/MatrixMultiplication.cpp:45]   --->   Operation 941 'getelementptr' 'Buffer_2_addr_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i7 %select_ln30" [hls/MatrixMultiplication.cpp:31]   --->   Operation 942 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_99 : Operation 943 [2/2] (1.15ns)   --->   "%Buffer_1_load = load i9 %Buffer_1_addr_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 943 'load' 'Buffer_1_load' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_99 : Operation 944 [2/2] (1.15ns)   --->   "%Buffer_2_load = load i9 %Buffer_2_addr" [hls/MatrixMultiplication.cpp:45]   --->   Operation 944 'load' 'Buffer_2_load' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_99 : Operation 945 [2/2] (1.15ns)   --->   "%Buffer_1_load_1 = load i9 %Buffer_1_addr_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 945 'load' 'Buffer_1_load_1' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_99 : Operation 946 [2/2] (1.15ns)   --->   "%Buffer_2_load_1 = load i9 %Buffer_2_addr_1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 946 'load' 'Buffer_2_load_1' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_99 : Operation 947 [1/1] (0.65ns)   --->   "%icmp_ln49 = icmp_eq  i4 %trunc_ln31, i4" [hls/MatrixMultiplication.cpp:49]   --->   Operation 947 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln30)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %bb30._crit_edge, void" [hls/MatrixMultiplication.cpp:49]   --->   Operation 948 'br' 'br_ln49' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 100 <SV = 74> <Delay = 1.87>
ST_100 : Operation 949 [1/1] (0.71ns)   --->   "%add_ln45 = add i9, i9 %sub_ln45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 949 'add' 'add_ln45' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i9 %add_ln45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 950 'zext' 'zext_ln45_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 951 [1/1] (0.00ns)   --->   "%Buffer_1_addr_4 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln45_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 951 'getelementptr' 'Buffer_1_addr_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 952 [1/1] (0.71ns)   --->   "%add_ln45_1 = add i9, i9 %sub_ln45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 952 'add' 'add_ln45_1' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i9 %add_ln45_1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 953 'zext' 'zext_ln45_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 954 [1/1] (0.00ns)   --->   "%Buffer_1_addr_5 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln45_4" [hls/MatrixMultiplication.cpp:45]   --->   Operation 954 'getelementptr' 'Buffer_1_addr_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln45_7 = zext i7 %select_ln30" [hls/MatrixMultiplication.cpp:45]   --->   Operation 955 'zext' 'zext_ln45_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln30" [hls/MatrixMultiplication.cpp:45]   --->   Operation 956 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 957 [1/1] (0.00ns)   --->   "%Buffer_2_addr_2 = getelementptr i384 %Buffer_2, i64, i64 %tmp_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 957 'getelementptr' 'Buffer_2_addr_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 958 [1/1] (0.71ns)   --->   "%add_ln45_5 = add i9, i9 %zext_ln45_7" [hls/MatrixMultiplication.cpp:45]   --->   Operation 958 'add' 'add_ln45_5' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln45_10 = zext i9 %add_ln45_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 959 'zext' 'zext_ln45_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 960 [1/1] (0.00ns)   --->   "%Buffer_2_addr_3 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln45_10" [hls/MatrixMultiplication.cpp:45]   --->   Operation 960 'getelementptr' 'Buffer_2_addr_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 961 [1/2] (1.15ns)   --->   "%Buffer_1_load = load i9 %Buffer_1_addr_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 961 'load' 'Buffer_1_load' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_100 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i384 %Buffer_1_load" [hls/MatrixMultiplication.cpp:45]   --->   Operation 962 'trunc' 'trunc_ln45_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 963 [1/2] (1.15ns)   --->   "%Buffer_2_load = load i9 %Buffer_2_addr" [hls/MatrixMultiplication.cpp:45]   --->   Operation 963 'load' 'Buffer_2_load' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_100 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = trunc i384 %Buffer_2_load" [hls/MatrixMultiplication.cpp:45]   --->   Operation 964 'trunc' 'trunc_ln45_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 965 'partselect' 'tmp_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 966 'partselect' 'tmp_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 967 'partselect' 'tmp_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 968 'partselect' 'tmp_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 969 'partselect' 'tmp_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 970 'partselect' 'tmp_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 971 'partselect' 'tmp_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 972 'partselect' 'tmp_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 973 'partselect' 'tmp_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 974 'partselect' 'tmp_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 975 'partselect' 'tmp_14' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 976 'partselect' 'tmp_15' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 977 'partselect' 'tmp_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 978 'partselect' 'tmp_17' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 979 'partselect' 'tmp_18' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 980 'partselect' 'tmp_19' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 981 'partselect' 'tmp_20' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 982 'partselect' 'tmp_21' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 983 'partselect' 'tmp_22' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 984 'partselect' 'tmp_23' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 985 'partselect' 'tmp_24' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 986 'partselect' 'tmp_25' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 987 [1/2] (1.15ns)   --->   "%Buffer_1_load_1 = load i9 %Buffer_1_addr_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 987 'load' 'Buffer_1_load_1' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_100 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln45_3 = trunc i384 %Buffer_1_load_1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 988 'trunc' 'trunc_ln45_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 989 [1/2] (1.15ns)   --->   "%Buffer_2_load_1 = load i9 %Buffer_2_addr_1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 989 'load' 'Buffer_2_load_1' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_100 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln45_4 = trunc i384 %Buffer_2_load_1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 990 'trunc' 'trunc_ln45_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 991 'partselect' 'tmp_26' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 992 'partselect' 'tmp_27' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 993 'partselect' 'tmp_28' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 994 'partselect' 'tmp_29' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 995 'partselect' 'tmp_30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 996 'partselect' 'tmp_31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 997 'partselect' 'tmp_32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 998 'partselect' 'tmp_33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 999 'partselect' 'tmp_34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1000 'partselect' 'tmp_35' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1001 'partselect' 'tmp_36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1002 'partselect' 'tmp_37' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1003 'partselect' 'tmp_38' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1004 'partselect' 'tmp_39' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1005 'partselect' 'tmp_40' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1006 'partselect' 'tmp_41' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1007 'partselect' 'tmp_42' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1008 'partselect' 'tmp_43' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1009 'partselect' 'tmp_44' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1010 'partselect' 'tmp_45' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1011 'partselect' 'tmp_46' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_1, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1012 'partselect' 'tmp_47' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_100 : Operation 1013 [2/2] (1.15ns)   --->   "%Buffer_1_load_2 = load i9 %Buffer_1_addr_4" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1013 'load' 'Buffer_1_load_2' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_100 : Operation 1014 [2/2] (1.15ns)   --->   "%Buffer_2_load_2 = load i9 %Buffer_2_addr_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1014 'load' 'Buffer_2_load_2' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_100 : Operation 1015 [2/2] (1.15ns)   --->   "%Buffer_1_load_3 = load i9 %Buffer_1_addr_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1015 'load' 'Buffer_1_load_3' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_100 : Operation 1016 [2/2] (1.15ns)   --->   "%Buffer_2_load_3 = load i9 %Buffer_2_addr_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1016 'load' 'Buffer_2_load_3' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>

State 101 <SV = 75> <Delay = 4.90>
ST_101 : Operation 1017 [1/1] (0.71ns)   --->   "%add_ln45_2 = add i9, i9 %sub_ln45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1017 'add' 'add_ln45_2' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i9 %add_ln45_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1018 'zext' 'zext_ln45_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1019 [1/1] (0.00ns)   --->   "%Buffer_1_addr_6 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln45_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1019 'getelementptr' 'Buffer_1_addr_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1020 [1/1] (0.71ns)   --->   "%add_ln45_3 = add i9, i9 %sub_ln45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1020 'add' 'add_ln45_3' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i9 %add_ln45_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1021 'zext' 'zext_ln45_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1022 [1/1] (0.00ns)   --->   "%Buffer_1_addr_7 = getelementptr i384 %Buffer_1, i64, i64 %zext_ln45_6" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1022 'getelementptr' 'Buffer_1_addr_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57, i7 %select_ln30" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1023 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1024 [1/1] (0.00ns)   --->   "%Buffer_2_addr_4 = getelementptr i384 %Buffer_2, i64, i64 %tmp_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1024 'getelementptr' 'Buffer_2_addr_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1025 [1/1] (0.71ns)   --->   "%add_ln45_6 = add i9, i9 %zext_ln45_7" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1025 'add' 'add_ln45_6' <Predicate = (!icmp_ln30)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln45_11 = zext i9 %add_ln45_6" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1026 'zext' 'zext_ln45_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1027 [1/1] (0.00ns)   --->   "%Buffer_2_addr_5 = getelementptr i384 %Buffer_2, i64, i64 %zext_ln45_11" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1027 'getelementptr' 'Buffer_2_addr_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1028 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %trunc_ln45_1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1028 'bitcast' 'bitcast_ln45' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1029 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %trunc_ln45_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1029 'bitcast' 'bitcast_ln45_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1030 [2/2] (4.90ns)   --->   "%mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln45_1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1030 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1031 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %tmp_4" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1031 'bitcast' 'bitcast_ln46' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1032 [1/1] (0.00ns)   --->   "%bitcast_ln46_1 = bitcast i32 %tmp_5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1032 'bitcast' 'bitcast_ln46_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1033 [2/2] (4.90ns)   --->   "%mul1 = fmul i32 %bitcast_ln46, i32 %bitcast_ln46_1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1033 'fmul' 'mul1' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1034 [1/1] (0.00ns)   --->   "%bitcast_ln45_2 = bitcast i32 %tmp_6" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1034 'bitcast' 'bitcast_ln45_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1035 [1/1] (0.00ns)   --->   "%bitcast_ln45_3 = bitcast i32 %tmp_7" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1035 'bitcast' 'bitcast_ln45_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1036 [2/2] (4.90ns)   --->   "%mul_1 = fmul i32 %bitcast_ln45_2, i32 %bitcast_ln45_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1036 'fmul' 'mul_1' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1037 [1/1] (0.00ns)   --->   "%bitcast_ln46_2 = bitcast i32 %tmp_8" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1037 'bitcast' 'bitcast_ln46_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1038 [1/1] (0.00ns)   --->   "%bitcast_ln46_3 = bitcast i32 %tmp_9" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1038 'bitcast' 'bitcast_ln46_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1039 [2/2] (4.90ns)   --->   "%mul1_1 = fmul i32 %bitcast_ln46_2, i32 %bitcast_ln46_3" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1039 'fmul' 'mul1_1' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1040 [1/1] (0.00ns)   --->   "%bitcast_ln45_4 = bitcast i32 %tmp_10" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1040 'bitcast' 'bitcast_ln45_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1041 [1/1] (0.00ns)   --->   "%bitcast_ln45_5 = bitcast i32 %tmp_11" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1041 'bitcast' 'bitcast_ln45_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1042 [2/2] (4.90ns)   --->   "%mul_2 = fmul i32 %bitcast_ln45_4, i32 %bitcast_ln45_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1042 'fmul' 'mul_2' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1043 [1/1] (0.00ns)   --->   "%bitcast_ln46_4 = bitcast i32 %tmp_12" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1043 'bitcast' 'bitcast_ln46_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1044 [1/1] (0.00ns)   --->   "%bitcast_ln46_5 = bitcast i32 %tmp_13" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1044 'bitcast' 'bitcast_ln46_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1045 [2/2] (4.90ns)   --->   "%mul1_2 = fmul i32 %bitcast_ln46_4, i32 %bitcast_ln46_5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1045 'fmul' 'mul1_2' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1046 [1/1] (0.00ns)   --->   "%bitcast_ln45_6 = bitcast i32 %tmp_14" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1046 'bitcast' 'bitcast_ln45_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1047 [1/1] (0.00ns)   --->   "%bitcast_ln45_7 = bitcast i32 %tmp_15" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1047 'bitcast' 'bitcast_ln45_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1048 [2/2] (4.90ns)   --->   "%mul_3 = fmul i32 %bitcast_ln45_6, i32 %bitcast_ln45_7" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1048 'fmul' 'mul_3' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1049 [1/1] (0.00ns)   --->   "%bitcast_ln46_6 = bitcast i32 %tmp_16" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1049 'bitcast' 'bitcast_ln46_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1050 [1/1] (0.00ns)   --->   "%bitcast_ln46_7 = bitcast i32 %tmp_17" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1050 'bitcast' 'bitcast_ln46_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1051 [2/2] (4.90ns)   --->   "%mul1_3 = fmul i32 %bitcast_ln46_6, i32 %bitcast_ln46_7" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1051 'fmul' 'mul1_3' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1052 [1/1] (0.00ns)   --->   "%bitcast_ln45_8 = bitcast i32 %tmp_18" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1052 'bitcast' 'bitcast_ln45_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1053 [1/1] (0.00ns)   --->   "%bitcast_ln45_9 = bitcast i32 %tmp_19" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1053 'bitcast' 'bitcast_ln45_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1054 [2/2] (4.90ns)   --->   "%mul_4 = fmul i32 %bitcast_ln45_8, i32 %bitcast_ln45_9" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1054 'fmul' 'mul_4' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1055 [1/1] (0.00ns)   --->   "%bitcast_ln46_8 = bitcast i32 %tmp_20" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1055 'bitcast' 'bitcast_ln46_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1056 [1/1] (0.00ns)   --->   "%bitcast_ln46_9 = bitcast i32 %tmp_21" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1056 'bitcast' 'bitcast_ln46_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1057 [2/2] (4.90ns)   --->   "%mul1_4 = fmul i32 %bitcast_ln46_8, i32 %bitcast_ln46_9" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1057 'fmul' 'mul1_4' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1058 [1/1] (0.00ns)   --->   "%bitcast_ln45_10 = bitcast i32 %tmp_22" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1058 'bitcast' 'bitcast_ln45_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1059 [1/1] (0.00ns)   --->   "%bitcast_ln45_11 = bitcast i32 %tmp_23" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1059 'bitcast' 'bitcast_ln45_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1060 [2/2] (4.90ns)   --->   "%mul_5 = fmul i32 %bitcast_ln45_10, i32 %bitcast_ln45_11" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1060 'fmul' 'mul_5' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1061 [1/1] (0.00ns)   --->   "%bitcast_ln46_10 = bitcast i32 %tmp_24" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1061 'bitcast' 'bitcast_ln46_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1062 [1/1] (0.00ns)   --->   "%bitcast_ln46_11 = bitcast i32 %tmp_25" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1062 'bitcast' 'bitcast_ln46_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1063 [2/2] (4.90ns)   --->   "%mul1_5 = fmul i32 %bitcast_ln46_10, i32 %bitcast_ln46_11" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1063 'fmul' 'mul1_5' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1064 [1/1] (0.00ns)   --->   "%bitcast_ln45_12 = bitcast i32 %trunc_ln45_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1064 'bitcast' 'bitcast_ln45_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1065 [1/1] (0.00ns)   --->   "%bitcast_ln45_13 = bitcast i32 %trunc_ln45_4" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1065 'bitcast' 'bitcast_ln45_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1066 [2/2] (4.90ns)   --->   "%mul_6 = fmul i32 %bitcast_ln45_12, i32 %bitcast_ln45_13" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1066 'fmul' 'mul_6' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1067 [1/1] (0.00ns)   --->   "%bitcast_ln46_12 = bitcast i32 %tmp_26" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1067 'bitcast' 'bitcast_ln46_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1068 [1/1] (0.00ns)   --->   "%bitcast_ln46_13 = bitcast i32 %tmp_27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1068 'bitcast' 'bitcast_ln46_13' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1069 [2/2] (4.90ns)   --->   "%mul1_6 = fmul i32 %bitcast_ln46_12, i32 %bitcast_ln46_13" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1069 'fmul' 'mul1_6' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1070 [1/1] (0.00ns)   --->   "%bitcast_ln45_14 = bitcast i32 %tmp_28" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1070 'bitcast' 'bitcast_ln45_14' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1071 [1/1] (0.00ns)   --->   "%bitcast_ln45_15 = bitcast i32 %tmp_29" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1071 'bitcast' 'bitcast_ln45_15' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1072 [2/2] (4.90ns)   --->   "%mul_7 = fmul i32 %bitcast_ln45_14, i32 %bitcast_ln45_15" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1072 'fmul' 'mul_7' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1073 [1/1] (0.00ns)   --->   "%bitcast_ln46_14 = bitcast i32 %tmp_30" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1073 'bitcast' 'bitcast_ln46_14' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1074 [1/1] (0.00ns)   --->   "%bitcast_ln46_15 = bitcast i32 %tmp_31" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1074 'bitcast' 'bitcast_ln46_15' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1075 [2/2] (4.90ns)   --->   "%mul1_7 = fmul i32 %bitcast_ln46_14, i32 %bitcast_ln46_15" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1075 'fmul' 'mul1_7' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1076 [1/1] (0.00ns)   --->   "%bitcast_ln45_16 = bitcast i32 %tmp_32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1076 'bitcast' 'bitcast_ln45_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1077 [1/1] (0.00ns)   --->   "%bitcast_ln45_17 = bitcast i32 %tmp_33" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1077 'bitcast' 'bitcast_ln45_17' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1078 [2/2] (4.90ns)   --->   "%mul_8 = fmul i32 %bitcast_ln45_16, i32 %bitcast_ln45_17" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1078 'fmul' 'mul_8' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1079 [1/1] (0.00ns)   --->   "%bitcast_ln46_16 = bitcast i32 %tmp_34" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1079 'bitcast' 'bitcast_ln46_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1080 [1/1] (0.00ns)   --->   "%bitcast_ln46_17 = bitcast i32 %tmp_35" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1080 'bitcast' 'bitcast_ln46_17' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1081 [2/2] (4.90ns)   --->   "%mul1_8 = fmul i32 %bitcast_ln46_16, i32 %bitcast_ln46_17" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1081 'fmul' 'mul1_8' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1082 [1/1] (0.00ns)   --->   "%bitcast_ln45_18 = bitcast i32 %tmp_36" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1082 'bitcast' 'bitcast_ln45_18' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1083 [1/1] (0.00ns)   --->   "%bitcast_ln45_19 = bitcast i32 %tmp_37" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1083 'bitcast' 'bitcast_ln45_19' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1084 [2/2] (4.90ns)   --->   "%mul_9 = fmul i32 %bitcast_ln45_18, i32 %bitcast_ln45_19" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1084 'fmul' 'mul_9' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1085 [1/1] (0.00ns)   --->   "%bitcast_ln46_18 = bitcast i32 %tmp_38" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1085 'bitcast' 'bitcast_ln46_18' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1086 [1/1] (0.00ns)   --->   "%bitcast_ln46_19 = bitcast i32 %tmp_39" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1086 'bitcast' 'bitcast_ln46_19' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1087 [2/2] (4.90ns)   --->   "%mul1_9 = fmul i32 %bitcast_ln46_18, i32 %bitcast_ln46_19" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1087 'fmul' 'mul1_9' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1088 [1/1] (0.00ns)   --->   "%bitcast_ln45_20 = bitcast i32 %tmp_40" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1088 'bitcast' 'bitcast_ln45_20' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1089 [1/1] (0.00ns)   --->   "%bitcast_ln45_21 = bitcast i32 %tmp_41" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1089 'bitcast' 'bitcast_ln45_21' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1090 [2/2] (4.90ns)   --->   "%mul_s = fmul i32 %bitcast_ln45_20, i32 %bitcast_ln45_21" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1090 'fmul' 'mul_s' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1091 [1/1] (0.00ns)   --->   "%bitcast_ln46_20 = bitcast i32 %tmp_42" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1091 'bitcast' 'bitcast_ln46_20' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1092 [1/1] (0.00ns)   --->   "%bitcast_ln46_21 = bitcast i32 %tmp_43" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1092 'bitcast' 'bitcast_ln46_21' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1093 [2/2] (4.90ns)   --->   "%mul1_s = fmul i32 %bitcast_ln46_20, i32 %bitcast_ln46_21" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1093 'fmul' 'mul1_s' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1094 [1/2] (1.15ns)   --->   "%Buffer_1_load_2 = load i9 %Buffer_1_addr_4" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1094 'load' 'Buffer_1_load_2' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_101 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln45_5 = trunc i384 %Buffer_1_load_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1095 'trunc' 'trunc_ln45_5' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1096 [1/2] (1.15ns)   --->   "%Buffer_2_load_2 = load i9 %Buffer_2_addr_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1096 'load' 'Buffer_2_load_2' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_101 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln45_6 = trunc i384 %Buffer_2_load_2" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1097 'trunc' 'trunc_ln45_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1098 'partselect' 'tmp_48' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1099 'partselect' 'tmp_49' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1100 'partselect' 'tmp_50' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1101 'partselect' 'tmp_51' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1102 'partselect' 'tmp_52' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1103 'partselect' 'tmp_53' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1104 'partselect' 'tmp_54' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1105 'partselect' 'tmp_55' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1106 'partselect' 'tmp_56' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1107 'partselect' 'tmp_57' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1108 'partselect' 'tmp_58' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1109 'partselect' 'tmp_59' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1110 'partselect' 'tmp_60' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1111 'partselect' 'tmp_61' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1112 'partselect' 'tmp_62' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1113 'partselect' 'tmp_63' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1114 'partselect' 'tmp_64' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1115 'partselect' 'tmp_65' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1116 'partselect' 'tmp_66' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1117 'partselect' 'tmp_67' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1118 'partselect' 'tmp_68' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_2, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1119 'partselect' 'tmp_69' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1120 [1/2] (1.15ns)   --->   "%Buffer_1_load_3 = load i9 %Buffer_1_addr_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1120 'load' 'Buffer_1_load_3' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_101 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln45_7 = trunc i384 %Buffer_1_load_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1121 'trunc' 'trunc_ln45_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1122 [1/2] (1.15ns)   --->   "%Buffer_2_load_3 = load i9 %Buffer_2_addr_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1122 'load' 'Buffer_2_load_3' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_101 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln45_8 = trunc i384 %Buffer_2_load_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1123 'trunc' 'trunc_ln45_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1124 'partselect' 'tmp_70' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1125 'partselect' 'tmp_71' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1126 'partselect' 'tmp_72' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1127 'partselect' 'tmp_73' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1128 'partselect' 'tmp_74' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1129 'partselect' 'tmp_75' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1130 'partselect' 'tmp_76' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1131 'partselect' 'tmp_77' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1132 'partselect' 'tmp_78' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1133 'partselect' 'tmp_79' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1134 'partselect' 'tmp_80' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1135 'partselect' 'tmp_81' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1136 'partselect' 'tmp_82' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1137 'partselect' 'tmp_83' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1138 'partselect' 'tmp_84' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1139 'partselect' 'tmp_85' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1140 'partselect' 'tmp_86' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1141 'partselect' 'tmp_87' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1142 'partselect' 'tmp_88' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1143 'partselect' 'tmp_89' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1144 'partselect' 'tmp_90' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_3, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1145 'partselect' 'tmp_91' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_101 : Operation 1146 [2/2] (1.15ns)   --->   "%Buffer_1_load_4 = load i9 %Buffer_1_addr_6" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1146 'load' 'Buffer_1_load_4' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_101 : Operation 1147 [2/2] (1.15ns)   --->   "%Buffer_2_load_4 = load i9 %Buffer_2_addr_4" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1147 'load' 'Buffer_2_load_4' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_101 : Operation 1148 [2/2] (1.15ns)   --->   "%Buffer_1_load_5 = load i9 %Buffer_1_addr_7" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1148 'load' 'Buffer_1_load_5' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_101 : Operation 1149 [2/2] (1.15ns)   --->   "%Buffer_2_load_5 = load i9 %Buffer_2_addr_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1149 'load' 'Buffer_2_load_5' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_101 : Operation 1150 [1/1] (0.70ns)   --->   "%add_ln31 = add i7 %select_ln30, i7" [hls/MatrixMultiplication.cpp:31]   --->   Operation 1150 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 76> <Delay = 4.90>
ST_102 : Operation 1151 [1/2] (4.90ns)   --->   "%mul = fmul i32 %bitcast_ln45, i32 %bitcast_ln45_1" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1151 'fmul' 'mul' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1152 [1/2] (4.90ns)   --->   "%mul1 = fmul i32 %bitcast_ln46, i32 %bitcast_ln46_1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1152 'fmul' 'mul1' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1153 [1/2] (4.90ns)   --->   "%mul_1 = fmul i32 %bitcast_ln45_2, i32 %bitcast_ln45_3" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1153 'fmul' 'mul_1' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1154 [1/2] (4.90ns)   --->   "%mul1_1 = fmul i32 %bitcast_ln46_2, i32 %bitcast_ln46_3" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1154 'fmul' 'mul1_1' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1155 [1/2] (4.90ns)   --->   "%mul_2 = fmul i32 %bitcast_ln45_4, i32 %bitcast_ln45_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1155 'fmul' 'mul_2' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1156 [1/2] (4.90ns)   --->   "%mul1_2 = fmul i32 %bitcast_ln46_4, i32 %bitcast_ln46_5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1156 'fmul' 'mul1_2' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1157 [1/2] (4.90ns)   --->   "%mul_3 = fmul i32 %bitcast_ln45_6, i32 %bitcast_ln45_7" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1157 'fmul' 'mul_3' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1158 [1/2] (4.90ns)   --->   "%mul1_3 = fmul i32 %bitcast_ln46_6, i32 %bitcast_ln46_7" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1158 'fmul' 'mul1_3' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1159 [1/2] (4.90ns)   --->   "%mul_4 = fmul i32 %bitcast_ln45_8, i32 %bitcast_ln45_9" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1159 'fmul' 'mul_4' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1160 [1/2] (4.90ns)   --->   "%mul1_4 = fmul i32 %bitcast_ln46_8, i32 %bitcast_ln46_9" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1160 'fmul' 'mul1_4' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1161 [1/2] (4.90ns)   --->   "%mul_5 = fmul i32 %bitcast_ln45_10, i32 %bitcast_ln45_11" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1161 'fmul' 'mul_5' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1162 [1/2] (4.90ns)   --->   "%mul1_5 = fmul i32 %bitcast_ln46_10, i32 %bitcast_ln46_11" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1162 'fmul' 'mul1_5' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1163 [1/2] (4.90ns)   --->   "%mul_6 = fmul i32 %bitcast_ln45_12, i32 %bitcast_ln45_13" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1163 'fmul' 'mul_6' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1164 [1/2] (4.90ns)   --->   "%mul1_6 = fmul i32 %bitcast_ln46_12, i32 %bitcast_ln46_13" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1164 'fmul' 'mul1_6' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1165 [1/2] (4.90ns)   --->   "%mul_7 = fmul i32 %bitcast_ln45_14, i32 %bitcast_ln45_15" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1165 'fmul' 'mul_7' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1166 [1/2] (4.90ns)   --->   "%mul1_7 = fmul i32 %bitcast_ln46_14, i32 %bitcast_ln46_15" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1166 'fmul' 'mul1_7' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1167 [1/2] (4.90ns)   --->   "%mul_8 = fmul i32 %bitcast_ln45_16, i32 %bitcast_ln45_17" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1167 'fmul' 'mul_8' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1168 [1/2] (4.90ns)   --->   "%mul1_8 = fmul i32 %bitcast_ln46_16, i32 %bitcast_ln46_17" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1168 'fmul' 'mul1_8' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1169 [1/2] (4.90ns)   --->   "%mul_9 = fmul i32 %bitcast_ln45_18, i32 %bitcast_ln45_19" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1169 'fmul' 'mul_9' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1170 [1/2] (4.90ns)   --->   "%mul1_9 = fmul i32 %bitcast_ln46_18, i32 %bitcast_ln46_19" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1170 'fmul' 'mul1_9' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1171 [1/2] (4.90ns)   --->   "%mul_s = fmul i32 %bitcast_ln45_20, i32 %bitcast_ln45_21" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1171 'fmul' 'mul_s' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1172 [1/2] (4.90ns)   --->   "%mul1_s = fmul i32 %bitcast_ln46_20, i32 %bitcast_ln46_21" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1172 'fmul' 'mul1_s' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1173 [1/1] (0.00ns)   --->   "%bitcast_ln45_22 = bitcast i32 %tmp_44" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1173 'bitcast' 'bitcast_ln45_22' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1174 [1/1] (0.00ns)   --->   "%bitcast_ln45_23 = bitcast i32 %tmp_45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1174 'bitcast' 'bitcast_ln45_23' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1175 [2/2] (4.90ns)   --->   "%mul_10 = fmul i32 %bitcast_ln45_22, i32 %bitcast_ln45_23" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1175 'fmul' 'mul_10' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1176 [1/1] (0.00ns)   --->   "%bitcast_ln46_22 = bitcast i32 %tmp_46" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1176 'bitcast' 'bitcast_ln46_22' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1177 [1/1] (0.00ns)   --->   "%bitcast_ln46_23 = bitcast i32 %tmp_47" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1177 'bitcast' 'bitcast_ln46_23' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1178 [2/2] (4.90ns)   --->   "%mul1_10 = fmul i32 %bitcast_ln46_22, i32 %bitcast_ln46_23" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1178 'fmul' 'mul1_10' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1179 [1/1] (0.00ns)   --->   "%bitcast_ln45_24 = bitcast i32 %trunc_ln45_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1179 'bitcast' 'bitcast_ln45_24' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1180 [1/1] (0.00ns)   --->   "%bitcast_ln45_25 = bitcast i32 %trunc_ln45_6" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1180 'bitcast' 'bitcast_ln45_25' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1181 [2/2] (4.90ns)   --->   "%mul_11 = fmul i32 %bitcast_ln45_24, i32 %bitcast_ln45_25" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1181 'fmul' 'mul_11' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1182 [1/1] (0.00ns)   --->   "%bitcast_ln46_24 = bitcast i32 %tmp_48" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1182 'bitcast' 'bitcast_ln46_24' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1183 [1/1] (0.00ns)   --->   "%bitcast_ln46_25 = bitcast i32 %tmp_49" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1183 'bitcast' 'bitcast_ln46_25' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1184 [2/2] (4.90ns)   --->   "%mul1_11 = fmul i32 %bitcast_ln46_24, i32 %bitcast_ln46_25" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1184 'fmul' 'mul1_11' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1185 [1/1] (0.00ns)   --->   "%bitcast_ln45_26 = bitcast i32 %tmp_50" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1185 'bitcast' 'bitcast_ln45_26' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1186 [1/1] (0.00ns)   --->   "%bitcast_ln45_27 = bitcast i32 %tmp_51" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1186 'bitcast' 'bitcast_ln45_27' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1187 [2/2] (4.90ns)   --->   "%mul_12 = fmul i32 %bitcast_ln45_26, i32 %bitcast_ln45_27" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1187 'fmul' 'mul_12' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1188 [1/1] (0.00ns)   --->   "%bitcast_ln46_26 = bitcast i32 %tmp_52" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1188 'bitcast' 'bitcast_ln46_26' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1189 [1/1] (0.00ns)   --->   "%bitcast_ln46_27 = bitcast i32 %tmp_53" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1189 'bitcast' 'bitcast_ln46_27' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1190 [2/2] (4.90ns)   --->   "%mul1_12 = fmul i32 %bitcast_ln46_26, i32 %bitcast_ln46_27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1190 'fmul' 'mul1_12' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1191 [1/1] (0.00ns)   --->   "%bitcast_ln45_28 = bitcast i32 %tmp_54" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1191 'bitcast' 'bitcast_ln45_28' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1192 [1/1] (0.00ns)   --->   "%bitcast_ln45_29 = bitcast i32 %tmp_55" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1192 'bitcast' 'bitcast_ln45_29' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1193 [2/2] (4.90ns)   --->   "%mul_13 = fmul i32 %bitcast_ln45_28, i32 %bitcast_ln45_29" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1193 'fmul' 'mul_13' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1194 [1/1] (0.00ns)   --->   "%bitcast_ln46_28 = bitcast i32 %tmp_56" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1194 'bitcast' 'bitcast_ln46_28' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1195 [1/1] (0.00ns)   --->   "%bitcast_ln46_29 = bitcast i32 %tmp_57" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1195 'bitcast' 'bitcast_ln46_29' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1196 [2/2] (4.90ns)   --->   "%mul1_13 = fmul i32 %bitcast_ln46_28, i32 %bitcast_ln46_29" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1196 'fmul' 'mul1_13' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1197 [1/1] (0.00ns)   --->   "%bitcast_ln45_30 = bitcast i32 %tmp_58" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1197 'bitcast' 'bitcast_ln45_30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1198 [1/1] (0.00ns)   --->   "%bitcast_ln45_31 = bitcast i32 %tmp_59" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1198 'bitcast' 'bitcast_ln45_31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1199 [2/2] (4.90ns)   --->   "%mul_14 = fmul i32 %bitcast_ln45_30, i32 %bitcast_ln45_31" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1199 'fmul' 'mul_14' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1200 [1/1] (0.00ns)   --->   "%bitcast_ln46_30 = bitcast i32 %tmp_60" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1200 'bitcast' 'bitcast_ln46_30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1201 [1/1] (0.00ns)   --->   "%bitcast_ln46_31 = bitcast i32 %tmp_61" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1201 'bitcast' 'bitcast_ln46_31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1202 [2/2] (4.90ns)   --->   "%mul1_14 = fmul i32 %bitcast_ln46_30, i32 %bitcast_ln46_31" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1202 'fmul' 'mul1_14' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1203 [1/1] (0.00ns)   --->   "%bitcast_ln45_32 = bitcast i32 %tmp_62" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1203 'bitcast' 'bitcast_ln45_32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1204 [1/1] (0.00ns)   --->   "%bitcast_ln45_33 = bitcast i32 %tmp_63" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1204 'bitcast' 'bitcast_ln45_33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1205 [2/2] (4.90ns)   --->   "%mul_15 = fmul i32 %bitcast_ln45_32, i32 %bitcast_ln45_33" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1205 'fmul' 'mul_15' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1206 [1/1] (0.00ns)   --->   "%bitcast_ln46_32 = bitcast i32 %tmp_64" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1206 'bitcast' 'bitcast_ln46_32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1207 [1/1] (0.00ns)   --->   "%bitcast_ln46_33 = bitcast i32 %tmp_65" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1207 'bitcast' 'bitcast_ln46_33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1208 [2/2] (4.90ns)   --->   "%mul1_15 = fmul i32 %bitcast_ln46_32, i32 %bitcast_ln46_33" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1208 'fmul' 'mul1_15' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1209 [1/1] (0.00ns)   --->   "%bitcast_ln45_34 = bitcast i32 %tmp_66" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1209 'bitcast' 'bitcast_ln45_34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1210 [1/1] (0.00ns)   --->   "%bitcast_ln45_35 = bitcast i32 %tmp_67" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1210 'bitcast' 'bitcast_ln45_35' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1211 [2/2] (4.90ns)   --->   "%mul_16 = fmul i32 %bitcast_ln45_34, i32 %bitcast_ln45_35" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1211 'fmul' 'mul_16' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1212 [1/1] (0.00ns)   --->   "%bitcast_ln46_34 = bitcast i32 %tmp_68" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1212 'bitcast' 'bitcast_ln46_34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1213 [1/1] (0.00ns)   --->   "%bitcast_ln46_35 = bitcast i32 %tmp_69" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1213 'bitcast' 'bitcast_ln46_35' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1214 [2/2] (4.90ns)   --->   "%mul1_16 = fmul i32 %bitcast_ln46_34, i32 %bitcast_ln46_35" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1214 'fmul' 'mul1_16' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1215 [1/1] (0.00ns)   --->   "%bitcast_ln45_36 = bitcast i32 %trunc_ln45_7" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1215 'bitcast' 'bitcast_ln45_36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1216 [1/1] (0.00ns)   --->   "%bitcast_ln45_37 = bitcast i32 %trunc_ln45_8" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1216 'bitcast' 'bitcast_ln45_37' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1217 [2/2] (4.90ns)   --->   "%mul_17 = fmul i32 %bitcast_ln45_36, i32 %bitcast_ln45_37" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1217 'fmul' 'mul_17' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1218 [1/1] (0.00ns)   --->   "%bitcast_ln46_36 = bitcast i32 %tmp_70" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1218 'bitcast' 'bitcast_ln46_36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1219 [1/1] (0.00ns)   --->   "%bitcast_ln46_37 = bitcast i32 %tmp_71" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1219 'bitcast' 'bitcast_ln46_37' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1220 [2/2] (4.90ns)   --->   "%mul1_17 = fmul i32 %bitcast_ln46_36, i32 %bitcast_ln46_37" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1220 'fmul' 'mul1_17' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1221 [1/1] (0.00ns)   --->   "%bitcast_ln45_38 = bitcast i32 %tmp_72" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1221 'bitcast' 'bitcast_ln45_38' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1222 [1/1] (0.00ns)   --->   "%bitcast_ln45_39 = bitcast i32 %tmp_73" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1222 'bitcast' 'bitcast_ln45_39' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1223 [2/2] (4.90ns)   --->   "%mul_18 = fmul i32 %bitcast_ln45_38, i32 %bitcast_ln45_39" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1223 'fmul' 'mul_18' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1224 [1/1] (0.00ns)   --->   "%bitcast_ln46_38 = bitcast i32 %tmp_74" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1224 'bitcast' 'bitcast_ln46_38' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1225 [1/1] (0.00ns)   --->   "%bitcast_ln46_39 = bitcast i32 %tmp_75" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1225 'bitcast' 'bitcast_ln46_39' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1226 [2/2] (4.90ns)   --->   "%mul1_18 = fmul i32 %bitcast_ln46_38, i32 %bitcast_ln46_39" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1226 'fmul' 'mul1_18' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1227 [1/1] (0.00ns)   --->   "%bitcast_ln45_40 = bitcast i32 %tmp_76" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1227 'bitcast' 'bitcast_ln45_40' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1228 [1/1] (0.00ns)   --->   "%bitcast_ln45_41 = bitcast i32 %tmp_77" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1228 'bitcast' 'bitcast_ln45_41' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1229 [2/2] (4.90ns)   --->   "%mul_19 = fmul i32 %bitcast_ln45_40, i32 %bitcast_ln45_41" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1229 'fmul' 'mul_19' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1230 [1/1] (0.00ns)   --->   "%bitcast_ln46_40 = bitcast i32 %tmp_78" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1230 'bitcast' 'bitcast_ln46_40' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1231 [1/1] (0.00ns)   --->   "%bitcast_ln46_41 = bitcast i32 %tmp_79" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1231 'bitcast' 'bitcast_ln46_41' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1232 [2/2] (4.90ns)   --->   "%mul1_19 = fmul i32 %bitcast_ln46_40, i32 %bitcast_ln46_41" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1232 'fmul' 'mul1_19' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1233 [1/1] (0.00ns)   --->   "%bitcast_ln45_42 = bitcast i32 %tmp_80" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1233 'bitcast' 'bitcast_ln45_42' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1234 [1/1] (0.00ns)   --->   "%bitcast_ln45_43 = bitcast i32 %tmp_81" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1234 'bitcast' 'bitcast_ln45_43' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1235 [2/2] (4.90ns)   --->   "%mul_20 = fmul i32 %bitcast_ln45_42, i32 %bitcast_ln45_43" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1235 'fmul' 'mul_20' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1236 [1/1] (0.00ns)   --->   "%bitcast_ln46_42 = bitcast i32 %tmp_82" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1236 'bitcast' 'bitcast_ln46_42' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1237 [1/1] (0.00ns)   --->   "%bitcast_ln46_43 = bitcast i32 %tmp_83" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1237 'bitcast' 'bitcast_ln46_43' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1238 [2/2] (4.90ns)   --->   "%mul1_20 = fmul i32 %bitcast_ln46_42, i32 %bitcast_ln46_43" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1238 'fmul' 'mul1_20' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1239 [1/2] (1.15ns)   --->   "%Buffer_1_load_4 = load i9 %Buffer_1_addr_6" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1239 'load' 'Buffer_1_load_4' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_102 : Operation 1240 [1/1] (0.00ns)   --->   "%trunc_ln45_9 = trunc i384 %Buffer_1_load_4" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1240 'trunc' 'trunc_ln45_9' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1241 [1/2] (1.15ns)   --->   "%Buffer_2_load_4 = load i9 %Buffer_2_addr_4" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1241 'load' 'Buffer_2_load_4' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_102 : Operation 1242 [1/1] (0.00ns)   --->   "%trunc_ln45_10 = trunc i384 %Buffer_2_load_4" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1242 'trunc' 'trunc_ln45_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1243 'partselect' 'tmp_92' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1244 'partselect' 'tmp_93' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1245 'partselect' 'tmp_94' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1246 'partselect' 'tmp_95' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1247 'partselect' 'tmp_96' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1248 'partselect' 'tmp_97' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1249 'partselect' 'tmp_98' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1250 'partselect' 'tmp_99' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1251 'partselect' 'tmp_100' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1252 'partselect' 'tmp_101' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1253 'partselect' 'tmp_102' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1254 'partselect' 'tmp_103' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1255 'partselect' 'tmp_104' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1256 'partselect' 'tmp_105' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1257 'partselect' 'tmp_106' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1258 'partselect' 'tmp_107' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1259 'partselect' 'tmp_108' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1260 'partselect' 'tmp_109' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1261 'partselect' 'tmp_110' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1262 'partselect' 'tmp_111' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1263 'partselect' 'tmp_112' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_4, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1264 'partselect' 'tmp_113' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1265 [1/2] (1.15ns)   --->   "%Buffer_1_load_5 = load i9 %Buffer_1_addr_7" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1265 'load' 'Buffer_1_load_5' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_102 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln45_11 = trunc i384 %Buffer_1_load_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1266 'trunc' 'trunc_ln45_11' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1267 [1/2] (1.15ns)   --->   "%Buffer_2_load_5 = load i9 %Buffer_2_addr_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1267 'load' 'Buffer_2_load_5' <Predicate = (!icmp_ln30)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 384> <Depth = 384> <RAM>
ST_102 : Operation 1268 [1/1] (0.00ns)   --->   "%trunc_ln45_12 = trunc i384 %Buffer_2_load_5" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1268 'trunc' 'trunc_ln45_12' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_5, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1269 'partselect' 'tmp_114' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_5, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1270 'partselect' 'tmp_115' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_5, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1271 'partselect' 'tmp_116' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_5, i32, i32" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1272 'partselect' 'tmp_117' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_1_load_5, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1273 'partselect' 'tmp_118' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_102 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i32 @_ssdm_op_PartSelect.i32.i384.i32.i32, i384 %Buffer_2_load_5, i32, i32" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1274 'partselect' 'tmp_119' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 103 <SV = 77> <Delay = 4.90>
ST_103 : Operation 1275 [1/2] (4.90ns)   --->   "%mul_10 = fmul i32 %bitcast_ln45_22, i32 %bitcast_ln45_23" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1275 'fmul' 'mul_10' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1276 [1/2] (4.90ns)   --->   "%mul1_10 = fmul i32 %bitcast_ln46_22, i32 %bitcast_ln46_23" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1276 'fmul' 'mul1_10' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1277 [1/2] (4.90ns)   --->   "%mul_11 = fmul i32 %bitcast_ln45_24, i32 %bitcast_ln45_25" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1277 'fmul' 'mul_11' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1278 [1/2] (4.90ns)   --->   "%mul1_11 = fmul i32 %bitcast_ln46_24, i32 %bitcast_ln46_25" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1278 'fmul' 'mul1_11' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1279 [1/2] (4.90ns)   --->   "%mul_12 = fmul i32 %bitcast_ln45_26, i32 %bitcast_ln45_27" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1279 'fmul' 'mul_12' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1280 [1/2] (4.90ns)   --->   "%mul1_12 = fmul i32 %bitcast_ln46_26, i32 %bitcast_ln46_27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1280 'fmul' 'mul1_12' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1281 [1/2] (4.90ns)   --->   "%mul_13 = fmul i32 %bitcast_ln45_28, i32 %bitcast_ln45_29" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1281 'fmul' 'mul_13' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1282 [1/2] (4.90ns)   --->   "%mul1_13 = fmul i32 %bitcast_ln46_28, i32 %bitcast_ln46_29" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1282 'fmul' 'mul1_13' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1283 [1/2] (4.90ns)   --->   "%mul_14 = fmul i32 %bitcast_ln45_30, i32 %bitcast_ln45_31" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1283 'fmul' 'mul_14' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1284 [1/2] (4.90ns)   --->   "%mul1_14 = fmul i32 %bitcast_ln46_30, i32 %bitcast_ln46_31" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1284 'fmul' 'mul1_14' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1285 [1/2] (4.90ns)   --->   "%mul_15 = fmul i32 %bitcast_ln45_32, i32 %bitcast_ln45_33" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1285 'fmul' 'mul_15' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1286 [1/2] (4.90ns)   --->   "%mul1_15 = fmul i32 %bitcast_ln46_32, i32 %bitcast_ln46_33" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1286 'fmul' 'mul1_15' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1287 [1/2] (4.90ns)   --->   "%mul_16 = fmul i32 %bitcast_ln45_34, i32 %bitcast_ln45_35" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1287 'fmul' 'mul_16' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1288 [1/2] (4.90ns)   --->   "%mul1_16 = fmul i32 %bitcast_ln46_34, i32 %bitcast_ln46_35" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1288 'fmul' 'mul1_16' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1289 [1/2] (4.90ns)   --->   "%mul_17 = fmul i32 %bitcast_ln45_36, i32 %bitcast_ln45_37" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1289 'fmul' 'mul_17' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1290 [1/2] (4.90ns)   --->   "%mul1_17 = fmul i32 %bitcast_ln46_36, i32 %bitcast_ln46_37" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1290 'fmul' 'mul1_17' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1291 [1/2] (4.90ns)   --->   "%mul_18 = fmul i32 %bitcast_ln45_38, i32 %bitcast_ln45_39" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1291 'fmul' 'mul_18' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1292 [1/2] (4.90ns)   --->   "%mul1_18 = fmul i32 %bitcast_ln46_38, i32 %bitcast_ln46_39" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1292 'fmul' 'mul1_18' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1293 [1/2] (4.90ns)   --->   "%mul_19 = fmul i32 %bitcast_ln45_40, i32 %bitcast_ln45_41" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1293 'fmul' 'mul_19' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1294 [1/2] (4.90ns)   --->   "%mul1_19 = fmul i32 %bitcast_ln46_40, i32 %bitcast_ln46_41" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1294 'fmul' 'mul1_19' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1295 [1/2] (4.90ns)   --->   "%mul_20 = fmul i32 %bitcast_ln45_42, i32 %bitcast_ln45_43" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1295 'fmul' 'mul_20' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1296 [1/2] (4.90ns)   --->   "%mul1_20 = fmul i32 %bitcast_ln46_42, i32 %bitcast_ln46_43" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1296 'fmul' 'mul1_20' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1297 [1/1] (0.00ns)   --->   "%bitcast_ln45_44 = bitcast i32 %tmp_84" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1297 'bitcast' 'bitcast_ln45_44' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1298 [1/1] (0.00ns)   --->   "%bitcast_ln45_45 = bitcast i32 %tmp_85" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1298 'bitcast' 'bitcast_ln45_45' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1299 [2/2] (4.90ns)   --->   "%mul_21 = fmul i32 %bitcast_ln45_44, i32 %bitcast_ln45_45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1299 'fmul' 'mul_21' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1300 [1/1] (0.00ns)   --->   "%bitcast_ln46_44 = bitcast i32 %tmp_86" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1300 'bitcast' 'bitcast_ln46_44' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1301 [1/1] (0.00ns)   --->   "%bitcast_ln46_45 = bitcast i32 %tmp_87" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1301 'bitcast' 'bitcast_ln46_45' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1302 [2/2] (4.90ns)   --->   "%mul1_21 = fmul i32 %bitcast_ln46_44, i32 %bitcast_ln46_45" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1302 'fmul' 'mul1_21' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1303 [1/1] (0.00ns)   --->   "%bitcast_ln45_46 = bitcast i32 %tmp_88" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1303 'bitcast' 'bitcast_ln45_46' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1304 [1/1] (0.00ns)   --->   "%bitcast_ln45_47 = bitcast i32 %tmp_89" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1304 'bitcast' 'bitcast_ln45_47' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1305 [2/2] (4.90ns)   --->   "%mul_22 = fmul i32 %bitcast_ln45_46, i32 %bitcast_ln45_47" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1305 'fmul' 'mul_22' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1306 [1/1] (0.00ns)   --->   "%bitcast_ln46_46 = bitcast i32 %tmp_90" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1306 'bitcast' 'bitcast_ln46_46' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1307 [1/1] (0.00ns)   --->   "%bitcast_ln46_47 = bitcast i32 %tmp_91" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1307 'bitcast' 'bitcast_ln46_47' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1308 [2/2] (4.90ns)   --->   "%mul1_22 = fmul i32 %bitcast_ln46_46, i32 %bitcast_ln46_47" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1308 'fmul' 'mul1_22' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1309 [1/1] (0.00ns)   --->   "%bitcast_ln45_48 = bitcast i32 %trunc_ln45_9" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1309 'bitcast' 'bitcast_ln45_48' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1310 [1/1] (0.00ns)   --->   "%bitcast_ln45_49 = bitcast i32 %trunc_ln45_10" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1310 'bitcast' 'bitcast_ln45_49' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1311 [2/2] (4.90ns)   --->   "%mul_23 = fmul i32 %bitcast_ln45_48, i32 %bitcast_ln45_49" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1311 'fmul' 'mul_23' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1312 [1/1] (0.00ns)   --->   "%bitcast_ln46_48 = bitcast i32 %tmp_92" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1312 'bitcast' 'bitcast_ln46_48' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1313 [1/1] (0.00ns)   --->   "%bitcast_ln46_49 = bitcast i32 %tmp_93" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1313 'bitcast' 'bitcast_ln46_49' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1314 [2/2] (4.90ns)   --->   "%mul1_23 = fmul i32 %bitcast_ln46_48, i32 %bitcast_ln46_49" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1314 'fmul' 'mul1_23' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1315 [1/1] (0.00ns)   --->   "%bitcast_ln45_50 = bitcast i32 %tmp_94" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1315 'bitcast' 'bitcast_ln45_50' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1316 [1/1] (0.00ns)   --->   "%bitcast_ln45_51 = bitcast i32 %tmp_95" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1316 'bitcast' 'bitcast_ln45_51' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1317 [2/2] (4.90ns)   --->   "%mul_24 = fmul i32 %bitcast_ln45_50, i32 %bitcast_ln45_51" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1317 'fmul' 'mul_24' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1318 [1/1] (0.00ns)   --->   "%bitcast_ln46_50 = bitcast i32 %tmp_96" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1318 'bitcast' 'bitcast_ln46_50' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1319 [1/1] (0.00ns)   --->   "%bitcast_ln46_51 = bitcast i32 %tmp_97" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1319 'bitcast' 'bitcast_ln46_51' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1320 [2/2] (4.90ns)   --->   "%mul1_24 = fmul i32 %bitcast_ln46_50, i32 %bitcast_ln46_51" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1320 'fmul' 'mul1_24' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1321 [1/1] (0.00ns)   --->   "%bitcast_ln45_52 = bitcast i32 %tmp_98" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1321 'bitcast' 'bitcast_ln45_52' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1322 [1/1] (0.00ns)   --->   "%bitcast_ln45_53 = bitcast i32 %tmp_99" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1322 'bitcast' 'bitcast_ln45_53' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1323 [2/2] (4.90ns)   --->   "%mul_25 = fmul i32 %bitcast_ln45_52, i32 %bitcast_ln45_53" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1323 'fmul' 'mul_25' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1324 [1/1] (0.00ns)   --->   "%bitcast_ln46_52 = bitcast i32 %tmp_100" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1324 'bitcast' 'bitcast_ln46_52' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1325 [1/1] (0.00ns)   --->   "%bitcast_ln46_53 = bitcast i32 %tmp_101" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1325 'bitcast' 'bitcast_ln46_53' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1326 [2/2] (4.90ns)   --->   "%mul1_25 = fmul i32 %bitcast_ln46_52, i32 %bitcast_ln46_53" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1326 'fmul' 'mul1_25' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1327 [1/1] (0.00ns)   --->   "%bitcast_ln45_54 = bitcast i32 %tmp_102" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1327 'bitcast' 'bitcast_ln45_54' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1328 [1/1] (0.00ns)   --->   "%bitcast_ln45_55 = bitcast i32 %tmp_103" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1328 'bitcast' 'bitcast_ln45_55' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1329 [2/2] (4.90ns)   --->   "%mul_26 = fmul i32 %bitcast_ln45_54, i32 %bitcast_ln45_55" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1329 'fmul' 'mul_26' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1330 [1/1] (0.00ns)   --->   "%bitcast_ln46_54 = bitcast i32 %tmp_104" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1330 'bitcast' 'bitcast_ln46_54' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1331 [1/1] (0.00ns)   --->   "%bitcast_ln46_55 = bitcast i32 %tmp_105" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1331 'bitcast' 'bitcast_ln46_55' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1332 [2/2] (4.90ns)   --->   "%mul1_26 = fmul i32 %bitcast_ln46_54, i32 %bitcast_ln46_55" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1332 'fmul' 'mul1_26' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1333 [1/1] (0.00ns)   --->   "%bitcast_ln45_56 = bitcast i32 %tmp_106" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1333 'bitcast' 'bitcast_ln45_56' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1334 [1/1] (0.00ns)   --->   "%bitcast_ln45_57 = bitcast i32 %tmp_107" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1334 'bitcast' 'bitcast_ln45_57' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1335 [2/2] (4.90ns)   --->   "%mul_27 = fmul i32 %bitcast_ln45_56, i32 %bitcast_ln45_57" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1335 'fmul' 'mul_27' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1336 [1/1] (0.00ns)   --->   "%bitcast_ln46_56 = bitcast i32 %tmp_108" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1336 'bitcast' 'bitcast_ln46_56' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1337 [1/1] (0.00ns)   --->   "%bitcast_ln46_57 = bitcast i32 %tmp_109" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1337 'bitcast' 'bitcast_ln46_57' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1338 [2/2] (4.90ns)   --->   "%mul1_27 = fmul i32 %bitcast_ln46_56, i32 %bitcast_ln46_57" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1338 'fmul' 'mul1_27' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1339 [1/1] (0.00ns)   --->   "%bitcast_ln45_58 = bitcast i32 %tmp_110" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1339 'bitcast' 'bitcast_ln45_58' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1340 [1/1] (0.00ns)   --->   "%bitcast_ln45_59 = bitcast i32 %tmp_111" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1340 'bitcast' 'bitcast_ln45_59' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1341 [2/2] (4.90ns)   --->   "%mul_28 = fmul i32 %bitcast_ln45_58, i32 %bitcast_ln45_59" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1341 'fmul' 'mul_28' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1342 [1/1] (0.00ns)   --->   "%bitcast_ln46_58 = bitcast i32 %tmp_112" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1342 'bitcast' 'bitcast_ln46_58' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1343 [1/1] (0.00ns)   --->   "%bitcast_ln46_59 = bitcast i32 %tmp_113" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1343 'bitcast' 'bitcast_ln46_59' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1344 [2/2] (4.90ns)   --->   "%mul1_28 = fmul i32 %bitcast_ln46_58, i32 %bitcast_ln46_59" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1344 'fmul' 'mul1_28' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1345 [1/1] (0.00ns)   --->   "%bitcast_ln45_60 = bitcast i32 %trunc_ln45_11" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1345 'bitcast' 'bitcast_ln45_60' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1346 [1/1] (0.00ns)   --->   "%bitcast_ln45_61 = bitcast i32 %trunc_ln45_12" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1346 'bitcast' 'bitcast_ln45_61' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1347 [2/2] (4.90ns)   --->   "%mul_29 = fmul i32 %bitcast_ln45_60, i32 %bitcast_ln45_61" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1347 'fmul' 'mul_29' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1348 [1/1] (0.00ns)   --->   "%bitcast_ln46_60 = bitcast i32 %tmp_114" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1348 'bitcast' 'bitcast_ln46_60' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1349 [1/1] (0.00ns)   --->   "%bitcast_ln46_61 = bitcast i32 %tmp_115" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1349 'bitcast' 'bitcast_ln46_61' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1350 [2/2] (4.90ns)   --->   "%mul1_29 = fmul i32 %bitcast_ln46_60, i32 %bitcast_ln46_61" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1350 'fmul' 'mul1_29' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1351 [1/1] (0.00ns)   --->   "%bitcast_ln45_62 = bitcast i32 %tmp_116" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1351 'bitcast' 'bitcast_ln45_62' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1352 [1/1] (0.00ns)   --->   "%bitcast_ln45_63 = bitcast i32 %tmp_117" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1352 'bitcast' 'bitcast_ln45_63' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1353 [2/2] (4.90ns)   --->   "%mul_30 = fmul i32 %bitcast_ln45_62, i32 %bitcast_ln45_63" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1353 'fmul' 'mul_30' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1354 [1/1] (0.00ns)   --->   "%bitcast_ln46_62 = bitcast i32 %tmp_118" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1354 'bitcast' 'bitcast_ln46_62' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1355 [1/1] (0.00ns)   --->   "%bitcast_ln46_63 = bitcast i32 %tmp_119" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1355 'bitcast' 'bitcast_ln46_63' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_103 : Operation 1356 [2/2] (4.90ns)   --->   "%mul1_30 = fmul i32 %bitcast_ln46_62, i32 %bitcast_ln46_63" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1356 'fmul' 'mul1_30' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1357 [4/4] (3.86ns)   --->   "%tmp5 = fadd i32 %mul, i32 %mul1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1357 'fadd' 'tmp5' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1358 [4/4] (3.86ns)   --->   "%tmp6 = fadd i32 %mul_1, i32 %mul1_1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1358 'fadd' 'tmp6' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1359 [4/4] (3.86ns)   --->   "%tmp8 = fadd i32 %mul_2, i32 %mul1_2" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1359 'fadd' 'tmp8' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1360 [4/4] (3.86ns)   --->   "%tmp9 = fadd i32 %mul_3, i32 %mul1_3" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1360 'fadd' 'tmp9' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1361 [4/4] (3.86ns)   --->   "%tmp12 = fadd i32 %mul_4, i32 %mul1_4" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1361 'fadd' 'tmp12' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1362 [4/4] (3.86ns)   --->   "%tmp13 = fadd i32 %mul_5, i32 %mul1_5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1362 'fadd' 'tmp13' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1363 [4/4] (3.86ns)   --->   "%tmp15 = fadd i32 %mul_6, i32 %mul1_6" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1363 'fadd' 'tmp15' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1364 [4/4] (3.86ns)   --->   "%tmp16 = fadd i32 %mul_7, i32 %mul1_7" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1364 'fadd' 'tmp16' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1365 [4/4] (3.86ns)   --->   "%tmp20 = fadd i32 %mul_8, i32 %mul1_8" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1365 'fadd' 'tmp20' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1366 [4/4] (3.86ns)   --->   "%tmp21 = fadd i32 %mul_9, i32 %mul1_9" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1366 'fadd' 'tmp21' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1367 [4/4] (3.86ns)   --->   "%tmp23 = fadd i32 %mul_s, i32 %mul1_s" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1367 'fadd' 'tmp23' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 78> <Delay = 4.90>
ST_104 : Operation 1368 [1/2] (4.90ns)   --->   "%mul_21 = fmul i32 %bitcast_ln45_44, i32 %bitcast_ln45_45" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1368 'fmul' 'mul_21' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1369 [1/2] (4.90ns)   --->   "%mul1_21 = fmul i32 %bitcast_ln46_44, i32 %bitcast_ln46_45" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1369 'fmul' 'mul1_21' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1370 [1/2] (4.90ns)   --->   "%mul_22 = fmul i32 %bitcast_ln45_46, i32 %bitcast_ln45_47" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1370 'fmul' 'mul_22' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1371 [1/2] (4.90ns)   --->   "%mul1_22 = fmul i32 %bitcast_ln46_46, i32 %bitcast_ln46_47" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1371 'fmul' 'mul1_22' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1372 [1/2] (4.90ns)   --->   "%mul_23 = fmul i32 %bitcast_ln45_48, i32 %bitcast_ln45_49" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1372 'fmul' 'mul_23' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1373 [1/2] (4.90ns)   --->   "%mul1_23 = fmul i32 %bitcast_ln46_48, i32 %bitcast_ln46_49" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1373 'fmul' 'mul1_23' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1374 [1/2] (4.90ns)   --->   "%mul_24 = fmul i32 %bitcast_ln45_50, i32 %bitcast_ln45_51" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1374 'fmul' 'mul_24' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1375 [1/2] (4.90ns)   --->   "%mul1_24 = fmul i32 %bitcast_ln46_50, i32 %bitcast_ln46_51" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1375 'fmul' 'mul1_24' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1376 [1/2] (4.90ns)   --->   "%mul_25 = fmul i32 %bitcast_ln45_52, i32 %bitcast_ln45_53" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1376 'fmul' 'mul_25' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1377 [1/2] (4.90ns)   --->   "%mul1_25 = fmul i32 %bitcast_ln46_52, i32 %bitcast_ln46_53" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1377 'fmul' 'mul1_25' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1378 [1/2] (4.90ns)   --->   "%mul_26 = fmul i32 %bitcast_ln45_54, i32 %bitcast_ln45_55" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1378 'fmul' 'mul_26' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1379 [1/2] (4.90ns)   --->   "%mul1_26 = fmul i32 %bitcast_ln46_54, i32 %bitcast_ln46_55" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1379 'fmul' 'mul1_26' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1380 [1/2] (4.90ns)   --->   "%mul_27 = fmul i32 %bitcast_ln45_56, i32 %bitcast_ln45_57" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1380 'fmul' 'mul_27' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1381 [1/2] (4.90ns)   --->   "%mul1_27 = fmul i32 %bitcast_ln46_56, i32 %bitcast_ln46_57" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1381 'fmul' 'mul1_27' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1382 [1/2] (4.90ns)   --->   "%mul_28 = fmul i32 %bitcast_ln45_58, i32 %bitcast_ln45_59" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1382 'fmul' 'mul_28' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1383 [1/2] (4.90ns)   --->   "%mul1_28 = fmul i32 %bitcast_ln46_58, i32 %bitcast_ln46_59" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1383 'fmul' 'mul1_28' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1384 [1/2] (4.90ns)   --->   "%mul_29 = fmul i32 %bitcast_ln45_60, i32 %bitcast_ln45_61" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1384 'fmul' 'mul_29' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1385 [1/2] (4.90ns)   --->   "%mul1_29 = fmul i32 %bitcast_ln46_60, i32 %bitcast_ln46_61" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1385 'fmul' 'mul1_29' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1386 [1/2] (4.90ns)   --->   "%mul_30 = fmul i32 %bitcast_ln45_62, i32 %bitcast_ln45_63" [hls/MatrixMultiplication.cpp:45]   --->   Operation 1386 'fmul' 'mul_30' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1387 [1/2] (4.90ns)   --->   "%mul1_30 = fmul i32 %bitcast_ln46_62, i32 %bitcast_ln46_63" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1387 'fmul' 'mul1_30' <Predicate = (!icmp_ln30)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1388 [3/4] (3.86ns)   --->   "%tmp5 = fadd i32 %mul, i32 %mul1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1388 'fadd' 'tmp5' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1389 [3/4] (3.86ns)   --->   "%tmp6 = fadd i32 %mul_1, i32 %mul1_1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1389 'fadd' 'tmp6' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1390 [3/4] (3.86ns)   --->   "%tmp8 = fadd i32 %mul_2, i32 %mul1_2" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1390 'fadd' 'tmp8' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1391 [3/4] (3.86ns)   --->   "%tmp9 = fadd i32 %mul_3, i32 %mul1_3" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1391 'fadd' 'tmp9' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1392 [3/4] (3.86ns)   --->   "%tmp12 = fadd i32 %mul_4, i32 %mul1_4" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1392 'fadd' 'tmp12' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1393 [3/4] (3.86ns)   --->   "%tmp13 = fadd i32 %mul_5, i32 %mul1_5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1393 'fadd' 'tmp13' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1394 [3/4] (3.86ns)   --->   "%tmp15 = fadd i32 %mul_6, i32 %mul1_6" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1394 'fadd' 'tmp15' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1395 [3/4] (3.86ns)   --->   "%tmp16 = fadd i32 %mul_7, i32 %mul1_7" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1395 'fadd' 'tmp16' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1396 [3/4] (3.86ns)   --->   "%tmp20 = fadd i32 %mul_8, i32 %mul1_8" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1396 'fadd' 'tmp20' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1397 [3/4] (3.86ns)   --->   "%tmp21 = fadd i32 %mul_9, i32 %mul1_9" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1397 'fadd' 'tmp21' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1398 [3/4] (3.86ns)   --->   "%tmp23 = fadd i32 %mul_s, i32 %mul1_s" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1398 'fadd' 'tmp23' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1399 [4/4] (3.86ns)   --->   "%tmp24 = fadd i32 %mul_10, i32 %mul1_10" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1399 'fadd' 'tmp24' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1400 [4/4] (3.86ns)   --->   "%tmp27 = fadd i32 %mul_11, i32 %mul1_11" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1400 'fadd' 'tmp27' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1401 [4/4] (3.86ns)   --->   "%tmp28 = fadd i32 %mul_12, i32 %mul1_12" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1401 'fadd' 'tmp28' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1402 [4/4] (3.86ns)   --->   "%tmp30 = fadd i32 %mul_13, i32 %mul1_13" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1402 'fadd' 'tmp30' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1403 [4/4] (3.86ns)   --->   "%tmp31 = fadd i32 %mul_14, i32 %mul1_14" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1403 'fadd' 'tmp31' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1404 [4/4] (3.86ns)   --->   "%tmp36 = fadd i32 %mul_15, i32 %mul1_15" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1404 'fadd' 'tmp36' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1405 [4/4] (3.86ns)   --->   "%tmp37 = fadd i32 %mul_16, i32 %mul1_16" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1405 'fadd' 'tmp37' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1406 [4/4] (3.86ns)   --->   "%tmp39 = fadd i32 %mul_17, i32 %mul1_17" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1406 'fadd' 'tmp39' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1407 [4/4] (3.86ns)   --->   "%tmp40 = fadd i32 %mul_18, i32 %mul1_18" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1407 'fadd' 'tmp40' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1408 [4/4] (3.86ns)   --->   "%tmp43 = fadd i32 %mul_19, i32 %mul1_19" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1408 'fadd' 'tmp43' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1409 [4/4] (3.86ns)   --->   "%tmp44 = fadd i32 %mul_20, i32 %mul1_20" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1409 'fadd' 'tmp44' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 79> <Delay = 3.86>
ST_105 : Operation 1410 [2/4] (3.86ns)   --->   "%tmp5 = fadd i32 %mul, i32 %mul1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1410 'fadd' 'tmp5' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1411 [2/4] (3.86ns)   --->   "%tmp6 = fadd i32 %mul_1, i32 %mul1_1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1411 'fadd' 'tmp6' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1412 [2/4] (3.86ns)   --->   "%tmp8 = fadd i32 %mul_2, i32 %mul1_2" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1412 'fadd' 'tmp8' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1413 [2/4] (3.86ns)   --->   "%tmp9 = fadd i32 %mul_3, i32 %mul1_3" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1413 'fadd' 'tmp9' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1414 [2/4] (3.86ns)   --->   "%tmp12 = fadd i32 %mul_4, i32 %mul1_4" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1414 'fadd' 'tmp12' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1415 [2/4] (3.86ns)   --->   "%tmp13 = fadd i32 %mul_5, i32 %mul1_5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1415 'fadd' 'tmp13' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1416 [2/4] (3.86ns)   --->   "%tmp15 = fadd i32 %mul_6, i32 %mul1_6" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1416 'fadd' 'tmp15' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1417 [2/4] (3.86ns)   --->   "%tmp16 = fadd i32 %mul_7, i32 %mul1_7" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1417 'fadd' 'tmp16' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1418 [2/4] (3.86ns)   --->   "%tmp20 = fadd i32 %mul_8, i32 %mul1_8" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1418 'fadd' 'tmp20' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1419 [2/4] (3.86ns)   --->   "%tmp21 = fadd i32 %mul_9, i32 %mul1_9" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1419 'fadd' 'tmp21' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1420 [2/4] (3.86ns)   --->   "%tmp23 = fadd i32 %mul_s, i32 %mul1_s" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1420 'fadd' 'tmp23' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1421 [3/4] (3.86ns)   --->   "%tmp24 = fadd i32 %mul_10, i32 %mul1_10" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1421 'fadd' 'tmp24' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1422 [3/4] (3.86ns)   --->   "%tmp27 = fadd i32 %mul_11, i32 %mul1_11" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1422 'fadd' 'tmp27' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1423 [3/4] (3.86ns)   --->   "%tmp28 = fadd i32 %mul_12, i32 %mul1_12" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1423 'fadd' 'tmp28' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1424 [3/4] (3.86ns)   --->   "%tmp30 = fadd i32 %mul_13, i32 %mul1_13" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1424 'fadd' 'tmp30' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1425 [3/4] (3.86ns)   --->   "%tmp31 = fadd i32 %mul_14, i32 %mul1_14" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1425 'fadd' 'tmp31' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1426 [3/4] (3.86ns)   --->   "%tmp36 = fadd i32 %mul_15, i32 %mul1_15" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1426 'fadd' 'tmp36' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1427 [3/4] (3.86ns)   --->   "%tmp37 = fadd i32 %mul_16, i32 %mul1_16" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1427 'fadd' 'tmp37' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1428 [3/4] (3.86ns)   --->   "%tmp39 = fadd i32 %mul_17, i32 %mul1_17" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1428 'fadd' 'tmp39' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1429 [3/4] (3.86ns)   --->   "%tmp40 = fadd i32 %mul_18, i32 %mul1_18" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1429 'fadd' 'tmp40' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1430 [3/4] (3.86ns)   --->   "%tmp43 = fadd i32 %mul_19, i32 %mul1_19" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1430 'fadd' 'tmp43' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1431 [3/4] (3.86ns)   --->   "%tmp44 = fadd i32 %mul_20, i32 %mul1_20" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1431 'fadd' 'tmp44' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1432 [4/4] (3.86ns)   --->   "%tmp46 = fadd i32 %mul_21, i32 %mul1_21" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1432 'fadd' 'tmp46' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1433 [4/4] (3.86ns)   --->   "%tmp47 = fadd i32 %mul_22, i32 %mul1_22" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1433 'fadd' 'tmp47' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1434 [4/4] (3.86ns)   --->   "%tmp51 = fadd i32 %mul_23, i32 %mul1_23" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1434 'fadd' 'tmp51' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1435 [4/4] (3.86ns)   --->   "%tmp52 = fadd i32 %mul_24, i32 %mul1_24" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1435 'fadd' 'tmp52' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1436 [4/4] (3.86ns)   --->   "%tmp54 = fadd i32 %mul_25, i32 %mul1_25" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1436 'fadd' 'tmp54' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1437 [4/4] (3.86ns)   --->   "%tmp55 = fadd i32 %mul_26, i32 %mul1_26" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1437 'fadd' 'tmp55' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1438 [4/4] (3.86ns)   --->   "%tmp58 = fadd i32 %mul_27, i32 %mul1_27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1438 'fadd' 'tmp58' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1439 [4/4] (3.86ns)   --->   "%tmp59 = fadd i32 %mul_28, i32 %mul1_28" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1439 'fadd' 'tmp59' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1440 [4/4] (3.86ns)   --->   "%tmp61 = fadd i32 %mul_29, i32 %mul1_29" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1440 'fadd' 'tmp61' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1441 [4/4] (3.86ns)   --->   "%tmp62 = fadd i32 %mul_30, i32 %mul1_30" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1441 'fadd' 'tmp62' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 80> <Delay = 3.86>
ST_106 : Operation 1442 [1/4] (3.86ns)   --->   "%tmp5 = fadd i32 %mul, i32 %mul1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1442 'fadd' 'tmp5' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1443 [1/4] (3.86ns)   --->   "%tmp6 = fadd i32 %mul_1, i32 %mul1_1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1443 'fadd' 'tmp6' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1444 [1/4] (3.86ns)   --->   "%tmp8 = fadd i32 %mul_2, i32 %mul1_2" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1444 'fadd' 'tmp8' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1445 [1/4] (3.86ns)   --->   "%tmp9 = fadd i32 %mul_3, i32 %mul1_3" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1445 'fadd' 'tmp9' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1446 [1/4] (3.86ns)   --->   "%tmp12 = fadd i32 %mul_4, i32 %mul1_4" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1446 'fadd' 'tmp12' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1447 [1/4] (3.86ns)   --->   "%tmp13 = fadd i32 %mul_5, i32 %mul1_5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1447 'fadd' 'tmp13' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1448 [1/4] (3.86ns)   --->   "%tmp15 = fadd i32 %mul_6, i32 %mul1_6" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1448 'fadd' 'tmp15' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1449 [1/4] (3.86ns)   --->   "%tmp16 = fadd i32 %mul_7, i32 %mul1_7" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1449 'fadd' 'tmp16' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1450 [1/4] (3.86ns)   --->   "%tmp20 = fadd i32 %mul_8, i32 %mul1_8" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1450 'fadd' 'tmp20' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1451 [1/4] (3.86ns)   --->   "%tmp21 = fadd i32 %mul_9, i32 %mul1_9" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1451 'fadd' 'tmp21' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1452 [1/4] (3.86ns)   --->   "%tmp23 = fadd i32 %mul_s, i32 %mul1_s" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1452 'fadd' 'tmp23' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1453 [2/4] (3.86ns)   --->   "%tmp24 = fadd i32 %mul_10, i32 %mul1_10" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1453 'fadd' 'tmp24' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1454 [2/4] (3.86ns)   --->   "%tmp27 = fadd i32 %mul_11, i32 %mul1_11" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1454 'fadd' 'tmp27' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1455 [2/4] (3.86ns)   --->   "%tmp28 = fadd i32 %mul_12, i32 %mul1_12" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1455 'fadd' 'tmp28' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1456 [2/4] (3.86ns)   --->   "%tmp30 = fadd i32 %mul_13, i32 %mul1_13" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1456 'fadd' 'tmp30' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1457 [2/4] (3.86ns)   --->   "%tmp31 = fadd i32 %mul_14, i32 %mul1_14" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1457 'fadd' 'tmp31' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1458 [2/4] (3.86ns)   --->   "%tmp36 = fadd i32 %mul_15, i32 %mul1_15" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1458 'fadd' 'tmp36' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1459 [2/4] (3.86ns)   --->   "%tmp37 = fadd i32 %mul_16, i32 %mul1_16" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1459 'fadd' 'tmp37' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1460 [2/4] (3.86ns)   --->   "%tmp39 = fadd i32 %mul_17, i32 %mul1_17" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1460 'fadd' 'tmp39' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1461 [2/4] (3.86ns)   --->   "%tmp40 = fadd i32 %mul_18, i32 %mul1_18" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1461 'fadd' 'tmp40' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1462 [2/4] (3.86ns)   --->   "%tmp43 = fadd i32 %mul_19, i32 %mul1_19" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1462 'fadd' 'tmp43' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1463 [2/4] (3.86ns)   --->   "%tmp44 = fadd i32 %mul_20, i32 %mul1_20" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1463 'fadd' 'tmp44' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1464 [3/4] (3.86ns)   --->   "%tmp46 = fadd i32 %mul_21, i32 %mul1_21" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1464 'fadd' 'tmp46' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1465 [3/4] (3.86ns)   --->   "%tmp47 = fadd i32 %mul_22, i32 %mul1_22" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1465 'fadd' 'tmp47' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1466 [3/4] (3.86ns)   --->   "%tmp51 = fadd i32 %mul_23, i32 %mul1_23" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1466 'fadd' 'tmp51' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1467 [3/4] (3.86ns)   --->   "%tmp52 = fadd i32 %mul_24, i32 %mul1_24" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1467 'fadd' 'tmp52' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1468 [3/4] (3.86ns)   --->   "%tmp54 = fadd i32 %mul_25, i32 %mul1_25" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1468 'fadd' 'tmp54' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1469 [3/4] (3.86ns)   --->   "%tmp55 = fadd i32 %mul_26, i32 %mul1_26" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1469 'fadd' 'tmp55' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1470 [3/4] (3.86ns)   --->   "%tmp58 = fadd i32 %mul_27, i32 %mul1_27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1470 'fadd' 'tmp58' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1471 [3/4] (3.86ns)   --->   "%tmp59 = fadd i32 %mul_28, i32 %mul1_28" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1471 'fadd' 'tmp59' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1472 [3/4] (3.86ns)   --->   "%tmp61 = fadd i32 %mul_29, i32 %mul1_29" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1472 'fadd' 'tmp61' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1473 [3/4] (3.86ns)   --->   "%tmp62 = fadd i32 %mul_30, i32 %mul1_30" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1473 'fadd' 'tmp62' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 81> <Delay = 3.86>
ST_107 : Operation 1474 [4/4] (3.86ns)   --->   "%tmp4 = fadd i32 %tmp6, i32 %tmp5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1474 'fadd' 'tmp4' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1475 [4/4] (3.86ns)   --->   "%tmp7 = fadd i32 %tmp9, i32 %tmp8" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1475 'fadd' 'tmp7' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1476 [4/4] (3.86ns)   --->   "%tmp11 = fadd i32 %tmp13, i32 %tmp12" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1476 'fadd' 'tmp11' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1477 [4/4] (3.86ns)   --->   "%tmp14 = fadd i32 %tmp16, i32 %tmp15" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1477 'fadd' 'tmp14' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1478 [4/4] (3.86ns)   --->   "%tmp19 = fadd i32 %tmp21, i32 %tmp20" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1478 'fadd' 'tmp19' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1479 [1/4] (3.86ns)   --->   "%tmp24 = fadd i32 %mul_10, i32 %mul1_10" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1479 'fadd' 'tmp24' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1480 [1/4] (3.86ns)   --->   "%tmp27 = fadd i32 %mul_11, i32 %mul1_11" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1480 'fadd' 'tmp27' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1481 [1/4] (3.86ns)   --->   "%tmp28 = fadd i32 %mul_12, i32 %mul1_12" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1481 'fadd' 'tmp28' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1482 [1/4] (3.86ns)   --->   "%tmp30 = fadd i32 %mul_13, i32 %mul1_13" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1482 'fadd' 'tmp30' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1483 [1/4] (3.86ns)   --->   "%tmp31 = fadd i32 %mul_14, i32 %mul1_14" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1483 'fadd' 'tmp31' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1484 [1/4] (3.86ns)   --->   "%tmp36 = fadd i32 %mul_15, i32 %mul1_15" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1484 'fadd' 'tmp36' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1485 [1/4] (3.86ns)   --->   "%tmp37 = fadd i32 %mul_16, i32 %mul1_16" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1485 'fadd' 'tmp37' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1486 [1/4] (3.86ns)   --->   "%tmp39 = fadd i32 %mul_17, i32 %mul1_17" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1486 'fadd' 'tmp39' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1487 [1/4] (3.86ns)   --->   "%tmp40 = fadd i32 %mul_18, i32 %mul1_18" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1487 'fadd' 'tmp40' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1488 [1/4] (3.86ns)   --->   "%tmp43 = fadd i32 %mul_19, i32 %mul1_19" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1488 'fadd' 'tmp43' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1489 [1/4] (3.86ns)   --->   "%tmp44 = fadd i32 %mul_20, i32 %mul1_20" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1489 'fadd' 'tmp44' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1490 [2/4] (3.86ns)   --->   "%tmp46 = fadd i32 %mul_21, i32 %mul1_21" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1490 'fadd' 'tmp46' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1491 [2/4] (3.86ns)   --->   "%tmp47 = fadd i32 %mul_22, i32 %mul1_22" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1491 'fadd' 'tmp47' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1492 [2/4] (3.86ns)   --->   "%tmp51 = fadd i32 %mul_23, i32 %mul1_23" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1492 'fadd' 'tmp51' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1493 [2/4] (3.86ns)   --->   "%tmp52 = fadd i32 %mul_24, i32 %mul1_24" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1493 'fadd' 'tmp52' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1494 [2/4] (3.86ns)   --->   "%tmp54 = fadd i32 %mul_25, i32 %mul1_25" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1494 'fadd' 'tmp54' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1495 [2/4] (3.86ns)   --->   "%tmp55 = fadd i32 %mul_26, i32 %mul1_26" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1495 'fadd' 'tmp55' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1496 [2/4] (3.86ns)   --->   "%tmp58 = fadd i32 %mul_27, i32 %mul1_27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1496 'fadd' 'tmp58' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1497 [2/4] (3.86ns)   --->   "%tmp59 = fadd i32 %mul_28, i32 %mul1_28" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1497 'fadd' 'tmp59' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1498 [2/4] (3.86ns)   --->   "%tmp61 = fadd i32 %mul_29, i32 %mul1_29" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1498 'fadd' 'tmp61' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1499 [2/4] (3.86ns)   --->   "%tmp62 = fadd i32 %mul_30, i32 %mul1_30" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1499 'fadd' 'tmp62' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 82> <Delay = 3.86>
ST_108 : Operation 1500 [3/4] (3.86ns)   --->   "%tmp4 = fadd i32 %tmp6, i32 %tmp5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1500 'fadd' 'tmp4' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1501 [3/4] (3.86ns)   --->   "%tmp7 = fadd i32 %tmp9, i32 %tmp8" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1501 'fadd' 'tmp7' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1502 [3/4] (3.86ns)   --->   "%tmp11 = fadd i32 %tmp13, i32 %tmp12" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1502 'fadd' 'tmp11' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1503 [3/4] (3.86ns)   --->   "%tmp14 = fadd i32 %tmp16, i32 %tmp15" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1503 'fadd' 'tmp14' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1504 [3/4] (3.86ns)   --->   "%tmp19 = fadd i32 %tmp21, i32 %tmp20" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1504 'fadd' 'tmp19' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1505 [4/4] (3.86ns)   --->   "%tmp22 = fadd i32 %tmp24, i32 %tmp23" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1505 'fadd' 'tmp22' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1506 [4/4] (3.86ns)   --->   "%tmp26 = fadd i32 %tmp28, i32 %tmp27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1506 'fadd' 'tmp26' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1507 [4/4] (3.86ns)   --->   "%tmp29 = fadd i32 %tmp31, i32 %tmp30" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1507 'fadd' 'tmp29' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1508 [4/4] (3.86ns)   --->   "%tmp35 = fadd i32 %tmp37, i32 %tmp36" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1508 'fadd' 'tmp35' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1509 [4/4] (3.86ns)   --->   "%tmp38 = fadd i32 %tmp40, i32 %tmp39" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1509 'fadd' 'tmp38' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1510 [4/4] (3.86ns)   --->   "%tmp42 = fadd i32 %tmp44, i32 %tmp43" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1510 'fadd' 'tmp42' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1511 [1/4] (3.86ns)   --->   "%tmp46 = fadd i32 %mul_21, i32 %mul1_21" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1511 'fadd' 'tmp46' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1512 [1/4] (3.86ns)   --->   "%tmp47 = fadd i32 %mul_22, i32 %mul1_22" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1512 'fadd' 'tmp47' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1513 [1/4] (3.86ns)   --->   "%tmp51 = fadd i32 %mul_23, i32 %mul1_23" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1513 'fadd' 'tmp51' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1514 [1/4] (3.86ns)   --->   "%tmp52 = fadd i32 %mul_24, i32 %mul1_24" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1514 'fadd' 'tmp52' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1515 [1/4] (3.86ns)   --->   "%tmp54 = fadd i32 %mul_25, i32 %mul1_25" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1515 'fadd' 'tmp54' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1516 [1/4] (3.86ns)   --->   "%tmp55 = fadd i32 %mul_26, i32 %mul1_26" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1516 'fadd' 'tmp55' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1517 [1/4] (3.86ns)   --->   "%tmp58 = fadd i32 %mul_27, i32 %mul1_27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1517 'fadd' 'tmp58' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1518 [1/4] (3.86ns)   --->   "%tmp59 = fadd i32 %mul_28, i32 %mul1_28" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1518 'fadd' 'tmp59' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1519 [1/4] (3.86ns)   --->   "%tmp61 = fadd i32 %mul_29, i32 %mul1_29" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1519 'fadd' 'tmp61' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1520 [1/4] (3.86ns)   --->   "%tmp62 = fadd i32 %mul_30, i32 %mul1_30" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1520 'fadd' 'tmp62' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 83> <Delay = 3.86>
ST_109 : Operation 1521 [2/4] (3.86ns)   --->   "%tmp4 = fadd i32 %tmp6, i32 %tmp5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1521 'fadd' 'tmp4' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1522 [2/4] (3.86ns)   --->   "%tmp7 = fadd i32 %tmp9, i32 %tmp8" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1522 'fadd' 'tmp7' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1523 [2/4] (3.86ns)   --->   "%tmp11 = fadd i32 %tmp13, i32 %tmp12" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1523 'fadd' 'tmp11' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1524 [2/4] (3.86ns)   --->   "%tmp14 = fadd i32 %tmp16, i32 %tmp15" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1524 'fadd' 'tmp14' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1525 [2/4] (3.86ns)   --->   "%tmp19 = fadd i32 %tmp21, i32 %tmp20" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1525 'fadd' 'tmp19' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1526 [3/4] (3.86ns)   --->   "%tmp22 = fadd i32 %tmp24, i32 %tmp23" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1526 'fadd' 'tmp22' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1527 [3/4] (3.86ns)   --->   "%tmp26 = fadd i32 %tmp28, i32 %tmp27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1527 'fadd' 'tmp26' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1528 [3/4] (3.86ns)   --->   "%tmp29 = fadd i32 %tmp31, i32 %tmp30" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1528 'fadd' 'tmp29' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1529 [3/4] (3.86ns)   --->   "%tmp35 = fadd i32 %tmp37, i32 %tmp36" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1529 'fadd' 'tmp35' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1530 [3/4] (3.86ns)   --->   "%tmp38 = fadd i32 %tmp40, i32 %tmp39" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1530 'fadd' 'tmp38' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1531 [3/4] (3.86ns)   --->   "%tmp42 = fadd i32 %tmp44, i32 %tmp43" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1531 'fadd' 'tmp42' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1532 [4/4] (3.86ns)   --->   "%tmp45 = fadd i32 %tmp47, i32 %tmp46" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1532 'fadd' 'tmp45' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1533 [4/4] (3.86ns)   --->   "%tmp50 = fadd i32 %tmp52, i32 %tmp51" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1533 'fadd' 'tmp50' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1534 [4/4] (3.86ns)   --->   "%tmp53 = fadd i32 %tmp55, i32 %tmp54" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1534 'fadd' 'tmp53' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1535 [4/4] (3.86ns)   --->   "%tmp57 = fadd i32 %tmp59, i32 %tmp58" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1535 'fadd' 'tmp57' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1536 [4/4] (3.86ns)   --->   "%tmp60 = fadd i32 %tmp62, i32 %tmp61" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1536 'fadd' 'tmp60' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 84> <Delay = 3.86>
ST_110 : Operation 1537 [1/4] (3.86ns)   --->   "%tmp4 = fadd i32 %tmp6, i32 %tmp5" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1537 'fadd' 'tmp4' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1538 [1/4] (3.86ns)   --->   "%tmp7 = fadd i32 %tmp9, i32 %tmp8" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1538 'fadd' 'tmp7' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1539 [1/4] (3.86ns)   --->   "%tmp11 = fadd i32 %tmp13, i32 %tmp12" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1539 'fadd' 'tmp11' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1540 [1/4] (3.86ns)   --->   "%tmp14 = fadd i32 %tmp16, i32 %tmp15" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1540 'fadd' 'tmp14' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1541 [1/4] (3.86ns)   --->   "%tmp19 = fadd i32 %tmp21, i32 %tmp20" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1541 'fadd' 'tmp19' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1542 [2/4] (3.86ns)   --->   "%tmp22 = fadd i32 %tmp24, i32 %tmp23" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1542 'fadd' 'tmp22' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1543 [2/4] (3.86ns)   --->   "%tmp26 = fadd i32 %tmp28, i32 %tmp27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1543 'fadd' 'tmp26' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1544 [2/4] (3.86ns)   --->   "%tmp29 = fadd i32 %tmp31, i32 %tmp30" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1544 'fadd' 'tmp29' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1545 [2/4] (3.86ns)   --->   "%tmp35 = fadd i32 %tmp37, i32 %tmp36" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1545 'fadd' 'tmp35' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1546 [2/4] (3.86ns)   --->   "%tmp38 = fadd i32 %tmp40, i32 %tmp39" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1546 'fadd' 'tmp38' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1547 [2/4] (3.86ns)   --->   "%tmp42 = fadd i32 %tmp44, i32 %tmp43" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1547 'fadd' 'tmp42' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1548 [3/4] (3.86ns)   --->   "%tmp45 = fadd i32 %tmp47, i32 %tmp46" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1548 'fadd' 'tmp45' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1549 [3/4] (3.86ns)   --->   "%tmp50 = fadd i32 %tmp52, i32 %tmp51" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1549 'fadd' 'tmp50' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1550 [3/4] (3.86ns)   --->   "%tmp53 = fadd i32 %tmp55, i32 %tmp54" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1550 'fadd' 'tmp53' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1551 [3/4] (3.86ns)   --->   "%tmp57 = fadd i32 %tmp59, i32 %tmp58" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1551 'fadd' 'tmp57' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1552 [3/4] (3.86ns)   --->   "%tmp60 = fadd i32 %tmp62, i32 %tmp61" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1552 'fadd' 'tmp60' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 85> <Delay = 3.86>
ST_111 : Operation 1553 [4/4] (3.86ns)   --->   "%tmp3 = fadd i32 %tmp7, i32 %tmp4" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1553 'fadd' 'tmp3' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1554 [4/4] (3.86ns)   --->   "%tmp10 = fadd i32 %tmp14, i32 %tmp11" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1554 'fadd' 'tmp10' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1555 [1/4] (3.86ns)   --->   "%tmp22 = fadd i32 %tmp24, i32 %tmp23" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1555 'fadd' 'tmp22' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1556 [1/4] (3.86ns)   --->   "%tmp26 = fadd i32 %tmp28, i32 %tmp27" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1556 'fadd' 'tmp26' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1557 [1/4] (3.86ns)   --->   "%tmp29 = fadd i32 %tmp31, i32 %tmp30" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1557 'fadd' 'tmp29' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1558 [1/4] (3.86ns)   --->   "%tmp35 = fadd i32 %tmp37, i32 %tmp36" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1558 'fadd' 'tmp35' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1559 [1/4] (3.86ns)   --->   "%tmp38 = fadd i32 %tmp40, i32 %tmp39" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1559 'fadd' 'tmp38' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1560 [1/4] (3.86ns)   --->   "%tmp42 = fadd i32 %tmp44, i32 %tmp43" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1560 'fadd' 'tmp42' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1561 [2/4] (3.86ns)   --->   "%tmp45 = fadd i32 %tmp47, i32 %tmp46" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1561 'fadd' 'tmp45' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1562 [2/4] (3.86ns)   --->   "%tmp50 = fadd i32 %tmp52, i32 %tmp51" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1562 'fadd' 'tmp50' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1563 [2/4] (3.86ns)   --->   "%tmp53 = fadd i32 %tmp55, i32 %tmp54" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1563 'fadd' 'tmp53' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1564 [2/4] (3.86ns)   --->   "%tmp57 = fadd i32 %tmp59, i32 %tmp58" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1564 'fadd' 'tmp57' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1565 [2/4] (3.86ns)   --->   "%tmp60 = fadd i32 %tmp62, i32 %tmp61" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1565 'fadd' 'tmp60' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 86> <Delay = 3.86>
ST_112 : Operation 1566 [3/4] (3.86ns)   --->   "%tmp3 = fadd i32 %tmp7, i32 %tmp4" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1566 'fadd' 'tmp3' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1567 [3/4] (3.86ns)   --->   "%tmp10 = fadd i32 %tmp14, i32 %tmp11" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1567 'fadd' 'tmp10' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1568 [4/4] (3.86ns)   --->   "%tmp18 = fadd i32 %tmp22, i32 %tmp19" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1568 'fadd' 'tmp18' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1569 [4/4] (3.86ns)   --->   "%tmp25 = fadd i32 %tmp29, i32 %tmp26" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1569 'fadd' 'tmp25' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1570 [4/4] (3.86ns)   --->   "%tmp34 = fadd i32 %tmp38, i32 %tmp35" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1570 'fadd' 'tmp34' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1571 [1/4] (3.86ns)   --->   "%tmp45 = fadd i32 %tmp47, i32 %tmp46" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1571 'fadd' 'tmp45' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1572 [1/4] (3.86ns)   --->   "%tmp50 = fadd i32 %tmp52, i32 %tmp51" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1572 'fadd' 'tmp50' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1573 [1/4] (3.86ns)   --->   "%tmp53 = fadd i32 %tmp55, i32 %tmp54" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1573 'fadd' 'tmp53' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1574 [1/4] (3.86ns)   --->   "%tmp57 = fadd i32 %tmp59, i32 %tmp58" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1574 'fadd' 'tmp57' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1575 [1/4] (3.86ns)   --->   "%tmp60 = fadd i32 %tmp62, i32 %tmp61" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1575 'fadd' 'tmp60' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 87> <Delay = 3.86>
ST_113 : Operation 1576 [2/4] (3.86ns)   --->   "%tmp3 = fadd i32 %tmp7, i32 %tmp4" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1576 'fadd' 'tmp3' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1577 [2/4] (3.86ns)   --->   "%tmp10 = fadd i32 %tmp14, i32 %tmp11" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1577 'fadd' 'tmp10' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1578 [3/4] (3.86ns)   --->   "%tmp18 = fadd i32 %tmp22, i32 %tmp19" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1578 'fadd' 'tmp18' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1579 [3/4] (3.86ns)   --->   "%tmp25 = fadd i32 %tmp29, i32 %tmp26" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1579 'fadd' 'tmp25' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1580 [3/4] (3.86ns)   --->   "%tmp34 = fadd i32 %tmp38, i32 %tmp35" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1580 'fadd' 'tmp34' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1581 [4/4] (3.86ns)   --->   "%tmp41 = fadd i32 %tmp45, i32 %tmp42" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1581 'fadd' 'tmp41' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1582 [4/4] (3.86ns)   --->   "%tmp49 = fadd i32 %tmp53, i32 %tmp50" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1582 'fadd' 'tmp49' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1583 [4/4] (3.86ns)   --->   "%tmp56 = fadd i32 %tmp60, i32 %tmp57" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1583 'fadd' 'tmp56' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 88> <Delay = 3.86>
ST_114 : Operation 1584 [1/4] (3.86ns)   --->   "%tmp3 = fadd i32 %tmp7, i32 %tmp4" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1584 'fadd' 'tmp3' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1585 [1/4] (3.86ns)   --->   "%tmp10 = fadd i32 %tmp14, i32 %tmp11" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1585 'fadd' 'tmp10' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1586 [2/4] (3.86ns)   --->   "%tmp18 = fadd i32 %tmp22, i32 %tmp19" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1586 'fadd' 'tmp18' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1587 [2/4] (3.86ns)   --->   "%tmp25 = fadd i32 %tmp29, i32 %tmp26" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1587 'fadd' 'tmp25' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1588 [2/4] (3.86ns)   --->   "%tmp34 = fadd i32 %tmp38, i32 %tmp35" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1588 'fadd' 'tmp34' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1589 [3/4] (3.86ns)   --->   "%tmp41 = fadd i32 %tmp45, i32 %tmp42" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1589 'fadd' 'tmp41' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1590 [3/4] (3.86ns)   --->   "%tmp49 = fadd i32 %tmp53, i32 %tmp50" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1590 'fadd' 'tmp49' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1591 [3/4] (3.86ns)   --->   "%tmp56 = fadd i32 %tmp60, i32 %tmp57" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1591 'fadd' 'tmp56' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 89> <Delay = 3.86>
ST_115 : Operation 1592 [4/4] (3.86ns)   --->   "%tmp2 = fadd i32 %tmp10, i32 %tmp3" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1592 'fadd' 'tmp2' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1593 [1/4] (3.86ns)   --->   "%tmp18 = fadd i32 %tmp22, i32 %tmp19" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1593 'fadd' 'tmp18' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1594 [1/4] (3.86ns)   --->   "%tmp25 = fadd i32 %tmp29, i32 %tmp26" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1594 'fadd' 'tmp25' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1595 [1/4] (3.86ns)   --->   "%tmp34 = fadd i32 %tmp38, i32 %tmp35" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1595 'fadd' 'tmp34' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1596 [2/4] (3.86ns)   --->   "%tmp41 = fadd i32 %tmp45, i32 %tmp42" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1596 'fadd' 'tmp41' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1597 [2/4] (3.86ns)   --->   "%tmp49 = fadd i32 %tmp53, i32 %tmp50" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1597 'fadd' 'tmp49' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1598 [2/4] (3.86ns)   --->   "%tmp56 = fadd i32 %tmp60, i32 %tmp57" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1598 'fadd' 'tmp56' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 90> <Delay = 3.86>
ST_116 : Operation 1599 [3/4] (3.86ns)   --->   "%tmp2 = fadd i32 %tmp10, i32 %tmp3" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1599 'fadd' 'tmp2' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1600 [4/4] (3.86ns)   --->   "%tmp17 = fadd i32 %tmp25, i32 %tmp18" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1600 'fadd' 'tmp17' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1601 [1/4] (3.86ns)   --->   "%tmp41 = fadd i32 %tmp45, i32 %tmp42" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1601 'fadd' 'tmp41' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1602 [1/4] (3.86ns)   --->   "%tmp49 = fadd i32 %tmp53, i32 %tmp50" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1602 'fadd' 'tmp49' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1603 [1/4] (3.86ns)   --->   "%tmp56 = fadd i32 %tmp60, i32 %tmp57" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1603 'fadd' 'tmp56' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 91> <Delay = 3.86>
ST_117 : Operation 1604 [2/4] (3.86ns)   --->   "%tmp2 = fadd i32 %tmp10, i32 %tmp3" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1604 'fadd' 'tmp2' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1605 [3/4] (3.86ns)   --->   "%tmp17 = fadd i32 %tmp25, i32 %tmp18" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1605 'fadd' 'tmp17' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1606 [4/4] (3.86ns)   --->   "%tmp33 = fadd i32 %tmp41, i32 %tmp34" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1606 'fadd' 'tmp33' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1607 [4/4] (3.86ns)   --->   "%tmp48 = fadd i32 %tmp56, i32 %tmp49" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1607 'fadd' 'tmp48' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 92> <Delay = 3.86>
ST_118 : Operation 1608 [1/4] (3.86ns)   --->   "%tmp2 = fadd i32 %tmp10, i32 %tmp3" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1608 'fadd' 'tmp2' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1609 [2/4] (3.86ns)   --->   "%tmp17 = fadd i32 %tmp25, i32 %tmp18" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1609 'fadd' 'tmp17' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1610 [3/4] (3.86ns)   --->   "%tmp33 = fadd i32 %tmp41, i32 %tmp34" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1610 'fadd' 'tmp33' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1611 [3/4] (3.86ns)   --->   "%tmp48 = fadd i32 %tmp56, i32 %tmp49" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1611 'fadd' 'tmp48' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 93> <Delay = 3.86>
ST_119 : Operation 1612 [1/4] (3.86ns)   --->   "%tmp17 = fadd i32 %tmp25, i32 %tmp18" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1612 'fadd' 'tmp17' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1613 [2/4] (3.86ns)   --->   "%tmp33 = fadd i32 %tmp41, i32 %tmp34" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1613 'fadd' 'tmp33' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1614 [2/4] (3.86ns)   --->   "%tmp48 = fadd i32 %tmp56, i32 %tmp49" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1614 'fadd' 'tmp48' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 94> <Delay = 3.86>
ST_120 : Operation 1615 [4/4] (3.86ns)   --->   "%tmp1 = fadd i32 %tmp17, i32 %tmp2" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1615 'fadd' 'tmp1' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1616 [1/4] (3.86ns)   --->   "%tmp33 = fadd i32 %tmp41, i32 %tmp34" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1616 'fadd' 'tmp33' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1617 [1/4] (3.86ns)   --->   "%tmp48 = fadd i32 %tmp56, i32 %tmp49" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1617 'fadd' 'tmp48' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 95> <Delay = 3.86>
ST_121 : Operation 1618 [3/4] (3.86ns)   --->   "%tmp1 = fadd i32 %tmp17, i32 %tmp2" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1618 'fadd' 'tmp1' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1619 [4/4] (3.86ns)   --->   "%tmp32 = fadd i32 %tmp48, i32 %tmp33" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1619 'fadd' 'tmp32' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 96> <Delay = 3.86>
ST_122 : Operation 1620 [2/4] (3.86ns)   --->   "%tmp1 = fadd i32 %tmp17, i32 %tmp2" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1620 'fadd' 'tmp1' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1621 [3/4] (3.86ns)   --->   "%tmp32 = fadd i32 %tmp48, i32 %tmp33" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1621 'fadd' 'tmp32' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 97> <Delay = 3.86>
ST_123 : Operation 1622 [1/4] (3.86ns)   --->   "%tmp1 = fadd i32 %tmp17, i32 %tmp2" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1622 'fadd' 'tmp1' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1623 [2/4] (3.86ns)   --->   "%tmp32 = fadd i32 %tmp48, i32 %tmp33" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1623 'fadd' 'tmp32' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 98> <Delay = 3.86>
ST_124 : Operation 1624 [1/4] (3.86ns)   --->   "%tmp32 = fadd i32 %tmp48, i32 %tmp33" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1624 'fadd' 'tmp32' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 99> <Delay = 3.86>
ST_125 : Operation 1625 [4/4] (3.86ns)   --->   "%Result_2_s = fadd i32 %tmp32, i32 %tmp1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1625 'fadd' 'Result_2_s' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 100> <Delay = 3.86>
ST_126 : Operation 1626 [1/1] (0.53ns)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i480, i480 %phi_ln49" [hls/MatrixMultiplication.cpp:30]   --->   Operation 1626 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 1627 [3/4] (3.86ns)   --->   "%Result_2_s = fadd i32 %tmp32, i32 %tmp1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1627 'fadd' 'Result_2_s' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 101> <Delay = 3.86>
ST_127 : Operation 1628 [2/4] (3.86ns)   --->   "%Result_2_s = fadd i32 %tmp32, i32 %tmp1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1628 'fadd' 'Result_2_s' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 102> <Delay = 4.39>
ST_128 : Operation 1629 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Main_loop_i_Main_loop_j_str"   --->   Operation 1629 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_128 : Operation 1630 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1630 'speclooptripcount' 'empty_40' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_128 : Operation 1631 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_8" [hls/MatrixMultiplication.cpp:43]   --->   Operation 1631 'specpipeline' 'specpipeline_ln43' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_128 : Operation 1632 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [hls/MatrixMultiplication.cpp:43]   --->   Operation 1632 'specloopname' 'specloopname_ln43' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_128 : Operation 1633 [1/4] (3.86ns)   --->   "%Result_2_s = fadd i32 %tmp32, i32 %tmp1" [hls/MatrixMultiplication.cpp:46]   --->   Operation 1633 'fadd' 'Result_2_s' <Predicate = (!icmp_ln30)> <Delay = 3.86> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1634 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %Result_2_s" [hls/MatrixMultiplication.cpp:49]   --->   Operation 1634 'bitcast' 'bitcast_ln49' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_128 : Operation 1635 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %bitcast_ln49, i480 %select_ln30_1" [hls/MatrixMultiplication.cpp:49]   --->   Operation 1635 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_128 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %select_ln30_1, i32, i32" [hls/MatrixMultiplication.cpp:30]   --->   Operation 1636 'partselect' 'tmp_122' <Predicate = (!icmp_ln30 & !icmp_ln49)> <Delay = 0.00>
ST_128 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp_123 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %bitcast_ln49, i448 %tmp_122" [hls/MatrixMultiplication.cpp:49]   --->   Operation 1637 'bitconcatenate' 'tmp_123' <Predicate = (!icmp_ln30 & !icmp_ln49)> <Delay = 0.00>
ST_128 : Operation 1638 [1/1] (0.53ns)   --->   "%select_ln49 = select i1 %icmp_ln49, i480, i480 %tmp_123" [hls/MatrixMultiplication.cpp:49]   --->   Operation 1638 'select' 'select_ln49' <Predicate = (!icmp_ln30)> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 1639 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1639 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 129 <SV = 103> <Delay = 5.84>
ST_129 : Operation 1640 [1/1] (5.84ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %aximm1_addr_1, i512 %or_ln, i64, i1 %empty, i1 %empty_39" [hls/MatrixMultiplication.cpp:49]   --->   Operation 1640 'write' 'write_ln49' <Predicate = (icmp_ln49)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 1641 [1/1] (0.00ns)   --->   "%br_ln49 = br void %bb30._crit_edge" [hls/MatrixMultiplication.cpp:49]   --->   Operation 1641 'br' 'br_ln49' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 130 <SV = 74> <Delay = 5.84>
ST_130 : Operation 1642 [68/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1642 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 75> <Delay = 5.84>
ST_131 : Operation 1643 [67/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1643 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 76> <Delay = 5.84>
ST_132 : Operation 1644 [66/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1644 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 77> <Delay = 5.84>
ST_133 : Operation 1645 [65/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1645 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 78> <Delay = 5.84>
ST_134 : Operation 1646 [64/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1646 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 79> <Delay = 5.84>
ST_135 : Operation 1647 [63/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1647 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 80> <Delay = 5.84>
ST_136 : Operation 1648 [62/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1648 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 81> <Delay = 5.84>
ST_137 : Operation 1649 [61/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1649 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 82> <Delay = 5.84>
ST_138 : Operation 1650 [60/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1650 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 83> <Delay = 5.84>
ST_139 : Operation 1651 [59/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1651 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 84> <Delay = 5.84>
ST_140 : Operation 1652 [58/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1652 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 85> <Delay = 5.84>
ST_141 : Operation 1653 [57/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1653 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 86> <Delay = 5.84>
ST_142 : Operation 1654 [56/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1654 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 87> <Delay = 5.84>
ST_143 : Operation 1655 [55/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1655 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 88> <Delay = 5.84>
ST_144 : Operation 1656 [54/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1656 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 89> <Delay = 5.84>
ST_145 : Operation 1657 [53/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1657 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 90> <Delay = 5.84>
ST_146 : Operation 1658 [52/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1658 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 91> <Delay = 5.84>
ST_147 : Operation 1659 [51/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1659 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 92> <Delay = 5.84>
ST_148 : Operation 1660 [50/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1660 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 93> <Delay = 5.84>
ST_149 : Operation 1661 [49/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1661 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 94> <Delay = 5.84>
ST_150 : Operation 1662 [48/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1662 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 95> <Delay = 5.84>
ST_151 : Operation 1663 [47/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1663 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 96> <Delay = 5.84>
ST_152 : Operation 1664 [46/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1664 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 97> <Delay = 5.84>
ST_153 : Operation 1665 [45/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1665 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 154 <SV = 98> <Delay = 5.84>
ST_154 : Operation 1666 [44/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1666 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 99> <Delay = 5.84>
ST_155 : Operation 1667 [43/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1667 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 100> <Delay = 5.84>
ST_156 : Operation 1668 [42/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1668 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 101> <Delay = 5.84>
ST_157 : Operation 1669 [41/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1669 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 102> <Delay = 5.84>
ST_158 : Operation 1670 [40/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1670 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 103> <Delay = 5.84>
ST_159 : Operation 1671 [39/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1671 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 160 <SV = 104> <Delay = 5.84>
ST_160 : Operation 1672 [38/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1672 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 105> <Delay = 5.84>
ST_161 : Operation 1673 [37/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1673 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 106> <Delay = 5.84>
ST_162 : Operation 1674 [36/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1674 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 107> <Delay = 5.84>
ST_163 : Operation 1675 [35/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1675 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 108> <Delay = 5.84>
ST_164 : Operation 1676 [34/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1676 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 109> <Delay = 5.84>
ST_165 : Operation 1677 [33/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1677 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 166 <SV = 110> <Delay = 5.84>
ST_166 : Operation 1678 [32/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1678 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 111> <Delay = 5.84>
ST_167 : Operation 1679 [31/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1679 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 112> <Delay = 5.84>
ST_168 : Operation 1680 [30/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1680 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 113> <Delay = 5.84>
ST_169 : Operation 1681 [29/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1681 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 114> <Delay = 5.84>
ST_170 : Operation 1682 [28/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1682 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 115> <Delay = 5.84>
ST_171 : Operation 1683 [27/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1683 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 172 <SV = 116> <Delay = 5.84>
ST_172 : Operation 1684 [26/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1684 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 117> <Delay = 5.84>
ST_173 : Operation 1685 [25/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1685 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 118> <Delay = 5.84>
ST_174 : Operation 1686 [24/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1686 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 119> <Delay = 5.84>
ST_175 : Operation 1687 [23/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1687 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 120> <Delay = 5.84>
ST_176 : Operation 1688 [22/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1688 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 121> <Delay = 5.84>
ST_177 : Operation 1689 [21/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1689 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 178 <SV = 122> <Delay = 5.84>
ST_178 : Operation 1690 [20/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1690 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 123> <Delay = 5.84>
ST_179 : Operation 1691 [19/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1691 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 124> <Delay = 5.84>
ST_180 : Operation 1692 [18/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1692 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 125> <Delay = 5.84>
ST_181 : Operation 1693 [17/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1693 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 126> <Delay = 5.84>
ST_182 : Operation 1694 [16/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1694 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 127> <Delay = 5.84>
ST_183 : Operation 1695 [15/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1695 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 184 <SV = 128> <Delay = 5.84>
ST_184 : Operation 1696 [14/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1696 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 129> <Delay = 5.84>
ST_185 : Operation 1697 [13/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1697 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 130> <Delay = 5.84>
ST_186 : Operation 1698 [12/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1698 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 131> <Delay = 5.84>
ST_187 : Operation 1699 [11/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1699 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 132> <Delay = 5.84>
ST_188 : Operation 1700 [10/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1700 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 133> <Delay = 5.84>
ST_189 : Operation 1701 [9/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1701 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 190 <SV = 134> <Delay = 5.84>
ST_190 : Operation 1702 [8/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1702 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 135> <Delay = 5.84>
ST_191 : Operation 1703 [7/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1703 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 136> <Delay = 5.84>
ST_192 : Operation 1704 [6/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1704 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 137> <Delay = 5.84>
ST_193 : Operation 1705 [5/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1705 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 138> <Delay = 5.84>
ST_194 : Operation 1706 [4/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1706 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 139> <Delay = 5.84>
ST_195 : Operation 1707 [3/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1707 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 196 <SV = 140> <Delay = 5.84>
ST_196 : Operation 1708 [2/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1708 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 141> <Delay = 5.84>
ST_197 : Operation 1709 [1/68] (5.84ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %aximm1_addr_1" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1709 'writeresp' 'empty_41' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 1710 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [hls/MatrixMultiplication.cpp:51]   --->   Operation 1710 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'Output_r' [19]  (1 ns)

 <State 2>: 5.84ns
The critical path consists of the following:
	'getelementptr' operation ('aximm1_addr', hls/MatrixMultiplication.cpp:24) [26]  (0 ns)
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 3>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 4>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 5>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 6>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 7>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 8>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 9>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 10>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 11>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 12>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 13>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 14>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 15>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 16>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 17>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 18>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 19>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 20>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 21>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 22>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 23>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 24>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 25>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 26>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 27>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 28>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 29>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 30>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 31>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 32>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 33>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 34>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 35>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 36>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 37>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 38>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 39>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 40>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 41>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 42>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 43>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 44>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 45>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 46>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 47>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 48>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 49>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 50>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 51>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 52>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 53>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 54>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 55>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 56>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 57>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 58>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 59>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 60>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 61>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 62>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 63>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 64>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 65>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 66>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 67>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 68>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 69>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 70>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 71>: 5.84ns
The critical path consists of the following:
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:24) [27]  (5.84 ns)

 <State 72>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i', hls/MatrixMultiplication.cpp:24) with incoming values : ('add_ln24', hls/MatrixMultiplication.cpp:24) [34]  (0 ns)
	'mul' operation ('mul_ln27', hls/MatrixMultiplication.cpp:27) [47]  (1.55 ns)

 <State 73>: 1.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln27', hls/MatrixMultiplication.cpp:27) [48]  (1.13 ns)

 <State 74>: 1.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln27', hls/MatrixMultiplication.cpp:27) [48]  (1.13 ns)

 <State 75>: 1.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln27', hls/MatrixMultiplication.cpp:27) [48]  (1.13 ns)

 <State 76>: 1.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln27', hls/MatrixMultiplication.cpp:27) [48]  (1.13 ns)

 <State 77>: 1.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln27', hls/MatrixMultiplication.cpp:27) [48]  (1.13 ns)

 <State 78>: 1.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln27', hls/MatrixMultiplication.cpp:27) [48]  (1.13 ns)

 <State 79>: 1.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln27', hls/MatrixMultiplication.cpp:27) [48]  (1.13 ns)

 <State 80>: 1.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln27', hls/MatrixMultiplication.cpp:27) [48]  (1.13 ns)

 <State 81>: 1.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln27', hls/MatrixMultiplication.cpp:27) [48]  (1.13 ns)

 <State 82>: 0.656ns
The critical path consists of the following:
	'phi' operation ('j_0', hls/MatrixMultiplication.cpp:25) with incoming values : ('add_ln25_8', hls/MatrixMultiplication.cpp:25) [56]  (0 ns)
	'icmp' operation ('icmp_ln26', hls/MatrixMultiplication.cpp:26) [67]  (0.656 ns)

 <State 83>: 5.84ns
The critical path consists of the following:
	bus read on port 'aximm1' (hls/MatrixMultiplication.cpp:26) [84]  (5.84 ns)

 <State 84>: 3.57ns
The critical path consists of the following:
	'mul' operation ('mul_ln26', hls/MatrixMultiplication.cpp:26) [87]  (1.7 ns)
	'add' operation ('add_ln26_10', hls/MatrixMultiplication.cpp:26) [90]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr', hls/MatrixMultiplication.cpp:26) [92]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [96]  (1.16 ns)

 <State 85>: 3.65ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln27', hls/MatrixMultiplication.cpp:27) [105]  (0.593 ns)
	'select' operation ('select_ln27', hls/MatrixMultiplication.cpp:27) [108]  (0 ns)
	'sub' operation ('sub_ln27_1', hls/MatrixMultiplication.cpp:27) [111]  (0.715 ns)
	'lshr' operation ('lshr_ln27', hls/MatrixMultiplication.cpp:27) [119]  (0 ns)
	'and' operation ('and_ln27', hls/MatrixMultiplication.cpp:27) [120]  (0.723 ns)
	'and' operation ('and_ln27_1', hls/MatrixMultiplication.cpp:27) [121]  (0.465 ns)
	'store' operation ('store_ln27', hls/MatrixMultiplication.cpp:27) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_2', hls/MatrixMultiplication.cpp:10 [126]  (1.16 ns)

 <State 86>: 3.57ns
The critical path consists of the following:
	'or' operation ('or_ln26_1', hls/MatrixMultiplication.cpp:26) [168]  (0 ns)
	'mul' operation ('mul_ln26_3', hls/MatrixMultiplication.cpp:26) [170]  (1.7 ns)
	'add' operation ('add_ln26_13', hls/MatrixMultiplication.cpp:26) [173]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_9', hls/MatrixMultiplication.cpp:26) [175]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [178]  (1.16 ns)

 <State 87>: 3.57ns
The critical path consists of the following:
	'or' operation ('or_ln26_2', hls/MatrixMultiplication.cpp:26) [204]  (0 ns)
	'mul' operation ('mul_ln26_4', hls/MatrixMultiplication.cpp:26) [206]  (1.7 ns)
	'add' operation ('add_ln26_14', hls/MatrixMultiplication.cpp:26) [209]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_10', hls/MatrixMultiplication.cpp:26) [211]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [214]  (1.16 ns)

 <State 88>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln26_1', hls/MatrixMultiplication.cpp:26) [249]  (0.705 ns)
	'mul' operation ('mul_ln26_6', hls/MatrixMultiplication.cpp:26) [251]  (1.7 ns)
	'add' operation ('add_ln26_16', hls/MatrixMultiplication.cpp:26) [254]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_12', hls/MatrixMultiplication.cpp:26) [256]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [259]  (1.16 ns)

 <State 89>: 5.84ns
The critical path consists of the following:
	bus read on port 'aximm1' (hls/MatrixMultiplication.cpp:26) [262]  (5.84 ns)

 <State 90>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln26', hls/MatrixMultiplication.cpp:26) [264]  (0.705 ns)
	'mul' operation ('mul_ln26_5', hls/MatrixMultiplication.cpp:26) [266]  (1.7 ns)
	'add' operation ('add_ln26_15', hls/MatrixMultiplication.cpp:26) [269]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_11', hls/MatrixMultiplication.cpp:26) [271]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [274]  (1.16 ns)

 <State 91>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln26_2', hls/MatrixMultiplication.cpp:26) [306]  (0.705 ns)
	'mul' operation ('mul_ln26_7', hls/MatrixMultiplication.cpp:26) [308]  (1.7 ns)
	'add' operation ('add_ln26_17', hls/MatrixMultiplication.cpp:26) [311]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_13', hls/MatrixMultiplication.cpp:26) [313]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [316]  (1.16 ns)

 <State 92>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln26_3', hls/MatrixMultiplication.cpp:26) [342]  (0.705 ns)
	'mul' operation ('mul_ln26_8', hls/MatrixMultiplication.cpp:26) [344]  (1.7 ns)
	'add' operation ('add_ln26_18', hls/MatrixMultiplication.cpp:26) [347]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_14', hls/MatrixMultiplication.cpp:26) [349]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [352]  (1.16 ns)

 <State 93>: 5.84ns
The critical path consists of the following:
	bus read on port 'aximm1' (hls/MatrixMultiplication.cpp:26) [433]  (5.84 ns)

 <State 94>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln26_6', hls/MatrixMultiplication.cpp:26) [420]  (0.705 ns)
	'mul' operation ('mul_ln26_11', hls/MatrixMultiplication.cpp:26) [422]  (1.7 ns)
	'add' operation ('add_ln26_21', hls/MatrixMultiplication.cpp:26) [425]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_17', hls/MatrixMultiplication.cpp:26) [427]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [430]  (1.16 ns)

 <State 95>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln26_7', hls/MatrixMultiplication.cpp:26) [477]  (0.705 ns)
	'mul' operation ('mul_ln26_12', hls/MatrixMultiplication.cpp:26) [479]  (1.7 ns)
	'add' operation ('add_ln26_22', hls/MatrixMultiplication.cpp:26) [482]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_18', hls/MatrixMultiplication.cpp:26) [484]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [487]  (1.16 ns)

 <State 96>: 4.28ns
The critical path consists of the following:
	'add' operation ('add_ln26_8', hls/MatrixMultiplication.cpp:26) [513]  (0.705 ns)
	'mul' operation ('mul_ln26_13', hls/MatrixMultiplication.cpp:26) [515]  (1.7 ns)
	'add' operation ('add_ln26_23', hls/MatrixMultiplication.cpp:26) [518]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_19', hls/MatrixMultiplication.cpp:26) [520]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [523]  (1.16 ns)

 <State 97>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('Buffer_1_addr_20', hls/MatrixMultiplication.cpp:26) [556]  (0 ns)
	'store' operation ('store_ln26', hls/MatrixMultiplication.cpp:26) of constant <constant:_ssdm_op_Write.bram.i384> on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [559]  (1.16 ns)

 <State 98>: 5.84ns
The critical path consists of the following:
	'getelementptr' operation ('aximm1_addr_1', hls/MatrixMultiplication.cpp:30) [588]  (0 ns)
	bus request on port 'aximm1' (hls/MatrixMultiplication.cpp:30) [589]  (5.84 ns)

 <State 99>: 2.89ns
The critical path consists of the following:
	'phi' operation ('i', hls/MatrixMultiplication.cpp:30) with incoming values : ('select_ln30_2', hls/MatrixMultiplication.cpp:30) [593]  (0 ns)
	'add' operation ('add_ln30', hls/MatrixMultiplication.cpp:30) [600]  (0.706 ns)
	'select' operation ('select_ln30_2', hls/MatrixMultiplication.cpp:30) [606]  (0.308 ns)
	'sub' operation ('sub_ln45', hls/MatrixMultiplication.cpp:45) [611]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_2', hls/MatrixMultiplication.cpp:45) [613]  (0 ns)
	'load' operation ('Buffer_1_load', hls/MatrixMultiplication.cpp:45) on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [649]  (1.16 ns)

 <State 100>: 1.87ns
The critical path consists of the following:
	'add' operation ('add_ln45', hls/MatrixMultiplication.cpp:45) [617]  (0.715 ns)
	'getelementptr' operation ('Buffer_1_addr_4', hls/MatrixMultiplication.cpp:45) [619]  (0 ns)
	'load' operation ('Buffer_1_load_2', hls/MatrixMultiplication.cpp:45) on array 'Buffer_1', hls/MatrixMultiplication.cpp:9 [773]  (1.16 ns)

 <State 101>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul', hls/MatrixMultiplication.cpp:45) [655]  (4.9 ns)

 <State 102>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul', hls/MatrixMultiplication.cpp:45) [655]  (4.9 ns)

 <State 103>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul_10', hls/MatrixMultiplication.cpp:45) [767]  (4.9 ns)

 <State 104>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul_21', hls/MatrixMultiplication.cpp:45) [881]  (4.9 ns)

 <State 105>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp5', hls/MatrixMultiplication.cpp:46) [981]  (3.86 ns)

 <State 106>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp5', hls/MatrixMultiplication.cpp:46) [981]  (3.86 ns)

 <State 107>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp4', hls/MatrixMultiplication.cpp:46) [983]  (3.86 ns)

 <State 108>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp4', hls/MatrixMultiplication.cpp:46) [983]  (3.86 ns)

 <State 109>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp4', hls/MatrixMultiplication.cpp:46) [983]  (3.86 ns)

 <State 110>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp4', hls/MatrixMultiplication.cpp:46) [983]  (3.86 ns)

 <State 111>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp3', hls/MatrixMultiplication.cpp:46) [987]  (3.86 ns)

 <State 112>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp3', hls/MatrixMultiplication.cpp:46) [987]  (3.86 ns)

 <State 113>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp3', hls/MatrixMultiplication.cpp:46) [987]  (3.86 ns)

 <State 114>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp3', hls/MatrixMultiplication.cpp:46) [987]  (3.86 ns)

 <State 115>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp2', hls/MatrixMultiplication.cpp:46) [995]  (3.86 ns)

 <State 116>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp2', hls/MatrixMultiplication.cpp:46) [995]  (3.86 ns)

 <State 117>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp2', hls/MatrixMultiplication.cpp:46) [995]  (3.86 ns)

 <State 118>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp2', hls/MatrixMultiplication.cpp:46) [995]  (3.86 ns)

 <State 119>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp17', hls/MatrixMultiplication.cpp:46) [1010]  (3.86 ns)

 <State 120>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp1', hls/MatrixMultiplication.cpp:46) [1011]  (3.86 ns)

 <State 121>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp1', hls/MatrixMultiplication.cpp:46) [1011]  (3.86 ns)

 <State 122>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp1', hls/MatrixMultiplication.cpp:46) [1011]  (3.86 ns)

 <State 123>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp1', hls/MatrixMultiplication.cpp:46) [1011]  (3.86 ns)

 <State 124>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('tmp32', hls/MatrixMultiplication.cpp:46) [1042]  (3.86 ns)

 <State 125>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('Result_2_s', hls/MatrixMultiplication.cpp:46) [1043]  (3.86 ns)

 <State 126>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('Result_2_s', hls/MatrixMultiplication.cpp:46) [1043]  (3.86 ns)

 <State 127>: 3.86ns
The critical path consists of the following:
	'fadd' operation ('Result_2_s', hls/MatrixMultiplication.cpp:46) [1043]  (3.86 ns)

 <State 128>: 4.4ns
The critical path consists of the following:
	'fadd' operation ('Result_2_s', hls/MatrixMultiplication.cpp:46) [1043]  (3.86 ns)
	'select' operation ('select_ln49', hls/MatrixMultiplication.cpp:49) [1055]  (0.538 ns)

 <State 129>: 5.84ns
The critical path consists of the following:
	bus write on port 'aximm1' (hls/MatrixMultiplication.cpp:49) [1049]  (5.84 ns)

 <State 130>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 131>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 132>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 133>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 134>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 135>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 136>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 137>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 138>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 139>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 140>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 141>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 142>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 143>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 144>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 145>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 146>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 147>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 148>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 149>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 150>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 151>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 152>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 153>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 154>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 155>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 156>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 157>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 158>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 159>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 160>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 161>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 162>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 163>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 164>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 165>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 166>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 167>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 168>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 169>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 170>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 171>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 172>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 173>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 174>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 175>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 176>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 177>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 178>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 179>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 180>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 181>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 182>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 183>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 184>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 185>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 186>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 187>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 188>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 189>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 190>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 191>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 192>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 193>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 194>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 195>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 196>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)

 <State 197>: 5.84ns
The critical path consists of the following:
	bus access on port 'aximm1' (hls/MatrixMultiplication.cpp:51) [1058]  (5.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
