// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_local_req_handler (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_tx_meta_dout,
        s_axis_tx_meta_empty_n,
        s_axis_tx_meta_read,
        tx_appMetaFifo_din,
        tx_appMetaFifo_num_data_valid,
        tx_appMetaFifo_fifo_cap,
        tx_appMetaFifo_full_n,
        tx_appMetaFifo_write,
        tx_readReqAddr_push_din,
        tx_readReqAddr_push_num_data_valid,
        tx_readReqAddr_push_fifo_cap,
        tx_readReqAddr_push_full_n,
        tx_readReqAddr_push_write,
        tx_localMemCmdFifo_din,
        tx_localMemCmdFifo_num_data_valid,
        tx_localMemCmdFifo_fifo_cap,
        tx_localMemCmdFifo_full_n,
        tx_localMemCmdFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [183:0] s_axis_tx_meta_dout;
input   s_axis_tx_meta_empty_n;
output   s_axis_tx_meta_read;
output  [255:0] tx_appMetaFifo_din;
input  [5:0] tx_appMetaFifo_num_data_valid;
input  [5:0] tx_appMetaFifo_fifo_cap;
input   tx_appMetaFifo_full_n;
output   tx_appMetaFifo_write;
output  [127:0] tx_readReqAddr_push_din;
input  [1:0] tx_readReqAddr_push_num_data_valid;
input  [1:0] tx_readReqAddr_push_fifo_cap;
input   tx_readReqAddr_push_full_n;
output   tx_readReqAddr_push_write;
output  [143:0] tx_localMemCmdFifo_din;
input  [1:0] tx_localMemCmdFifo_num_data_valid;
input  [1:0] tx_localMemCmdFifo_fifo_cap;
input   tx_localMemCmdFifo_full_n;
output   tx_localMemCmdFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg s_axis_tx_meta_read;
reg[255:0] tx_appMetaFifo_din;
reg tx_appMetaFifo_write;
reg tx_readReqAddr_push_write;
reg tx_localMemCmdFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] lrh_state_load_load_fu_335_p1;
wire   [0:0] tmp_i_nbreadreq_fu_124_p3;
reg    ap_predicate_op24_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] lrh_state_load_reg_674;
reg   [0:0] tmp_i_reg_688;
reg   [31:0] trunc_ln1669_reg_692;
reg    ap_predicate_op80_write_state2;
reg    ap_predicate_op85_write_state2;
reg    ap_predicate_op89_write_state2;
reg    ap_predicate_op94_write_state2;
reg    ap_predicate_op97_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] lrh_state;
reg   [47:0] meta_local_vaddr_V;
reg   [47:0] meta_remote_vaddr_V;
reg   [31:0] meta_length_V_1;
reg   [31:0] meta_op_code_5;
reg   [23:0] meta_qpn_V_1;
reg    s_axis_tx_meta_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_appMetaFifo_blk_n;
reg    tx_readReqAddr_push_blk_n;
reg    tx_localMemCmdFifo_blk_n;
reg   [15:0] reg_331;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] trunc_ln1669_fu_351_p1;
reg   [47:0] meta_remote_vaddr_V_load_reg_678;
wire   [47:0] trunc_ln1669_4_fu_355_p4;
reg   [47:0] trunc_ln1669_4_reg_696;
wire   [31:0] trunc_ln1669_5_fu_367_p4;
reg   [31:0] trunc_ln1669_5_reg_703;
wire   [47:0] laddr_V_fu_379_p4;
reg   [47:0] laddr_V_reg_711;
reg   [23:0] tmp_173_i_reg_717;
wire   [4:0] writeOpcode_2_fu_419_p3;
wire   [4:0] select_ln1639_1_cast_cast_fu_454_p3;
wire   [0:0] icmp_ln1035_2_fu_427_p2;
wire   [4:0] writeOpcode_fu_484_p3;
wire   [0:0] icmp_ln1035_fu_468_p2;
wire   [4:0] select_ln1735_fu_519_p3;
reg   [47:0] ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4;
wire   [47:0] add_ln840_8_fu_433_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_0_i_reg_159;
reg   [47:0] ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4;
wire   [47:0] add_ln840_9_fu_440_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_0_i_reg_168;
reg   [31:0] ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4;
wire   [31:0] add_ln841_5_fu_447_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_meta_length_V_1_new_0_i_reg_177;
reg   [0:0] ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_3_i_reg_186;
reg   [47:0] ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4;
wire   [47:0] add_ln840_fu_498_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_3_i_reg_197;
reg   [47:0] ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4;
wire   [47:0] add_ln840_7_fu_505_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_3_i_reg_207;
reg   [31:0] ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4;
wire   [31:0] add_ln841_fu_512_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_meta_length_V_1_new_3_i_reg_217;
reg   [0:0] ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8;
wire   [0:0] ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_4_i_reg_227;
reg   [47:0] ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_4_i_reg_244;
reg   [47:0] ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_4_i_reg_260;
reg   [31:0] ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8;
wire   [31:0] ap_phi_reg_pp0_iter0_meta_length_V_1_new_4_i_reg_276;
wire   [4:0] ap_phi_reg_pp0_iter0_writeOpcode_3_reg_292;
reg   [4:0] ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292;
wire   [31:0] ap_phi_reg_pp0_iter0_length_reg_301;
reg   [31:0] ap_phi_reg_pp0_iter1_length_reg_301;
wire   [4:0] ap_phi_reg_pp0_iter0_writeOpcode_1_reg_312;
reg   [4:0] ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312;
wire   [255:0] zext_ln1678_fu_564_p1;
reg    ap_block_pp0_stage0_01001;
wire   [255:0] zext_ln1674_fu_588_p1;
wire   [255:0] zext_ln1717_fu_639_p1;
wire   [255:0] zext_ln1742_fu_669_p1;
wire   [0:0] icmp_ln1696_fu_413_p2;
wire   [0:0] icmp_ln1734_fu_478_p2;
wire   [159:0] or_ln1678_1_fu_545_p7;
wire   [159:0] or_ln1678_fu_558_p2;
wire   [159:0] or_ln1674_1_fu_569_p7;
wire   [159:0] or_ln1674_fu_582_p2;
wire   [111:0] tmp_179_i_fu_593_p4;
wire   [111:0] tmp_177_i_fu_611_p5;
wire   [31:0] zext_ln1639_fu_607_p1;
wire   [159:0] tmp_s_fu_626_p7;
wire   [31:0] zext_ln1642_fu_644_p1;
wire   [160:0] or_ln1742_2_i_fu_652_p8;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_207;
reg    ap_condition_191;
reg    ap_condition_232;
reg    ap_condition_251;
reg    ap_condition_316;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 lrh_state = 1'd0;
#0 meta_local_vaddr_V = 48'd0;
#0 meta_remote_vaddr_V = 48'd0;
#0 meta_length_V_1 = 32'd0;
#0 meta_op_code_5 = 32'd0;
#0 meta_qpn_V_1 = 24'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if (((lrh_state_load_load_fu_335_p1 == 1'd1) & (icmp_ln1035_fu_468_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_length_reg_301 <= meta_length_V_1;
        end else if (((lrh_state_load_load_fu_335_p1 == 1'd1) & (icmp_ln1035_fu_468_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_length_reg_301 <= 32'd1408;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_length_reg_301 <= ap_phi_reg_pp0_iter0_length_reg_301;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if (((lrh_state_load_load_fu_335_p1 == 1'd1) & (icmp_ln1035_fu_468_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312 <= writeOpcode_fu_484_p3;
        end else if (((lrh_state_load_load_fu_335_p1 == 1'd1) & (icmp_ln1035_fu_468_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312 <= select_ln1735_fu_519_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312 <= ap_phi_reg_pp0_iter0_writeOpcode_1_reg_312;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if ((1'b1 == ap_condition_251)) begin
            ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292 <= writeOpcode_2_fu_419_p3;
        end else if ((1'b1 == ap_condition_232)) begin
            ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292 <= select_ln1639_1_cast_cast_fu_454_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292 <= ap_phi_reg_pp0_iter0_writeOpcode_3_reg_292;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if (((lrh_state_load_load_fu_335_p1 == 1'd1) & (icmp_ln1035_fu_468_p2 == 1'd0))) begin
            lrh_state <= 1'd0;
        end else if ((1'b1 == ap_condition_232)) begin
            lrh_state <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        laddr_V_reg_711 <= {{s_axis_tx_meta_dout[103:56]}};
        tmp_173_i_reg_717 <= {{s_axis_tx_meta_dout[55:32]}};
        trunc_ln1669_4_reg_696 <= {{s_axis_tx_meta_dout[151:104]}};
        trunc_ln1669_5_reg_703 <= {{s_axis_tx_meta_dout[183:152]}};
        trunc_ln1669_reg_692 <= trunc_ln1669_fu_351_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lrh_state_load_reg_674 <= lrh_state;
        meta_remote_vaddr_V_load_reg_678 <= meta_remote_vaddr_V;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        meta_length_V_1 <= ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8;
        meta_local_vaddr_V <= ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8;
        meta_remote_vaddr_V <= ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        meta_op_code_5 <= trunc_ln1669_fu_351_p1;
        meta_qpn_V_1 <= {{s_axis_tx_meta_dout[55:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd4)) | ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd3))) | ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd0)))) | (~(trunc_ln1669_fu_351_p1 == 32'd0) & ~(trunc_ln1669_fu_351_p1 == 32'd4) & ~(trunc_ln1669_fu_351_p1 == 32'd3) & (tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_331 <= {{s_axis_tx_meta_dout[47:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((lrh_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_688 <= tmp_i_nbreadreq_fu_124_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_207)) begin
        if ((icmp_ln1035_2_fu_427_p2 == 1'd0)) begin
            ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4 = {{s_axis_tx_meta_dout[183:152]}};
        end else if ((icmp_ln1035_2_fu_427_p2 == 1'd1)) begin
            ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4 = add_ln841_5_fu_447_p2;
        end else begin
            ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4 = ap_phi_reg_pp0_iter0_meta_length_V_1_new_0_i_reg_177;
        end
    end else begin
        ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4 = ap_phi_reg_pp0_iter0_meta_length_V_1_new_0_i_reg_177;
    end
end

always @ (*) begin
    if (((lrh_state_load_load_fu_335_p1 == 1'd1) & (icmp_ln1035_fu_468_p2 == 1'd1))) begin
        ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4 = add_ln841_fu_512_p2;
    end else begin
        ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4 = ap_phi_reg_pp0_iter0_meta_length_V_1_new_3_i_reg_217;
    end
end

always @ (*) begin
    if (((((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd4)) | ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd3))) | ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd0)))) begin
        ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8 = {{s_axis_tx_meta_dout[183:152]}};
    end else if ((~(trunc_ln1669_fu_351_p1 == 32'd0) & ~(trunc_ln1669_fu_351_p1 == 32'd4) & ~(trunc_ln1669_fu_351_p1 == 32'd3) & (tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0))) begin
        ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8 = ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4;
    end else if ((lrh_state_load_load_fu_335_p1 == 1'd1)) begin
        ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8 = ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4;
    end else begin
        ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8 = ap_phi_reg_pp0_iter0_meta_length_V_1_new_4_i_reg_276;
    end
end

always @ (*) begin
    if ((lrh_state_load_load_fu_335_p1 == 1'd1)) begin
        if ((icmp_ln1035_fu_468_p2 == 1'd0)) begin
            ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4 = 1'd0;
        end else if ((icmp_ln1035_fu_468_p2 == 1'd1)) begin
            ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4 = 1'd1;
        end else begin
            ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_3_i_reg_186;
        end
    end else begin
        ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_3_i_reg_186;
    end
end

always @ (*) begin
    if ((((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd0)) | ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd4)) | ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd3)) | (~(trunc_ln1669_fu_351_p1 == 32'd0) & ~(trunc_ln1669_fu_351_p1 == 32'd4) & ~(trunc_ln1669_fu_351_p1 == 32'd3) & (tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0)))) begin
        ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 = 1'd1;
    end else if (((tmp_i_nbreadreq_fu_124_p3 == 1'd0) & (lrh_state == 1'd0))) begin
        ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 = 1'd0;
    end else if ((lrh_state_load_load_fu_335_p1 == 1'd1)) begin
        ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 = ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4;
    end else begin
        ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_4_i_reg_227;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_207)) begin
        if ((icmp_ln1035_2_fu_427_p2 == 1'd0)) begin
            ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4 = {{s_axis_tx_meta_dout[103:56]}};
        end else if ((icmp_ln1035_2_fu_427_p2 == 1'd1)) begin
            ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4 = add_ln840_8_fu_433_p2;
        end else begin
            ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_0_i_reg_159;
        end
    end else begin
        ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_0_i_reg_159;
    end
end

always @ (*) begin
    if (((lrh_state_load_load_fu_335_p1 == 1'd1) & (icmp_ln1035_fu_468_p2 == 1'd1))) begin
        ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4 = add_ln840_fu_498_p2;
    end else begin
        ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_3_i_reg_197;
    end
end

always @ (*) begin
    if (((((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd4)) | ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd3))) | ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd0)))) begin
        ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8 = {{s_axis_tx_meta_dout[103:56]}};
    end else if ((~(trunc_ln1669_fu_351_p1 == 32'd0) & ~(trunc_ln1669_fu_351_p1 == 32'd4) & ~(trunc_ln1669_fu_351_p1 == 32'd3) & (tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0))) begin
        ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8 = ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4;
    end else if ((lrh_state_load_load_fu_335_p1 == 1'd1)) begin
        ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8 = ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4;
    end else begin
        ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_4_i_reg_244;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_207)) begin
        if ((icmp_ln1035_2_fu_427_p2 == 1'd0)) begin
            ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4 = {{s_axis_tx_meta_dout[151:104]}};
        end else if ((icmp_ln1035_2_fu_427_p2 == 1'd1)) begin
            ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4 = add_ln840_9_fu_440_p2;
        end else begin
            ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4 = ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_0_i_reg_168;
        end
    end else begin
        ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4 = ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_0_i_reg_168;
    end
end

always @ (*) begin
    if (((lrh_state_load_load_fu_335_p1 == 1'd1) & (icmp_ln1035_fu_468_p2 == 1'd1))) begin
        ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4 = add_ln840_7_fu_505_p2;
    end else begin
        ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4 = ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_3_i_reg_207;
    end
end

always @ (*) begin
    if (((((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd4)) | ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd3))) | ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (trunc_ln1669_fu_351_p1 == 32'd0)))) begin
        ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8 = {{s_axis_tx_meta_dout[151:104]}};
    end else if ((~(trunc_ln1669_fu_351_p1 == 32'd0) & ~(trunc_ln1669_fu_351_p1 == 32'd4) & ~(trunc_ln1669_fu_351_p1 == 32'd3) & (tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0))) begin
        ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8 = ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4;
    end else if ((lrh_state_load_load_fu_335_p1 == 1'd1)) begin
        ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8 = ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4;
    end else begin
        ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8 = ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_4_i_reg_260;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op24_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        s_axis_tx_meta_blk_n = s_axis_tx_meta_empty_n;
    end else begin
        s_axis_tx_meta_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op24_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_axis_tx_meta_read = 1'b1;
    end else begin
        s_axis_tx_meta_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op85_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op80_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op97_write_state2 == 1'b1)) | ((lrh_state_load_reg_674 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_appMetaFifo_blk_n = tx_appMetaFifo_full_n;
    end else begin
        tx_appMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_316)) begin
        if ((lrh_state_load_reg_674 == 1'd1)) begin
            tx_appMetaFifo_din = zext_ln1742_fu_669_p1;
        end else if ((ap_predicate_op97_write_state2 == 1'b1)) begin
            tx_appMetaFifo_din = zext_ln1717_fu_639_p1;
        end else if ((ap_predicate_op85_write_state2 == 1'b1)) begin
            tx_appMetaFifo_din = zext_ln1674_fu_588_p1;
        end else if ((ap_predicate_op80_write_state2 == 1'b1)) begin
            tx_appMetaFifo_din = zext_ln1678_fu_564_p1;
        end else begin
            tx_appMetaFifo_din = 'bx;
        end
    end else begin
        tx_appMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op85_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op80_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op97_write_state2 == 1'b1)) | ((lrh_state_load_reg_674 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_appMetaFifo_write = 1'b1;
    end else begin
        tx_appMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op94_write_state2 == 1'b1))) begin
        tx_localMemCmdFifo_blk_n = tx_localMemCmdFifo_full_n;
    end else begin
        tx_localMemCmdFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op94_write_state2 == 1'b1))) begin
        tx_localMemCmdFifo_write = 1'b1;
    end else begin
        tx_localMemCmdFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op89_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_readReqAddr_push_blk_n = tx_readReqAddr_push_full_n;
    end else begin
        tx_readReqAddr_push_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op89_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_readReqAddr_push_write = 1'b1;
    end else begin
        tx_readReqAddr_push_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln840_7_fu_505_p2 = (meta_remote_vaddr_V + 48'd1408);

assign add_ln840_8_fu_433_p2 = (laddr_V_fu_379_p4 + 48'd1408);

assign add_ln840_9_fu_440_p2 = (trunc_ln1669_4_fu_355_p4 + 48'd1408);

assign add_ln840_fu_498_p2 = (meta_local_vaddr_V + 48'd1408);

assign add_ln841_5_fu_447_p2 = ($signed(trunc_ln1669_5_fu_367_p4) + $signed(32'd4294965888));

assign add_ln841_fu_512_p2 = ($signed(meta_length_V_1) + $signed(32'd4294965888));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op24_read_state1 == 1'b1) & (s_axis_tx_meta_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_localMemCmdFifo_full_n == 1'b0) & (ap_predicate_op94_write_state2 == 1'b1)) | ((ap_predicate_op89_write_state2 == 1'b1) & (tx_readReqAddr_push_full_n == 1'b0)) | ((ap_predicate_op85_write_state2 == 1'b1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op80_write_state2 == 1'b1) & (tx_appMetaFifo_full_n == 1'b0)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op97_write_state2 == 1'b1)) | ((lrh_state_load_reg_674 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op24_read_state1 == 1'b1) & (s_axis_tx_meta_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_localMemCmdFifo_full_n == 1'b0) & (ap_predicate_op94_write_state2 == 1'b1)) | ((ap_predicate_op89_write_state2 == 1'b1) & (tx_readReqAddr_push_full_n == 1'b0)) | ((ap_predicate_op85_write_state2 == 1'b1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op80_write_state2 == 1'b1) & (tx_appMetaFifo_full_n == 1'b0)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op97_write_state2 == 1'b1)) | ((lrh_state_load_reg_674 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op24_read_state1 == 1'b1) & (s_axis_tx_meta_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_localMemCmdFifo_full_n == 1'b0) & (ap_predicate_op94_write_state2 == 1'b1)) | ((ap_predicate_op89_write_state2 == 1'b1) & (tx_readReqAddr_push_full_n == 1'b0)) | ((ap_predicate_op85_write_state2 == 1'b1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op80_write_state2 == 1'b1) & (tx_appMetaFifo_full_n == 1'b0)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op97_write_state2 == 1'b1)) | ((lrh_state_load_reg_674 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op24_read_state1 == 1'b1) & (s_axis_tx_meta_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((tx_localMemCmdFifo_full_n == 1'b0) & (ap_predicate_op94_write_state2 == 1'b1)) | ((ap_predicate_op89_write_state2 == 1'b1) & (tx_readReqAddr_push_full_n == 1'b0)) | ((ap_predicate_op85_write_state2 == 1'b1) & (tx_appMetaFifo_full_n == 1'b0)) | ((ap_predicate_op80_write_state2 == 1'b1) & (tx_appMetaFifo_full_n == 1'b0)) | ((tx_appMetaFifo_full_n == 1'b0) & (ap_predicate_op97_write_state2 == 1'b1)) | ((lrh_state_load_reg_674 == 1'd1) & (tx_appMetaFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_191 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_207 = (~(trunc_ln1669_fu_351_p1 == 32'd0) & ~(trunc_ln1669_fu_351_p1 == 32'd4) & ~(trunc_ln1669_fu_351_p1 == 32'd3) & (tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0));
end

always @ (*) begin
    ap_condition_232 = (~(trunc_ln1669_fu_351_p1 == 32'd0) & ~(trunc_ln1669_fu_351_p1 == 32'd4) & ~(trunc_ln1669_fu_351_p1 == 32'd3) & (tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (icmp_ln1035_2_fu_427_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_251 = (~(trunc_ln1669_fu_351_p1 == 32'd0) & ~(trunc_ln1669_fu_351_p1 == 32'd4) & ~(trunc_ln1669_fu_351_p1 == 32'd3) & (tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0) & (icmp_ln1035_2_fu_427_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_316 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_length_reg_301 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_length_V_1_new_0_i_reg_177 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_length_V_1_new_3_i_reg_217 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_length_V_1_new_4_i_reg_276 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_3_i_reg_186 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_4_i_reg_227 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_0_i_reg_159 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_3_i_reg_197 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_4_i_reg_244 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_0_i_reg_168 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_3_i_reg_207 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_4_i_reg_260 = 'bx;

assign ap_phi_reg_pp0_iter0_writeOpcode_1_reg_312 = 'bx;

assign ap_phi_reg_pp0_iter0_writeOpcode_3_reg_292 = 'bx;

always @ (*) begin
    ap_predicate_op24_read_state1 = ((tmp_i_nbreadreq_fu_124_p3 == 1'd1) & (lrh_state == 1'd0));
end

always @ (*) begin
    ap_predicate_op80_write_state2 = ((trunc_ln1669_reg_692 == 32'd4) & (tmp_i_reg_688 == 1'd1) & (lrh_state_load_reg_674 == 1'd0));
end

always @ (*) begin
    ap_predicate_op85_write_state2 = ((trunc_ln1669_reg_692 == 32'd0) & (tmp_i_reg_688 == 1'd1) & (lrh_state_load_reg_674 == 1'd0));
end

always @ (*) begin
    ap_predicate_op89_write_state2 = ((((trunc_ln1669_reg_692 == 32'd3) & (tmp_i_reg_688 == 1'd1) & (lrh_state_load_reg_674 == 1'd0)) | ((trunc_ln1669_reg_692 == 32'd4) & (tmp_i_reg_688 == 1'd1) & (lrh_state_load_reg_674 == 1'd0))) | ((trunc_ln1669_reg_692 == 32'd0) & (tmp_i_reg_688 == 1'd1) & (lrh_state_load_reg_674 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op94_write_state2 = (~(trunc_ln1669_reg_692 == 32'd3) & ~(trunc_ln1669_reg_692 == 32'd0) & ~(trunc_ln1669_reg_692 == 32'd4) & (tmp_i_reg_688 == 1'd1) & (lrh_state_load_reg_674 == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_write_state2 = (~(trunc_ln1669_reg_692 == 32'd3) & ~(trunc_ln1669_reg_692 == 32'd0) & ~(trunc_ln1669_reg_692 == 32'd4) & (tmp_i_reg_688 == 1'd1) & (lrh_state_load_reg_674 == 1'd0));
end

assign icmp_ln1035_2_fu_427_p2 = ((trunc_ln1669_5_fu_367_p4 > 32'd1408) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_468_p2 = ((meta_length_V_1 > 32'd1408) ? 1'b1 : 1'b0);

assign icmp_ln1696_fu_413_p2 = ((trunc_ln1669_fu_351_p1 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln1734_fu_478_p2 = ((meta_op_code_5 == 32'd2) ? 1'b1 : 1'b0);

assign laddr_V_fu_379_p4 = {{s_axis_tx_meta_dout[103:56]}};

assign lrh_state_load_load_fu_335_p1 = lrh_state;

assign or_ln1674_1_fu_569_p7 = {{{{{{trunc_ln1669_5_reg_703}, {16'd0}}, {trunc_ln1669_4_reg_696}}, {8'd0}}, {tmp_173_i_reg_717}}, {32'd0}};

assign or_ln1674_fu_582_p2 = (or_ln1674_1_fu_569_p7 | 160'd12);

assign or_ln1678_1_fu_545_p7 = {{{{{{trunc_ln1669_5_reg_703}, {16'd0}}, {trunc_ln1669_4_reg_696}}, {8'd0}}, {tmp_173_i_reg_717}}, {32'd0}};

assign or_ln1678_fu_558_p2 = (or_ln1678_1_fu_545_p7 | 160'd29);

assign or_ln1742_2_i_fu_652_p8 = {{{{{{{{{{{{1'd0}, {ap_phi_reg_pp0_iter1_length_reg_301}}}, {16'd0}}}, {meta_remote_vaddr_V_load_reg_678}}}, {8'd0}}}, {meta_qpn_V_1}}}, {zext_ln1642_fu_644_p1}};

assign select_ln1639_1_cast_cast_fu_454_p3 = ((icmp_ln1696_fu_413_p2[0:0] == 1'b1) ? 5'd25 : 5'd6);

assign select_ln1735_fu_519_p3 = ((icmp_ln1734_fu_478_p2[0:0] == 1'b1) ? 5'd26 : 5'd7);

assign tmp_177_i_fu_611_p5 = {{{{trunc_ln1669_5_reg_703}, {16'd0}}, {laddr_V_reg_711}}, {reg_331}};

assign tmp_179_i_fu_593_p4 = {{{laddr_V_reg_711}, {48'd0}}, {reg_331}};

assign tmp_i_nbreadreq_fu_124_p3 = s_axis_tx_meta_empty_n;

assign tmp_s_fu_626_p7 = {{{{{{trunc_ln1669_5_reg_703}, {16'd0}}, {trunc_ln1669_4_reg_696}}, {8'd0}}, {tmp_173_i_reg_717}}, {zext_ln1639_fu_607_p1}};

assign trunc_ln1669_4_fu_355_p4 = {{s_axis_tx_meta_dout[151:104]}};

assign trunc_ln1669_5_fu_367_p4 = {{s_axis_tx_meta_dout[183:152]}};

assign trunc_ln1669_fu_351_p1 = s_axis_tx_meta_dout[31:0];

assign tx_localMemCmdFifo_din = tmp_177_i_fu_611_p5;

assign tx_readReqAddr_push_din = tmp_179_i_fu_593_p4;

assign writeOpcode_2_fu_419_p3 = ((icmp_ln1696_fu_413_p2[0:0] == 1'b1) ? 5'd24 : 5'd10);

assign writeOpcode_fu_484_p3 = ((icmp_ln1734_fu_478_p2[0:0] == 1'b1) ? 5'd27 : 5'd8);

assign zext_ln1639_fu_607_p1 = ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292;

assign zext_ln1642_fu_644_p1 = ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312;

assign zext_ln1674_fu_588_p1 = or_ln1674_fu_582_p2;

assign zext_ln1678_fu_564_p1 = or_ln1678_fu_558_p2;

assign zext_ln1717_fu_639_p1 = tmp_s_fu_626_p7;

assign zext_ln1742_fu_669_p1 = or_ln1742_2_i_fu_652_p8;

endmodule //rocev2_top_local_req_handler
