module clock(
	output reg clk
);

always begin
	clk = 1;
	#50
	clk = 0;
	#50
end

endmodule
