Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan  7 16:31:59 2025
| Host         : DESKTOP-5CM83PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_uart_fifo_axi_wrapper_timing_summary_routed.rpt -pb zynq_uart_fifo_axi_wrapper_timing_summary_routed.pb -rpx zynq_uart_fifo_axi_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_uart_fifo_axi_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   2           
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.414        0.000                      0                 1378        0.089        0.000                      0                 1378        9.020        0.000                       0                   661  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.717        0.000                      0                 1329        0.089        0.000                      0                 1329        9.020        0.000                       0                   661  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              12.414        0.000                      0                   49        0.380        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.994ns (15.412%)  route 5.456ns (84.588%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.699     2.993    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y94         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.885     4.297    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.299     4.596 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1/O
                         net (fo=1, routed)           0.412     5.008    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0/O
                         net (fo=15, routed)          3.667     8.799    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_S_TICK
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.152     8.951 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.492     9.443    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_next
    SLICE_X9Y44          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y44          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[1]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.413    22.159    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.159    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.994ns (15.412%)  route 5.456ns (84.588%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.699     2.993    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y94         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.885     4.297    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.299     4.596 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1/O
                         net (fo=1, routed)           0.412     5.008    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0/O
                         net (fo=15, routed)          3.667     8.799    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_S_TICK
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.152     8.951 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.492     9.443    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_next
    SLICE_X9Y44          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y44          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[2]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.413    22.159    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.159    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.994ns (15.412%)  route 5.456ns (84.588%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.699     2.993    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y94         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.885     4.297    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.299     4.596 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1/O
                         net (fo=1, routed)           0.412     5.008    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0/O
                         net (fo=15, routed)          3.667     8.799    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_S_TICK
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.152     8.951 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.492     9.443    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_next
    SLICE_X9Y44          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y44          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[3]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X9Y44          FDCE (Setup_fdce_C_CE)      -0.413    22.159    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.159    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             12.810ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 0.994ns (15.638%)  route 5.362ns (84.362%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.699     2.993    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y94         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.885     4.297    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.299     4.596 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1/O
                         net (fo=1, routed)           0.412     5.008    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0/O
                         net (fo=15, routed)          3.667     8.799    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_S_TICK
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.152     8.951 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.398     9.349    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_next
    SLICE_X9Y45          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y45          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[0]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.413    22.159    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.159    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 12.810    

Slack (MET) :             13.042ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 3.203ns (48.286%)  route 3.430ns (51.714%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.692     2.986    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/S_AXI_ACLK
    SLICE_X27Y88         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.419     3.405 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           1.208     4.613    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_DVSR[2]
    SLICE_X27Y92         LUT1 (Prop_lut1_I0_O)        0.296     4.909 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.909    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.459 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.459    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry__0_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.687    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry__1_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.000 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry__2/O[3]
                         net (fo=1, routed)           1.203     7.203    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2[16]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.306     7.509 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.509    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next1_carry__0_i_3_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.059 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.059    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next1_carry__0_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.287 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next1_carry__1/CO[2]
                         net (fo=11, routed)          1.019     9.306    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/load
    SLICE_X28Y93         LUT3 (Prop_lut3_I2_O)        0.313     9.619 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.619    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg[6]_i_1_n_0
    SLICE_X28Y93         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.525    22.704    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X28Y93         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[6]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X28Y93         FDCE (Setup_fdce_C_D)        0.031    22.662    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 13.042    

Slack (MET) :             13.056ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 3.233ns (48.519%)  route 3.430ns (51.481%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.692     2.986    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/S_AXI_ACLK
    SLICE_X27Y88         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.419     3.405 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           1.208     4.613    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_DVSR[2]
    SLICE_X27Y92         LUT1 (Prop_lut1_I0_O)        0.296     4.909 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry_i_3/O
                         net (fo=1, routed)           0.000     4.909    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry_i_3_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.459 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.459    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.573    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry__0_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.687    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry__1_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.000 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2_carry__2/O[3]
                         net (fo=1, routed)           1.203     7.203    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next2[16]
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.306     7.509 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.509    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next1_carry__0_i_3_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.059 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.059    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next1_carry__0_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.287 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_next1_carry__1/CO[2]
                         net (fo=11, routed)          1.019     9.306    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/load
    SLICE_X28Y93         LUT4 (Prop_lut4_I3_O)        0.343     9.649 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.649    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg[7]_i_1_n_0
    SLICE_X28Y93         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.525    22.704    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X28Y93         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[7]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X28Y93         FDCE (Setup_fdce_C_D)        0.075    22.706    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 13.056    

Slack (MET) :             13.061ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.316ns (19.949%)  route 5.281ns (80.051%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.699     2.993    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y94         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.885     4.297    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.299     4.596 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1/O
                         net (fo=1, routed)           0.412     5.008    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0/O
                         net (fo=15, routed)          3.532     8.664    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_S_TICK
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.146     8.810 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg[2]_i_2/O
                         net (fo=2, routed)           0.452     9.262    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_next
    SLICE_X8Y46          LUT4 (Prop_lut4_I2_O)        0.328     9.590 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.590    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg[1]_i_1_n_0
    SLICE_X8Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X8Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[1]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X8Y46          FDCE (Setup_fdce_C_D)        0.079    22.651    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                 13.061    

Slack (MET) :             13.071ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 1.345ns (20.299%)  route 5.281ns (79.701%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.699     2.993    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y94         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.885     4.297    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.299     4.596 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1/O
                         net (fo=1, routed)           0.412     5.008    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0/O
                         net (fo=15, routed)          3.532     8.664    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_S_TICK
    SLICE_X8Y46          LUT5 (Prop_lut5_I4_O)        0.146     8.810 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg[2]_i_2/O
                         net (fo=2, routed)           0.452     9.262    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_next
    SLICE_X8Y46          LUT5 (Prop_lut5_I3_O)        0.357     9.619 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.619    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg[2]_i_1_n_0
    SLICE_X8Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X8Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[2]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X8Y46          FDCE (Setup_fdce_C_D)        0.118    22.690    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 13.071    

Slack (MET) :             13.102ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.966ns (15.312%)  route 5.343ns (84.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.699     2.993    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y94         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.885     4.297    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.299     4.596 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1/O
                         net (fo=1, routed)           0.412     5.008    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0/O
                         net (fo=15, routed)          3.667     8.799    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_S_TICK
    SLICE_X9Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.923 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.379     9.302    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_next_0
    SLICE_X8Y45          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X8Y45          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_reg_reg[0]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X8Y45          FDCE (Setup_fdce_C_CE)      -0.169    22.403    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.403    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                 13.102    

Slack (MET) :             13.102ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.966ns (15.312%)  route 5.343ns (84.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.699     2.993    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y94         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDCE (Prop_fdce_C_Q)         0.419     3.412 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/Q
                         net (fo=4, routed)           0.885     4.297    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]
    SLICE_X29Y94         LUT6 (Prop_lut6_I3_O)        0.299     4.596 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1/O
                         net (fo=1, routed)           0.412     5.008    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0_i_1_n_0
    SLICE_X29Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.132 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/o_TICK_INST_0/O
                         net (fo=15, routed)          3.667     8.799    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_S_TICK
    SLICE_X9Y45          LUT4 (Prop_lut4_I1_O)        0.124     8.923 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_reg[7]_i_1/O
                         net (fo=8, routed)           0.379     9.302    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_next_0
    SLICE_X8Y45          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X8Y45          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_reg_reg[1]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X8Y45          FDCE (Setup_fdce_C_CE)      -0.169    22.403    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.403    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                 13.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.576     0.912    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/S_AXI_ACLK
    SLICE_X29Y96         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.106     1.145    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X30Y96         SRLC32E                                      r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.057    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.543%)  route 0.226ns (54.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.656     0.992    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.226     1.359    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.407 r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.407    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.558     0.894    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X33Y93         FDRE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.117     1.151    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X34Y94         SRLC32E                                      r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.825     1.191    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.557     0.893    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X33Y90         FDRE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.117     1.150    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X34Y91         SRLC32E                                      r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.824     1.190    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.041    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.600%)  route 0.190ns (57.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.659     0.995    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.326    zynq_uart_fifo_axi_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.885     1.251    zynq_uart_fifo_axi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.487%)  route 0.114ns (43.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.574     0.910    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/S_AXI_ACLK
    SLICE_X26Y98         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.114     1.172    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X26Y97         SRLC32E                                      r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.055    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/rdy_tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.748%)  route 0.142ns (50.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.596     0.932    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/rdy_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/rdy_tick_reg_reg/Q
                         net (fo=1, routed)           0.142     1.215    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    RAMB18_X0Y18         FIFO18E1                                     r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.908     1.274    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X0Y18         FIFO18E1                                     r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                         clock pessimism             -0.283     0.991    
    RAMB18_X0Y18         FIFO18E1 (Hold_fifo18e1_RDCLK_RDEN)
                                                      0.106     1.097    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.572     0.908    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y58         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.049 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.104    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X27Y58         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.842     1.208    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y58         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y58         FDPE (Hold_fdpe_C_D)         0.075     0.983    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.669%)  route 0.077ns (29.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.558     0.894    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/S_AXI_ACLK
    SLICE_X33Y96         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/axi_lite_slave/inst/axi_awready_reg/Q
                         net (fo=11, routed)          0.077     1.112    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.157 r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.157    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_state__0[0]
    SLICE_X32Y96         FDSE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.825     1.191    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y96         FDSE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y96         FDSE (Hold_fdse_C_D)         0.121     1.028    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.577     0.913    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X31Y97         FDRE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[40]/Q
                         net (fo=1, routed)           0.087     1.141    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[40]
    SLICE_X30Y97         LUT3 (Prop_lut3_I2_O)        0.048     1.189 r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[40]_i_1/O
                         net (fo=1, routed)           0.000     1.189    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[40]_i_1_n_0
    SLICE_X30Y97         FDRE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.845     1.211    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.131     1.057    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y34    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y34    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y18    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X33Y100   zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X31Y91    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X33Y93    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X33Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X31Y88    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X26Y88    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X26Y88    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X26Y91    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X26Y91    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X26Y88    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X26Y88    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X26Y91    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X26Y91    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.980         10.000      9.020      SLICE_X30Y90    zynq_uart_fifo_axi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.414ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.642ns (9.704%)  route 5.974ns (90.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          4.969     9.754    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_RESET
    SLICE_X9Y46          FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.405    22.167    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 12.414    

Slack (MET) :             12.414ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/rdy_tick_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.642ns (9.704%)  route 5.974ns (90.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          4.969     9.754    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_RESET
    SLICE_X9Y46          FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/rdy_tick_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/rdy_tick_reg_reg/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.405    22.167    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/rdy_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 12.414    

Slack (MET) :             12.421ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.642ns (9.715%)  route 5.966ns (90.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          4.961     9.746    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_RESET
    SLICE_X9Y44          FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y44          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[1]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X9Y44          FDCE (Recov_fdce_C_CLR)     -0.405    22.167    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.421    

Slack (MET) :             12.421ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.642ns (9.715%)  route 5.966ns (90.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          4.961     9.746    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_RESET
    SLICE_X9Y44          FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y44          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[2]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X9Y44          FDCE (Recov_fdce_C_CLR)     -0.405    22.167    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.421    

Slack (MET) :             12.421ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.642ns (9.715%)  route 5.966ns (90.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          4.961     9.746    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_RESET
    SLICE_X9Y44          FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y44          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[3]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X9Y44          FDCE (Recov_fdce_C_CLR)     -0.405    22.167    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 12.421    

Slack (MET) :             12.458ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.642ns (9.704%)  route 5.974ns (90.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          4.969     9.754    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_RESET
    SLICE_X8Y46          FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X8Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[2]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X8Y46          FDCE (Recov_fdce_C_CLR)     -0.361    22.211    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 12.458    

Slack (MET) :             12.460ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/tx_reg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.642ns (9.704%)  route 5.974ns (90.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          4.969     9.754    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_RESET
    SLICE_X9Y46          FDPE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/tx_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y46          FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/tx_reg_reg/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X9Y46          FDPE (Recov_fdpe_C_PRE)     -0.359    22.213    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 12.460    

Slack (MET) :             12.500ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.642ns (9.704%)  route 5.974ns (90.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          4.969     9.754    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_RESET
    SLICE_X8Y46          FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X8Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X8Y46          FDCE (Recov_fdce_C_CLR)     -0.319    22.253    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.253    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 12.500    

Slack (MET) :             12.500ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.642ns (9.704%)  route 5.974ns (90.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          4.969     9.754    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_RESET
    SLICE_X8Y46          FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X8Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[0]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X8Y46          FDCE (Recov_fdce_C_CLR)     -0.319    22.253    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.253    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 12.500    

Slack (MET) :             12.500ns  (required time - arrival time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.642ns (9.704%)  route 5.974ns (90.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          4.969     9.754    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_RESET
    SLICE_X8Y46          FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.580    22.760    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X8Y46          FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[1]/C
                         clock pessimism              0.115    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X8Y46          FDCE (Recov_fdce_C_CLR)     -0.319    22.253    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.253    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 12.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.572     0.908    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y58         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDPE (Prop_fdpe_C_Q)         0.128     1.036 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.155    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X27Y59         FDPE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.842     1.208    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y59         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.284     0.924    
    SLICE_X27Y59         FDPE (Remov_fdpe_C_PRE)     -0.149     0.775    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.548     0.884    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y77         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDPE (Prop_fdpe_C_Q)         0.148     1.032 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.183     1.214    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X33Y77         FDPE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.812     1.178    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X33Y77         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.281     0.897    
    SLICE_X33Y77         FDPE (Remov_fdpe_C_PRE)     -0.148     0.749    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.209ns (21.786%)  route 0.750ns (78.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.640     0.976    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.342     1.482    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          0.408     1.935    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_RESET
    SLICE_X29Y94         FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y94         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[1]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X29Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.209ns (21.786%)  route 0.750ns (78.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.640     0.976    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.342     1.482    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          0.408     1.935    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_RESET
    SLICE_X29Y94         FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y94         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X29Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.209ns (20.237%)  route 0.824ns (79.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.640     0.976    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.342     1.482    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          0.482     2.009    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_RESET
    SLICE_X29Y93         FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y93         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[2]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.209ns (20.237%)  route 0.824ns (79.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.640     0.976    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.342     1.482    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          0.482     2.009    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_RESET
    SLICE_X29Y93         FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y93         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[3]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.209ns (20.237%)  route 0.824ns (79.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.640     0.976    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.342     1.482    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          0.482     2.009    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_RESET
    SLICE_X29Y93         FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y93         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.209ns (20.237%)  route 0.824ns (79.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.640     0.976    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.342     1.482    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          0.482     2.009    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_RESET
    SLICE_X29Y93         FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X29Y93         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[9]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X29Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.152%)  route 0.828ns (79.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.640     0.976    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.342     1.482    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          0.486     2.013    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_RESET
    SLICE_X28Y93         FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X28Y93         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.209ns (20.152%)  route 0.828ns (79.848%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.640     0.976    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.342     1.482    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.527 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          0.486     2.013    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_RESET
    SLICE_X28Y93         FDCE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.844     1.210    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/i_CLK
    SLICE_X28Y93         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X28Y93         FDCE (Remov_fdce_C_CLR)     -0.092     1.083    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/baudrate_generator/inst/r_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.930    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.031ns  (logic 0.124ns (6.107%)  route 1.907ns (93.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.907     1.907    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.031 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.031    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y103        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.699     2.878    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y103        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.045ns (5.187%)  route 0.823ns (94.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.823     0.823    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y103        LUT1 (Prop_lut1_I0_O)        0.045     0.868 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.868    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y103        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.930     1.296    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y103        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.127ns  (logic 0.642ns (12.522%)  route 4.485ns (87.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          3.480     8.265    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X27Y58         FDPE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.520     2.699    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y58         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.127ns  (logic 0.642ns (12.522%)  route 4.485ns (87.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          3.480     8.265    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X27Y58         FDPE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.520     2.699    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y58         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.044ns  (logic 0.642ns (15.874%)  route 3.402ns (84.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          2.397     7.182    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X32Y77         FDPE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.465     2.644    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y77         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.044ns  (logic 0.642ns (15.874%)  route 3.402ns (84.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.844     3.138    zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  zynq_uart_fifo_axi_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           1.005     4.661    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Op1[0]
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.785 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/not_rst/Res[0]_INST_0/O
                         net (fo=51, routed)          2.397     7.182    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X32Y77         FDPE                                         f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.465     2.644    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y77         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.613ns  (logic 0.580ns (22.201%)  route 2.033ns (77.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.693     2.987    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y59         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDPE (Prop_fdpe_C_Q)         0.456     3.443 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.616     4.059    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X26Y58         LUT2 (Prop_lut2_I0_O)        0.124     4.183 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           1.416     5.600    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_rst_i
    RAMB18_X0Y18         FIFO18E1                                     f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.624     2.803    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X0Y18         FIFO18E1                                     r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.595%)  route 1.878ns (76.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.635     2.929    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X33Y77         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.456     3.385 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.783     4.168    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X32Y78         LUT2 (Prop_lut2_I0_O)        0.124     4.292 f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           1.095     5.387    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_rst_i
    RAMB18_X2Y34         FIFO18E1                                     f  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.518     2.697    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/clk
    RAMB18_X2Y34         FIFO18E1                                     r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.331ns  (logic 0.478ns (35.900%)  route 0.853ns (64.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.694     2.988    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.478     3.466 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.853     4.319    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.520     2.699    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.331ns  (logic 0.478ns (35.900%)  route 0.853ns (64.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.638     2.932    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.853     4.263    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.467     2.646    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[0]/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.580ns (52.913%)  route 0.516ns (47.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.693     2.987    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y59         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDPE (Prop_fdpe_C_Q)         0.456     3.443 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.516     3.959    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X27Y59         LUT2 (Prop_lut2_I0_O)        0.124     4.083 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     4.083    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1_n_0
    SLICE_X27Y59         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.519     2.698    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y59         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.441%)  route 0.505ns (46.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.635     2.929    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X33Y77         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.456     3.385 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.505     3.890    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X33Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.014 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     4.014    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_i_1_n_0
    SLICE_X33Y77         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.465     2.644    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X33Y77         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.548     0.884    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.056     1.103    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.813     1.179    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.548     0.884    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.056     1.103    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.813     1.179    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.572     0.908    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.056     1.127    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.842     1.208    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.572     0.908    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.056     1.127    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.842     1.208    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.572     0.908    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y59         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.049 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.079     1.128    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X26Y59         SRL16E                                       r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.842     1.208    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y59         SRL16E                                       r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.548     0.884    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.116     1.148    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.813     1.179    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.749%)  route 0.117ns (44.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.548     0.884    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.117     1.149    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.813     1.179    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X32Y78         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.572     0.908    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.148     1.056 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.116     1.172    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.842     1.208    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[1]/C

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.516%)  route 0.191ns (57.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.548     0.884    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X33Y77         FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDPE (Prop_fdpe_C_Q)         0.141     1.025 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.191     1.215    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X34Y77         SRL16E                                       r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.812     1.178    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X34Y77         SRL16E                                       r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4/CLK

Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.329%)  route 0.171ns (53.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.572     0.908    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.148     1.056 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.171     1.227    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.842     1.208    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X26Y58         FDRE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.power_on_wr_rst_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_TX_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.616ns  (logic 4.028ns (37.942%)  route 6.588ns (62.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.756     3.050    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y46          FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDPE (Prop_fdpe_C_Q)         0.456     3.506 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/tx_reg_reg/Q
                         net (fo=1, routed)           6.588    10.094    o_TX_0_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.572    13.666 r  o_TX_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.666    o_TX_0
    L15                                                               r  o_TX_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_TX_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.084ns  (logic 1.414ns (34.612%)  route 2.670ns (65.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.596     0.932    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/i_CLK
    SLICE_X9Y46          FDPE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.072 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_tx/inst/tx_reg_reg/Q
                         net (fo=1, routed)           2.670     3.743    o_TX_0_OBUF
    L15                  OBUF (Prop_obuf_I_O)         1.273     5.015 r  o_TX_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.015    o_TX_0
    L15                                                               r  o_TX_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.766ns  (logic 1.789ns (23.031%)  route 5.977ns (76.969%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          5.494     7.034    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.158 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.483     7.642    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X30Y82         LUT4 (Prop_lut4_I2_O)        0.124     7.766 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.766    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X30Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.517     2.696    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X30Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.762ns  (logic 1.789ns (23.043%)  route 5.973ns (76.957%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          5.301     6.842    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.966 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[1]_i_3/O
                         net (fo=2, routed)           0.672     7.638    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[1]_i_3_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.762 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.762    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[1]_i_1_n_0
    SLICE_X30Y81         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.515     2.694    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X30Y81         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[1]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.758ns  (logic 1.781ns (22.952%)  route 5.977ns (77.048%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          5.494     7.034    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.158 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.483     7.642    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X30Y82         LUT5 (Prop_lut5_I3_O)        0.116     7.758 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.758    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X30Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.517     2.696    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X30Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.534ns  (logic 1.789ns (23.740%)  route 5.745ns (76.260%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          5.301     6.842    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.966 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[1]_i_3/O
                         net (fo=2, routed)           0.444     7.410    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[1]_i_3_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.534 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.534    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[0]_i_1_n_0
    SLICE_X31Y81         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.515     2.694    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y81         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[0]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.470ns  (logic 2.039ns (27.291%)  route 5.431ns (72.709%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          4.769     6.309    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X30Y82         LUT5 (Prop_lut5_I2_O)        0.150     6.459 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[2]_i_5/O
                         net (fo=1, routed)           0.662     7.122    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[2]_i_5_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I4_O)        0.348     7.470 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.470    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[2]_i_1_n_0
    SLICE_X30Y81         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.515     2.694    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X30Y81         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[2]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.014ns  (logic 1.815ns (25.871%)  route 5.199ns (74.129%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 r  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          4.627     6.168    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.292 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.572     6.864    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[2]_i_3_n_0
    SLICE_X31Y82         LUT5 (Prop_lut5_I4_O)        0.150     7.014 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.014    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[2]_i_1_n_0
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.517     2.696    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.988ns  (logic 1.789ns (25.595%)  route 5.199ns (74.405%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 r  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          4.627     6.168    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.292 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.572     6.864    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[2]_i_3_n_0
    SLICE_X31Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.988 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.988    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[1]_i_1_n_0
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.517     2.696    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.795ns  (logic 1.693ns (24.910%)  route 5.102ns (75.090%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 r  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          4.627     6.168    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT5 (Prop_lut5_I0_O)        0.152     6.320 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.475     6.795    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[3]_i_2_n_0
    SLICE_X31Y83         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.518     2.697    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y83         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 1.665ns (24.501%)  route 5.129ns (75.499%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          4.645     6.185    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.484     6.794    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_next
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.517     2.696    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 1.665ns (24.501%)  route 5.129ns (75.499%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          4.645     6.185    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.309 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.484     6.794    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_next
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         1.517     2.696    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.308ns (14.643%)  route 1.794ns (85.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          1.794     2.102    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X32Y85         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.820     1.186    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X32Y85         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/b_reg_reg[7]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.387ns  (logic 0.353ns (14.779%)  route 2.034ns (85.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          2.034     2.342    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT6 (Prop_lut6_I2_O)        0.045     2.387 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.387    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[0]_i_1_n_0
    SLICE_X31Y83         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.837     1.203    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y83         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.530ns  (logic 0.354ns (13.984%)  route 2.176ns (86.016%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          2.176     2.484    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X30Y82         LUT5 (Prop_lut5_I0_O)        0.046     2.530 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.530    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X30Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.836     1.202    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X30Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.597ns  (logic 0.353ns (13.581%)  route 2.245ns (86.419%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          2.117     2.424    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.045     2.469 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.128     2.597    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_next
    SLICE_X31Y83         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.837     1.203    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y83         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[0]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.597ns  (logic 0.353ns (13.581%)  route 2.245ns (86.419%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          2.117     2.424    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.045     2.469 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.128     2.597    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_next
    SLICE_X31Y83         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.837     1.203    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y83         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.620ns  (logic 0.353ns (13.465%)  route 2.267ns (86.535%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          2.118     2.426    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT5 (Prop_lut5_I0_O)        0.045     2.471 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.149     2.620    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[3]_i_2_n_0
    SLICE_X31Y83         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.837     1.203    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y83         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[3]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.648ns  (logic 0.353ns (13.322%)  route 2.295ns (86.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          2.117     2.424    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.045     2.469 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.178     2.648    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_next
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.836     1.202    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.648ns  (logic 0.353ns (13.322%)  route 2.295ns (86.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 f  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 f  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          2.117     2.424    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT6 (Prop_lut6_I3_O)        0.045     2.469 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.178     2.648    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_next
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.836     1.202    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[2]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.689ns  (logic 0.353ns (13.120%)  route 2.336ns (86.880%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          2.336     2.644    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X30Y81         LUT6 (Prop_lut6_I1_O)        0.045     2.689 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.689    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg[1]_i_1_n_0
    SLICE_X30Y81         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.835     1.201    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X30Y81         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/n_reg_reg[1]/C

Slack:                    inf
  Source:                 i_RX_0
                            (input port)
  Destination:            zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.705ns  (logic 0.398ns (14.705%)  route 2.307ns (85.295%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  i_RX_0 (IN)
                         net (fo=0)                   0.000     0.000    i_RX_0
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  i_RX_0_IBUF_inst/O
                         net (fo=12, routed)          2.118     2.426    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_RX
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.045     2.471 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[2]_i_3/O
                         net (fo=2, routed)           0.189     2.660    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[2]_i_3_n_0
    SLICE_X31Y82         LUT4 (Prop_lut4_I3_O)        0.045     2.705 r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.705    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg[1]_i_1_n_0
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_uart_fifo_axi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_uart_fifo_axi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=661, routed)         0.836     1.202    zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/i_CLK
    SLICE_X31Y82         FDCE                                         r  zynq_uart_fifo_axi_i/uart_fifo_axi_hw_0/uart_rx/inst/s_reg_reg[1]/C





