# Machine generated using scripts/missing.py, commit f413e7a
ADC10:
  ADC10AE0:
    _add:
      ADC10AE0:
        bitOffset: 0
        bitWidth: 8
        description: ADC10 Analog Enable 0 register
    ADC10AE0: [0, 255]
  ADC10DTC1:
    _add:
      ADC10DTC1:
        bitOffset: 0
        bitWidth: 8
        description: ADC10 Data Transfer Control 1 register
    ADC10DTC1: [0, 255]
  ADC10MEM:
    _add:
      ADC10MEM:
        bitOffset: 0
        bitWidth: 16
        description: ADC10 Memory register
    ADC10MEM: [0, 65535]
  ADC10SA:
    _add:
      ADC10SA:
        bitOffset: 0
        bitWidth: 16
        description: ADC10 Data Transfer Start Address register
    ADC10SA: [0, 65535]
