# README
- This folder contains SystemVerilog testbench and it's relevant files.
- There should be seperate subfolder for each testbench top.
- The subfolder name must correspond to the testbench top module's name.
- Please put only one module in each file.
- Please make sure that the file name corresponds to the module name followed be their respective extension.