// xc2v40
chip CHIP0 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double e 0, // X4
		clb + io double e 1, // X5
		// clock spine
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		bram, // X8
		clb + io double e 0, // X9
		clb + io double e 1, // X10
		io, // X11
	}
	col_clk X6;
	rows {
		null, // Y0
		// clock row
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y5
		io double n 1, // Y6
		io double n 0, // Y7
		io double n 1, // Y8
		// clock row
		null, // Y9
	}
	row_pci Y5;
	row_hclk Y1 = Y0..Y5;
	row_hclk Y9 = Y5..Y10;
	cfg_io D0 = IOB_S10_1;
	cfg_io D1 = IOB_S10_0;
	cfg_io D2 = IOB_S9_1;
	cfg_io D3 = IOB_S9_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S10_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S10_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N9_3, vn IOB_N9_2;
	dci 2 = vp IOB_E8_1, vn IOB_E8_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci alt 4 = vp IOB_S9_1, vn IOB_S9_0;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W8_1, vn IOB_W8_0;
}

// xc2v80
chip CHIP1 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double e 0, // X4
		clb + io double e 1, // X5
		// clock spine
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		bram, // X8
		clb + io double e 0, // X9
		clb + io double e 1, // X10
		io, // X11
	}
	col_clk X6;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y9
		io double n 1, // Y10
		io double n 0, // Y11
		io double n 1, // Y12
		// clock row
		io double n 0, // Y13
		io double n 1, // Y14
		io double n 0, // Y15
		io double n 1, // Y16
		null, // Y17
	}
	row_pci Y9;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y18;
	cfg_io D0 = IOB_S10_1;
	cfg_io D1 = IOB_S10_0;
	cfg_io D2 = IOB_S9_1;
	cfg_io D3 = IOB_S9_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S10_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S10_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N9_3, vn IOB_N9_2;
	dci 2 = vp IOB_E16_1, vn IOB_E16_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci alt 4 = vp IOB_S9_1, vn IOB_S9_0;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W16_1, vn IOB_W16_0;
}

// xc2v250
chip CHIP2 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		bram, // X8
		clb + io double e 0, // X9
		clb + io double e 1, // X10
		// clock spine
		clb + io double w 0, // X11
		clb + io double w 1, // X12
		bram, // X13
		clb + io double e 0, // X14
		clb + io double e 1, // X15
		clb + io double e 0, // X16
		clb + io double e 1, // X17
		bram, // X18
		clb + io double e 0, // X19
		clb + io double e 1, // X20
		io, // X21
	}
	col_clk X11;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y13
		io double n 1, // Y14
		io double n 0, // Y15
		io double n 1, // Y16
		io double n 0, // Y17
		io double n 1, // Y18
		io double n 0, // Y19
		io double n 1, // Y20
		// clock row
		io double n 0, // Y21
		io double n 1, // Y22
		io double n 0, // Y23
		io double n 1, // Y24
		null, // Y25
	}
	row_pci Y13;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y26;
	cfg_io D0 = IOB_S20_1;
	cfg_io D1 = IOB_S20_0;
	cfg_io D2 = IOB_S19_1;
	cfg_io D3 = IOB_S19_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S20_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S20_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N19_3, vn IOB_N19_2;
	dci 2 = vp IOB_E24_1, vn IOB_E24_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S17_1, vn IOB_S17_0;
	dci alt 4 = vp IOB_S19_1, vn IOB_S19_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W24_1, vn IOB_W24_0;
}

// xc2v500
chip CHIP3 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		bram, // X12
		clb + io double e 0, // X13
		clb + io double e 1, // X14
		// clock spine
		clb + io double w 0, // X15
		clb + io double w 1, // X16
		bram, // X17
		clb + io double e 0, // X18
		clb + io double e 1, // X19
		clb + io double e 0, // X20
		clb + io double e 1, // X21
		clb + io double e 0, // X22
		clb + io double e 1, // X23
		clb + io double e 0, // X24
		clb + io double e 1, // X25
		bram, // X26
		clb + io double e 0, // X27
		clb + io double e 1, // X28
		io, // X29
	}
	col_clk X15;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y17
		io double n 1, // Y18
		io double n 0, // Y19
		io double n 1, // Y20
		// clock row
		io double n 0, // Y21
		io double n 1, // Y22
		io double n 0, // Y23
		io double n 1, // Y24
		// clock break
		io double n 0, // Y25
		io double n 1, // Y26
		io double n 0, // Y27
		io double n 1, // Y28
		// clock row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		null, // Y33
	}
	row_pci Y17;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y17;
	row_hclk Y21 = Y17..Y25;
	row_hclk Y29 = Y25..Y34;
	cfg_io D0 = IOB_S28_1;
	cfg_io D1 = IOB_S28_0;
	cfg_io D2 = IOB_S27_1;
	cfg_io D3 = IOB_S27_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S28_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S28_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N27_3, vn IOB_N27_2;
	dci 2 = vp IOB_E32_1, vn IOB_E32_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S25_1, vn IOB_S25_0;
	dci alt 4 = vp IOB_S27_1, vn IOB_S27_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W32_1, vn IOB_W32_0;
}

// xc2v1000 xq2v1000 xqr2v1000
chip CHIP4 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		bram, // X16
		clb + io double e 0, // X17
		clb + io double e 1, // X18
		// clock spine
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		bram, // X21
		clb + io double e 0, // X22
		clb + io double e 1, // X23
		clb + io double e 0, // X24
		clb + io double e 1, // X25
		clb + io double e 0, // X26
		clb + io double e 1, // X27
		clb + io double e 0, // X28
		clb + io double e 1, // X29
		clb + io double e 0, // X30
		clb + io double e 1, // X31
		clb + io double e 0, // X32
		clb + io double e 1, // X33
		bram, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		io, // X37
	}
	col_clk X19;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y21
		io double n 1, // Y22
		io double n 0, // Y23
		io double n 1, // Y24
		io double n 0, // Y25
		io double n 1, // Y26
		io double n 0, // Y27
		io double n 1, // Y28
		// clock row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		// clock break
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		null, // Y41
	}
	row_pci Y21;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y33;
	row_hclk Y37 = Y33..Y42;
	cfg_io D0 = IOB_S36_1;
	cfg_io D1 = IOB_S36_0;
	cfg_io D2 = IOB_S35_1;
	cfg_io D3 = IOB_S35_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S36_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S36_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N35_3, vn IOB_N35_2;
	dci 2 = vp IOB_E40_1, vn IOB_E40_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S33_1, vn IOB_S33_0;
	dci alt 4 = vp IOB_S35_1, vn IOB_S35_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W40_1, vn IOB_W40_0;
}

// xc2v1500
chip CHIP5 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io double w 0, // X16
		clb + io double w 1, // X17
		clb + io double w 0, // X18
		clb + io double w 1, // X19
		bram, // X20
		clb + io double e 0, // X21
		clb + io double e 1, // X22
		// clock spine
		clb + io double w 0, // X23
		clb + io double w 1, // X24
		bram, // X25
		clb + io double e 0, // X26
		clb + io double e 1, // X27
		clb + io double e 0, // X28
		clb + io double e 1, // X29
		clb + io double e 0, // X30
		clb + io double e 1, // X31
		clb + io double e 0, // X32
		clb + io double e 1, // X33
		clb + io double e 0, // X34
		clb + io double e 1, // X35
		clb + io double e 0, // X36
		clb + io double e 1, // X37
		clb + io double e 0, // X38
		clb + io double e 1, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		bram, // X42
		clb + io double e 0, // X43
		clb + io double e 1, // X44
		io, // X45
	}
	col_clk X23;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock row
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y25
		io double n 1, // Y26
		io double n 0, // Y27
		io double n 1, // Y28
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		// clock row
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		// clock break
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		// clock row
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		null, // Y49
	}
	row_pci Y25;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y45 = Y41..Y50;
	cfg_io D0 = IOB_S44_1;
	cfg_io D1 = IOB_S44_0;
	cfg_io D2 = IOB_S43_1;
	cfg_io D3 = IOB_S43_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S44_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S44_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N43_3, vn IOB_N43_2;
	dci 2 = vp IOB_E48_1, vn IOB_E48_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S41_1, vn IOB_S41_0;
	dci alt 4 = vp IOB_S43_1, vn IOB_S43_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W48_1, vn IOB_W48_0;
}

// xc2v2000
chip CHIP6 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io double w 0, // X16
		clb + io double w 1, // X17
		clb + io double w 0, // X18
		clb + io double w 1, // X19
		clb + io double w 0, // X20
		clb + io double w 1, // X21
		clb + io double w 0, // X22
		clb + io double w 1, // X23
		bram, // X24
		clb + io double e 0, // X25
		clb + io double e 1, // X26
		// clock spine
		clb + io double w 0, // X27
		clb + io double w 1, // X28
		bram, // X29
		clb + io double e 0, // X30
		clb + io double e 1, // X31
		clb + io double e 0, // X32
		clb + io double e 1, // X33
		clb + io double e 0, // X34
		clb + io double e 1, // X35
		clb + io double e 0, // X36
		clb + io double e 1, // X37
		clb + io double e 0, // X38
		clb + io double e 1, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		clb + io double e 0, // X42
		clb + io double e 1, // X43
		clb + io double e 0, // X44
		clb + io double e 1, // X45
		clb + io double e 0, // X46
		clb + io double e 1, // X47
		clb + io double e 0, // X48
		clb + io double e 1, // X49
		bram, // X50
		clb + io double e 0, // X51
		clb + io double e 1, // X52
		io, // X53
	}
	col_clk X27;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		// clock break
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		null, // Y57
	}
	row_pci Y29;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y58;
	cfg_io D0 = IOB_S52_1;
	cfg_io D1 = IOB_S52_0;
	cfg_io D2 = IOB_S51_1;
	cfg_io D3 = IOB_S51_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S52_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S52_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N51_3, vn IOB_N51_2;
	dci 2 = vp IOB_E56_1, vn IOB_E56_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S49_1, vn IOB_S49_0;
	dci alt 4 = vp IOB_S51_1, vn IOB_S51_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W56_1, vn IOB_W56_0;
}

// xc2v3000 xq2v3000 xqr2v3000
chip CHIP7 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		bram, // X16
		clb + io double w 0, // X17
		clb + io double w 1, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb + io double w 0, // X23
		clb + io double w 1, // X24
		clb + io double w 0, // X25
		clb + io double w 1, // X26
		clb + io double w 0, // X27
		clb + io double w 1, // X28
		bram, // X29
		clb + io double e 0, // X30
		clb + io double e 1, // X31
		// clock spine
		clb + io double w 0, // X32
		clb + io double w 1, // X33
		bram, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		clb + io double e 0, // X37
		clb + io double e 1, // X38
		clb + io double e 0, // X39
		clb + io double e 1, // X40
		clb + io double e 0, // X41
		clb + io double e 1, // X42
		clb + io double e 0, // X43
		clb + io double e 1, // X44
		clb + io double e 0, // X45
		clb + io double e 1, // X46
		bram, // X47
		clb + io double e 0, // X48
		clb + io double e 1, // X49
		clb + io double e 0, // X50
		clb + io double e 1, // X51
		clb + io double e 0, // X52
		clb + io double e 1, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		clb + io double e 0, // X56
		clb + io double e 1, // X57
		clb + io double e 0, // X58
		clb + io double e 1, // X59
		bram, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		io, // X63
	}
	col_clk X32;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock break
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock row
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		// clock row
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		// clock break
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		// clock break
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		// clock row
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		null, // Y65
	}
	row_pci Y33;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y17;
	row_hclk Y25 = Y17..Y33;
	row_hclk Y41 = Y33..Y49;
	row_hclk Y53 = Y49..Y57;
	row_hclk Y61 = Y57..Y66;
	cfg_io D0 = IOB_S62_1;
	cfg_io D1 = IOB_S62_0;
	cfg_io D2 = IOB_S61_1;
	cfg_io D3 = IOB_S61_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S62_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S62_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N61_3, vn IOB_N61_2;
	dci 2 = vp IOB_E64_1, vn IOB_E64_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S59_1, vn IOB_S59_0;
	dci alt 4 = vp IOB_S61_1, vn IOB_S61_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W64_1, vn IOB_W64_0;
}

// xc2v4000
chip CHIP8 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io double w 0, // X16
		clb + io double w 1, // X17
		clb + io double w 0, // X18
		clb + io double w 1, // X19
		bram, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb + io double w 0, // X23
		clb + io double w 1, // X24
		clb + io double w 0, // X25
		clb + io double w 1, // X26
		clb + io double w 0, // X27
		clb + io double w 1, // X28
		clb + io double w 0, // X29
		clb + io double w 1, // X30
		clb + io double w 0, // X31
		clb + io double w 1, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		bram, // X37
		clb + io double e 0, // X38
		clb + io double e 1, // X39
		// clock spine
		clb + io double w 0, // X40
		clb + io double w 1, // X41
		bram, // X42
		clb + io double e 0, // X43
		clb + io double e 1, // X44
		clb + io double e 0, // X45
		clb + io double e 1, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb + io double e 0, // X51
		clb + io double e 1, // X52
		clb + io double e 0, // X53
		clb + io double e 1, // X54
		clb + io double e 0, // X55
		clb + io double e 1, // X56
		clb + io double e 0, // X57
		clb + io double e 1, // X58
		bram, // X59
		clb + io double e 0, // X60
		clb + io double e 1, // X61
		clb + io double e 0, // X62
		clb + io double e 1, // X63
		clb + io double e 0, // X64
		clb + io double e 1, // X65
		clb + io double e 0, // X66
		clb + io double e 1, // X67
		clb + io double e 0, // X68
		clb + io double e 1, // X69
		clb + io double e 0, // X70
		clb + io double e 1, // X71
		clb + io double e 0, // X72
		clb + io double e 1, // X73
		clb + io double e 0, // X74
		clb + io double e 1, // X75
		bram, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		io, // X79
	}
	col_clk X40;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock row
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock break
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		// clock row
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		// clock row
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		// clock break
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		// clock row
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		// clock break
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock row
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		null, // Y81
	}
	row_pci Y41;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y49 = Y41..Y57;
	row_hclk Y65 = Y57..Y73;
	row_hclk Y77 = Y73..Y82;
	cfg_io D0 = IOB_S78_1;
	cfg_io D1 = IOB_S78_0;
	cfg_io D2 = IOB_S77_1;
	cfg_io D3 = IOB_S77_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S78_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S78_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N77_3, vn IOB_N77_2;
	dci 2 = vp IOB_E80_1, vn IOB_E80_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S75_1, vn IOB_S75_0;
	dci alt 4 = vp IOB_S77_1, vn IOB_S77_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W80_1, vn IOB_W80_0;
}

// xc2v6000 xq2v6000 xqr2v6000
chip CHIP9 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io double w 0, // X16
		clb + io double w 1, // X17
		clb + io double w 0, // X18
		clb + io double w 1, // X19
		clb + io double w 0, // X20
		clb + io double w 1, // X21
		clb + io double w 0, // X22
		clb + io double w 1, // X23
		bram, // X24
		clb + io double w 0, // X25
		clb + io double w 1, // X26
		clb + io double w 0, // X27
		clb + io double w 1, // X28
		clb + io double w 0, // X29
		clb + io double w 1, // X30
		clb + io double w 0, // X31
		clb + io double w 1, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb + io double w 0, // X37
		clb + io double w 1, // X38
		clb + io double w 0, // X39
		clb + io double w 1, // X40
		clb + io double w 0, // X41
		clb + io double w 1, // X42
		clb + io double w 0, // X43
		clb + io double w 1, // X44
		bram, // X45
		clb + io double e 0, // X46
		clb + io double e 1, // X47
		// clock spine
		clb + io double w 0, // X48
		clb + io double w 1, // X49
		bram, // X50
		clb + io double e 0, // X51
		clb + io double e 1, // X52
		clb + io double e 0, // X53
		clb + io double e 1, // X54
		clb + io double e 0, // X55
		clb + io double e 1, // X56
		clb + io double e 0, // X57
		clb + io double e 1, // X58
		clb + io double e 0, // X59
		clb + io double e 1, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb + io double e 0, // X65
		clb + io double e 1, // X66
		clb + io double e 0, // X67
		clb + io double e 1, // X68
		clb + io double e 0, // X69
		clb + io double e 1, // X70
		bram, // X71
		clb + io double e 0, // X72
		clb + io double e 1, // X73
		clb + io double e 0, // X74
		clb + io double e 1, // X75
		clb + io double e 0, // X76
		clb + io double e 1, // X77
		clb + io double e 0, // X78
		clb + io double e 1, // X79
		clb + io double e 0, // X80
		clb + io double e 1, // X81
		clb + io double e 0, // X82
		clb + io double e 1, // X83
		clb + io double e 0, // X84
		clb + io double e 1, // X85
		clb + io double e 0, // X86
		clb + io double e 1, // X87
		clb + io double e 0, // X88
		clb + io double e 1, // X89
		clb + io double e 0, // X90
		clb + io double e 1, // X91
		bram, // X92
		clb + io double e 0, // X93
		clb + io double e 1, // X94
		io, // X95
	}
	col_clk X48;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock break
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock row
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		// clock break
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		// clock row
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		io double s 0, // Y45
		io double s 1, // Y46
		io double s 0, // Y47
		io double s 1, // Y48
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		// clock row
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		// clock break
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		// clock row
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		// clock break
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock row
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		// clock break
		io double n 0, // Y89
		io double n 1, // Y90
		io double n 0, // Y91
		io double n 1, // Y92
		// clock row
		io double n 0, // Y93
		io double n 1, // Y94
		io double n 0, // Y95
		io double n 1, // Y96
		null, // Y97
	}
	row_pci Y49;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y17;
	row_hclk Y25 = Y17..Y33;
	row_hclk Y41 = Y33..Y49;
	row_hclk Y57 = Y49..Y65;
	row_hclk Y73 = Y65..Y81;
	row_hclk Y85 = Y81..Y89;
	row_hclk Y93 = Y89..Y98;
	cfg_io D0 = IOB_S94_1;
	cfg_io D1 = IOB_S94_0;
	cfg_io D2 = IOB_S93_1;
	cfg_io D3 = IOB_S93_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S94_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S94_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N93_3, vn IOB_N93_2;
	dci 2 = vp IOB_E96_1, vn IOB_E96_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S91_1, vn IOB_S91_0;
	dci alt 4 = vp IOB_S93_1, vn IOB_S93_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W96_1, vn IOB_W96_0;
}

// xc2v8000
chip CHIP10 {
	kind virtex2;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io double w 0, // X4
		clb + io double w 1, // X5
		clb + io double w 0, // X6
		clb + io double w 1, // X7
		clb + io double w 0, // X8
		clb + io double w 1, // X9
		clb + io double w 0, // X10
		clb + io double w 1, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io double w 0, // X16
		clb + io double w 1, // X17
		clb + io double w 0, // X18
		clb + io double w 1, // X19
		clb + io double w 0, // X20
		clb + io double w 1, // X21
		clb + io double w 0, // X22
		clb + io double w 1, // X23
		clb + io double w 0, // X24
		clb + io double w 1, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		bram, // X28
		clb + io double w 0, // X29
		clb + io double w 1, // X30
		clb + io double w 0, // X31
		clb + io double w 1, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb + io double w 0, // X37
		clb + io double w 1, // X38
		clb + io double w 0, // X39
		clb + io double w 1, // X40
		clb + io double w 0, // X41
		clb + io double w 1, // X42
		clb + io double w 0, // X43
		clb + io double w 1, // X44
		clb + io double w 0, // X45
		clb + io double w 1, // X46
		clb + io double w 0, // X47
		clb + io double w 1, // X48
		clb + io double w 0, // X49
		clb + io double w 1, // X50
		clb + io double w 0, // X51
		clb + io double w 1, // X52
		bram, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		// clock spine
		clb + io double w 0, // X56
		clb + io double w 1, // X57
		bram, // X58
		clb + io double e 0, // X59
		clb + io double e 1, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb + io double e 0, // X65
		clb + io double e 1, // X66
		clb + io double e 0, // X67
		clb + io double e 1, // X68
		clb + io double e 0, // X69
		clb + io double e 1, // X70
		clb + io double e 0, // X71
		clb + io double e 1, // X72
		clb + io double e 0, // X73
		clb + io double e 1, // X74
		clb + io double e 0, // X75
		clb + io double e 1, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		clb + io double e 0, // X79
		clb + io double e 1, // X80
		clb + io double e 0, // X81
		clb + io double e 1, // X82
		bram, // X83
		clb + io double e 0, // X84
		clb + io double e 1, // X85
		clb + io double e 0, // X86
		clb + io double e 1, // X87
		clb + io double e 0, // X88
		clb + io double e 1, // X89
		clb + io double e 0, // X90
		clb + io double e 1, // X91
		clb + io double e 0, // X92
		clb + io double e 1, // X93
		clb + io double e 0, // X94
		clb + io double e 1, // X95
		clb + io double e 0, // X96
		clb + io double e 1, // X97
		clb + io double e 0, // X98
		clb + io double e 1, // X99
		clb + io double e 0, // X100
		clb + io double e 1, // X101
		clb + io double e 0, // X102
		clb + io double e 1, // X103
		clb + io double e 0, // X104
		clb + io double e 1, // X105
		clb + io double e 0, // X106
		clb + io double e 1, // X107
		bram, // X108
		clb + io double e 0, // X109
		clb + io double e 1, // X110
		io, // X111
	}
	col_clk X56;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock row
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock break
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		// clock row
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		// clock break
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		io double s 0, // Y45
		io double s 1, // Y46
		io double s 0, // Y47
		io double s 1, // Y48
		// clock row
		io double s 0, // Y49
		io double s 1, // Y50
		io double s 0, // Y51
		io double s 1, // Y52
		io double s 0, // Y53
		io double s 1, // Y54
		io double s 0, // Y55
		io double s 1, // Y56
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		// clock row
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		// clock break
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		// clock row
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		// clock break
		io double n 0, // Y89
		io double n 1, // Y90
		io double n 0, // Y91
		io double n 1, // Y92
		io double n 0, // Y93
		io double n 1, // Y94
		io double n 0, // Y95
		io double n 1, // Y96
		// clock row
		io double n 0, // Y97
		io double n 1, // Y98
		io double n 0, // Y99
		io double n 1, // Y100
		io double n 0, // Y101
		io double n 1, // Y102
		io double n 0, // Y103
		io double n 1, // Y104
		// clock break
		io double n 0, // Y105
		io double n 1, // Y106
		io double n 0, // Y107
		io double n 1, // Y108
		// clock row
		io double n 0, // Y109
		io double n 1, // Y110
		io double n 0, // Y111
		io double n 1, // Y112
		null, // Y113
	}
	row_pci Y57;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y49 = Y41..Y57;
	row_hclk Y65 = Y57..Y73;
	row_hclk Y81 = Y73..Y89;
	row_hclk Y97 = Y89..Y105;
	row_hclk Y109 = Y105..Y114;
	cfg_io D0 = IOB_S110_1;
	cfg_io D1 = IOB_S110_0;
	cfg_io D2 = IOB_S109_1;
	cfg_io D3 = IOB_S109_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S110_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S110_3;
	dci 0 = vp IOB_N2_1, vn IOB_N2_0;
	dci 1 = vp IOB_N109_3, vn IOB_N109_2;
	dci 2 = vp IOB_E112_1, vn IOB_E112_0;
	dci 3 = vp IOB_E1_3, vn IOB_E1_2;
	dci 4 = vp IOB_S107_1, vn IOB_S107_0;
	dci alt 4 = vp IOB_S109_1, vn IOB_S109_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci alt 5 = vp IOB_S2_3, vn IOB_S2_2;
	dci 6 = vp IOB_W1_3, vn IOB_W1_2;
	dci 7 = vp IOB_W112_1, vn IOB_W112_0;
}

// xc2vp2
chip CHIP11 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [19, 6], // X10
		clb, // X11
		clb + io double e 0, // X12
		clb + io double e 1, // X13
		// clock spine
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [18, 7], // X17
		clb, // X18
		clb + io double e 0, // X19
		clb + io double e 1, // X20
		clb + io double e 0, // X21
		clb + io double e 1, // X22
		clb + io single e, // X23
		bram, // X24
		clb + io double e 0, // X25
		clb + io double e 1, // X26
		io, // X27
	}
	col_clk X14;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		// PCI row
		// spine row
		io double n 0, // Y9
		io double n 1, // Y10
		io double n 0, // Y11
		io double n 1, // Y12
		// clock row
		io double n 0, // Y13
		io double n 1, // Y14
		io double n 0, // Y15
		io double n 1, // Y16
		null, // Y17
	}
	row_pci Y9;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y18;
	cfg_io D0 = IOB_S26_1;
	cfg_io D1 = IOB_S26_0;
	cfg_io D2 = IOB_S25_1;
	cfg_io D3 = IOB_S25_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S26_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S26_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N26_1, vn IOB_N26_0;
	dci 2 = vp IOB_E16_3, vn IOB_E16_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S23_1, vn IOB_S23_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W16_3, vn IOB_W16_2;
}

// xc2vp4
chip CHIP12 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [19, 6], // X10
		clb, // X11
		clb + io double e 0, // X12
		clb + io double e 1, // X13
		// clock spine
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [18, 7], // X17
		clb, // X18
		clb + io double e 0, // X19
		clb + io double e 1, // X20
		clb + io double e 0, // X21
		clb + io double e 1, // X22
		clb + io single e, // X23
		bram, // X24
		clb + io double e 0, // X25
		clb + io double e 1, // X26
		io, // X27
	}
	col_clk X14;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		// PCI row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock break
		// spine row
		io double n 0, // Y21
		io double n 1, // Y22
		io double n 0, // Y23
		io double n 1, // Y24
		io double n 0, // Y25
		io double n 1, // Y26
		io double n 0, // Y27
		io double n 1, // Y28
		// clock row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		// clock break
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		null, // Y41
	}
	row_pci Y13;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y33;
	row_hclk Y37 = Y33..Y42;
	ppc X16:X26, Y13:Y29;
	cfg_io D0 = IOB_S26_1;
	cfg_io D1 = IOB_S26_0;
	cfg_io D2 = IOB_S25_1;
	cfg_io D3 = IOB_S25_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S26_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S26_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N26_1, vn IOB_N26_0;
	dci 2 = vp IOB_E40_3, vn IOB_E40_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S23_1, vn IOB_S23_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W40_3, vn IOB_W40_2;
}

// xc2vp7
chip CHIP13 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [21, 4], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [19, 6], // X17
		clb, // X18
		clb + io double e 0, // X19
		clb + io double e 1, // X20
		// clock spine
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [18, 7], // X24
		clb, // X25
		clb + io double e 0, // X26
		clb + io double e 1, // X27
		clb + io double e 0, // X28
		clb + io double e 1, // X29
		clb, // X30
		bram + gt [16, 9], // X31
		clb, // X32
		clb + io double e 0, // X33
		clb + io double e 1, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		clb + io single e, // X37
		bram, // X38
		clb + io double e 0, // X39
		clb + io double e 1, // X40
		io, // X41
	}
	col_clk X21;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		// PCI row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock break
		// spine row
		io double n 0, // Y21
		io double n 1, // Y22
		io double n 0, // Y23
		io double n 1, // Y24
		io double n 0, // Y25
		io double n 1, // Y26
		io double n 0, // Y27
		io double n 1, // Y28
		// clock row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		// clock break
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		null, // Y41
	}
	row_pci Y13;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y33;
	row_hclk Y37 = Y33..Y42;
	ppc X23:X33, Y13:Y29;
	cfg_io D0 = IOB_S40_1;
	cfg_io D1 = IOB_S40_0;
	cfg_io D2 = IOB_S39_1;
	cfg_io D3 = IOB_S39_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S40_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S40_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N40_1, vn IOB_N40_0;
	dci 2 = vp IOB_E40_3, vn IOB_E40_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S37_1, vn IOB_S37_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W40_3, vn IOB_W40_2;
}

// xc2vp20
chip CHIP14 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [21, 4], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io single w alt, // X16
		bram, // X17
		clb + io single w, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [19, 6], // X24
		clb, // X25
		clb + io double e 0, // X26
		clb + io double e 1, // X27
		// clock spine
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [18, 7], // X31
		clb, // X32
		clb + io double e 0, // X33
		clb + io double e 1, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		clb + io single e, // X37
		bram, // X38
		clb + io single e alt, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		clb + io double e 0, // X42
		clb + io double e 1, // X43
		clb, // X44
		bram + gt [16, 9], // X45
		clb, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb + io single e, // X51
		bram, // X52
		clb + io double e 0, // X53
		clb + io double e 1, // X54
		io, // X55
	}
	col_clk X28;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		// PCI row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		// spine row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		// clock break
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		null, // Y57
	}
	row_pci Y21;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y58;
	ppc X9:X19, Y21:Y37;
	ppc X37:X47, Y21:Y37;
	cfg_io D0 = IOB_S54_1;
	cfg_io D1 = IOB_S54_0;
	cfg_io D2 = IOB_S53_1;
	cfg_io D3 = IOB_S53_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S54_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S54_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N54_1, vn IOB_N54_0;
	dci 2 = vp IOB_E56_3, vn IOB_E56_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S51_1, vn IOB_S51_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W56_3, vn IOB_W56_2;
}

// xc2vp30
chip CHIP15 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [21, 4], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io single w alt, // X16
		bram, // X17
		clb + io single w, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [19, 6], // X24
		clb, // X25
		clb + io double e 0, // X26
		clb + io double e 1, // X27
		// clock spine
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [18, 7], // X31
		clb, // X32
		clb + io double e 0, // X33
		clb + io double e 1, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		clb + io single e, // X37
		bram, // X38
		clb + io single e alt, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		clb + io double e 0, // X42
		clb + io double e 1, // X43
		clb, // X44
		bram + gt [16, 9], // X45
		clb, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb + io single e, // X51
		bram, // X52
		clb + io double e 0, // X53
		clb + io double e 1, // X54
		io, // X55
	}
	col_clk X28;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		// clock row
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		// clock break
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		// clock row
		// PCI row
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		// clock break
		// spine row
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		// clock row
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		// clock break
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		// clock row
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		// clock break
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock row
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		null, // Y81
	}
	row_pci Y33;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y17 = Y9..Y25;
	row_hclk Y33 = Y25..Y41;
	row_hclk Y49 = Y41..Y57;
	row_hclk Y65 = Y57..Y73;
	row_hclk Y77 = Y73..Y82;
	ppc X9:X19, Y33:Y49;
	ppc X37:X47, Y33:Y49;
	cfg_io D0 = IOB_S54_1;
	cfg_io D1 = IOB_S54_0;
	cfg_io D2 = IOB_S53_1;
	cfg_io D3 = IOB_S53_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S54_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S54_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N54_1, vn IOB_N54_0;
	dci 2 = vp IOB_E80_3, vn IOB_E80_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S51_1, vn IOB_S51_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W80_3, vn IOB_W80_2;
}

// xc2vp40 xq2vp40
chip CHIP16 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [23, 2], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [21, 4], // X17
		clb, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb + io single w alt, // X23
		bram, // X24
		clb + io single w, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [19, 6], // X31
		clb, // X32
		clb + io double e 0, // X33
		clb + io double e 1, // X34
		// clock spine
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb, // X37
		bram + gt [18, 7], // X38
		clb, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		clb + io double e 0, // X42
		clb + io double e 1, // X43
		clb + io single e, // X44
		bram, // X45
		clb + io single e alt, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb, // X51
		bram + gt [16, 9], // X52
		clb, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		clb + io double e 0, // X56
		clb + io double e 1, // X57
		clb, // X58
		bram + gt [14, 11], // X59
		clb, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb + io single e, // X65
		bram, // X66
		clb + io double e 0, // X67
		clb + io double e 1, // X68
		io, // X69
	}
	col_clk X35;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		// clock row
		// PCI row
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		// clock break
		// spine row
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		// clock break
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		// clock row
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock break
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock row
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		null, // Y89
	}
	row_pci Y37;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y61;
	row_hclk Y69 = Y61..Y77;
	row_hclk Y85 = Y77..Y90;
	ppc X9:X19, Y37:Y53;
	ppc X51:X61, Y37:Y53;
	cfg_io D0 = IOB_S68_1;
	cfg_io D1 = IOB_S68_0;
	cfg_io D2 = IOB_S67_1;
	cfg_io D3 = IOB_S67_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S68_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S68_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N68_1, vn IOB_N68_0;
	dci 2 = vp IOB_E88_3, vn IOB_E88_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S65_1, vn IOB_S65_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W88_3, vn IOB_W88_2;
}

// xc2vp50
chip CHIP17 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [23, 2], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [21, 4], // X17
		clb, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb + io single w alt, // X23
		bram, // X24
		clb + io single w, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [20, 5], // X31
		clb, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb, // X37
		bram + gt [19, 6], // X38
		clb, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		// clock spine
		clb + io double w 0, // X42
		clb + io double w 1, // X43
		clb, // X44
		bram + gt [18, 7], // X45
		clb, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb, // X51
		bram + gt [17, 8], // X52
		clb, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		clb + io double e 0, // X56
		clb + io double e 1, // X57
		clb + io single e, // X58
		bram, // X59
		clb + io single e alt, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb, // X65
		bram + gt [16, 9], // X66
		clb, // X67
		clb + io double e 0, // X68
		clb + io double e 1, // X69
		clb + io double e 0, // X70
		clb + io double e 1, // X71
		clb, // X72
		bram + gt [14, 11], // X73
		clb, // X74
		clb + io double e 0, // X75
		clb + io double e 1, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		clb + io single e, // X79
		bram, // X80
		clb + io double e 0, // X81
		clb + io double e 1, // X82
		io, // X83
	}
	col_clk X42;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		// clock row
		// PCI row
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		// clock break
		// spine row
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		// clock break
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		// clock row
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock break
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock row
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		null, // Y89
	}
	row_pci Y37;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y61;
	row_hclk Y69 = Y61..Y77;
	row_hclk Y85 = Y77..Y90;
	ppc X9:X19, Y37:Y53;
	ppc X65:X75, Y37:Y53;
	cfg_io D0 = IOB_S82_1;
	cfg_io D1 = IOB_S82_0;
	cfg_io D2 = IOB_S81_1;
	cfg_io D3 = IOB_S81_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S82_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S82_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N82_1, vn IOB_N82_0;
	dci 2 = vp IOB_E88_3, vn IOB_E88_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S79_1, vn IOB_S79_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W88_3, vn IOB_W88_2;
}

// xc2vp70 xq2vp70
chip CHIP18 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [23, 2], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [22, 3], // X17
		clb, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [21, 4], // X24
		clb, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb + io single w alt, // X30
		bram, // X31
		clb + io single w, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb, // X37
		bram + gt [20, 5], // X38
		clb, // X39
		clb + io double w 0, // X40
		clb + io double w 1, // X41
		clb + io double w 0, // X42
		clb + io double w 1, // X43
		clb, // X44
		bram + gt [19, 6], // X45
		clb, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		// clock spine
		clb + io double w 0, // X49
		clb + io double w 1, // X50
		clb, // X51
		bram + gt [18, 7], // X52
		clb, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		clb + io double e 0, // X56
		clb + io double e 1, // X57
		clb, // X58
		bram + gt [17, 8], // X59
		clb, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb + io single e, // X65
		bram, // X66
		clb + io single e alt, // X67
		clb + io double e 0, // X68
		clb + io double e 1, // X69
		clb + io double e 0, // X70
		clb + io double e 1, // X71
		clb, // X72
		bram + gt [16, 9], // X73
		clb, // X74
		clb + io double e 0, // X75
		clb + io double e 1, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		clb, // X79
		bram + gt [15, 10], // X80
		clb, // X81
		clb + io double e 0, // X82
		clb + io double e 1, // X83
		clb + io double e 0, // X84
		clb + io double e 1, // X85
		clb, // X86
		bram + gt [14, 11], // X87
		clb, // X88
		clb + io double e 0, // X89
		clb + io double e 1, // X90
		clb + io double e 0, // X91
		clb + io double e 1, // X92
		clb + io single e, // X93
		bram, // X94
		clb + io double e 0, // X95
		clb + io double e 1, // X96
		io, // X97
	}
	col_clk X49;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock break
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock row
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		// clock break
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		// clock row
		// PCI row
		io double s 0, // Y45
		io double s 1, // Y46
		io double s 0, // Y47
		io double s 1, // Y48
		io double s 0, // Y49
		io double s 1, // Y50
		io double s 0, // Y51
		io double s 1, // Y52
		// clock break
		// spine row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		// clock row
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		// clock break
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock row
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock break
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		io double n 0, // Y89
		io double n 1, // Y90
		io double n 0, // Y91
		io double n 1, // Y92
		// clock row
		io double n 0, // Y93
		io double n 1, // Y94
		io double n 0, // Y95
		io double n 1, // Y96
		// clock break
		io double n 0, // Y97
		io double n 1, // Y98
		io double n 0, // Y99
		io double n 1, // Y100
		// clock row
		io double n 0, // Y101
		io double n 1, // Y102
		io double n 0, // Y103
		io double n 1, // Y104
		null, // Y105
	}
	row_pci Y45;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y37;
	row_hclk Y45 = Y37..Y53;
	row_hclk Y61 = Y53..Y69;
	row_hclk Y77 = Y69..Y85;
	row_hclk Y93 = Y85..Y97;
	row_hclk Y101 = Y97..Y106;
	ppc X9:X19, Y45:Y61;
	ppc X79:X89, Y45:Y61;
	cfg_io D0 = IOB_S96_1;
	cfg_io D1 = IOB_S96_0;
	cfg_io D2 = IOB_S95_1;
	cfg_io D3 = IOB_S95_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S96_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S96_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N96_1, vn IOB_N96_0;
	dci 2 = vp IOB_E104_3, vn IOB_E104_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S93_1, vn IOB_S93_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W104_3, vn IOB_W104_2;
}

// xc2vp100
chip CHIP19 {
	kind virtex2p;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [23, 2], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [22, 3], // X17
		clb, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb + io single w alt, // X23
		bram, // X24
		clb + io single w, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [21, 4], // X31
		clb, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb + io single w alt, // X37
		bram, // X38
		clb + io single w, // X39
		clb + io double w 0, // X40
		clb + io double w 1, // X41
		clb + io double w 0, // X42
		clb + io double w 1, // X43
		clb, // X44
		bram + gt [20, 5], // X45
		clb, // X46
		clb + io double w 0, // X47
		clb + io double w 1, // X48
		clb + io double w 0, // X49
		clb + io double w 1, // X50
		clb, // X51
		bram + gt [19, 6], // X52
		clb, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		// clock spine
		clb + io double w 0, // X56
		clb + io double w 1, // X57
		clb, // X58
		bram + gt [18, 7], // X59
		clb, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb, // X65
		bram + gt [17, 8], // X66
		clb, // X67
		clb + io double e 0, // X68
		clb + io double e 1, // X69
		clb + io double e 0, // X70
		clb + io double e 1, // X71
		clb + io single e, // X72
		bram, // X73
		clb + io single e alt, // X74
		clb + io double e 0, // X75
		clb + io double e 1, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		clb, // X79
		bram + gt [16, 9], // X80
		clb, // X81
		clb + io double e 0, // X82
		clb + io double e 1, // X83
		clb + io double e 0, // X84
		clb + io double e 1, // X85
		clb + io single e, // X86
		bram, // X87
		clb + io single e alt, // X88
		clb + io double e 0, // X89
		clb + io double e 1, // X90
		clb + io double e 0, // X91
		clb + io double e 1, // X92
		clb, // X93
		bram + gt [15, 10], // X94
		clb, // X95
		clb + io double e 0, // X96
		clb + io double e 1, // X97
		clb + io double e 0, // X98
		clb + io double e 1, // X99
		clb, // X100
		bram + gt [14, 11], // X101
		clb, // X102
		clb + io double e 0, // X103
		clb + io double e 1, // X104
		clb + io double e 0, // X105
		clb + io double e 1, // X106
		clb + io single e, // X107
		bram, // X108
		clb + io double e 0, // X109
		clb + io double e 1, // X110
		io, // X111
	}
	col_clk X56;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		// clock row
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		// clock break
		io double s 0, // Y45
		io double s 1, // Y46
		io double s 0, // Y47
		io double s 1, // Y48
		io double s 0, // Y49
		io double s 1, // Y50
		io double s 0, // Y51
		io double s 1, // Y52
		// clock row
		// PCI row
		io double s 0, // Y53
		io double s 1, // Y54
		io double s 0, // Y55
		io double s 1, // Y56
		io double s 0, // Y57
		io double s 1, // Y58
		io double s 0, // Y59
		io double s 1, // Y60
		// clock break
		// spine row
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		// clock row
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock break
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock row
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		io double n 0, // Y89
		io double n 1, // Y90
		io double n 0, // Y91
		io double n 1, // Y92
		// clock break
		io double n 0, // Y93
		io double n 1, // Y94
		io double n 0, // Y95
		io double n 1, // Y96
		io double n 0, // Y97
		io double n 1, // Y98
		io double n 0, // Y99
		io double n 1, // Y100
		// clock row
		io double n 0, // Y101
		io double n 1, // Y102
		io double n 0, // Y103
		io double n 1, // Y104
		io double n 0, // Y105
		io double n 1, // Y106
		io double n 0, // Y107
		io double n 1, // Y108
		// clock break
		io double n 0, // Y109
		io double n 1, // Y110
		io double n 0, // Y111
		io double n 1, // Y112
		io double n 0, // Y113
		io double n 1, // Y114
		io double n 0, // Y115
		io double n 1, // Y116
		// clock row
		io double n 0, // Y117
		io double n 1, // Y118
		io double n 0, // Y119
		io double n 1, // Y120
		null, // Y121
	}
	row_pci Y53;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y61;
	row_hclk Y69 = Y61..Y77;
	row_hclk Y85 = Y77..Y93;
	row_hclk Y101 = Y93..Y109;
	row_hclk Y117 = Y109..Y122;
	ppc X9:X19, Y53:Y69;
	ppc X93:X103, Y53:Y69;
	cfg_io D0 = IOB_S110_1;
	cfg_io D1 = IOB_S110_0;
	cfg_io D2 = IOB_S109_1;
	cfg_io D3 = IOB_S109_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S110_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S110_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N110_1, vn IOB_N110_0;
	dci 2 = vp IOB_E120_3, vn IOB_E120_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S107_1, vn IOB_S107_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W120_3, vn IOB_W120_2;
}

// xc2vpx20
chip CHIP20 {
	kind virtex2px;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [21, 4], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb + io single w alt, // X16
		bram, // X17
		clb + io single w, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [19, 6], // X24
		clb, // X25
		clb + io double e clock 0, // X26
		clb + io double e clock 1, // X27
		// clock spine
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb, // X30
		bram + gt [18, 7], // X31
		clb, // X32
		clb + io double e 0, // X33
		clb + io double e 1, // X34
		clb + io double e 0, // X35
		clb + io double e 1, // X36
		clb + io single e, // X37
		bram, // X38
		clb + io single e alt, // X39
		clb + io double e 0, // X40
		clb + io double e 1, // X41
		clb + io double e 0, // X42
		clb + io double e 1, // X43
		clb, // X44
		bram + gt [16, 9], // X45
		clb, // X46
		clb + io double e 0, // X47
		clb + io double e 1, // X48
		clb + io double e 0, // X49
		clb + io double e 1, // X50
		clb + io single e, // X51
		bram, // X52
		clb + io double e 0, // X53
		clb + io double e 1, // X54
		io, // X55
	}
	col_clk X28;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock break
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock row
		// PCI row
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock break
		// spine row
		io double n 0, // Y29
		io double n 1, // Y30
		io double n 0, // Y31
		io double n 1, // Y32
		io double n 0, // Y33
		io double n 1, // Y34
		io double n 0, // Y35
		io double n 1, // Y36
		// clock row
		io double n 0, // Y37
		io double n 1, // Y38
		io double n 0, // Y39
		io double n 1, // Y40
		io double n 0, // Y41
		io double n 1, // Y42
		io double n 0, // Y43
		io double n 1, // Y44
		// clock break
		io double n 0, // Y45
		io double n 1, // Y46
		io double n 0, // Y47
		io double n 1, // Y48
		io double n 0, // Y49
		io double n 1, // Y50
		io double n 0, // Y51
		io double n 1, // Y52
		// clock row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		null, // Y57
	}
	row_pci Y21;
	row_hclk Y5 = Y0..Y13;
	row_hclk Y21 = Y13..Y29;
	row_hclk Y37 = Y29..Y45;
	row_hclk Y53 = Y45..Y58;
	ppc X37:X47, Y21:Y37;
	cfg_io D0 = IOB_S54_1;
	cfg_io D1 = IOB_S54_0;
	cfg_io D2 = IOB_S53_1;
	cfg_io D3 = IOB_S53_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S54_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S54_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N54_1, vn IOB_N54_0;
	dci 2 = vp IOB_E56_3, vn IOB_E56_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S51_1, vn IOB_S51_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W56_3, vn IOB_W56_2;
}

// xc2vpx70
chip CHIP21 {
	kind virtex2px;
	columns {
		io, // X0
		clb + io double w 0, // X1
		clb + io double w 1, // X2
		bram, // X3
		clb + io single w, // X4
		clb + io double w 0, // X5
		clb + io double w 1, // X6
		clb + io double w 0, // X7
		clb + io double w 1, // X8
		clb, // X9
		bram + gt [23, 2], // X10
		clb, // X11
		clb + io double w 0, // X12
		clb + io double w 1, // X13
		clb + io double w 0, // X14
		clb + io double w 1, // X15
		clb, // X16
		bram + gt [22, 3], // X17
		clb, // X18
		clb + io double w 0, // X19
		clb + io double w 1, // X20
		clb + io double w 0, // X21
		clb + io double w 1, // X22
		clb, // X23
		bram + gt [21, 4], // X24
		clb, // X25
		clb + io double w 0, // X26
		clb + io double w 1, // X27
		clb + io double w 0, // X28
		clb + io double w 1, // X29
		clb + io single w alt, // X30
		bram, // X31
		clb + io single w, // X32
		clb + io double w 0, // X33
		clb + io double w 1, // X34
		clb + io double w 0, // X35
		clb + io double w 1, // X36
		clb, // X37
		bram + gt [20, 5], // X38
		clb, // X39
		clb + io double w 0, // X40
		clb + io double w 1, // X41
		clb + io double w 0, // X42
		clb + io double w 1, // X43
		clb, // X44
		bram + gt [19, 6], // X45
		clb, // X46
		clb + io double e clock 0, // X47
		clb + io double e clock 1, // X48
		// clock spine
		clb + io double w 0, // X49
		clb + io double w 1, // X50
		clb, // X51
		bram + gt [18, 7], // X52
		clb, // X53
		clb + io double e 0, // X54
		clb + io double e 1, // X55
		clb + io double e 0, // X56
		clb + io double e 1, // X57
		clb, // X58
		bram + gt [17, 8], // X59
		clb, // X60
		clb + io double e 0, // X61
		clb + io double e 1, // X62
		clb + io double e 0, // X63
		clb + io double e 1, // X64
		clb + io single e, // X65
		bram, // X66
		clb + io single e alt, // X67
		clb + io double e 0, // X68
		clb + io double e 1, // X69
		clb + io double e 0, // X70
		clb + io double e 1, // X71
		clb, // X72
		bram + gt [16, 9], // X73
		clb, // X74
		clb + io double e 0, // X75
		clb + io double e 1, // X76
		clb + io double e 0, // X77
		clb + io double e 1, // X78
		clb, // X79
		bram + gt [15, 10], // X80
		clb, // X81
		clb + io double e 0, // X82
		clb + io double e 1, // X83
		clb + io double e 0, // X84
		clb + io double e 1, // X85
		clb, // X86
		bram + gt [14, 11], // X87
		clb, // X88
		clb + io double e 0, // X89
		clb + io double e 1, // X90
		clb + io double e 0, // X91
		clb + io double e 1, // X92
		clb + io single e, // X93
		bram, // X94
		clb + io double e 0, // X95
		clb + io double e 1, // X96
		io, // X97
	}
	col_clk X49;
	rows {
		null, // Y0
		io double s 0, // Y1
		io double s 1, // Y2
		io double s 0, // Y3
		io double s 1, // Y4
		// clock row
		io double s 0, // Y5
		io double s 1, // Y6
		io double s 0, // Y7
		io double s 1, // Y8
		// clock break
		io double s 0, // Y9
		io double s 1, // Y10
		io double s 0, // Y11
		io double s 1, // Y12
		// clock row
		io double s 0, // Y13
		io double s 1, // Y14
		io double s 0, // Y15
		io double s 1, // Y16
		io double s 0, // Y17
		io double s 1, // Y18
		io double s 0, // Y19
		io double s 1, // Y20
		// clock break
		io double s 0, // Y21
		io double s 1, // Y22
		io double s 0, // Y23
		io double s 1, // Y24
		io double s 0, // Y25
		io double s 1, // Y26
		io double s 0, // Y27
		io double s 1, // Y28
		// clock row
		io double s 0, // Y29
		io double s 1, // Y30
		io double s 0, // Y31
		io double s 1, // Y32
		io double s 0, // Y33
		io double s 1, // Y34
		io double s 0, // Y35
		io double s 1, // Y36
		// clock break
		io double s 0, // Y37
		io double s 1, // Y38
		io double s 0, // Y39
		io double s 1, // Y40
		io double s 0, // Y41
		io double s 1, // Y42
		io double s 0, // Y43
		io double s 1, // Y44
		// clock row
		// PCI row
		io double s 0, // Y45
		io double s 1, // Y46
		io double s 0, // Y47
		io double s 1, // Y48
		io double s 0, // Y49
		io double s 1, // Y50
		io double s 0, // Y51
		io double s 1, // Y52
		// clock break
		// spine row
		io double n 0, // Y53
		io double n 1, // Y54
		io double n 0, // Y55
		io double n 1, // Y56
		io double n 0, // Y57
		io double n 1, // Y58
		io double n 0, // Y59
		io double n 1, // Y60
		// clock row
		io double n 0, // Y61
		io double n 1, // Y62
		io double n 0, // Y63
		io double n 1, // Y64
		io double n 0, // Y65
		io double n 1, // Y66
		io double n 0, // Y67
		io double n 1, // Y68
		// clock break
		io double n 0, // Y69
		io double n 1, // Y70
		io double n 0, // Y71
		io double n 1, // Y72
		io double n 0, // Y73
		io double n 1, // Y74
		io double n 0, // Y75
		io double n 1, // Y76
		// clock row
		io double n 0, // Y77
		io double n 1, // Y78
		io double n 0, // Y79
		io double n 1, // Y80
		io double n 0, // Y81
		io double n 1, // Y82
		io double n 0, // Y83
		io double n 1, // Y84
		// clock break
		io double n 0, // Y85
		io double n 1, // Y86
		io double n 0, // Y87
		io double n 1, // Y88
		io double n 0, // Y89
		io double n 1, // Y90
		io double n 0, // Y91
		io double n 1, // Y92
		// clock row
		io double n 0, // Y93
		io double n 1, // Y94
		io double n 0, // Y95
		io double n 1, // Y96
		// clock break
		io double n 0, // Y97
		io double n 1, // Y98
		io double n 0, // Y99
		io double n 1, // Y100
		// clock row
		io double n 0, // Y101
		io double n 1, // Y102
		io double n 0, // Y103
		io double n 1, // Y104
		null, // Y105
	}
	row_pci Y45;
	row_hclk Y5 = Y0..Y9;
	row_hclk Y13 = Y9..Y21;
	row_hclk Y29 = Y21..Y37;
	row_hclk Y45 = Y37..Y53;
	row_hclk Y61 = Y53..Y69;
	row_hclk Y77 = Y69..Y85;
	row_hclk Y93 = Y85..Y97;
	row_hclk Y101 = Y97..Y106;
	ppc X9:X19, Y45:Y61;
	ppc X79:X89, Y45:Y61;
	cfg_io D0 = IOB_S96_1;
	cfg_io D1 = IOB_S96_0;
	cfg_io D2 = IOB_S95_1;
	cfg_io D3 = IOB_S95_0;
	cfg_io D4 = IOB_S2_3;
	cfg_io D5 = IOB_S2_2;
	cfg_io D6 = IOB_S1_3;
	cfg_io D7 = IOB_S1_2;
	cfg_io CSI_B = IOB_S1_0;
	cfg_io INIT_B = IOB_S96_2;
	cfg_io RDWR_B = IOB_S1_1;
	cfg_io DOUT = IOB_S96_3;
	dci 0 = vp IOB_N1_3, vn IOB_N1_2;
	dci 1 = vp IOB_N96_1, vn IOB_N96_0;
	dci 2 = vp IOB_E104_3, vn IOB_E104_2;
	dci 3 = vp IOB_E1_1, vn IOB_E1_0;
	dci 4 = vp IOB_S93_1, vn IOB_S93_0;
	dci 5 = vp IOB_S4_3, vn IOB_S4_2;
	dci 6 = vp IOB_W1_1, vn IOB_W1_0;
	dci 7 = vp IOB_W104_3, vn IOB_W104_2;
}

// xc2v40-cs144
bond BOND0 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = HSWAP_EN;
	pin A2 = RSVD;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N2_1;
	pin A5 = IOB_N4_3;
	pin A6 = IOB_N5_1;
	pin A7 = IOB_N6_3;
	pin A8 = IOB_N6_1;
	pin A9 = VCCO1;
	pin A10 = IOB_N10_3;
	pin A11 = VCCO1;
	pin A12 = VCCBATT;
	pin A13 = TMS;
	pin B1 = PROG_B;
	pin B2 = RSVD;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N1_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_2;
	pin B7 = IOB_N6_2;
	pin B8 = IOB_N6_0;
	pin B9 = GND;
	pin B10 = IOB_N10_2;
	pin B11 = NC;
	pin B12 = TCK;
	pin B13 = VCCAUX;
	pin C1 = TDI;
	pin C2 = VCCAUX;
	pin C3 = VCCO0;
	pin C4 = IOB_N1_1;
	pin C5 = GND;
	pin C6 = IOB_N5_3;
	pin C7 = VCCINT;
	pin C8 = IOB_N7_1;
	pin C9 = IOB_N9_3;
	pin C10 = IOB_N10_1;
	pin C11 = TDO;
	pin C12 = VCCO2;
	pin C13 = IOB_E8_3;
	pin D1 = IOB_W8_1;
	pin D2 = IOB_W8_2;
	pin D3 = IOB_W8_3;
	pin D4 = VCCO7;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N4_2;
	pin D7 = IOB_N5_0;
	pin D8 = IOB_N7_0;
	pin D9 = IOB_N9_2;
	pin D10 = IOB_N10_0;
	pin D11 = IOB_E8_2;
	pin D12 = IOB_E8_1;
	pin D13 = IOB_E8_0;
	pin E1 = GND;
	pin E2 = IOB_W7_0;
	pin E3 = IOB_W7_1;
	pin E4 = IOB_W8_0;
	pin E10 = IOB_E7_1;
	pin E11 = IOB_E7_0;
	pin E12 = GND;
	pin E13 = NC;
	pin F1 = IOB_W6_3;
	pin F2 = NC;
	pin F3 = VCCO7;
	pin F4 = NC;
	pin F10 = VCCO2;
	pin F11 = NC;
	pin F12 = IOB_E6_3;
	pin F13 = GND;
	pin G1 = IOB_W6_2;
	pin G2 = GND;
	pin G3 = IOB_W5_1;
	pin G4 = IOB_W5_0;
	pin G10 = IOB_E6_2;
	pin G11 = IOB_E5_1;
	pin G12 = IOB_E4_3;
	pin G13 = IOB_E5_0;
	pin H1 = IOB_W4_3;
	pin H2 = VCCINT;
	pin H3 = IOB_W4_2;
	pin H4 = IOB_W3_1;
	pin H10 = GND;
	pin H11 = IOB_E3_1;
	pin H12 = IOB_E4_2;
	pin H13 = VCCINT;
	pin J1 = GND;
	pin J2 = IOB_W3_0;
	pin J3 = VCCO6;
	pin J4 = GND;
	pin J10 = IOB_E2_3;
	pin J11 = GND;
	pin J12 = VCCO3;
	pin J13 = IOB_E3_0;
	pin K1 = IOB_W2_3;
	pin K2 = IOB_W2_2;
	pin K3 = IOB_W1_3;
	pin K4 = IOB_S1_0;
	pin K5 = IOB_S2_2;
	pin K6 = IOB_S4_0;
	pin K7 = IOB_S6_0;
	pin K8 = IOB_S7_2;
	pin K9 = IOB_S9_0;
	pin K10 = IOB_E1_1;
	pin K11 = IOB_E1_2;
	pin K12 = IOB_E1_3;
	pin K13 = IOB_E2_2;
	pin L1 = IOB_W1_2;
	pin L2 = IOB_W1_1;
	pin L3 = IOB_W1_0;
	pin L4 = IOB_S1_1;
	pin L5 = IOB_S2_3;
	pin L6 = IOB_S4_1;
	pin L7 = VCCINT;
	pin L8 = IOB_S6_3;
	pin L9 = GND;
	pin L10 = IOB_S10_1;
	pin L11 = VCCO4;
	pin L12 = VCCO3;
	pin L13 = IOB_E1_0;
	pin M1 = VCCO6;
	pin M2 = M1;
	pin M3 = M2;
	pin M4 = IOB_S1_2;
	pin M5 = GND;
	pin M6 = IOB_S5_0;
	pin M7 = IOB_S5_2;
	pin M8 = IOB_S6_2;
	pin M9 = VCCO4;
	pin M10 = IOB_S10_0;
	pin M11 = IOB_S10_3;
	pin M12 = PWRDWN_B;
	pin M13 = CCLK;
	pin N1 = VCCAUX;
	pin N2 = M0;
	pin N3 = VCCO5;
	pin N4 = IOB_S1_3;
	pin N5 = VCCO5;
	pin N6 = IOB_S5_1;
	pin N7 = IOB_S5_3;
	pin N8 = IOB_S6_1;
	pin N9 = IOB_S7_3;
	pin N10 = IOB_S9_1;
	pin N11 = IOB_S10_2;
	pin N12 = DONE;
	pin N13 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W7_0;
	vref IOB_E2_3;
	vref IOB_E7_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
}

// xc2v40-fg256
bond BOND1 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = RSVD;
	pin A4 = RSVD;
	pin A5 = IOB_N2_0;
	pin A6 = NC;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N5_0;
	pin A9 = IOB_N6_3;
	pin A10 = IOB_N7_1;
	pin A11 = NC;
	pin A12 = IOB_N9_3;
	pin A13 = NC;
	pin A14 = VCCBATT;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_2;
	pin B5 = IOB_N2_1;
	pin B6 = NC;
	pin B7 = IOB_N4_3;
	pin B8 = IOB_N5_1;
	pin B9 = IOB_N6_2;
	pin B10 = IOB_N7_0;
	pin B11 = NC;
	pin B12 = IOB_N9_2;
	pin B13 = IOB_N10_1;
	pin B14 = TMS;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = IOB_W8_3;
	pin C2 = TDI;
	pin C3 = GND;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N1_0;
	pin C6 = NC;
	pin C7 = NC;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N6_1;
	pin C10 = NC;
	pin C11 = NC;
	pin C12 = IOB_N10_3;
	pin C13 = IOB_N10_0;
	pin C14 = GND;
	pin C15 = TDO;
	pin C16 = IOB_E8_3;
	pin D1 = IOB_W8_2;
	pin D2 = IOB_W8_0;
	pin D3 = IOB_W8_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N1_1;
	pin D6 = NC;
	pin D7 = NC;
	pin D8 = IOB_N5_3;
	pin D9 = IOB_N6_0;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = IOB_N10_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E8_1;
	pin D15 = IOB_E8_0;
	pin D16 = IOB_E8_2;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = IOB_W7_0;
	pin E4 = IOB_W7_1;
	pin E5 = VCCINT;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = VCCINT;
	pin E13 = IOB_E7_1;
	pin E14 = IOB_E7_0;
	pin E15 = NC;
	pin E16 = NC;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin F16 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = NC;
	pin H1 = IOB_W5_0;
	pin H2 = IOB_W5_1;
	pin H3 = IOB_W6_2;
	pin H4 = IOB_W6_3;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E6_3;
	pin H14 = IOB_E6_2;
	pin H15 = IOB_E5_1;
	pin H16 = IOB_E5_0;
	pin J1 = IOB_W4_3;
	pin J2 = IOB_W4_2;
	pin J3 = IOB_W3_1;
	pin J4 = IOB_W3_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E3_0;
	pin J14 = IOB_E3_1;
	pin J15 = IOB_E4_2;
	pin J16 = IOB_E4_3;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = NC;
	pin K13 = NC;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = NC;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = NC;
	pin L13 = NC;
	pin L14 = NC;
	pin L15 = NC;
	pin L16 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = IOB_W2_3;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = NC;
	pin M11 = NC;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E2_3;
	pin M15 = NC;
	pin M16 = NC;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_3;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S2_2;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = IOB_S5_0;
	pin N9 = IOB_S6_3;
	pin N10 = NC;
	pin N11 = NC;
	pin N12 = IOB_S9_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E1_2;
	pin N15 = IOB_E1_3;
	pin N16 = IOB_E1_1;
	pin P1 = IOB_W1_0;
	pin P2 = M1;
	pin P3 = GND;
	pin P4 = IOB_S1_2;
	pin P5 = IOB_S2_3;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = IOB_S5_1;
	pin P9 = IOB_S6_2;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = IOB_S9_0;
	pin P13 = IOB_S10_1;
	pin P14 = GND;
	pin P15 = CCLK;
	pin P16 = IOB_E1_0;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = M2;
	pin R4 = IOB_S1_3;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = IOB_S4_0;
	pin R8 = IOB_S5_2;
	pin R9 = IOB_S6_1;
	pin R10 = IOB_S7_3;
	pin R11 = NC;
	pin R12 = NC;
	pin R13 = IOB_S10_0;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = M0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S1_1;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = IOB_S4_1;
	pin T8 = IOB_S5_3;
	pin T9 = IOB_S6_0;
	pin T10 = IOB_S7_2;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = IOB_S10_2;
	pin T14 = IOB_S10_3;
	pin T15 = PWRDWN_B;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W7_0;
	vref IOB_E2_3;
	vref IOB_E7_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
}

// xc2v80-cs144
bond BOND2 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = HSWAP_EN;
	pin A2 = RSVD;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N2_1;
	pin A5 = IOB_N4_3;
	pin A6 = IOB_N5_1;
	pin A7 = IOB_N6_3;
	pin A8 = IOB_N6_1;
	pin A9 = VCCO1;
	pin A10 = IOB_N10_3;
	pin A11 = VCCO1;
	pin A12 = VCCBATT;
	pin A13 = TMS;
	pin B1 = PROG_B;
	pin B2 = RSVD;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N1_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N5_2;
	pin B7 = IOB_N6_2;
	pin B8 = IOB_N6_0;
	pin B9 = GND;
	pin B10 = IOB_N10_2;
	pin B11 = NC;
	pin B12 = TCK;
	pin B13 = VCCAUX;
	pin C1 = TDI;
	pin C2 = VCCAUX;
	pin C3 = VCCO0;
	pin C4 = IOB_N1_1;
	pin C5 = GND;
	pin C6 = IOB_N5_3;
	pin C7 = VCCINT;
	pin C8 = IOB_N7_1;
	pin C9 = IOB_N9_3;
	pin C10 = IOB_N10_1;
	pin C11 = TDO;
	pin C12 = VCCO2;
	pin C13 = IOB_E16_3;
	pin D1 = IOB_W16_1;
	pin D2 = IOB_W16_2;
	pin D3 = IOB_W16_3;
	pin D4 = VCCO7;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N4_2;
	pin D7 = IOB_N5_0;
	pin D8 = IOB_N7_0;
	pin D9 = IOB_N9_2;
	pin D10 = IOB_N10_0;
	pin D11 = IOB_E16_2;
	pin D12 = IOB_E16_1;
	pin D13 = IOB_E16_0;
	pin E1 = GND;
	pin E2 = IOB_W15_0;
	pin E3 = IOB_W15_1;
	pin E4 = IOB_W16_0;
	pin E10 = IOB_E15_1;
	pin E11 = IOB_E15_0;
	pin E12 = GND;
	pin E13 = IOB_E11_1;
	pin F1 = IOB_W10_3;
	pin F2 = IOB_W11_0;
	pin F3 = VCCO7;
	pin F4 = IOB_W11_1;
	pin F10 = VCCO2;
	pin F11 = IOB_E11_0;
	pin F12 = IOB_E10_3;
	pin F13 = GND;
	pin G1 = IOB_W10_2;
	pin G2 = GND;
	pin G3 = IOB_W9_1;
	pin G4 = IOB_W9_0;
	pin G10 = IOB_E10_2;
	pin G11 = IOB_E9_1;
	pin G12 = IOB_E8_3;
	pin G13 = IOB_E9_0;
	pin H1 = IOB_W8_3;
	pin H2 = VCCINT;
	pin H3 = IOB_W8_2;
	pin H4 = IOB_W7_1;
	pin H10 = GND;
	pin H11 = IOB_E7_1;
	pin H12 = IOB_E8_2;
	pin H13 = VCCINT;
	pin J1 = GND;
	pin J2 = IOB_W7_0;
	pin J3 = VCCO6;
	pin J4 = GND;
	pin J10 = IOB_E2_3;
	pin J11 = GND;
	pin J12 = VCCO3;
	pin J13 = IOB_E7_0;
	pin K1 = IOB_W2_3;
	pin K2 = IOB_W2_2;
	pin K3 = IOB_W1_3;
	pin K4 = IOB_S1_0;
	pin K5 = IOB_S2_2;
	pin K6 = IOB_S4_0;
	pin K7 = IOB_S6_0;
	pin K8 = IOB_S7_2;
	pin K9 = IOB_S9_0;
	pin K10 = IOB_E1_1;
	pin K11 = IOB_E1_2;
	pin K12 = IOB_E1_3;
	pin K13 = IOB_E2_2;
	pin L1 = IOB_W1_2;
	pin L2 = IOB_W1_1;
	pin L3 = IOB_W1_0;
	pin L4 = IOB_S1_1;
	pin L5 = IOB_S2_3;
	pin L6 = IOB_S4_1;
	pin L7 = VCCINT;
	pin L8 = IOB_S6_3;
	pin L9 = GND;
	pin L10 = IOB_S10_1;
	pin L11 = VCCO4;
	pin L12 = VCCO3;
	pin L13 = IOB_E1_0;
	pin M1 = VCCO6;
	pin M2 = M1;
	pin M3 = M2;
	pin M4 = IOB_S1_2;
	pin M5 = GND;
	pin M6 = IOB_S5_0;
	pin M7 = IOB_S5_2;
	pin M8 = IOB_S6_2;
	pin M9 = VCCO4;
	pin M10 = IOB_S10_0;
	pin M11 = IOB_S10_3;
	pin M12 = PWRDWN_B;
	pin M13 = CCLK;
	pin N1 = VCCAUX;
	pin N2 = M0;
	pin N3 = VCCO5;
	pin N4 = IOB_S1_3;
	pin N5 = VCCO5;
	pin N6 = IOB_S5_1;
	pin N7 = IOB_S5_3;
	pin N8 = IOB_S6_1;
	pin N9 = IOB_S7_3;
	pin N10 = IOB_S9_1;
	pin N11 = IOB_S10_2;
	pin N12 = DONE;
	pin N13 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W11_0;
	vref IOB_W15_0;
	vref IOB_E2_3;
	vref IOB_E11_0;
	vref IOB_E15_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
}

// xc2v80-fg256
bond BOND3 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = RSVD;
	pin A4 = RSVD;
	pin A5 = IOB_N2_0;
	pin A6 = NC;
	pin A7 = IOB_N4_2;
	pin A8 = IOB_N5_0;
	pin A9 = IOB_N6_3;
	pin A10 = IOB_N7_1;
	pin A11 = NC;
	pin A12 = IOB_N9_3;
	pin A13 = NC;
	pin A14 = VCCBATT;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_2;
	pin B5 = IOB_N2_1;
	pin B6 = NC;
	pin B7 = IOB_N4_3;
	pin B8 = IOB_N5_1;
	pin B9 = IOB_N6_2;
	pin B10 = IOB_N7_0;
	pin B11 = NC;
	pin B12 = IOB_N9_2;
	pin B13 = IOB_N10_1;
	pin B14 = TMS;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = IOB_W16_3;
	pin C2 = TDI;
	pin C3 = GND;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N1_0;
	pin C6 = NC;
	pin C7 = NC;
	pin C8 = IOB_N5_2;
	pin C9 = IOB_N6_1;
	pin C10 = NC;
	pin C11 = NC;
	pin C12 = IOB_N10_3;
	pin C13 = IOB_N10_0;
	pin C14 = GND;
	pin C15 = TDO;
	pin C16 = IOB_E16_3;
	pin D1 = IOB_W16_2;
	pin D2 = IOB_W16_0;
	pin D3 = IOB_W16_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N1_1;
	pin D6 = NC;
	pin D7 = NC;
	pin D8 = IOB_N5_3;
	pin D9 = IOB_N6_0;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = IOB_N10_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E16_1;
	pin D15 = IOB_E16_0;
	pin D16 = IOB_E16_2;
	pin E1 = IOB_W14_2;
	pin E2 = IOB_W14_3;
	pin E3 = IOB_W15_0;
	pin E4 = IOB_W15_1;
	pin E5 = VCCINT;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = VCCINT;
	pin E13 = IOB_E15_1;
	pin E14 = IOB_E15_0;
	pin E15 = IOB_E14_3;
	pin E16 = IOB_E14_2;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = IOB_W13_0;
	pin F4 = IOB_W13_1;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = NC;
	pin F13 = IOB_E13_1;
	pin F14 = IOB_E13_0;
	pin F15 = NC;
	pin F16 = NC;
	pin G1 = IOB_W11_0;
	pin G2 = IOB_W11_1;
	pin G3 = IOB_W12_2;
	pin G4 = IOB_W12_3;
	pin G5 = NC;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = NC;
	pin G13 = IOB_E12_3;
	pin G14 = IOB_E12_2;
	pin G15 = IOB_E11_1;
	pin G16 = IOB_E11_0;
	pin H1 = IOB_W9_0;
	pin H2 = IOB_W9_1;
	pin H3 = IOB_W10_2;
	pin H4 = IOB_W10_3;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E10_3;
	pin H14 = IOB_E10_2;
	pin H15 = IOB_E9_1;
	pin H16 = IOB_E9_0;
	pin J1 = IOB_W8_3;
	pin J2 = IOB_W8_2;
	pin J3 = IOB_W7_1;
	pin J4 = IOB_W7_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E7_0;
	pin J14 = IOB_E7_1;
	pin J15 = IOB_E8_2;
	pin J16 = IOB_E8_3;
	pin K1 = IOB_W6_3;
	pin K2 = IOB_W6_2;
	pin K3 = IOB_W5_1;
	pin K4 = IOB_W5_0;
	pin K5 = NC;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = NC;
	pin K13 = IOB_E5_0;
	pin K14 = IOB_E5_1;
	pin K15 = IOB_E6_2;
	pin K16 = IOB_E6_3;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = IOB_W4_3;
	pin L4 = IOB_W4_2;
	pin L5 = NC;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = NC;
	pin L13 = IOB_E4_2;
	pin L14 = IOB_E4_3;
	pin L15 = NC;
	pin L16 = NC;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W3_0;
	pin M3 = IOB_W2_3;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = NC;
	pin M11 = NC;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E2_3;
	pin M15 = IOB_E3_0;
	pin M16 = IOB_E3_1;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_3;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S2_2;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = IOB_S5_0;
	pin N9 = IOB_S6_3;
	pin N10 = NC;
	pin N11 = NC;
	pin N12 = IOB_S9_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E1_2;
	pin N15 = IOB_E1_3;
	pin N16 = IOB_E1_1;
	pin P1 = IOB_W1_0;
	pin P2 = M1;
	pin P3 = GND;
	pin P4 = IOB_S1_2;
	pin P5 = IOB_S2_3;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = IOB_S5_1;
	pin P9 = IOB_S6_2;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = IOB_S9_0;
	pin P13 = IOB_S10_1;
	pin P14 = GND;
	pin P15 = CCLK;
	pin P16 = IOB_E1_0;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = M2;
	pin R4 = IOB_S1_3;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = IOB_S4_0;
	pin R8 = IOB_S5_2;
	pin R9 = IOB_S6_1;
	pin R10 = IOB_S7_3;
	pin R11 = NC;
	pin R12 = NC;
	pin R13 = IOB_S10_0;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = M0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S1_1;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = IOB_S4_1;
	pin T8 = IOB_S5_3;
	pin T9 = IOB_S6_0;
	pin T10 = IOB_S7_2;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = IOB_S10_2;
	pin T14 = IOB_S10_3;
	pin T15 = PWRDWN_B;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W11_0;
	vref IOB_W15_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E11_0;
	vref IOB_E15_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
}

// xc2v250-cs144
bond BOND4 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = HSWAP_EN;
	pin A2 = RSVD;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N2_1;
	pin A5 = IOB_N9_3;
	pin A6 = IOB_N10_1;
	pin A7 = IOB_N11_3;
	pin A8 = IOB_N11_1;
	pin A9 = VCCO1;
	pin A10 = IOB_N20_3;
	pin A11 = VCCO1;
	pin A12 = VCCBATT;
	pin A13 = TMS;
	pin B1 = PROG_B;
	pin B2 = RSVD;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N1_0;
	pin B5 = VCCO0;
	pin B6 = IOB_N10_2;
	pin B7 = IOB_N11_2;
	pin B8 = IOB_N11_0;
	pin B9 = GND;
	pin B10 = IOB_N20_2;
	pin B11 = NC;
	pin B12 = TCK;
	pin B13 = VCCAUX;
	pin C1 = TDI;
	pin C2 = VCCAUX;
	pin C3 = VCCO0;
	pin C4 = IOB_N1_1;
	pin C5 = GND;
	pin C6 = IOB_N10_3;
	pin C7 = VCCINT;
	pin C8 = IOB_N12_1;
	pin C9 = IOB_N19_3;
	pin C10 = IOB_N20_1;
	pin C11 = TDO;
	pin C12 = VCCO2;
	pin C13 = IOB_E24_3;
	pin D1 = IOB_W24_1;
	pin D2 = IOB_W24_2;
	pin D3 = IOB_W24_3;
	pin D4 = VCCO7;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N9_2;
	pin D7 = IOB_N10_0;
	pin D8 = IOB_N12_0;
	pin D9 = IOB_N19_2;
	pin D10 = IOB_N20_0;
	pin D11 = IOB_E24_2;
	pin D12 = IOB_E24_1;
	pin D13 = IOB_E24_0;
	pin E1 = GND;
	pin E2 = IOB_W23_0;
	pin E3 = IOB_W23_1;
	pin E4 = IOB_W24_0;
	pin E10 = IOB_E23_1;
	pin E11 = IOB_E23_0;
	pin E12 = GND;
	pin E13 = IOB_E15_1;
	pin F1 = IOB_W14_3;
	pin F2 = IOB_W15_0;
	pin F3 = VCCO7;
	pin F4 = IOB_W15_1;
	pin F10 = VCCO2;
	pin F11 = IOB_E15_0;
	pin F12 = IOB_E14_3;
	pin F13 = GND;
	pin G1 = IOB_W14_2;
	pin G2 = GND;
	pin G3 = IOB_W13_1;
	pin G4 = IOB_W13_0;
	pin G10 = IOB_E14_2;
	pin G11 = IOB_E13_1;
	pin G12 = IOB_E12_3;
	pin G13 = IOB_E13_0;
	pin H1 = IOB_W12_3;
	pin H2 = VCCINT;
	pin H3 = IOB_W12_2;
	pin H4 = IOB_W11_1;
	pin H10 = GND;
	pin H11 = IOB_E11_1;
	pin H12 = IOB_E12_2;
	pin H13 = VCCINT;
	pin J1 = GND;
	pin J2 = IOB_W11_0;
	pin J3 = VCCO6;
	pin J4 = GND;
	pin J10 = IOB_E2_3;
	pin J11 = GND;
	pin J12 = VCCO3;
	pin J13 = IOB_E11_0;
	pin K1 = IOB_W2_3;
	pin K2 = IOB_W2_2;
	pin K3 = IOB_W1_3;
	pin K4 = IOB_S1_0;
	pin K5 = IOB_S2_2;
	pin K6 = IOB_S9_0;
	pin K7 = IOB_S11_0;
	pin K8 = IOB_S12_2;
	pin K9 = IOB_S19_0;
	pin K10 = IOB_E1_1;
	pin K11 = IOB_E1_2;
	pin K12 = IOB_E1_3;
	pin K13 = IOB_E2_2;
	pin L1 = IOB_W1_2;
	pin L2 = IOB_W1_1;
	pin L3 = IOB_W1_0;
	pin L4 = IOB_S1_1;
	pin L5 = IOB_S2_3;
	pin L6 = IOB_S9_1;
	pin L7 = VCCINT;
	pin L8 = IOB_S11_3;
	pin L9 = GND;
	pin L10 = IOB_S20_1;
	pin L11 = VCCO4;
	pin L12 = VCCO3;
	pin L13 = IOB_E1_0;
	pin M1 = VCCO6;
	pin M2 = M1;
	pin M3 = M2;
	pin M4 = IOB_S1_2;
	pin M5 = GND;
	pin M6 = IOB_S10_0;
	pin M7 = IOB_S10_2;
	pin M8 = IOB_S11_2;
	pin M9 = VCCO4;
	pin M10 = IOB_S20_0;
	pin M11 = IOB_S20_3;
	pin M12 = PWRDWN_B;
	pin M13 = CCLK;
	pin N1 = VCCAUX;
	pin N2 = M0;
	pin N3 = VCCO5;
	pin N4 = IOB_S1_3;
	pin N5 = VCCO5;
	pin N6 = IOB_S10_1;
	pin N7 = IOB_S10_3;
	pin N8 = IOB_S11_1;
	pin N9 = IOB_S12_3;
	pin N10 = IOB_S19_1;
	pin N11 = IOB_S20_2;
	pin N12 = DONE;
	pin N13 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W15_0;
	vref IOB_W23_0;
	vref IOB_E2_3;
	vref IOB_E15_0;
	vref IOB_E23_0;
	vref IOB_S9_0;
	vref IOB_S12_3;
	vref IOB_N9_3;
	vref IOB_N12_0;
}

// xc2v250-fg256
bond BOND5 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = RSVD;
	pin A4 = RSVD;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N9_2;
	pin A8 = IOB_N10_0;
	pin A9 = IOB_N11_3;
	pin A10 = IOB_N12_1;
	pin A11 = IOB_N17_3;
	pin A12 = IOB_N19_3;
	pin A13 = NC;
	pin A14 = VCCBATT;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_2;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N9_3;
	pin B8 = IOB_N10_1;
	pin B9 = IOB_N11_2;
	pin B10 = IOB_N12_0;
	pin B11 = IOB_N17_2;
	pin B12 = IOB_N19_2;
	pin B13 = IOB_N20_1;
	pin B14 = TMS;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = IOB_W24_3;
	pin C2 = TDI;
	pin C3 = GND;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N10_2;
	pin C9 = IOB_N11_1;
	pin C10 = IOB_N14_3;
	pin C11 = IOB_N17_1;
	pin C12 = IOB_N20_3;
	pin C13 = IOB_N20_0;
	pin C14 = GND;
	pin C15 = TDO;
	pin C16 = IOB_E24_3;
	pin D1 = IOB_W24_2;
	pin D2 = IOB_W24_0;
	pin D3 = IOB_W24_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N4_3;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N10_3;
	pin D9 = IOB_N11_0;
	pin D10 = IOB_N14_2;
	pin D11 = IOB_N17_0;
	pin D12 = IOB_N20_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E24_1;
	pin D15 = IOB_E24_0;
	pin D16 = IOB_E24_2;
	pin E1 = IOB_W22_2;
	pin E2 = IOB_W22_3;
	pin E3 = IOB_W23_0;
	pin E4 = IOB_W23_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N6_0;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N15_3;
	pin E11 = IOB_N15_2;
	pin E12 = VCCINT;
	pin E13 = IOB_E23_1;
	pin E14 = IOB_E23_0;
	pin E15 = IOB_E22_3;
	pin E16 = IOB_E22_2;
	pin F1 = IOB_W20_2;
	pin F2 = IOB_W20_3;
	pin F3 = IOB_W21_0;
	pin F4 = IOB_W21_1;
	pin F5 = IOB_W19_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E19_1;
	pin F13 = IOB_E21_1;
	pin F14 = IOB_E21_0;
	pin F15 = IOB_E20_3;
	pin F16 = IOB_E20_2;
	pin G1 = IOB_W15_0;
	pin G2 = IOB_W15_1;
	pin G3 = IOB_W16_2;
	pin G4 = IOB_W16_3;
	pin G5 = IOB_W19_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E19_0;
	pin G13 = IOB_E16_3;
	pin G14 = IOB_E16_2;
	pin G15 = IOB_E15_1;
	pin G16 = IOB_E15_0;
	pin H1 = IOB_W13_0;
	pin H2 = IOB_W13_1;
	pin H3 = IOB_W14_2;
	pin H4 = IOB_W14_3;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E14_3;
	pin H14 = IOB_E14_2;
	pin H15 = IOB_E13_1;
	pin H16 = IOB_E13_0;
	pin J1 = IOB_W12_3;
	pin J2 = IOB_W12_2;
	pin J3 = IOB_W11_1;
	pin J4 = IOB_W11_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E11_0;
	pin J14 = IOB_E11_1;
	pin J15 = IOB_E12_2;
	pin J16 = IOB_E12_3;
	pin K1 = IOB_W10_3;
	pin K2 = IOB_W10_2;
	pin K3 = IOB_W9_1;
	pin K4 = IOB_W9_0;
	pin K5 = IOB_W6_3;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E6_3;
	pin K13 = IOB_E9_0;
	pin K14 = IOB_E9_1;
	pin K15 = IOB_E10_2;
	pin K16 = IOB_E10_3;
	pin L1 = IOB_W5_1;
	pin L2 = IOB_W5_0;
	pin L3 = IOB_W4_3;
	pin L4 = IOB_W4_2;
	pin L5 = IOB_W6_2;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E6_2;
	pin L13 = IOB_E4_2;
	pin L14 = IOB_E4_3;
	pin L15 = IOB_E5_0;
	pin L16 = IOB_E5_1;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W3_0;
	pin M3 = IOB_W2_3;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = IOB_S6_2;
	pin M7 = IOB_S6_3;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S15_0;
	pin M11 = IOB_S15_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E2_3;
	pin M15 = IOB_E3_0;
	pin M16 = IOB_E3_1;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_3;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S2_2;
	pin N6 = IOB_S4_2;
	pin N7 = IOB_S7_2;
	pin N8 = IOB_S10_0;
	pin N9 = IOB_S11_3;
	pin N10 = IOB_S14_1;
	pin N11 = IOB_S17_1;
	pin N12 = IOB_S19_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E1_2;
	pin N15 = IOB_E1_3;
	pin N16 = IOB_E1_1;
	pin P1 = IOB_W1_0;
	pin P2 = M1;
	pin P3 = GND;
	pin P4 = IOB_S1_2;
	pin P5 = IOB_S2_3;
	pin P6 = IOB_S4_3;
	pin P7 = IOB_S7_3;
	pin P8 = IOB_S10_1;
	pin P9 = IOB_S11_2;
	pin P10 = IOB_S14_0;
	pin P11 = IOB_S17_0;
	pin P12 = IOB_S19_0;
	pin P13 = IOB_S20_1;
	pin P14 = GND;
	pin P15 = CCLK;
	pin P16 = IOB_E1_0;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = M2;
	pin R4 = IOB_S1_3;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S6_0;
	pin R7 = IOB_S9_0;
	pin R8 = IOB_S10_2;
	pin R9 = IOB_S11_1;
	pin R10 = IOB_S12_3;
	pin R11 = IOB_S15_3;
	pin R12 = IOB_S17_3;
	pin R13 = IOB_S20_0;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = M0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S1_1;
	pin T5 = IOB_S4_1;
	pin T6 = IOB_S6_1;
	pin T7 = IOB_S9_1;
	pin T8 = IOB_S10_3;
	pin T9 = IOB_S11_0;
	pin T10 = IOB_S12_2;
	pin T11 = IOB_S15_2;
	pin T12 = IOB_S17_2;
	pin T13 = IOB_S20_2;
	pin T14 = IOB_S20_3;
	pin T15 = PWRDWN_B;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W15_0;
	vref IOB_W19_0;
	vref IOB_W23_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E15_0;
	vref IOB_E19_0;
	vref IOB_E23_0;
	vref IOB_S4_0;
	vref IOB_S6_0;
	vref IOB_S9_0;
	vref IOB_S12_3;
	vref IOB_S15_3;
	vref IOB_S17_3;
	vref IOB_N4_3;
	vref IOB_N9_3;
	vref IOB_N12_0;
	vref IOB_N17_0;
}

// xc2v250-fg456
bond BOND6 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = DXP;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = NC;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = IOB_N7_0;
	pin A11 = IOB_N10_0;
	pin A12 = VCCAUX;
	pin A13 = IOB_N14_3;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = NC;
	pin A17 = IOB_N17_3;
	pin A18 = IOB_N19_3;
	pin A19 = IOB_N20_1;
	pin A20 = NC;
	pin A21 = VCCBATT;
	pin A22 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_3;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = NC;
	pin B8 = NC;
	pin B9 = NC;
	pin B10 = IOB_N7_1;
	pin B11 = IOB_N10_1;
	pin B12 = IOB_N12_0;
	pin B13 = IOB_N14_2;
	pin B14 = NC;
	pin B15 = NC;
	pin B16 = NC;
	pin B17 = IOB_N17_2;
	pin B18 = IOB_N19_2;
	pin B19 = IOB_N20_0;
	pin B20 = TMS;
	pin B21 = GND;
	pin B22 = VCCAUX;
	pin C1 = IOB_W24_0;
	pin C2 = IOB_W24_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = NC;
	pin C8 = NC;
	pin C9 = NC;
	pin C10 = IOB_N6_0;
	pin C11 = IOB_N10_2;
	pin C12 = IOB_N12_1;
	pin C13 = IOB_N15_3;
	pin C14 = NC;
	pin C15 = NC;
	pin C16 = NC;
	pin C17 = IOB_N17_1;
	pin C18 = IOB_N20_3;
	pin C19 = TCK;
	pin C20 = GND;
	pin C21 = IOB_E24_3;
	pin C22 = IOB_E24_2;
	pin D1 = IOB_W23_0;
	pin D2 = IOB_W23_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = DXN;
	pin D6 = IOB_N4_3;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = NC;
	pin D10 = IOB_N6_1;
	pin D11 = IOB_N10_3;
	pin D12 = IOB_N11_0;
	pin D13 = IOB_N15_2;
	pin D14 = NC;
	pin D15 = NC;
	pin D16 = NC;
	pin D17 = IOB_N17_0;
	pin D18 = IOB_N20_2;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E23_1;
	pin D22 = IOB_E23_0;
	pin E1 = IOB_W21_0;
	pin E2 = IOB_W21_1;
	pin E3 = IOB_W22_2;
	pin E4 = IOB_W22_3;
	pin E5 = IOB_W24_2;
	pin E6 = IOB_W24_3;
	pin E7 = IOB_N5_1;
	pin E8 = IOB_N5_0;
	pin E9 = NC;
	pin E10 = IOB_N6_3;
	pin E11 = IOB_N9_3;
	pin E12 = IOB_N11_1;
	pin E13 = IOB_N15_1;
	pin E14 = IOB_N15_0;
	pin E15 = NC;
	pin E16 = IOB_N16_3;
	pin E17 = IOB_N16_2;
	pin E18 = IOB_E24_1;
	pin E19 = IOB_E22_3;
	pin E20 = IOB_E22_2;
	pin E21 = IOB_E21_1;
	pin E22 = IOB_E21_0;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = NC;
	pin F10 = IOB_N6_2;
	pin F11 = IOB_N9_2;
	pin F12 = IOB_N11_3;
	pin F13 = IOB_N11_2;
	pin F14 = NC;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = IOB_E24_0;
	pin F19 = NC;
	pin F20 = NC;
	pin F21 = NC;
	pin F22 = NC;
	pin G1 = IOB_W20_2;
	pin G2 = IOB_W20_3;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = IOB_E20_3;
	pin G22 = IOB_E20_2;
	pin H1 = IOB_W17_0;
	pin H2 = IOB_W17_1;
	pin H3 = IOB_W18_2;
	pin H4 = IOB_W18_3;
	pin H5 = IOB_W19_1;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = NC;
	pin H19 = IOB_E19_1;
	pin H20 = IOB_E19_0;
	pin H21 = IOB_E18_3;
	pin H22 = IOB_E18_2;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = IOB_W19_0;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E17_1;
	pin J18 = IOB_E17_0;
	pin J19 = NC;
	pin J20 = NC;
	pin J21 = NC;
	pin J22 = NC;
	pin K1 = IOB_W15_0;
	pin K2 = IOB_W15_1;
	pin K3 = IOB_W16_2;
	pin K4 = IOB_W16_3;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = NC;
	pin K18 = NC;
	pin K19 = NC;
	pin K20 = NC;
	pin K21 = IOB_E16_3;
	pin K22 = IOB_E16_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W13_0;
	pin L3 = IOB_W13_1;
	pin L4 = IOB_W14_2;
	pin L5 = IOB_W14_3;
	pin L6 = NC;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E15_1;
	pin L18 = IOB_E15_0;
	pin L19 = IOB_E14_3;
	pin L20 = IOB_E14_2;
	pin L21 = IOB_E13_1;
	pin L22 = IOB_E13_0;
	pin M1 = IOB_W12_3;
	pin M2 = IOB_W12_2;
	pin M3 = IOB_W11_1;
	pin M4 = IOB_W11_0;
	pin M5 = IOB_W10_3;
	pin M6 = IOB_W10_2;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E10_3;
	pin M18 = IOB_E11_0;
	pin M19 = IOB_E11_1;
	pin M20 = IOB_E12_2;
	pin M21 = IOB_E12_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W9_1;
	pin N2 = IOB_W9_0;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E10_2;
	pin N18 = NC;
	pin N19 = NC;
	pin N20 = NC;
	pin N21 = IOB_E9_0;
	pin N22 = IOB_E9_1;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = IOB_W8_3;
	pin P6 = IOB_W8_2;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E6_2;
	pin P18 = NC;
	pin P19 = NC;
	pin P20 = NC;
	pin P21 = NC;
	pin P22 = NC;
	pin R1 = IOB_W7_1;
	pin R2 = IOB_W7_0;
	pin R3 = IOB_W6_3;
	pin R4 = IOB_W6_2;
	pin R5 = NC;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E6_3;
	pin R19 = IOB_E7_0;
	pin R20 = IOB_E7_1;
	pin R21 = IOB_E8_2;
	pin R22 = IOB_E8_3;
	pin T1 = IOB_W5_1;
	pin T2 = IOB_W5_0;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = NC;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = IOB_E5_0;
	pin T22 = IOB_E5_1;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = IOB_W4_3;
	pin U4 = IOB_W4_2;
	pin U5 = IOB_W1_1;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = NC;
	pin U10 = IOB_S9_0;
	pin U11 = IOB_S9_1;
	pin U12 = IOB_S12_3;
	pin U13 = IOB_S15_3;
	pin U14 = NC;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = NC;
	pin U19 = NC;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = IOB_W2_3;
	pin V4 = IOB_W2_2;
	pin V5 = IOB_W1_0;
	pin V6 = IOB_S4_2;
	pin V7 = IOB_S4_3;
	pin V8 = NC;
	pin V9 = IOB_S6_0;
	pin V10 = IOB_S6_1;
	pin V11 = IOB_S10_0;
	pin V12 = IOB_S12_2;
	pin V13 = IOB_S15_2;
	pin V14 = NC;
	pin V15 = NC;
	pin V16 = NC;
	pin V17 = IOB_S20_0;
	pin V18 = IOB_S20_1;
	pin V19 = IOB_E3_0;
	pin V20 = IOB_E3_1;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W3_1;
	pin W2 = IOB_W3_0;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S2_2;
	pin W6 = IOB_S5_2;
	pin W7 = NC;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = IOB_S6_2;
	pin W11 = IOB_S10_1;
	pin W12 = IOB_S11_3;
	pin W13 = IOB_S15_1;
	pin W14 = NC;
	pin W15 = NC;
	pin W16 = NC;
	pin W17 = IOB_S17_1;
	pin W18 = IOB_S19_1;
	pin W19 = GND;
	pin W20 = IOB_E1_1;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S2_3;
	pin Y6 = IOB_S5_3;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y9 = NC;
	pin Y10 = IOB_S6_3;
	pin Y11 = IOB_S10_2;
	pin Y12 = IOB_S11_2;
	pin Y13 = IOB_S15_0;
	pin Y14 = NC;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S17_0;
	pin Y18 = IOB_S19_0;
	pin Y19 = CCLK;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = VCCAUX;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S1_2;
	pin AA5 = IOB_S4_0;
	pin AA6 = NC;
	pin AA7 = NC;
	pin AA8 = NC;
	pin AA9 = NC;
	pin AA10 = IOB_S7_2;
	pin AA11 = IOB_S10_3;
	pin AA12 = IOB_S11_1;
	pin AA13 = IOB_S14_1;
	pin AA14 = NC;
	pin AA15 = NC;
	pin AA16 = NC;
	pin AA17 = IOB_S16_1;
	pin AA18 = IOB_S17_3;
	pin AA19 = IOB_S20_2;
	pin AA20 = IOB_E1_0;
	pin AA21 = GND;
	pin AA22 = VCCAUX;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S1_3;
	pin AB5 = IOB_S4_1;
	pin AB6 = NC;
	pin AB7 = NC;
	pin AB8 = NC;
	pin AB9 = NC;
	pin AB10 = IOB_S7_3;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S11_0;
	pin AB13 = IOB_S14_0;
	pin AB14 = NC;
	pin AB15 = NC;
	pin AB16 = NC;
	pin AB17 = IOB_S16_0;
	pin AB18 = IOB_S17_2;
	pin AB19 = IOB_S20_3;
	pin AB20 = DONE;
	pin AB21 = PWRDWN_B;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W15_0;
	vref IOB_W19_0;
	vref IOB_W23_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E15_0;
	vref IOB_E19_0;
	vref IOB_E23_0;
	vref IOB_S4_0;
	vref IOB_S6_0;
	vref IOB_S9_0;
	vref IOB_S12_3;
	vref IOB_S15_3;
	vref IOB_S17_3;
	vref IOB_N4_3;
	vref IOB_N6_3;
	vref IOB_N9_3;
	vref IOB_N12_0;
	vref IOB_N15_0;
	vref IOB_N17_0;
}

// xc2v500-fg256
bond BOND7 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = RSVD;
	pin A4 = RSVD;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N13_2;
	pin A8 = IOB_N14_0;
	pin A9 = IOB_N15_3;
	pin A10 = IOB_N16_1;
	pin A11 = IOB_N25_3;
	pin A12 = IOB_N27_3;
	pin A13 = NC;
	pin A14 = VCCBATT;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_2;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N13_3;
	pin B8 = IOB_N14_1;
	pin B9 = IOB_N15_2;
	pin B10 = IOB_N16_0;
	pin B11 = IOB_N25_2;
	pin B12 = IOB_N27_2;
	pin B13 = IOB_N28_1;
	pin B14 = TMS;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = IOB_W32_3;
	pin C2 = TDI;
	pin C3 = GND;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = IOB_N11_0;
	pin C8 = IOB_N14_2;
	pin C9 = IOB_N15_1;
	pin C10 = IOB_N18_3;
	pin C11 = IOB_N25_1;
	pin C12 = IOB_N28_3;
	pin C13 = IOB_N28_0;
	pin C14 = GND;
	pin C15 = TDO;
	pin C16 = IOB_E32_3;
	pin D1 = IOB_W32_2;
	pin D2 = IOB_W32_0;
	pin D3 = IOB_W32_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N4_3;
	pin D7 = IOB_N11_1;
	pin D8 = IOB_N14_3;
	pin D9 = IOB_N15_0;
	pin D10 = IOB_N18_2;
	pin D11 = IOB_N25_0;
	pin D12 = IOB_N28_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E32_1;
	pin D15 = IOB_E32_0;
	pin D16 = IOB_E32_2;
	pin E1 = IOB_W30_2;
	pin E2 = IOB_W30_3;
	pin E3 = IOB_W31_0;
	pin E4 = IOB_W31_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_N10_0;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N19_3;
	pin E11 = IOB_N19_2;
	pin E12 = VCCINT;
	pin E13 = IOB_E31_1;
	pin E14 = IOB_E31_0;
	pin E15 = IOB_E30_3;
	pin E16 = IOB_E30_2;
	pin F1 = IOB_W28_2;
	pin F2 = IOB_W28_3;
	pin F3 = IOB_W29_0;
	pin F4 = IOB_W29_1;
	pin F5 = IOB_W27_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E27_1;
	pin F13 = IOB_E29_1;
	pin F14 = IOB_E29_0;
	pin F15 = IOB_E28_3;
	pin F16 = IOB_E28_2;
	pin G1 = IOB_W19_0;
	pin G2 = IOB_W19_1;
	pin G3 = IOB_W20_2;
	pin G4 = IOB_W20_3;
	pin G5 = IOB_W27_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E27_0;
	pin G13 = IOB_E20_3;
	pin G14 = IOB_E20_2;
	pin G15 = IOB_E19_1;
	pin G16 = IOB_E19_0;
	pin H1 = IOB_W17_0;
	pin H2 = IOB_W17_1;
	pin H3 = IOB_W18_2;
	pin H4 = IOB_W18_3;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E18_3;
	pin H14 = IOB_E18_2;
	pin H15 = IOB_E17_1;
	pin H16 = IOB_E17_0;
	pin J1 = IOB_W16_3;
	pin J2 = IOB_W16_2;
	pin J3 = IOB_W15_1;
	pin J4 = IOB_W15_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E15_0;
	pin J14 = IOB_E15_1;
	pin J15 = IOB_E16_2;
	pin J16 = IOB_E16_3;
	pin K1 = IOB_W14_3;
	pin K2 = IOB_W14_2;
	pin K3 = IOB_W13_1;
	pin K4 = IOB_W13_0;
	pin K5 = IOB_W6_3;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E6_3;
	pin K13 = IOB_E13_0;
	pin K14 = IOB_E13_1;
	pin K15 = IOB_E14_2;
	pin K16 = IOB_E14_3;
	pin L1 = IOB_W5_1;
	pin L2 = IOB_W5_0;
	pin L3 = IOB_W4_3;
	pin L4 = IOB_W4_2;
	pin L5 = IOB_W6_2;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E6_2;
	pin L13 = IOB_E4_2;
	pin L14 = IOB_E4_3;
	pin L15 = IOB_E5_0;
	pin L16 = IOB_E5_1;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W3_0;
	pin M3 = IOB_W2_3;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = IOB_S10_2;
	pin M7 = IOB_S10_3;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S19_0;
	pin M11 = IOB_S19_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E2_3;
	pin M15 = IOB_E3_0;
	pin M16 = IOB_E3_1;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_3;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S2_2;
	pin N6 = IOB_S4_2;
	pin N7 = IOB_S11_2;
	pin N8 = IOB_S14_0;
	pin N9 = IOB_S15_3;
	pin N10 = IOB_S18_1;
	pin N11 = IOB_S25_1;
	pin N12 = IOB_S27_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E1_2;
	pin N15 = IOB_E1_3;
	pin N16 = IOB_E1_1;
	pin P1 = IOB_W1_0;
	pin P2 = M1;
	pin P3 = GND;
	pin P4 = IOB_S1_2;
	pin P5 = IOB_S2_3;
	pin P6 = IOB_S4_3;
	pin P7 = IOB_S11_3;
	pin P8 = IOB_S14_1;
	pin P9 = IOB_S15_2;
	pin P10 = IOB_S18_0;
	pin P11 = IOB_S25_0;
	pin P12 = IOB_S27_0;
	pin P13 = IOB_S28_1;
	pin P14 = GND;
	pin P15 = CCLK;
	pin P16 = IOB_E1_0;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = M2;
	pin R4 = IOB_S1_3;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S10_0;
	pin R7 = IOB_S13_0;
	pin R8 = IOB_S14_2;
	pin R9 = IOB_S15_1;
	pin R10 = IOB_S16_3;
	pin R11 = IOB_S19_3;
	pin R12 = IOB_S25_3;
	pin R13 = IOB_S28_0;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = M0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S1_1;
	pin T5 = IOB_S4_1;
	pin T6 = IOB_S10_1;
	pin T7 = IOB_S13_1;
	pin T8 = IOB_S14_3;
	pin T9 = IOB_S15_0;
	pin T10 = IOB_S16_2;
	pin T11 = IOB_S19_2;
	pin T12 = IOB_S25_2;
	pin T13 = IOB_S28_2;
	pin T14 = IOB_S28_3;
	pin T15 = PWRDWN_B;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W14_3;
	vref IOB_W19_0;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E14_3;
	vref IOB_E19_0;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_S4_0;
	vref IOB_S10_0;
	vref IOB_S13_0;
	vref IOB_S16_3;
	vref IOB_S19_3;
	vref IOB_S25_3;
	vref IOB_N4_3;
	vref IOB_N13_3;
	vref IOB_N16_0;
	vref IOB_N25_0;
}

// xc2v500-fg456
bond BOND8 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = DXP;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = NC;
	pin A8 = IOB_N6_2;
	pin A9 = IOB_N9_0;
	pin A10 = IOB_N11_0;
	pin A11 = IOB_N14_0;
	pin A12 = VCCAUX;
	pin A13 = IOB_N18_3;
	pin A14 = IOB_N20_3;
	pin A15 = IOB_N22_3;
	pin A16 = NC;
	pin A17 = IOB_N25_3;
	pin A18 = IOB_N27_3;
	pin A19 = IOB_N28_1;
	pin A20 = NC;
	pin A21 = VCCBATT;
	pin A22 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_3;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = NC;
	pin B8 = IOB_N6_3;
	pin B9 = IOB_N9_1;
	pin B10 = IOB_N11_1;
	pin B11 = IOB_N14_1;
	pin B12 = IOB_N16_0;
	pin B13 = IOB_N18_2;
	pin B14 = IOB_N20_2;
	pin B15 = IOB_N22_2;
	pin B16 = NC;
	pin B17 = IOB_N25_2;
	pin B18 = IOB_N27_2;
	pin B19 = IOB_N28_0;
	pin B20 = TMS;
	pin B21 = GND;
	pin B22 = VCCAUX;
	pin C1 = IOB_W32_0;
	pin C2 = IOB_W32_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = NC;
	pin C8 = NC;
	pin C9 = IOB_N8_2;
	pin C10 = IOB_N10_0;
	pin C11 = IOB_N14_2;
	pin C12 = IOB_N16_1;
	pin C13 = IOB_N19_3;
	pin C14 = IOB_N21_1;
	pin C15 = IOB_N23_1;
	pin C16 = NC;
	pin C17 = IOB_N25_1;
	pin C18 = IOB_N28_3;
	pin C19 = TCK;
	pin C20 = GND;
	pin C21 = IOB_E32_3;
	pin C22 = IOB_E32_2;
	pin D1 = IOB_W31_0;
	pin D2 = IOB_W31_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = DXN;
	pin D6 = IOB_N4_3;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = IOB_N8_3;
	pin D10 = IOB_N10_1;
	pin D11 = IOB_N14_3;
	pin D12 = IOB_N15_0;
	pin D13 = IOB_N19_2;
	pin D14 = IOB_N21_0;
	pin D15 = IOB_N23_0;
	pin D16 = NC;
	pin D17 = IOB_N25_0;
	pin D18 = IOB_N28_2;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E31_1;
	pin D22 = IOB_E31_0;
	pin E1 = IOB_W29_0;
	pin E2 = IOB_W29_1;
	pin E3 = IOB_W30_2;
	pin E4 = IOB_W30_3;
	pin E5 = IOB_W32_2;
	pin E6 = IOB_W32_3;
	pin E7 = IOB_N5_1;
	pin E8 = IOB_N5_0;
	pin E9 = IOB_N7_1;
	pin E10 = IOB_N10_3;
	pin E11 = IOB_N13_3;
	pin E12 = IOB_N15_1;
	pin E13 = IOB_N19_1;
	pin E14 = IOB_N19_0;
	pin E15 = NC;
	pin E16 = IOB_N24_3;
	pin E17 = IOB_N24_2;
	pin E18 = IOB_E32_1;
	pin E19 = IOB_E30_3;
	pin E20 = IOB_E30_2;
	pin E21 = IOB_E29_1;
	pin E22 = IOB_E29_0;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = IOB_N7_0;
	pin F10 = IOB_N10_2;
	pin F11 = IOB_N13_2;
	pin F12 = IOB_N15_3;
	pin F13 = IOB_N15_2;
	pin F14 = NC;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = IOB_E32_0;
	pin F19 = NC;
	pin F20 = NC;
	pin F21 = NC;
	pin F22 = NC;
	pin G1 = IOB_W28_2;
	pin G2 = IOB_W28_3;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = IOB_E28_3;
	pin G22 = IOB_E28_2;
	pin H1 = IOB_W25_0;
	pin H2 = IOB_W25_1;
	pin H3 = IOB_W26_2;
	pin H4 = IOB_W26_3;
	pin H5 = IOB_W27_1;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = NC;
	pin H19 = IOB_E27_1;
	pin H20 = IOB_E27_0;
	pin H21 = IOB_E26_3;
	pin H22 = IOB_E26_2;
	pin J1 = IOB_W23_0;
	pin J2 = IOB_W23_1;
	pin J3 = IOB_W24_2;
	pin J4 = IOB_W24_3;
	pin J5 = IOB_W22_3;
	pin J6 = IOB_W27_0;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E25_1;
	pin J18 = IOB_E25_0;
	pin J19 = IOB_E24_3;
	pin J20 = IOB_E24_2;
	pin J21 = IOB_E23_1;
	pin J22 = IOB_E23_0;
	pin K1 = IOB_W19_0;
	pin K2 = IOB_W19_1;
	pin K3 = IOB_W20_2;
	pin K4 = IOB_W20_3;
	pin K5 = IOB_W22_2;
	pin K6 = IOB_W21_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E22_3;
	pin K18 = IOB_E22_2;
	pin K19 = IOB_E21_1;
	pin K20 = IOB_E21_0;
	pin K21 = IOB_E20_3;
	pin K22 = IOB_E20_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W17_0;
	pin L3 = IOB_W17_1;
	pin L4 = IOB_W18_2;
	pin L5 = IOB_W18_3;
	pin L6 = IOB_W21_0;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E19_1;
	pin L18 = IOB_E19_0;
	pin L19 = IOB_E18_3;
	pin L20 = IOB_E18_2;
	pin L21 = IOB_E17_1;
	pin L22 = IOB_E17_0;
	pin M1 = IOB_W16_3;
	pin M2 = IOB_W16_2;
	pin M3 = IOB_W15_1;
	pin M4 = IOB_W15_0;
	pin M5 = IOB_W14_3;
	pin M6 = IOB_W14_2;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E14_3;
	pin M18 = IOB_E15_0;
	pin M19 = IOB_E15_1;
	pin M20 = IOB_E16_2;
	pin M21 = IOB_E16_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W13_1;
	pin N2 = IOB_W13_0;
	pin N3 = IOB_W12_3;
	pin N4 = IOB_W12_2;
	pin N5 = IOB_W11_1;
	pin N6 = IOB_W11_0;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E14_2;
	pin N18 = IOB_E11_1;
	pin N19 = IOB_E12_2;
	pin N20 = IOB_E12_3;
	pin N21 = IOB_E13_0;
	pin N22 = IOB_E13_1;
	pin P1 = IOB_W10_3;
	pin P2 = IOB_W10_2;
	pin P3 = IOB_W9_1;
	pin P4 = IOB_W9_0;
	pin P5 = IOB_W8_3;
	pin P6 = IOB_W8_2;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E6_2;
	pin P18 = IOB_E11_0;
	pin P19 = IOB_E9_0;
	pin P20 = IOB_E9_1;
	pin P21 = IOB_E10_2;
	pin P22 = IOB_E10_3;
	pin R1 = IOB_W7_1;
	pin R2 = IOB_W7_0;
	pin R3 = IOB_W6_3;
	pin R4 = IOB_W6_2;
	pin R5 = NC;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E6_3;
	pin R19 = IOB_E7_0;
	pin R20 = IOB_E7_1;
	pin R21 = IOB_E8_2;
	pin R22 = IOB_E8_3;
	pin T1 = IOB_W5_1;
	pin T2 = IOB_W5_0;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = NC;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = IOB_E5_0;
	pin T22 = IOB_E5_1;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = IOB_W4_3;
	pin U4 = IOB_W4_2;
	pin U5 = IOB_W1_1;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = NC;
	pin U10 = IOB_S13_0;
	pin U11 = IOB_S13_1;
	pin U12 = IOB_S16_3;
	pin U13 = IOB_S19_3;
	pin U14 = IOB_S22_1;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = NC;
	pin U19 = NC;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = IOB_W2_3;
	pin V4 = IOB_W2_2;
	pin V5 = IOB_W1_0;
	pin V6 = IOB_S4_2;
	pin V7 = IOB_S4_3;
	pin V8 = NC;
	pin V9 = IOB_S10_0;
	pin V10 = IOB_S10_1;
	pin V11 = IOB_S14_0;
	pin V12 = IOB_S16_2;
	pin V13 = IOB_S19_2;
	pin V14 = IOB_S22_0;
	pin V15 = NC;
	pin V16 = NC;
	pin V17 = IOB_S28_0;
	pin V18 = IOB_S28_1;
	pin V19 = IOB_E3_0;
	pin V20 = IOB_E3_1;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W3_1;
	pin W2 = IOB_W3_0;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S2_2;
	pin W6 = IOB_S5_2;
	pin W7 = NC;
	pin W8 = IOB_S6_0;
	pin W9 = IOB_S8_0;
	pin W10 = IOB_S10_2;
	pin W11 = IOB_S14_1;
	pin W12 = IOB_S15_3;
	pin W13 = IOB_S19_1;
	pin W14 = IOB_S21_3;
	pin W15 = NC;
	pin W16 = NC;
	pin W17 = IOB_S25_1;
	pin W18 = IOB_S27_1;
	pin W19 = GND;
	pin W20 = IOB_E1_1;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S2_3;
	pin Y6 = IOB_S5_3;
	pin Y7 = NC;
	pin Y8 = IOB_S6_1;
	pin Y9 = IOB_S8_1;
	pin Y10 = IOB_S10_3;
	pin Y11 = IOB_S14_2;
	pin Y12 = IOB_S15_2;
	pin Y13 = IOB_S19_0;
	pin Y14 = IOB_S21_2;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S25_0;
	pin Y18 = IOB_S27_0;
	pin Y19 = CCLK;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = VCCAUX;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S1_2;
	pin AA5 = IOB_S4_0;
	pin AA6 = NC;
	pin AA7 = NC;
	pin AA8 = IOB_S7_2;
	pin AA9 = IOB_S9_2;
	pin AA10 = IOB_S11_2;
	pin AA11 = IOB_S14_3;
	pin AA12 = IOB_S15_1;
	pin AA13 = IOB_S18_1;
	pin AA14 = IOB_S20_1;
	pin AA15 = IOB_S23_3;
	pin AA16 = NC;
	pin AA17 = IOB_S24_1;
	pin AA18 = IOB_S25_3;
	pin AA19 = IOB_S28_2;
	pin AA20 = IOB_E1_0;
	pin AA21 = GND;
	pin AA22 = VCCAUX;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S1_3;
	pin AB5 = IOB_S4_1;
	pin AB6 = NC;
	pin AB7 = NC;
	pin AB8 = IOB_S7_3;
	pin AB9 = IOB_S9_3;
	pin AB10 = IOB_S11_3;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S15_0;
	pin AB13 = IOB_S18_0;
	pin AB14 = IOB_S20_0;
	pin AB15 = IOB_S23_2;
	pin AB16 = NC;
	pin AB17 = IOB_S24_0;
	pin AB18 = IOB_S25_2;
	pin AB19 = IOB_S28_3;
	pin AB20 = DONE;
	pin AB21 = PWRDWN_B;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W19_0;
	vref IOB_W23_0;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E19_0;
	vref IOB_E23_0;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S10_0;
	vref IOB_S13_0;
	vref IOB_S16_3;
	vref IOB_S19_3;
	vref IOB_S22_0;
	vref IOB_S25_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N10_3;
	vref IOB_N13_3;
	vref IOB_N16_0;
	vref IOB_N19_0;
	vref IOB_N22_3;
	vref IOB_N25_0;
}

// xc2v1000-bg575 xq2v1000-bg575 xqr2v1000-bg575
bond BOND9 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N5_1;
	pin A6 = IOB_N5_0;
	pin A7 = GND;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = VCCAUX;
	pin A13 = IOB_N19_3;
	pin A14 = IOB_N19_2;
	pin A15 = NC;
	pin A16 = NC;
	pin A17 = IOB_N27_1;
	pin A18 = GND;
	pin A19 = IOB_N27_0;
	pin A20 = IOB_N31_1;
	pin A21 = IOB_N31_0;
	pin A22 = NC;
	pin A23 = GND;
	pin A24 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = VCCAUX;
	pin B4 = DXN;
	pin B5 = IOB_N6_3;
	pin B6 = IOB_N6_2;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N11_0;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = VCCO0;
	pin B12 = IOB_N15_0;
	pin B13 = IOB_N19_1;
	pin B14 = VCCO1;
	pin B15 = NC;
	pin B16 = IOB_N24_3;
	pin B17 = IOB_N28_3;
	pin B18 = IOB_N28_2;
	pin B19 = IOB_N32_3;
	pin B20 = IOB_N32_2;
	pin B21 = VCCBATT;
	pin B22 = VCCAUX;
	pin B23 = GND;
	pin B24 = GND;
	pin C1 = PROG_B;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = IOB_N1_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N12_2;
	pin C9 = NC;
	pin C10 = NC;
	pin C11 = IOB_N14_2;
	pin C12 = IOB_N15_1;
	pin C13 = IOB_N19_0;
	pin C14 = IOB_N23_1;
	pin C15 = NC;
	pin C16 = IOB_N24_2;
	pin C17 = IOB_N29_1;
	pin C18 = IOB_N33_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N33_1;
	pin C21 = TMS;
	pin C22 = GND;
	pin C23 = TCK;
	pin C24 = TDO;
	pin D1 = TDI;
	pin D2 = IOB_W37_0;
	pin D3 = IOB_W37_1;
	pin D4 = GND;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N2_0;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N12_3;
	pin D9 = IOB_N13_0;
	pin D10 = GND;
	pin D11 = IOB_N14_3;
	pin D12 = IOB_N17_2;
	pin D13 = IOB_N20_1;
	pin D14 = IOB_N23_0;
	pin D15 = GND;
	pin D16 = IOB_N25_1;
	pin D17 = IOB_N29_0;
	pin D18 = IOB_N33_2;
	pin D19 = IOB_N35_3;
	pin D20 = IOB_N33_0;
	pin D21 = GND;
	pin D22 = IOB_E40_3;
	pin D23 = IOB_E40_2;
	pin D24 = IOB_E36_3;
	pin E1 = IOB_W36_2;
	pin E2 = IOB_W36_3;
	pin E3 = IOB_W38_2;
	pin E4 = IOB_W38_3;
	pin E5 = GND;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N8_2;
	pin E9 = IOB_N13_1;
	pin E10 = NC;
	pin E11 = IOB_N14_0;
	pin E12 = IOB_N17_3;
	pin E13 = IOB_N20_0;
	pin E14 = NC;
	pin E15 = NC;
	pin E16 = IOB_N25_0;
	pin E17 = IOB_N30_2;
	pin E18 = IOB_N36_3;
	pin E19 = IOB_N35_2;
	pin E20 = GND;
	pin E21 = IOB_E40_1;
	pin E22 = IOB_E40_0;
	pin E23 = IOB_E36_2;
	pin E24 = IOB_E35_1;
	pin F1 = IOB_W29_0;
	pin F2 = IOB_W29_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W39_0;
	pin F5 = IOB_W39_1;
	pin F6 = GND;
	pin F7 = IOB_N4_3;
	pin F8 = IOB_N8_3;
	pin F9 = IOB_N9_0;
	pin F10 = NC;
	pin F11 = VCCO0;
	pin F12 = IOB_N18_2;
	pin F13 = IOB_N22_3;
	pin F14 = VCCO1;
	pin F15 = NC;
	pin F16 = IOB_N26_3;
	pin F17 = IOB_N30_3;
	pin F18 = IOB_N36_2;
	pin F19 = GND;
	pin F20 = IOB_E39_0;
	pin F21 = IOB_E39_1;
	pin F22 = VCCO2;
	pin F23 = IOB_E34_3;
	pin F24 = IOB_E35_0;
	pin G1 = GND;
	pin G2 = IOB_W30_3;
	pin G3 = IOB_W32_2;
	pin G4 = IOB_W32_3;
	pin G5 = IOB_W40_0;
	pin G6 = IOB_W40_1;
	pin G7 = GND;
	pin G8 = IOB_N4_1;
	pin G9 = IOB_N9_1;
	pin G10 = IOB_N10_3;
	pin G11 = IOB_N14_1;
	pin G12 = IOB_N18_3;
	pin G13 = IOB_N22_2;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = IOB_N26_2;
	pin G17 = IOB_N36_0;
	pin G18 = GND;
	pin G19 = IOB_E38_2;
	pin G20 = IOB_E38_3;
	pin G21 = IOB_E33_1;
	pin G22 = IOB_E33_0;
	pin G23 = IOB_E34_2;
	pin G24 = GND;
	pin H1 = IOB_W25_1;
	pin H2 = IOB_W30_2;
	pin H3 = IOB_W31_0;
	pin H4 = IOB_W31_1;
	pin H5 = IOB_W33_0;
	pin H6 = IOB_W33_1;
	pin H7 = IOB_W40_2;
	pin H8 = VCCINT;
	pin H9 = IOB_N4_0;
	pin H10 = IOB_N10_2;
	pin H11 = IOB_N18_1;
	pin H12 = IOB_N18_0;
	pin H13 = IOB_N23_3;
	pin H14 = IOB_N23_2;
	pin H15 = NC;
	pin H16 = IOB_N36_1;
	pin H17 = VCCINT;
	pin H18 = IOB_E37_1;
	pin H19 = IOB_E32_3;
	pin H20 = IOB_E32_2;
	pin H21 = IOB_E28_3;
	pin H22 = IOB_E28_2;
	pin H23 = IOB_E29_1;
	pin H24 = IOB_E29_0;
	pin J1 = IOB_W25_0;
	pin J2 = IOB_W26_2;
	pin J3 = IOB_W26_3;
	pin J4 = IOB_W27_0;
	pin J5 = IOB_W27_1;
	pin J6 = IOB_W34_2;
	pin J7 = IOB_W34_3;
	pin J8 = IOB_W40_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO1;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCINT;
	pin J17 = IOB_E37_0;
	pin J18 = IOB_E31_1;
	pin J19 = IOB_E31_0;
	pin J20 = IOB_E25_1;
	pin J21 = IOB_E25_0;
	pin J22 = IOB_E26_3;
	pin J23 = IOB_E26_2;
	pin J24 = IOB_E27_1;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = NC;
	pin K4 = GND;
	pin K5 = IOB_W28_2;
	pin K6 = IOB_W28_3;
	pin K7 = IOB_W35_0;
	pin K8 = IOB_W35_1;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCO2;
	pin K17 = IOB_E30_3;
	pin K18 = IOB_E30_2;
	pin K19 = NC;
	pin K20 = NC;
	pin K21 = GND;
	pin K22 = NC;
	pin K23 = NC;
	pin K24 = IOB_E27_0;
	pin L1 = NC;
	pin L2 = VCCO7;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = VCCO7;
	pin L7 = NC;
	pin L8 = NC;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCO2;
	pin L17 = NC;
	pin L18 = NC;
	pin L19 = VCCO2;
	pin L20 = NC;
	pin L21 = NC;
	pin L22 = NC;
	pin L23 = VCCO2;
	pin L24 = NC;
	pin M1 = IOB_W21_1;
	pin M2 = IOB_W22_2;
	pin M3 = IOB_W22_3;
	pin M4 = IOB_W23_0;
	pin M5 = IOB_W23_1;
	pin M6 = IOB_W24_2;
	pin M7 = IOB_W24_3;
	pin M8 = NC;
	pin M9 = VCCO7;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCO2;
	pin M17 = IOB_E21_1;
	pin M18 = IOB_E21_0;
	pin M19 = IOB_E22_3;
	pin M20 = IOB_E22_2;
	pin M21 = IOB_E23_1;
	pin M22 = IOB_E23_0;
	pin M23 = IOB_E24_3;
	pin M24 = VCCAUX;
	pin N1 = VCCAUX;
	pin N2 = IOB_W21_0;
	pin N3 = IOB_W18_3;
	pin N4 = IOB_W18_2;
	pin N5 = IOB_W19_1;
	pin N6 = IOB_W19_0;
	pin N7 = IOB_W20_3;
	pin N8 = IOB_W20_2;
	pin N9 = VCCO6;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCO3;
	pin N17 = IOB_E17_1;
	pin N18 = IOB_E18_2;
	pin N19 = IOB_E18_3;
	pin N20 = IOB_E19_1;
	pin N21 = IOB_E19_0;
	pin N22 = IOB_E20_2;
	pin N23 = IOB_E20_3;
	pin N24 = IOB_E24_2;
	pin P1 = NC;
	pin P2 = VCCO6;
	pin P3 = NC;
	pin P4 = IOB_W17_1;
	pin P5 = IOB_W17_0;
	pin P6 = VCCO6;
	pin P7 = NC;
	pin P8 = NC;
	pin P9 = VCCO6;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCO3;
	pin P17 = IOB_E17_0;
	pin P18 = NC;
	pin P19 = VCCO3;
	pin P20 = NC;
	pin P21 = NC;
	pin P22 = NC;
	pin P23 = VCCO3;
	pin P24 = NC;
	pin R1 = IOB_W15_1;
	pin R2 = NC;
	pin R3 = NC;
	pin R4 = GND;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = IOB_W12_3;
	pin R8 = IOB_W12_2;
	pin R9 = VCCO6;
	pin R10 = VCCINT;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCO3;
	pin R17 = IOB_E7_0;
	pin R18 = IOB_E7_1;
	pin R19 = IOB_E14_2;
	pin R20 = IOB_E14_3;
	pin R21 = GND;
	pin R22 = NC;
	pin R23 = NC;
	pin R24 = NC;
	pin T1 = IOB_W15_0;
	pin T2 = IOB_W16_3;
	pin T3 = IOB_W16_2;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = IOB_W11_1;
	pin T7 = IOB_W11_0;
	pin T8 = IOB_W5_1;
	pin T9 = VCCINT;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO5;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCO4;
	pin T16 = VCCINT;
	pin T17 = IOB_E1_0;
	pin T18 = IOB_E8_2;
	pin T19 = IOB_E8_3;
	pin T20 = IOB_E15_0;
	pin T21 = IOB_E15_1;
	pin T22 = IOB_E16_2;
	pin T23 = IOB_E16_3;
	pin T24 = NC;
	pin U1 = IOB_W13_1;
	pin U2 = IOB_W13_0;
	pin U3 = IOB_W14_3;
	pin U4 = IOB_W14_2;
	pin U5 = IOB_W10_3;
	pin U6 = IOB_W10_2;
	pin U7 = IOB_W5_0;
	pin U8 = VCCINT;
	pin U9 = IOB_S1_0;
	pin U10 = NC;
	pin U11 = IOB_S14_2;
	pin U12 = IOB_S14_3;
	pin U13 = IOB_S19_0;
	pin U14 = IOB_S19_1;
	pin U15 = NC;
	pin U16 = IOB_S33_1;
	pin U17 = VCCINT;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E9_1;
	pin U20 = IOB_E9_0;
	pin U21 = IOB_E11_0;
	pin U22 = IOB_E11_1;
	pin U23 = IOB_E12_3;
	pin U24 = NC;
	pin V1 = GND;
	pin V2 = IOB_W8_3;
	pin V3 = IOB_W9_1;
	pin V4 = IOB_W9_0;
	pin V5 = IOB_W4_2;
	pin V6 = IOB_W4_3;
	pin V7 = GND;
	pin V8 = IOB_S1_1;
	pin V9 = IOB_S11_2;
	pin V10 = NC;
	pin V11 = NC;
	pin V12 = IOB_S15_2;
	pin V13 = IOB_S19_3;
	pin V14 = IOB_S23_1;
	pin V15 = NC;
	pin V16 = IOB_S26_1;
	pin V17 = IOB_S33_0;
	pin V18 = GND;
	pin V19 = IOB_E1_2;
	pin V20 = IOB_E1_3;
	pin V21 = IOB_E10_2;
	pin V22 = IOB_E10_3;
	pin V23 = IOB_E12_2;
	pin V24 = GND;
	pin W1 = IOB_W7_1;
	pin W2 = IOB_W8_2;
	pin W3 = VCCO6;
	pin W4 = IOB_W3_0;
	pin W5 = IOB_W3_1;
	pin W6 = GND;
	pin W7 = IOB_S1_2;
	pin W8 = IOB_S7_3;
	pin W9 = IOB_S11_3;
	pin W10 = NC;
	pin W11 = VCCO5;
	pin W12 = IOB_S15_3;
	pin W13 = IOB_S19_2;
	pin W14 = VCCO4;
	pin W15 = NC;
	pin W16 = IOB_S26_0;
	pin W17 = IOB_S27_2;
	pin W18 = IOB_S33_3;
	pin W19 = GND;
	pin W20 = IOB_E2_2;
	pin W21 = IOB_E2_3;
	pin W22 = VCCO3;
	pin W23 = IOB_E13_0;
	pin W24 = IOB_E13_1;
	pin Y1 = IOB_W7_0;
	pin Y2 = IOB_W6_3;
	pin Y3 = IOB_W2_3;
	pin Y4 = IOB_W2_2;
	pin Y5 = GND;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S1_3;
	pin Y8 = IOB_S7_2;
	pin Y9 = IOB_S12_0;
	pin Y10 = NC;
	pin Y11 = NC;
	pin Y12 = IOB_S17_0;
	pin Y13 = IOB_S20_3;
	pin Y14 = IOB_S23_0;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S27_3;
	pin Y18 = IOB_S33_2;
	pin Y19 = IOB_S35_1;
	pin Y20 = GND;
	pin Y21 = IOB_E3_0;
	pin Y22 = IOB_E3_1;
	pin Y23 = IOB_E6_2;
	pin Y24 = IOB_E6_3;
	pin AA1 = IOB_W6_2;
	pin AA2 = IOB_W1_3;
	pin AA3 = IOB_W1_2;
	pin AA4 = GND;
	pin AA5 = IOB_S4_0;
	pin AA6 = IOB_S2_3;
	pin AA7 = IOB_S4_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S12_1;
	pin AA10 = GND;
	pin AA11 = IOB_S14_0;
	pin AA12 = IOB_S17_1;
	pin AA13 = IOB_S20_2;
	pin AA14 = IOB_S23_3;
	pin AA15 = GND;
	pin AA16 = NC;
	pin AA17 = IOB_S28_1;
	pin AA18 = IOB_S30_1;
	pin AA19 = IOB_S35_0;
	pin AA20 = IOB_S36_1;
	pin AA21 = GND;
	pin AA22 = IOB_E4_2;
	pin AA23 = IOB_E4_3;
	pin AA24 = IOB_E5_1;
	pin AB1 = IOB_W1_1;
	pin AB2 = IOB_W1_0;
	pin AB3 = GND;
	pin AB4 = M1;
	pin AB5 = IOB_S4_1;
	pin AB6 = VCCO5;
	pin AB7 = IOB_S4_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S13_2;
	pin AB10 = NC;
	pin AB11 = IOB_S14_1;
	pin AB12 = IOB_S18_0;
	pin AB13 = IOB_S22_1;
	pin AB14 = IOB_S23_2;
	pin AB15 = NC;
	pin AB16 = IOB_S24_1;
	pin AB17 = IOB_S28_0;
	pin AB18 = IOB_S30_0;
	pin AB19 = VCCO4;
	pin AB20 = IOB_S36_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	pin AB23 = CCLK;
	pin AB24 = IOB_E5_0;
	pin AC1 = GND;
	pin AC2 = GND;
	pin AC3 = VCCAUX;
	pin AC4 = M0;
	pin AC5 = IOB_S5_2;
	pin AC6 = IOB_S5_3;
	pin AC7 = IOB_S9_2;
	pin AC8 = IOB_S9_3;
	pin AC9 = IOB_S13_3;
	pin AC10 = NC;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S18_1;
	pin AC13 = IOB_S22_0;
	pin AC14 = VCCO4;
	pin AC15 = NC;
	pin AC16 = IOB_S24_0;
	pin AC17 = IOB_S29_2;
	pin AC18 = IOB_S29_3;
	pin AC19 = IOB_S31_2;
	pin AC20 = IOB_S31_3;
	pin AC21 = PWRDWN_B;
	pin AC22 = VCCAUX;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AD1 = GND;
	pin AD2 = GND;
	pin AD3 = M2;
	pin AD4 = IOB_S6_0;
	pin AD5 = IOB_S6_1;
	pin AD6 = IOB_S10_0;
	pin AD7 = GND;
	pin AD8 = IOB_S10_1;
	pin AD9 = NC;
	pin AD10 = NC;
	pin AD11 = IOB_S18_2;
	pin AD12 = IOB_S18_3;
	pin AD13 = VCCAUX;
	pin AD14 = NC;
	pin AD15 = NC;
	pin AD16 = IOB_S25_2;
	pin AD17 = IOB_S25_3;
	pin AD18 = GND;
	pin AD19 = IOB_S32_0;
	pin AD20 = IOB_S32_1;
	pin AD21 = IOB_S36_2;
	pin AD22 = IOB_S36_3;
	pin AD23 = GND;
	pin AD24 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W23_0;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E23_0;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S14_0;
	vref IOB_S17_0;
	vref IOB_S20_3;
	vref IOB_S23_3;
	vref IOB_S26_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N14_3;
	vref IOB_N17_3;
	vref IOB_N20_0;
	vref IOB_N23_0;
	vref IOB_N26_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
}

// xc2v1000-ff896
bond BOND10 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCBATT;
	pin A3 = VCCAUX;
	pin A4 = IOB_N36_0;
	pin A5 = IOB_N31_1;
	pin A6 = IOB_N31_0;
	pin A7 = IOB_N29_0;
	pin A8 = GND;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = IOB_N23_0;
	pin A14 = IOB_N23_1;
	pin A15 = VCCAUX;
	pin A16 = IOB_N17_2;
	pin A17 = IOB_N17_3;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = IOB_N10_3;
	pin A23 = GND;
	pin A24 = IOB_N6_3;
	pin A25 = IOB_N4_2;
	pin A26 = IOB_N4_3;
	pin A27 = IOB_N1_2;
	pin A28 = VCCAUX;
	pin A29 = TDI;
	pin B1 = IOB_E40_2;
	pin B2 = GND;
	pin B3 = TDO;
	pin B4 = IOB_N36_1;
	pin B5 = VCCO1;
	pin B6 = IOB_N33_1;
	pin B7 = IOB_N29_1;
	pin B8 = IOB_N27_1;
	pin B9 = IOB_N27_0;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = IOB_N20_0;
	pin B15 = IOB_N20_1;
	pin B16 = IOB_N14_2;
	pin B17 = IOB_N14_3;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = IOB_N12_3;
	pin B21 = IOB_N12_2;
	pin B22 = IOB_N10_2;
	pin B23 = IOB_N8_3;
	pin B24 = IOB_N8_2;
	pin B25 = IOB_N6_2;
	pin B26 = VCCO0;
	pin B27 = IOB_N1_3;
	pin B28 = PROG_B;
	pin B29 = GND;
	pin B30 = IOB_W40_2;
	pin C1 = IOB_E40_3;
	pin C2 = IOB_E38_2;
	pin C3 = GND;
	pin C4 = TMS;
	pin C5 = IOB_N33_0;
	pin C6 = IOB_N32_3;
	pin C7 = IOB_N32_2;
	pin C8 = IOB_N26_2;
	pin C9 = IOB_N26_3;
	pin C10 = GND;
	pin C11 = NC;
	pin C12 = NC;
	pin C13 = VCCO1;
	pin C14 = IOB_N19_2;
	pin C15 = IOB_N19_3;
	pin C16 = IOB_N18_0;
	pin C17 = IOB_N18_1;
	pin C18 = VCCO0;
	pin C19 = NC;
	pin C20 = NC;
	pin C21 = GND;
	pin C22 = IOB_N11_0;
	pin C23 = IOB_N11_1;
	pin C24 = IOB_N5_1;
	pin C25 = IOB_N2_0;
	pin C26 = IOB_N2_1;
	pin C27 = HSWAP_EN;
	pin C28 = GND;
	pin C29 = IOB_W38_2;
	pin C30 = IOB_W40_3;
	pin D1 = IOB_E36_2;
	pin D2 = IOB_E38_3;
	pin D3 = IOB_E39_1;
	pin D4 = GND;
	pin D5 = TCK;
	pin D6 = IOB_N35_2;
	pin D7 = IOB_N35_3;
	pin D8 = IOB_N30_3;
	pin D9 = IOB_N25_1;
	pin D10 = IOB_N25_0;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = IOB_N22_3;
	pin D15 = IOB_N22_2;
	pin D16 = IOB_N15_1;
	pin D17 = IOB_N15_0;
	pin D18 = NC;
	pin D19 = NC;
	pin D20 = NC;
	pin D21 = IOB_N13_1;
	pin D22 = IOB_N13_0;
	pin D23 = IOB_N7_0;
	pin D24 = IOB_N7_1;
	pin D25 = IOB_N5_0;
	pin D26 = DXN;
	pin D27 = GND;
	pin D28 = IOB_W39_1;
	pin D29 = IOB_W38_3;
	pin D30 = IOB_W36_2;
	pin E1 = IOB_E36_3;
	pin E2 = VCCO2;
	pin E3 = IOB_E39_0;
	pin E4 = IOB_E37_0;
	pin E5 = GND;
	pin E6 = NC;
	pin E7 = IOB_N30_2;
	pin E8 = IOB_N28_3;
	pin E9 = IOB_N28_2;
	pin E10 = IOB_N24_3;
	pin E11 = IOB_N24_2;
	pin E12 = GND;
	pin E13 = NC;
	pin E14 = NC;
	pin E15 = NC;
	pin E16 = NC;
	pin E17 = NC;
	pin E18 = NC;
	pin E19 = GND;
	pin E20 = NC;
	pin E21 = NC;
	pin E22 = IOB_N9_1;
	pin E23 = IOB_N9_0;
	pin E24 = IOB_N1_0;
	pin E25 = DXP;
	pin E26 = GND;
	pin E27 = IOB_W37_0;
	pin E28 = IOB_W39_0;
	pin E29 = VCCO7;
	pin E30 = IOB_W36_3;
	pin F1 = IOB_E32_2;
	pin F2 = IOB_E34_2;
	pin F3 = IOB_E33_0;
	pin F4 = IOB_E37_1;
	pin F5 = IOB_E35_1;
	pin F6 = GND;
	pin F7 = IOB_N36_2;
	pin F8 = IOB_N36_3;
	pin F9 = IOB_N33_3;
	pin F10 = IOB_N27_2;
	pin F11 = IOB_N27_3;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = IOB_N19_0;
	pin F15 = IOB_N19_1;
	pin F16 = IOB_N14_0;
	pin F17 = IOB_N14_1;
	pin F18 = NC;
	pin F19 = NC;
	pin F20 = IOB_N10_0;
	pin F21 = IOB_N10_1;
	pin F22 = IOB_N4_0;
	pin F23 = IOB_N4_1;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = IOB_W33_0;
	pin F27 = IOB_W37_1;
	pin F28 = IOB_W31_1;
	pin F29 = IOB_W34_2;
	pin F30 = IOB_W32_2;
	pin G1 = IOB_E32_3;
	pin G2 = IOB_E34_3;
	pin G3 = IOB_E33_1;
	pin G4 = IOB_E31_1;
	pin G5 = IOB_E35_0;
	pin G6 = IOB_E36_1;
	pin G7 = IOB_E38_1;
	pin G8 = IOB_N33_2;
	pin G9 = IOB_N31_2;
	pin G10 = IOB_N31_3;
	pin G11 = IOB_N29_3;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = GND;
	pin G15 = IOB_N23_3;
	pin G16 = IOB_N18_2;
	pin G17 = GND;
	pin G18 = NC;
	pin G19 = IOB_N12_0;
	pin G20 = IOB_N12_1;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N6_1;
	pin G23 = IOB_W40_1;
	pin G24 = IOB_W36_1;
	pin G25 = IOB_W35_1;
	pin G26 = IOB_W35_0;
	pin G27 = IOB_W33_1;
	pin G28 = IOB_W31_0;
	pin G29 = IOB_W34_3;
	pin G30 = IOB_W32_3;
	pin H1 = GND;
	pin H2 = IOB_E30_2;
	pin H3 = IOB_E28_2;
	pin H4 = IOB_E31_0;
	pin H5 = IOB_E29_0;
	pin H6 = IOB_E36_0;
	pin H7 = IOB_E38_0;
	pin H8 = IOB_E40_0;
	pin H9 = IOB_E40_1;
	pin H10 = IOB_N29_2;
	pin H11 = IOB_N25_2;
	pin H12 = IOB_N25_3;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N23_2;
	pin H16 = IOB_N18_3;
	pin H17 = NC;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = IOB_N8_0;
	pin H21 = IOB_N8_1;
	pin H22 = IOB_W38_1;
	pin H23 = IOB_W40_0;
	pin H24 = IOB_W34_1;
	pin H25 = IOB_W36_0;
	pin H26 = IOB_W29_0;
	pin H27 = IOB_W28_2;
	pin H28 = IOB_W30_2;
	pin H29 = IOB_W30_3;
	pin H30 = GND;
	pin J1 = IOB_E26_2;
	pin J2 = IOB_E30_3;
	pin J3 = IOB_E28_3;
	pin J4 = IOB_E27_1;
	pin J5 = IOB_E29_1;
	pin J6 = IOB_E30_1;
	pin J7 = IOB_E34_0;
	pin J8 = IOB_E34_1;
	pin J9 = VCCINT;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = NC;
	pin J15 = NC;
	pin J16 = NC;
	pin J17 = NC;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCINT;
	pin J23 = IOB_W38_0;
	pin J24 = IOB_W34_0;
	pin J25 = IOB_W30_1;
	pin J26 = IOB_W29_1;
	pin J27 = IOB_W27_1;
	pin J28 = IOB_W28_3;
	pin J29 = IOB_W26_2;
	pin J30 = NC;
	pin K1 = IOB_E26_3;
	pin K2 = NC;
	pin K3 = GND;
	pin K4 = IOB_E27_0;
	pin K5 = IOB_E25_0;
	pin K6 = IOB_E30_0;
	pin K7 = IOB_E28_1;
	pin K8 = IOB_E32_1;
	pin K9 = VCCO2;
	pin K10 = VCCINT;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCINT;
	pin K22 = VCCO7;
	pin K23 = IOB_W32_1;
	pin K24 = IOB_W28_1;
	pin K25 = IOB_W30_0;
	pin K26 = IOB_W25_0;
	pin K27 = IOB_W27_0;
	pin K28 = GND;
	pin K29 = IOB_W26_3;
	pin K30 = NC;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = IOB_E25_1;
	pin L6 = IOB_E26_1;
	pin L7 = IOB_E28_0;
	pin L8 = IOB_E32_0;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = VCCINT;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = IOB_W32_0;
	pin L24 = IOB_W28_0;
	pin L25 = IOB_W26_1;
	pin L26 = IOB_W25_1;
	pin L27 = NC;
	pin L28 = NC;
	pin L29 = NC;
	pin L30 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = GND;
	pin M6 = IOB_E26_0;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = NC;
	pin M24 = NC;
	pin M25 = IOB_W26_0;
	pin M26 = GND;
	pin M27 = NC;
	pin M28 = NC;
	pin M29 = NC;
	pin M30 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = VCCO2;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = NC;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = NC;
	pin N24 = NC;
	pin N25 = NC;
	pin N26 = NC;
	pin N27 = NC;
	pin N28 = VCCO7;
	pin N29 = NC;
	pin N30 = IOB_W24_2;
	pin P1 = NC;
	pin P2 = IOB_E24_2;
	pin P3 = IOB_E21_0;
	pin P4 = IOB_E23_1;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = GND;
	pin P8 = IOB_E24_1;
	pin P9 = NC;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = NC;
	pin P23 = IOB_W24_1;
	pin P24 = GND;
	pin P25 = NC;
	pin P26 = NC;
	pin P27 = IOB_W23_1;
	pin P28 = IOB_W21_0;
	pin P29 = NC;
	pin P30 = IOB_W24_3;
	pin R1 = IOB_E22_3;
	pin R2 = IOB_E24_3;
	pin R3 = IOB_E21_1;
	pin R4 = IOB_E23_0;
	pin R5 = NC;
	pin R6 = IOB_E22_0;
	pin R7 = IOB_E22_1;
	pin R8 = IOB_E24_0;
	pin R9 = NC;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = NC;
	pin R23 = IOB_W24_0;
	pin R24 = IOB_W22_1;
	pin R25 = IOB_W22_0;
	pin R26 = NC;
	pin R27 = IOB_W23_0;
	pin R28 = IOB_W21_1;
	pin R29 = IOB_W22_2;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E22_2;
	pin T3 = IOB_E19_1;
	pin T4 = IOB_E17_1;
	pin T5 = NC;
	pin T6 = IOB_E20_2;
	pin T7 = IOB_E20_3;
	pin T8 = IOB_E18_3;
	pin T9 = NC;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = NC;
	pin T23 = IOB_W17_1;
	pin T24 = IOB_W19_0;
	pin T25 = IOB_W19_1;
	pin T26 = NC;
	pin T27 = IOB_W17_3;
	pin T28 = IOB_W19_3;
	pin T29 = IOB_W22_3;
	pin T30 = IOB_W20_2;
	pin U1 = IOB_E19_3;
	pin U2 = IOB_E17_3;
	pin U3 = IOB_E19_0;
	pin U4 = IOB_E17_0;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = GND;
	pin U8 = IOB_E18_2;
	pin U9 = NC;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = NC;
	pin U23 = IOB_W17_0;
	pin U24 = GND;
	pin U25 = NC;
	pin U26 = NC;
	pin U27 = IOB_W17_2;
	pin U28 = IOB_W19_2;
	pin U29 = IOB_W18_3;
	pin U30 = IOB_W20_3;
	pin V1 = IOB_E19_2;
	pin V2 = IOB_E17_2;
	pin V3 = VCCO3;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = NC;
	pin V8 = NC;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = NC;
	pin V24 = NC;
	pin V25 = NC;
	pin V26 = NC;
	pin V27 = NC;
	pin V28 = VCCO6;
	pin V29 = IOB_W18_2;
	pin V30 = NC;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = NC;
	pin W4 = NC;
	pin W5 = GND;
	pin W6 = NC;
	pin W7 = NC;
	pin W8 = NC;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = NC;
	pin W24 = NC;
	pin W25 = IOB_W15_1;
	pin W26 = GND;
	pin W27 = NC;
	pin W28 = NC;
	pin W29 = NC;
	pin W30 = NC;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = IOB_E15_1;
	pin Y6 = IOB_E16_2;
	pin Y7 = IOB_E13_1;
	pin Y8 = IOB_E14_3;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = VCCINT;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = IOB_W11_1;
	pin Y24 = IOB_W13_3;
	pin Y25 = IOB_W15_0;
	pin Y26 = NC;
	pin Y27 = NC;
	pin Y28 = NC;
	pin Y29 = NC;
	pin Y30 = NC;
	pin AA1 = NC;
	pin AA2 = IOB_E15_3;
	pin AA3 = GND;
	pin AA4 = NC;
	pin AA5 = IOB_E15_0;
	pin AA6 = IOB_E16_3;
	pin AA7 = IOB_E13_0;
	pin AA8 = IOB_E14_2;
	pin AA9 = VCCO3;
	pin AA10 = VCCINT;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = VCCO6;
	pin AA23 = IOB_W11_0;
	pin AA24 = IOB_W13_2;
	pin AA25 = IOB_W13_1;
	pin AA26 = NC;
	pin AA27 = IOB_W15_3;
	pin AA28 = GND;
	pin AA29 = IOB_W16_2;
	pin AA30 = NC;
	pin AB1 = NC;
	pin AB2 = IOB_E15_2;
	pin AB3 = IOB_E11_1;
	pin AB4 = IOB_E9_3;
	pin AB5 = IOB_E9_1;
	pin AB6 = IOB_E12_2;
	pin AB7 = IOB_E10_3;
	pin AB8 = IOB_E8_2;
	pin AB9 = VCCINT;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = NC;
	pin AB15 = NC;
	pin AB16 = NC;
	pin AB17 = NC;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCINT;
	pin AB23 = IOB_W1_1;
	pin AB24 = IOB_W9_1;
	pin AB25 = IOB_W13_0;
	pin AB26 = IOB_W10_3;
	pin AB27 = IOB_W15_2;
	pin AB28 = IOB_W11_3;
	pin AB29 = IOB_W16_3;
	pin AB30 = IOB_W14_3;
	pin AC1 = GND;
	pin AC2 = IOB_E13_3;
	pin AC3 = IOB_E11_0;
	pin AC4 = IOB_E9_2;
	pin AC5 = IOB_E9_0;
	pin AC6 = IOB_E12_3;
	pin AC7 = IOB_E10_2;
	pin AC8 = IOB_E8_3;
	pin AC9 = IOB_E2_3;
	pin AC10 = IOB_S33_1;
	pin AC11 = IOB_S33_0;
	pin AC12 = NC;
	pin AC13 = NC;
	pin AC14 = IOB_S23_1;
	pin AC15 = IOB_S23_0;
	pin AC16 = IOB_S14_3;
	pin AC17 = IOB_S14_2;
	pin AC18 = NC;
	pin AC19 = NC;
	pin AC20 = IOB_S4_3;
	pin AC21 = IOB_S4_2;
	pin AC22 = IOB_W1_0;
	pin AC23 = IOB_W3_1;
	pin AC24 = IOB_W9_0;
	pin AC25 = IOB_W7_1;
	pin AC26 = IOB_W10_2;
	pin AC27 = IOB_W9_3;
	pin AC28 = IOB_W11_2;
	pin AC29 = IOB_W14_2;
	pin AC30 = GND;
	pin AD1 = IOB_E11_3;
	pin AD2 = IOB_E13_2;
	pin AD3 = IOB_E7_1;
	pin AD4 = IOB_E5_1;
	pin AD5 = IOB_E3_1;
	pin AD6 = IOB_E6_3;
	pin AD7 = IOB_E6_2;
	pin AD8 = IOB_E4_3;
	pin AD9 = IOB_E2_2;
	pin AD10 = IOB_S29_1;
	pin AD11 = IOB_S29_0;
	pin AD12 = NC;
	pin AD13 = NC;
	pin AD14 = GND;
	pin AD15 = IOB_S19_3;
	pin AD16 = IOB_S18_0;
	pin AD17 = GND;
	pin AD18 = NC;
	pin AD19 = NC;
	pin AD20 = IOB_S8_3;
	pin AD21 = IOB_S8_2;
	pin AD22 = IOB_S6_2;
	pin AD23 = IOB_W3_0;
	pin AD24 = IOB_W5_1;
	pin AD25 = IOB_W7_0;
	pin AD26 = IOB_W5_3;
	pin AD27 = IOB_W9_2;
	pin AD28 = IOB_W7_3;
	pin AD29 = IOB_W8_2;
	pin AD30 = IOB_W12_2;
	pin AE1 = IOB_E11_2;
	pin AE2 = IOB_E7_3;
	pin AE3 = IOB_E7_0;
	pin AE4 = IOB_E5_0;
	pin AE5 = IOB_E3_0;
	pin AE6 = GND;
	pin AE7 = IOB_E4_2;
	pin AE8 = IOB_S36_1;
	pin AE9 = IOB_S31_1;
	pin AE10 = IOB_S31_0;
	pin AE11 = IOB_S27_1;
	pin AE12 = IOB_S27_0;
	pin AE13 = NC;
	pin AE14 = NC;
	pin AE15 = IOB_S19_2;
	pin AE16 = IOB_S18_1;
	pin AE17 = NC;
	pin AE18 = NC;
	pin AE19 = IOB_S10_3;
	pin AE20 = IOB_S10_2;
	pin AE21 = IOB_S6_3;
	pin AE22 = IOB_S1_3;
	pin AE23 = IOB_S1_2;
	pin AE24 = IOB_W5_0;
	pin AE25 = GND;
	pin AE26 = IOB_W5_2;
	pin AE27 = IOB_W3_3;
	pin AE28 = IOB_W7_2;
	pin AE29 = IOB_W8_3;
	pin AE30 = IOB_W12_3;
	pin AF1 = IOB_E5_3;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E7_2;
	pin AF4 = IOB_E1_1;
	pin AF5 = GND;
	pin AF6 = CCLK;
	pin AF7 = IOB_S30_1;
	pin AF8 = IOB_S30_0;
	pin AF9 = IOB_S36_0;
	pin AF10 = IOB_S24_0;
	pin AF11 = IOB_S24_1;
	pin AF12 = GND;
	pin AF13 = NC;
	pin AF14 = NC;
	pin AF15 = NC;
	pin AF16 = NC;
	pin AF17 = NC;
	pin AF18 = NC;
	pin AF19 = GND;
	pin AF20 = IOB_S13_2;
	pin AF21 = IOB_S13_3;
	pin AF22 = IOB_S11_3;
	pin AF23 = IOB_S11_2;
	pin AF24 = IOB_S9_3;
	pin AF25 = M0;
	pin AF26 = GND;
	pin AF27 = IOB_W3_2;
	pin AF28 = IOB_W1_3;
	pin AF29 = VCCO6;
	pin AF30 = IOB_W6_3;
	pin AG1 = IOB_E5_2;
	pin AG2 = IOB_E3_3;
	pin AG3 = IOB_E1_0;
	pin AG4 = GND;
	pin AG5 = DONE;
	pin AG6 = IOB_S32_0;
	pin AG7 = IOB_S28_0;
	pin AG8 = IOB_S28_1;
	pin AG9 = IOB_S26_1;
	pin AG10 = IOB_S26_0;
	pin AG11 = NC;
	pin AG12 = NC;
	pin AG13 = NC;
	pin AG14 = IOB_S22_0;
	pin AG15 = IOB_S22_1;
	pin AG16 = IOB_S15_2;
	pin AG17 = IOB_S15_3;
	pin AG18 = NC;
	pin AG19 = NC;
	pin AG20 = NC;
	pin AG21 = IOB_S12_0;
	pin AG22 = IOB_S12_1;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S5_2;
	pin AG25 = IOB_S5_3;
	pin AG26 = M1;
	pin AG27 = GND;
	pin AG28 = IOB_W1_2;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W6_2;
	pin AH1 = IOB_E1_3;
	pin AH2 = IOB_E3_2;
	pin AH3 = GND;
	pin AH4 = PWRDWN_B;
	pin AH5 = IOB_S35_1;
	pin AH6 = IOB_S35_0;
	pin AH7 = IOB_S32_1;
	pin AH8 = IOB_S25_1;
	pin AH9 = IOB_S25_0;
	pin AH10 = GND;
	pin AH11 = NC;
	pin AH12 = NC;
	pin AH13 = VCCO4;
	pin AH14 = IOB_S19_1;
	pin AH15 = IOB_S19_0;
	pin AH16 = IOB_S18_3;
	pin AH17 = IOB_S18_2;
	pin AH18 = VCCO5;
	pin AH19 = NC;
	pin AH20 = NC;
	pin AH21 = GND;
	pin AH22 = IOB_S12_3;
	pin AH23 = IOB_S12_2;
	pin AH24 = IOB_S7_3;
	pin AH25 = IOB_S7_2;
	pin AH26 = IOB_S2_3;
	pin AH27 = M2;
	pin AH28 = GND;
	pin AH29 = IOB_W4_3;
	pin AH30 = IOB_W2_3;
	pin AJ1 = IOB_E1_2;
	pin AJ2 = GND;
	pin AJ3 = IOB_S36_2;
	pin AJ4 = IOB_S33_3;
	pin AJ5 = VCCO4;
	pin AJ6 = IOB_S29_2;
	pin AJ7 = IOB_S27_2;
	pin AJ8 = IOB_S27_3;
	pin AJ9 = IOB_S25_2;
	pin AJ10 = NC;
	pin AJ11 = NC;
	pin AJ12 = NC;
	pin AJ13 = NC;
	pin AJ14 = IOB_S23_3;
	pin AJ15 = IOB_S23_2;
	pin AJ16 = IOB_S17_1;
	pin AJ17 = IOB_S17_0;
	pin AJ18 = NC;
	pin AJ19 = NC;
	pin AJ20 = NC;
	pin AJ21 = NC;
	pin AJ22 = IOB_S10_0;
	pin AJ23 = IOB_S10_1;
	pin AJ24 = IOB_S6_0;
	pin AJ25 = IOB_S6_1;
	pin AJ26 = VCCO5;
	pin AJ27 = IOB_S2_2;
	pin AJ28 = IOB_S1_1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W2_2;
	pin AK2 = IOB_S36_3;
	pin AK3 = VCCAUX;
	pin AK4 = IOB_S33_2;
	pin AK5 = IOB_S31_2;
	pin AK6 = IOB_S31_3;
	pin AK7 = IOB_S29_3;
	pin AK8 = GND;
	pin AK9 = IOB_S25_3;
	pin AK10 = NC;
	pin AK11 = NC;
	pin AK12 = NC;
	pin AK13 = NC;
	pin AK14 = IOB_S20_3;
	pin AK15 = IOB_S20_2;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S14_1;
	pin AK18 = IOB_S14_0;
	pin AK19 = NC;
	pin AK20 = NC;
	pin AK21 = NC;
	pin AK22 = NC;
	pin AK23 = GND;
	pin AK24 = IOB_S8_0;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S4_1;
	pin AK27 = IOB_S4_0;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_S1_0;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W23_0;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E23_0;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S14_0;
	vref IOB_S17_0;
	vref IOB_S20_3;
	vref IOB_S23_3;
	vref IOB_S26_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N14_3;
	vref IOB_N17_3;
	vref IOB_N20_0;
	vref IOB_N23_0;
	vref IOB_N26_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
}

// xc2v1000-fg256
bond BOND11 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = RSVD;
	pin A4 = RSVD;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N17_2;
	pin A8 = IOB_N18_0;
	pin A9 = IOB_N19_3;
	pin A10 = IOB_N20_1;
	pin A11 = IOB_N33_3;
	pin A12 = IOB_N35_3;
	pin A13 = NC;
	pin A14 = VCCBATT;
	pin A15 = TCK;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_2;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N17_3;
	pin B8 = IOB_N18_1;
	pin B9 = IOB_N19_2;
	pin B10 = IOB_N20_0;
	pin B11 = IOB_N33_2;
	pin B12 = IOB_N35_2;
	pin B13 = IOB_N36_1;
	pin B14 = TMS;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = IOB_W40_3;
	pin C2 = TDI;
	pin C3 = GND;
	pin C4 = IOB_N1_3;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = IOB_N15_0;
	pin C8 = IOB_N18_2;
	pin C9 = IOB_N19_1;
	pin C10 = IOB_N22_3;
	pin C11 = IOB_N33_1;
	pin C12 = IOB_N36_3;
	pin C13 = IOB_N36_0;
	pin C14 = GND;
	pin C15 = TDO;
	pin C16 = IOB_E40_3;
	pin D1 = IOB_W40_2;
	pin D2 = IOB_W40_0;
	pin D3 = IOB_W40_1;
	pin D4 = VCCINT;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N4_3;
	pin D7 = IOB_N15_1;
	pin D8 = IOB_N18_3;
	pin D9 = IOB_N19_0;
	pin D10 = IOB_N22_2;
	pin D11 = IOB_N33_0;
	pin D12 = IOB_N36_2;
	pin D13 = VCCINT;
	pin D14 = IOB_E40_1;
	pin D15 = IOB_E40_0;
	pin D16 = IOB_E40_2;
	pin E1 = IOB_W38_2;
	pin E2 = IOB_W38_3;
	pin E3 = IOB_W39_0;
	pin E4 = IOB_W39_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N14_1;
	pin E7 = IOB_N14_0;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N23_3;
	pin E11 = IOB_N23_2;
	pin E12 = VCCINT;
	pin E13 = IOB_E39_1;
	pin E14 = IOB_E39_0;
	pin E15 = IOB_E38_3;
	pin E16 = IOB_E38_2;
	pin F1 = IOB_W32_2;
	pin F2 = IOB_W32_3;
	pin F3 = IOB_W37_0;
	pin F4 = IOB_W37_1;
	pin F5 = IOB_W31_1;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E31_1;
	pin F13 = IOB_E37_1;
	pin F14 = IOB_E37_0;
	pin F15 = IOB_E32_3;
	pin F16 = IOB_E32_2;
	pin G1 = IOB_W23_0;
	pin G2 = IOB_W23_1;
	pin G3 = IOB_W24_2;
	pin G4 = IOB_W24_3;
	pin G5 = IOB_W31_0;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E31_0;
	pin G13 = IOB_E24_3;
	pin G14 = IOB_E24_2;
	pin G15 = IOB_E23_1;
	pin G16 = IOB_E23_0;
	pin H1 = IOB_W21_0;
	pin H2 = IOB_W21_1;
	pin H3 = IOB_W22_2;
	pin H4 = IOB_W22_3;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E22_3;
	pin H14 = IOB_E22_2;
	pin H15 = IOB_E21_1;
	pin H16 = IOB_E21_0;
	pin J1 = IOB_W20_3;
	pin J2 = IOB_W20_2;
	pin J3 = IOB_W19_1;
	pin J4 = IOB_W19_0;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E19_0;
	pin J14 = IOB_E19_1;
	pin J15 = IOB_E20_2;
	pin J16 = IOB_E20_3;
	pin K1 = IOB_W18_3;
	pin K2 = IOB_W18_2;
	pin K3 = IOB_W17_1;
	pin K4 = IOB_W17_0;
	pin K5 = IOB_W10_3;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E10_3;
	pin K13 = IOB_E17_0;
	pin K14 = IOB_E17_1;
	pin K15 = IOB_E18_2;
	pin K16 = IOB_E18_3;
	pin L1 = IOB_W9_1;
	pin L2 = IOB_W9_0;
	pin L3 = IOB_W4_3;
	pin L4 = IOB_W4_2;
	pin L5 = IOB_W10_2;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E10_2;
	pin L13 = IOB_E4_2;
	pin L14 = IOB_E4_3;
	pin L15 = IOB_E9_0;
	pin L16 = IOB_E9_1;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W3_0;
	pin M3 = IOB_W2_3;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = IOB_S14_2;
	pin M7 = IOB_S14_3;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S23_0;
	pin M11 = IOB_S23_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E2_3;
	pin M15 = IOB_E3_0;
	pin M16 = IOB_E3_1;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_3;
	pin N3 = IOB_W1_2;
	pin N4 = VCCINT;
	pin N5 = IOB_S2_2;
	pin N6 = IOB_S4_2;
	pin N7 = IOB_S15_2;
	pin N8 = IOB_S18_0;
	pin N9 = IOB_S19_3;
	pin N10 = IOB_S22_1;
	pin N11 = IOB_S33_1;
	pin N12 = IOB_S35_1;
	pin N13 = VCCINT;
	pin N14 = IOB_E1_2;
	pin N15 = IOB_E1_3;
	pin N16 = IOB_E1_1;
	pin P1 = IOB_W1_0;
	pin P2 = M1;
	pin P3 = GND;
	pin P4 = IOB_S1_2;
	pin P5 = IOB_S2_3;
	pin P6 = IOB_S4_3;
	pin P7 = IOB_S15_3;
	pin P8 = IOB_S18_1;
	pin P9 = IOB_S19_2;
	pin P10 = IOB_S22_0;
	pin P11 = IOB_S33_0;
	pin P12 = IOB_S35_0;
	pin P13 = IOB_S36_1;
	pin P14 = GND;
	pin P15 = CCLK;
	pin P16 = IOB_E1_0;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = M2;
	pin R4 = IOB_S1_3;
	pin R5 = IOB_S4_0;
	pin R6 = IOB_S14_0;
	pin R7 = IOB_S17_0;
	pin R8 = IOB_S18_2;
	pin R9 = IOB_S19_1;
	pin R10 = IOB_S20_3;
	pin R11 = IOB_S23_3;
	pin R12 = IOB_S33_3;
	pin R13 = IOB_S36_0;
	pin R14 = DONE;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = M0;
	pin T3 = IOB_S1_0;
	pin T4 = IOB_S1_1;
	pin T5 = IOB_S4_1;
	pin T6 = IOB_S14_1;
	pin T7 = IOB_S17_1;
	pin T8 = IOB_S18_3;
	pin T9 = IOB_S19_0;
	pin T10 = IOB_S20_2;
	pin T11 = IOB_S23_2;
	pin T12 = IOB_S33_2;
	pin T13 = IOB_S36_2;
	pin T14 = IOB_S36_3;
	pin T15 = PWRDWN_B;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W18_3;
	vref IOB_W23_0;
	vref IOB_W31_0;
	vref IOB_W39_0;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E18_3;
	vref IOB_E23_0;
	vref IOB_E31_0;
	vref IOB_E39_0;
	vref IOB_S4_0;
	vref IOB_S14_0;
	vref IOB_S17_0;
	vref IOB_S20_3;
	vref IOB_S23_3;
	vref IOB_S33_3;
	vref IOB_N4_3;
	vref IOB_N17_3;
	vref IOB_N20_0;
	vref IOB_N33_0;
}

// xc2v1000-fg456 xq2v1000-fg456
bond BOND12 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = PROG_B;
	pin A3 = DXP;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N2_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N8_2;
	pin A8 = IOB_N10_2;
	pin A9 = IOB_N13_0;
	pin A10 = IOB_N15_0;
	pin A11 = IOB_N18_0;
	pin A12 = VCCAUX;
	pin A13 = IOB_N22_3;
	pin A14 = IOB_N24_3;
	pin A15 = IOB_N26_3;
	pin A16 = IOB_N29_1;
	pin A17 = IOB_N33_3;
	pin A18 = IOB_N35_3;
	pin A19 = IOB_N36_1;
	pin A20 = NC;
	pin A21 = VCCBATT;
	pin A22 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = IOB_N1_3;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N4_1;
	pin B7 = IOB_N8_3;
	pin B8 = IOB_N10_3;
	pin B9 = IOB_N13_1;
	pin B10 = IOB_N15_1;
	pin B11 = IOB_N18_1;
	pin B12 = IOB_N20_0;
	pin B13 = IOB_N22_2;
	pin B14 = IOB_N24_2;
	pin B15 = IOB_N26_2;
	pin B16 = IOB_N29_0;
	pin B17 = IOB_N33_2;
	pin B18 = IOB_N35_2;
	pin B19 = IOB_N36_0;
	pin B20 = TMS;
	pin B21 = GND;
	pin B22 = VCCAUX;
	pin C1 = IOB_W40_0;
	pin C2 = IOB_W40_1;
	pin C3 = GND;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N1_0;
	pin C6 = IOB_N4_2;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N9_0;
	pin C9 = IOB_N12_2;
	pin C10 = IOB_N14_0;
	pin C11 = IOB_N18_2;
	pin C12 = IOB_N20_1;
	pin C13 = IOB_N23_3;
	pin C14 = IOB_N25_1;
	pin C15 = IOB_N27_1;
	pin C16 = IOB_N30_3;
	pin C17 = IOB_N33_1;
	pin C18 = IOB_N36_3;
	pin C19 = TCK;
	pin C20 = GND;
	pin C21 = IOB_E40_3;
	pin C22 = IOB_E40_2;
	pin D1 = IOB_W39_0;
	pin D2 = IOB_W39_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = DXN;
	pin D6 = IOB_N4_3;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N9_1;
	pin D9 = IOB_N12_3;
	pin D10 = IOB_N14_1;
	pin D11 = IOB_N18_3;
	pin D12 = IOB_N19_0;
	pin D13 = IOB_N23_2;
	pin D14 = IOB_N25_0;
	pin D15 = IOB_N27_0;
	pin D16 = IOB_N30_2;
	pin D17 = IOB_N33_0;
	pin D18 = IOB_N36_2;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E39_1;
	pin D22 = IOB_E39_0;
	pin E1 = IOB_W37_0;
	pin E2 = IOB_W37_1;
	pin E3 = IOB_W38_2;
	pin E4 = IOB_W38_3;
	pin E5 = IOB_W40_2;
	pin E6 = IOB_W40_3;
	pin E7 = IOB_N5_1;
	pin E8 = IOB_N5_0;
	pin E9 = IOB_N11_1;
	pin E10 = IOB_N14_3;
	pin E11 = IOB_N17_3;
	pin E12 = IOB_N19_1;
	pin E13 = IOB_N23_1;
	pin E14 = IOB_N23_0;
	pin E15 = IOB_N28_2;
	pin E16 = IOB_N32_3;
	pin E17 = IOB_N32_2;
	pin E18 = IOB_E40_1;
	pin E19 = IOB_E38_3;
	pin E20 = IOB_E38_2;
	pin E21 = IOB_E37_1;
	pin E22 = IOB_E37_0;
	pin F1 = IOB_W34_2;
	pin F2 = IOB_W34_3;
	pin F3 = IOB_W35_0;
	pin F4 = IOB_W35_1;
	pin F5 = IOB_W36_3;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = IOB_N11_0;
	pin F10 = IOB_N14_2;
	pin F11 = IOB_N17_2;
	pin F12 = IOB_N19_3;
	pin F13 = IOB_N19_2;
	pin F14 = IOB_N28_3;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = IOB_E40_0;
	pin F19 = IOB_E36_3;
	pin F20 = IOB_E36_2;
	pin F21 = IOB_E35_1;
	pin F22 = IOB_E35_0;
	pin G1 = IOB_W32_2;
	pin G2 = IOB_W32_3;
	pin G3 = IOB_W33_0;
	pin G4 = IOB_W33_1;
	pin G5 = IOB_W36_2;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = IOB_E34_3;
	pin G19 = IOB_E33_1;
	pin G20 = IOB_E33_0;
	pin G21 = IOB_E32_3;
	pin G22 = IOB_E32_2;
	pin H1 = IOB_W29_0;
	pin H2 = IOB_W29_1;
	pin H3 = IOB_W30_2;
	pin H4 = IOB_W30_3;
	pin H5 = IOB_W31_1;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E34_2;
	pin H19 = IOB_E31_1;
	pin H20 = IOB_E31_0;
	pin H21 = IOB_E30_3;
	pin H22 = IOB_E30_2;
	pin J1 = IOB_W27_0;
	pin J2 = IOB_W27_1;
	pin J3 = IOB_W28_2;
	pin J4 = IOB_W28_3;
	pin J5 = IOB_W26_3;
	pin J6 = IOB_W31_0;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E29_1;
	pin J18 = IOB_E29_0;
	pin J19 = IOB_E28_3;
	pin J20 = IOB_E28_2;
	pin J21 = IOB_E27_1;
	pin J22 = IOB_E27_0;
	pin K1 = IOB_W23_0;
	pin K2 = IOB_W23_1;
	pin K3 = IOB_W24_2;
	pin K4 = IOB_W24_3;
	pin K5 = IOB_W26_2;
	pin K6 = IOB_W25_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E26_3;
	pin K18 = IOB_E26_2;
	pin K19 = IOB_E25_1;
	pin K20 = IOB_E25_0;
	pin K21 = IOB_E24_3;
	pin K22 = IOB_E24_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W21_0;
	pin L3 = IOB_W21_1;
	pin L4 = IOB_W22_2;
	pin L5 = IOB_W22_3;
	pin L6 = IOB_W25_0;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E23_1;
	pin L18 = IOB_E23_0;
	pin L19 = IOB_E22_3;
	pin L20 = IOB_E22_2;
	pin L21 = IOB_E21_1;
	pin L22 = IOB_E21_0;
	pin M1 = IOB_W20_3;
	pin M2 = IOB_W20_2;
	pin M3 = IOB_W19_1;
	pin M4 = IOB_W19_0;
	pin M5 = IOB_W18_3;
	pin M6 = IOB_W18_2;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E18_3;
	pin M18 = IOB_E19_0;
	pin M19 = IOB_E19_1;
	pin M20 = IOB_E20_2;
	pin M21 = IOB_E20_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W17_1;
	pin N2 = IOB_W17_0;
	pin N3 = IOB_W16_3;
	pin N4 = IOB_W16_2;
	pin N5 = IOB_W15_1;
	pin N6 = IOB_W15_0;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E18_2;
	pin N18 = IOB_E15_1;
	pin N19 = IOB_E16_2;
	pin N20 = IOB_E16_3;
	pin N21 = IOB_E17_0;
	pin N22 = IOB_E17_1;
	pin P1 = IOB_W14_3;
	pin P2 = IOB_W14_2;
	pin P3 = IOB_W13_1;
	pin P4 = IOB_W13_0;
	pin P5 = IOB_W12_3;
	pin P6 = IOB_W12_2;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E10_2;
	pin P18 = IOB_E15_0;
	pin P19 = IOB_E13_0;
	pin P20 = IOB_E13_1;
	pin P21 = IOB_E14_2;
	pin P22 = IOB_E14_3;
	pin R1 = IOB_W11_1;
	pin R2 = IOB_W11_0;
	pin R3 = IOB_W10_3;
	pin R4 = IOB_W10_2;
	pin R5 = IOB_W7_1;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E10_3;
	pin R19 = IOB_E11_0;
	pin R20 = IOB_E11_1;
	pin R21 = IOB_E12_2;
	pin R22 = IOB_E12_3;
	pin T1 = IOB_W9_1;
	pin T2 = IOB_W9_0;
	pin T3 = IOB_W8_3;
	pin T4 = IOB_W8_2;
	pin T5 = IOB_W7_0;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = IOB_E5_1;
	pin T19 = IOB_E8_2;
	pin T20 = IOB_E8_3;
	pin T21 = IOB_E9_0;
	pin T22 = IOB_E9_1;
	pin U1 = IOB_W6_3;
	pin U2 = IOB_W6_2;
	pin U3 = IOB_W4_3;
	pin U4 = IOB_W4_2;
	pin U5 = IOB_W1_1;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = IOB_S9_3;
	pin U10 = IOB_S17_0;
	pin U11 = IOB_S17_1;
	pin U12 = IOB_S20_3;
	pin U13 = IOB_S23_3;
	pin U14 = IOB_S26_1;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = IOB_E5_0;
	pin U19 = IOB_E6_2;
	pin U20 = IOB_E6_3;
	pin U21 = IOB_E7_0;
	pin U22 = IOB_E7_1;
	pin V1 = IOB_W5_1;
	pin V2 = IOB_W5_0;
	pin V3 = IOB_W2_3;
	pin V4 = IOB_W2_2;
	pin V5 = IOB_W1_0;
	pin V6 = IOB_S4_2;
	pin V7 = IOB_S4_3;
	pin V8 = IOB_S9_2;
	pin V9 = IOB_S14_0;
	pin V10 = IOB_S14_1;
	pin V11 = IOB_S18_0;
	pin V12 = IOB_S20_2;
	pin V13 = IOB_S23_2;
	pin V14 = IOB_S26_0;
	pin V15 = IOB_S31_2;
	pin V16 = IOB_S31_3;
	pin V17 = IOB_S36_0;
	pin V18 = IOB_S36_1;
	pin V19 = IOB_E3_0;
	pin V20 = IOB_E3_1;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W3_1;
	pin W2 = IOB_W3_0;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S2_2;
	pin W6 = IOB_S5_2;
	pin W7 = IOB_S7_2;
	pin W8 = IOB_S10_0;
	pin W9 = IOB_S12_0;
	pin W10 = IOB_S14_2;
	pin W11 = IOB_S18_1;
	pin W12 = IOB_S19_3;
	pin W13 = IOB_S23_1;
	pin W14 = IOB_S25_3;
	pin W15 = IOB_S28_1;
	pin W16 = IOB_S30_1;
	pin W17 = IOB_S33_1;
	pin W18 = IOB_S35_1;
	pin W19 = GND;
	pin W20 = IOB_E1_1;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = IOB_S1_1;
	pin Y5 = IOB_S2_3;
	pin Y6 = IOB_S5_3;
	pin Y7 = IOB_S7_3;
	pin Y8 = IOB_S10_1;
	pin Y9 = IOB_S12_1;
	pin Y10 = IOB_S14_3;
	pin Y11 = IOB_S18_2;
	pin Y12 = IOB_S19_2;
	pin Y13 = IOB_S23_0;
	pin Y14 = IOB_S25_2;
	pin Y15 = IOB_S28_0;
	pin Y16 = IOB_S30_0;
	pin Y17 = IOB_S33_0;
	pin Y18 = IOB_S35_0;
	pin Y19 = CCLK;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = VCCAUX;
	pin AA2 = GND;
	pin AA3 = IOB_S1_0;
	pin AA4 = IOB_S1_2;
	pin AA5 = IOB_S4_0;
	pin AA6 = IOB_S6_0;
	pin AA7 = IOB_S8_0;
	pin AA8 = IOB_S11_2;
	pin AA9 = IOB_S13_2;
	pin AA10 = IOB_S15_2;
	pin AA11 = IOB_S18_3;
	pin AA12 = IOB_S19_1;
	pin AA13 = IOB_S22_1;
	pin AA14 = IOB_S24_1;
	pin AA15 = IOB_S27_3;
	pin AA16 = IOB_S29_3;
	pin AA17 = IOB_S32_1;
	pin AA18 = IOB_S33_3;
	pin AA19 = IOB_S36_2;
	pin AA20 = IOB_E1_0;
	pin AA21 = GND;
	pin AA22 = VCCAUX;
	pin AB1 = GND;
	pin AB2 = M0;
	pin AB3 = M2;
	pin AB4 = IOB_S1_3;
	pin AB5 = IOB_S4_1;
	pin AB6 = IOB_S6_1;
	pin AB7 = IOB_S8_1;
	pin AB8 = IOB_S11_3;
	pin AB9 = IOB_S13_3;
	pin AB10 = IOB_S15_3;
	pin AB11 = VCCAUX;
	pin AB12 = IOB_S19_0;
	pin AB13 = IOB_S22_0;
	pin AB14 = IOB_S24_0;
	pin AB15 = IOB_S27_2;
	pin AB16 = IOB_S29_2;
	pin AB17 = IOB_S32_0;
	pin AB18 = IOB_S33_2;
	pin AB19 = IOB_S36_3;
	pin AB20 = DONE;
	pin AB21 = PWRDWN_B;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W23_0;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E23_0;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S14_0;
	vref IOB_S17_0;
	vref IOB_S20_3;
	vref IOB_S23_3;
	vref IOB_S26_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N14_3;
	vref IOB_N17_3;
	vref IOB_N20_0;
	vref IOB_N23_0;
	vref IOB_N26_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
}

// xc2v1500-bg575
bond BOND13 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N5_1;
	pin A6 = IOB_N5_0;
	pin A7 = GND;
	pin A8 = IOB_N14_3;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N17_0;
	pin A12 = VCCAUX;
	pin A13 = IOB_N23_3;
	pin A14 = IOB_N23_2;
	pin A15 = IOB_N28_3;
	pin A16 = IOB_N28_2;
	pin A17 = IOB_N35_1;
	pin A18 = GND;
	pin A19 = IOB_N35_0;
	pin A20 = IOB_N39_1;
	pin A21 = IOB_N39_0;
	pin A22 = NC;
	pin A23 = GND;
	pin A24 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = VCCAUX;
	pin B4 = DXN;
	pin B5 = IOB_N6_3;
	pin B6 = IOB_N6_2;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N11_0;
	pin B9 = IOB_N15_0;
	pin B10 = NC;
	pin B11 = VCCO0;
	pin B12 = IOB_N19_0;
	pin B13 = IOB_N23_1;
	pin B14 = VCCO1;
	pin B15 = IOB_N29_1;
	pin B16 = IOB_N32_3;
	pin B17 = IOB_N36_3;
	pin B18 = IOB_N36_2;
	pin B19 = IOB_N40_3;
	pin B20 = IOB_N40_2;
	pin B21 = VCCBATT;
	pin B22 = VCCAUX;
	pin B23 = GND;
	pin B24 = GND;
	pin C1 = PROG_B;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = IOB_N1_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N12_2;
	pin C9 = IOB_N15_1;
	pin C10 = NC;
	pin C11 = IOB_N18_2;
	pin C12 = IOB_N19_1;
	pin C13 = IOB_N23_0;
	pin C14 = IOB_N27_1;
	pin C15 = IOB_N29_0;
	pin C16 = IOB_N32_2;
	pin C17 = IOB_N37_1;
	pin C18 = IOB_N41_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N41_1;
	pin C21 = TMS;
	pin C22 = GND;
	pin C23 = TCK;
	pin C24 = TDO;
	pin D1 = TDI;
	pin D2 = IOB_W45_0;
	pin D3 = IOB_W45_1;
	pin D4 = GND;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N2_0;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N12_3;
	pin D9 = IOB_N13_0;
	pin D10 = GND;
	pin D11 = IOB_N18_3;
	pin D12 = IOB_N21_2;
	pin D13 = IOB_N24_1;
	pin D14 = IOB_N27_0;
	pin D15 = GND;
	pin D16 = IOB_N33_1;
	pin D17 = IOB_N37_0;
	pin D18 = IOB_N41_2;
	pin D19 = IOB_N43_3;
	pin D20 = IOB_N41_0;
	pin D21 = GND;
	pin D22 = IOB_E48_3;
	pin D23 = IOB_E48_2;
	pin D24 = IOB_E44_3;
	pin E1 = IOB_W44_2;
	pin E2 = IOB_W44_3;
	pin E3 = IOB_W46_2;
	pin E4 = IOB_W46_3;
	pin E5 = GND;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N8_2;
	pin E9 = IOB_N13_1;
	pin E10 = IOB_N16_2;
	pin E11 = IOB_N18_0;
	pin E12 = IOB_N21_3;
	pin E13 = IOB_N24_0;
	pin E14 = NC;
	pin E15 = IOB_N30_3;
	pin E16 = IOB_N33_0;
	pin E17 = IOB_N38_2;
	pin E18 = IOB_N44_3;
	pin E19 = IOB_N43_2;
	pin E20 = GND;
	pin E21 = IOB_E48_1;
	pin E22 = IOB_E48_0;
	pin E23 = IOB_E44_2;
	pin E24 = IOB_E43_1;
	pin F1 = IOB_W37_0;
	pin F2 = IOB_W37_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W47_0;
	pin F5 = IOB_W47_1;
	pin F6 = GND;
	pin F7 = IOB_N4_3;
	pin F8 = IOB_N8_3;
	pin F9 = IOB_N9_0;
	pin F10 = IOB_N16_3;
	pin F11 = VCCO0;
	pin F12 = IOB_N22_2;
	pin F13 = IOB_N26_3;
	pin F14 = VCCO1;
	pin F15 = IOB_N30_2;
	pin F16 = IOB_N34_3;
	pin F17 = IOB_N38_3;
	pin F18 = IOB_N44_2;
	pin F19 = GND;
	pin F20 = IOB_E47_0;
	pin F21 = IOB_E47_1;
	pin F22 = VCCO2;
	pin F23 = IOB_E42_3;
	pin F24 = IOB_E43_0;
	pin G1 = GND;
	pin G2 = IOB_W38_3;
	pin G3 = IOB_W40_2;
	pin G4 = IOB_W40_3;
	pin G5 = IOB_W48_0;
	pin G6 = IOB_W48_1;
	pin G7 = GND;
	pin G8 = IOB_N4_1;
	pin G9 = IOB_N9_1;
	pin G10 = IOB_N10_3;
	pin G11 = IOB_N18_1;
	pin G12 = IOB_N22_3;
	pin G13 = IOB_N26_2;
	pin G14 = NC;
	pin G15 = IOB_N31_1;
	pin G16 = IOB_N34_2;
	pin G17 = IOB_N44_0;
	pin G18 = GND;
	pin G19 = IOB_E46_2;
	pin G20 = IOB_E46_3;
	pin G21 = IOB_E41_1;
	pin G22 = IOB_E41_0;
	pin G23 = IOB_E42_2;
	pin G24 = GND;
	pin H1 = IOB_W33_1;
	pin H2 = IOB_W38_2;
	pin H3 = IOB_W39_0;
	pin H4 = IOB_W39_1;
	pin H5 = IOB_W41_0;
	pin H6 = IOB_W41_1;
	pin H7 = IOB_W48_2;
	pin H8 = VCCINT;
	pin H9 = IOB_N4_0;
	pin H10 = IOB_N10_2;
	pin H11 = IOB_N22_1;
	pin H12 = IOB_N22_0;
	pin H13 = IOB_N27_3;
	pin H14 = IOB_N27_2;
	pin H15 = IOB_N31_0;
	pin H16 = IOB_N44_1;
	pin H17 = VCCINT;
	pin H18 = IOB_E45_1;
	pin H19 = IOB_E40_3;
	pin H20 = IOB_E40_2;
	pin H21 = IOB_E36_3;
	pin H22 = IOB_E36_2;
	pin H23 = IOB_E37_1;
	pin H24 = IOB_E37_0;
	pin J1 = IOB_W33_0;
	pin J2 = IOB_W34_2;
	pin J3 = IOB_W34_3;
	pin J4 = IOB_W35_0;
	pin J5 = IOB_W35_1;
	pin J6 = IOB_W42_2;
	pin J7 = IOB_W42_3;
	pin J8 = IOB_W48_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO1;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCINT;
	pin J17 = IOB_E45_0;
	pin J18 = IOB_E39_1;
	pin J19 = IOB_E39_0;
	pin J20 = IOB_E33_1;
	pin J21 = IOB_E33_0;
	pin J22 = IOB_E34_3;
	pin J23 = IOB_E34_2;
	pin J24 = IOB_E35_1;
	pin K1 = IOB_W29_1;
	pin K2 = IOB_W30_2;
	pin K3 = IOB_W30_3;
	pin K4 = GND;
	pin K5 = IOB_W36_2;
	pin K6 = IOB_W36_3;
	pin K7 = IOB_W43_0;
	pin K8 = IOB_W43_1;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCO2;
	pin K17 = IOB_E38_3;
	pin K18 = IOB_E38_2;
	pin K19 = IOB_E32_3;
	pin K20 = IOB_E32_2;
	pin K21 = GND;
	pin K22 = IOB_E29_1;
	pin K23 = IOB_E30_3;
	pin K24 = IOB_E35_0;
	pin L1 = IOB_W29_0;
	pin L2 = VCCO7;
	pin L3 = IOB_W31_0;
	pin L4 = IOB_W31_1;
	pin L5 = IOB_W32_2;
	pin L6 = VCCO7;
	pin L7 = IOB_W32_3;
	pin L8 = NC;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCO2;
	pin L17 = IOB_E31_1;
	pin L18 = IOB_E31_0;
	pin L19 = VCCO2;
	pin L20 = NC;
	pin L21 = NC;
	pin L22 = IOB_E29_0;
	pin L23 = VCCO2;
	pin L24 = IOB_E30_2;
	pin M1 = IOB_W25_1;
	pin M2 = IOB_W26_2;
	pin M3 = IOB_W26_3;
	pin M4 = IOB_W27_0;
	pin M5 = IOB_W27_1;
	pin M6 = IOB_W28_2;
	pin M7 = IOB_W28_3;
	pin M8 = NC;
	pin M9 = VCCO7;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCO2;
	pin M17 = IOB_E25_1;
	pin M18 = IOB_E25_0;
	pin M19 = IOB_E26_3;
	pin M20 = IOB_E26_2;
	pin M21 = IOB_E27_1;
	pin M22 = IOB_E27_0;
	pin M23 = IOB_E28_3;
	pin M24 = VCCAUX;
	pin N1 = VCCAUX;
	pin N2 = IOB_W25_0;
	pin N3 = IOB_W22_3;
	pin N4 = IOB_W22_2;
	pin N5 = IOB_W23_1;
	pin N6 = IOB_W23_0;
	pin N7 = IOB_W24_3;
	pin N8 = IOB_W24_2;
	pin N9 = VCCO6;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCO3;
	pin N17 = IOB_E21_1;
	pin N18 = IOB_E22_2;
	pin N19 = IOB_E22_3;
	pin N20 = IOB_E23_1;
	pin N21 = IOB_E23_0;
	pin N22 = IOB_E24_2;
	pin N23 = IOB_E24_3;
	pin N24 = IOB_E28_2;
	pin P1 = IOB_W20_3;
	pin P2 = VCCO6;
	pin P3 = NC;
	pin P4 = IOB_W21_1;
	pin P5 = IOB_W21_0;
	pin P6 = VCCO6;
	pin P7 = IOB_W19_1;
	pin P8 = IOB_W19_0;
	pin P9 = VCCO6;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCO3;
	pin P17 = IOB_E21_0;
	pin P18 = IOB_E18_2;
	pin P19 = VCCO3;
	pin P20 = IOB_E18_3;
	pin P21 = IOB_E19_0;
	pin P22 = IOB_E19_1;
	pin P23 = VCCO3;
	pin P24 = NC;
	pin R1 = IOB_W15_1;
	pin R2 = IOB_W20_2;
	pin R3 = NC;
	pin R4 = GND;
	pin R5 = IOB_W18_3;
	pin R6 = IOB_W18_2;
	pin R7 = IOB_W12_3;
	pin R8 = IOB_W12_2;
	pin R9 = VCCO6;
	pin R10 = VCCINT;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCO3;
	pin R17 = IOB_E7_0;
	pin R18 = IOB_E7_1;
	pin R19 = IOB_E14_2;
	pin R20 = IOB_E14_3;
	pin R21 = GND;
	pin R22 = IOB_E20_2;
	pin R23 = IOB_E20_3;
	pin R24 = NC;
	pin T1 = IOB_W15_0;
	pin T2 = IOB_W16_3;
	pin T3 = IOB_W16_2;
	pin T4 = IOB_W17_1;
	pin T5 = IOB_W17_0;
	pin T6 = IOB_W11_1;
	pin T7 = IOB_W11_0;
	pin T8 = IOB_W5_1;
	pin T9 = VCCINT;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO5;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCO4;
	pin T16 = VCCINT;
	pin T17 = IOB_E1_0;
	pin T18 = IOB_E8_2;
	pin T19 = IOB_E8_3;
	pin T20 = IOB_E15_0;
	pin T21 = IOB_E15_1;
	pin T22 = IOB_E16_2;
	pin T23 = IOB_E16_3;
	pin T24 = IOB_E17_1;
	pin U1 = IOB_W13_1;
	pin U2 = IOB_W13_0;
	pin U3 = IOB_W14_3;
	pin U4 = IOB_W14_2;
	pin U5 = IOB_W10_3;
	pin U6 = IOB_W10_2;
	pin U7 = IOB_W5_0;
	pin U8 = VCCINT;
	pin U9 = IOB_S1_0;
	pin U10 = IOB_S14_0;
	pin U11 = IOB_S18_2;
	pin U12 = IOB_S18_3;
	pin U13 = IOB_S23_0;
	pin U14 = IOB_S23_1;
	pin U15 = IOB_S29_3;
	pin U16 = IOB_S41_1;
	pin U17 = VCCINT;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E9_1;
	pin U20 = IOB_E9_0;
	pin U21 = IOB_E11_0;
	pin U22 = IOB_E11_1;
	pin U23 = IOB_E12_3;
	pin U24 = IOB_E17_0;
	pin V1 = GND;
	pin V2 = IOB_W8_3;
	pin V3 = IOB_W9_1;
	pin V4 = IOB_W9_0;
	pin V5 = IOB_W4_2;
	pin V6 = IOB_W4_3;
	pin V7 = GND;
	pin V8 = IOB_S1_1;
	pin V9 = IOB_S11_2;
	pin V10 = IOB_S14_1;
	pin V11 = NC;
	pin V12 = IOB_S19_2;
	pin V13 = IOB_S23_3;
	pin V14 = IOB_S27_1;
	pin V15 = IOB_S29_2;
	pin V16 = IOB_S34_1;
	pin V17 = IOB_S41_0;
	pin V18 = GND;
	pin V19 = IOB_E1_2;
	pin V20 = IOB_E1_3;
	pin V21 = IOB_E10_2;
	pin V22 = IOB_E10_3;
	pin V23 = IOB_E12_2;
	pin V24 = GND;
	pin W1 = IOB_W7_1;
	pin W2 = IOB_W8_2;
	pin W3 = VCCO6;
	pin W4 = IOB_W3_0;
	pin W5 = IOB_W3_1;
	pin W6 = GND;
	pin W7 = IOB_S1_2;
	pin W8 = IOB_S7_3;
	pin W9 = IOB_S11_3;
	pin W10 = IOB_S15_2;
	pin W11 = VCCO5;
	pin W12 = IOB_S19_3;
	pin W13 = IOB_S23_2;
	pin W14 = VCCO4;
	pin W15 = IOB_S30_1;
	pin W16 = IOB_S34_0;
	pin W17 = IOB_S35_2;
	pin W18 = IOB_S41_3;
	pin W19 = GND;
	pin W20 = IOB_E2_2;
	pin W21 = IOB_E2_3;
	pin W22 = VCCO3;
	pin W23 = IOB_E13_0;
	pin W24 = IOB_E13_1;
	pin Y1 = IOB_W7_0;
	pin Y2 = IOB_W6_3;
	pin Y3 = IOB_W2_3;
	pin Y4 = IOB_W2_2;
	pin Y5 = GND;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S1_3;
	pin Y8 = IOB_S7_2;
	pin Y9 = IOB_S12_0;
	pin Y10 = IOB_S15_3;
	pin Y11 = NC;
	pin Y12 = IOB_S21_0;
	pin Y13 = IOB_S24_3;
	pin Y14 = IOB_S27_0;
	pin Y15 = IOB_S30_0;
	pin Y16 = IOB_S31_3;
	pin Y17 = IOB_S35_3;
	pin Y18 = IOB_S41_2;
	pin Y19 = IOB_S43_1;
	pin Y20 = GND;
	pin Y21 = IOB_E3_0;
	pin Y22 = IOB_E3_1;
	pin Y23 = IOB_E6_2;
	pin Y24 = IOB_E6_3;
	pin AA1 = IOB_W6_2;
	pin AA2 = IOB_W1_3;
	pin AA3 = IOB_W1_2;
	pin AA4 = GND;
	pin AA5 = IOB_S4_0;
	pin AA6 = IOB_S2_3;
	pin AA7 = IOB_S4_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S12_1;
	pin AA10 = GND;
	pin AA11 = IOB_S18_0;
	pin AA12 = IOB_S21_1;
	pin AA13 = IOB_S24_2;
	pin AA14 = IOB_S27_3;
	pin AA15 = GND;
	pin AA16 = IOB_S31_2;
	pin AA17 = IOB_S36_1;
	pin AA18 = IOB_S38_1;
	pin AA19 = IOB_S43_0;
	pin AA20 = IOB_S44_1;
	pin AA21 = GND;
	pin AA22 = IOB_E4_2;
	pin AA23 = IOB_E4_3;
	pin AA24 = IOB_E5_1;
	pin AB1 = IOB_W1_1;
	pin AB2 = IOB_W1_0;
	pin AB3 = GND;
	pin AB4 = M1;
	pin AB5 = IOB_S4_1;
	pin AB6 = VCCO5;
	pin AB7 = IOB_S4_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S13_2;
	pin AB10 = IOB_S16_0;
	pin AB11 = IOB_S18_1;
	pin AB12 = IOB_S22_0;
	pin AB13 = IOB_S26_1;
	pin AB14 = IOB_S27_2;
	pin AB15 = NC;
	pin AB16 = IOB_S32_1;
	pin AB17 = IOB_S36_0;
	pin AB18 = IOB_S38_0;
	pin AB19 = VCCO4;
	pin AB20 = IOB_S44_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	pin AB23 = CCLK;
	pin AB24 = IOB_E5_0;
	pin AC1 = GND;
	pin AC2 = GND;
	pin AC3 = VCCAUX;
	pin AC4 = M0;
	pin AC5 = IOB_S5_2;
	pin AC6 = IOB_S5_3;
	pin AC7 = IOB_S9_2;
	pin AC8 = IOB_S9_3;
	pin AC9 = IOB_S13_3;
	pin AC10 = IOB_S16_1;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S22_1;
	pin AC13 = IOB_S26_0;
	pin AC14 = VCCO4;
	pin AC15 = NC;
	pin AC16 = IOB_S32_0;
	pin AC17 = IOB_S37_2;
	pin AC18 = IOB_S37_3;
	pin AC19 = IOB_S39_2;
	pin AC20 = IOB_S39_3;
	pin AC21 = PWRDWN_B;
	pin AC22 = VCCAUX;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AD1 = GND;
	pin AD2 = GND;
	pin AD3 = M2;
	pin AD4 = IOB_S6_0;
	pin AD5 = IOB_S6_1;
	pin AD6 = IOB_S10_0;
	pin AD7 = GND;
	pin AD8 = IOB_S10_1;
	pin AD9 = IOB_S17_2;
	pin AD10 = IOB_S17_3;
	pin AD11 = IOB_S22_2;
	pin AD12 = IOB_S22_3;
	pin AD13 = VCCAUX;
	pin AD14 = IOB_S28_0;
	pin AD15 = IOB_S28_1;
	pin AD16 = IOB_S33_2;
	pin AD17 = IOB_S33_3;
	pin AD18 = GND;
	pin AD19 = IOB_S40_0;
	pin AD20 = IOB_S40_1;
	pin AD21 = IOB_S44_2;
	pin AD22 = IOB_S44_3;
	pin AD23 = GND;
	pin AD24 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S18_0;
	vref IOB_S21_0;
	vref IOB_S24_3;
	vref IOB_S27_3;
	vref IOB_S30_0;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N18_3;
	vref IOB_N21_3;
	vref IOB_N24_0;
	vref IOB_N27_0;
	vref IOB_N30_3;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
}

// xc2v1500-ff896
bond BOND14 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCBATT;
	pin A3 = VCCAUX;
	pin A4 = IOB_N44_0;
	pin A5 = IOB_N39_1;
	pin A6 = IOB_N39_0;
	pin A7 = IOB_N37_0;
	pin A8 = GND;
	pin A9 = IOB_N31_1;
	pin A10 = IOB_N31_0;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = IOB_N27_0;
	pin A14 = IOB_N27_1;
	pin A15 = VCCAUX;
	pin A16 = IOB_N21_2;
	pin A17 = IOB_N21_3;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = IOB_N16_3;
	pin A21 = IOB_N16_2;
	pin A22 = IOB_N10_3;
	pin A23 = GND;
	pin A24 = IOB_N6_3;
	pin A25 = IOB_N4_2;
	pin A26 = IOB_N4_3;
	pin A27 = IOB_N1_2;
	pin A28 = VCCAUX;
	pin A29 = TDI;
	pin B1 = IOB_E48_2;
	pin B2 = GND;
	pin B3 = TDO;
	pin B4 = IOB_N44_1;
	pin B5 = VCCO1;
	pin B6 = IOB_N41_1;
	pin B7 = IOB_N37_1;
	pin B8 = IOB_N35_1;
	pin B9 = IOB_N35_0;
	pin B10 = IOB_N29_1;
	pin B11 = IOB_N29_0;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = IOB_N24_0;
	pin B15 = IOB_N24_1;
	pin B16 = IOB_N18_2;
	pin B17 = IOB_N18_3;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = IOB_N12_3;
	pin B21 = IOB_N12_2;
	pin B22 = IOB_N10_2;
	pin B23 = IOB_N8_3;
	pin B24 = IOB_N8_2;
	pin B25 = IOB_N6_2;
	pin B26 = VCCO0;
	pin B27 = IOB_N1_3;
	pin B28 = PROG_B;
	pin B29 = GND;
	pin B30 = IOB_W48_2;
	pin C1 = IOB_E48_3;
	pin C2 = IOB_E46_2;
	pin C3 = GND;
	pin C4 = TMS;
	pin C5 = IOB_N41_0;
	pin C6 = IOB_N40_3;
	pin C7 = IOB_N40_2;
	pin C8 = IOB_N34_2;
	pin C9 = IOB_N34_3;
	pin C10 = GND;
	pin C11 = IOB_N28_3;
	pin C12 = IOB_N28_2;
	pin C13 = VCCO1;
	pin C14 = IOB_N23_2;
	pin C15 = IOB_N23_3;
	pin C16 = IOB_N22_0;
	pin C17 = IOB_N22_1;
	pin C18 = VCCO0;
	pin C19 = IOB_N17_1;
	pin C20 = IOB_N17_0;
	pin C21 = GND;
	pin C22 = IOB_N11_0;
	pin C23 = IOB_N11_1;
	pin C24 = IOB_N5_1;
	pin C25 = IOB_N2_0;
	pin C26 = IOB_N2_1;
	pin C27 = HSWAP_EN;
	pin C28 = GND;
	pin C29 = IOB_W46_2;
	pin C30 = IOB_W48_3;
	pin D1 = IOB_E44_2;
	pin D2 = IOB_E46_3;
	pin D3 = IOB_E47_1;
	pin D4 = GND;
	pin D5 = TCK;
	pin D6 = IOB_N43_2;
	pin D7 = IOB_N43_3;
	pin D8 = IOB_N38_3;
	pin D9 = IOB_N33_1;
	pin D10 = IOB_N33_0;
	pin D11 = IOB_N30_2;
	pin D12 = IOB_N30_3;
	pin D13 = NC;
	pin D14 = IOB_N26_3;
	pin D15 = IOB_N26_2;
	pin D16 = IOB_N19_1;
	pin D17 = IOB_N19_0;
	pin D18 = NC;
	pin D19 = IOB_N15_0;
	pin D20 = IOB_N15_1;
	pin D21 = IOB_N13_1;
	pin D22 = IOB_N13_0;
	pin D23 = IOB_N7_0;
	pin D24 = IOB_N7_1;
	pin D25 = IOB_N5_0;
	pin D26 = DXN;
	pin D27 = GND;
	pin D28 = IOB_W47_1;
	pin D29 = IOB_W46_3;
	pin D30 = IOB_W44_2;
	pin E1 = IOB_E44_3;
	pin E2 = VCCO2;
	pin E3 = IOB_E47_0;
	pin E4 = IOB_E45_0;
	pin E5 = GND;
	pin E6 = NC;
	pin E7 = IOB_N38_2;
	pin E8 = IOB_N36_3;
	pin E9 = IOB_N36_2;
	pin E10 = IOB_N32_3;
	pin E11 = IOB_N32_2;
	pin E12 = GND;
	pin E13 = NC;
	pin E14 = NC;
	pin E15 = NC;
	pin E16 = NC;
	pin E17 = NC;
	pin E18 = NC;
	pin E19 = GND;
	pin E20 = IOB_N14_3;
	pin E21 = IOB_N14_2;
	pin E22 = IOB_N9_1;
	pin E23 = IOB_N9_0;
	pin E24 = IOB_N1_0;
	pin E25 = DXP;
	pin E26 = GND;
	pin E27 = IOB_W45_0;
	pin E28 = IOB_W47_0;
	pin E29 = VCCO7;
	pin E30 = IOB_W44_3;
	pin F1 = IOB_E40_2;
	pin F2 = IOB_E42_2;
	pin F3 = IOB_E41_0;
	pin F4 = IOB_E45_1;
	pin F5 = IOB_E43_1;
	pin F6 = GND;
	pin F7 = IOB_N44_2;
	pin F8 = IOB_N44_3;
	pin F9 = IOB_N41_3;
	pin F10 = IOB_N35_2;
	pin F11 = IOB_N35_3;
	pin F12 = IOB_N29_2;
	pin F13 = IOB_N29_3;
	pin F14 = IOB_N23_0;
	pin F15 = IOB_N23_1;
	pin F16 = IOB_N18_0;
	pin F17 = IOB_N18_1;
	pin F18 = IOB_N16_0;
	pin F19 = IOB_N16_1;
	pin F20 = IOB_N10_0;
	pin F21 = IOB_N10_1;
	pin F22 = IOB_N4_0;
	pin F23 = IOB_N4_1;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = IOB_W41_0;
	pin F27 = IOB_W45_1;
	pin F28 = IOB_W39_1;
	pin F29 = IOB_W42_2;
	pin F30 = IOB_W40_2;
	pin G1 = IOB_E40_3;
	pin G2 = IOB_E42_3;
	pin G3 = IOB_E41_1;
	pin G4 = IOB_E39_1;
	pin G5 = IOB_E43_0;
	pin G6 = IOB_E44_1;
	pin G7 = IOB_E46_1;
	pin G8 = IOB_N41_2;
	pin G9 = IOB_N39_2;
	pin G10 = IOB_N39_3;
	pin G11 = IOB_N37_3;
	pin G12 = IOB_N31_2;
	pin G13 = IOB_N31_3;
	pin G14 = GND;
	pin G15 = IOB_N27_3;
	pin G16 = IOB_N22_2;
	pin G17 = GND;
	pin G18 = NC;
	pin G19 = IOB_N12_0;
	pin G20 = IOB_N12_1;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N6_1;
	pin G23 = IOB_W48_1;
	pin G24 = IOB_W44_1;
	pin G25 = IOB_W43_1;
	pin G26 = IOB_W43_0;
	pin G27 = IOB_W41_1;
	pin G28 = IOB_W39_0;
	pin G29 = IOB_W42_3;
	pin G30 = IOB_W40_3;
	pin H1 = GND;
	pin H2 = IOB_E38_2;
	pin H3 = IOB_E36_2;
	pin H4 = IOB_E39_0;
	pin H5 = IOB_E37_0;
	pin H6 = IOB_E44_0;
	pin H7 = IOB_E46_0;
	pin H8 = IOB_E48_0;
	pin H9 = IOB_E48_1;
	pin H10 = IOB_N37_2;
	pin H11 = IOB_N33_2;
	pin H12 = IOB_N33_3;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N27_2;
	pin H16 = IOB_N22_3;
	pin H17 = NC;
	pin H18 = IOB_N14_0;
	pin H19 = IOB_N14_1;
	pin H20 = IOB_N8_0;
	pin H21 = IOB_N8_1;
	pin H22 = IOB_W46_1;
	pin H23 = IOB_W48_0;
	pin H24 = IOB_W42_1;
	pin H25 = IOB_W44_0;
	pin H26 = IOB_W37_0;
	pin H27 = IOB_W36_2;
	pin H28 = IOB_W38_2;
	pin H29 = IOB_W38_3;
	pin H30 = GND;
	pin J1 = IOB_E34_2;
	pin J2 = IOB_E38_3;
	pin J3 = IOB_E36_3;
	pin J4 = IOB_E35_1;
	pin J5 = IOB_E37_1;
	pin J6 = IOB_E38_1;
	pin J7 = IOB_E42_0;
	pin J8 = IOB_E42_1;
	pin J9 = VCCINT;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = NC;
	pin J15 = NC;
	pin J16 = NC;
	pin J17 = NC;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCINT;
	pin J23 = IOB_W46_0;
	pin J24 = IOB_W42_0;
	pin J25 = IOB_W38_1;
	pin J26 = IOB_W37_1;
	pin J27 = IOB_W35_1;
	pin J28 = IOB_W36_3;
	pin J29 = IOB_W34_2;
	pin J30 = IOB_W32_2;
	pin K1 = IOB_E34_3;
	pin K2 = IOB_E32_2;
	pin K3 = GND;
	pin K4 = IOB_E35_0;
	pin K5 = IOB_E33_0;
	pin K6 = IOB_E38_0;
	pin K7 = IOB_E36_1;
	pin K8 = IOB_E40_1;
	pin K9 = VCCO2;
	pin K10 = VCCINT;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCINT;
	pin K22 = VCCO7;
	pin K23 = IOB_W40_1;
	pin K24 = IOB_W36_1;
	pin K25 = IOB_W38_0;
	pin K26 = IOB_W33_0;
	pin K27 = IOB_W35_0;
	pin K28 = GND;
	pin K29 = IOB_W34_3;
	pin K30 = IOB_W32_3;
	pin L1 = IOB_E30_2;
	pin L2 = IOB_E32_3;
	pin L3 = IOB_E29_0;
	pin L4 = IOB_E31_1;
	pin L5 = IOB_E33_1;
	pin L6 = IOB_E34_1;
	pin L7 = IOB_E36_0;
	pin L8 = IOB_E40_0;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = VCCINT;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = IOB_W40_0;
	pin L24 = IOB_W36_0;
	pin L25 = IOB_W34_1;
	pin L26 = IOB_W33_1;
	pin L27 = IOB_W31_1;
	pin L28 = IOB_W29_0;
	pin L29 = IOB_W30_2;
	pin L30 = NC;
	pin M1 = IOB_E30_3;
	pin M2 = NC;
	pin M3 = IOB_E29_1;
	pin M4 = IOB_E31_0;
	pin M5 = GND;
	pin M6 = IOB_E34_0;
	pin M7 = IOB_E30_1;
	pin M8 = IOB_E32_1;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = IOB_W32_1;
	pin M24 = IOB_W30_1;
	pin M25 = IOB_W34_0;
	pin M26 = GND;
	pin M27 = IOB_W31_0;
	pin M28 = IOB_W29_1;
	pin M29 = IOB_W30_3;
	pin M30 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = VCCO2;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = IOB_E30_0;
	pin N8 = IOB_E32_0;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = IOB_W32_0;
	pin N24 = IOB_W30_0;
	pin N25 = NC;
	pin N26 = NC;
	pin N27 = NC;
	pin N28 = VCCO7;
	pin N29 = NC;
	pin N30 = IOB_W28_2;
	pin P1 = NC;
	pin P2 = IOB_E28_2;
	pin P3 = IOB_E25_0;
	pin P4 = IOB_E27_1;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = GND;
	pin P8 = IOB_E28_1;
	pin P9 = NC;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = NC;
	pin P23 = IOB_W28_1;
	pin P24 = GND;
	pin P25 = NC;
	pin P26 = NC;
	pin P27 = IOB_W27_1;
	pin P28 = IOB_W25_0;
	pin P29 = NC;
	pin P30 = IOB_W28_3;
	pin R1 = IOB_E26_3;
	pin R2 = IOB_E28_3;
	pin R3 = IOB_E25_1;
	pin R4 = IOB_E27_0;
	pin R5 = NC;
	pin R6 = IOB_E26_0;
	pin R7 = IOB_E26_1;
	pin R8 = IOB_E28_0;
	pin R9 = NC;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = NC;
	pin R23 = IOB_W28_0;
	pin R24 = IOB_W26_1;
	pin R25 = IOB_W26_0;
	pin R26 = NC;
	pin R27 = IOB_W27_0;
	pin R28 = IOB_W25_1;
	pin R29 = IOB_W26_2;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E26_2;
	pin T3 = IOB_E23_1;
	pin T4 = IOB_E21_1;
	pin T5 = NC;
	pin T6 = IOB_E24_2;
	pin T7 = IOB_E24_3;
	pin T8 = IOB_E22_3;
	pin T9 = NC;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = NC;
	pin T23 = IOB_W21_1;
	pin T24 = IOB_W23_0;
	pin T25 = IOB_W23_1;
	pin T26 = NC;
	pin T27 = IOB_W21_3;
	pin T28 = IOB_W23_3;
	pin T29 = IOB_W26_3;
	pin T30 = IOB_W24_2;
	pin U1 = IOB_E23_3;
	pin U2 = IOB_E21_3;
	pin U3 = IOB_E23_0;
	pin U4 = IOB_E21_0;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = GND;
	pin U8 = IOB_E22_2;
	pin U9 = NC;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = NC;
	pin U23 = IOB_W21_0;
	pin U24 = GND;
	pin U25 = NC;
	pin U26 = NC;
	pin U27 = IOB_W21_2;
	pin U28 = IOB_W23_2;
	pin U29 = IOB_W22_3;
	pin U30 = IOB_W24_3;
	pin V1 = IOB_E23_2;
	pin V2 = IOB_E21_2;
	pin V3 = VCCO3;
	pin V4 = NC;
	pin V5 = IOB_E19_3;
	pin V6 = NC;
	pin V7 = IOB_E20_2;
	pin V8 = IOB_E18_3;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = IOB_W17_1;
	pin V24 = IOB_W19_1;
	pin V25 = NC;
	pin V26 = NC;
	pin V27 = NC;
	pin V28 = VCCO6;
	pin V29 = IOB_W22_2;
	pin V30 = NC;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = IOB_E19_1;
	pin W4 = NC;
	pin W5 = GND;
	pin W6 = IOB_E19_2;
	pin W7 = IOB_E20_3;
	pin W8 = IOB_E18_2;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = IOB_W17_0;
	pin W24 = IOB_W19_0;
	pin W25 = IOB_W15_1;
	pin W26 = GND;
	pin W27 = IOB_W19_3;
	pin W28 = IOB_W20_2;
	pin W29 = NC;
	pin W30 = NC;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = IOB_E19_0;
	pin Y4 = IOB_E17_1;
	pin Y5 = IOB_E15_1;
	pin Y6 = IOB_E16_2;
	pin Y7 = IOB_E13_1;
	pin Y8 = IOB_E14_3;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = VCCINT;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = IOB_W11_1;
	pin Y24 = IOB_W13_3;
	pin Y25 = IOB_W15_0;
	pin Y26 = IOB_W17_3;
	pin Y27 = IOB_W19_2;
	pin Y28 = IOB_W20_3;
	pin Y29 = NC;
	pin Y30 = IOB_W18_3;
	pin AA1 = IOB_E17_3;
	pin AA2 = IOB_E15_3;
	pin AA3 = GND;
	pin AA4 = IOB_E17_0;
	pin AA5 = IOB_E15_0;
	pin AA6 = IOB_E16_3;
	pin AA7 = IOB_E13_0;
	pin AA8 = IOB_E14_2;
	pin AA9 = VCCO3;
	pin AA10 = VCCINT;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = VCCO6;
	pin AA23 = IOB_W11_0;
	pin AA24 = IOB_W13_2;
	pin AA25 = IOB_W13_1;
	pin AA26 = IOB_W17_2;
	pin AA27 = IOB_W15_3;
	pin AA28 = GND;
	pin AA29 = IOB_W16_2;
	pin AA30 = IOB_W18_2;
	pin AB1 = IOB_E17_2;
	pin AB2 = IOB_E15_2;
	pin AB3 = IOB_E11_1;
	pin AB4 = IOB_E9_3;
	pin AB5 = IOB_E9_1;
	pin AB6 = IOB_E12_2;
	pin AB7 = IOB_E10_3;
	pin AB8 = IOB_E8_2;
	pin AB9 = VCCINT;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = NC;
	pin AB15 = NC;
	pin AB16 = NC;
	pin AB17 = NC;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCINT;
	pin AB23 = IOB_W1_1;
	pin AB24 = IOB_W9_1;
	pin AB25 = IOB_W13_0;
	pin AB26 = IOB_W10_3;
	pin AB27 = IOB_W15_2;
	pin AB28 = IOB_W11_3;
	pin AB29 = IOB_W16_3;
	pin AB30 = IOB_W14_3;
	pin AC1 = GND;
	pin AC2 = IOB_E13_3;
	pin AC3 = IOB_E11_0;
	pin AC4 = IOB_E9_2;
	pin AC5 = IOB_E9_0;
	pin AC6 = IOB_E12_3;
	pin AC7 = IOB_E10_2;
	pin AC8 = IOB_E8_3;
	pin AC9 = IOB_E2_3;
	pin AC10 = IOB_S41_1;
	pin AC11 = IOB_S41_0;
	pin AC12 = IOB_S31_1;
	pin AC13 = IOB_S31_0;
	pin AC14 = IOB_S27_1;
	pin AC15 = IOB_S27_0;
	pin AC16 = IOB_S18_3;
	pin AC17 = IOB_S18_2;
	pin AC18 = IOB_S14_3;
	pin AC19 = IOB_S14_2;
	pin AC20 = IOB_S4_3;
	pin AC21 = IOB_S4_2;
	pin AC22 = IOB_W1_0;
	pin AC23 = IOB_W3_1;
	pin AC24 = IOB_W9_0;
	pin AC25 = IOB_W7_1;
	pin AC26 = IOB_W10_2;
	pin AC27 = IOB_W9_3;
	pin AC28 = IOB_W11_2;
	pin AC29 = IOB_W14_2;
	pin AC30 = GND;
	pin AD1 = IOB_E11_3;
	pin AD2 = IOB_E13_2;
	pin AD3 = IOB_E7_1;
	pin AD4 = IOB_E5_1;
	pin AD5 = IOB_E3_1;
	pin AD6 = IOB_E6_3;
	pin AD7 = IOB_E6_2;
	pin AD8 = IOB_E4_3;
	pin AD9 = IOB_E2_2;
	pin AD10 = IOB_S37_1;
	pin AD11 = IOB_S37_0;
	pin AD12 = IOB_S29_1;
	pin AD13 = IOB_S29_0;
	pin AD14 = GND;
	pin AD15 = IOB_S23_3;
	pin AD16 = IOB_S22_0;
	pin AD17 = GND;
	pin AD18 = IOB_S16_3;
	pin AD19 = IOB_S16_2;
	pin AD20 = IOB_S8_3;
	pin AD21 = IOB_S8_2;
	pin AD22 = IOB_S6_2;
	pin AD23 = IOB_W3_0;
	pin AD24 = IOB_W5_1;
	pin AD25 = IOB_W7_0;
	pin AD26 = IOB_W5_3;
	pin AD27 = IOB_W9_2;
	pin AD28 = IOB_W7_3;
	pin AD29 = IOB_W8_2;
	pin AD30 = IOB_W12_2;
	pin AE1 = IOB_E11_2;
	pin AE2 = IOB_E7_3;
	pin AE3 = IOB_E7_0;
	pin AE4 = IOB_E5_0;
	pin AE5 = IOB_E3_0;
	pin AE6 = GND;
	pin AE7 = IOB_E4_2;
	pin AE8 = IOB_S44_1;
	pin AE9 = IOB_S39_1;
	pin AE10 = IOB_S39_0;
	pin AE11 = IOB_S35_1;
	pin AE12 = IOB_S35_0;
	pin AE13 = NC;
	pin AE14 = NC;
	pin AE15 = IOB_S23_2;
	pin AE16 = IOB_S22_1;
	pin AE17 = NC;
	pin AE18 = NC;
	pin AE19 = IOB_S10_3;
	pin AE20 = IOB_S10_2;
	pin AE21 = IOB_S6_3;
	pin AE22 = IOB_S1_3;
	pin AE23 = IOB_S1_2;
	pin AE24 = IOB_W5_0;
	pin AE25 = GND;
	pin AE26 = IOB_W5_2;
	pin AE27 = IOB_W3_3;
	pin AE28 = IOB_W7_2;
	pin AE29 = IOB_W8_3;
	pin AE30 = IOB_W12_3;
	pin AF1 = IOB_E5_3;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E7_2;
	pin AF4 = IOB_E1_1;
	pin AF5 = GND;
	pin AF6 = CCLK;
	pin AF7 = IOB_S38_1;
	pin AF8 = IOB_S38_0;
	pin AF9 = IOB_S44_0;
	pin AF10 = IOB_S32_0;
	pin AF11 = IOB_S32_1;
	pin AF12 = GND;
	pin AF13 = NC;
	pin AF14 = NC;
	pin AF15 = NC;
	pin AF16 = NC;
	pin AF17 = NC;
	pin AF18 = NC;
	pin AF19 = GND;
	pin AF20 = IOB_S13_2;
	pin AF21 = IOB_S13_3;
	pin AF22 = IOB_S11_3;
	pin AF23 = IOB_S11_2;
	pin AF24 = IOB_S9_3;
	pin AF25 = M0;
	pin AF26 = GND;
	pin AF27 = IOB_W3_2;
	pin AF28 = IOB_W1_3;
	pin AF29 = VCCO6;
	pin AF30 = IOB_W6_3;
	pin AG1 = IOB_E5_2;
	pin AG2 = IOB_E3_3;
	pin AG3 = IOB_E1_0;
	pin AG4 = GND;
	pin AG5 = DONE;
	pin AG6 = IOB_S40_0;
	pin AG7 = IOB_S36_0;
	pin AG8 = IOB_S36_1;
	pin AG9 = IOB_S34_1;
	pin AG10 = IOB_S34_0;
	pin AG11 = IOB_S30_1;
	pin AG12 = IOB_S30_0;
	pin AG13 = NC;
	pin AG14 = IOB_S26_0;
	pin AG15 = IOB_S26_1;
	pin AG16 = IOB_S19_2;
	pin AG17 = IOB_S19_3;
	pin AG18 = NC;
	pin AG19 = IOB_S15_3;
	pin AG20 = IOB_S15_2;
	pin AG21 = IOB_S12_0;
	pin AG22 = IOB_S12_1;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S5_2;
	pin AG25 = IOB_S5_3;
	pin AG26 = M1;
	pin AG27 = GND;
	pin AG28 = IOB_W1_2;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W6_2;
	pin AH1 = IOB_E1_3;
	pin AH2 = IOB_E3_2;
	pin AH3 = GND;
	pin AH4 = PWRDWN_B;
	pin AH5 = IOB_S43_1;
	pin AH6 = IOB_S43_0;
	pin AH7 = IOB_S40_1;
	pin AH8 = IOB_S33_1;
	pin AH9 = IOB_S33_0;
	pin AH10 = GND;
	pin AH11 = IOB_S28_0;
	pin AH12 = IOB_S28_1;
	pin AH13 = VCCO4;
	pin AH14 = IOB_S23_1;
	pin AH15 = IOB_S23_0;
	pin AH16 = IOB_S22_3;
	pin AH17 = IOB_S22_2;
	pin AH18 = VCCO5;
	pin AH19 = IOB_S17_2;
	pin AH20 = IOB_S17_3;
	pin AH21 = GND;
	pin AH22 = IOB_S12_3;
	pin AH23 = IOB_S12_2;
	pin AH24 = IOB_S7_3;
	pin AH25 = IOB_S7_2;
	pin AH26 = IOB_S2_3;
	pin AH27 = M2;
	pin AH28 = GND;
	pin AH29 = IOB_W4_3;
	pin AH30 = IOB_W2_3;
	pin AJ1 = IOB_E1_2;
	pin AJ2 = GND;
	pin AJ3 = IOB_S44_2;
	pin AJ4 = IOB_S41_3;
	pin AJ5 = VCCO4;
	pin AJ6 = IOB_S37_2;
	pin AJ7 = IOB_S35_2;
	pin AJ8 = IOB_S35_3;
	pin AJ9 = IOB_S33_2;
	pin AJ10 = IOB_S31_2;
	pin AJ11 = IOB_S31_3;
	pin AJ12 = NC;
	pin AJ13 = NC;
	pin AJ14 = IOB_S27_3;
	pin AJ15 = IOB_S27_2;
	pin AJ16 = IOB_S21_1;
	pin AJ17 = IOB_S21_0;
	pin AJ18 = NC;
	pin AJ19 = NC;
	pin AJ20 = IOB_S16_0;
	pin AJ21 = IOB_S16_1;
	pin AJ22 = IOB_S10_0;
	pin AJ23 = IOB_S10_1;
	pin AJ24 = IOB_S6_0;
	pin AJ25 = IOB_S6_1;
	pin AJ26 = VCCO5;
	pin AJ27 = IOB_S2_2;
	pin AJ28 = IOB_S1_1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W2_2;
	pin AK2 = IOB_S44_3;
	pin AK3 = VCCAUX;
	pin AK4 = IOB_S41_2;
	pin AK5 = IOB_S39_2;
	pin AK6 = IOB_S39_3;
	pin AK7 = IOB_S37_3;
	pin AK8 = GND;
	pin AK9 = IOB_S33_3;
	pin AK10 = IOB_S29_2;
	pin AK11 = IOB_S29_3;
	pin AK12 = NC;
	pin AK13 = NC;
	pin AK14 = IOB_S24_3;
	pin AK15 = IOB_S24_2;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S18_1;
	pin AK18 = IOB_S18_0;
	pin AK19 = NC;
	pin AK20 = NC;
	pin AK21 = IOB_S14_0;
	pin AK22 = IOB_S14_1;
	pin AK23 = GND;
	pin AK24 = IOB_S8_0;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S4_1;
	pin AK27 = IOB_S4_0;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_S1_0;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S18_0;
	vref IOB_S21_0;
	vref IOB_S24_3;
	vref IOB_S27_3;
	vref IOB_S30_0;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N18_3;
	vref IOB_N21_3;
	vref IOB_N24_0;
	vref IOB_N27_0;
	vref IOB_N30_3;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
}

// xc2v1500-fg676
bond BOND15 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N6_2;
	pin A5 = IOB_N7_0;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N9_1;
	pin A8 = IOB_N9_0;
	pin A9 = IOB_N13_0;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N17_0;
	pin A12 = IOB_N26_3;
	pin A13 = IOB_N26_2;
	pin A14 = IOB_N27_3;
	pin A15 = IOB_N27_2;
	pin A16 = NC;
	pin A17 = NC;
	pin A18 = IOB_N33_1;
	pin A19 = IOB_N33_0;
	pin A20 = IOB_N38_3;
	pin A21 = IOB_N38_2;
	pin A22 = IOB_N41_3;
	pin A23 = IOB_N41_2;
	pin A24 = IOB_N44_3;
	pin A25 = IOB_N44_2;
	pin A26 = GND;
	pin B1 = IOB_N1_1;
	pin B2 = GND;
	pin B3 = IOB_N4_3;
	pin B4 = IOB_N6_3;
	pin B5 = IOB_N7_1;
	pin B6 = IOB_N8_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N10_2;
	pin B9 = IOB_N13_1;
	pin B10 = VCCO0;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = GND;
	pin B14 = GND;
	pin B15 = IOB_N27_1;
	pin B16 = IOB_N28_3;
	pin B17 = VCCO1;
	pin B18 = IOB_N35_1;
	pin B19 = IOB_N36_3;
	pin B20 = VCCO1;
	pin B21 = IOB_N40_3;
	pin B22 = IOB_N40_2;
	pin B23 = IOB_N44_1;
	pin B24 = IOB_N44_0;
	pin B25 = GND;
	pin B26 = IOB_E48_3;
	pin C1 = IOB_W47_0;
	pin C2 = IOB_W47_1;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = DXP;
	pin C6 = IOB_N1_2;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N10_3;
	pin C9 = IOB_N14_3;
	pin C10 = IOB_N14_2;
	pin C11 = NC;
	pin C12 = IOB_N19_0;
	pin C13 = IOB_N22_0;
	pin C14 = VCCAUX;
	pin C15 = IOB_N27_0;
	pin C16 = IOB_N28_2;
	pin C17 = IOB_N30_3;
	pin C18 = IOB_N35_0;
	pin C19 = IOB_N36_2;
	pin C20 = IOB_N43_3;
	pin C21 = IOB_N41_1;
	pin C22 = NC;
	pin C23 = VCCBATT;
	pin C24 = GND;
	pin C25 = IOB_E47_1;
	pin C26 = IOB_E48_2;
	pin D1 = IOB_W46_2;
	pin D2 = IOB_W46_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = HSWAP_EN;
	pin D6 = IOB_N1_3;
	pin D7 = IOB_N2_1;
	pin D8 = NC;
	pin D9 = IOB_N11_1;
	pin D10 = IOB_N16_2;
	pin D11 = NC;
	pin D12 = IOB_N19_1;
	pin D13 = IOB_N22_1;
	pin D14 = IOB_N24_0;
	pin D15 = NC;
	pin D16 = IOB_N29_1;
	pin D17 = IOB_N30_2;
	pin D18 = IOB_N34_2;
	pin D19 = IOB_N37_1;
	pin D20 = IOB_N43_2;
	pin D21 = IOB_N41_0;
	pin D22 = TMS;
	pin D23 = GND;
	pin D24 = VCCAUX;
	pin D25 = IOB_E47_0;
	pin D26 = IOB_E44_3;
	pin E1 = IOB_W45_0;
	pin E2 = IOB_W45_1;
	pin E3 = IOB_W48_0;
	pin E4 = IOB_W48_1;
	pin E5 = GND;
	pin E6 = IOB_N5_1;
	pin E7 = IOB_N5_0;
	pin E8 = NC;
	pin E9 = IOB_N11_0;
	pin E10 = IOB_N16_3;
	pin E11 = NC;
	pin E12 = IOB_N18_0;
	pin E13 = IOB_N22_2;
	pin E14 = IOB_N24_1;
	pin E15 = NC;
	pin E16 = IOB_N29_0;
	pin E17 = IOB_N32_3;
	pin E18 = IOB_N34_3;
	pin E19 = IOB_N37_0;
	pin E20 = IOB_N39_1;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E46_3;
	pin E24 = IOB_E46_2;
	pin E25 = IOB_E42_3;
	pin E26 = IOB_E44_2;
	pin F1 = IOB_W41_1;
	pin F2 = IOB_W43_1;
	pin F3 = IOB_W43_0;
	pin F4 = IOB_W48_3;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = DXN;
	pin F8 = NC;
	pin F9 = IOB_N12_3;
	pin F10 = IOB_N15_1;
	pin F11 = NC;
	pin F12 = IOB_N18_1;
	pin F13 = IOB_N22_3;
	pin F14 = IOB_N23_0;
	pin F15 = NC;
	pin F16 = NC;
	pin F17 = IOB_N32_2;
	pin F18 = NC;
	pin F19 = NC;
	pin F20 = IOB_N39_0;
	pin F21 = GND;
	pin F22 = TDO;
	pin F23 = IOB_E43_1;
	pin F24 = IOB_E43_0;
	pin F25 = IOB_E42_2;
	pin F26 = IOB_E40_3;
	pin G1 = IOB_W41_0;
	pin G2 = VCCO7;
	pin G3 = IOB_W42_2;
	pin G4 = IOB_W42_3;
	pin G5 = IOB_W48_2;
	pin G6 = IOB_N4_1;
	pin G7 = IOB_N4_0;
	pin G8 = NC;
	pin G9 = IOB_N12_2;
	pin G10 = IOB_N15_0;
	pin G11 = NC;
	pin G12 = IOB_N18_3;
	pin G13 = IOB_N21_3;
	pin G14 = IOB_N23_1;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = IOB_N31_0;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = IOB_E48_1;
	pin G21 = IOB_E45_1;
	pin G22 = IOB_E45_0;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = VCCO2;
	pin G26 = IOB_E40_2;
	pin H1 = IOB_W36_3;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = IOB_W39_1;
	pin H5 = IOB_W39_0;
	pin H6 = IOB_W44_2;
	pin H7 = IOB_W44_3;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = NC;
	pin H12 = IOB_N18_2;
	pin H13 = IOB_N21_2;
	pin H14 = IOB_N23_3;
	pin H15 = IOB_N23_2;
	pin H16 = IOB_N31_1;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E48_0;
	pin H21 = IOB_E41_0;
	pin H22 = IOB_E41_1;
	pin H23 = IOB_E39_1;
	pin H24 = IOB_E39_0;
	pin H25 = IOB_E37_1;
	pin H26 = IOB_E37_0;
	pin J1 = IOB_W32_3;
	pin J2 = IOB_W36_2;
	pin J3 = IOB_W37_0;
	pin J4 = IOB_W37_1;
	pin J5 = IOB_W38_2;
	pin J6 = IOB_W38_3;
	pin J7 = IOB_W40_3;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E38_2;
	pin J21 = IOB_E38_3;
	pin J22 = IOB_E36_3;
	pin J23 = IOB_E36_2;
	pin J24 = IOB_E33_1;
	pin J25 = IOB_E33_0;
	pin J26 = IOB_E31_1;
	pin K1 = IOB_W32_2;
	pin K2 = VCCO7;
	pin K3 = IOB_W33_0;
	pin K4 = IOB_W33_1;
	pin K5 = IOB_W34_2;
	pin K6 = IOB_W34_3;
	pin K7 = IOB_W40_2;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E34_3;
	pin K21 = IOB_E35_1;
	pin K22 = IOB_E35_0;
	pin K23 = IOB_E32_3;
	pin K24 = IOB_E32_2;
	pin K25 = VCCO2;
	pin K26 = IOB_E31_0;
	pin L1 = IOB_W29_0;
	pin L2 = IOB_W29_1;
	pin L3 = IOB_W31_0;
	pin L4 = IOB_W31_1;
	pin L5 = IOB_W30_2;
	pin L6 = IOB_W30_3;
	pin L7 = IOB_W35_1;
	pin L8 = IOB_W35_0;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = NC;
	pin L20 = IOB_E34_2;
	pin L21 = IOB_E30_2;
	pin L22 = IOB_E30_3;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = IOB_E29_1;
	pin L26 = IOB_E29_0;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = NC;
	pin M20 = IOB_E27_1;
	pin M21 = NC;
	pin M22 = NC;
	pin M23 = NC;
	pin M24 = NC;
	pin M25 = IOB_E28_3;
	pin M26 = IOB_E28_2;
	pin N1 = IOB_W25_1;
	pin N2 = GND;
	pin N3 = VCCAUX;
	pin N4 = IOB_W26_2;
	pin N5 = IOB_W26_3;
	pin N6 = IOB_W27_0;
	pin N7 = IOB_W27_1;
	pin N8 = IOB_W28_3;
	pin N9 = VCCO7;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO2;
	pin N19 = IOB_E22_2;
	pin N20 = IOB_E27_0;
	pin N21 = IOB_E26_2;
	pin N22 = IOB_E26_3;
	pin N23 = IOB_E25_0;
	pin N24 = IOB_E25_1;
	pin N25 = GND;
	pin N26 = IOB_E24_3;
	pin P1 = IOB_W25_0;
	pin P2 = GND;
	pin P3 = IOB_W24_3;
	pin P4 = IOB_W24_2;
	pin P5 = IOB_W23_1;
	pin P6 = IOB_W23_0;
	pin P7 = IOB_W22_3;
	pin P8 = IOB_W28_2;
	pin P9 = VCCO6;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO3;
	pin P19 = IOB_E22_3;
	pin P20 = IOB_E21_0;
	pin P21 = IOB_E21_1;
	pin P22 = IOB_E23_0;
	pin P23 = IOB_E23_1;
	pin P24 = VCCAUX;
	pin P25 = GND;
	pin P26 = IOB_E24_2;
	pin R1 = IOB_W21_1;
	pin R2 = IOB_W21_0;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = IOB_W22_2;
	pin R8 = IOB_W20_3;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = NC;
	pin R20 = NC;
	pin R21 = NC;
	pin R22 = NC;
	pin R23 = NC;
	pin R24 = NC;
	pin R25 = NC;
	pin R26 = NC;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = IOB_W19_0;
	pin T6 = IOB_W19_1;
	pin T7 = IOB_W16_3;
	pin T8 = IOB_W20_2;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E19_0;
	pin T20 = IOB_E19_1;
	pin T21 = IOB_E17_0;
	pin T22 = IOB_E17_1;
	pin T23 = IOB_E18_2;
	pin T24 = IOB_E18_3;
	pin T25 = IOB_E20_2;
	pin T26 = IOB_E20_3;
	pin U1 = IOB_W15_1;
	pin U2 = VCCO6;
	pin U3 = IOB_W17_1;
	pin U4 = IOB_W17_0;
	pin U5 = IOB_W18_3;
	pin U6 = IOB_W18_2;
	pin U7 = IOB_W16_2;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E10_3;
	pin U21 = IOB_E14_2;
	pin U22 = IOB_E14_3;
	pin U23 = IOB_E15_0;
	pin U24 = IOB_E15_1;
	pin U25 = VCCO3;
	pin U26 = IOB_E16_3;
	pin V1 = IOB_W15_0;
	pin V2 = IOB_W14_3;
	pin V3 = IOB_W14_2;
	pin V4 = IOB_W13_1;
	pin V5 = IOB_W13_0;
	pin V6 = IOB_W12_2;
	pin V7 = IOB_W12_3;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E10_2;
	pin V21 = NC;
	pin V22 = IOB_E12_2;
	pin V23 = IOB_E12_3;
	pin V24 = IOB_E13_0;
	pin V25 = IOB_E13_1;
	pin V26 = IOB_E16_2;
	pin W1 = IOB_W11_1;
	pin W2 = IOB_W10_2;
	pin W3 = IOB_W10_3;
	pin W4 = IOB_W9_1;
	pin W5 = IOB_W9_0;
	pin W6 = IOB_W7_0;
	pin W7 = IOB_W7_1;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S16_1;
	pin W12 = IOB_S21_0;
	pin W13 = IOB_S21_1;
	pin W14 = IOB_S24_3;
	pin W15 = IOB_S27_3;
	pin W16 = IOB_S27_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_S40_1;
	pin W21 = NC;
	pin W22 = IOB_E6_3;
	pin W23 = IOB_E6_2;
	pin W24 = IOB_E9_0;
	pin W25 = IOB_E9_1;
	pin W26 = IOB_E11_1;
	pin Y1 = IOB_W11_0;
	pin Y2 = VCCO6;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = IOB_W6_3;
	pin Y6 = IOB_W6_2;
	pin Y7 = IOB_S4_0;
	pin Y8 = IOB_S4_1;
	pin Y9 = NC;
	pin Y10 = IOB_S16_0;
	pin Y11 = IOB_S15_3;
	pin Y12 = NC;
	pin Y13 = IOB_S22_0;
	pin Y14 = IOB_S24_2;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = IOB_S33_2;
	pin Y18 = IOB_S33_3;
	pin Y19 = IOB_S44_0;
	pin Y20 = IOB_S44_1;
	pin Y21 = IOB_S40_0;
	pin Y22 = IOB_E1_1;
	pin Y23 = IOB_E7_0;
	pin Y24 = IOB_E7_1;
	pin Y25 = VCCO3;
	pin Y26 = IOB_E11_0;
	pin AA1 = IOB_W8_3;
	pin AA2 = IOB_W8_2;
	pin AA3 = IOB_W5_1;
	pin AA4 = IOB_W5_0;
	pin AA5 = M1;
	pin AA6 = GND;
	pin AA7 = IOB_S2_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = NC;
	pin AA10 = IOB_S12_0;
	pin AA11 = IOB_S15_2;
	pin AA12 = NC;
	pin AA13 = IOB_S22_1;
	pin AA14 = IOB_S23_3;
	pin AA15 = NC;
	pin AA16 = NC;
	pin AA17 = IOB_S30_1;
	pin AA18 = IOB_S34_1;
	pin AA19 = NC;
	pin AA20 = IOB_S43_1;
	pin AA21 = GND;
	pin AA22 = IOB_E1_0;
	pin AA23 = IOB_E2_2;
	pin AA24 = IOB_E2_3;
	pin AA25 = IOB_E8_2;
	pin AA26 = IOB_E8_3;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = IOB_W1_3;
	pin AB4 = IOB_W1_2;
	pin AB5 = GND;
	pin AB6 = IOB_S1_1;
	pin AB7 = IOB_S2_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = NC;
	pin AB10 = IOB_S12_1;
	pin AB11 = IOB_S17_2;
	pin AB12 = NC;
	pin AB13 = IOB_S22_2;
	pin AB14 = IOB_S23_2;
	pin AB15 = IOB_S27_1;
	pin AB16 = NC;
	pin AB17 = IOB_S30_0;
	pin AB18 = IOB_S34_0;
	pin AB19 = NC;
	pin AB20 = IOB_S43_0;
	pin AB21 = CCLK;
	pin AB22 = GND;
	pin AB23 = IOB_E1_2;
	pin AB24 = IOB_E1_3;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = VCCAUX;
	pin AC4 = GND;
	pin AC5 = IOB_S1_0;
	pin AC6 = IOB_S1_2;
	pin AC7 = IOB_S7_3;
	pin AC8 = NC;
	pin AC9 = NC;
	pin AC10 = IOB_S11_2;
	pin AC11 = IOB_S17_3;
	pin AC12 = NC;
	pin AC13 = IOB_S22_3;
	pin AC14 = IOB_S23_1;
	pin AC15 = IOB_S27_0;
	pin AC16 = NC;
	pin AC17 = IOB_S29_3;
	pin AC18 = IOB_S32_1;
	pin AC19 = NC;
	pin AC20 = NC;
	pin AC21 = IOB_S44_2;
	pin AC22 = IOB_S41_3;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = IOB_E4_2;
	pin AC26 = IOB_E4_3;
	pin AD1 = IOB_W2_3;
	pin AD2 = IOB_W2_2;
	pin AD3 = GND;
	pin AD4 = M0;
	pin AD5 = M2;
	pin AD6 = IOB_S1_3;
	pin AD7 = IOB_S7_2;
	pin AD8 = NC;
	pin AD9 = IOB_S13_2;
	pin AD10 = IOB_S11_3;
	pin AD11 = NC;
	pin AD12 = IOB_S18_0;
	pin AD13 = VCCAUX;
	pin AD14 = IOB_S23_0;
	pin AD15 = IOB_S26_1;
	pin AD16 = NC;
	pin AD17 = IOB_S29_2;
	pin AD18 = IOB_S32_0;
	pin AD19 = NC;
	pin AD20 = NC;
	pin AD21 = IOB_S44_3;
	pin AD22 = DONE;
	pin AD23 = PWRDWN_B;
	pin AD24 = GND;
	pin AD25 = IOB_E3_0;
	pin AD26 = IOB_E3_1;
	pin AE1 = IOB_W1_1;
	pin AE2 = GND;
	pin AE3 = IOB_S4_2;
	pin AE4 = IOB_S5_2;
	pin AE5 = IOB_S6_0;
	pin AE6 = IOB_S9_2;
	pin AE7 = VCCO5;
	pin AE8 = IOB_S10_1;
	pin AE9 = IOB_S13_3;
	pin AE10 = VCCO5;
	pin AE11 = NC;
	pin AE12 = IOB_S18_1;
	pin AE13 = GND;
	pin AE14 = GND;
	pin AE15 = IOB_S26_0;
	pin AE16 = NC;
	pin AE17 = VCCO4;
	pin AE18 = IOB_S31_3;
	pin AE19 = IOB_S35_3;
	pin AE20 = VCCO4;
	pin AE21 = IOB_S41_2;
	pin AE22 = IOB_S37_3;
	pin AE23 = IOB_S38_1;
	pin AE24 = IOB_S39_3;
	pin AE25 = GND;
	pin AE26 = IOB_S41_1;
	pin AF1 = GND;
	pin AF2 = IOB_W1_0;
	pin AF3 = IOB_S4_3;
	pin AF4 = IOB_S5_3;
	pin AF5 = IOB_S6_1;
	pin AF6 = IOB_S9_3;
	pin AF7 = IOB_S10_0;
	pin AF8 = IOB_S14_0;
	pin AF9 = IOB_S14_1;
	pin AF10 = NC;
	pin AF11 = NC;
	pin AF12 = IOB_S18_2;
	pin AF13 = IOB_S18_3;
	pin AF14 = IOB_S19_2;
	pin AF15 = IOB_S19_3;
	pin AF16 = IOB_S28_0;
	pin AF17 = IOB_S28_1;
	pin AF18 = IOB_S31_2;
	pin AF19 = IOB_S35_2;
	pin AF20 = IOB_S36_0;
	pin AF21 = IOB_S36_1;
	pin AF22 = IOB_S37_2;
	pin AF23 = IOB_S38_0;
	pin AF24 = IOB_S39_2;
	pin AF25 = IOB_S41_0;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W27_0;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E27_0;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S18_0;
	vref IOB_S21_0;
	vref IOB_S24_3;
	vref IOB_S27_3;
	vref IOB_S30_0;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N18_3;
	vref IOB_N21_3;
	vref IOB_N24_0;
	vref IOB_N27_0;
	vref IOB_N30_3;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
}

// xc2v2000-bf957
bond BOND16 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N46_2;
	pin A5 = IOB_N46_3;
	pin A6 = IOB_N45_0;
	pin A7 = IOB_N45_1;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = IOB_N41_2;
	pin A11 = IOB_N41_3;
	pin A12 = IOB_N35_2;
	pin A13 = IOB_N35_3;
	pin A14 = IOB_N28_0;
	pin A15 = IOB_N28_1;
	pin A16 = GND;
	pin A17 = IOB_N26_0;
	pin A18 = IOB_N26_1;
	pin A19 = IOB_N20_2;
	pin A20 = IOB_N20_3;
	pin A21 = IOB_N16_2;
	pin A22 = IOB_N16_3;
	pin A23 = IOB_N12_2;
	pin A24 = IOB_N12_3;
	pin A25 = NC;
	pin A26 = NC;
	pin A27 = IOB_N5_0;
	pin A28 = IOB_N5_1;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N52_0;
	pin B4 = NC;
	pin B5 = IOB_N52_1;
	pin B6 = IOB_N47_1;
	pin B7 = IOB_N43_0;
	pin B8 = GND;
	pin B9 = IOB_N43_1;
	pin B10 = IOB_N39_0;
	pin B11 = IOB_N39_1;
	pin B12 = IOB_N37_2;
	pin B13 = IOB_N37_3;
	pin B14 = IOB_N31_0;
	pin B15 = IOB_N31_1;
	pin B16 = VCCAUX;
	pin B17 = IOB_N23_0;
	pin B18 = IOB_N23_1;
	pin B19 = IOB_N18_2;
	pin B20 = IOB_N18_3;
	pin B21 = IOB_N13_0;
	pin B22 = IOB_N13_1;
	pin B23 = NC;
	pin B24 = GND;
	pin B25 = NC;
	pin B26 = IOB_N7_0;
	pin B27 = IOB_N7_1;
	pin B28 = DXP;
	pin B29 = IOB_N2_1;
	pin B30 = GND;
	pin B31 = GND;
	pin C1 = GND;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = TDO;
	pin C5 = IOB_N47_0;
	pin C6 = IOB_N48_3;
	pin C7 = VCCO1;
	pin C8 = NC;
	pin C9 = NC;
	pin C10 = IOB_N43_2;
	pin C11 = IOB_N43_3;
	pin C12 = IOB_N37_0;
	pin C13 = IOB_N37_1;
	pin C14 = VCCO1;
	pin C15 = IOB_N27_2;
	pin C16 = IOB_N27_3;
	pin C17 = IOB_N21_0;
	pin C18 = VCCO0;
	pin C19 = IOB_N21_1;
	pin C20 = IOB_N17_0;
	pin C21 = IOB_N17_1;
	pin C22 = IOB_N10_2;
	pin C23 = IOB_N10_3;
	pin C24 = IOB_N8_0;
	pin C25 = VCCO0;
	pin C26 = IOB_N8_1;
	pin C27 = IOB_N2_0;
	pin C28 = TDI;
	pin C29 = GND;
	pin C30 = VCCAUX;
	pin C31 = GND;
	pin D1 = IOB_E51_1;
	pin D2 = IOB_E54_1;
	pin D3 = IOB_E55_1;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N48_2;
	pin D7 = IOB_N49_1;
	pin D8 = NC;
	pin D9 = NC;
	pin D10 = GND;
	pin D11 = IOB_N39_2;
	pin D12 = IOB_N39_3;
	pin D13 = IOB_N33_0;
	pin D14 = IOB_N33_1;
	pin D15 = IOB_N32_3;
	pin D16 = GND;
	pin D17 = IOB_N19_0;
	pin D18 = IOB_N20_0;
	pin D19 = IOB_N20_1;
	pin D20 = IOB_N14_2;
	pin D21 = IOB_N14_3;
	pin D22 = GND;
	pin D23 = IOB_N9_0;
	pin D24 = IOB_N9_1;
	pin D25 = IOB_N4_0;
	pin D26 = IOB_N4_1;
	pin D27 = PROG_B;
	pin D28 = GND;
	pin D29 = IOB_W56_3;
	pin D30 = IOB_W56_2;
	pin D31 = IOB_W52_3;
	pin E1 = IOB_E51_0;
	pin E2 = IOB_E50_1;
	pin E3 = IOB_E54_0;
	pin E4 = IOB_E55_0;
	pin E5 = GND;
	pin E6 = IOB_N49_0;
	pin E7 = IOB_N51_2;
	pin E8 = IOB_N51_3;
	pin E9 = IOB_N44_2;
	pin E10 = IOB_N44_3;
	pin E11 = IOB_N40_2;
	pin E12 = IOB_N40_3;
	pin E13 = IOB_N34_2;
	pin E14 = IOB_N34_3;
	pin E15 = IOB_N32_2;
	pin E16 = IOB_N26_2;
	pin E17 = IOB_N26_3;
	pin E18 = IOB_N19_1;
	pin E19 = IOB_N12_0;
	pin E20 = IOB_N12_1;
	pin E21 = IOB_N10_0;
	pin E22 = IOB_N10_1;
	pin E23 = NC;
	pin E24 = NC;
	pin E25 = IOB_N1_0;
	pin E26 = HSWAP_EN;
	pin E27 = GND;
	pin E28 = IOB_W53_1;
	pin E29 = IOB_W54_3;
	pin E30 = IOB_W49_1;
	pin E31 = IOB_W52_2;
	pin F1 = IOB_E48_3;
	pin F2 = IOB_E50_0;
	pin F3 = IOB_E53_0;
	pin F4 = IOB_E53_1;
	pin F5 = IOB_E56_3;
	pin F6 = GND;
	pin F7 = IOB_N52_2;
	pin F8 = IOB_N52_3;
	pin F9 = NC;
	pin F10 = VCCO1;
	pin F11 = NC;
	pin F12 = IOB_N35_0;
	pin F13 = IOB_N35_1;
	pin F14 = IOB_N30_2;
	pin F15 = IOB_N30_3;
	pin F16 = IOB_N22_0;
	pin F17 = IOB_N22_1;
	pin F18 = IOB_N15_0;
	pin F19 = IOB_N15_1;
	pin F20 = IOB_N11_0;
	pin F21 = IOB_N11_1;
	pin F22 = VCCO0;
	pin F23 = IOB_N4_2;
	pin F24 = IOB_N4_3;
	pin F25 = DXN;
	pin F26 = GND;
	pin F27 = IOB_W56_1;
	pin F28 = IOB_W53_0;
	pin F29 = IOB_W54_2;
	pin F30 = IOB_W49_0;
	pin F31 = NC;
	pin G1 = IOB_E48_2;
	pin G2 = IOB_E47_1;
	pin G3 = VCCO2;
	pin G4 = IOB_E56_2;
	pin G5 = IOB_E50_3;
	pin G6 = IOB_E56_1;
	pin G7 = GND;
	pin G8 = IOB_N49_2;
	pin G9 = IOB_N47_2;
	pin G10 = IOB_N47_3;
	pin G11 = IOB_N41_0;
	pin G12 = IOB_N41_1;
	pin G13 = GND;
	pin G14 = IOB_N31_2;
	pin G15 = IOB_N31_3;
	pin G16 = GND;
	pin G17 = IOB_N18_0;
	pin G18 = IOB_N18_1;
	pin G19 = GND;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = IOB_N6_0;
	pin G23 = IOB_N6_1;
	pin G24 = IOB_N1_1;
	pin G25 = GND;
	pin G26 = IOB_W56_0;
	pin G27 = IOB_W51_1;
	pin G28 = IOB_W50_3;
	pin G29 = VCCO7;
	pin G30 = IOB_W48_1;
	pin G31 = NC;
	pin H1 = IOB_E44_3;
	pin H2 = GND;
	pin H3 = IOB_E46_3;
	pin H4 = IOB_E49_1;
	pin H5 = IOB_E50_2;
	pin H6 = IOB_E56_0;
	pin H7 = IOB_E52_1;
	pin H8 = GND;
	pin H9 = IOB_N49_3;
	pin H10 = IOB_N45_2;
	pin H11 = IOB_N45_3;
	pin H12 = IOB_N38_2;
	pin H13 = IOB_N38_3;
	pin H14 = VCCO1;
	pin H15 = IOB_N27_0;
	pin H16 = IOB_N27_1;
	pin H17 = IOB_N16_0;
	pin H18 = VCCO0;
	pin H19 = IOB_N16_1;
	pin H20 = NC;
	pin H21 = NC;
	pin H22 = IOB_N1_2;
	pin H23 = IOB_N1_3;
	pin H24 = GND;
	pin H25 = IOB_W55_1;
	pin H26 = IOB_W55_0;
	pin H27 = IOB_W51_0;
	pin H28 = IOB_W50_2;
	pin H29 = IOB_W46_3;
	pin H30 = GND;
	pin H31 = IOB_W46_1;
	pin J1 = IOB_E44_2;
	pin J2 = IOB_E47_0;
	pin J3 = IOB_E46_2;
	pin J4 = IOB_E49_0;
	pin J5 = IOB_E45_1;
	pin J6 = IOB_E46_1;
	pin J7 = NC;
	pin J8 = IOB_E52_0;
	pin J9 = GND;
	pin J10 = TMS;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = IOB_N36_2;
	pin J14 = IOB_N36_3;
	pin J15 = IOB_N33_3;
	pin J16 = IOB_N25_2;
	pin J17 = IOB_N25_3;
	pin J18 = IOB_N22_2;
	pin J19 = IOB_N14_0;
	pin J20 = IOB_N14_1;
	pin J21 = IOB_N6_2;
	pin J22 = IOB_N6_3;
	pin J23 = GND;
	pin J24 = IOB_W52_1;
	pin J25 = IOB_W50_1;
	pin J26 = IOB_W45_1;
	pin J27 = IOB_W48_3;
	pin J28 = IOB_W42_3;
	pin J29 = IOB_W46_2;
	pin J30 = IOB_W48_0;
	pin J31 = IOB_W46_0;
	pin K1 = IOB_E38_3;
	pin K2 = IOB_E40_3;
	pin K3 = IOB_E42_3;
	pin K4 = GND;
	pin K5 = IOB_E45_0;
	pin K6 = VCCO2;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = IOB_E54_2;
	pin K10 = IOB_E54_3;
	pin K11 = TCK;
	pin K12 = IOB_N42_2;
	pin K13 = IOB_N42_3;
	pin K14 = IOB_N33_2;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_N22_3;
	pin K19 = IOB_N8_2;
	pin K20 = IOB_N8_3;
	pin K21 = IOB_W54_1;
	pin K22 = IOB_W54_0;
	pin K23 = NC;
	pin K24 = IOB_W52_0;
	pin K25 = IOB_W50_0;
	pin K26 = VCCO7;
	pin K27 = IOB_W48_2;
	pin K28 = GND;
	pin K29 = IOB_W44_1;
	pin K30 = IOB_W42_1;
	pin K31 = IOB_W40_1;
	pin L1 = IOB_E38_2;
	pin L2 = IOB_E40_2;
	pin L3 = IOB_E42_2;
	pin L4 = IOB_E39_1;
	pin L5 = IOB_E41_1;
	pin L6 = IOB_E46_0;
	pin L7 = IOB_E43_1;
	pin L8 = NC;
	pin L9 = IOB_E48_1;
	pin L10 = IOB_E52_3;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = VCCINT;
	pin L17 = VCCO0;
	pin L18 = VCCO0;
	pin L19 = VCCO0;
	pin L20 = VCCO0;
	pin L21 = VCCINT;
	pin L22 = IOB_W47_1;
	pin L23 = NC;
	pin L24 = IOB_W43_1;
	pin L25 = IOB_W44_3;
	pin L26 = IOB_W45_0;
	pin L27 = IOB_W40_3;
	pin L28 = IOB_W42_2;
	pin L29 = IOB_W44_0;
	pin L30 = IOB_W42_0;
	pin L31 = IOB_W40_0;
	pin M1 = IOB_E34_3;
	pin M2 = IOB_E35_1;
	pin M3 = IOB_E36_3;
	pin M4 = IOB_E39_0;
	pin M5 = IOB_E41_0;
	pin M6 = IOB_E40_1;
	pin M7 = IOB_E43_0;
	pin M8 = IOB_E42_1;
	pin M9 = IOB_E48_0;
	pin M10 = IOB_E52_2;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCINT;
	pin M17 = VCCO0;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = IOB_W47_0;
	pin M23 = IOB_W41_1;
	pin M24 = IOB_W43_0;
	pin M25 = IOB_W44_2;
	pin M26 = IOB_W39_1;
	pin M27 = IOB_W40_2;
	pin M28 = IOB_W38_3;
	pin M29 = IOB_W38_1;
	pin M30 = IOB_W36_1;
	pin M31 = IOB_W34_3;
	pin N1 = IOB_E34_2;
	pin N2 = IOB_E35_0;
	pin N3 = IOB_E36_2;
	pin N4 = IOB_E33_1;
	pin N5 = IOB_E37_1;
	pin N6 = IOB_E40_0;
	pin N7 = GND;
	pin N8 = IOB_E42_0;
	pin N9 = IOB_E38_1;
	pin N10 = IOB_E44_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCO7;
	pin N21 = VCCO7;
	pin N22 = IOB_W37_1;
	pin N23 = IOB_W41_0;
	pin N24 = IOB_W30_1;
	pin N25 = GND;
	pin N26 = IOB_W39_0;
	pin N27 = IOB_W36_3;
	pin N28 = IOB_W38_2;
	pin N29 = IOB_W38_0;
	pin N30 = IOB_W36_0;
	pin N31 = IOB_W34_2;
	pin P1 = IOB_E30_1;
	pin P2 = IOB_E31_1;
	pin P3 = VCCO2;
	pin P4 = IOB_E33_0;
	pin P5 = IOB_E37_0;
	pin P6 = IOB_E32_1;
	pin P7 = IOB_E34_1;
	pin P8 = VCCO2;
	pin P9 = IOB_E38_0;
	pin P10 = IOB_E44_0;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO7;
	pin P21 = VCCO7;
	pin P22 = IOB_W37_0;
	pin P23 = IOB_W35_1;
	pin P24 = VCCO7;
	pin P25 = IOB_W33_1;
	pin P26 = IOB_W32_1;
	pin P27 = IOB_W36_2;
	pin P28 = IOB_W34_1;
	pin P29 = VCCO7;
	pin P30 = IOB_W32_3;
	pin P31 = IOB_W31_1;
	pin R1 = IOB_E30_0;
	pin R2 = IOB_E31_0;
	pin R3 = IOB_E29_0;
	pin R4 = IOB_E29_1;
	pin R5 = IOB_E30_3;
	pin R6 = IOB_E32_0;
	pin R7 = IOB_E34_0;
	pin R8 = IOB_E36_1;
	pin R9 = IOB_E36_0;
	pin R10 = VCCINT;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = VCCO7;
	pin R21 = VCCO7;
	pin R22 = VCCINT;
	pin R23 = IOB_W35_0;
	pin R24 = IOB_W30_0;
	pin R25 = IOB_W33_0;
	pin R26 = IOB_W32_0;
	pin R27 = IOB_W29_1;
	pin R28 = IOB_W34_0;
	pin R29 = IOB_W30_3;
	pin R30 = IOB_W32_2;
	pin R31 = IOB_W31_0;
	pin T1 = GND;
	pin T2 = VCCAUX;
	pin T3 = IOB_E27_1;
	pin T4 = GND;
	pin T5 = IOB_E30_2;
	pin T6 = IOB_E28_3;
	pin T7 = GND;
	pin T8 = IOB_E32_3;
	pin T9 = IOB_E32_2;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = IOB_W25_1;
	pin T24 = IOB_W27_1;
	pin T25 = GND;
	pin T26 = IOB_W25_3;
	pin T27 = IOB_W29_0;
	pin T28 = GND;
	pin T29 = IOB_W30_2;
	pin T30 = VCCAUX;
	pin T31 = GND;
	pin U1 = IOB_E26_3;
	pin U2 = IOB_E25_1;
	pin U3 = IOB_E27_0;
	pin U4 = IOB_E23_3;
	pin U5 = IOB_E28_2;
	pin U6 = IOB_E27_3;
	pin U7 = IOB_E24_3;
	pin U8 = IOB_E25_3;
	pin U9 = IOB_E18_3;
	pin U10 = VCCINT;
	pin U11 = VCCO3;
	pin U12 = VCCO3;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO6;
	pin U21 = VCCO6;
	pin U22 = VCCINT;
	pin U23 = IOB_W25_0;
	pin U24 = IOB_W27_0;
	pin U25 = IOB_W20_3;
	pin U26 = IOB_W25_2;
	pin U27 = IOB_W23_3;
	pin U28 = IOB_W26_3;
	pin U29 = IOB_W24_3;
	pin U30 = IOB_W27_3;
	pin U31 = IOB_W28_3;
	pin V1 = IOB_E26_2;
	pin V2 = IOB_E25_0;
	pin V3 = VCCO3;
	pin V4 = IOB_E23_2;
	pin V5 = IOB_E22_3;
	pin V6 = IOB_E27_2;
	pin V7 = IOB_E24_2;
	pin V8 = VCCO3;
	pin V9 = IOB_E18_2;
	pin V10 = IOB_E14_3;
	pin V11 = VCCO3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO6;
	pin V21 = VCCO6;
	pin V22 = IOB_W15_3;
	pin V23 = IOB_W21_3;
	pin V24 = VCCO6;
	pin V25 = IOB_W20_2;
	pin V26 = IOB_W17_3;
	pin V27 = IOB_W23_2;
	pin V28 = IOB_W26_2;
	pin V29 = VCCO6;
	pin V30 = IOB_W27_2;
	pin V31 = IOB_W28_2;
	pin W1 = IOB_E23_1;
	pin W2 = IOB_E21_3;
	pin W3 = IOB_E19_3;
	pin W4 = IOB_E19_1;
	pin W5 = IOB_E22_2;
	pin W6 = IOB_E21_1;
	pin W7 = GND;
	pin W8 = IOB_E25_2;
	pin W9 = IOB_E12_3;
	pin W10 = IOB_E14_2;
	pin W11 = VCCO3;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = VCCINT;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO6;
	pin W21 = VCCO6;
	pin W22 = IOB_W15_2;
	pin W23 = IOB_W21_2;
	pin W24 = IOB_W19_3;
	pin W25 = GND;
	pin W26 = IOB_W17_2;
	pin W27 = IOB_W16_3;
	pin W28 = IOB_W21_1;
	pin W29 = IOB_W24_2;
	pin W30 = IOB_W22_3;
	pin W31 = IOB_W23_1;
	pin Y1 = IOB_E23_0;
	pin Y2 = IOB_E21_2;
	pin Y3 = IOB_E19_2;
	pin Y4 = IOB_E19_0;
	pin Y5 = IOB_E20_3;
	pin Y6 = IOB_E21_0;
	pin Y7 = IOB_E17_1;
	pin Y8 = IOB_E10_3;
	pin Y9 = IOB_E12_2;
	pin Y10 = NC;
	pin Y11 = VCCO3;
	pin Y12 = VCCINT;
	pin Y13 = VCCO4;
	pin Y14 = VCCO4;
	pin Y15 = VCCO4;
	pin Y16 = VCCINT;
	pin Y17 = VCCO5;
	pin Y18 = VCCO5;
	pin Y19 = VCCO5;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = IOB_W5_1;
	pin Y23 = IOB_W9_3;
	pin Y24 = IOB_W19_2;
	pin Y25 = IOB_W12_3;
	pin Y26 = IOB_W14_3;
	pin Y27 = IOB_W16_2;
	pin Y28 = IOB_W21_0;
	pin Y29 = IOB_W19_1;
	pin Y30 = IOB_W22_2;
	pin Y31 = IOB_W23_0;
	pin AA1 = IOB_E17_3;
	pin AA2 = IOB_E15_3;
	pin AA3 = IOB_E13_3;
	pin AA4 = IOB_E15_1;
	pin AA5 = IOB_E20_2;
	pin AA6 = IOB_E16_3;
	pin AA7 = IOB_E17_0;
	pin AA8 = IOB_E10_2;
	pin AA9 = IOB_E7_3;
	pin AA10 = NC;
	pin AA11 = VCCINT;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCINT;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = IOB_W5_0;
	pin AA23 = IOB_W9_2;
	pin AA24 = NC;
	pin AA25 = IOB_W12_2;
	pin AA26 = IOB_W14_2;
	pin AA27 = IOB_W13_3;
	pin AA28 = IOB_W11_1;
	pin AA29 = IOB_W19_0;
	pin AA30 = IOB_W17_1;
	pin AA31 = IOB_W18_3;
	pin AB1 = IOB_E17_2;
	pin AB2 = IOB_E15_2;
	pin AB3 = IOB_E13_2;
	pin AB4 = GND;
	pin AB5 = IOB_E13_1;
	pin AB6 = VCCO3;
	pin AB7 = IOB_E9_1;
	pin AB8 = IOB_E5_3;
	pin AB9 = IOB_E7_2;
	pin AB10 = IOB_E3_3;
	pin AB11 = IOB_E3_2;
	pin AB12 = IOB_S45_3;
	pin AB13 = IOB_S45_2;
	pin AB14 = IOB_S33_3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = VCCINT;
	pin AB18 = IOB_S20_2;
	pin AB19 = IOB_S12_3;
	pin AB20 = IOB_S12_2;
	pin AB21 = IOB_S6_3;
	pin AB22 = IOB_W3_0;
	pin AB23 = IOB_W3_1;
	pin AB24 = NC;
	pin AB25 = NC;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W13_2;
	pin AB28 = GND;
	pin AB29 = IOB_W13_1;
	pin AB30 = IOB_W17_0;
	pin AB31 = IOB_W18_2;
	pin AC1 = IOB_E11_3;
	pin AC2 = IOB_E9_3;
	pin AC3 = IOB_E11_1;
	pin AC4 = IOB_E15_0;
	pin AC5 = IOB_E13_0;
	pin AC6 = IOB_E16_2;
	pin AC7 = IOB_E9_0;
	pin AC8 = IOB_E5_2;
	pin AC9 = GND;
	pin AC10 = IOB_S47_3;
	pin AC11 = IOB_S47_2;
	pin AC12 = IOB_S39_3;
	pin AC13 = IOB_S39_2;
	pin AC14 = IOB_S33_2;
	pin AC15 = IOB_S31_3;
	pin AC16 = IOB_S31_2;
	pin AC17 = IOB_S20_3;
	pin AC18 = IOB_S18_3;
	pin AC19 = IOB_S18_2;
	pin AC20 = NC;
	pin AC21 = NC;
	pin AC22 = IOB_S6_2;
	pin AC23 = GND;
	pin AC24 = IOB_W5_3;
	pin AC25 = NC;
	pin AC26 = IOB_W7_1;
	pin AC27 = IOB_W11_3;
	pin AC28 = IOB_W11_0;
	pin AC29 = IOB_W13_0;
	pin AC30 = IOB_W10_3;
	pin AC31 = IOB_W15_1;
	pin AD1 = IOB_E11_2;
	pin AD2 = GND;
	pin AD3 = IOB_E11_0;
	pin AD4 = IOB_E7_1;
	pin AD5 = IOB_E6_3;
	pin AD6 = IOB_E2_3;
	pin AD7 = IOB_E2_2;
	pin AD8 = GND;
	pin AD9 = IOB_S52_3;
	pin AD10 = IOB_S52_2;
	pin AD11 = NC;
	pin AD12 = NC;
	pin AD13 = IOB_S37_3;
	pin AD14 = VCCO4;
	pin AD15 = IOB_S37_2;
	pin AD16 = IOB_S26_1;
	pin AD17 = IOB_S26_0;
	pin AD18 = VCCO5;
	pin AD19 = IOB_S14_3;
	pin AD20 = IOB_S14_2;
	pin AD21 = NC;
	pin AD22 = NC;
	pin AD23 = IOB_S4_3;
	pin AD24 = GND;
	pin AD25 = IOB_W5_2;
	pin AD26 = IOB_W7_0;
	pin AD27 = IOB_W11_2;
	pin AD28 = IOB_W8_3;
	pin AD29 = IOB_W7_3;
	pin AD30 = GND;
	pin AD31 = IOB_W15_0;
	pin AE1 = NC;
	pin AE2 = IOB_E9_2;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E7_0;
	pin AE5 = IOB_E6_2;
	pin AE6 = IOB_E1_3;
	pin AE7 = GND;
	pin AE8 = IOB_S49_3;
	pin AE9 = IOB_S47_1;
	pin AE10 = IOB_S47_0;
	pin AE11 = IOB_S43_3;
	pin AE12 = IOB_S43_2;
	pin AE13 = GND;
	pin AE14 = IOB_S35_3;
	pin AE15 = IOB_S35_2;
	pin AE16 = GND;
	pin AE17 = IOB_S22_3;
	pin AE18 = IOB_S22_2;
	pin AE19 = GND;
	pin AE20 = IOB_S10_3;
	pin AE21 = IOB_S10_2;
	pin AE22 = IOB_S8_3;
	pin AE23 = IOB_S8_2;
	pin AE24 = IOB_S4_2;
	pin AE25 = GND;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W8_2;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W10_2;
	pin AE31 = IOB_W9_1;
	pin AF1 = NC;
	pin AF2 = IOB_E8_3;
	pin AF3 = IOB_E3_1;
	pin AF4 = IOB_E4_3;
	pin AF5 = IOB_E1_2;
	pin AF6 = GND;
	pin AF7 = IOB_S52_1;
	pin AF8 = IOB_S49_2;
	pin AF9 = NC;
	pin AF10 = VCCO4;
	pin AF11 = NC;
	pin AF12 = IOB_S41_3;
	pin AF13 = IOB_S41_2;
	pin AF14 = IOB_S35_1;
	pin AF15 = IOB_S35_0;
	pin AF16 = IOB_S28_3;
	pin AF17 = IOB_S23_2;
	pin AF18 = IOB_S16_3;
	pin AF19 = IOB_S16_2;
	pin AF20 = IOB_S11_3;
	pin AF21 = IOB_S11_2;
	pin AF22 = VCCO5;
	pin AF23 = IOB_S2_3;
	pin AF24 = IOB_S2_2;
	pin AF25 = IOB_S1_2;
	pin AF26 = GND;
	pin AF27 = IOB_W1_0;
	pin AF28 = IOB_W1_1;
	pin AF29 = IOB_W7_2;
	pin AF30 = IOB_W6_3;
	pin AF31 = IOB_W9_0;
	pin AG1 = IOB_E5_1;
	pin AG2 = IOB_E8_2;
	pin AG3 = IOB_E3_0;
	pin AG4 = IOB_E4_2;
	pin AG5 = GND;
	pin AG6 = DONE;
	pin AG7 = IOB_S52_0;
	pin AG8 = NC;
	pin AG9 = NC;
	pin AG10 = IOB_S43_1;
	pin AG11 = IOB_S43_0;
	pin AG12 = IOB_S39_1;
	pin AG13 = IOB_S39_0;
	pin AG14 = IOB_S31_1;
	pin AG15 = IOB_S31_0;
	pin AG16 = IOB_S28_2;
	pin AG17 = IOB_S23_3;
	pin AG18 = IOB_S17_3;
	pin AG19 = IOB_S17_2;
	pin AG20 = IOB_S13_3;
	pin AG21 = IOB_S13_2;
	pin AG22 = IOB_S9_3;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S7_2;
	pin AG26 = M2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_2;
	pin AG29 = IOB_W3_3;
	pin AG30 = IOB_W6_2;
	pin AG31 = IOB_W4_3;
	pin AH1 = IOB_E5_0;
	pin AH2 = IOB_E1_1;
	pin AH3 = IOB_E1_0;
	pin AH4 = GND;
	pin AH5 = PWRDWN_B;
	pin AH6 = IOB_S48_1;
	pin AH7 = IOB_S48_0;
	pin AH8 = NC;
	pin AH9 = NC;
	pin AH10 = GND;
	pin AH11 = IOB_S40_1;
	pin AH12 = IOB_S40_0;
	pin AH13 = IOB_S33_1;
	pin AH14 = IOB_S33_0;
	pin AH15 = IOB_S27_1;
	pin AH16 = GND;
	pin AH17 = IOB_S26_2;
	pin AH18 = IOB_S20_1;
	pin AH19 = IOB_S20_0;
	pin AH20 = IOB_S15_3;
	pin AH21 = IOB_S15_2;
	pin AH22 = GND;
	pin AH23 = NC;
	pin AH24 = NC;
	pin AH25 = IOB_S7_3;
	pin AH26 = IOB_S4_0;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AH31 = IOB_W4_2;
	pin AJ1 = GND;
	pin AJ2 = VCCAUX;
	pin AJ3 = GND;
	pin AJ4 = CCLK;
	pin AJ5 = IOB_S51_0;
	pin AJ6 = IOB_S45_1;
	pin AJ7 = VCCO4;
	pin AJ8 = IOB_S45_0;
	pin AJ9 = NC;
	pin AJ10 = NC;
	pin AJ11 = IOB_S37_1;
	pin AJ12 = IOB_S37_0;
	pin AJ13 = IOB_S32_1;
	pin AJ14 = VCCO4;
	pin AJ15 = IOB_S27_0;
	pin AJ16 = IOB_S26_3;
	pin AJ17 = IOB_S22_0;
	pin AJ18 = VCCO5;
	pin AJ19 = IOB_S18_1;
	pin AJ20 = IOB_S18_0;
	pin AJ21 = IOB_S12_1;
	pin AJ22 = IOB_S12_0;
	pin AJ23 = NC;
	pin AJ24 = NC;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S4_1;
	pin AJ27 = IOB_S5_2;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AJ31 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = IOB_S51_1;
	pin AK4 = IOB_S49_1;
	pin AK5 = IOB_S49_0;
	pin AK6 = IOB_S44_1;
	pin AK7 = IOB_S44_0;
	pin AK8 = GND;
	pin AK9 = IOB_S41_1;
	pin AK10 = IOB_S41_0;
	pin AK11 = IOB_S36_1;
	pin AK12 = IOB_S36_0;
	pin AK13 = IOB_S32_0;
	pin AK14 = IOB_S30_1;
	pin AK15 = IOB_S30_0;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S22_1;
	pin AK18 = IOB_S21_3;
	pin AK19 = IOB_S21_2;
	pin AK20 = IOB_S16_1;
	pin AK21 = IOB_S16_0;
	pin AK22 = IOB_S10_1;
	pin AK23 = IOB_S10_0;
	pin AK24 = GND;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S8_0;
	pin AK27 = IOB_S5_3;
	pin AK28 = IOB_S1_1;
	pin AK29 = IOB_S1_0;
	pin AK30 = GND;
	pin AK31 = GND;
	pin AL2 = GND;
	pin AL3 = GND;
	pin AL4 = IOB_S46_1;
	pin AL5 = IOB_S46_0;
	pin AL6 = NC;
	pin AL7 = NC;
	pin AL8 = IOB_S42_1;
	pin AL9 = IOB_S42_0;
	pin AL10 = IOB_S38_1;
	pin AL11 = IOB_S38_0;
	pin AL12 = IOB_S34_1;
	pin AL13 = IOB_S34_0;
	pin AL14 = IOB_S27_3;
	pin AL15 = IOB_S27_2;
	pin AL16 = GND;
	pin AL17 = IOB_S25_1;
	pin AL18 = IOB_S25_0;
	pin AL19 = IOB_S19_3;
	pin AL20 = IOB_S19_2;
	pin AL21 = IOB_S14_1;
	pin AL22 = IOB_S14_0;
	pin AL23 = NC;
	pin AL24 = NC;
	pin AL25 = NC;
	pin AL26 = NC;
	pin AL27 = IOB_S6_1;
	pin AL28 = IOB_S6_0;
	pin AL29 = GND;
	pin AL30 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S22_0;
	vref IOB_S25_0;
	vref IOB_S28_3;
	vref IOB_S31_3;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S42_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N22_3;
	vref IOB_N25_3;
	vref IOB_N28_0;
	vref IOB_N31_0;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N42_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
}

// xc2v2000-bg575
bond BOND17 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N1_2;
	pin A5 = IOB_N5_1;
	pin A6 = IOB_N5_0;
	pin A7 = GND;
	pin A8 = IOB_N14_3;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N17_0;
	pin A12 = VCCAUX;
	pin A13 = IOB_N27_3;
	pin A14 = IOB_N27_2;
	pin A15 = IOB_N36_3;
	pin A16 = IOB_N36_2;
	pin A17 = IOB_N43_1;
	pin A18 = GND;
	pin A19 = IOB_N43_0;
	pin A20 = IOB_N47_1;
	pin A21 = IOB_N47_0;
	pin A22 = NC;
	pin A23 = GND;
	pin A24 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = VCCAUX;
	pin B4 = DXN;
	pin B5 = IOB_N6_3;
	pin B6 = IOB_N6_2;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N11_0;
	pin B9 = IOB_N15_0;
	pin B10 = IOB_N18_2;
	pin B11 = VCCO0;
	pin B12 = IOB_N23_0;
	pin B13 = IOB_N27_1;
	pin B14 = VCCO1;
	pin B15 = IOB_N37_1;
	pin B16 = IOB_N40_3;
	pin B17 = IOB_N44_3;
	pin B18 = IOB_N44_2;
	pin B19 = IOB_N48_3;
	pin B20 = IOB_N48_2;
	pin B21 = VCCBATT;
	pin B22 = VCCAUX;
	pin B23 = GND;
	pin B24 = GND;
	pin C1 = PROG_B;
	pin C2 = HSWAP_EN;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = IOB_N1_0;
	pin C6 = VCCO0;
	pin C7 = IOB_N7_0;
	pin C8 = IOB_N12_2;
	pin C9 = IOB_N15_1;
	pin C10 = IOB_N18_3;
	pin C11 = IOB_N22_2;
	pin C12 = IOB_N23_1;
	pin C13 = IOB_N27_0;
	pin C14 = IOB_N31_1;
	pin C15 = IOB_N37_0;
	pin C16 = IOB_N40_2;
	pin C17 = IOB_N45_1;
	pin C18 = IOB_N49_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N49_1;
	pin C21 = TMS;
	pin C22 = GND;
	pin C23 = TCK;
	pin C24 = TDO;
	pin D1 = TDI;
	pin D2 = IOB_W53_0;
	pin D3 = IOB_W53_1;
	pin D4 = GND;
	pin D5 = IOB_N1_1;
	pin D6 = IOB_N2_0;
	pin D7 = IOB_N7_1;
	pin D8 = IOB_N12_3;
	pin D9 = IOB_N13_0;
	pin D10 = GND;
	pin D11 = IOB_N22_3;
	pin D12 = IOB_N25_2;
	pin D13 = IOB_N28_1;
	pin D14 = IOB_N31_0;
	pin D15 = GND;
	pin D16 = IOB_N41_1;
	pin D17 = IOB_N45_0;
	pin D18 = IOB_N49_2;
	pin D19 = IOB_N51_3;
	pin D20 = IOB_N49_0;
	pin D21 = GND;
	pin D22 = IOB_E56_3;
	pin D23 = IOB_E56_2;
	pin D24 = IOB_E52_3;
	pin E1 = IOB_W52_2;
	pin E2 = IOB_W52_3;
	pin E3 = IOB_W54_2;
	pin E4 = IOB_W54_3;
	pin E5 = GND;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N8_2;
	pin E9 = IOB_N13_1;
	pin E10 = IOB_N16_2;
	pin E11 = IOB_N22_0;
	pin E12 = IOB_N25_3;
	pin E13 = IOB_N28_0;
	pin E14 = IOB_N35_1;
	pin E15 = IOB_N38_3;
	pin E16 = IOB_N41_0;
	pin E17 = IOB_N46_2;
	pin E18 = IOB_N52_3;
	pin E19 = IOB_N51_2;
	pin E20 = GND;
	pin E21 = IOB_E56_1;
	pin E22 = IOB_E56_0;
	pin E23 = IOB_E52_2;
	pin E24 = IOB_E51_1;
	pin F1 = IOB_W45_0;
	pin F2 = IOB_W45_1;
	pin F3 = VCCO7;
	pin F4 = IOB_W55_0;
	pin F5 = IOB_W55_1;
	pin F6 = GND;
	pin F7 = IOB_N4_3;
	pin F8 = IOB_N8_3;
	pin F9 = IOB_N9_0;
	pin F10 = IOB_N16_3;
	pin F11 = VCCO0;
	pin F12 = IOB_N26_2;
	pin F13 = IOB_N30_3;
	pin F14 = VCCO1;
	pin F15 = IOB_N38_2;
	pin F16 = IOB_N42_3;
	pin F17 = IOB_N46_3;
	pin F18 = IOB_N52_2;
	pin F19 = GND;
	pin F20 = IOB_E55_0;
	pin F21 = IOB_E55_1;
	pin F22 = VCCO2;
	pin F23 = IOB_E50_3;
	pin F24 = IOB_E51_0;
	pin G1 = GND;
	pin G2 = IOB_W46_3;
	pin G3 = IOB_W48_2;
	pin G4 = IOB_W48_3;
	pin G5 = IOB_W56_0;
	pin G6 = IOB_W56_1;
	pin G7 = GND;
	pin G8 = IOB_N4_1;
	pin G9 = IOB_N9_1;
	pin G10 = IOB_N10_3;
	pin G11 = IOB_N22_1;
	pin G12 = IOB_N26_3;
	pin G13 = IOB_N30_2;
	pin G14 = IOB_N35_0;
	pin G15 = IOB_N39_1;
	pin G16 = IOB_N42_2;
	pin G17 = IOB_N52_0;
	pin G18 = GND;
	pin G19 = IOB_E54_2;
	pin G20 = IOB_E54_3;
	pin G21 = IOB_E49_1;
	pin G22 = IOB_E49_0;
	pin G23 = IOB_E50_2;
	pin G24 = GND;
	pin H1 = IOB_W41_1;
	pin H2 = IOB_W46_2;
	pin H3 = IOB_W47_0;
	pin H4 = IOB_W47_1;
	pin H5 = IOB_W49_0;
	pin H6 = IOB_W49_1;
	pin H7 = IOB_W56_2;
	pin H8 = VCCINT;
	pin H9 = IOB_N4_0;
	pin H10 = IOB_N10_2;
	pin H11 = IOB_N26_1;
	pin H12 = IOB_N26_0;
	pin H13 = IOB_N31_3;
	pin H14 = IOB_N31_2;
	pin H15 = IOB_N39_0;
	pin H16 = IOB_N52_1;
	pin H17 = VCCINT;
	pin H18 = IOB_E53_1;
	pin H19 = IOB_E48_3;
	pin H20 = IOB_E48_2;
	pin H21 = IOB_E44_3;
	pin H22 = IOB_E44_2;
	pin H23 = IOB_E45_1;
	pin H24 = IOB_E45_0;
	pin J1 = IOB_W41_0;
	pin J2 = IOB_W42_2;
	pin J3 = IOB_W42_3;
	pin J4 = IOB_W43_0;
	pin J5 = IOB_W43_1;
	pin J6 = IOB_W50_2;
	pin J7 = IOB_W50_3;
	pin J8 = IOB_W56_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO1;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCINT;
	pin J17 = IOB_E53_0;
	pin J18 = IOB_E47_1;
	pin J19 = IOB_E47_0;
	pin J20 = IOB_E41_1;
	pin J21 = IOB_E41_0;
	pin J22 = IOB_E42_3;
	pin J23 = IOB_E42_2;
	pin J24 = IOB_E43_1;
	pin K1 = IOB_W37_1;
	pin K2 = IOB_W38_2;
	pin K3 = IOB_W38_3;
	pin K4 = GND;
	pin K5 = IOB_W44_2;
	pin K6 = IOB_W44_3;
	pin K7 = IOB_W51_0;
	pin K8 = IOB_W51_1;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = VCCINT;
	pin K16 = VCCO2;
	pin K17 = IOB_E46_3;
	pin K18 = IOB_E46_2;
	pin K19 = IOB_E40_3;
	pin K20 = IOB_E40_2;
	pin K21 = GND;
	pin K22 = IOB_E37_1;
	pin K23 = IOB_E38_3;
	pin K24 = IOB_E43_0;
	pin L1 = IOB_W37_0;
	pin L2 = VCCO7;
	pin L3 = IOB_W39_0;
	pin L4 = IOB_W39_1;
	pin L5 = IOB_W40_2;
	pin L6 = VCCO7;
	pin L7 = IOB_W40_3;
	pin L8 = IOB_W36_3;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = VCCO2;
	pin L17 = IOB_E39_1;
	pin L18 = IOB_E39_0;
	pin L19 = VCCO2;
	pin L20 = IOB_E36_2;
	pin L21 = IOB_E36_3;
	pin L22 = IOB_E37_0;
	pin L23 = VCCO2;
	pin L24 = IOB_E38_2;
	pin M1 = IOB_W29_1;
	pin M2 = IOB_W30_2;
	pin M3 = IOB_W30_3;
	pin M4 = IOB_W31_0;
	pin M5 = IOB_W31_1;
	pin M6 = IOB_W32_2;
	pin M7 = IOB_W32_3;
	pin M8 = IOB_W36_2;
	pin M9 = VCCO7;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = VCCO2;
	pin M17 = IOB_E29_1;
	pin M18 = IOB_E29_0;
	pin M19 = IOB_E30_3;
	pin M20 = IOB_E30_2;
	pin M21 = IOB_E31_1;
	pin M22 = IOB_E31_0;
	pin M23 = IOB_E32_3;
	pin M24 = VCCAUX;
	pin N1 = VCCAUX;
	pin N2 = IOB_W29_0;
	pin N3 = IOB_W26_3;
	pin N4 = IOB_W26_2;
	pin N5 = IOB_W27_1;
	pin N6 = IOB_W27_0;
	pin N7 = IOB_W28_3;
	pin N8 = IOB_W28_2;
	pin N9 = VCCO6;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCO3;
	pin N17 = IOB_E25_1;
	pin N18 = IOB_E26_2;
	pin N19 = IOB_E26_3;
	pin N20 = IOB_E27_1;
	pin N21 = IOB_E27_0;
	pin N22 = IOB_E28_2;
	pin N23 = IOB_E28_3;
	pin N24 = IOB_E32_2;
	pin P1 = IOB_W20_3;
	pin P2 = VCCO6;
	pin P3 = IOB_W21_1;
	pin P4 = IOB_W25_1;
	pin P5 = IOB_W25_0;
	pin P6 = VCCO6;
	pin P7 = IOB_W19_1;
	pin P8 = IOB_W19_0;
	pin P9 = VCCO6;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = VCCO3;
	pin P17 = IOB_E25_0;
	pin P18 = IOB_E18_2;
	pin P19 = VCCO3;
	pin P20 = IOB_E18_3;
	pin P21 = IOB_E19_0;
	pin P22 = IOB_E19_1;
	pin P23 = VCCO3;
	pin P24 = IOB_E21_1;
	pin R1 = IOB_W15_1;
	pin R2 = IOB_W20_2;
	pin R3 = IOB_W21_0;
	pin R4 = GND;
	pin R5 = IOB_W18_3;
	pin R6 = IOB_W18_2;
	pin R7 = IOB_W12_3;
	pin R8 = IOB_W12_2;
	pin R9 = VCCO6;
	pin R10 = VCCINT;
	pin R11 = VCCINT;
	pin R12 = VCCINT;
	pin R13 = VCCINT;
	pin R14 = VCCINT;
	pin R15 = VCCINT;
	pin R16 = VCCO3;
	pin R17 = IOB_E7_0;
	pin R18 = IOB_E7_1;
	pin R19 = IOB_E14_2;
	pin R20 = IOB_E14_3;
	pin R21 = GND;
	pin R22 = IOB_E20_2;
	pin R23 = IOB_E20_3;
	pin R24 = IOB_E21_0;
	pin T1 = IOB_W15_0;
	pin T2 = IOB_W16_3;
	pin T3 = IOB_W16_2;
	pin T4 = IOB_W17_1;
	pin T5 = IOB_W17_0;
	pin T6 = IOB_W11_1;
	pin T7 = IOB_W11_0;
	pin T8 = IOB_W5_1;
	pin T9 = VCCINT;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO5;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCO4;
	pin T16 = VCCINT;
	pin T17 = IOB_E1_0;
	pin T18 = IOB_E8_2;
	pin T19 = IOB_E8_3;
	pin T20 = IOB_E15_0;
	pin T21 = IOB_E15_1;
	pin T22 = IOB_E16_2;
	pin T23 = IOB_E16_3;
	pin T24 = IOB_E17_1;
	pin U1 = IOB_W13_1;
	pin U2 = IOB_W13_0;
	pin U3 = IOB_W14_3;
	pin U4 = IOB_W14_2;
	pin U5 = IOB_W10_3;
	pin U6 = IOB_W10_2;
	pin U7 = IOB_W5_0;
	pin U8 = VCCINT;
	pin U9 = IOB_S1_0;
	pin U10 = IOB_S14_0;
	pin U11 = IOB_S22_2;
	pin U12 = IOB_S22_3;
	pin U13 = IOB_S27_0;
	pin U14 = IOB_S27_1;
	pin U15 = IOB_S37_3;
	pin U16 = IOB_S49_1;
	pin U17 = VCCINT;
	pin U18 = IOB_E1_1;
	pin U19 = IOB_E9_1;
	pin U20 = IOB_E9_0;
	pin U21 = IOB_E11_0;
	pin U22 = IOB_E11_1;
	pin U23 = IOB_E12_3;
	pin U24 = IOB_E17_0;
	pin V1 = GND;
	pin V2 = IOB_W8_3;
	pin V3 = IOB_W9_1;
	pin V4 = IOB_W9_0;
	pin V5 = IOB_W4_2;
	pin V6 = IOB_W4_3;
	pin V7 = GND;
	pin V8 = IOB_S1_1;
	pin V9 = IOB_S11_2;
	pin V10 = IOB_S14_1;
	pin V11 = IOB_S18_0;
	pin V12 = IOB_S23_2;
	pin V13 = IOB_S27_3;
	pin V14 = IOB_S31_1;
	pin V15 = IOB_S37_2;
	pin V16 = IOB_S42_1;
	pin V17 = IOB_S49_0;
	pin V18 = GND;
	pin V19 = IOB_E1_2;
	pin V20 = IOB_E1_3;
	pin V21 = IOB_E10_2;
	pin V22 = IOB_E10_3;
	pin V23 = IOB_E12_2;
	pin V24 = GND;
	pin W1 = IOB_W7_1;
	pin W2 = IOB_W8_2;
	pin W3 = VCCO6;
	pin W4 = IOB_W3_0;
	pin W5 = IOB_W3_1;
	pin W6 = GND;
	pin W7 = IOB_S1_2;
	pin W8 = IOB_S7_3;
	pin W9 = IOB_S11_3;
	pin W10 = IOB_S15_2;
	pin W11 = VCCO5;
	pin W12 = IOB_S23_3;
	pin W13 = IOB_S27_2;
	pin W14 = VCCO4;
	pin W15 = IOB_S38_1;
	pin W16 = IOB_S42_0;
	pin W17 = IOB_S43_2;
	pin W18 = IOB_S49_3;
	pin W19 = GND;
	pin W20 = IOB_E2_2;
	pin W21 = IOB_E2_3;
	pin W22 = VCCO3;
	pin W23 = IOB_E13_0;
	pin W24 = IOB_E13_1;
	pin Y1 = IOB_W7_0;
	pin Y2 = IOB_W6_3;
	pin Y3 = IOB_W2_3;
	pin Y4 = IOB_W2_2;
	pin Y5 = GND;
	pin Y6 = IOB_S2_2;
	pin Y7 = IOB_S1_3;
	pin Y8 = IOB_S7_2;
	pin Y9 = IOB_S12_0;
	pin Y10 = IOB_S15_3;
	pin Y11 = IOB_S18_1;
	pin Y12 = IOB_S25_0;
	pin Y13 = IOB_S28_3;
	pin Y14 = IOB_S31_0;
	pin Y15 = IOB_S38_0;
	pin Y16 = IOB_S39_3;
	pin Y17 = IOB_S43_3;
	pin Y18 = IOB_S49_2;
	pin Y19 = IOB_S51_1;
	pin Y20 = GND;
	pin Y21 = IOB_E3_0;
	pin Y22 = IOB_E3_1;
	pin Y23 = IOB_E6_2;
	pin Y24 = IOB_E6_3;
	pin AA1 = IOB_W6_2;
	pin AA2 = IOB_W1_3;
	pin AA3 = IOB_W1_2;
	pin AA4 = GND;
	pin AA5 = IOB_S4_0;
	pin AA6 = IOB_S2_3;
	pin AA7 = IOB_S4_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S12_1;
	pin AA10 = GND;
	pin AA11 = IOB_S22_0;
	pin AA12 = IOB_S25_1;
	pin AA13 = IOB_S28_2;
	pin AA14 = IOB_S31_3;
	pin AA15 = GND;
	pin AA16 = IOB_S39_2;
	pin AA17 = IOB_S44_1;
	pin AA18 = IOB_S46_1;
	pin AA19 = IOB_S51_0;
	pin AA20 = IOB_S52_1;
	pin AA21 = GND;
	pin AA22 = IOB_E4_2;
	pin AA23 = IOB_E4_3;
	pin AA24 = IOB_E5_1;
	pin AB1 = IOB_W1_1;
	pin AB2 = IOB_W1_0;
	pin AB3 = GND;
	pin AB4 = M1;
	pin AB5 = IOB_S4_1;
	pin AB6 = VCCO5;
	pin AB7 = IOB_S4_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S13_2;
	pin AB10 = IOB_S16_0;
	pin AB11 = IOB_S22_1;
	pin AB12 = IOB_S26_0;
	pin AB13 = IOB_S30_1;
	pin AB14 = IOB_S31_2;
	pin AB15 = IOB_S35_3;
	pin AB16 = IOB_S40_1;
	pin AB17 = IOB_S44_0;
	pin AB18 = IOB_S46_0;
	pin AB19 = VCCO4;
	pin AB20 = IOB_S52_0;
	pin AB21 = DONE;
	pin AB22 = GND;
	pin AB23 = CCLK;
	pin AB24 = IOB_E5_0;
	pin AC1 = GND;
	pin AC2 = GND;
	pin AC3 = VCCAUX;
	pin AC4 = M0;
	pin AC5 = IOB_S5_2;
	pin AC6 = IOB_S5_3;
	pin AC7 = IOB_S9_2;
	pin AC8 = IOB_S9_3;
	pin AC9 = IOB_S13_3;
	pin AC10 = IOB_S16_1;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S26_1;
	pin AC13 = IOB_S30_0;
	pin AC14 = VCCO4;
	pin AC15 = IOB_S35_2;
	pin AC16 = IOB_S40_0;
	pin AC17 = IOB_S45_2;
	pin AC18 = IOB_S45_3;
	pin AC19 = IOB_S47_2;
	pin AC20 = IOB_S47_3;
	pin AC21 = PWRDWN_B;
	pin AC22 = VCCAUX;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AD1 = GND;
	pin AD2 = GND;
	pin AD3 = M2;
	pin AD4 = IOB_S6_0;
	pin AD5 = IOB_S6_1;
	pin AD6 = IOB_S10_0;
	pin AD7 = GND;
	pin AD8 = IOB_S10_1;
	pin AD9 = IOB_S17_2;
	pin AD10 = IOB_S17_3;
	pin AD11 = IOB_S26_2;
	pin AD12 = IOB_S26_3;
	pin AD13 = VCCAUX;
	pin AD14 = IOB_S36_0;
	pin AD15 = IOB_S36_1;
	pin AD16 = IOB_S41_2;
	pin AD17 = IOB_S41_3;
	pin AD18 = GND;
	pin AD19 = IOB_S48_0;
	pin AD20 = IOB_S48_1;
	pin AD21 = IOB_S52_2;
	pin AD22 = IOB_S52_3;
	pin AD23 = GND;
	pin AD24 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W26_3;
	vref IOB_W31_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E26_3;
	vref IOB_E31_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S22_0;
	vref IOB_S25_0;
	vref IOB_S28_3;
	vref IOB_S31_3;
	vref IOB_S38_0;
	vref IOB_S42_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N22_3;
	vref IOB_N25_3;
	vref IOB_N28_0;
	vref IOB_N31_0;
	vref IOB_N38_3;
	vref IOB_N42_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
}

// xc2v2000-ff896
bond BOND18 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCBATT;
	pin A3 = VCCAUX;
	pin A4 = IOB_N52_0;
	pin A5 = IOB_N47_1;
	pin A6 = IOB_N47_0;
	pin A7 = IOB_N45_0;
	pin A8 = GND;
	pin A9 = IOB_N39_1;
	pin A10 = IOB_N39_0;
	pin A11 = IOB_N35_1;
	pin A12 = IOB_N35_0;
	pin A13 = IOB_N31_0;
	pin A14 = IOB_N31_1;
	pin A15 = VCCAUX;
	pin A16 = IOB_N25_2;
	pin A17 = IOB_N25_3;
	pin A18 = IOB_N20_3;
	pin A19 = IOB_N20_2;
	pin A20 = IOB_N16_3;
	pin A21 = IOB_N16_2;
	pin A22 = IOB_N10_3;
	pin A23 = GND;
	pin A24 = IOB_N6_3;
	pin A25 = IOB_N4_2;
	pin A26 = IOB_N4_3;
	pin A27 = IOB_N1_2;
	pin A28 = VCCAUX;
	pin A29 = TDI;
	pin B1 = IOB_E56_2;
	pin B2 = GND;
	pin B3 = TDO;
	pin B4 = IOB_N52_1;
	pin B5 = VCCO1;
	pin B6 = IOB_N49_1;
	pin B7 = IOB_N45_1;
	pin B8 = IOB_N43_1;
	pin B9 = IOB_N43_0;
	pin B10 = IOB_N37_1;
	pin B11 = IOB_N37_0;
	pin B12 = IOB_N33_1;
	pin B13 = IOB_N33_0;
	pin B14 = IOB_N28_0;
	pin B15 = IOB_N28_1;
	pin B16 = IOB_N22_2;
	pin B17 = IOB_N22_3;
	pin B18 = IOB_N18_3;
	pin B19 = IOB_N18_2;
	pin B20 = IOB_N12_3;
	pin B21 = IOB_N12_2;
	pin B22 = IOB_N10_2;
	pin B23 = IOB_N8_3;
	pin B24 = IOB_N8_2;
	pin B25 = IOB_N6_2;
	pin B26 = VCCO0;
	pin B27 = IOB_N1_3;
	pin B28 = PROG_B;
	pin B29 = GND;
	pin B30 = IOB_W56_2;
	pin C1 = IOB_E56_3;
	pin C2 = IOB_E54_2;
	pin C3 = GND;
	pin C4 = TMS;
	pin C5 = IOB_N49_0;
	pin C6 = IOB_N48_3;
	pin C7 = IOB_N48_2;
	pin C8 = IOB_N42_2;
	pin C9 = IOB_N42_3;
	pin C10 = GND;
	pin C11 = IOB_N36_3;
	pin C12 = IOB_N36_2;
	pin C13 = VCCO1;
	pin C14 = IOB_N27_2;
	pin C15 = IOB_N27_3;
	pin C16 = IOB_N26_0;
	pin C17 = IOB_N26_1;
	pin C18 = VCCO0;
	pin C19 = IOB_N17_1;
	pin C20 = IOB_N17_0;
	pin C21 = GND;
	pin C22 = IOB_N11_0;
	pin C23 = IOB_N11_1;
	pin C24 = IOB_N5_1;
	pin C25 = IOB_N2_0;
	pin C26 = IOB_N2_1;
	pin C27 = HSWAP_EN;
	pin C28 = GND;
	pin C29 = IOB_W54_2;
	pin C30 = IOB_W56_3;
	pin D1 = IOB_E52_2;
	pin D2 = IOB_E54_3;
	pin D3 = IOB_E55_1;
	pin D4 = GND;
	pin D5 = TCK;
	pin D6 = IOB_N51_2;
	pin D7 = IOB_N51_3;
	pin D8 = IOB_N46_3;
	pin D9 = IOB_N41_1;
	pin D10 = IOB_N41_0;
	pin D11 = IOB_N38_2;
	pin D12 = IOB_N38_3;
	pin D13 = IOB_N34_3;
	pin D14 = IOB_N30_3;
	pin D15 = IOB_N30_2;
	pin D16 = IOB_N23_1;
	pin D17 = IOB_N23_0;
	pin D18 = IOB_N19_0;
	pin D19 = IOB_N15_0;
	pin D20 = IOB_N15_1;
	pin D21 = IOB_N13_1;
	pin D22 = IOB_N13_0;
	pin D23 = IOB_N7_0;
	pin D24 = IOB_N7_1;
	pin D25 = IOB_N5_0;
	pin D26 = DXN;
	pin D27 = GND;
	pin D28 = IOB_W55_1;
	pin D29 = IOB_W54_3;
	pin D30 = IOB_W52_2;
	pin E1 = IOB_E52_3;
	pin E2 = VCCO2;
	pin E3 = IOB_E55_0;
	pin E4 = IOB_E53_0;
	pin E5 = GND;
	pin E6 = NC;
	pin E7 = IOB_N46_2;
	pin E8 = IOB_N44_3;
	pin E9 = IOB_N44_2;
	pin E10 = IOB_N40_3;
	pin E11 = IOB_N40_2;
	pin E12 = GND;
	pin E13 = IOB_N34_2;
	pin E14 = IOB_N32_3;
	pin E15 = IOB_N32_2;
	pin E16 = IOB_N21_1;
	pin E17 = IOB_N21_0;
	pin E18 = IOB_N19_1;
	pin E19 = GND;
	pin E20 = IOB_N14_3;
	pin E21 = IOB_N14_2;
	pin E22 = IOB_N9_1;
	pin E23 = IOB_N9_0;
	pin E24 = IOB_N1_0;
	pin E25 = DXP;
	pin E26 = GND;
	pin E27 = IOB_W53_0;
	pin E28 = IOB_W55_0;
	pin E29 = VCCO7;
	pin E30 = IOB_W52_3;
	pin F1 = IOB_E48_2;
	pin F2 = IOB_E50_2;
	pin F3 = IOB_E49_0;
	pin F4 = IOB_E53_1;
	pin F5 = IOB_E51_1;
	pin F6 = GND;
	pin F7 = IOB_N52_2;
	pin F8 = IOB_N52_3;
	pin F9 = IOB_N49_3;
	pin F10 = IOB_N43_2;
	pin F11 = IOB_N43_3;
	pin F12 = IOB_N37_2;
	pin F13 = IOB_N37_3;
	pin F14 = IOB_N27_0;
	pin F15 = IOB_N27_1;
	pin F16 = IOB_N22_0;
	pin F17 = IOB_N22_1;
	pin F18 = IOB_N16_0;
	pin F19 = IOB_N16_1;
	pin F20 = IOB_N10_0;
	pin F21 = IOB_N10_1;
	pin F22 = IOB_N4_0;
	pin F23 = IOB_N4_1;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = IOB_W49_0;
	pin F27 = IOB_W53_1;
	pin F28 = IOB_W47_1;
	pin F29 = IOB_W50_2;
	pin F30 = IOB_W48_2;
	pin G1 = IOB_E48_3;
	pin G2 = IOB_E50_3;
	pin G3 = IOB_E49_1;
	pin G4 = IOB_E47_1;
	pin G5 = IOB_E51_0;
	pin G6 = IOB_E52_1;
	pin G7 = IOB_E54_1;
	pin G8 = IOB_N49_2;
	pin G9 = IOB_N47_2;
	pin G10 = IOB_N47_3;
	pin G11 = IOB_N45_3;
	pin G12 = IOB_N39_2;
	pin G13 = IOB_N39_3;
	pin G14 = GND;
	pin G15 = IOB_N31_3;
	pin G16 = IOB_N26_2;
	pin G17 = GND;
	pin G18 = IOB_N18_1;
	pin G19 = IOB_N12_0;
	pin G20 = IOB_N12_1;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N6_1;
	pin G23 = IOB_W56_1;
	pin G24 = IOB_W52_1;
	pin G25 = IOB_W51_1;
	pin G26 = IOB_W51_0;
	pin G27 = IOB_W49_1;
	pin G28 = IOB_W47_0;
	pin G29 = IOB_W50_3;
	pin G30 = IOB_W48_3;
	pin H1 = GND;
	pin H2 = IOB_E46_2;
	pin H3 = IOB_E44_2;
	pin H4 = IOB_E47_0;
	pin H5 = IOB_E45_0;
	pin H6 = IOB_E52_0;
	pin H7 = IOB_E54_0;
	pin H8 = IOB_E56_0;
	pin H9 = IOB_E56_1;
	pin H10 = IOB_N45_2;
	pin H11 = IOB_N41_2;
	pin H12 = IOB_N41_3;
	pin H13 = IOB_N35_2;
	pin H14 = IOB_N35_3;
	pin H15 = IOB_N31_2;
	pin H16 = IOB_N26_3;
	pin H17 = IOB_N18_0;
	pin H18 = IOB_N14_0;
	pin H19 = IOB_N14_1;
	pin H20 = IOB_N8_0;
	pin H21 = IOB_N8_1;
	pin H22 = IOB_W54_1;
	pin H23 = IOB_W56_0;
	pin H24 = IOB_W50_1;
	pin H25 = IOB_W52_0;
	pin H26 = IOB_W45_0;
	pin H27 = IOB_W44_2;
	pin H28 = IOB_W46_2;
	pin H29 = IOB_W46_3;
	pin H30 = GND;
	pin J1 = IOB_E42_2;
	pin J2 = IOB_E46_3;
	pin J3 = IOB_E44_3;
	pin J4 = IOB_E43_1;
	pin J5 = IOB_E45_1;
	pin J6 = IOB_E46_1;
	pin J7 = IOB_E50_0;
	pin J8 = IOB_E50_1;
	pin J9 = VCCINT;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = IOB_N33_2;
	pin J15 = IOB_N33_3;
	pin J16 = IOB_N20_0;
	pin J17 = IOB_N20_1;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCINT;
	pin J23 = IOB_W54_0;
	pin J24 = IOB_W50_0;
	pin J25 = IOB_W46_1;
	pin J26 = IOB_W45_1;
	pin J27 = IOB_W43_1;
	pin J28 = IOB_W44_3;
	pin J29 = IOB_W42_2;
	pin J30 = IOB_W40_2;
	pin K1 = IOB_E42_3;
	pin K2 = IOB_E40_2;
	pin K3 = GND;
	pin K4 = IOB_E43_0;
	pin K5 = IOB_E41_0;
	pin K6 = IOB_E46_0;
	pin K7 = IOB_E44_1;
	pin K8 = IOB_E48_1;
	pin K9 = VCCO2;
	pin K10 = VCCINT;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCINT;
	pin K22 = VCCO7;
	pin K23 = IOB_W48_1;
	pin K24 = IOB_W44_1;
	pin K25 = IOB_W46_0;
	pin K26 = IOB_W41_0;
	pin K27 = IOB_W43_0;
	pin K28 = GND;
	pin K29 = IOB_W42_3;
	pin K30 = IOB_W40_3;
	pin L1 = IOB_E38_2;
	pin L2 = IOB_E40_3;
	pin L3 = IOB_E37_0;
	pin L4 = IOB_E39_1;
	pin L5 = IOB_E41_1;
	pin L6 = IOB_E42_1;
	pin L7 = IOB_E44_0;
	pin L8 = IOB_E48_0;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = VCCINT;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = IOB_W48_0;
	pin L24 = IOB_W44_0;
	pin L25 = IOB_W42_1;
	pin L26 = IOB_W41_1;
	pin L27 = IOB_W39_1;
	pin L28 = IOB_W37_0;
	pin L29 = IOB_W38_2;
	pin L30 = IOB_W36_2;
	pin M1 = IOB_E38_3;
	pin M2 = IOB_E36_2;
	pin M3 = IOB_E37_1;
	pin M4 = IOB_E39_0;
	pin M5 = GND;
	pin M6 = IOB_E42_0;
	pin M7 = IOB_E38_1;
	pin M8 = IOB_E40_1;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = IOB_W40_1;
	pin M24 = IOB_W38_1;
	pin M25 = IOB_W42_0;
	pin M26 = GND;
	pin M27 = IOB_W39_0;
	pin M28 = IOB_W37_1;
	pin M29 = IOB_W38_3;
	pin M30 = IOB_W36_3;
	pin N1 = IOB_E34_2;
	pin N2 = IOB_E36_3;
	pin N3 = VCCO2;
	pin N4 = IOB_E35_0;
	pin N5 = IOB_E35_1;
	pin N6 = IOB_E36_1;
	pin N7 = IOB_E38_0;
	pin N8 = IOB_E40_0;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = IOB_W40_0;
	pin N24 = IOB_W38_0;
	pin N25 = IOB_W36_1;
	pin N26 = IOB_W35_1;
	pin N27 = IOB_W35_0;
	pin N28 = VCCO7;
	pin N29 = IOB_W34_2;
	pin N30 = IOB_W32_2;
	pin P1 = IOB_E34_3;
	pin P2 = IOB_E32_2;
	pin P3 = IOB_E29_0;
	pin P4 = IOB_E31_1;
	pin P5 = IOB_E33_0;
	pin P6 = IOB_E36_0;
	pin P7 = GND;
	pin P8 = IOB_E32_1;
	pin P9 = IOB_E34_1;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = IOB_W34_1;
	pin P23 = IOB_W32_1;
	pin P24 = GND;
	pin P25 = IOB_W36_0;
	pin P26 = IOB_W33_0;
	pin P27 = IOB_W31_1;
	pin P28 = IOB_W29_0;
	pin P29 = IOB_W34_3;
	pin P30 = IOB_W32_3;
	pin R1 = IOB_E30_3;
	pin R2 = IOB_E32_3;
	pin R3 = IOB_E29_1;
	pin R4 = IOB_E31_0;
	pin R5 = IOB_E33_1;
	pin R6 = IOB_E30_0;
	pin R7 = IOB_E30_1;
	pin R8 = IOB_E32_0;
	pin R9 = IOB_E34_0;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = IOB_W34_0;
	pin R23 = IOB_W32_0;
	pin R24 = IOB_W30_1;
	pin R25 = IOB_W30_0;
	pin R26 = IOB_W33_1;
	pin R27 = IOB_W31_0;
	pin R28 = IOB_W29_1;
	pin R29 = IOB_W30_2;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E30_2;
	pin T3 = IOB_E27_1;
	pin T4 = IOB_E25_1;
	pin T5 = IOB_E23_1;
	pin T6 = IOB_E28_2;
	pin T7 = IOB_E28_3;
	pin T8 = IOB_E26_3;
	pin T9 = IOB_E24_2;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = IOB_W23_1;
	pin T23 = IOB_W25_1;
	pin T24 = IOB_W27_0;
	pin T25 = IOB_W27_1;
	pin T26 = IOB_W23_3;
	pin T27 = IOB_W25_3;
	pin T28 = IOB_W27_3;
	pin T29 = IOB_W30_3;
	pin T30 = IOB_W28_2;
	pin U1 = IOB_E27_3;
	pin U2 = IOB_E25_3;
	pin U3 = IOB_E27_0;
	pin U4 = IOB_E25_0;
	pin U5 = IOB_E23_0;
	pin U6 = IOB_E22_3;
	pin U7 = GND;
	pin U8 = IOB_E26_2;
	pin U9 = IOB_E24_3;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = IOB_W23_0;
	pin U23 = IOB_W25_0;
	pin U24 = GND;
	pin U25 = IOB_W21_1;
	pin U26 = IOB_W23_2;
	pin U27 = IOB_W25_2;
	pin U28 = IOB_W27_2;
	pin U29 = IOB_W26_3;
	pin U30 = IOB_W28_3;
	pin V1 = IOB_E27_2;
	pin V2 = IOB_E25_2;
	pin V3 = VCCO3;
	pin V4 = IOB_E21_1;
	pin V5 = IOB_E19_3;
	pin V6 = IOB_E22_2;
	pin V7 = IOB_E20_2;
	pin V8 = IOB_E18_3;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = IOB_W17_1;
	pin V24 = IOB_W19_1;
	pin V25 = IOB_W21_0;
	pin V26 = IOB_W21_2;
	pin V27 = IOB_W21_3;
	pin V28 = VCCO6;
	pin V29 = IOB_W26_2;
	pin V30 = IOB_W24_2;
	pin W1 = IOB_E23_3;
	pin W2 = IOB_E21_3;
	pin W3 = IOB_E19_1;
	pin W4 = IOB_E21_0;
	pin W5 = GND;
	pin W6 = IOB_E19_2;
	pin W7 = IOB_E20_3;
	pin W8 = IOB_E18_2;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = IOB_W17_0;
	pin W24 = IOB_W19_0;
	pin W25 = IOB_W15_1;
	pin W26 = GND;
	pin W27 = IOB_W19_3;
	pin W28 = IOB_W20_2;
	pin W29 = IOB_W22_3;
	pin W30 = IOB_W24_3;
	pin Y1 = IOB_E23_2;
	pin Y2 = IOB_E21_2;
	pin Y3 = IOB_E19_0;
	pin Y4 = IOB_E17_1;
	pin Y5 = IOB_E15_1;
	pin Y6 = IOB_E16_2;
	pin Y7 = IOB_E13_1;
	pin Y8 = IOB_E14_3;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = VCCINT;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = IOB_W11_1;
	pin Y24 = IOB_W13_3;
	pin Y25 = IOB_W15_0;
	pin Y26 = IOB_W17_3;
	pin Y27 = IOB_W19_2;
	pin Y28 = IOB_W20_3;
	pin Y29 = IOB_W22_2;
	pin Y30 = IOB_W18_3;
	pin AA1 = IOB_E17_3;
	pin AA2 = IOB_E15_3;
	pin AA3 = GND;
	pin AA4 = IOB_E17_0;
	pin AA5 = IOB_E15_0;
	pin AA6 = IOB_E16_3;
	pin AA7 = IOB_E13_0;
	pin AA8 = IOB_E14_2;
	pin AA9 = VCCO3;
	pin AA10 = VCCINT;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = VCCO6;
	pin AA23 = IOB_W11_0;
	pin AA24 = IOB_W13_2;
	pin AA25 = IOB_W13_1;
	pin AA26 = IOB_W17_2;
	pin AA27 = IOB_W15_3;
	pin AA28 = GND;
	pin AA29 = IOB_W16_2;
	pin AA30 = IOB_W18_2;
	pin AB1 = IOB_E17_2;
	pin AB2 = IOB_E15_2;
	pin AB3 = IOB_E11_1;
	pin AB4 = IOB_E9_3;
	pin AB5 = IOB_E9_1;
	pin AB6 = IOB_E12_2;
	pin AB7 = IOB_E10_3;
	pin AB8 = IOB_E8_2;
	pin AB9 = VCCINT;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = IOB_S33_1;
	pin AB15 = IOB_S33_0;
	pin AB16 = IOB_S20_3;
	pin AB17 = IOB_S20_2;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCINT;
	pin AB23 = IOB_W1_1;
	pin AB24 = IOB_W9_1;
	pin AB25 = IOB_W13_0;
	pin AB26 = IOB_W10_3;
	pin AB27 = IOB_W15_2;
	pin AB28 = IOB_W11_3;
	pin AB29 = IOB_W16_3;
	pin AB30 = IOB_W14_3;
	pin AC1 = GND;
	pin AC2 = IOB_E13_3;
	pin AC3 = IOB_E11_0;
	pin AC4 = IOB_E9_2;
	pin AC5 = IOB_E9_0;
	pin AC6 = IOB_E12_3;
	pin AC7 = IOB_E10_2;
	pin AC8 = IOB_E8_3;
	pin AC9 = IOB_E2_3;
	pin AC10 = IOB_S49_1;
	pin AC11 = IOB_S49_0;
	pin AC12 = IOB_S39_1;
	pin AC13 = IOB_S39_0;
	pin AC14 = IOB_S31_1;
	pin AC15 = IOB_S31_0;
	pin AC16 = IOB_S22_3;
	pin AC17 = IOB_S22_2;
	pin AC18 = IOB_S14_3;
	pin AC19 = IOB_S14_2;
	pin AC20 = IOB_S4_3;
	pin AC21 = IOB_S4_2;
	pin AC22 = IOB_W1_0;
	pin AC23 = IOB_W3_1;
	pin AC24 = IOB_W9_0;
	pin AC25 = IOB_W7_1;
	pin AC26 = IOB_W10_2;
	pin AC27 = IOB_W9_3;
	pin AC28 = IOB_W11_2;
	pin AC29 = IOB_W14_2;
	pin AC30 = GND;
	pin AD1 = IOB_E11_3;
	pin AD2 = IOB_E13_2;
	pin AD3 = IOB_E7_1;
	pin AD4 = IOB_E5_1;
	pin AD5 = IOB_E3_1;
	pin AD6 = IOB_E6_3;
	pin AD7 = IOB_E6_2;
	pin AD8 = IOB_E4_3;
	pin AD9 = IOB_E2_2;
	pin AD10 = IOB_S45_1;
	pin AD11 = IOB_S45_0;
	pin AD12 = IOB_S37_1;
	pin AD13 = IOB_S37_0;
	pin AD14 = GND;
	pin AD15 = IOB_S27_3;
	pin AD16 = IOB_S26_0;
	pin AD17 = GND;
	pin AD18 = IOB_S16_3;
	pin AD19 = IOB_S16_2;
	pin AD20 = IOB_S8_3;
	pin AD21 = IOB_S8_2;
	pin AD22 = IOB_S6_2;
	pin AD23 = IOB_W3_0;
	pin AD24 = IOB_W5_1;
	pin AD25 = IOB_W7_0;
	pin AD26 = IOB_W5_3;
	pin AD27 = IOB_W9_2;
	pin AD28 = IOB_W7_3;
	pin AD29 = IOB_W8_2;
	pin AD30 = IOB_W12_2;
	pin AE1 = IOB_E11_2;
	pin AE2 = IOB_E7_3;
	pin AE3 = IOB_E7_0;
	pin AE4 = IOB_E5_0;
	pin AE5 = IOB_E3_0;
	pin AE6 = GND;
	pin AE7 = IOB_E4_2;
	pin AE8 = IOB_S52_1;
	pin AE9 = IOB_S47_1;
	pin AE10 = IOB_S47_0;
	pin AE11 = IOB_S43_1;
	pin AE12 = IOB_S43_0;
	pin AE13 = IOB_S35_1;
	pin AE14 = IOB_S35_0;
	pin AE15 = IOB_S27_2;
	pin AE16 = IOB_S26_1;
	pin AE17 = IOB_S18_3;
	pin AE18 = IOB_S18_2;
	pin AE19 = IOB_S10_3;
	pin AE20 = IOB_S10_2;
	pin AE21 = IOB_S6_3;
	pin AE22 = IOB_S1_3;
	pin AE23 = IOB_S1_2;
	pin AE24 = IOB_W5_0;
	pin AE25 = GND;
	pin AE26 = IOB_W5_2;
	pin AE27 = IOB_W3_3;
	pin AE28 = IOB_W7_2;
	pin AE29 = IOB_W8_3;
	pin AE30 = IOB_W12_3;
	pin AF1 = IOB_E5_3;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E7_2;
	pin AF4 = IOB_E1_1;
	pin AF5 = GND;
	pin AF6 = CCLK;
	pin AF7 = IOB_S46_1;
	pin AF8 = IOB_S46_0;
	pin AF9 = IOB_S52_0;
	pin AF10 = IOB_S40_0;
	pin AF11 = IOB_S40_1;
	pin AF12 = GND;
	pin AF13 = IOB_S34_1;
	pin AF14 = IOB_S32_0;
	pin AF15 = IOB_S32_1;
	pin AF16 = IOB_S21_2;
	pin AF17 = IOB_S21_3;
	pin AF18 = IOB_S19_2;
	pin AF19 = GND;
	pin AF20 = IOB_S13_2;
	pin AF21 = IOB_S13_3;
	pin AF22 = IOB_S11_3;
	pin AF23 = IOB_S11_2;
	pin AF24 = IOB_S9_3;
	pin AF25 = M0;
	pin AF26 = GND;
	pin AF27 = IOB_W3_2;
	pin AF28 = IOB_W1_3;
	pin AF29 = VCCO6;
	pin AF30 = IOB_W6_3;
	pin AG1 = IOB_E5_2;
	pin AG2 = IOB_E3_3;
	pin AG3 = IOB_E1_0;
	pin AG4 = GND;
	pin AG5 = DONE;
	pin AG6 = IOB_S48_0;
	pin AG7 = IOB_S44_0;
	pin AG8 = IOB_S44_1;
	pin AG9 = IOB_S42_1;
	pin AG10 = IOB_S42_0;
	pin AG11 = IOB_S38_1;
	pin AG12 = IOB_S38_0;
	pin AG13 = IOB_S34_0;
	pin AG14 = IOB_S30_0;
	pin AG15 = IOB_S30_1;
	pin AG16 = IOB_S23_2;
	pin AG17 = IOB_S23_3;
	pin AG18 = IOB_S19_3;
	pin AG19 = IOB_S15_3;
	pin AG20 = IOB_S15_2;
	pin AG21 = IOB_S12_0;
	pin AG22 = IOB_S12_1;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S5_2;
	pin AG25 = IOB_S5_3;
	pin AG26 = M1;
	pin AG27 = GND;
	pin AG28 = IOB_W1_2;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W6_2;
	pin AH1 = IOB_E1_3;
	pin AH2 = IOB_E3_2;
	pin AH3 = GND;
	pin AH4 = PWRDWN_B;
	pin AH5 = IOB_S51_1;
	pin AH6 = IOB_S51_0;
	pin AH7 = IOB_S48_1;
	pin AH8 = IOB_S41_1;
	pin AH9 = IOB_S41_0;
	pin AH10 = GND;
	pin AH11 = IOB_S36_0;
	pin AH12 = IOB_S36_1;
	pin AH13 = VCCO4;
	pin AH14 = IOB_S27_1;
	pin AH15 = IOB_S27_0;
	pin AH16 = IOB_S26_3;
	pin AH17 = IOB_S26_2;
	pin AH18 = VCCO5;
	pin AH19 = IOB_S17_2;
	pin AH20 = IOB_S17_3;
	pin AH21 = GND;
	pin AH22 = IOB_S12_3;
	pin AH23 = IOB_S12_2;
	pin AH24 = IOB_S7_3;
	pin AH25 = IOB_S7_2;
	pin AH26 = IOB_S2_3;
	pin AH27 = M2;
	pin AH28 = GND;
	pin AH29 = IOB_W4_3;
	pin AH30 = IOB_W2_3;
	pin AJ1 = IOB_E1_2;
	pin AJ2 = GND;
	pin AJ3 = IOB_S52_2;
	pin AJ4 = IOB_S49_3;
	pin AJ5 = VCCO4;
	pin AJ6 = IOB_S45_2;
	pin AJ7 = IOB_S43_2;
	pin AJ8 = IOB_S43_3;
	pin AJ9 = IOB_S41_2;
	pin AJ10 = IOB_S39_2;
	pin AJ11 = IOB_S39_3;
	pin AJ12 = IOB_S35_2;
	pin AJ13 = IOB_S35_3;
	pin AJ14 = IOB_S31_3;
	pin AJ15 = IOB_S31_2;
	pin AJ16 = IOB_S25_1;
	pin AJ17 = IOB_S25_0;
	pin AJ18 = IOB_S20_0;
	pin AJ19 = IOB_S20_1;
	pin AJ20 = IOB_S16_0;
	pin AJ21 = IOB_S16_1;
	pin AJ22 = IOB_S10_0;
	pin AJ23 = IOB_S10_1;
	pin AJ24 = IOB_S6_0;
	pin AJ25 = IOB_S6_1;
	pin AJ26 = VCCO5;
	pin AJ27 = IOB_S2_2;
	pin AJ28 = IOB_S1_1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W2_2;
	pin AK2 = IOB_S52_3;
	pin AK3 = VCCAUX;
	pin AK4 = IOB_S49_2;
	pin AK5 = IOB_S47_2;
	pin AK6 = IOB_S47_3;
	pin AK7 = IOB_S45_3;
	pin AK8 = GND;
	pin AK9 = IOB_S41_3;
	pin AK10 = IOB_S37_2;
	pin AK11 = IOB_S37_3;
	pin AK12 = IOB_S33_2;
	pin AK13 = IOB_S33_3;
	pin AK14 = IOB_S28_3;
	pin AK15 = IOB_S28_2;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S22_1;
	pin AK18 = IOB_S22_0;
	pin AK19 = IOB_S18_0;
	pin AK20 = IOB_S18_1;
	pin AK21 = IOB_S14_0;
	pin AK22 = IOB_S14_1;
	pin AK23 = GND;
	pin AK24 = IOB_S8_0;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S4_1;
	pin AK27 = IOB_S4_0;
	pin AK28 = VCCAUX;
	pin AK29 = IOB_S1_0;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S22_0;
	vref IOB_S25_0;
	vref IOB_S28_3;
	vref IOB_S31_3;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S42_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N22_3;
	vref IOB_N25_3;
	vref IOB_N28_0;
	vref IOB_N31_0;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N42_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
}

// xc2v2000-fg676
bond BOND19 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N6_2;
	pin A5 = IOB_N7_0;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N9_1;
	pin A8 = IOB_N9_0;
	pin A9 = IOB_N13_0;
	pin A10 = IOB_N17_1;
	pin A11 = IOB_N17_0;
	pin A12 = IOB_N30_3;
	pin A13 = IOB_N30_2;
	pin A14 = IOB_N31_3;
	pin A15 = IOB_N31_2;
	pin A16 = IOB_N35_1;
	pin A17 = IOB_N35_0;
	pin A18 = IOB_N41_1;
	pin A19 = IOB_N41_0;
	pin A20 = IOB_N46_3;
	pin A21 = IOB_N46_2;
	pin A22 = IOB_N49_3;
	pin A23 = IOB_N49_2;
	pin A24 = IOB_N52_3;
	pin A25 = IOB_N52_2;
	pin A26 = GND;
	pin B1 = IOB_N1_1;
	pin B2 = GND;
	pin B3 = IOB_N4_3;
	pin B4 = IOB_N6_3;
	pin B5 = IOB_N7_1;
	pin B6 = IOB_N8_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N10_2;
	pin B9 = IOB_N13_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N21_1;
	pin B12 = IOB_N21_0;
	pin B13 = GND;
	pin B14 = GND;
	pin B15 = IOB_N31_1;
	pin B16 = IOB_N36_3;
	pin B17 = VCCO1;
	pin B18 = IOB_N43_1;
	pin B19 = IOB_N44_3;
	pin B20 = VCCO1;
	pin B21 = IOB_N48_3;
	pin B22 = IOB_N48_2;
	pin B23 = IOB_N52_1;
	pin B24 = IOB_N52_0;
	pin B25 = GND;
	pin B26 = IOB_E56_3;
	pin C1 = IOB_W55_0;
	pin C2 = IOB_W55_1;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = DXP;
	pin C6 = IOB_N1_2;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N10_3;
	pin C9 = IOB_N14_3;
	pin C10 = IOB_N14_2;
	pin C11 = IOB_N20_2;
	pin C12 = IOB_N23_0;
	pin C13 = IOB_N26_0;
	pin C14 = VCCAUX;
	pin C15 = IOB_N31_0;
	pin C16 = IOB_N36_2;
	pin C17 = IOB_N38_3;
	pin C18 = IOB_N43_0;
	pin C19 = IOB_N44_2;
	pin C20 = IOB_N51_3;
	pin C21 = IOB_N49_1;
	pin C22 = NC;
	pin C23 = VCCBATT;
	pin C24 = GND;
	pin C25 = IOB_E55_1;
	pin C26 = IOB_E56_2;
	pin D1 = IOB_W54_2;
	pin D2 = IOB_W54_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = HSWAP_EN;
	pin D6 = IOB_N1_3;
	pin D7 = IOB_N2_1;
	pin D8 = NC;
	pin D9 = IOB_N11_1;
	pin D10 = IOB_N16_2;
	pin D11 = IOB_N20_3;
	pin D12 = IOB_N23_1;
	pin D13 = IOB_N26_1;
	pin D14 = IOB_N28_0;
	pin D15 = IOB_N32_3;
	pin D16 = IOB_N37_1;
	pin D17 = IOB_N38_2;
	pin D18 = IOB_N42_2;
	pin D19 = IOB_N45_1;
	pin D20 = IOB_N51_2;
	pin D21 = IOB_N49_0;
	pin D22 = TMS;
	pin D23 = GND;
	pin D24 = VCCAUX;
	pin D25 = IOB_E55_0;
	pin D26 = IOB_E52_3;
	pin E1 = IOB_W53_0;
	pin E2 = IOB_W53_1;
	pin E3 = IOB_W56_0;
	pin E4 = IOB_W56_1;
	pin E5 = GND;
	pin E6 = IOB_N5_1;
	pin E7 = IOB_N5_0;
	pin E8 = NC;
	pin E9 = IOB_N11_0;
	pin E10 = IOB_N16_3;
	pin E11 = IOB_N18_2;
	pin E12 = IOB_N22_0;
	pin E13 = IOB_N26_2;
	pin E14 = IOB_N28_1;
	pin E15 = IOB_N32_2;
	pin E16 = IOB_N37_0;
	pin E17 = IOB_N40_3;
	pin E18 = IOB_N42_3;
	pin E19 = IOB_N45_0;
	pin E20 = IOB_N47_1;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E54_3;
	pin E24 = IOB_E54_2;
	pin E25 = IOB_E50_3;
	pin E26 = IOB_E52_2;
	pin F1 = IOB_W49_1;
	pin F2 = IOB_W51_1;
	pin F3 = IOB_W51_0;
	pin F4 = IOB_W56_3;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = DXN;
	pin F8 = NC;
	pin F9 = IOB_N12_3;
	pin F10 = IOB_N15_1;
	pin F11 = IOB_N18_3;
	pin F12 = IOB_N22_1;
	pin F13 = IOB_N26_3;
	pin F14 = IOB_N27_0;
	pin F15 = IOB_N33_1;
	pin F16 = IOB_N34_2;
	pin F17 = IOB_N40_2;
	pin F18 = NC;
	pin F19 = NC;
	pin F20 = IOB_N47_0;
	pin F21 = GND;
	pin F22 = TDO;
	pin F23 = IOB_E51_1;
	pin F24 = IOB_E51_0;
	pin F25 = IOB_E50_2;
	pin F26 = IOB_E48_3;
	pin G1 = IOB_W49_0;
	pin G2 = VCCO7;
	pin G3 = IOB_W50_2;
	pin G4 = IOB_W50_3;
	pin G5 = IOB_W56_2;
	pin G6 = IOB_N4_1;
	pin G7 = IOB_N4_0;
	pin G8 = NC;
	pin G9 = IOB_N12_2;
	pin G10 = IOB_N15_0;
	pin G11 = IOB_N19_1;
	pin G12 = IOB_N22_3;
	pin G13 = IOB_N25_3;
	pin G14 = IOB_N27_1;
	pin G15 = IOB_N33_0;
	pin G16 = IOB_N34_3;
	pin G17 = IOB_N39_0;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = IOB_E56_1;
	pin G21 = IOB_E53_1;
	pin G22 = IOB_E53_0;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = VCCO2;
	pin G26 = IOB_E48_2;
	pin H1 = IOB_W44_3;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = IOB_W47_1;
	pin H5 = IOB_W47_0;
	pin H6 = IOB_W52_2;
	pin H7 = IOB_W52_3;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N19_0;
	pin H12 = IOB_N22_2;
	pin H13 = IOB_N25_2;
	pin H14 = IOB_N27_3;
	pin H15 = IOB_N27_2;
	pin H16 = IOB_N39_1;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E56_0;
	pin H21 = IOB_E49_0;
	pin H22 = IOB_E49_1;
	pin H23 = IOB_E47_1;
	pin H24 = IOB_E47_0;
	pin H25 = IOB_E45_1;
	pin H26 = IOB_E45_0;
	pin J1 = IOB_W40_3;
	pin J2 = IOB_W44_2;
	pin J3 = IOB_W45_0;
	pin J4 = IOB_W45_1;
	pin J5 = IOB_W46_2;
	pin J6 = IOB_W46_3;
	pin J7 = IOB_W48_3;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E46_2;
	pin J21 = IOB_E46_3;
	pin J22 = IOB_E44_3;
	pin J23 = IOB_E44_2;
	pin J24 = IOB_E41_1;
	pin J25 = IOB_E41_0;
	pin J26 = IOB_E39_1;
	pin K1 = IOB_W40_2;
	pin K2 = VCCO7;
	pin K3 = IOB_W41_0;
	pin K4 = IOB_W41_1;
	pin K5 = IOB_W42_2;
	pin K6 = IOB_W42_3;
	pin K7 = IOB_W48_2;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E42_3;
	pin K21 = IOB_E43_1;
	pin K22 = IOB_E43_0;
	pin K23 = IOB_E40_3;
	pin K24 = IOB_E40_2;
	pin K25 = VCCO2;
	pin K26 = IOB_E39_0;
	pin L1 = IOB_W37_0;
	pin L2 = IOB_W37_1;
	pin L3 = IOB_W39_0;
	pin L4 = IOB_W39_1;
	pin L5 = IOB_W38_2;
	pin L6 = IOB_W38_3;
	pin L7 = IOB_W43_1;
	pin L8 = IOB_W43_0;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E36_3;
	pin L20 = IOB_E42_2;
	pin L21 = IOB_E38_2;
	pin L22 = IOB_E38_3;
	pin L23 = IOB_E35_1;
	pin L24 = IOB_E35_0;
	pin L25 = IOB_E37_1;
	pin L26 = IOB_E37_0;
	pin M1 = IOB_W33_0;
	pin M2 = IOB_W33_1;
	pin M3 = IOB_W35_0;
	pin M4 = IOB_W35_1;
	pin M5 = IOB_W34_2;
	pin M6 = IOB_W34_3;
	pin M7 = IOB_W36_2;
	pin M8 = IOB_W36_3;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E36_2;
	pin M20 = IOB_E31_1;
	pin M21 = IOB_E34_2;
	pin M22 = IOB_E34_3;
	pin M23 = IOB_E33_1;
	pin M24 = IOB_E33_0;
	pin M25 = IOB_E32_3;
	pin M26 = IOB_E32_2;
	pin N1 = IOB_W29_1;
	pin N2 = GND;
	pin N3 = VCCAUX;
	pin N4 = IOB_W30_2;
	pin N5 = IOB_W30_3;
	pin N6 = IOB_W31_0;
	pin N7 = IOB_W31_1;
	pin N8 = IOB_W32_3;
	pin N9 = VCCO7;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO2;
	pin N19 = IOB_E26_2;
	pin N20 = IOB_E31_0;
	pin N21 = IOB_E30_2;
	pin N22 = IOB_E30_3;
	pin N23 = IOB_E29_0;
	pin N24 = IOB_E29_1;
	pin N25 = GND;
	pin N26 = IOB_E28_3;
	pin P1 = IOB_W29_0;
	pin P2 = GND;
	pin P3 = IOB_W28_3;
	pin P4 = IOB_W28_2;
	pin P5 = IOB_W27_1;
	pin P6 = IOB_W27_0;
	pin P7 = IOB_W26_3;
	pin P8 = IOB_W32_2;
	pin P9 = VCCO6;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO3;
	pin P19 = IOB_E26_3;
	pin P20 = IOB_E25_0;
	pin P21 = IOB_E25_1;
	pin P22 = IOB_E27_0;
	pin P23 = IOB_E27_1;
	pin P24 = VCCAUX;
	pin P25 = GND;
	pin P26 = IOB_E28_2;
	pin R1 = IOB_W25_1;
	pin R2 = IOB_W25_0;
	pin R3 = IOB_W24_3;
	pin R4 = IOB_W24_2;
	pin R5 = IOB_W23_1;
	pin R6 = IOB_W23_0;
	pin R7 = IOB_W26_2;
	pin R8 = IOB_W20_3;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E23_0;
	pin R20 = IOB_E23_1;
	pin R21 = IOB_E21_0;
	pin R22 = IOB_E21_1;
	pin R23 = IOB_E22_2;
	pin R24 = IOB_E22_3;
	pin R25 = IOB_E24_2;
	pin R26 = IOB_E24_3;
	pin T1 = IOB_W21_1;
	pin T2 = IOB_W21_0;
	pin T3 = IOB_W22_3;
	pin T4 = IOB_W22_2;
	pin T5 = IOB_W19_0;
	pin T6 = IOB_W19_1;
	pin T7 = IOB_W16_3;
	pin T8 = IOB_W20_2;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E19_0;
	pin T20 = IOB_E19_1;
	pin T21 = IOB_E17_0;
	pin T22 = IOB_E17_1;
	pin T23 = IOB_E18_2;
	pin T24 = IOB_E18_3;
	pin T25 = IOB_E20_2;
	pin T26 = IOB_E20_3;
	pin U1 = IOB_W15_1;
	pin U2 = VCCO6;
	pin U3 = IOB_W17_1;
	pin U4 = IOB_W17_0;
	pin U5 = IOB_W18_3;
	pin U6 = IOB_W18_2;
	pin U7 = IOB_W16_2;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E10_3;
	pin U21 = IOB_E14_2;
	pin U22 = IOB_E14_3;
	pin U23 = IOB_E15_0;
	pin U24 = IOB_E15_1;
	pin U25 = VCCO3;
	pin U26 = IOB_E16_3;
	pin V1 = IOB_W15_0;
	pin V2 = IOB_W14_3;
	pin V3 = IOB_W14_2;
	pin V4 = IOB_W13_1;
	pin V5 = IOB_W13_0;
	pin V6 = IOB_W12_2;
	pin V7 = IOB_W12_3;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E10_2;
	pin V21 = NC;
	pin V22 = IOB_E12_2;
	pin V23 = IOB_E12_3;
	pin V24 = IOB_E13_0;
	pin V25 = IOB_E13_1;
	pin V26 = IOB_E16_2;
	pin W1 = IOB_W11_1;
	pin W2 = IOB_W10_2;
	pin W3 = IOB_W10_3;
	pin W4 = IOB_W9_1;
	pin W5 = IOB_W9_0;
	pin W6 = IOB_W7_0;
	pin W7 = IOB_W7_1;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S16_1;
	pin W12 = IOB_S25_0;
	pin W13 = IOB_S25_1;
	pin W14 = IOB_S28_3;
	pin W15 = IOB_S31_3;
	pin W16 = IOB_S31_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_S48_1;
	pin W21 = NC;
	pin W22 = IOB_E6_3;
	pin W23 = IOB_E6_2;
	pin W24 = IOB_E9_0;
	pin W25 = IOB_E9_1;
	pin W26 = IOB_E11_1;
	pin Y1 = IOB_W11_0;
	pin Y2 = VCCO6;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = IOB_W6_3;
	pin Y6 = IOB_W6_2;
	pin Y7 = IOB_S4_0;
	pin Y8 = IOB_S4_1;
	pin Y9 = NC;
	pin Y10 = IOB_S16_0;
	pin Y11 = IOB_S15_3;
	pin Y12 = IOB_S20_0;
	pin Y13 = IOB_S26_0;
	pin Y14 = IOB_S28_2;
	pin Y15 = IOB_S32_1;
	pin Y16 = IOB_S34_0;
	pin Y17 = IOB_S41_2;
	pin Y18 = IOB_S41_3;
	pin Y19 = IOB_S52_0;
	pin Y20 = IOB_S52_1;
	pin Y21 = IOB_S48_0;
	pin Y22 = IOB_E1_1;
	pin Y23 = IOB_E7_0;
	pin Y24 = IOB_E7_1;
	pin Y25 = VCCO3;
	pin Y26 = IOB_E11_0;
	pin AA1 = IOB_W8_3;
	pin AA2 = IOB_W8_2;
	pin AA3 = IOB_W5_1;
	pin AA4 = IOB_W5_0;
	pin AA5 = M1;
	pin AA6 = GND;
	pin AA7 = IOB_S2_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = NC;
	pin AA10 = IOB_S12_0;
	pin AA11 = IOB_S15_2;
	pin AA12 = IOB_S20_1;
	pin AA13 = IOB_S26_1;
	pin AA14 = IOB_S27_3;
	pin AA15 = IOB_S32_0;
	pin AA16 = IOB_S34_1;
	pin AA17 = IOB_S38_1;
	pin AA18 = IOB_S42_1;
	pin AA19 = NC;
	pin AA20 = IOB_S51_1;
	pin AA21 = GND;
	pin AA22 = IOB_E1_0;
	pin AA23 = IOB_E2_2;
	pin AA24 = IOB_E2_3;
	pin AA25 = IOB_E8_2;
	pin AA26 = IOB_E8_3;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = IOB_W1_3;
	pin AB4 = IOB_W1_2;
	pin AB5 = GND;
	pin AB6 = IOB_S1_1;
	pin AB7 = IOB_S2_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = NC;
	pin AB10 = IOB_S12_1;
	pin AB11 = IOB_S17_2;
	pin AB12 = IOB_S21_2;
	pin AB13 = IOB_S26_2;
	pin AB14 = IOB_S27_2;
	pin AB15 = IOB_S31_1;
	pin AB16 = IOB_S35_3;
	pin AB17 = IOB_S38_0;
	pin AB18 = IOB_S42_0;
	pin AB19 = NC;
	pin AB20 = IOB_S51_0;
	pin AB21 = CCLK;
	pin AB22 = GND;
	pin AB23 = IOB_E1_2;
	pin AB24 = IOB_E1_3;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = VCCAUX;
	pin AC4 = GND;
	pin AC5 = IOB_S1_0;
	pin AC6 = IOB_S1_2;
	pin AC7 = IOB_S7_3;
	pin AC8 = NC;
	pin AC9 = NC;
	pin AC10 = IOB_S11_2;
	pin AC11 = IOB_S17_3;
	pin AC12 = IOB_S21_3;
	pin AC13 = IOB_S26_3;
	pin AC14 = IOB_S27_1;
	pin AC15 = IOB_S31_0;
	pin AC16 = IOB_S35_2;
	pin AC17 = IOB_S37_3;
	pin AC18 = IOB_S40_1;
	pin AC19 = NC;
	pin AC20 = NC;
	pin AC21 = IOB_S52_2;
	pin AC22 = IOB_S49_3;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = IOB_E4_2;
	pin AC26 = IOB_E4_3;
	pin AD1 = IOB_W2_3;
	pin AD2 = IOB_W2_2;
	pin AD3 = GND;
	pin AD4 = M0;
	pin AD5 = M2;
	pin AD6 = IOB_S1_3;
	pin AD7 = IOB_S7_2;
	pin AD8 = NC;
	pin AD9 = IOB_S13_2;
	pin AD10 = IOB_S11_3;
	pin AD11 = IOB_S18_0;
	pin AD12 = IOB_S22_0;
	pin AD13 = VCCAUX;
	pin AD14 = IOB_S27_0;
	pin AD15 = IOB_S30_1;
	pin AD16 = IOB_S33_3;
	pin AD17 = IOB_S37_2;
	pin AD18 = IOB_S40_0;
	pin AD19 = NC;
	pin AD20 = NC;
	pin AD21 = IOB_S52_3;
	pin AD22 = DONE;
	pin AD23 = PWRDWN_B;
	pin AD24 = GND;
	pin AD25 = IOB_E3_0;
	pin AD26 = IOB_E3_1;
	pin AE1 = IOB_W1_1;
	pin AE2 = GND;
	pin AE3 = IOB_S4_2;
	pin AE4 = IOB_S5_2;
	pin AE5 = IOB_S6_0;
	pin AE6 = IOB_S9_2;
	pin AE7 = VCCO5;
	pin AE8 = IOB_S10_1;
	pin AE9 = IOB_S13_3;
	pin AE10 = VCCO5;
	pin AE11 = IOB_S18_1;
	pin AE12 = IOB_S22_1;
	pin AE13 = GND;
	pin AE14 = GND;
	pin AE15 = IOB_S30_0;
	pin AE16 = IOB_S33_2;
	pin AE17 = VCCO4;
	pin AE18 = IOB_S39_3;
	pin AE19 = IOB_S43_3;
	pin AE20 = VCCO4;
	pin AE21 = IOB_S49_2;
	pin AE22 = IOB_S45_3;
	pin AE23 = IOB_S46_1;
	pin AE24 = IOB_S47_3;
	pin AE25 = GND;
	pin AE26 = IOB_S49_1;
	pin AF1 = GND;
	pin AF2 = IOB_W1_0;
	pin AF3 = IOB_S4_3;
	pin AF4 = IOB_S5_3;
	pin AF5 = IOB_S6_1;
	pin AF6 = IOB_S9_3;
	pin AF7 = IOB_S10_0;
	pin AF8 = IOB_S14_0;
	pin AF9 = IOB_S14_1;
	pin AF10 = IOB_S19_2;
	pin AF11 = IOB_S19_3;
	pin AF12 = IOB_S22_2;
	pin AF13 = IOB_S22_3;
	pin AF14 = IOB_S23_2;
	pin AF15 = IOB_S23_3;
	pin AF16 = IOB_S36_0;
	pin AF17 = IOB_S36_1;
	pin AF18 = IOB_S39_2;
	pin AF19 = IOB_S43_2;
	pin AF20 = IOB_S44_0;
	pin AF21 = IOB_S44_1;
	pin AF22 = IOB_S45_2;
	pin AF23 = IOB_S46_0;
	pin AF24 = IOB_S47_2;
	pin AF25 = IOB_S49_0;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W31_0;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E31_0;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S22_0;
	vref IOB_S25_0;
	vref IOB_S28_3;
	vref IOB_S31_3;
	vref IOB_S34_0;
	vref IOB_S38_0;
	vref IOB_S42_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N22_3;
	vref IOB_N25_3;
	vref IOB_N28_0;
	vref IOB_N31_0;
	vref IOB_N34_3;
	vref IOB_N38_3;
	vref IOB_N42_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
}

// xc2v3000-bf957
bond BOND20 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N56_2;
	pin A5 = IOB_N56_3;
	pin A6 = IOB_N55_0;
	pin A7 = IOB_N55_1;
	pin A8 = IOB_N51_2;
	pin A9 = IOB_N51_3;
	pin A10 = IOB_N46_2;
	pin A11 = IOB_N46_3;
	pin A12 = IOB_N40_2;
	pin A13 = IOB_N40_3;
	pin A14 = IOB_N33_0;
	pin A15 = IOB_N33_1;
	pin A16 = GND;
	pin A17 = IOB_N31_0;
	pin A18 = IOB_N31_1;
	pin A19 = IOB_N25_2;
	pin A20 = IOB_N25_3;
	pin A21 = IOB_N21_2;
	pin A22 = IOB_N21_3;
	pin A23 = IOB_N17_2;
	pin A24 = IOB_N17_3;
	pin A25 = IOB_N11_0;
	pin A26 = IOB_N11_1;
	pin A27 = IOB_N5_0;
	pin A28 = IOB_N5_1;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N62_0;
	pin B4 = NC;
	pin B5 = IOB_N62_1;
	pin B6 = IOB_N57_1;
	pin B7 = IOB_N49_0;
	pin B8 = GND;
	pin B9 = IOB_N49_1;
	pin B10 = IOB_N44_0;
	pin B11 = IOB_N44_1;
	pin B12 = IOB_N42_2;
	pin B13 = IOB_N42_3;
	pin B14 = IOB_N36_0;
	pin B15 = IOB_N36_1;
	pin B16 = VCCAUX;
	pin B17 = IOB_N28_0;
	pin B18 = IOB_N28_1;
	pin B19 = IOB_N23_2;
	pin B20 = IOB_N23_3;
	pin B21 = IOB_N18_0;
	pin B22 = IOB_N18_1;
	pin B23 = IOB_N13_0;
	pin B24 = GND;
	pin B25 = IOB_N13_1;
	pin B26 = IOB_N7_0;
	pin B27 = IOB_N7_1;
	pin B28 = DXP;
	pin B29 = IOB_N2_1;
	pin B30 = GND;
	pin B31 = GND;
	pin C1 = GND;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = TDO;
	pin C5 = IOB_N57_0;
	pin C6 = IOB_N58_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N53_0;
	pin C9 = IOB_N53_1;
	pin C10 = IOB_N49_2;
	pin C11 = IOB_N49_3;
	pin C12 = IOB_N42_0;
	pin C13 = IOB_N42_1;
	pin C14 = VCCO1;
	pin C15 = IOB_N32_2;
	pin C16 = IOB_N32_3;
	pin C17 = IOB_N26_0;
	pin C18 = VCCO0;
	pin C19 = IOB_N26_1;
	pin C20 = IOB_N22_0;
	pin C21 = IOB_N22_1;
	pin C22 = IOB_N14_2;
	pin C23 = IOB_N14_3;
	pin C24 = IOB_N8_0;
	pin C25 = VCCO0;
	pin C26 = IOB_N8_1;
	pin C27 = IOB_N2_0;
	pin C28 = TDI;
	pin C29 = GND;
	pin C30 = VCCAUX;
	pin C31 = GND;
	pin D1 = IOB_E59_1;
	pin D2 = IOB_E62_1;
	pin D3 = IOB_E63_1;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N58_2;
	pin D7 = IOB_N59_1;
	pin D8 = IOB_N52_2;
	pin D9 = IOB_N52_3;
	pin D10 = GND;
	pin D11 = IOB_N44_2;
	pin D12 = IOB_N44_3;
	pin D13 = IOB_N38_0;
	pin D14 = IOB_N38_1;
	pin D15 = IOB_N37_3;
	pin D16 = GND;
	pin D17 = IOB_N24_0;
	pin D18 = IOB_N25_0;
	pin D19 = IOB_N25_1;
	pin D20 = IOB_N19_2;
	pin D21 = IOB_N19_3;
	pin D22 = GND;
	pin D23 = IOB_N9_0;
	pin D24 = IOB_N9_1;
	pin D25 = IOB_N4_0;
	pin D26 = IOB_N4_1;
	pin D27 = PROG_B;
	pin D28 = GND;
	pin D29 = IOB_W64_3;
	pin D30 = IOB_W64_2;
	pin D31 = IOB_W60_3;
	pin E1 = IOB_E59_0;
	pin E2 = IOB_E58_1;
	pin E3 = IOB_E62_0;
	pin E4 = IOB_E63_0;
	pin E5 = GND;
	pin E6 = IOB_N59_0;
	pin E7 = IOB_N61_2;
	pin E8 = IOB_N61_3;
	pin E9 = IOB_N54_2;
	pin E10 = IOB_N54_3;
	pin E11 = IOB_N45_2;
	pin E12 = IOB_N45_3;
	pin E13 = IOB_N39_2;
	pin E14 = IOB_N39_3;
	pin E15 = IOB_N37_2;
	pin E16 = IOB_N31_2;
	pin E17 = IOB_N31_3;
	pin E18 = IOB_N24_1;
	pin E19 = IOB_N17_0;
	pin E20 = IOB_N17_1;
	pin E21 = IOB_N14_0;
	pin E22 = IOB_N14_1;
	pin E23 = IOB_N10_2;
	pin E24 = IOB_N10_3;
	pin E25 = IOB_N1_0;
	pin E26 = HSWAP_EN;
	pin E27 = GND;
	pin E28 = IOB_W61_1;
	pin E29 = IOB_W62_3;
	pin E30 = IOB_W57_1;
	pin E31 = IOB_W60_2;
	pin F1 = IOB_E52_3;
	pin F2 = IOB_E58_0;
	pin F3 = IOB_E61_0;
	pin F4 = IOB_E61_1;
	pin F5 = IOB_E64_3;
	pin F6 = GND;
	pin F7 = IOB_N62_2;
	pin F8 = IOB_N62_3;
	pin F9 = IOB_N50_2;
	pin F10 = VCCO1;
	pin F11 = IOB_N50_3;
	pin F12 = IOB_N40_0;
	pin F13 = IOB_N40_1;
	pin F14 = IOB_N35_2;
	pin F15 = IOB_N35_3;
	pin F16 = IOB_N27_0;
	pin F17 = IOB_N27_1;
	pin F18 = IOB_N20_0;
	pin F19 = IOB_N20_1;
	pin F20 = IOB_N15_0;
	pin F21 = IOB_N15_1;
	pin F22 = VCCO0;
	pin F23 = IOB_N4_2;
	pin F24 = IOB_N4_3;
	pin F25 = DXN;
	pin F26 = GND;
	pin F27 = IOB_W64_1;
	pin F28 = IOB_W61_0;
	pin F29 = IOB_W62_2;
	pin F30 = IOB_W57_0;
	pin F31 = IOB_W56_3;
	pin G1 = IOB_E52_2;
	pin G2 = IOB_E51_1;
	pin G3 = VCCO2;
	pin G4 = IOB_E64_2;
	pin G5 = IOB_E58_3;
	pin G6 = IOB_E64_1;
	pin G7 = GND;
	pin G8 = IOB_N59_2;
	pin G9 = IOB_N57_2;
	pin G10 = IOB_N57_3;
	pin G11 = IOB_N46_0;
	pin G12 = IOB_N46_1;
	pin G13 = GND;
	pin G14 = IOB_N36_2;
	pin G15 = IOB_N36_3;
	pin G16 = GND;
	pin G17 = IOB_N23_0;
	pin G18 = IOB_N23_1;
	pin G19 = GND;
	pin G20 = IOB_N10_0;
	pin G21 = IOB_N10_1;
	pin G22 = IOB_N6_0;
	pin G23 = IOB_N6_1;
	pin G24 = IOB_N1_1;
	pin G25 = GND;
	pin G26 = IOB_W64_0;
	pin G27 = IOB_W59_1;
	pin G28 = IOB_W58_3;
	pin G29 = VCCO7;
	pin G30 = IOB_W52_1;
	pin G31 = IOB_W56_2;
	pin H1 = IOB_E48_3;
	pin H2 = GND;
	pin H3 = IOB_E50_3;
	pin H4 = IOB_E57_1;
	pin H5 = IOB_E58_2;
	pin H6 = IOB_E64_0;
	pin H7 = IOB_E60_1;
	pin H8 = GND;
	pin H9 = IOB_N59_3;
	pin H10 = IOB_N55_2;
	pin H11 = IOB_N55_3;
	pin H12 = IOB_N43_2;
	pin H13 = IOB_N43_3;
	pin H14 = VCCO1;
	pin H15 = IOB_N32_0;
	pin H16 = IOB_N32_1;
	pin H17 = IOB_N21_0;
	pin H18 = VCCO0;
	pin H19 = IOB_N21_1;
	pin H20 = IOB_N12_0;
	pin H21 = IOB_N12_1;
	pin H22 = IOB_N1_2;
	pin H23 = IOB_N1_3;
	pin H24 = GND;
	pin H25 = IOB_W63_1;
	pin H26 = IOB_W63_0;
	pin H27 = IOB_W59_0;
	pin H28 = IOB_W58_2;
	pin H29 = IOB_W50_3;
	pin H30 = GND;
	pin H31 = IOB_W50_1;
	pin J1 = IOB_E48_2;
	pin J2 = IOB_E51_0;
	pin J3 = IOB_E50_2;
	pin J4 = IOB_E57_0;
	pin J5 = IOB_E49_1;
	pin J6 = IOB_E50_1;
	pin J7 = IOB_E55_1;
	pin J8 = IOB_E60_0;
	pin J9 = GND;
	pin J10 = TMS;
	pin J11 = IOB_N53_2;
	pin J12 = IOB_N53_3;
	pin J13 = IOB_N41_2;
	pin J14 = IOB_N41_3;
	pin J15 = IOB_N38_3;
	pin J16 = IOB_N30_2;
	pin J17 = IOB_N30_3;
	pin J18 = IOB_N27_2;
	pin J19 = IOB_N19_0;
	pin J20 = IOB_N19_1;
	pin J21 = IOB_N6_2;
	pin J22 = IOB_N6_3;
	pin J23 = GND;
	pin J24 = IOB_W60_1;
	pin J25 = IOB_W58_1;
	pin J26 = IOB_W49_1;
	pin J27 = IOB_W52_3;
	pin J28 = IOB_W46_3;
	pin J29 = IOB_W50_2;
	pin J30 = IOB_W52_0;
	pin J31 = IOB_W50_0;
	pin K1 = IOB_E42_3;
	pin K2 = IOB_E44_3;
	pin K3 = IOB_E46_3;
	pin K4 = GND;
	pin K5 = IOB_E49_0;
	pin K6 = VCCO2;
	pin K7 = IOB_E55_0;
	pin K8 = IOB_E56_3;
	pin K9 = IOB_E62_2;
	pin K10 = IOB_E62_3;
	pin K11 = TCK;
	pin K12 = IOB_N48_2;
	pin K13 = IOB_N48_3;
	pin K14 = IOB_N38_2;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_N27_3;
	pin K19 = IOB_N8_2;
	pin K20 = IOB_N8_3;
	pin K21 = IOB_W62_1;
	pin K22 = IOB_W62_0;
	pin K23 = IOB_W55_1;
	pin K24 = IOB_W60_0;
	pin K25 = IOB_W58_0;
	pin K26 = VCCO7;
	pin K27 = IOB_W52_2;
	pin K28 = GND;
	pin K29 = IOB_W48_1;
	pin K30 = IOB_W46_1;
	pin K31 = IOB_W44_1;
	pin L1 = IOB_E42_2;
	pin L2 = IOB_E44_2;
	pin L3 = IOB_E46_2;
	pin L4 = IOB_E43_1;
	pin L5 = IOB_E45_1;
	pin L6 = IOB_E50_0;
	pin L7 = IOB_E47_1;
	pin L8 = IOB_E56_2;
	pin L9 = IOB_E52_1;
	pin L10 = IOB_E60_3;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = VCCINT;
	pin L17 = VCCO0;
	pin L18 = VCCO0;
	pin L19 = VCCO0;
	pin L20 = VCCO0;
	pin L21 = VCCINT;
	pin L22 = IOB_W51_1;
	pin L23 = IOB_W55_0;
	pin L24 = IOB_W47_1;
	pin L25 = IOB_W48_3;
	pin L26 = IOB_W49_0;
	pin L27 = IOB_W44_3;
	pin L28 = IOB_W46_2;
	pin L29 = IOB_W48_0;
	pin L30 = IOB_W46_0;
	pin L31 = IOB_W44_0;
	pin M1 = IOB_E38_3;
	pin M2 = IOB_E39_1;
	pin M3 = IOB_E40_3;
	pin M4 = IOB_E43_0;
	pin M5 = IOB_E45_0;
	pin M6 = IOB_E44_1;
	pin M7 = IOB_E47_0;
	pin M8 = IOB_E46_1;
	pin M9 = IOB_E52_0;
	pin M10 = IOB_E60_2;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCINT;
	pin M17 = VCCO0;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = IOB_W51_0;
	pin M23 = IOB_W45_1;
	pin M24 = IOB_W47_0;
	pin M25 = IOB_W48_2;
	pin M26 = IOB_W43_1;
	pin M27 = IOB_W44_2;
	pin M28 = IOB_W42_3;
	pin M29 = IOB_W42_1;
	pin M30 = IOB_W40_1;
	pin M31 = IOB_W38_3;
	pin N1 = IOB_E38_2;
	pin N2 = IOB_E39_0;
	pin N3 = IOB_E40_2;
	pin N4 = IOB_E37_1;
	pin N5 = IOB_E41_1;
	pin N6 = IOB_E44_0;
	pin N7 = GND;
	pin N8 = IOB_E46_0;
	pin N9 = IOB_E42_1;
	pin N10 = IOB_E48_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCO7;
	pin N21 = VCCO7;
	pin N22 = IOB_W41_1;
	pin N23 = IOB_W45_0;
	pin N24 = IOB_W34_1;
	pin N25 = GND;
	pin N26 = IOB_W43_0;
	pin N27 = IOB_W40_3;
	pin N28 = IOB_W42_2;
	pin N29 = IOB_W42_0;
	pin N30 = IOB_W40_0;
	pin N31 = IOB_W38_2;
	pin P1 = IOB_E34_1;
	pin P2 = IOB_E35_1;
	pin P3 = VCCO2;
	pin P4 = IOB_E37_0;
	pin P5 = IOB_E41_0;
	pin P6 = IOB_E36_1;
	pin P7 = IOB_E38_1;
	pin P8 = VCCO2;
	pin P9 = IOB_E42_0;
	pin P10 = IOB_E48_0;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO7;
	pin P21 = VCCO7;
	pin P22 = IOB_W41_0;
	pin P23 = IOB_W39_1;
	pin P24 = VCCO7;
	pin P25 = IOB_W37_1;
	pin P26 = IOB_W36_1;
	pin P27 = IOB_W40_2;
	pin P28 = IOB_W38_1;
	pin P29 = VCCO7;
	pin P30 = IOB_W36_3;
	pin P31 = IOB_W35_1;
	pin R1 = IOB_E34_0;
	pin R2 = IOB_E35_0;
	pin R3 = IOB_E33_0;
	pin R4 = IOB_E33_1;
	pin R5 = IOB_E34_3;
	pin R6 = IOB_E36_0;
	pin R7 = IOB_E38_0;
	pin R8 = IOB_E40_1;
	pin R9 = IOB_E40_0;
	pin R10 = VCCINT;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = VCCO7;
	pin R21 = VCCO7;
	pin R22 = VCCINT;
	pin R23 = IOB_W39_0;
	pin R24 = IOB_W34_0;
	pin R25 = IOB_W37_0;
	pin R26 = IOB_W36_0;
	pin R27 = IOB_W33_1;
	pin R28 = IOB_W38_0;
	pin R29 = IOB_W34_3;
	pin R30 = IOB_W36_2;
	pin R31 = IOB_W35_0;
	pin T1 = GND;
	pin T2 = VCCAUX;
	pin T3 = IOB_E31_1;
	pin T4 = GND;
	pin T5 = IOB_E34_2;
	pin T6 = IOB_E32_3;
	pin T7 = GND;
	pin T8 = IOB_E36_3;
	pin T9 = IOB_E36_2;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = IOB_W29_1;
	pin T24 = IOB_W31_1;
	pin T25 = GND;
	pin T26 = IOB_W29_3;
	pin T27 = IOB_W33_0;
	pin T28 = GND;
	pin T29 = IOB_W34_2;
	pin T30 = VCCAUX;
	pin T31 = GND;
	pin U1 = IOB_E30_3;
	pin U2 = IOB_E29_1;
	pin U3 = IOB_E31_0;
	pin U4 = IOB_E27_3;
	pin U5 = IOB_E32_2;
	pin U6 = IOB_E31_3;
	pin U7 = IOB_E28_3;
	pin U8 = IOB_E29_3;
	pin U9 = IOB_E22_3;
	pin U10 = VCCINT;
	pin U11 = VCCO3;
	pin U12 = VCCO3;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO6;
	pin U21 = VCCO6;
	pin U22 = VCCINT;
	pin U23 = IOB_W29_0;
	pin U24 = IOB_W31_0;
	pin U25 = IOB_W24_3;
	pin U26 = IOB_W29_2;
	pin U27 = IOB_W27_3;
	pin U28 = IOB_W30_3;
	pin U29 = IOB_W28_3;
	pin U30 = IOB_W31_3;
	pin U31 = IOB_W32_3;
	pin V1 = IOB_E30_2;
	pin V2 = IOB_E29_0;
	pin V3 = VCCO3;
	pin V4 = IOB_E27_2;
	pin V5 = IOB_E26_3;
	pin V6 = IOB_E31_2;
	pin V7 = IOB_E28_2;
	pin V8 = VCCO3;
	pin V9 = IOB_E22_2;
	pin V10 = IOB_E18_3;
	pin V11 = VCCO3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO6;
	pin V21 = VCCO6;
	pin V22 = IOB_W19_3;
	pin V23 = IOB_W25_3;
	pin V24 = VCCO6;
	pin V25 = IOB_W24_2;
	pin V26 = IOB_W21_3;
	pin V27 = IOB_W27_2;
	pin V28 = IOB_W30_2;
	pin V29 = VCCO6;
	pin V30 = IOB_W31_2;
	pin V31 = IOB_W32_2;
	pin W1 = IOB_E27_1;
	pin W2 = IOB_E25_3;
	pin W3 = IOB_E23_3;
	pin W4 = IOB_E23_1;
	pin W5 = IOB_E26_2;
	pin W6 = IOB_E25_1;
	pin W7 = GND;
	pin W8 = IOB_E29_2;
	pin W9 = IOB_E16_3;
	pin W10 = IOB_E18_2;
	pin W11 = VCCO3;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = VCCINT;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO6;
	pin W21 = VCCO6;
	pin W22 = IOB_W19_2;
	pin W23 = IOB_W25_2;
	pin W24 = IOB_W23_3;
	pin W25 = GND;
	pin W26 = IOB_W21_2;
	pin W27 = IOB_W20_3;
	pin W28 = IOB_W25_1;
	pin W29 = IOB_W28_2;
	pin W30 = IOB_W26_3;
	pin W31 = IOB_W27_1;
	pin Y1 = IOB_E27_0;
	pin Y2 = IOB_E25_2;
	pin Y3 = IOB_E23_2;
	pin Y4 = IOB_E23_0;
	pin Y5 = IOB_E24_3;
	pin Y6 = IOB_E25_0;
	pin Y7 = IOB_E21_1;
	pin Y8 = IOB_E14_3;
	pin Y9 = IOB_E16_2;
	pin Y10 = IOB_E10_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCINT;
	pin Y13 = VCCO4;
	pin Y14 = VCCO4;
	pin Y15 = VCCO4;
	pin Y16 = VCCINT;
	pin Y17 = VCCO5;
	pin Y18 = VCCO5;
	pin Y19 = VCCO5;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = IOB_W5_1;
	pin Y23 = IOB_W13_3;
	pin Y24 = IOB_W23_2;
	pin Y25 = IOB_W16_3;
	pin Y26 = IOB_W18_3;
	pin Y27 = IOB_W20_2;
	pin Y28 = IOB_W25_0;
	pin Y29 = IOB_W23_1;
	pin Y30 = IOB_W26_2;
	pin Y31 = IOB_W27_0;
	pin AA1 = IOB_E21_3;
	pin AA2 = IOB_E19_3;
	pin AA3 = IOB_E17_3;
	pin AA4 = IOB_E19_1;
	pin AA5 = IOB_E24_2;
	pin AA6 = IOB_E20_3;
	pin AA7 = IOB_E21_0;
	pin AA8 = IOB_E14_2;
	pin AA9 = IOB_E7_3;
	pin AA10 = IOB_E10_2;
	pin AA11 = VCCINT;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCINT;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = IOB_W5_0;
	pin AA23 = IOB_W13_2;
	pin AA24 = IOB_W9_1;
	pin AA25 = IOB_W16_2;
	pin AA26 = IOB_W18_2;
	pin AA27 = IOB_W17_3;
	pin AA28 = IOB_W15_1;
	pin AA29 = IOB_W23_0;
	pin AA30 = IOB_W21_1;
	pin AA31 = IOB_W22_3;
	pin AB1 = IOB_E21_2;
	pin AB2 = IOB_E19_2;
	pin AB3 = IOB_E17_2;
	pin AB4 = GND;
	pin AB5 = IOB_E17_1;
	pin AB6 = VCCO3;
	pin AB7 = IOB_E13_1;
	pin AB8 = IOB_E5_3;
	pin AB9 = IOB_E7_2;
	pin AB10 = IOB_E3_3;
	pin AB11 = IOB_E3_2;
	pin AB12 = IOB_S55_3;
	pin AB13 = IOB_S55_2;
	pin AB14 = IOB_S38_3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = VCCINT;
	pin AB18 = IOB_S25_2;
	pin AB19 = IOB_S17_3;
	pin AB20 = IOB_S17_2;
	pin AB21 = IOB_S6_3;
	pin AB22 = IOB_W3_0;
	pin AB23 = IOB_W3_1;
	pin AB24 = IOB_W9_0;
	pin AB25 = IOB_W10_3;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W17_2;
	pin AB28 = GND;
	pin AB29 = IOB_W17_1;
	pin AB30 = IOB_W21_0;
	pin AB31 = IOB_W22_2;
	pin AC1 = IOB_E15_3;
	pin AC2 = IOB_E13_3;
	pin AC3 = IOB_E15_1;
	pin AC4 = IOB_E19_0;
	pin AC5 = IOB_E17_0;
	pin AC6 = IOB_E20_2;
	pin AC7 = IOB_E13_0;
	pin AC8 = IOB_E5_2;
	pin AC9 = GND;
	pin AC10 = IOB_S57_3;
	pin AC11 = IOB_S57_2;
	pin AC12 = IOB_S44_3;
	pin AC13 = IOB_S44_2;
	pin AC14 = IOB_S38_2;
	pin AC15 = IOB_S36_3;
	pin AC16 = IOB_S36_2;
	pin AC17 = IOB_S25_3;
	pin AC18 = IOB_S23_3;
	pin AC19 = IOB_S23_2;
	pin AC20 = IOB_S12_3;
	pin AC21 = IOB_S12_2;
	pin AC22 = IOB_S6_2;
	pin AC23 = GND;
	pin AC24 = IOB_W5_3;
	pin AC25 = IOB_W10_2;
	pin AC26 = IOB_W7_1;
	pin AC27 = IOB_W15_3;
	pin AC28 = IOB_W15_0;
	pin AC29 = IOB_W17_0;
	pin AC30 = IOB_W14_3;
	pin AC31 = IOB_W19_1;
	pin AD1 = IOB_E15_2;
	pin AD2 = GND;
	pin AD3 = IOB_E15_0;
	pin AD4 = IOB_E7_1;
	pin AD5 = IOB_E6_3;
	pin AD6 = IOB_E2_3;
	pin AD7 = IOB_E2_2;
	pin AD8 = GND;
	pin AD9 = IOB_S62_3;
	pin AD10 = IOB_S62_2;
	pin AD11 = IOB_S51_3;
	pin AD12 = IOB_S51_2;
	pin AD13 = IOB_S42_3;
	pin AD14 = VCCO4;
	pin AD15 = IOB_S42_2;
	pin AD16 = IOB_S31_1;
	pin AD17 = IOB_S31_0;
	pin AD18 = VCCO5;
	pin AD19 = IOB_S19_3;
	pin AD20 = IOB_S19_2;
	pin AD21 = IOB_S10_3;
	pin AD22 = IOB_S10_2;
	pin AD23 = IOB_S4_3;
	pin AD24 = GND;
	pin AD25 = IOB_W5_2;
	pin AD26 = IOB_W7_0;
	pin AD27 = IOB_W15_2;
	pin AD28 = IOB_W8_3;
	pin AD29 = IOB_W7_3;
	pin AD30 = GND;
	pin AD31 = IOB_W19_0;
	pin AE1 = IOB_E9_1;
	pin AE2 = IOB_E13_2;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E7_0;
	pin AE5 = IOB_E6_2;
	pin AE6 = IOB_E1_3;
	pin AE7 = GND;
	pin AE8 = IOB_S59_3;
	pin AE9 = IOB_S57_1;
	pin AE10 = IOB_S57_0;
	pin AE11 = IOB_S49_3;
	pin AE12 = IOB_S49_2;
	pin AE13 = GND;
	pin AE14 = IOB_S40_3;
	pin AE15 = IOB_S40_2;
	pin AE16 = GND;
	pin AE17 = IOB_S27_3;
	pin AE18 = IOB_S27_2;
	pin AE19 = GND;
	pin AE20 = IOB_S14_3;
	pin AE21 = IOB_S14_2;
	pin AE22 = IOB_S8_3;
	pin AE23 = IOB_S8_2;
	pin AE24 = IOB_S4_2;
	pin AE25 = GND;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W8_2;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W14_2;
	pin AE31 = IOB_W13_1;
	pin AF1 = IOB_E9_0;
	pin AF2 = IOB_E8_3;
	pin AF3 = IOB_E3_1;
	pin AF4 = IOB_E4_3;
	pin AF5 = IOB_E1_2;
	pin AF6 = GND;
	pin AF7 = IOB_S62_1;
	pin AF8 = IOB_S59_2;
	pin AF9 = IOB_S53_1;
	pin AF10 = VCCO4;
	pin AF11 = IOB_S53_0;
	pin AF12 = IOB_S46_3;
	pin AF13 = IOB_S46_2;
	pin AF14 = IOB_S40_1;
	pin AF15 = IOB_S40_0;
	pin AF16 = IOB_S33_3;
	pin AF17 = IOB_S28_2;
	pin AF18 = IOB_S21_3;
	pin AF19 = IOB_S21_2;
	pin AF20 = IOB_S15_3;
	pin AF21 = IOB_S15_2;
	pin AF22 = VCCO5;
	pin AF23 = IOB_S2_3;
	pin AF24 = IOB_S2_2;
	pin AF25 = IOB_S1_2;
	pin AF26 = GND;
	pin AF27 = IOB_W1_0;
	pin AF28 = IOB_W1_1;
	pin AF29 = IOB_W7_2;
	pin AF30 = IOB_W6_3;
	pin AF31 = IOB_W13_0;
	pin AG1 = IOB_E5_1;
	pin AG2 = IOB_E8_2;
	pin AG3 = IOB_E3_0;
	pin AG4 = IOB_E4_2;
	pin AG5 = GND;
	pin AG6 = DONE;
	pin AG7 = IOB_S62_0;
	pin AG8 = IOB_S53_3;
	pin AG9 = IOB_S53_2;
	pin AG10 = IOB_S49_1;
	pin AG11 = IOB_S49_0;
	pin AG12 = IOB_S44_1;
	pin AG13 = IOB_S44_0;
	pin AG14 = IOB_S36_1;
	pin AG15 = IOB_S36_0;
	pin AG16 = IOB_S33_2;
	pin AG17 = IOB_S28_3;
	pin AG18 = IOB_S22_3;
	pin AG19 = IOB_S22_2;
	pin AG20 = IOB_S18_3;
	pin AG21 = IOB_S18_2;
	pin AG22 = IOB_S9_3;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S7_2;
	pin AG26 = M2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_2;
	pin AG29 = IOB_W3_3;
	pin AG30 = IOB_W6_2;
	pin AG31 = IOB_W4_3;
	pin AH1 = IOB_E5_0;
	pin AH2 = IOB_E1_1;
	pin AH3 = IOB_E1_0;
	pin AH4 = GND;
	pin AH5 = PWRDWN_B;
	pin AH6 = IOB_S58_1;
	pin AH7 = IOB_S58_0;
	pin AH8 = IOB_S52_1;
	pin AH9 = IOB_S52_0;
	pin AH10 = GND;
	pin AH11 = IOB_S45_1;
	pin AH12 = IOB_S45_0;
	pin AH13 = IOB_S38_1;
	pin AH14 = IOB_S38_0;
	pin AH15 = IOB_S32_1;
	pin AH16 = GND;
	pin AH17 = IOB_S31_2;
	pin AH18 = IOB_S25_1;
	pin AH19 = IOB_S25_0;
	pin AH20 = IOB_S20_3;
	pin AH21 = IOB_S20_2;
	pin AH22 = GND;
	pin AH23 = IOB_S10_1;
	pin AH24 = IOB_S10_0;
	pin AH25 = IOB_S7_3;
	pin AH26 = IOB_S4_0;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AH31 = IOB_W4_2;
	pin AJ1 = GND;
	pin AJ2 = VCCAUX;
	pin AJ3 = GND;
	pin AJ4 = CCLK;
	pin AJ5 = IOB_S61_0;
	pin AJ6 = IOB_S55_1;
	pin AJ7 = VCCO4;
	pin AJ8 = IOB_S55_0;
	pin AJ9 = IOB_S50_1;
	pin AJ10 = IOB_S50_0;
	pin AJ11 = IOB_S42_1;
	pin AJ12 = IOB_S42_0;
	pin AJ13 = IOB_S37_1;
	pin AJ14 = VCCO4;
	pin AJ15 = IOB_S32_0;
	pin AJ16 = IOB_S31_3;
	pin AJ17 = IOB_S27_0;
	pin AJ18 = VCCO5;
	pin AJ19 = IOB_S23_1;
	pin AJ20 = IOB_S23_0;
	pin AJ21 = IOB_S17_1;
	pin AJ22 = IOB_S17_0;
	pin AJ23 = IOB_S13_3;
	pin AJ24 = IOB_S13_2;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S4_1;
	pin AJ27 = IOB_S5_2;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AJ31 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = IOB_S61_1;
	pin AK4 = IOB_S59_1;
	pin AK5 = IOB_S59_0;
	pin AK6 = IOB_S54_1;
	pin AK7 = IOB_S54_0;
	pin AK8 = GND;
	pin AK9 = IOB_S46_1;
	pin AK10 = IOB_S46_0;
	pin AK11 = IOB_S41_1;
	pin AK12 = IOB_S41_0;
	pin AK13 = IOB_S37_0;
	pin AK14 = IOB_S35_1;
	pin AK15 = IOB_S35_0;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S27_1;
	pin AK18 = IOB_S26_3;
	pin AK19 = IOB_S26_2;
	pin AK20 = IOB_S21_1;
	pin AK21 = IOB_S21_0;
	pin AK22 = IOB_S14_1;
	pin AK23 = IOB_S14_0;
	pin AK24 = GND;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S8_0;
	pin AK27 = IOB_S5_3;
	pin AK28 = IOB_S1_1;
	pin AK29 = IOB_S1_0;
	pin AK30 = GND;
	pin AK31 = GND;
	pin AL2 = GND;
	pin AL3 = GND;
	pin AL4 = IOB_S56_1;
	pin AL5 = IOB_S56_0;
	pin AL6 = IOB_S51_1;
	pin AL7 = IOB_S51_0;
	pin AL8 = IOB_S48_1;
	pin AL9 = IOB_S48_0;
	pin AL10 = IOB_S43_1;
	pin AL11 = IOB_S43_0;
	pin AL12 = IOB_S39_1;
	pin AL13 = IOB_S39_0;
	pin AL14 = IOB_S32_3;
	pin AL15 = IOB_S32_2;
	pin AL16 = GND;
	pin AL17 = IOB_S30_1;
	pin AL18 = IOB_S30_0;
	pin AL19 = IOB_S24_3;
	pin AL20 = IOB_S24_2;
	pin AL21 = IOB_S19_1;
	pin AL22 = IOB_S19_0;
	pin AL23 = IOB_S12_1;
	pin AL24 = IOB_S12_0;
	pin AL25 = IOB_S11_3;
	pin AL26 = IOB_S11_2;
	pin AL27 = IOB_S6_1;
	pin AL28 = IOB_S6_0;
	pin AL29 = GND;
	pin AL30 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S20_3;
	vref IOB_S24_3;
	vref IOB_S27_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_S36_3;
	vref IOB_S39_0;
	vref IOB_S43_0;
	vref IOB_S48_0;
	vref IOB_S52_0;
	vref IOB_S56_0;
	vref IOB_S59_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N20_0;
	vref IOB_N24_0;
	vref IOB_N27_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
	vref IOB_N36_0;
	vref IOB_N39_3;
	vref IOB_N43_3;
	vref IOB_N48_3;
	vref IOB_N52_3;
	vref IOB_N56_3;
	vref IOB_N59_0;
}

// xc2v3000-bg728 xq2v3000-bg728
bond BOND21 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N4_2;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N14_3;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N19_2;
	pin A11 = IOB_N23_2;
	pin A12 = IOB_N26_0;
	pin A13 = IOB_N30_2;
	pin A14 = GND;
	pin A15 = IOB_N32_1;
	pin A16 = IOB_N37_3;
	pin A17 = IOB_N41_3;
	pin A18 = IOB_N44_1;
	pin A19 = IOB_N49_1;
	pin A20 = IOB_N49_0;
	pin A21 = IOB_N57_1;
	pin A22 = IOB_N58_3;
	pin A23 = IOB_N61_3;
	pin A24 = IOB_N62_3;
	pin A25 = IOB_N62_1;
	pin A26 = GND;
	pin A27 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N4_3;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N9_1;
	pin B8 = GND;
	pin B9 = IOB_N13_0;
	pin B10 = IOB_N19_3;
	pin B11 = IOB_N23_3;
	pin B12 = IOB_N26_1;
	pin B13 = IOB_N30_3;
	pin B14 = VCCAUX;
	pin B15 = IOB_N32_0;
	pin B16 = IOB_N37_2;
	pin B17 = IOB_N41_2;
	pin B18 = IOB_N44_0;
	pin B19 = IOB_N50_3;
	pin B20 = GND;
	pin B21 = IOB_N57_0;
	pin B22 = IOB_N58_2;
	pin B23 = IOB_N61_2;
	pin B24 = IOB_N62_2;
	pin B25 = IOB_N62_0;
	pin B26 = GND;
	pin B27 = GND;
	pin C1 = IOB_W63_1;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = IOB_N2_1;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N8_3;
	pin C8 = IOB_N8_2;
	pin C9 = IOB_N13_1;
	pin C10 = IOB_N18_0;
	pin C11 = IOB_N22_0;
	pin C12 = VCCO0;
	pin C13 = IOB_N31_3;
	pin C14 = IOB_N31_2;
	pin C15 = IOB_N33_1;
	pin C16 = VCCO1;
	pin C17 = IOB_N42_1;
	pin C18 = IOB_N45_3;
	pin C19 = IOB_N50_2;
	pin C20 = IOB_N54_3;
	pin C21 = IOB_N54_2;
	pin C22 = IOB_N59_3;
	pin C23 = IOB_N59_2;
	pin C24 = NC;
	pin C25 = GND;
	pin C26 = VCCAUX;
	pin C27 = IOB_E64_3;
	pin D1 = IOB_W63_0;
	pin D2 = IOB_W64_2;
	pin D3 = IOB_W64_3;
	pin D4 = GND;
	pin D5 = HSWAP_EN;
	pin D6 = IOB_N4_0;
	pin D7 = VCCO0;
	pin D8 = IOB_N6_2;
	pin D9 = IOB_N12_2;
	pin D10 = IOB_N18_1;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N25_2;
	pin D13 = IOB_N28_0;
	pin D14 = GND;
	pin D15 = IOB_N33_0;
	pin D16 = IOB_N38_1;
	pin D17 = IOB_N42_0;
	pin D18 = IOB_N45_2;
	pin D19 = IOB_N51_1;
	pin D20 = IOB_N55_1;
	pin D21 = VCCO1;
	pin D22 = IOB_N59_1;
	pin D23 = VCCBATT;
	pin D24 = GND;
	pin D25 = IOB_E64_1;
	pin D26 = IOB_E64_0;
	pin D27 = IOB_E64_2;
	pin E1 = IOB_W62_2;
	pin E2 = IOB_W62_3;
	pin E3 = IOB_W64_0;
	pin E4 = IOB_W64_1;
	pin E5 = GND;
	pin E6 = IOB_N4_1;
	pin E7 = IOB_N6_3;
	pin E8 = IOB_N7_0;
	pin E9 = IOB_N12_3;
	pin E10 = IOB_N17_2;
	pin E11 = GND;
	pin E12 = IOB_N25_3;
	pin E13 = IOB_N28_1;
	pin E14 = IOB_N31_0;
	pin E15 = IOB_N35_3;
	pin E16 = IOB_N38_0;
	pin E17 = GND;
	pin E18 = IOB_N46_1;
	pin E19 = IOB_N51_0;
	pin E20 = IOB_N56_3;
	pin E21 = IOB_N55_0;
	pin E22 = IOB_N59_0;
	pin E23 = GND;
	pin E24 = IOB_E63_1;
	pin E25 = IOB_E63_0;
	pin E26 = IOB_E62_3;
	pin E27 = IOB_E62_2;
	pin F1 = IOB_W57_1;
	pin F2 = IOB_W59_0;
	pin F3 = IOB_W59_1;
	pin F4 = IOB_W61_0;
	pin F5 = IOB_W61_1;
	pin F6 = GND;
	pin F7 = DXP;
	pin F8 = IOB_N7_1;
	pin F9 = IOB_N11_1;
	pin F10 = IOB_N17_3;
	pin F11 = IOB_N21_3;
	pin F12 = IOB_N21_2;
	pin F13 = IOB_N27_0;
	pin F14 = IOB_N31_1;
	pin F15 = IOB_N35_2;
	pin F16 = IOB_N39_3;
	pin F17 = IOB_N39_2;
	pin F18 = IOB_N46_0;
	pin F19 = IOB_N52_3;
	pin F20 = IOB_N56_2;
	pin F21 = TMS;
	pin F22 = GND;
	pin F23 = IOB_E61_1;
	pin F24 = IOB_E61_0;
	pin F25 = IOB_E60_3;
	pin F26 = IOB_E60_2;
	pin F27 = IOB_E59_1;
	pin G1 = IOB_W57_0;
	pin G2 = IOB_W58_2;
	pin G3 = IOB_W58_3;
	pin G4 = VCCO7;
	pin G5 = IOB_W60_2;
	pin G6 = IOB_W60_3;
	pin G7 = GND;
	pin G8 = DXN;
	pin G9 = IOB_N11_0;
	pin G10 = IOB_N15_1;
	pin G11 = IOB_N20_1;
	pin G12 = VCCO0;
	pin G13 = IOB_N27_1;
	pin G14 = IOB_N32_3;
	pin G15 = IOB_N36_3;
	pin G16 = VCCO1;
	pin G17 = IOB_N43_2;
	pin G18 = IOB_N43_3;
	pin G19 = IOB_N52_2;
	pin G20 = TCK;
	pin G21 = GND;
	pin G22 = TDO;
	pin G23 = IOB_E58_3;
	pin G24 = VCCO2;
	pin G25 = IOB_E57_1;
	pin G26 = IOB_E57_0;
	pin G27 = IOB_E59_0;
	pin H1 = IOB_W50_3;
	pin H2 = GND;
	pin H3 = IOB_W53_0;
	pin H4 = IOB_W53_1;
	pin H5 = IOB_W55_0;
	pin H6 = IOB_W55_1;
	pin H7 = TDI;
	pin H8 = GND;
	pin H9 = IOB_N10_3;
	pin H10 = IOB_N15_0;
	pin H11 = IOB_N20_0;
	pin H12 = IOB_N24_1;
	pin H13 = IOB_N27_2;
	pin H14 = IOB_N32_2;
	pin H15 = IOB_N36_2;
	pin H16 = IOB_N40_1;
	pin H17 = IOB_N40_0;
	pin H18 = IOB_N48_2;
	pin H19 = IOB_N48_3;
	pin H20 = GND;
	pin H21 = IOB_E56_3;
	pin H22 = IOB_E55_1;
	pin H23 = IOB_E58_2;
	pin H24 = IOB_E54_3;
	pin H25 = IOB_E54_2;
	pin H26 = GND;
	pin H27 = IOB_E53_1;
	pin J1 = IOB_W50_2;
	pin J2 = IOB_W51_0;
	pin J3 = IOB_W51_1;
	pin J4 = IOB_W52_3;
	pin J5 = IOB_W54_2;
	pin J6 = IOB_W54_3;
	pin J7 = IOB_W56_2;
	pin J8 = IOB_W56_3;
	pin J9 = IOB_N10_2;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = IOB_N24_0;
	pin J13 = IOB_N27_3;
	pin J14 = GND;
	pin J15 = IOB_N36_1;
	pin J16 = IOB_N36_0;
	pin J17 = VCCO1;
	pin J18 = VCCO1;
	pin J19 = IOB_N53_1;
	pin J20 = IOB_N53_0;
	pin J21 = IOB_E56_2;
	pin J22 = IOB_E55_0;
	pin J23 = IOB_E52_3;
	pin J24 = IOB_E52_2;
	pin J25 = IOB_E51_1;
	pin J26 = IOB_E51_0;
	pin J27 = IOB_E53_0;
	pin K1 = IOB_W45_0;
	pin K2 = IOB_W45_1;
	pin K3 = IOB_W52_2;
	pin K4 = IOB_W46_2;
	pin K5 = IOB_W46_3;
	pin K6 = IOB_W48_2;
	pin K7 = IOB_W48_3;
	pin K8 = IOB_W49_1;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCO0;
	pin K12 = VCCO0;
	pin K13 = VCCO0;
	pin K14 = VCCINT;
	pin K15 = VCCO1;
	pin K16 = VCCO1;
	pin K17 = VCCO1;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E50_3;
	pin K21 = IOB_E50_2;
	pin K22 = IOB_E49_1;
	pin K23 = IOB_E49_0;
	pin K24 = IOB_E48_3;
	pin K25 = IOB_E48_2;
	pin K26 = IOB_E47_1;
	pin K27 = IOB_E47_0;
	pin L1 = IOB_W43_0;
	pin L2 = IOB_W43_1;
	pin L3 = IOB_W44_2;
	pin L4 = IOB_W44_3;
	pin L5 = GND;
	pin L6 = IOB_W47_0;
	pin L7 = IOB_W47_1;
	pin L8 = IOB_W49_0;
	pin L9 = VCCO7;
	pin L10 = VCCO7;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCO2;
	pin L19 = VCCO2;
	pin L20 = IOB_E46_3;
	pin L21 = IOB_E45_1;
	pin L22 = IOB_E45_0;
	pin L23 = GND;
	pin L24 = IOB_E44_3;
	pin L25 = IOB_E44_2;
	pin L26 = IOB_E43_1;
	pin L27 = IOB_E43_0;
	pin M1 = IOB_W40_2;
	pin M2 = IOB_W40_3;
	pin M3 = VCCO7;
	pin M4 = IOB_W41_0;
	pin M5 = IOB_W41_1;
	pin M6 = IOB_W39_1;
	pin M7 = VCCO7;
	pin M8 = IOB_W42_2;
	pin M9 = IOB_W42_3;
	pin M10 = VCCO7;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = VCCO2;
	pin M19 = IOB_E42_3;
	pin M20 = IOB_E46_2;
	pin M21 = VCCO2;
	pin M22 = IOB_E41_1;
	pin M23 = IOB_E41_0;
	pin M24 = IOB_E40_3;
	pin M25 = VCCO2;
	pin M26 = IOB_E39_1;
	pin M27 = IOB_E39_0;
	pin N1 = IOB_W35_0;
	pin N2 = IOB_W35_1;
	pin N3 = IOB_W36_2;
	pin N4 = IOB_W36_3;
	pin N5 = IOB_W39_0;
	pin N6 = IOB_W37_0;
	pin N7 = IOB_W37_1;
	pin N8 = IOB_W38_3;
	pin N9 = IOB_W38_2;
	pin N10 = VCCO7;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = VCCO2;
	pin N19 = IOB_E42_2;
	pin N20 = IOB_E38_3;
	pin N21 = IOB_E38_2;
	pin N22 = IOB_E37_1;
	pin N23 = IOB_E37_0;
	pin N24 = IOB_E40_2;
	pin N25 = IOB_E36_3;
	pin N26 = IOB_E35_1;
	pin N27 = IOB_E35_0;
	pin P1 = GND;
	pin P2 = VCCAUX;
	pin P3 = IOB_W31_1;
	pin P4 = GND;
	pin P5 = IOB_W33_0;
	pin P6 = IOB_W33_1;
	pin P7 = IOB_W34_2;
	pin P8 = IOB_W34_3;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = VCCINT;
	pin P19 = GND;
	pin P20 = IOB_E34_3;
	pin P21 = IOB_E34_2;
	pin P22 = IOB_E33_1;
	pin P23 = IOB_E33_0;
	pin P24 = GND;
	pin P25 = IOB_E36_2;
	pin P26 = VCCAUX;
	pin P27 = GND;
	pin R1 = IOB_W32_3;
	pin R2 = IOB_W32_2;
	pin R3 = IOB_W31_0;
	pin R4 = IOB_W27_1;
	pin R5 = IOB_W30_2;
	pin R6 = IOB_W30_3;
	pin R7 = IOB_W29_0;
	pin R8 = IOB_W29_1;
	pin R9 = IOB_W25_1;
	pin R10 = VCCO6;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCO3;
	pin R19 = IOB_E28_2;
	pin R20 = IOB_E28_3;
	pin R21 = IOB_E29_0;
	pin R22 = IOB_E29_1;
	pin R23 = IOB_E30_3;
	pin R24 = IOB_E31_0;
	pin R25 = IOB_E31_1;
	pin R26 = IOB_E32_2;
	pin R27 = IOB_E32_3;
	pin T1 = IOB_W28_3;
	pin T2 = IOB_W28_2;
	pin T3 = VCCO6;
	pin T4 = IOB_W27_0;
	pin T5 = IOB_W26_2;
	pin T6 = IOB_W26_3;
	pin T7 = VCCO6;
	pin T8 = IOB_W21_1;
	pin T9 = IOB_W25_0;
	pin T10 = VCCO6;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO3;
	pin T19 = IOB_E24_2;
	pin T20 = IOB_E24_3;
	pin T21 = VCCO3;
	pin T22 = IOB_E25_1;
	pin T23 = IOB_E30_2;
	pin T24 = IOB_E26_3;
	pin T25 = VCCO3;
	pin T26 = IOB_E27_0;
	pin T27 = IOB_E27_1;
	pin U1 = IOB_W24_3;
	pin U2 = IOB_W24_2;
	pin U3 = IOB_W23_1;
	pin U4 = IOB_W23_0;
	pin U5 = GND;
	pin U6 = IOB_W22_2;
	pin U7 = IOB_W22_3;
	pin U8 = IOB_W21_0;
	pin U9 = VCCO6;
	pin U10 = VCCO6;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = VCCO3;
	pin U19 = VCCO3;
	pin U20 = IOB_E21_0;
	pin U21 = IOB_E21_1;
	pin U22 = IOB_E25_0;
	pin U23 = GND;
	pin U24 = IOB_E26_2;
	pin U25 = IOB_E22_3;
	pin U26 = IOB_E23_0;
	pin U27 = IOB_E23_1;
	pin V1 = IOB_W20_3;
	pin V2 = IOB_W20_2;
	pin V3 = IOB_W19_1;
	pin V4 = IOB_W19_0;
	pin V5 = IOB_W18_2;
	pin V6 = IOB_W18_3;
	pin V7 = IOB_W17_0;
	pin V8 = IOB_W17_1;
	pin V9 = VCCO6;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCINT;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCO4;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E17_0;
	pin V21 = IOB_E17_1;
	pin V22 = IOB_E18_3;
	pin V23 = IOB_E19_0;
	pin V24 = IOB_E19_1;
	pin V25 = IOB_E22_2;
	pin V26 = IOB_E20_2;
	pin V27 = IOB_E20_3;
	pin W1 = IOB_W11_1;
	pin W2 = IOB_W16_3;
	pin W3 = IOB_W16_2;
	pin W4 = IOB_W15_1;
	pin W5 = IOB_W15_0;
	pin W6 = IOB_W14_2;
	pin W7 = IOB_W14_3;
	pin W8 = IOB_W13_0;
	pin W9 = IOB_W13_1;
	pin W10 = VCCO5;
	pin W11 = VCCO5;
	pin W12 = IOB_S27_0;
	pin W13 = IOB_S27_1;
	pin W14 = GND;
	pin W15 = IOB_S36_3;
	pin W16 = IOB_S39_0;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = IOB_E11_1;
	pin W20 = IOB_E13_0;
	pin W21 = IOB_E13_1;
	pin W22 = IOB_E18_2;
	pin W23 = IOB_E14_2;
	pin W24 = IOB_E14_3;
	pin W25 = IOB_E15_0;
	pin W26 = IOB_E15_1;
	pin W27 = IOB_E16_3;
	pin Y1 = IOB_W11_0;
	pin Y2 = GND;
	pin Y3 = IOB_W10_3;
	pin Y4 = IOB_W10_2;
	pin Y5 = IOB_W9_0;
	pin Y6 = IOB_W9_1;
	pin Y7 = M1;
	pin Y8 = GND;
	pin Y9 = IOB_S15_3;
	pin Y10 = IOB_S15_2;
	pin Y11 = IOB_S23_0;
	pin Y12 = IOB_S23_1;
	pin Y13 = IOB_S27_2;
	pin Y14 = IOB_S32_1;
	pin Y15 = IOB_S36_2;
	pin Y16 = IOB_S39_1;
	pin Y17 = IOB_S43_0;
	pin Y18 = IOB_S48_0;
	pin Y19 = IOB_E11_0;
	pin Y20 = GND;
	pin Y21 = IOB_E8_2;
	pin Y22 = IOB_E8_3;
	pin Y23 = IOB_E9_1;
	pin Y24 = IOB_E10_2;
	pin Y25 = IOB_E10_3;
	pin Y26 = GND;
	pin Y27 = IOB_E16_2;
	pin AA1 = IOB_W6_3;
	pin AA2 = IOB_W8_3;
	pin AA3 = IOB_W8_2;
	pin AA4 = VCCO6;
	pin AA5 = IOB_W7_0;
	pin AA6 = IOB_W7_1;
	pin AA7 = GND;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S11_2;
	pin AA10 = IOB_S20_3;
	pin AA11 = IOB_S20_2;
	pin AA12 = VCCO5;
	pin AA13 = IOB_S27_3;
	pin AA14 = IOB_S32_0;
	pin AA15 = IOB_S36_0;
	pin AA16 = VCCO4;
	pin AA17 = IOB_S43_1;
	pin AA18 = IOB_S48_1;
	pin AA19 = IOB_S51_2;
	pin AA20 = IOB_S54_0;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AA23 = IOB_E9_0;
	pin AA24 = VCCO3;
	pin AA25 = IOB_E6_2;
	pin AA26 = IOB_E6_3;
	pin AA27 = IOB_E7_1;
	pin AB1 = IOB_W6_2;
	pin AB2 = IOB_W5_1;
	pin AB3 = IOB_W5_0;
	pin AB4 = IOB_W4_3;
	pin AB5 = IOB_W4_2;
	pin AB6 = GND;
	pin AB7 = IOB_S6_0;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S11_3;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S24_2;
	pin AB12 = IOB_S24_3;
	pin AB13 = IOB_S28_2;
	pin AB14 = IOB_S31_2;
	pin AB15 = IOB_S36_1;
	pin AB16 = IOB_S42_2;
	pin AB17 = IOB_S42_3;
	pin AB18 = IOB_S46_3;
	pin AB19 = IOB_S51_3;
	pin AB20 = IOB_S54_1;
	pin AB21 = IOB_S57_2;
	pin AB22 = GND;
	pin AB23 = IOB_E4_2;
	pin AB24 = IOB_E4_3;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AB27 = IOB_E7_0;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = IOB_W2_3;
	pin AC4 = IOB_W2_2;
	pin AC5 = GND;
	pin AC6 = M0;
	pin AC7 = IOB_S6_1;
	pin AC8 = IOB_S9_2;
	pin AC9 = IOB_S12_0;
	pin AC10 = IOB_S17_1;
	pin AC11 = GND;
	pin AC12 = IOB_S25_0;
	pin AC13 = IOB_S28_3;
	pin AC14 = IOB_S31_3;
	pin AC15 = IOB_S35_1;
	pin AC16 = IOB_S38_3;
	pin AC17 = GND;
	pin AC18 = IOB_S46_2;
	pin AC19 = IOB_S50_1;
	pin AC20 = IOB_S53_3;
	pin AC21 = IOB_S57_3;
	pin AC22 = DONE;
	pin AC23 = GND;
	pin AC24 = IOB_E2_2;
	pin AC25 = IOB_E2_3;
	pin AC26 = IOB_E3_0;
	pin AC27 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_3;
	pin AD3 = IOB_W1_2;
	pin AD4 = GND;
	pin AD5 = IOB_S2_2;
	pin AD6 = IOB_S4_2;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S9_3;
	pin AD9 = IOB_S12_1;
	pin AD10 = IOB_S18_2;
	pin AD11 = IOB_S21_0;
	pin AD12 = IOB_S25_1;
	pin AD13 = IOB_S30_0;
	pin AD14 = GND;
	pin AD15 = IOB_S35_0;
	pin AD16 = IOB_S38_2;
	pin AD17 = IOB_S41_1;
	pin AD18 = IOB_S45_1;
	pin AD19 = IOB_S50_0;
	pin AD20 = IOB_S53_2;
	pin AD21 = VCCO4;
	pin AD22 = IOB_S59_1;
	pin AD23 = IOB_S61_1;
	pin AD24 = GND;
	pin AD25 = IOB_E1_0;
	pin AD26 = IOB_E1_1;
	pin AD27 = IOB_E1_3;
	pin AE1 = IOB_W1_0;
	pin AE2 = VCCAUX;
	pin AE3 = GND;
	pin AE4 = M2;
	pin AE5 = IOB_S2_3;
	pin AE6 = IOB_S4_3;
	pin AE7 = IOB_S10_0;
	pin AE8 = IOB_S10_1;
	pin AE9 = IOB_S13_2;
	pin AE10 = IOB_S18_3;
	pin AE11 = IOB_S21_1;
	pin AE12 = VCCO5;
	pin AE13 = IOB_S30_1;
	pin AE14 = IOB_S33_2;
	pin AE15 = IOB_S33_3;
	pin AE16 = VCCO4;
	pin AE17 = IOB_S41_0;
	pin AE18 = IOB_S45_0;
	pin AE19 = IOB_S49_3;
	pin AE20 = IOB_S56_0;
	pin AE21 = IOB_S56_1;
	pin AE22 = IOB_S59_0;
	pin AE23 = IOB_S61_0;
	pin AE24 = PWRDWN_B;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AE27 = IOB_E1_2;
	pin AF1 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_S1_0;
	pin AF4 = IOB_S1_2;
	pin AF5 = IOB_S4_0;
	pin AF6 = IOB_S5_2;
	pin AF7 = IOB_S7_2;
	pin AF8 = GND;
	pin AF9 = IOB_S13_3;
	pin AF10 = IOB_S19_0;
	pin AF11 = IOB_S22_2;
	pin AF12 = IOB_S26_2;
	pin AF13 = IOB_S31_0;
	pin AF14 = VCCAUX;
	pin AF15 = IOB_S32_3;
	pin AF16 = IOB_S37_1;
	pin AF17 = IOB_S40_3;
	pin AF18 = IOB_S44_3;
	pin AF19 = IOB_S49_2;
	pin AF20 = GND;
	pin AF21 = IOB_S55_3;
	pin AF22 = IOB_S58_1;
	pin AF23 = IOB_S59_3;
	pin AF24 = IOB_S62_1;
	pin AF25 = IOB_S62_3;
	pin AF26 = GND;
	pin AF27 = GND;
	pin AG1 = GND;
	pin AG2 = GND;
	pin AG3 = IOB_S1_1;
	pin AG4 = IOB_S1_3;
	pin AG5 = IOB_S4_1;
	pin AG6 = IOB_S5_3;
	pin AG7 = IOB_S7_3;
	pin AG8 = IOB_S14_0;
	pin AG9 = IOB_S14_1;
	pin AG10 = IOB_S19_1;
	pin AG11 = IOB_S22_3;
	pin AG12 = IOB_S26_3;
	pin AG13 = IOB_S31_1;
	pin AG14 = GND;
	pin AG15 = IOB_S32_2;
	pin AG16 = IOB_S37_0;
	pin AG17 = IOB_S40_2;
	pin AG18 = IOB_S44_2;
	pin AG19 = IOB_S52_0;
	pin AG20 = IOB_S52_1;
	pin AG21 = IOB_S55_2;
	pin AG22 = IOB_S58_0;
	pin AG23 = IOB_S59_2;
	pin AG24 = IOB_S62_0;
	pin AG25 = IOB_S62_2;
	pin AG26 = GND;
	pin AG27 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S20_3;
	vref IOB_S24_3;
	vref IOB_S27_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_S36_3;
	vref IOB_S39_0;
	vref IOB_S43_0;
	vref IOB_S48_0;
	vref IOB_S52_0;
	vref IOB_S56_0;
	vref IOB_S59_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N20_0;
	vref IOB_N24_0;
	vref IOB_N27_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
	vref IOB_N36_0;
	vref IOB_N39_3;
	vref IOB_N43_3;
	vref IOB_N48_3;
	vref IOB_N52_3;
	vref IOB_N56_3;
	vref IOB_N59_0;
}

// xc2v3000-ff1152
bond BOND22 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N55_1;
	pin A5 = IOB_N55_0;
	pin A6 = IOB_N49_1;
	pin A7 = IOB_N49_0;
	pin A8 = GND;
	pin A9 = IOB_N48_2;
	pin A10 = VCCO1;
	pin A11 = IOB_N40_1;
	pin A12 = IOB_N40_0;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = NC;
	pin A16 = VCCO1;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = VCCO0;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = IOB_N21_3;
	pin A24 = IOB_N21_2;
	pin A25 = VCCO0;
	pin A26 = IOB_N17_3;
	pin A27 = GND;
	pin A28 = IOB_N15_1;
	pin A29 = IOB_N15_0;
	pin A30 = IOB_N10_3;
	pin A31 = IOB_N10_2;
	pin A32 = GND;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N62_0;
	pin B4 = IOB_N57_1;
	pin B5 = IOB_N57_0;
	pin B6 = IOB_N53_1;
	pin B7 = IOB_N53_0;
	pin B8 = IOB_N48_3;
	pin B9 = IOB_N46_1;
	pin B10 = IOB_N46_0;
	pin B11 = IOB_N44_1;
	pin B12 = IOB_N44_0;
	pin B13 = IOB_N38_1;
	pin B14 = IOB_N38_0;
	pin B15 = GND;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = GND;
	pin B21 = IOB_N25_3;
	pin B22 = IOB_N25_2;
	pin B23 = IOB_N19_3;
	pin B24 = IOB_N19_2;
	pin B25 = NC;
	pin B26 = NC;
	pin B27 = IOB_N17_2;
	pin B28 = IOB_N14_3;
	pin B29 = IOB_N14_2;
	pin B30 = IOB_N8_3;
	pin B31 = IOB_N8_2;
	pin B32 = IOB_N6_3;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = IOB_N62_1;
	pin C3 = GND;
	pin C4 = VCCBATT;
	pin C5 = VCCAUX;
	pin C6 = IOB_N58_2;
	pin C7 = IOB_N51_1;
	pin C8 = IOB_N51_0;
	pin C9 = IOB_N50_2;
	pin C10 = GND;
	pin C11 = IOB_N44_3;
	pin C12 = IOB_N44_2;
	pin C13 = IOB_N37_3;
	pin C14 = IOB_N37_2;
	pin C15 = IOB_N36_0;
	pin C16 = IOB_N36_1;
	pin C17 = VCCAUX;
	pin C18 = IOB_N30_2;
	pin C19 = IOB_N30_3;
	pin C20 = NC;
	pin C21 = NC;
	pin C22 = IOB_N22_1;
	pin C23 = IOB_N22_0;
	pin C24 = IOB_N17_1;
	pin C25 = GND;
	pin C26 = IOB_N9_1;
	pin C27 = IOB_N7_1;
	pin C28 = IOB_N7_0;
	pin C29 = IOB_N1_2;
	pin C30 = VCCAUX;
	pin C31 = TDI;
	pin C32 = GND;
	pin C33 = IOB_N6_2;
	pin C34 = GND;
	pin D1 = IOB_E60_2;
	pin D2 = IOB_E64_2;
	pin D3 = IOB_E62_2;
	pin D4 = GND;
	pin D5 = TDO;
	pin D6 = IOB_N58_3;
	pin D7 = VCCO1;
	pin D8 = IOB_N59_1;
	pin D9 = IOB_N50_3;
	pin D10 = IOB_N45_3;
	pin D11 = IOB_N45_2;
	pin D12 = IOB_N42_1;
	pin D13 = IOB_N42_0;
	pin D14 = NC;
	pin D15 = NC;
	pin D16 = IOB_N33_0;
	pin D17 = IOB_N33_1;
	pin D18 = IOB_N27_2;
	pin D19 = IOB_N27_3;
	pin D20 = IOB_N26_1;
	pin D21 = IOB_N26_0;
	pin D22 = IOB_N18_1;
	pin D23 = IOB_N18_0;
	pin D24 = IOB_N17_0;
	pin D25 = IOB_N12_3;
	pin D26 = IOB_N12_2;
	pin D27 = IOB_N9_0;
	pin D28 = VCCO0;
	pin D29 = IOB_N1_3;
	pin D30 = PROG_B;
	pin D31 = GND;
	pin D32 = IOB_W61_0;
	pin D33 = IOB_W64_2;
	pin D34 = IOB_W62_2;
	pin E1 = IOB_E60_3;
	pin E2 = IOB_E64_3;
	pin E3 = IOB_E62_3;
	pin E4 = IOB_E61_0;
	pin E5 = GND;
	pin E6 = TMS;
	pin E7 = IOB_N59_0;
	pin E8 = IOB_N54_3;
	pin E9 = IOB_N54_2;
	pin E10 = IOB_N52_2;
	pin E11 = IOB_N52_3;
	pin E12 = GND;
	pin E13 = IOB_N41_3;
	pin E14 = IOB_N41_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N32_2;
	pin E17 = IOB_N32_3;
	pin E18 = IOB_N31_0;
	pin E19 = IOB_N31_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N23_3;
	pin E22 = IOB_N23_2;
	pin E23 = GND;
	pin E24 = IOB_N11_0;
	pin E25 = IOB_N11_1;
	pin E26 = IOB_N5_1;
	pin E27 = IOB_N2_0;
	pin E28 = IOB_N2_1;
	pin E29 = HSWAP_EN;
	pin E30 = GND;
	pin E31 = IOB_W60_2;
	pin E32 = IOB_W61_1;
	pin E33 = IOB_W64_3;
	pin E34 = IOB_W62_3;
	pin F1 = IOB_E52_2;
	pin F2 = IOB_E56_2;
	pin F3 = IOB_E57_0;
	pin F4 = IOB_E61_1;
	pin F5 = IOB_E63_1;
	pin F6 = GND;
	pin F7 = TCK;
	pin F8 = IOB_N61_2;
	pin F9 = IOB_N61_3;
	pin F10 = IOB_N56_3;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_N43_2;
	pin F14 = IOB_N43_3;
	pin F15 = IOB_N39_3;
	pin F16 = IOB_N35_3;
	pin F17 = IOB_N35_2;
	pin F18 = IOB_N28_1;
	pin F19 = IOB_N28_0;
	pin F20 = IOB_N24_0;
	pin F21 = IOB_N20_0;
	pin F22 = IOB_N20_1;
	pin F23 = IOB_N13_1;
	pin F24 = IOB_N13_0;
	pin F25 = IOB_N4_3;
	pin F26 = IOB_N4_2;
	pin F27 = IOB_N5_0;
	pin F28 = DXN;
	pin F29 = GND;
	pin F30 = IOB_W63_1;
	pin F31 = IOB_W60_3;
	pin F32 = IOB_W53_0;
	pin F33 = IOB_W58_2;
	pin F34 = IOB_W54_2;
	pin G1 = IOB_E52_3;
	pin G2 = IOB_E56_3;
	pin G3 = IOB_E57_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E63_0;
	pin G6 = IOB_E58_2;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N56_2;
	pin G10 = IOB_N55_3;
	pin G11 = IOB_N55_2;
	pin G12 = IOB_N46_3;
	pin G13 = IOB_N46_2;
	pin G14 = GND;
	pin G15 = IOB_N39_2;
	pin G16 = IOB_N36_3;
	pin G17 = IOB_N36_2;
	pin G18 = IOB_N27_1;
	pin G19 = IOB_N27_0;
	pin G20 = IOB_N24_1;
	pin G21 = GND;
	pin G22 = IOB_N19_1;
	pin G23 = IOB_N19_0;
	pin G24 = IOB_N10_1;
	pin G25 = IOB_N10_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXP;
	pin G28 = GND;
	pin G29 = IOB_W57_0;
	pin G30 = IOB_W63_0;
	pin G31 = VCCO7;
	pin G32 = IOB_W53_1;
	pin G33 = IOB_W58_3;
	pin G34 = IOB_W54_3;
	pin H1 = GND;
	pin H2 = IOB_E51_0;
	pin H3 = IOB_E50_2;
	pin H4 = IOB_E53_0;
	pin H5 = IOB_E54_2;
	pin H6 = IOB_E58_3;
	pin H7 = IOB_E59_1;
	pin H8 = GND;
	pin H9 = IOB_N62_2;
	pin H10 = IOB_N62_3;
	pin H11 = IOB_N59_3;
	pin H12 = IOB_N51_2;
	pin H13 = IOB_N51_3;
	pin H14 = IOB_N40_2;
	pin H15 = IOB_N40_3;
	pin H16 = IOB_N32_0;
	pin H17 = IOB_N32_1;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = IOB_N23_0;
	pin H21 = IOB_N23_1;
	pin H22 = IOB_N12_0;
	pin H23 = IOB_N12_1;
	pin H24 = IOB_N4_0;
	pin H25 = IOB_N4_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = IOB_W56_2;
	pin H29 = IOB_W57_1;
	pin H30 = IOB_W55_1;
	pin H31 = IOB_W52_2;
	pin H32 = IOB_W49_0;
	pin H33 = IOB_W51_0;
	pin H34 = GND;
	pin J1 = IOB_E51_1;
	pin J2 = IOB_E48_2;
	pin J3 = IOB_E50_3;
	pin J4 = IOB_E53_1;
	pin J5 = IOB_E54_3;
	pin J6 = IOB_E55_1;
	pin J7 = IOB_E59_0;
	pin J8 = IOB_E60_1;
	pin J9 = IOB_E62_1;
	pin J10 = IOB_N59_2;
	pin J11 = IOB_N57_2;
	pin J12 = IOB_N57_3;
	pin J13 = IOB_N53_3;
	pin J14 = IOB_N42_2;
	pin J15 = IOB_N42_3;
	pin J16 = GND;
	pin J17 = NC;
	pin J18 = IOB_N31_2;
	pin J19 = GND;
	pin J20 = IOB_N25_1;
	pin J21 = IOB_N14_0;
	pin J22 = IOB_N14_1;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N6_1;
	pin J25 = IOB_W64_1;
	pin J26 = IOB_W60_1;
	pin J27 = IOB_W59_1;
	pin J28 = IOB_W59_0;
	pin J29 = IOB_W56_3;
	pin J30 = IOB_W55_0;
	pin J31 = IOB_W52_3;
	pin J32 = IOB_W49_1;
	pin J33 = IOB_W50_2;
	pin J34 = IOB_W51_1;
	pin K1 = VCCO2;
	pin K2 = IOB_E48_3;
	pin K3 = GND;
	pin K4 = IOB_E46_0;
	pin K5 = IOB_E49_0;
	pin K6 = IOB_E55_0;
	pin K7 = IOB_E54_0;
	pin K8 = IOB_E60_0;
	pin K9 = IOB_E62_0;
	pin K10 = IOB_E64_0;
	pin K11 = IOB_E64_1;
	pin K12 = IOB_N53_2;
	pin K13 = IOB_N49_2;
	pin K14 = IOB_N49_3;
	pin K15 = IOB_N38_2;
	pin K16 = IOB_N38_3;
	pin K17 = NC;
	pin K18 = IOB_N31_3;
	pin K19 = IOB_N25_0;
	pin K20 = IOB_N21_0;
	pin K21 = IOB_N21_1;
	pin K22 = IOB_N8_0;
	pin K23 = IOB_N8_1;
	pin K24 = IOB_W62_1;
	pin K25 = IOB_W64_0;
	pin K26 = IOB_W58_1;
	pin K27 = IOB_W60_0;
	pin K28 = IOB_W56_0;
	pin K29 = IOB_W46_0;
	pin K30 = IOB_W48_2;
	pin K31 = IOB_W48_3;
	pin K32 = GND;
	pin K33 = IOB_W50_3;
	pin K34 = VCCO7;
	pin L1 = IOB_E40_2;
	pin L2 = IOB_E44_2;
	pin L3 = IOB_E46_2;
	pin L4 = IOB_E46_1;
	pin L5 = IOB_E49_1;
	pin L6 = IOB_E47_1;
	pin L7 = IOB_E54_1;
	pin L8 = IOB_E52_1;
	pin L9 = IOB_E58_0;
	pin L10 = IOB_E58_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = NC;
	pin L17 = NC;
	pin L18 = NC;
	pin L19 = NC;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W62_0;
	pin L26 = IOB_W58_0;
	pin L27 = IOB_W52_1;
	pin L28 = IOB_W56_1;
	pin L29 = IOB_W47_1;
	pin L30 = IOB_W46_1;
	pin L31 = IOB_W45_0;
	pin L32 = IOB_W44_2;
	pin L33 = IOB_W46_2;
	pin L34 = IOB_W42_2;
	pin M1 = IOB_E40_3;
	pin M2 = IOB_E44_3;
	pin M3 = IOB_E46_3;
	pin M4 = IOB_E45_0;
	pin M5 = GND;
	pin M6 = IOB_E47_0;
	pin M7 = IOB_E48_0;
	pin M8 = IOB_E52_0;
	pin M9 = IOB_E50_1;
	pin M10 = IOB_E56_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W54_1;
	pin M26 = IOB_W50_1;
	pin M27 = IOB_W52_0;
	pin M28 = IOB_W48_0;
	pin M29 = IOB_W47_0;
	pin M30 = GND;
	pin M31 = IOB_W45_1;
	pin M32 = IOB_W44_3;
	pin M33 = IOB_W46_3;
	pin M34 = IOB_W42_3;
	pin N1 = NC;
	pin N2 = IOB_E39_0;
	pin N3 = IOB_E41_0;
	pin N4 = IOB_E45_1;
	pin N5 = IOB_E42_2;
	pin N6 = IOB_E43_1;
	pin N7 = IOB_E48_1;
	pin N8 = IOB_E44_1;
	pin N9 = IOB_E50_0;
	pin N10 = IOB_E56_0;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W54_0;
	pin N26 = IOB_W50_0;
	pin N27 = IOB_W44_1;
	pin N28 = IOB_W48_1;
	pin N29 = IOB_W43_1;
	pin N30 = IOB_W41_0;
	pin N31 = IOB_W40_2;
	pin N32 = IOB_W37_0;
	pin N33 = IOB_W38_2;
	pin N34 = NC;
	pin P1 = NC;
	pin P2 = IOB_E39_1;
	pin P3 = IOB_E41_1;
	pin P4 = IOB_E38_2;
	pin P5 = IOB_E42_3;
	pin P6 = IOB_E43_0;
	pin P7 = GND;
	pin P8 = IOB_E44_0;
	pin P9 = IOB_E40_1;
	pin P10 = IOB_E42_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W42_1;
	pin P26 = IOB_W40_1;
	pin P27 = IOB_W44_0;
	pin P28 = GND;
	pin P29 = IOB_W43_0;
	pin P30 = IOB_W41_1;
	pin P31 = IOB_W40_3;
	pin P32 = IOB_W37_1;
	pin P33 = IOB_W38_3;
	pin P34 = NC;
	pin R1 = IOB_E36_2;
	pin R2 = GND;
	pin R3 = IOB_E37_0;
	pin R4 = IOB_E38_3;
	pin R5 = VCCO2;
	pin R6 = NC;
	pin R7 = NC;
	pin R8 = IOB_E38_1;
	pin R9 = IOB_E40_0;
	pin R10 = IOB_E42_0;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W42_0;
	pin R26 = IOB_W40_0;
	pin R27 = IOB_W38_1;
	pin R28 = IOB_W39_1;
	pin R29 = IOB_W39_0;
	pin R30 = VCCO7;
	pin R31 = NC;
	pin R32 = NC;
	pin R33 = GND;
	pin R34 = NC;
	pin T1 = VCCO2;
	pin T2 = IOB_E36_3;
	pin T3 = IOB_E37_1;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = IOB_E35_1;
	pin T7 = IOB_E36_0;
	pin T8 = IOB_E38_0;
	pin T9 = GND;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = NC;
	pin T25 = NC;
	pin T26 = GND;
	pin T27 = IOB_W38_0;
	pin T28 = IOB_W34_0;
	pin T29 = IOB_W35_1;
	pin T30 = IOB_W36_2;
	pin T31 = NC;
	pin T32 = NC;
	pin T33 = NC;
	pin T34 = VCCO7;
	pin U1 = IOB_E34_3;
	pin U2 = IOB_E34_2;
	pin U3 = IOB_E33_1;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = IOB_E35_0;
	pin U7 = IOB_E36_1;
	pin U8 = IOB_E34_0;
	pin U9 = IOB_E34_1;
	pin U10 = NC;
	pin U11 = NC;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = NC;
	pin U25 = NC;
	pin U26 = IOB_W36_1;
	pin U27 = IOB_W36_0;
	pin U28 = IOB_W34_1;
	pin U29 = IOB_W35_0;
	pin U30 = IOB_W36_3;
	pin U31 = IOB_W33_0;
	pin U32 = VCCAUX;
	pin U33 = IOB_W34_2;
	pin U34 = IOB_W34_3;
	pin V1 = IOB_E29_3;
	pin V2 = IOB_E29_2;
	pin V3 = VCCAUX;
	pin V4 = IOB_E33_0;
	pin V5 = IOB_E31_3;
	pin V6 = IOB_E32_3;
	pin V7 = IOB_E31_1;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = IOB_E30_3;
	pin V11 = NC;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = NC;
	pin V25 = NC;
	pin V26 = IOB_W31_0;
	pin V27 = IOB_W31_1;
	pin V28 = IOB_W29_1;
	pin V29 = NC;
	pin V30 = IOB_W31_3;
	pin V31 = IOB_W33_1;
	pin V32 = IOB_W32_2;
	pin V33 = IOB_W29_2;
	pin V34 = IOB_W29_3;
	pin W1 = VCCO3;
	pin W2 = NC;
	pin W3 = IOB_E29_1;
	pin W4 = NC;
	pin W5 = IOB_E31_2;
	pin W6 = IOB_E32_2;
	pin W7 = IOB_E31_0;
	pin W8 = NC;
	pin W9 = GND;
	pin W10 = IOB_E30_2;
	pin W11 = NC;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = NC;
	pin W25 = NC;
	pin W26 = GND;
	pin W27 = IOB_W25_1;
	pin W28 = IOB_W29_0;
	pin W29 = NC;
	pin W30 = IOB_W31_2;
	pin W31 = IOB_W30_3;
	pin W32 = IOB_W32_3;
	pin W33 = NC;
	pin W34 = VCCO6;
	pin Y1 = NC;
	pin Y2 = GND;
	pin Y3 = IOB_E29_0;
	pin Y4 = NC;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E28_3;
	pin Y7 = IOB_E27_1;
	pin Y8 = NC;
	pin Y9 = IOB_E24_2;
	pin Y10 = IOB_E26_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W21_1;
	pin Y26 = IOB_W23_1;
	pin Y27 = IOB_W25_0;
	pin Y28 = IOB_W27_0;
	pin Y29 = IOB_W27_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W30_2;
	pin Y32 = NC;
	pin Y33 = GND;
	pin Y34 = NC;
	pin AA1 = IOB_E25_3;
	pin AA2 = IOB_E23_3;
	pin AA3 = NC;
	pin AA4 = IOB_E27_3;
	pin AA5 = IOB_E25_1;
	pin AA6 = IOB_E28_2;
	pin AA7 = GND;
	pin AA8 = IOB_E27_0;
	pin AA9 = IOB_E24_3;
	pin AA10 = IOB_E26_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W21_0;
	pin AA26 = IOB_W23_0;
	pin AA27 = IOB_W20_3;
	pin AA28 = GND;
	pin AA29 = IOB_W25_3;
	pin AA30 = IOB_W28_2;
	pin AA31 = IOB_W26_3;
	pin AA32 = NC;
	pin AA33 = IOB_W27_3;
	pin AA34 = NC;
	pin AB1 = IOB_E25_2;
	pin AB2 = IOB_E23_2;
	pin AB3 = NC;
	pin AB4 = IOB_E27_2;
	pin AB5 = IOB_E25_0;
	pin AB6 = IOB_E23_1;
	pin AB7 = IOB_E20_3;
	pin AB8 = IOB_E19_0;
	pin AB9 = IOB_E16_3;
	pin AB10 = IOB_E18_3;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W13_1;
	pin AB26 = IOB_W17_1;
	pin AB27 = IOB_W20_2;
	pin AB28 = IOB_W19_1;
	pin AB29 = IOB_W25_2;
	pin AB30 = IOB_W28_3;
	pin AB31 = IOB_W26_2;
	pin AB32 = IOB_W22_3;
	pin AB33 = IOB_W27_2;
	pin AB34 = NC;
	pin AC1 = IOB_E22_2;
	pin AC2 = IOB_E19_3;
	pin AC3 = IOB_E21_3;
	pin AC4 = IOB_E21_1;
	pin AC5 = GND;
	pin AC6 = IOB_E23_0;
	pin AC7 = IOB_E20_2;
	pin AC8 = IOB_E19_1;
	pin AC9 = IOB_E16_2;
	pin AC10 = IOB_E18_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W13_0;
	pin AC26 = IOB_W17_0;
	pin AC27 = IOB_W15_1;
	pin AC28 = IOB_W19_0;
	pin AC29 = IOB_W17_3;
	pin AC30 = GND;
	pin AC31 = IOB_W24_2;
	pin AC32 = IOB_W22_2;
	pin AC33 = IOB_W21_3;
	pin AC34 = IOB_W23_3;
	pin AD1 = IOB_E22_3;
	pin AD2 = IOB_E19_2;
	pin AD3 = IOB_E21_2;
	pin AD4 = IOB_E21_0;
	pin AD5 = IOB_E17_3;
	pin AD6 = IOB_E15_1;
	pin AD7 = IOB_E12_3;
	pin AD8 = IOB_E11_0;
	pin AD9 = IOB_E14_3;
	pin AD10 = IOB_E4_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S38_1;
	pin AD17 = IOB_S38_0;
	pin AD18 = IOB_S25_3;
	pin AD19 = IOB_S25_2;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W1_1;
	pin AD26 = IOB_W11_1;
	pin AD27 = IOB_W15_0;
	pin AD28 = IOB_W10_3;
	pin AD29 = IOB_W17_2;
	pin AD30 = IOB_W16_3;
	pin AD31 = IOB_W24_3;
	pin AD32 = IOB_W14_3;
	pin AD33 = IOB_W21_2;
	pin AD34 = IOB_W23_2;
	pin AE1 = VCCO3;
	pin AE2 = IOB_E15_3;
	pin AE3 = GND;
	pin AE4 = IOB_E17_1;
	pin AE5 = IOB_E17_2;
	pin AE6 = IOB_E15_0;
	pin AE7 = IOB_E12_2;
	pin AE8 = IOB_E11_1;
	pin AE9 = IOB_E14_2;
	pin AE10 = IOB_E4_3;
	pin AE11 = IOB_E2_3;
	pin AE12 = IOB_S55_1;
	pin AE13 = IOB_S55_0;
	pin AE14 = IOB_S44_1;
	pin AE15 = IOB_S44_0;
	pin AE16 = NC;
	pin AE17 = NC;
	pin AE18 = NC;
	pin AE19 = NC;
	pin AE20 = IOB_S17_3;
	pin AE21 = IOB_S17_2;
	pin AE22 = IOB_S4_3;
	pin AE23 = IOB_S4_2;
	pin AE24 = IOB_W1_0;
	pin AE25 = IOB_W3_1;
	pin AE26 = IOB_W11_0;
	pin AE27 = IOB_W9_1;
	pin AE28 = IOB_W10_2;
	pin AE29 = IOB_W8_3;
	pin AE30 = IOB_W16_2;
	pin AE31 = IOB_W14_2;
	pin AE32 = GND;
	pin AE33 = IOB_W19_3;
	pin AE34 = VCCO6;
	pin AF1 = IOB_E15_2;
	pin AF2 = IOB_E13_3;
	pin AF3 = IOB_E13_1;
	pin AF4 = IOB_E17_0;
	pin AF5 = IOB_E11_3;
	pin AF6 = IOB_E8_3;
	pin AF7 = IOB_E7_1;
	pin AF8 = IOB_E10_3;
	pin AF9 = IOB_E10_2;
	pin AF10 = IOB_E1_1;
	pin AF11 = IOB_E2_2;
	pin AF12 = IOB_S51_1;
	pin AF13 = IOB_S51_0;
	pin AF14 = IOB_S42_1;
	pin AF15 = IOB_S42_0;
	pin AF16 = GND;
	pin AF17 = IOB_S32_3;
	pin AF18 = IOB_S31_0;
	pin AF19 = GND;
	pin AF20 = IOB_S21_3;
	pin AF21 = IOB_S21_2;
	pin AF22 = IOB_S10_3;
	pin AF23 = IOB_S10_2;
	pin AF24 = IOB_S6_2;
	pin AF25 = IOB_W3_0;
	pin AF26 = IOB_W5_1;
	pin AF27 = IOB_W9_0;
	pin AF28 = IOB_W7_1;
	pin AF29 = IOB_W8_2;
	pin AF30 = IOB_W7_3;
	pin AF31 = IOB_W11_2;
	pin AF32 = IOB_W12_2;
	pin AF33 = IOB_W18_2;
	pin AF34 = IOB_W19_2;
	pin AG1 = GND;
	pin AG2 = IOB_E13_2;
	pin AG3 = IOB_E13_0;
	pin AG4 = IOB_E9_1;
	pin AG5 = IOB_E11_2;
	pin AG6 = IOB_E8_2;
	pin AG7 = IOB_E7_0;
	pin AG8 = GND;
	pin AG9 = IOB_E1_0;
	pin AG10 = IOB_S62_1;
	pin AG11 = IOB_S53_1;
	pin AG12 = IOB_S53_0;
	pin AG13 = IOB_S46_1;
	pin AG14 = IOB_S46_0;
	pin AG15 = IOB_S40_1;
	pin AG16 = IOB_S40_0;
	pin AG17 = IOB_S32_2;
	pin AG18 = IOB_S31_1;
	pin AG19 = IOB_S23_3;
	pin AG20 = IOB_S23_2;
	pin AG21 = IOB_S14_3;
	pin AG22 = IOB_S14_2;
	pin AG23 = IOB_S6_3;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S1_2;
	pin AG26 = IOB_W5_0;
	pin AG27 = GND;
	pin AG28 = IOB_W7_0;
	pin AG29 = IOB_W4_3;
	pin AG30 = IOB_W7_2;
	pin AG31 = IOB_W11_3;
	pin AG32 = IOB_W12_3;
	pin AG33 = IOB_W18_3;
	pin AG34 = GND;
	pin AH1 = IOB_E9_3;
	pin AH2 = IOB_E5_3;
	pin AH3 = IOB_E7_3;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E9_0;
	pin AH6 = IOB_E3_1;
	pin AH7 = GND;
	pin AH8 = CCLK;
	pin AH9 = IOB_S56_1;
	pin AH10 = IOB_S56_0;
	pin AH11 = IOB_S62_0;
	pin AH12 = IOB_S49_0;
	pin AH13 = IOB_S49_1;
	pin AH14 = GND;
	pin AH15 = NC;
	pin AH16 = NC;
	pin AH17 = NC;
	pin AH18 = IOB_S27_2;
	pin AH19 = IOB_S27_3;
	pin AH20 = IOB_S24_2;
	pin AH21 = GND;
	pin AH22 = IOB_S12_2;
	pin AH23 = IOB_S12_3;
	pin AH24 = IOB_S11_3;
	pin AH25 = IOB_S11_2;
	pin AH26 = IOB_S8_3;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W4_2;
	pin AH30 = IOB_W1_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W6_3;
	pin AH33 = IOB_W13_3;
	pin AH34 = IOB_W15_3;
	pin AJ1 = IOB_E9_2;
	pin AJ2 = IOB_E5_2;
	pin AJ3 = IOB_E7_2;
	pin AJ4 = IOB_E5_1;
	pin AJ5 = IOB_E3_0;
	pin AJ6 = GND;
	pin AJ7 = DONE;
	pin AJ8 = IOB_S59_0;
	pin AJ9 = IOB_S57_0;
	pin AJ10 = IOB_S57_1;
	pin AJ11 = IOB_S48_1;
	pin AJ12 = IOB_S48_0;
	pin AJ13 = IOB_S43_1;
	pin AJ14 = IOB_S43_0;
	pin AJ15 = NC;
	pin AJ16 = IOB_S36_0;
	pin AJ17 = IOB_S36_1;
	pin AJ18 = IOB_S28_2;
	pin AJ19 = IOB_S28_3;
	pin AJ20 = IOB_S24_3;
	pin AJ21 = IOB_S20_3;
	pin AJ22 = IOB_S20_2;
	pin AJ23 = IOB_S19_2;
	pin AJ24 = IOB_S19_3;
	pin AJ25 = IOB_S8_2;
	pin AJ26 = IOB_S5_2;
	pin AJ27 = IOB_S5_3;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W3_2;
	pin AJ32 = IOB_W6_2;
	pin AJ33 = IOB_W13_2;
	pin AJ34 = IOB_W15_2;
	pin AK1 = IOB_E6_2;
	pin AK2 = IOB_E3_3;
	pin AK3 = IOB_E1_3;
	pin AK4 = IOB_E5_0;
	pin AK5 = GND;
	pin AK6 = PWRDWN_B;
	pin AK7 = IOB_S61_1;
	pin AK8 = IOB_S61_0;
	pin AK9 = IOB_S59_1;
	pin AK10 = IOB_S50_1;
	pin AK11 = IOB_S50_0;
	pin AK12 = GND;
	pin AK13 = IOB_S37_0;
	pin AK14 = IOB_S37_1;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S32_1;
	pin AK17 = IOB_S32_0;
	pin AK18 = IOB_S31_3;
	pin AK19 = IOB_S31_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S26_2;
	pin AK22 = IOB_S26_3;
	pin AK23 = GND;
	pin AK24 = IOB_S13_3;
	pin AK25 = IOB_S13_2;
	pin AK26 = IOB_S7_3;
	pin AK27 = IOB_S7_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = M2;
	pin AK30 = GND;
	pin AK31 = IOB_W3_3;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W5_3;
	pin AK34 = IOB_W9_3;
	pin AL1 = IOB_E6_3;
	pin AL2 = IOB_E3_2;
	pin AL3 = IOB_E1_2;
	pin AL4 = GND;
	pin AL5 = IOB_S62_2;
	pin AL6 = IOB_S59_3;
	pin AL7 = VCCO4;
	pin AL8 = IOB_S54_0;
	pin AL9 = IOB_S51_2;
	pin AL10 = IOB_S51_3;
	pin AL11 = IOB_S45_0;
	pin AL12 = IOB_S42_2;
	pin AL13 = IOB_S42_3;
	pin AL14 = NC;
	pin AL15 = NC;
	pin AL16 = IOB_S36_3;
	pin AL17 = IOB_S36_2;
	pin AL18 = IOB_S30_1;
	pin AL19 = IOB_S30_0;
	pin AL20 = NC;
	pin AL21 = NC;
	pin AL22 = IOB_S22_2;
	pin AL23 = IOB_S22_3;
	pin AL24 = IOB_S18_2;
	pin AL25 = IOB_S18_3;
	pin AL26 = IOB_S9_2;
	pin AL27 = IOB_S9_3;
	pin AL28 = VCCO5;
	pin AL29 = IOB_S2_2;
	pin AL30 = IOB_S1_1;
	pin AL31 = GND;
	pin AL32 = IOB_W2_2;
	pin AL33 = IOB_W5_2;
	pin AL34 = IOB_W9_2;
	pin AM1 = GND;
	pin AM2 = IOB_S57_2;
	pin AM3 = GND;
	pin AM4 = IOB_S62_3;
	pin AM5 = VCCAUX;
	pin AM6 = IOB_S59_2;
	pin AM7 = IOB_S58_0;
	pin AM8 = IOB_S58_1;
	pin AM9 = IOB_S54_1;
	pin AM10 = GND;
	pin AM11 = IOB_S45_1;
	pin AM12 = IOB_S41_0;
	pin AM13 = IOB_S41_1;
	pin AM14 = IOB_S35_0;
	pin AM15 = IOB_S35_1;
	pin AM16 = IOB_S33_3;
	pin AM17 = IOB_S33_2;
	pin AM18 = VCCAUX;
	pin AM19 = IOB_S27_1;
	pin AM20 = IOB_S27_0;
	pin AM21 = NC;
	pin AM22 = NC;
	pin AM23 = IOB_S21_0;
	pin AM24 = IOB_S21_1;
	pin AM25 = GND;
	pin AM26 = IOB_S10_0;
	pin AM27 = IOB_S10_1;
	pin AM28 = IOB_S4_1;
	pin AM29 = IOB_S4_0;
	pin AM30 = VCCAUX;
	pin AM31 = IOB_S1_0;
	pin AM32 = GND;
	pin AM33 = IOB_S6_1;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S57_3;
	pin AN4 = IOB_S55_2;
	pin AN5 = IOB_S55_3;
	pin AN6 = IOB_S52_0;
	pin AN7 = IOB_S52_1;
	pin AN8 = IOB_S46_2;
	pin AN9 = NC;
	pin AN10 = NC;
	pin AN11 = IOB_S44_2;
	pin AN12 = IOB_S44_3;
	pin AN13 = IOB_S39_0;
	pin AN14 = IOB_S39_1;
	pin AN15 = GND;
	pin AN16 = NC;
	pin AN17 = NC;
	pin AN18 = NC;
	pin AN19 = NC;
	pin AN20 = GND;
	pin AN21 = IOB_S25_0;
	pin AN22 = IOB_S25_1;
	pin AN23 = IOB_S19_0;
	pin AN24 = IOB_S19_1;
	pin AN25 = NC;
	pin AN26 = NC;
	pin AN27 = IOB_S17_1;
	pin AN28 = IOB_S14_0;
	pin AN29 = IOB_S14_1;
	pin AN30 = IOB_S8_0;
	pin AN31 = IOB_S8_1;
	pin AN32 = IOB_S6_0;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = GND;
	pin AP4 = IOB_S53_2;
	pin AP5 = IOB_S53_3;
	pin AP6 = IOB_S49_2;
	pin AP7 = IOB_S49_3;
	pin AP8 = GND;
	pin AP9 = IOB_S46_3;
	pin AP10 = VCCO4;
	pin AP11 = IOB_S40_2;
	pin AP12 = IOB_S40_3;
	pin AP13 = IOB_S38_2;
	pin AP14 = IOB_S38_3;
	pin AP15 = NC;
	pin AP16 = VCCO4;
	pin AP17 = NC;
	pin AP18 = NC;
	pin AP19 = VCCO5;
	pin AP20 = NC;
	pin AP21 = NC;
	pin AP22 = NC;
	pin AP23 = IOB_S23_0;
	pin AP24 = IOB_S23_1;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S17_0;
	pin AP27 = GND;
	pin AP28 = IOB_S15_2;
	pin AP29 = IOB_S15_3;
	pin AP30 = IOB_S12_0;
	pin AP31 = IOB_S12_1;
	pin AP32 = GND;
	pin AP33 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S20_3;
	vref IOB_S24_3;
	vref IOB_S27_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_S36_3;
	vref IOB_S39_0;
	vref IOB_S43_0;
	vref IOB_S48_0;
	vref IOB_S52_0;
	vref IOB_S56_0;
	vref IOB_S59_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N20_0;
	vref IOB_N24_0;
	vref IOB_N27_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
	vref IOB_N36_0;
	vref IOB_N39_3;
	vref IOB_N43_3;
	vref IOB_N48_3;
	vref IOB_N52_3;
	vref IOB_N56_3;
	vref IOB_N59_0;
}

// xc2v3000-fg676
bond BOND23 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N4_2;
	pin A4 = IOB_N6_2;
	pin A5 = IOB_N7_0;
	pin A6 = IOB_N8_2;
	pin A7 = IOB_N9_1;
	pin A8 = IOB_N9_0;
	pin A9 = IOB_N18_0;
	pin A10 = IOB_N22_1;
	pin A11 = IOB_N22_0;
	pin A12 = IOB_N35_3;
	pin A13 = IOB_N35_2;
	pin A14 = IOB_N36_3;
	pin A15 = IOB_N36_2;
	pin A16 = IOB_N40_1;
	pin A17 = IOB_N40_0;
	pin A18 = IOB_N46_1;
	pin A19 = IOB_N46_0;
	pin A20 = IOB_N56_3;
	pin A21 = IOB_N56_2;
	pin A22 = IOB_N59_3;
	pin A23 = IOB_N59_2;
	pin A24 = IOB_N62_3;
	pin A25 = IOB_N62_2;
	pin A26 = GND;
	pin B1 = IOB_N1_1;
	pin B2 = GND;
	pin B3 = IOB_N4_3;
	pin B4 = IOB_N6_3;
	pin B5 = IOB_N7_1;
	pin B6 = IOB_N8_3;
	pin B7 = VCCO0;
	pin B8 = IOB_N14_2;
	pin B9 = IOB_N18_1;
	pin B10 = VCCO0;
	pin B11 = IOB_N26_1;
	pin B12 = IOB_N26_0;
	pin B13 = GND;
	pin B14 = GND;
	pin B15 = IOB_N36_1;
	pin B16 = IOB_N41_3;
	pin B17 = VCCO1;
	pin B18 = IOB_N49_1;
	pin B19 = IOB_N54_3;
	pin B20 = VCCO1;
	pin B21 = IOB_N58_3;
	pin B22 = IOB_N58_2;
	pin B23 = IOB_N62_1;
	pin B24 = IOB_N62_0;
	pin B25 = GND;
	pin B26 = IOB_E64_3;
	pin C1 = IOB_W63_0;
	pin C2 = IOB_W63_1;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = DXP;
	pin C6 = IOB_N1_2;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N14_3;
	pin C9 = IOB_N19_3;
	pin C10 = IOB_N19_2;
	pin C11 = IOB_N25_2;
	pin C12 = IOB_N28_0;
	pin C13 = IOB_N31_0;
	pin C14 = VCCAUX;
	pin C15 = IOB_N36_0;
	pin C16 = IOB_N41_2;
	pin C17 = IOB_N43_3;
	pin C18 = IOB_N49_0;
	pin C19 = IOB_N54_2;
	pin C20 = IOB_N61_3;
	pin C21 = IOB_N59_1;
	pin C22 = NC;
	pin C23 = VCCBATT;
	pin C24 = GND;
	pin C25 = IOB_E63_1;
	pin C26 = IOB_E64_2;
	pin D1 = IOB_W62_2;
	pin D2 = IOB_W62_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = HSWAP_EN;
	pin D6 = IOB_N1_3;
	pin D7 = IOB_N2_1;
	pin D8 = IOB_N10_2;
	pin D9 = IOB_N15_1;
	pin D10 = IOB_N21_2;
	pin D11 = IOB_N25_3;
	pin D12 = IOB_N28_1;
	pin D13 = IOB_N31_1;
	pin D14 = IOB_N33_0;
	pin D15 = IOB_N37_3;
	pin D16 = IOB_N42_1;
	pin D17 = IOB_N43_2;
	pin D18 = IOB_N48_2;
	pin D19 = IOB_N55_1;
	pin D20 = IOB_N61_2;
	pin D21 = IOB_N59_0;
	pin D22 = TMS;
	pin D23 = GND;
	pin D24 = VCCAUX;
	pin D25 = IOB_E63_0;
	pin D26 = IOB_E60_3;
	pin E1 = IOB_W61_0;
	pin E2 = IOB_W61_1;
	pin E3 = IOB_W64_0;
	pin E4 = IOB_W64_1;
	pin E5 = GND;
	pin E6 = IOB_N5_1;
	pin E7 = IOB_N5_0;
	pin E8 = IOB_N10_3;
	pin E9 = IOB_N15_0;
	pin E10 = IOB_N21_3;
	pin E11 = IOB_N23_2;
	pin E12 = IOB_N27_0;
	pin E13 = IOB_N31_2;
	pin E14 = IOB_N33_1;
	pin E15 = IOB_N37_2;
	pin E16 = IOB_N42_0;
	pin E17 = IOB_N45_3;
	pin E18 = IOB_N48_3;
	pin E19 = IOB_N55_0;
	pin E20 = IOB_N57_1;
	pin E21 = TCK;
	pin E22 = GND;
	pin E23 = IOB_E62_3;
	pin E24 = IOB_E62_2;
	pin E25 = IOB_E58_3;
	pin E26 = IOB_E60_2;
	pin F1 = IOB_W57_1;
	pin F2 = IOB_W59_1;
	pin F3 = IOB_W59_0;
	pin F4 = IOB_W64_3;
	pin F5 = TDI;
	pin F6 = GND;
	pin F7 = DXN;
	pin F8 = IOB_N11_0;
	pin F9 = IOB_N17_3;
	pin F10 = IOB_N20_1;
	pin F11 = IOB_N23_3;
	pin F12 = IOB_N27_1;
	pin F13 = IOB_N31_3;
	pin F14 = IOB_N32_0;
	pin F15 = IOB_N38_1;
	pin F16 = IOB_N39_2;
	pin F17 = IOB_N45_2;
	pin F18 = IOB_N52_2;
	pin F19 = IOB_N52_3;
	pin F20 = IOB_N57_0;
	pin F21 = GND;
	pin F22 = TDO;
	pin F23 = IOB_E59_1;
	pin F24 = IOB_E59_0;
	pin F25 = IOB_E58_2;
	pin F26 = IOB_E52_3;
	pin G1 = IOB_W57_0;
	pin G2 = VCCO7;
	pin G3 = IOB_W58_2;
	pin G4 = IOB_W58_3;
	pin G5 = IOB_W64_2;
	pin G6 = IOB_N4_1;
	pin G7 = IOB_N4_0;
	pin G8 = IOB_N11_1;
	pin G9 = IOB_N17_2;
	pin G10 = IOB_N20_0;
	pin G11 = IOB_N24_1;
	pin G12 = IOB_N27_3;
	pin G13 = IOB_N30_3;
	pin G14 = IOB_N32_1;
	pin G15 = IOB_N38_0;
	pin G16 = IOB_N39_3;
	pin G17 = IOB_N44_0;
	pin G18 = IOB_N53_1;
	pin G19 = IOB_N53_0;
	pin G20 = IOB_E64_1;
	pin G21 = IOB_E61_1;
	pin G22 = IOB_E61_0;
	pin G23 = IOB_E56_3;
	pin G24 = IOB_E56_2;
	pin G25 = VCCO2;
	pin G26 = IOB_E52_2;
	pin H1 = IOB_W48_3;
	pin H2 = IOB_W56_2;
	pin H3 = IOB_W56_3;
	pin H4 = IOB_W51_1;
	pin H5 = IOB_W51_0;
	pin H6 = IOB_W60_2;
	pin H7 = IOB_W60_3;
	pin H8 = VCCINT;
	pin H9 = VCCO0;
	pin H10 = VCCO0;
	pin H11 = IOB_N24_0;
	pin H12 = IOB_N27_2;
	pin H13 = IOB_N30_2;
	pin H14 = IOB_N32_3;
	pin H15 = IOB_N32_2;
	pin H16 = IOB_N44_1;
	pin H17 = VCCO1;
	pin H18 = VCCO1;
	pin H19 = VCCINT;
	pin H20 = IOB_E64_0;
	pin H21 = IOB_E57_0;
	pin H22 = IOB_E57_1;
	pin H23 = IOB_E51_1;
	pin H24 = IOB_E51_0;
	pin H25 = IOB_E49_1;
	pin H26 = IOB_E49_0;
	pin J1 = IOB_W44_3;
	pin J2 = IOB_W48_2;
	pin J3 = IOB_W49_0;
	pin J4 = IOB_W49_1;
	pin J5 = IOB_W50_2;
	pin J6 = IOB_W50_3;
	pin J7 = IOB_W52_3;
	pin J8 = VCCO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO0;
	pin J12 = VCCO0;
	pin J13 = VCCO0;
	pin J14 = VCCO1;
	pin J15 = VCCO1;
	pin J16 = VCCO1;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO2;
	pin J20 = IOB_E50_2;
	pin J21 = IOB_E50_3;
	pin J22 = IOB_E48_3;
	pin J23 = IOB_E48_2;
	pin J24 = IOB_E45_1;
	pin J25 = IOB_E45_0;
	pin J26 = IOB_E43_1;
	pin K1 = IOB_W44_2;
	pin K2 = VCCO7;
	pin K3 = IOB_W45_0;
	pin K4 = IOB_W45_1;
	pin K5 = IOB_W46_2;
	pin K6 = IOB_W46_3;
	pin K7 = IOB_W52_2;
	pin K8 = VCCO7;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E46_3;
	pin K21 = IOB_E47_1;
	pin K22 = IOB_E47_0;
	pin K23 = IOB_E44_3;
	pin K24 = IOB_E44_2;
	pin K25 = VCCO2;
	pin K26 = IOB_E43_0;
	pin L1 = IOB_W41_0;
	pin L2 = IOB_W41_1;
	pin L3 = IOB_W43_0;
	pin L4 = IOB_W43_1;
	pin L5 = IOB_W42_2;
	pin L6 = IOB_W42_3;
	pin L7 = IOB_W47_1;
	pin L8 = IOB_W47_0;
	pin L9 = VCCO7;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = VCCO2;
	pin L19 = IOB_E40_3;
	pin L20 = IOB_E46_2;
	pin L21 = IOB_E42_2;
	pin L22 = IOB_E42_3;
	pin L23 = IOB_E39_1;
	pin L24 = IOB_E39_0;
	pin L25 = IOB_E41_1;
	pin L26 = IOB_E41_0;
	pin M1 = IOB_W37_0;
	pin M2 = IOB_W37_1;
	pin M3 = IOB_W39_0;
	pin M4 = IOB_W39_1;
	pin M5 = IOB_W38_2;
	pin M6 = IOB_W38_3;
	pin M7 = IOB_W40_2;
	pin M8 = IOB_W40_3;
	pin M9 = VCCO7;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO2;
	pin M19 = IOB_E40_2;
	pin M20 = IOB_E35_1;
	pin M21 = IOB_E38_2;
	pin M22 = IOB_E38_3;
	pin M23 = IOB_E37_1;
	pin M24 = IOB_E37_0;
	pin M25 = IOB_E36_3;
	pin M26 = IOB_E36_2;
	pin N1 = IOB_W33_1;
	pin N2 = GND;
	pin N3 = VCCAUX;
	pin N4 = IOB_W34_2;
	pin N5 = IOB_W34_3;
	pin N6 = IOB_W35_0;
	pin N7 = IOB_W35_1;
	pin N8 = IOB_W36_3;
	pin N9 = VCCO7;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO2;
	pin N19 = IOB_E30_2;
	pin N20 = IOB_E35_0;
	pin N21 = IOB_E34_2;
	pin N22 = IOB_E34_3;
	pin N23 = IOB_E33_0;
	pin N24 = IOB_E33_1;
	pin N25 = GND;
	pin N26 = IOB_E32_3;
	pin P1 = IOB_W33_0;
	pin P2 = GND;
	pin P3 = IOB_W32_3;
	pin P4 = IOB_W32_2;
	pin P5 = IOB_W31_1;
	pin P6 = IOB_W31_0;
	pin P7 = IOB_W30_3;
	pin P8 = IOB_W36_2;
	pin P9 = VCCO6;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO3;
	pin P19 = IOB_E30_3;
	pin P20 = IOB_E29_0;
	pin P21 = IOB_E29_1;
	pin P22 = IOB_E31_0;
	pin P23 = IOB_E31_1;
	pin P24 = VCCAUX;
	pin P25 = GND;
	pin P26 = IOB_E32_2;
	pin R1 = IOB_W29_1;
	pin R2 = IOB_W29_0;
	pin R3 = IOB_W28_3;
	pin R4 = IOB_W28_2;
	pin R5 = IOB_W27_1;
	pin R6 = IOB_W27_0;
	pin R7 = IOB_W30_2;
	pin R8 = IOB_W24_3;
	pin R9 = VCCO6;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO3;
	pin R19 = IOB_E27_0;
	pin R20 = IOB_E27_1;
	pin R21 = IOB_E25_0;
	pin R22 = IOB_E25_1;
	pin R23 = IOB_E26_2;
	pin R24 = IOB_E26_3;
	pin R25 = IOB_E28_2;
	pin R26 = IOB_E28_3;
	pin T1 = IOB_W25_1;
	pin T2 = IOB_W25_0;
	pin T3 = IOB_W26_3;
	pin T4 = IOB_W26_2;
	pin T5 = IOB_W23_0;
	pin T6 = IOB_W23_1;
	pin T7 = IOB_W20_3;
	pin T8 = IOB_W24_2;
	pin T9 = VCCO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = VCCO3;
	pin T19 = IOB_E23_0;
	pin T20 = IOB_E23_1;
	pin T21 = IOB_E21_0;
	pin T22 = IOB_E21_1;
	pin T23 = IOB_E22_2;
	pin T24 = IOB_E22_3;
	pin T25 = IOB_E24_2;
	pin T26 = IOB_E24_3;
	pin U1 = IOB_W19_1;
	pin U2 = VCCO6;
	pin U3 = IOB_W21_1;
	pin U4 = IOB_W21_0;
	pin U5 = IOB_W22_3;
	pin U6 = IOB_W22_2;
	pin U7 = IOB_W20_2;
	pin U8 = VCCO6;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO3;
	pin U20 = IOB_E14_3;
	pin U21 = IOB_E18_2;
	pin U22 = IOB_E18_3;
	pin U23 = IOB_E19_0;
	pin U24 = IOB_E19_1;
	pin U25 = VCCO3;
	pin U26 = IOB_E20_3;
	pin V1 = IOB_W19_0;
	pin V2 = IOB_W18_3;
	pin V3 = IOB_W18_2;
	pin V4 = IOB_W17_1;
	pin V5 = IOB_W17_0;
	pin V6 = IOB_W16_2;
	pin V7 = IOB_W16_3;
	pin V8 = VCCO6;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCO4;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E14_2;
	pin V21 = IOB_E9_1;
	pin V22 = IOB_E16_2;
	pin V23 = IOB_E16_3;
	pin V24 = IOB_E17_0;
	pin V25 = IOB_E17_1;
	pin V26 = IOB_E20_2;
	pin W1 = IOB_W15_1;
	pin W2 = IOB_W14_2;
	pin W3 = IOB_W14_3;
	pin W4 = IOB_W13_1;
	pin W5 = IOB_W13_0;
	pin W6 = IOB_W7_0;
	pin W7 = IOB_W7_1;
	pin W8 = VCCINT;
	pin W9 = VCCO5;
	pin W10 = VCCO5;
	pin W11 = IOB_S21_1;
	pin W12 = IOB_S30_0;
	pin W13 = IOB_S30_1;
	pin W14 = IOB_S33_3;
	pin W15 = IOB_S36_3;
	pin W16 = IOB_S36_2;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = VCCINT;
	pin W20 = IOB_S58_1;
	pin W21 = IOB_E9_0;
	pin W22 = IOB_E6_3;
	pin W23 = IOB_E6_2;
	pin W24 = IOB_E13_0;
	pin W25 = IOB_E13_1;
	pin W26 = IOB_E15_1;
	pin Y1 = IOB_W15_0;
	pin Y2 = VCCO6;
	pin Y3 = IOB_W9_1;
	pin Y4 = IOB_W9_0;
	pin Y5 = IOB_W6_3;
	pin Y6 = IOB_W6_2;
	pin Y7 = IOB_S4_0;
	pin Y8 = IOB_S4_1;
	pin Y9 = IOB_S10_0;
	pin Y10 = IOB_S21_0;
	pin Y11 = IOB_S20_3;
	pin Y12 = IOB_S25_0;
	pin Y13 = IOB_S31_0;
	pin Y14 = IOB_S33_2;
	pin Y15 = IOB_S37_1;
	pin Y16 = IOB_S39_0;
	pin Y17 = IOB_S46_2;
	pin Y18 = IOB_S46_3;
	pin Y19 = IOB_S62_0;
	pin Y20 = IOB_S62_1;
	pin Y21 = IOB_S58_0;
	pin Y22 = IOB_E1_1;
	pin Y23 = IOB_E7_0;
	pin Y24 = IOB_E7_1;
	pin Y25 = VCCO3;
	pin Y26 = IOB_E15_0;
	pin AA1 = IOB_W8_3;
	pin AA2 = IOB_W8_2;
	pin AA3 = IOB_W5_1;
	pin AA4 = IOB_W5_0;
	pin AA5 = M1;
	pin AA6 = GND;
	pin AA7 = IOB_S2_2;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S10_1;
	pin AA10 = IOB_S17_0;
	pin AA11 = IOB_S20_2;
	pin AA12 = IOB_S25_1;
	pin AA13 = IOB_S31_1;
	pin AA14 = IOB_S32_3;
	pin AA15 = IOB_S37_0;
	pin AA16 = IOB_S39_1;
	pin AA17 = IOB_S43_1;
	pin AA18 = IOB_S48_1;
	pin AA19 = IOB_S53_3;
	pin AA20 = IOB_S61_1;
	pin AA21 = GND;
	pin AA22 = IOB_E1_0;
	pin AA23 = IOB_E2_2;
	pin AA24 = IOB_E2_3;
	pin AA25 = IOB_E8_2;
	pin AA26 = IOB_E8_3;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = IOB_W1_3;
	pin AB4 = IOB_W1_2;
	pin AB5 = GND;
	pin AB6 = IOB_S1_1;
	pin AB7 = IOB_S2_3;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S11_3;
	pin AB10 = IOB_S17_1;
	pin AB11 = IOB_S22_2;
	pin AB12 = IOB_S26_2;
	pin AB13 = IOB_S31_2;
	pin AB14 = IOB_S32_2;
	pin AB15 = IOB_S36_1;
	pin AB16 = IOB_S40_3;
	pin AB17 = IOB_S43_0;
	pin AB18 = IOB_S48_0;
	pin AB19 = IOB_S53_2;
	pin AB20 = IOB_S61_0;
	pin AB21 = CCLK;
	pin AB22 = GND;
	pin AB23 = IOB_E1_2;
	pin AB24 = IOB_E1_3;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = VCCAUX;
	pin AC4 = GND;
	pin AC5 = IOB_S1_0;
	pin AC6 = IOB_S1_2;
	pin AC7 = IOB_S7_3;
	pin AC8 = IOB_S12_0;
	pin AC9 = IOB_S11_2;
	pin AC10 = IOB_S15_2;
	pin AC11 = IOB_S22_3;
	pin AC12 = IOB_S26_3;
	pin AC13 = IOB_S31_3;
	pin AC14 = IOB_S32_1;
	pin AC15 = IOB_S36_0;
	pin AC16 = IOB_S40_2;
	pin AC17 = IOB_S42_3;
	pin AC18 = IOB_S45_1;
	pin AC19 = IOB_S51_3;
	pin AC20 = IOB_S52_0;
	pin AC21 = IOB_S62_2;
	pin AC22 = IOB_S59_3;
	pin AC23 = GND;
	pin AC24 = VCCAUX;
	pin AC25 = IOB_E4_2;
	pin AC26 = IOB_E4_3;
	pin AD1 = IOB_W2_3;
	pin AD2 = IOB_W2_2;
	pin AD3 = GND;
	pin AD4 = M0;
	pin AD5 = M2;
	pin AD6 = IOB_S1_3;
	pin AD7 = IOB_S7_2;
	pin AD8 = IOB_S12_1;
	pin AD9 = IOB_S18_2;
	pin AD10 = IOB_S15_3;
	pin AD11 = IOB_S23_0;
	pin AD12 = IOB_S27_0;
	pin AD13 = VCCAUX;
	pin AD14 = IOB_S32_0;
	pin AD15 = IOB_S35_1;
	pin AD16 = IOB_S38_3;
	pin AD17 = IOB_S42_2;
	pin AD18 = IOB_S45_0;
	pin AD19 = IOB_S51_2;
	pin AD20 = IOB_S52_1;
	pin AD21 = IOB_S62_3;
	pin AD22 = DONE;
	pin AD23 = PWRDWN_B;
	pin AD24 = GND;
	pin AD25 = IOB_E3_0;
	pin AD26 = IOB_E3_1;
	pin AE1 = IOB_W1_1;
	pin AE2 = GND;
	pin AE3 = IOB_S4_2;
	pin AE4 = IOB_S5_2;
	pin AE5 = IOB_S6_0;
	pin AE6 = IOB_S9_2;
	pin AE7 = VCCO5;
	pin AE8 = IOB_S14_1;
	pin AE9 = IOB_S18_3;
	pin AE10 = VCCO5;
	pin AE11 = IOB_S23_1;
	pin AE12 = IOB_S27_1;
	pin AE13 = GND;
	pin AE14 = GND;
	pin AE15 = IOB_S35_0;
	pin AE16 = IOB_S38_2;
	pin AE17 = VCCO4;
	pin AE18 = IOB_S44_3;
	pin AE19 = IOB_S49_3;
	pin AE20 = VCCO4;
	pin AE21 = IOB_S59_2;
	pin AE22 = IOB_S55_3;
	pin AE23 = IOB_S56_1;
	pin AE24 = IOB_S57_3;
	pin AE25 = GND;
	pin AE26 = IOB_S59_1;
	pin AF1 = GND;
	pin AF2 = IOB_W1_0;
	pin AF3 = IOB_S4_3;
	pin AF4 = IOB_S5_3;
	pin AF5 = IOB_S6_1;
	pin AF6 = IOB_S9_3;
	pin AF7 = IOB_S14_0;
	pin AF8 = IOB_S19_0;
	pin AF9 = IOB_S19_1;
	pin AF10 = IOB_S24_2;
	pin AF11 = IOB_S24_3;
	pin AF12 = IOB_S27_2;
	pin AF13 = IOB_S27_3;
	pin AF14 = IOB_S28_2;
	pin AF15 = IOB_S28_3;
	pin AF16 = IOB_S41_0;
	pin AF17 = IOB_S41_1;
	pin AF18 = IOB_S44_2;
	pin AF19 = IOB_S49_2;
	pin AF20 = IOB_S54_0;
	pin AF21 = IOB_S54_1;
	pin AF22 = IOB_S55_2;
	pin AF23 = IOB_S56_0;
	pin AF24 = IOB_S57_2;
	pin AF25 = IOB_S59_0;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S20_3;
	vref IOB_S24_3;
	vref IOB_S27_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_S36_3;
	vref IOB_S39_0;
	vref IOB_S43_0;
	vref IOB_S48_0;
	vref IOB_S52_0;
	vref IOB_S56_0;
	vref IOB_S59_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N20_0;
	vref IOB_N24_0;
	vref IOB_N27_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
	vref IOB_N36_0;
	vref IOB_N39_3;
	vref IOB_N43_3;
	vref IOB_N48_3;
	vref IOB_N52_3;
	vref IOB_N56_3;
	vref IOB_N59_0;
}

// xq2v3000-cg717 xqr2v3000-cg717
bond BOND24 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A3 = IOB_N1_2;
	pin A4 = IOB_N1_0;
	pin A5 = IOB_N4_2;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N14_3;
	pin A9 = IOB_N14_2;
	pin A10 = IOB_N19_2;
	pin A11 = IOB_N23_2;
	pin A12 = IOB_N26_0;
	pin A13 = IOB_N30_2;
	pin A14 = GND;
	pin A15 = IOB_N32_1;
	pin A16 = IOB_N37_3;
	pin A17 = IOB_N41_3;
	pin A18 = IOB_N44_1;
	pin A19 = IOB_N49_1;
	pin A20 = IOB_N49_0;
	pin A21 = IOB_N57_1;
	pin A22 = IOB_N58_3;
	pin A23 = IOB_N61_3;
	pin A24 = IOB_N62_3;
	pin A25 = IOB_N62_1;
	pin B2 = GND;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N1_1;
	pin B5 = IOB_N4_3;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N9_1;
	pin B8 = GND;
	pin B9 = IOB_N13_0;
	pin B10 = IOB_N19_3;
	pin B11 = IOB_N23_3;
	pin B12 = IOB_N26_1;
	pin B13 = IOB_N30_3;
	pin B14 = VCCAUX;
	pin B15 = IOB_N32_0;
	pin B16 = IOB_N37_2;
	pin B17 = IOB_N41_2;
	pin B18 = IOB_N44_0;
	pin B19 = IOB_N50_3;
	pin B20 = GND;
	pin B21 = IOB_N57_0;
	pin B22 = IOB_N58_2;
	pin B23 = IOB_N61_2;
	pin B24 = IOB_N62_2;
	pin B25 = IOB_N62_0;
	pin B26 = GND;
	pin C1 = IOB_W63_1;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = PROG_B;
	pin C5 = IOB_N2_1;
	pin C6 = IOB_N2_0;
	pin C7 = IOB_N8_3;
	pin C8 = IOB_N8_2;
	pin C9 = IOB_N13_1;
	pin C10 = IOB_N18_0;
	pin C11 = IOB_N22_0;
	pin C12 = VCCO0;
	pin C13 = IOB_N31_3;
	pin C14 = IOB_N31_2;
	pin C15 = IOB_N33_1;
	pin C16 = VCCO1;
	pin C17 = IOB_N42_1;
	pin C18 = IOB_N45_3;
	pin C19 = IOB_N50_2;
	pin C20 = IOB_N54_3;
	pin C21 = IOB_N54_2;
	pin C22 = IOB_N59_3;
	pin C23 = IOB_N59_2;
	pin C24 = NC;
	pin C25 = GND;
	pin C26 = VCCAUX;
	pin C27 = IOB_E64_3;
	pin D1 = IOB_W63_0;
	pin D2 = IOB_W64_2;
	pin D3 = IOB_W64_3;
	pin D4 = GND;
	pin D5 = HSWAP_EN;
	pin D6 = IOB_N4_0;
	pin D7 = VCCO0;
	pin D8 = IOB_N6_2;
	pin D9 = IOB_N12_2;
	pin D10 = IOB_N18_1;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N25_2;
	pin D13 = IOB_N28_0;
	pin D14 = GND;
	pin D15 = IOB_N33_0;
	pin D16 = IOB_N38_1;
	pin D17 = IOB_N42_0;
	pin D18 = IOB_N45_2;
	pin D19 = IOB_N51_1;
	pin D20 = IOB_N55_1;
	pin D21 = VCCO1;
	pin D22 = IOB_N59_1;
	pin D23 = VCCBATT;
	pin D24 = GND;
	pin D25 = IOB_E64_1;
	pin D26 = IOB_E64_0;
	pin D27 = IOB_E64_2;
	pin E1 = IOB_W62_2;
	pin E2 = IOB_W62_3;
	pin E3 = IOB_W64_0;
	pin E4 = IOB_W64_1;
	pin E5 = GND;
	pin E6 = IOB_N4_1;
	pin E7 = IOB_N6_3;
	pin E8 = IOB_N7_0;
	pin E9 = IOB_N12_3;
	pin E10 = IOB_N17_2;
	pin E11 = GND;
	pin E12 = IOB_N25_3;
	pin E13 = IOB_N28_1;
	pin E14 = IOB_N31_0;
	pin E15 = IOB_N35_3;
	pin E16 = IOB_N38_0;
	pin E17 = GND;
	pin E18 = IOB_N46_1;
	pin E19 = IOB_N51_0;
	pin E20 = IOB_N56_3;
	pin E21 = IOB_N55_0;
	pin E22 = IOB_N59_0;
	pin E23 = GND;
	pin E24 = IOB_E63_1;
	pin E25 = IOB_E63_0;
	pin E26 = IOB_E62_3;
	pin E27 = IOB_E62_2;
	pin F1 = IOB_W57_1;
	pin F2 = IOB_W59_0;
	pin F3 = IOB_W59_1;
	pin F4 = IOB_W61_0;
	pin F5 = IOB_W61_1;
	pin F6 = GND;
	pin F7 = DXP;
	pin F8 = IOB_N7_1;
	pin F9 = IOB_N11_1;
	pin F10 = IOB_N17_3;
	pin F11 = IOB_N21_3;
	pin F12 = IOB_N21_2;
	pin F13 = IOB_N27_0;
	pin F14 = IOB_N31_1;
	pin F15 = IOB_N35_2;
	pin F16 = IOB_N39_3;
	pin F17 = IOB_N39_2;
	pin F18 = IOB_N46_0;
	pin F19 = IOB_N52_3;
	pin F20 = IOB_N56_2;
	pin F21 = TMS;
	pin F22 = GND;
	pin F23 = IOB_E61_1;
	pin F24 = IOB_E61_0;
	pin F25 = IOB_E60_3;
	pin F26 = IOB_E60_2;
	pin F27 = IOB_E59_1;
	pin G1 = IOB_W57_0;
	pin G2 = IOB_W58_2;
	pin G3 = IOB_W58_3;
	pin G4 = VCCO7;
	pin G5 = IOB_W60_2;
	pin G6 = IOB_W60_3;
	pin G7 = GND;
	pin G8 = DXN;
	pin G9 = IOB_N11_0;
	pin G10 = IOB_N15_1;
	pin G11 = IOB_N20_1;
	pin G12 = VCCO0;
	pin G13 = IOB_N27_1;
	pin G14 = IOB_N32_3;
	pin G15 = IOB_N36_3;
	pin G16 = VCCO1;
	pin G17 = IOB_N43_2;
	pin G18 = IOB_N43_3;
	pin G19 = IOB_N52_2;
	pin G20 = TCK;
	pin G21 = GND;
	pin G22 = TDO;
	pin G23 = IOB_E58_3;
	pin G24 = VCCO2;
	pin G25 = IOB_E57_1;
	pin G26 = IOB_E57_0;
	pin G27 = IOB_E59_0;
	pin H1 = IOB_W50_3;
	pin H2 = GND;
	pin H3 = IOB_W53_0;
	pin H4 = IOB_W53_1;
	pin H5 = IOB_W55_0;
	pin H6 = IOB_W55_1;
	pin H7 = TDI;
	pin H8 = GND;
	pin H9 = IOB_N10_3;
	pin H10 = IOB_N15_0;
	pin H11 = IOB_N20_0;
	pin H12 = IOB_N24_1;
	pin H13 = IOB_N27_2;
	pin H14 = IOB_N32_2;
	pin H15 = IOB_N36_2;
	pin H16 = IOB_N40_1;
	pin H17 = IOB_N40_0;
	pin H18 = IOB_N48_2;
	pin H19 = IOB_N48_3;
	pin H20 = GND;
	pin H21 = IOB_E56_3;
	pin H22 = IOB_E55_1;
	pin H23 = IOB_E58_2;
	pin H24 = IOB_E54_3;
	pin H25 = IOB_E54_2;
	pin H26 = GND;
	pin H27 = IOB_E53_1;
	pin J1 = IOB_W50_2;
	pin J2 = IOB_W51_0;
	pin J3 = IOB_W51_1;
	pin J4 = IOB_W52_3;
	pin J5 = IOB_W54_2;
	pin J6 = IOB_W54_3;
	pin J7 = IOB_W56_2;
	pin J8 = IOB_W56_3;
	pin J9 = IOB_N10_2;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = IOB_N24_0;
	pin J13 = IOB_N27_3;
	pin J14 = GND;
	pin J15 = IOB_N36_1;
	pin J16 = IOB_N36_0;
	pin J17 = VCCO1;
	pin J18 = VCCO1;
	pin J19 = IOB_N53_1;
	pin J20 = IOB_N53_0;
	pin J21 = IOB_E56_2;
	pin J22 = IOB_E55_0;
	pin J23 = IOB_E52_3;
	pin J24 = IOB_E52_2;
	pin J25 = IOB_E51_1;
	pin J26 = IOB_E51_0;
	pin J27 = IOB_E53_0;
	pin K1 = IOB_W45_0;
	pin K2 = IOB_W45_1;
	pin K3 = IOB_W52_2;
	pin K4 = IOB_W46_2;
	pin K5 = IOB_W46_3;
	pin K6 = IOB_W48_2;
	pin K7 = IOB_W48_3;
	pin K8 = IOB_W49_1;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCO0;
	pin K12 = VCCO0;
	pin K13 = VCCO0;
	pin K14 = VCCINT;
	pin K15 = VCCO1;
	pin K16 = VCCO1;
	pin K17 = VCCO1;
	pin K18 = VCCINT;
	pin K19 = VCCO2;
	pin K20 = IOB_E50_3;
	pin K21 = IOB_E50_2;
	pin K22 = IOB_E49_1;
	pin K23 = IOB_E49_0;
	pin K24 = IOB_E48_3;
	pin K25 = IOB_E48_2;
	pin K26 = IOB_E47_1;
	pin K27 = IOB_E47_0;
	pin L1 = IOB_W43_0;
	pin L2 = IOB_W43_1;
	pin L3 = IOB_W44_2;
	pin L4 = IOB_W44_3;
	pin L5 = GND;
	pin L6 = IOB_W47_0;
	pin L7 = IOB_W47_1;
	pin L8 = IOB_W49_0;
	pin L9 = VCCO7;
	pin L10 = VCCO7;
	pin L11 = VCCINT;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCO2;
	pin L19 = VCCO2;
	pin L20 = IOB_E46_3;
	pin L21 = IOB_E45_1;
	pin L22 = IOB_E45_0;
	pin L23 = GND;
	pin L24 = IOB_E44_3;
	pin L25 = IOB_E44_2;
	pin L26 = IOB_E43_1;
	pin L27 = IOB_E43_0;
	pin M1 = IOB_W40_2;
	pin M2 = IOB_W40_3;
	pin M3 = VCCO7;
	pin M4 = IOB_W41_0;
	pin M5 = IOB_W41_1;
	pin M6 = IOB_W39_1;
	pin M7 = VCCO7;
	pin M8 = IOB_W42_2;
	pin M9 = IOB_W42_3;
	pin M10 = VCCO7;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCINT;
	pin M18 = VCCO2;
	pin M19 = IOB_E42_3;
	pin M20 = IOB_E46_2;
	pin M21 = VCCO2;
	pin M22 = IOB_E41_1;
	pin M23 = IOB_E41_0;
	pin M24 = IOB_E40_3;
	pin M25 = VCCO2;
	pin M26 = IOB_E39_1;
	pin M27 = IOB_E39_0;
	pin N1 = IOB_W35_0;
	pin N2 = IOB_W35_1;
	pin N3 = IOB_W36_2;
	pin N4 = IOB_W36_3;
	pin N5 = IOB_W39_0;
	pin N6 = IOB_W37_0;
	pin N7 = IOB_W37_1;
	pin N8 = IOB_W38_3;
	pin N9 = IOB_W38_2;
	pin N10 = VCCO7;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = VCCO2;
	pin N19 = IOB_E42_2;
	pin N20 = IOB_E38_3;
	pin N21 = IOB_E38_2;
	pin N22 = IOB_E37_1;
	pin N23 = IOB_E37_0;
	pin N24 = IOB_E40_2;
	pin N25 = IOB_E36_3;
	pin N26 = IOB_E35_1;
	pin N27 = IOB_E35_0;
	pin P1 = GND;
	pin P2 = VCCAUX;
	pin P3 = IOB_W31_1;
	pin P4 = GND;
	pin P5 = IOB_W33_0;
	pin P6 = IOB_W33_1;
	pin P7 = IOB_W34_2;
	pin P8 = IOB_W34_3;
	pin P9 = GND;
	pin P10 = VCCINT;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCINT;
	pin P18 = VCCINT;
	pin P19 = GND;
	pin P20 = IOB_E34_3;
	pin P21 = IOB_E34_2;
	pin P22 = IOB_E33_1;
	pin P23 = IOB_E33_0;
	pin P24 = GND;
	pin P25 = IOB_E36_2;
	pin P26 = VCCAUX;
	pin P27 = GND;
	pin R1 = IOB_W32_3;
	pin R2 = IOB_W32_2;
	pin R3 = IOB_W31_0;
	pin R4 = IOB_W27_1;
	pin R5 = IOB_W30_2;
	pin R6 = IOB_W30_3;
	pin R7 = IOB_W29_0;
	pin R8 = IOB_W29_1;
	pin R9 = IOB_W25_1;
	pin R10 = VCCO6;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCO3;
	pin R19 = IOB_E28_2;
	pin R20 = IOB_E28_3;
	pin R21 = IOB_E29_0;
	pin R22 = IOB_E29_1;
	pin R23 = IOB_E30_3;
	pin R24 = IOB_E31_0;
	pin R25 = IOB_E31_1;
	pin R26 = IOB_E32_2;
	pin R27 = IOB_E32_3;
	pin T1 = IOB_W28_3;
	pin T2 = IOB_W28_2;
	pin T3 = VCCO6;
	pin T4 = IOB_W27_0;
	pin T5 = IOB_W26_2;
	pin T6 = IOB_W26_3;
	pin T7 = VCCO6;
	pin T8 = IOB_W21_1;
	pin T9 = IOB_W25_0;
	pin T10 = VCCO6;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO3;
	pin T19 = IOB_E24_2;
	pin T20 = IOB_E24_3;
	pin T21 = VCCO3;
	pin T22 = IOB_E25_1;
	pin T23 = IOB_E30_2;
	pin T24 = IOB_E26_3;
	pin T25 = VCCO3;
	pin T26 = IOB_E27_0;
	pin T27 = IOB_E27_1;
	pin U1 = IOB_W24_3;
	pin U2 = IOB_W24_2;
	pin U3 = IOB_W23_1;
	pin U4 = IOB_W23_0;
	pin U5 = GND;
	pin U6 = IOB_W22_2;
	pin U7 = IOB_W22_3;
	pin U8 = IOB_W21_0;
	pin U9 = VCCO6;
	pin U10 = VCCO6;
	pin U11 = VCCINT;
	pin U12 = VCCINT;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = VCCO3;
	pin U19 = VCCO3;
	pin U20 = IOB_E21_0;
	pin U21 = IOB_E21_1;
	pin U22 = IOB_E25_0;
	pin U23 = GND;
	pin U24 = IOB_E26_2;
	pin U25 = IOB_E22_3;
	pin U26 = IOB_E23_0;
	pin U27 = IOB_E23_1;
	pin V1 = IOB_W20_3;
	pin V2 = IOB_W20_2;
	pin V3 = IOB_W19_1;
	pin V4 = IOB_W19_0;
	pin V5 = IOB_W18_2;
	pin V6 = IOB_W18_3;
	pin V7 = IOB_W17_0;
	pin V8 = IOB_W17_1;
	pin V9 = VCCO6;
	pin V10 = VCCINT;
	pin V11 = VCCO5;
	pin V12 = VCCO5;
	pin V13 = VCCO5;
	pin V14 = VCCINT;
	pin V15 = VCCO4;
	pin V16 = VCCO4;
	pin V17 = VCCO4;
	pin V18 = VCCINT;
	pin V19 = VCCO3;
	pin V20 = IOB_E17_0;
	pin V21 = IOB_E17_1;
	pin V22 = IOB_E18_3;
	pin V23 = IOB_E19_0;
	pin V24 = IOB_E19_1;
	pin V25 = IOB_E22_2;
	pin V26 = IOB_E20_2;
	pin V27 = IOB_E20_3;
	pin W1 = IOB_W11_1;
	pin W2 = IOB_W16_3;
	pin W3 = IOB_W16_2;
	pin W4 = IOB_W15_1;
	pin W5 = IOB_W15_0;
	pin W6 = IOB_W14_2;
	pin W7 = IOB_W14_3;
	pin W8 = IOB_W13_0;
	pin W9 = IOB_W13_1;
	pin W10 = VCCO5;
	pin W11 = VCCO5;
	pin W12 = IOB_S27_0;
	pin W13 = IOB_S27_1;
	pin W14 = GND;
	pin W15 = IOB_S36_3;
	pin W16 = IOB_S39_0;
	pin W17 = VCCO4;
	pin W18 = VCCO4;
	pin W19 = IOB_E11_1;
	pin W20 = IOB_E13_0;
	pin W21 = IOB_E13_1;
	pin W22 = IOB_E18_2;
	pin W23 = IOB_E14_2;
	pin W24 = IOB_E14_3;
	pin W25 = IOB_E15_0;
	pin W26 = IOB_E15_1;
	pin W27 = IOB_E16_3;
	pin Y1 = IOB_W11_0;
	pin Y2 = GND;
	pin Y3 = IOB_W10_3;
	pin Y4 = IOB_W10_2;
	pin Y5 = IOB_W9_0;
	pin Y6 = IOB_W9_1;
	pin Y7 = M1;
	pin Y8 = GND;
	pin Y9 = IOB_S15_3;
	pin Y10 = IOB_S15_2;
	pin Y11 = IOB_S23_0;
	pin Y12 = IOB_S23_1;
	pin Y13 = IOB_S27_2;
	pin Y14 = IOB_S32_1;
	pin Y15 = IOB_S36_2;
	pin Y16 = IOB_S39_1;
	pin Y17 = IOB_S43_0;
	pin Y18 = IOB_S48_0;
	pin Y19 = IOB_E11_0;
	pin Y20 = GND;
	pin Y21 = IOB_E8_2;
	pin Y22 = IOB_E8_3;
	pin Y23 = IOB_E9_1;
	pin Y24 = IOB_E10_2;
	pin Y25 = IOB_E10_3;
	pin Y26 = GND;
	pin Y27 = IOB_E16_2;
	pin AA1 = IOB_W6_3;
	pin AA2 = IOB_W8_3;
	pin AA3 = IOB_W8_2;
	pin AA4 = VCCO6;
	pin AA5 = IOB_W7_0;
	pin AA6 = IOB_W7_1;
	pin AA7 = GND;
	pin AA8 = IOB_S8_0;
	pin AA9 = IOB_S11_2;
	pin AA10 = IOB_S20_3;
	pin AA11 = IOB_S20_2;
	pin AA12 = VCCO5;
	pin AA13 = IOB_S27_3;
	pin AA14 = IOB_S32_0;
	pin AA15 = IOB_S36_0;
	pin AA16 = VCCO4;
	pin AA17 = IOB_S43_1;
	pin AA18 = IOB_S48_1;
	pin AA19 = IOB_S51_2;
	pin AA20 = IOB_S54_0;
	pin AA21 = GND;
	pin AA22 = CCLK;
	pin AA23 = IOB_E9_0;
	pin AA24 = VCCO3;
	pin AA25 = IOB_E6_2;
	pin AA26 = IOB_E6_3;
	pin AA27 = IOB_E7_1;
	pin AB1 = IOB_W6_2;
	pin AB2 = IOB_W5_1;
	pin AB3 = IOB_W5_0;
	pin AB4 = IOB_W4_3;
	pin AB5 = IOB_W4_2;
	pin AB6 = GND;
	pin AB7 = IOB_S6_0;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S11_3;
	pin AB10 = IOB_S17_0;
	pin AB11 = IOB_S24_2;
	pin AB12 = IOB_S24_3;
	pin AB13 = IOB_S28_2;
	pin AB14 = IOB_S31_2;
	pin AB15 = IOB_S36_1;
	pin AB16 = IOB_S42_2;
	pin AB17 = IOB_S42_3;
	pin AB18 = IOB_S46_3;
	pin AB19 = IOB_S51_3;
	pin AB20 = IOB_S54_1;
	pin AB21 = IOB_S57_2;
	pin AB22 = GND;
	pin AB23 = IOB_E4_2;
	pin AB24 = IOB_E4_3;
	pin AB25 = IOB_E5_0;
	pin AB26 = IOB_E5_1;
	pin AB27 = IOB_E7_0;
	pin AC1 = IOB_W3_1;
	pin AC2 = IOB_W3_0;
	pin AC3 = IOB_W2_3;
	pin AC4 = IOB_W2_2;
	pin AC5 = GND;
	pin AC6 = M0;
	pin AC7 = IOB_S6_1;
	pin AC8 = IOB_S9_2;
	pin AC9 = IOB_S12_0;
	pin AC10 = IOB_S17_1;
	pin AC11 = GND;
	pin AC12 = IOB_S25_0;
	pin AC13 = IOB_S28_3;
	pin AC14 = IOB_S31_3;
	pin AC15 = IOB_S35_1;
	pin AC16 = IOB_S38_3;
	pin AC17 = GND;
	pin AC18 = IOB_S46_2;
	pin AC19 = IOB_S50_1;
	pin AC20 = IOB_S53_3;
	pin AC21 = IOB_S57_3;
	pin AC22 = DONE;
	pin AC23 = GND;
	pin AC24 = IOB_E2_2;
	pin AC25 = IOB_E2_3;
	pin AC26 = IOB_E3_0;
	pin AC27 = IOB_E3_1;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_3;
	pin AD3 = IOB_W1_2;
	pin AD4 = GND;
	pin AD5 = IOB_S2_2;
	pin AD6 = IOB_S4_2;
	pin AD7 = VCCO5;
	pin AD8 = IOB_S9_3;
	pin AD9 = IOB_S12_1;
	pin AD10 = IOB_S18_2;
	pin AD11 = IOB_S21_0;
	pin AD12 = IOB_S25_1;
	pin AD13 = IOB_S30_0;
	pin AD14 = GND;
	pin AD15 = IOB_S35_0;
	pin AD16 = IOB_S38_2;
	pin AD17 = IOB_S41_1;
	pin AD18 = IOB_S45_1;
	pin AD19 = IOB_S50_0;
	pin AD20 = IOB_S53_2;
	pin AD21 = VCCO4;
	pin AD22 = IOB_S59_1;
	pin AD23 = IOB_S61_1;
	pin AD24 = GND;
	pin AD25 = IOB_E1_0;
	pin AD26 = IOB_E1_1;
	pin AD27 = IOB_E1_3;
	pin AE1 = IOB_W1_0;
	pin AE2 = VCCAUX;
	pin AE3 = GND;
	pin AE4 = M2;
	pin AE5 = IOB_S2_3;
	pin AE6 = IOB_S4_3;
	pin AE7 = IOB_S10_0;
	pin AE8 = IOB_S10_1;
	pin AE9 = IOB_S13_2;
	pin AE10 = IOB_S18_3;
	pin AE11 = IOB_S21_1;
	pin AE12 = VCCO5;
	pin AE13 = IOB_S30_1;
	pin AE14 = IOB_S33_2;
	pin AE15 = IOB_S33_3;
	pin AE16 = VCCO4;
	pin AE17 = IOB_S41_0;
	pin AE18 = IOB_S45_0;
	pin AE19 = IOB_S49_3;
	pin AE20 = IOB_S56_0;
	pin AE21 = IOB_S56_1;
	pin AE22 = IOB_S59_0;
	pin AE23 = IOB_S61_0;
	pin AE24 = PWRDWN_B;
	pin AE25 = GND;
	pin AE26 = VCCAUX;
	pin AE27 = IOB_E1_2;
	pin AF2 = GND;
	pin AF3 = IOB_S1_0;
	pin AF4 = IOB_S1_2;
	pin AF5 = IOB_S4_0;
	pin AF6 = IOB_S5_2;
	pin AF7 = IOB_S7_2;
	pin AF8 = GND;
	pin AF9 = IOB_S13_3;
	pin AF10 = IOB_S19_0;
	pin AF11 = IOB_S22_2;
	pin AF12 = IOB_S26_2;
	pin AF13 = IOB_S31_0;
	pin AF14 = VCCAUX;
	pin AF15 = IOB_S32_3;
	pin AF16 = IOB_S37_1;
	pin AF17 = IOB_S40_3;
	pin AF18 = IOB_S44_3;
	pin AF19 = IOB_S49_2;
	pin AF20 = GND;
	pin AF21 = IOB_S55_3;
	pin AF22 = IOB_S58_1;
	pin AF23 = IOB_S59_3;
	pin AF24 = IOB_S62_1;
	pin AF25 = IOB_S62_3;
	pin AF26 = GND;
	pin AG3 = IOB_S1_1;
	pin AG4 = IOB_S1_3;
	pin AG5 = IOB_S4_1;
	pin AG6 = IOB_S5_3;
	pin AG7 = IOB_S7_3;
	pin AG8 = IOB_S14_0;
	pin AG9 = IOB_S14_1;
	pin AG10 = IOB_S19_1;
	pin AG11 = IOB_S22_3;
	pin AG12 = IOB_S26_3;
	pin AG13 = IOB_S31_1;
	pin AG14 = GND;
	pin AG15 = IOB_S32_2;
	pin AG16 = IOB_S37_0;
	pin AG17 = IOB_S40_2;
	pin AG18 = IOB_S44_2;
	pin AG19 = IOB_S52_0;
	pin AG20 = IOB_S52_1;
	pin AG21 = IOB_S55_2;
	pin AG22 = IOB_S58_0;
	pin AG23 = IOB_S59_2;
	pin AG24 = IOB_S62_0;
	pin AG25 = IOB_S62_2;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W35_0;
	vref IOB_W39_0;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E35_0;
	vref IOB_E39_0;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S20_3;
	vref IOB_S24_3;
	vref IOB_S27_0;
	vref IOB_S30_0;
	vref IOB_S33_3;
	vref IOB_S36_3;
	vref IOB_S39_0;
	vref IOB_S43_0;
	vref IOB_S48_0;
	vref IOB_S52_0;
	vref IOB_S56_0;
	vref IOB_S59_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N20_0;
	vref IOB_N24_0;
	vref IOB_N27_3;
	vref IOB_N30_3;
	vref IOB_N33_0;
	vref IOB_N36_0;
	vref IOB_N39_3;
	vref IOB_N43_3;
	vref IOB_N48_3;
	vref IOB_N52_3;
	vref IOB_N56_3;
	vref IOB_N59_0;
}

// xc2v4000-bf957
bond BOND25 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N72_2;
	pin A5 = IOB_N72_3;
	pin A6 = IOB_N71_0;
	pin A7 = IOB_N71_1;
	pin A8 = IOB_N67_2;
	pin A9 = IOB_N67_3;
	pin A10 = IOB_N63_2;
	pin A11 = IOB_N63_3;
	pin A12 = IOB_N52_2;
	pin A13 = IOB_N52_3;
	pin A14 = IOB_N41_0;
	pin A15 = IOB_N41_1;
	pin A16 = GND;
	pin A17 = IOB_N39_0;
	pin A18 = IOB_N39_1;
	pin A19 = IOB_N29_2;
	pin A20 = IOB_N29_3;
	pin A21 = IOB_N25_2;
	pin A22 = IOB_N25_3;
	pin A23 = IOB_N16_2;
	pin A24 = IOB_N16_3;
	pin A25 = IOB_N11_0;
	pin A26 = IOB_N11_1;
	pin A27 = IOB_N5_0;
	pin A28 = IOB_N5_1;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N78_0;
	pin B4 = NC;
	pin B5 = IOB_N78_1;
	pin B6 = IOB_N73_1;
	pin B7 = IOB_N65_0;
	pin B8 = GND;
	pin B9 = IOB_N65_1;
	pin B10 = IOB_N56_0;
	pin B11 = IOB_N56_1;
	pin B12 = IOB_N54_2;
	pin B13 = IOB_N54_3;
	pin B14 = IOB_N44_0;
	pin B15 = IOB_N44_1;
	pin B16 = VCCAUX;
	pin B17 = IOB_N36_0;
	pin B18 = IOB_N36_1;
	pin B19 = IOB_N27_2;
	pin B20 = IOB_N27_3;
	pin B21 = IOB_N17_0;
	pin B22 = IOB_N17_1;
	pin B23 = IOB_N13_0;
	pin B24 = GND;
	pin B25 = IOB_N13_1;
	pin B26 = IOB_N7_0;
	pin B27 = IOB_N7_1;
	pin B28 = DXP;
	pin B29 = IOB_N2_1;
	pin B30 = GND;
	pin B31 = GND;
	pin C1 = GND;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = TDO;
	pin C5 = IOB_N73_0;
	pin C6 = IOB_N74_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N69_0;
	pin C9 = IOB_N69_1;
	pin C10 = IOB_N65_2;
	pin C11 = IOB_N65_3;
	pin C12 = IOB_N54_0;
	pin C13 = IOB_N54_1;
	pin C14 = VCCO1;
	pin C15 = IOB_N40_2;
	pin C16 = IOB_N40_3;
	pin C17 = IOB_N30_0;
	pin C18 = VCCO0;
	pin C19 = IOB_N30_1;
	pin C20 = IOB_N26_0;
	pin C21 = IOB_N26_1;
	pin C22 = IOB_N14_2;
	pin C23 = IOB_N14_3;
	pin C24 = IOB_N8_0;
	pin C25 = VCCO0;
	pin C26 = IOB_N8_1;
	pin C27 = IOB_N2_0;
	pin C28 = TDI;
	pin C29 = GND;
	pin C30 = VCCAUX;
	pin C31 = GND;
	pin D1 = IOB_E75_1;
	pin D2 = IOB_E78_1;
	pin D3 = IOB_E79_1;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N74_2;
	pin D7 = IOB_N75_1;
	pin D8 = IOB_N68_2;
	pin D9 = IOB_N68_3;
	pin D10 = GND;
	pin D11 = IOB_N56_2;
	pin D12 = IOB_N56_3;
	pin D13 = IOB_N50_0;
	pin D14 = IOB_N50_1;
	pin D15 = IOB_N49_3;
	pin D16 = GND;
	pin D17 = IOB_N28_0;
	pin D18 = IOB_N29_0;
	pin D19 = IOB_N29_1;
	pin D20 = IOB_N23_2;
	pin D21 = IOB_N23_3;
	pin D22 = GND;
	pin D23 = IOB_N9_0;
	pin D24 = IOB_N9_1;
	pin D25 = IOB_N4_0;
	pin D26 = IOB_N4_1;
	pin D27 = PROG_B;
	pin D28 = GND;
	pin D29 = IOB_W80_3;
	pin D30 = IOB_W80_2;
	pin D31 = IOB_W76_3;
	pin E1 = IOB_E75_0;
	pin E2 = IOB_E74_1;
	pin E3 = IOB_E78_0;
	pin E4 = IOB_E79_0;
	pin E5 = GND;
	pin E6 = IOB_N75_0;
	pin E7 = IOB_N77_2;
	pin E8 = IOB_N77_3;
	pin E9 = IOB_N70_2;
	pin E10 = IOB_N70_3;
	pin E11 = IOB_N62_2;
	pin E12 = IOB_N62_3;
	pin E13 = IOB_N51_2;
	pin E14 = IOB_N51_3;
	pin E15 = IOB_N49_2;
	pin E16 = IOB_N39_2;
	pin E17 = IOB_N39_3;
	pin E18 = IOB_N28_1;
	pin E19 = IOB_N16_0;
	pin E20 = IOB_N16_1;
	pin E21 = IOB_N14_0;
	pin E22 = IOB_N14_1;
	pin E23 = IOB_N10_2;
	pin E24 = IOB_N10_3;
	pin E25 = IOB_N1_0;
	pin E26 = HSWAP_EN;
	pin E27 = GND;
	pin E28 = IOB_W77_1;
	pin E29 = IOB_W78_3;
	pin E30 = IOB_W73_1;
	pin E31 = IOB_W76_2;
	pin F1 = IOB_E68_3;
	pin F2 = IOB_E74_0;
	pin F3 = IOB_E77_0;
	pin F4 = IOB_E77_1;
	pin F5 = IOB_E80_3;
	pin F6 = GND;
	pin F7 = IOB_N78_2;
	pin F8 = IOB_N78_3;
	pin F9 = IOB_N66_2;
	pin F10 = VCCO1;
	pin F11 = IOB_N66_3;
	pin F12 = IOB_N52_0;
	pin F13 = IOB_N52_1;
	pin F14 = IOB_N43_2;
	pin F15 = IOB_N43_3;
	pin F16 = IOB_N35_0;
	pin F17 = IOB_N35_1;
	pin F18 = IOB_N24_0;
	pin F19 = IOB_N24_1;
	pin F20 = IOB_N15_0;
	pin F21 = IOB_N15_1;
	pin F22 = VCCO0;
	pin F23 = IOB_N4_2;
	pin F24 = IOB_N4_3;
	pin F25 = DXN;
	pin F26 = GND;
	pin F27 = IOB_W80_1;
	pin F28 = IOB_W77_0;
	pin F29 = IOB_W78_2;
	pin F30 = IOB_W73_0;
	pin F31 = IOB_W72_3;
	pin G1 = IOB_E68_2;
	pin G2 = IOB_E67_1;
	pin G3 = VCCO2;
	pin G4 = IOB_E80_2;
	pin G5 = IOB_E74_3;
	pin G6 = IOB_E80_1;
	pin G7 = GND;
	pin G8 = IOB_N75_2;
	pin G9 = IOB_N73_2;
	pin G10 = IOB_N73_3;
	pin G11 = IOB_N63_0;
	pin G12 = IOB_N63_1;
	pin G13 = GND;
	pin G14 = IOB_N44_2;
	pin G15 = IOB_N44_3;
	pin G16 = GND;
	pin G17 = IOB_N27_0;
	pin G18 = IOB_N27_1;
	pin G19 = GND;
	pin G20 = IOB_N10_0;
	pin G21 = IOB_N10_1;
	pin G22 = IOB_N6_0;
	pin G23 = IOB_N6_1;
	pin G24 = IOB_N1_1;
	pin G25 = GND;
	pin G26 = IOB_W80_0;
	pin G27 = IOB_W75_1;
	pin G28 = IOB_W74_3;
	pin G29 = VCCO7;
	pin G30 = IOB_W68_1;
	pin G31 = IOB_W72_2;
	pin H1 = IOB_E64_3;
	pin H2 = GND;
	pin H3 = IOB_E66_3;
	pin H4 = IOB_E73_1;
	pin H5 = IOB_E74_2;
	pin H6 = IOB_E80_0;
	pin H7 = IOB_E76_1;
	pin H8 = GND;
	pin H9 = IOB_N75_3;
	pin H10 = IOB_N71_2;
	pin H11 = IOB_N71_3;
	pin H12 = IOB_N55_2;
	pin H13 = IOB_N55_3;
	pin H14 = VCCO1;
	pin H15 = IOB_N40_0;
	pin H16 = IOB_N40_1;
	pin H17 = IOB_N25_0;
	pin H18 = VCCO0;
	pin H19 = IOB_N25_1;
	pin H20 = IOB_N12_0;
	pin H21 = IOB_N12_1;
	pin H22 = IOB_N1_2;
	pin H23 = IOB_N1_3;
	pin H24 = GND;
	pin H25 = IOB_W79_1;
	pin H26 = IOB_W79_0;
	pin H27 = IOB_W75_0;
	pin H28 = IOB_W74_2;
	pin H29 = IOB_W66_3;
	pin H30 = GND;
	pin H31 = IOB_W66_1;
	pin J1 = IOB_E64_2;
	pin J2 = IOB_E67_0;
	pin J3 = IOB_E66_2;
	pin J4 = IOB_E73_0;
	pin J5 = IOB_E65_1;
	pin J6 = IOB_E66_1;
	pin J7 = IOB_E71_1;
	pin J8 = IOB_E76_0;
	pin J9 = GND;
	pin J10 = TMS;
	pin J11 = IOB_N69_2;
	pin J12 = IOB_N69_3;
	pin J13 = IOB_N53_2;
	pin J14 = IOB_N53_3;
	pin J15 = IOB_N50_3;
	pin J16 = IOB_N38_2;
	pin J17 = IOB_N38_3;
	pin J18 = IOB_N35_2;
	pin J19 = IOB_N23_0;
	pin J20 = IOB_N23_1;
	pin J21 = IOB_N6_2;
	pin J22 = IOB_N6_3;
	pin J23 = GND;
	pin J24 = IOB_W76_1;
	pin J25 = IOB_W74_1;
	pin J26 = IOB_W65_1;
	pin J27 = IOB_W68_3;
	pin J28 = IOB_W62_3;
	pin J29 = IOB_W66_2;
	pin J30 = IOB_W68_0;
	pin J31 = IOB_W66_0;
	pin K1 = IOB_E54_3;
	pin K2 = IOB_E56_3;
	pin K3 = IOB_E62_3;
	pin K4 = GND;
	pin K5 = IOB_E65_0;
	pin K6 = VCCO2;
	pin K7 = IOB_E71_0;
	pin K8 = IOB_E72_3;
	pin K9 = IOB_E78_2;
	pin K10 = IOB_E78_3;
	pin K11 = TCK;
	pin K12 = IOB_N64_2;
	pin K13 = IOB_N64_3;
	pin K14 = IOB_N50_2;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_N35_3;
	pin K19 = IOB_N8_2;
	pin K20 = IOB_N8_3;
	pin K21 = IOB_W78_1;
	pin K22 = IOB_W78_0;
	pin K23 = IOB_W71_1;
	pin K24 = IOB_W76_0;
	pin K25 = IOB_W74_0;
	pin K26 = VCCO7;
	pin K27 = IOB_W68_2;
	pin K28 = GND;
	pin K29 = IOB_W64_1;
	pin K30 = IOB_W62_1;
	pin K31 = IOB_W56_1;
	pin L1 = IOB_E54_2;
	pin L2 = IOB_E56_2;
	pin L3 = IOB_E62_2;
	pin L4 = IOB_E55_1;
	pin L5 = IOB_E61_1;
	pin L6 = IOB_E66_0;
	pin L7 = IOB_E63_1;
	pin L8 = IOB_E72_2;
	pin L9 = IOB_E68_1;
	pin L10 = IOB_E76_3;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = VCCINT;
	pin L17 = VCCO0;
	pin L18 = VCCO0;
	pin L19 = VCCO0;
	pin L20 = VCCO0;
	pin L21 = VCCINT;
	pin L22 = IOB_W67_1;
	pin L23 = IOB_W71_0;
	pin L24 = IOB_W63_1;
	pin L25 = IOB_W64_3;
	pin L26 = IOB_W65_0;
	pin L27 = IOB_W56_3;
	pin L28 = IOB_W62_2;
	pin L29 = IOB_W64_0;
	pin L30 = IOB_W62_0;
	pin L31 = IOB_W56_0;
	pin M1 = IOB_E50_3;
	pin M2 = IOB_E51_1;
	pin M3 = IOB_E52_3;
	pin M4 = IOB_E55_0;
	pin M5 = IOB_E61_0;
	pin M6 = IOB_E56_1;
	pin M7 = IOB_E63_0;
	pin M8 = IOB_E62_1;
	pin M9 = IOB_E68_0;
	pin M10 = IOB_E76_2;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCINT;
	pin M17 = VCCO0;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = IOB_W67_0;
	pin M23 = IOB_W61_1;
	pin M24 = IOB_W63_0;
	pin M25 = IOB_W64_2;
	pin M26 = IOB_W55_1;
	pin M27 = IOB_W56_2;
	pin M28 = IOB_W54_3;
	pin M29 = IOB_W54_1;
	pin M30 = IOB_W52_1;
	pin M31 = IOB_W50_3;
	pin N1 = IOB_E50_2;
	pin N2 = IOB_E51_0;
	pin N3 = IOB_E52_2;
	pin N4 = IOB_E49_1;
	pin N5 = IOB_E53_1;
	pin N6 = IOB_E56_0;
	pin N7 = GND;
	pin N8 = IOB_E62_0;
	pin N9 = IOB_E54_1;
	pin N10 = IOB_E64_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCO7;
	pin N21 = VCCO7;
	pin N22 = IOB_W53_1;
	pin N23 = IOB_W61_0;
	pin N24 = IOB_W42_1;
	pin N25 = GND;
	pin N26 = IOB_W55_0;
	pin N27 = IOB_W52_3;
	pin N28 = IOB_W54_2;
	pin N29 = IOB_W54_0;
	pin N30 = IOB_W52_0;
	pin N31 = IOB_W50_2;
	pin P1 = IOB_E42_1;
	pin P2 = IOB_E43_1;
	pin P3 = VCCO2;
	pin P4 = IOB_E49_0;
	pin P5 = IOB_E53_0;
	pin P6 = IOB_E44_1;
	pin P7 = IOB_E50_1;
	pin P8 = VCCO2;
	pin P9 = IOB_E54_0;
	pin P10 = IOB_E64_0;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO7;
	pin P21 = VCCO7;
	pin P22 = IOB_W53_0;
	pin P23 = IOB_W51_1;
	pin P24 = VCCO7;
	pin P25 = IOB_W49_1;
	pin P26 = IOB_W44_1;
	pin P27 = IOB_W52_2;
	pin P28 = IOB_W50_1;
	pin P29 = VCCO7;
	pin P30 = IOB_W44_3;
	pin P31 = IOB_W43_1;
	pin R1 = IOB_E42_0;
	pin R2 = IOB_E43_0;
	pin R3 = IOB_E41_0;
	pin R4 = IOB_E41_1;
	pin R5 = IOB_E42_3;
	pin R6 = IOB_E44_0;
	pin R7 = IOB_E50_0;
	pin R8 = IOB_E52_1;
	pin R9 = IOB_E52_0;
	pin R10 = VCCINT;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = VCCO7;
	pin R21 = VCCO7;
	pin R22 = VCCINT;
	pin R23 = IOB_W51_0;
	pin R24 = IOB_W42_0;
	pin R25 = IOB_W49_0;
	pin R26 = IOB_W44_0;
	pin R27 = IOB_W41_1;
	pin R28 = IOB_W50_0;
	pin R29 = IOB_W42_3;
	pin R30 = IOB_W44_2;
	pin R31 = IOB_W43_0;
	pin T1 = GND;
	pin T2 = VCCAUX;
	pin T3 = IOB_E39_1;
	pin T4 = GND;
	pin T5 = IOB_E42_2;
	pin T6 = IOB_E40_3;
	pin T7 = GND;
	pin T8 = IOB_E44_3;
	pin T9 = IOB_E44_2;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = IOB_W37_1;
	pin T24 = IOB_W39_1;
	pin T25 = GND;
	pin T26 = IOB_W37_3;
	pin T27 = IOB_W41_0;
	pin T28 = GND;
	pin T29 = IOB_W42_2;
	pin T30 = VCCAUX;
	pin T31 = GND;
	pin U1 = IOB_E38_3;
	pin U2 = IOB_E37_1;
	pin U3 = IOB_E39_0;
	pin U4 = IOB_E31_3;
	pin U5 = IOB_E40_2;
	pin U6 = IOB_E39_3;
	pin U7 = IOB_E32_3;
	pin U8 = IOB_E37_3;
	pin U9 = IOB_E26_3;
	pin U10 = VCCINT;
	pin U11 = VCCO3;
	pin U12 = VCCO3;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO6;
	pin U21 = VCCO6;
	pin U22 = VCCINT;
	pin U23 = IOB_W37_0;
	pin U24 = IOB_W39_0;
	pin U25 = IOB_W28_3;
	pin U26 = IOB_W37_2;
	pin U27 = IOB_W31_3;
	pin U28 = IOB_W38_3;
	pin U29 = IOB_W32_3;
	pin U30 = IOB_W39_3;
	pin U31 = IOB_W40_3;
	pin V1 = IOB_E38_2;
	pin V2 = IOB_E37_0;
	pin V3 = VCCO3;
	pin V4 = IOB_E31_2;
	pin V5 = IOB_E30_3;
	pin V6 = IOB_E39_2;
	pin V7 = IOB_E32_2;
	pin V8 = VCCO3;
	pin V9 = IOB_E26_2;
	pin V10 = IOB_E18_3;
	pin V11 = VCCO3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO6;
	pin V21 = VCCO6;
	pin V22 = IOB_W19_3;
	pin V23 = IOB_W29_3;
	pin V24 = VCCO6;
	pin V25 = IOB_W28_2;
	pin V26 = IOB_W25_3;
	pin V27 = IOB_W31_2;
	pin V28 = IOB_W38_2;
	pin V29 = VCCO6;
	pin V30 = IOB_W39_2;
	pin V31 = IOB_W40_2;
	pin W1 = IOB_E31_1;
	pin W2 = IOB_E29_3;
	pin W3 = IOB_E27_3;
	pin W4 = IOB_E27_1;
	pin W5 = IOB_E30_2;
	pin W6 = IOB_E29_1;
	pin W7 = GND;
	pin W8 = IOB_E37_2;
	pin W9 = IOB_E16_3;
	pin W10 = IOB_E18_2;
	pin W11 = VCCO3;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = VCCINT;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO6;
	pin W21 = VCCO6;
	pin W22 = IOB_W19_2;
	pin W23 = IOB_W29_2;
	pin W24 = IOB_W27_3;
	pin W25 = GND;
	pin W26 = IOB_W25_2;
	pin W27 = IOB_W20_3;
	pin W28 = IOB_W29_1;
	pin W29 = IOB_W32_2;
	pin W30 = IOB_W30_3;
	pin W31 = IOB_W31_1;
	pin Y1 = IOB_E31_0;
	pin Y2 = IOB_E29_2;
	pin Y3 = IOB_E27_2;
	pin Y4 = IOB_E27_0;
	pin Y5 = IOB_E28_3;
	pin Y6 = IOB_E29_0;
	pin Y7 = IOB_E25_1;
	pin Y8 = IOB_E14_3;
	pin Y9 = IOB_E16_2;
	pin Y10 = IOB_E10_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCINT;
	pin Y13 = VCCO4;
	pin Y14 = VCCO4;
	pin Y15 = VCCO4;
	pin Y16 = VCCINT;
	pin Y17 = VCCO5;
	pin Y18 = VCCO5;
	pin Y19 = VCCO5;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = IOB_W5_1;
	pin Y23 = IOB_W13_3;
	pin Y24 = IOB_W27_2;
	pin Y25 = IOB_W16_3;
	pin Y26 = IOB_W18_3;
	pin Y27 = IOB_W20_2;
	pin Y28 = IOB_W29_0;
	pin Y29 = IOB_W27_1;
	pin Y30 = IOB_W30_2;
	pin Y31 = IOB_W31_0;
	pin AA1 = IOB_E25_3;
	pin AA2 = IOB_E19_3;
	pin AA3 = IOB_E17_3;
	pin AA4 = IOB_E19_1;
	pin AA5 = IOB_E28_2;
	pin AA6 = IOB_E20_3;
	pin AA7 = IOB_E25_0;
	pin AA8 = IOB_E14_2;
	pin AA9 = IOB_E7_3;
	pin AA10 = IOB_E10_2;
	pin AA11 = VCCINT;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCINT;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = IOB_W5_0;
	pin AA23 = IOB_W13_2;
	pin AA24 = IOB_W9_1;
	pin AA25 = IOB_W16_2;
	pin AA26 = IOB_W18_2;
	pin AA27 = IOB_W17_3;
	pin AA28 = IOB_W15_1;
	pin AA29 = IOB_W27_0;
	pin AA30 = IOB_W25_1;
	pin AA31 = IOB_W26_3;
	pin AB1 = IOB_E25_2;
	pin AB2 = IOB_E19_2;
	pin AB3 = IOB_E17_2;
	pin AB4 = GND;
	pin AB5 = IOB_E17_1;
	pin AB6 = VCCO3;
	pin AB7 = IOB_E13_1;
	pin AB8 = IOB_E5_3;
	pin AB9 = IOB_E7_2;
	pin AB10 = IOB_E3_3;
	pin AB11 = IOB_E3_2;
	pin AB12 = IOB_S71_3;
	pin AB13 = IOB_S71_2;
	pin AB14 = IOB_S50_3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = VCCINT;
	pin AB18 = IOB_S29_2;
	pin AB19 = IOB_S16_3;
	pin AB20 = IOB_S16_2;
	pin AB21 = IOB_S6_3;
	pin AB22 = IOB_W3_0;
	pin AB23 = IOB_W3_1;
	pin AB24 = IOB_W9_0;
	pin AB25 = IOB_W10_3;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W17_2;
	pin AB28 = GND;
	pin AB29 = IOB_W17_1;
	pin AB30 = IOB_W25_0;
	pin AB31 = IOB_W26_2;
	pin AC1 = IOB_E15_3;
	pin AC2 = IOB_E13_3;
	pin AC3 = IOB_E15_1;
	pin AC4 = IOB_E19_0;
	pin AC5 = IOB_E17_0;
	pin AC6 = IOB_E20_2;
	pin AC7 = IOB_E13_0;
	pin AC8 = IOB_E5_2;
	pin AC9 = GND;
	pin AC10 = IOB_S73_3;
	pin AC11 = IOB_S73_2;
	pin AC12 = IOB_S56_3;
	pin AC13 = IOB_S56_2;
	pin AC14 = IOB_S50_2;
	pin AC15 = IOB_S44_3;
	pin AC16 = IOB_S44_2;
	pin AC17 = IOB_S29_3;
	pin AC18 = IOB_S27_3;
	pin AC19 = IOB_S27_2;
	pin AC20 = IOB_S12_3;
	pin AC21 = IOB_S12_2;
	pin AC22 = IOB_S6_2;
	pin AC23 = GND;
	pin AC24 = IOB_W5_3;
	pin AC25 = IOB_W10_2;
	pin AC26 = IOB_W7_1;
	pin AC27 = IOB_W15_3;
	pin AC28 = IOB_W15_0;
	pin AC29 = IOB_W17_0;
	pin AC30 = IOB_W14_3;
	pin AC31 = IOB_W19_1;
	pin AD1 = IOB_E15_2;
	pin AD2 = GND;
	pin AD3 = IOB_E15_0;
	pin AD4 = IOB_E7_1;
	pin AD5 = IOB_E6_3;
	pin AD6 = IOB_E2_3;
	pin AD7 = IOB_E2_2;
	pin AD8 = GND;
	pin AD9 = IOB_S78_3;
	pin AD10 = IOB_S78_2;
	pin AD11 = IOB_S67_3;
	pin AD12 = IOB_S67_2;
	pin AD13 = IOB_S54_3;
	pin AD14 = VCCO4;
	pin AD15 = IOB_S54_2;
	pin AD16 = IOB_S39_1;
	pin AD17 = IOB_S39_0;
	pin AD18 = VCCO5;
	pin AD19 = IOB_S23_3;
	pin AD20 = IOB_S23_2;
	pin AD21 = IOB_S10_3;
	pin AD22 = IOB_S10_2;
	pin AD23 = IOB_S4_3;
	pin AD24 = GND;
	pin AD25 = IOB_W5_2;
	pin AD26 = IOB_W7_0;
	pin AD27 = IOB_W15_2;
	pin AD28 = IOB_W8_3;
	pin AD29 = IOB_W7_3;
	pin AD30 = GND;
	pin AD31 = IOB_W19_0;
	pin AE1 = IOB_E9_1;
	pin AE2 = IOB_E13_2;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E7_0;
	pin AE5 = IOB_E6_2;
	pin AE6 = IOB_E1_3;
	pin AE7 = GND;
	pin AE8 = IOB_S75_3;
	pin AE9 = IOB_S73_1;
	pin AE10 = IOB_S73_0;
	pin AE11 = IOB_S65_3;
	pin AE12 = IOB_S65_2;
	pin AE13 = GND;
	pin AE14 = IOB_S52_3;
	pin AE15 = IOB_S52_2;
	pin AE16 = GND;
	pin AE17 = IOB_S35_3;
	pin AE18 = IOB_S35_2;
	pin AE19 = GND;
	pin AE20 = IOB_S14_3;
	pin AE21 = IOB_S14_2;
	pin AE22 = IOB_S8_3;
	pin AE23 = IOB_S8_2;
	pin AE24 = IOB_S4_2;
	pin AE25 = GND;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W8_2;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W14_2;
	pin AE31 = IOB_W13_1;
	pin AF1 = IOB_E9_0;
	pin AF2 = IOB_E8_3;
	pin AF3 = IOB_E3_1;
	pin AF4 = IOB_E4_3;
	pin AF5 = IOB_E1_2;
	pin AF6 = GND;
	pin AF7 = IOB_S78_1;
	pin AF8 = IOB_S75_2;
	pin AF9 = IOB_S69_1;
	pin AF10 = VCCO4;
	pin AF11 = IOB_S69_0;
	pin AF12 = IOB_S63_3;
	pin AF13 = IOB_S63_2;
	pin AF14 = IOB_S52_1;
	pin AF15 = IOB_S52_0;
	pin AF16 = IOB_S41_3;
	pin AF17 = IOB_S36_2;
	pin AF18 = IOB_S25_3;
	pin AF19 = IOB_S25_2;
	pin AF20 = IOB_S15_3;
	pin AF21 = IOB_S15_2;
	pin AF22 = VCCO5;
	pin AF23 = IOB_S2_3;
	pin AF24 = IOB_S2_2;
	pin AF25 = IOB_S1_2;
	pin AF26 = GND;
	pin AF27 = IOB_W1_0;
	pin AF28 = IOB_W1_1;
	pin AF29 = IOB_W7_2;
	pin AF30 = IOB_W6_3;
	pin AF31 = IOB_W13_0;
	pin AG1 = IOB_E5_1;
	pin AG2 = IOB_E8_2;
	pin AG3 = IOB_E3_0;
	pin AG4 = IOB_E4_2;
	pin AG5 = GND;
	pin AG6 = DONE;
	pin AG7 = IOB_S78_0;
	pin AG8 = IOB_S69_3;
	pin AG9 = IOB_S69_2;
	pin AG10 = IOB_S65_1;
	pin AG11 = IOB_S65_0;
	pin AG12 = IOB_S56_1;
	pin AG13 = IOB_S56_0;
	pin AG14 = IOB_S44_1;
	pin AG15 = IOB_S44_0;
	pin AG16 = IOB_S41_2;
	pin AG17 = IOB_S36_3;
	pin AG18 = IOB_S26_3;
	pin AG19 = IOB_S26_2;
	pin AG20 = IOB_S17_3;
	pin AG21 = IOB_S17_2;
	pin AG22 = IOB_S9_3;
	pin AG23 = IOB_S9_2;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S7_2;
	pin AG26 = M2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_2;
	pin AG29 = IOB_W3_3;
	pin AG30 = IOB_W6_2;
	pin AG31 = IOB_W4_3;
	pin AH1 = IOB_E5_0;
	pin AH2 = IOB_E1_1;
	pin AH3 = IOB_E1_0;
	pin AH4 = GND;
	pin AH5 = PWRDWN_B;
	pin AH6 = IOB_S74_1;
	pin AH7 = IOB_S74_0;
	pin AH8 = IOB_S68_1;
	pin AH9 = IOB_S68_0;
	pin AH10 = GND;
	pin AH11 = IOB_S62_1;
	pin AH12 = IOB_S62_0;
	pin AH13 = IOB_S50_1;
	pin AH14 = IOB_S50_0;
	pin AH15 = IOB_S40_1;
	pin AH16 = GND;
	pin AH17 = IOB_S39_2;
	pin AH18 = IOB_S29_1;
	pin AH19 = IOB_S29_0;
	pin AH20 = IOB_S24_3;
	pin AH21 = IOB_S24_2;
	pin AH22 = GND;
	pin AH23 = IOB_S10_1;
	pin AH24 = IOB_S10_0;
	pin AH25 = IOB_S7_3;
	pin AH26 = IOB_S4_0;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AH31 = IOB_W4_2;
	pin AJ1 = GND;
	pin AJ2 = VCCAUX;
	pin AJ3 = GND;
	pin AJ4 = CCLK;
	pin AJ5 = IOB_S77_0;
	pin AJ6 = IOB_S71_1;
	pin AJ7 = VCCO4;
	pin AJ8 = IOB_S71_0;
	pin AJ9 = IOB_S66_1;
	pin AJ10 = IOB_S66_0;
	pin AJ11 = IOB_S54_1;
	pin AJ12 = IOB_S54_0;
	pin AJ13 = IOB_S49_1;
	pin AJ14 = VCCO4;
	pin AJ15 = IOB_S40_0;
	pin AJ16 = IOB_S39_3;
	pin AJ17 = IOB_S35_0;
	pin AJ18 = VCCO5;
	pin AJ19 = IOB_S27_1;
	pin AJ20 = IOB_S27_0;
	pin AJ21 = IOB_S16_1;
	pin AJ22 = IOB_S16_0;
	pin AJ23 = IOB_S13_3;
	pin AJ24 = IOB_S13_2;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S4_1;
	pin AJ27 = IOB_S5_2;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AJ31 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = IOB_S77_1;
	pin AK4 = IOB_S75_1;
	pin AK5 = IOB_S75_0;
	pin AK6 = IOB_S70_1;
	pin AK7 = IOB_S70_0;
	pin AK8 = GND;
	pin AK9 = IOB_S63_1;
	pin AK10 = IOB_S63_0;
	pin AK11 = IOB_S53_1;
	pin AK12 = IOB_S53_0;
	pin AK13 = IOB_S49_0;
	pin AK14 = IOB_S43_1;
	pin AK15 = IOB_S43_0;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S35_1;
	pin AK18 = IOB_S30_3;
	pin AK19 = IOB_S30_2;
	pin AK20 = IOB_S25_1;
	pin AK21 = IOB_S25_0;
	pin AK22 = IOB_S14_1;
	pin AK23 = IOB_S14_0;
	pin AK24 = GND;
	pin AK25 = IOB_S8_1;
	pin AK26 = IOB_S8_0;
	pin AK27 = IOB_S5_3;
	pin AK28 = IOB_S1_1;
	pin AK29 = IOB_S1_0;
	pin AK30 = GND;
	pin AK31 = GND;
	pin AL2 = GND;
	pin AL3 = GND;
	pin AL4 = IOB_S72_1;
	pin AL5 = IOB_S72_0;
	pin AL6 = IOB_S67_1;
	pin AL7 = IOB_S67_0;
	pin AL8 = IOB_S64_1;
	pin AL9 = IOB_S64_0;
	pin AL10 = IOB_S55_1;
	pin AL11 = IOB_S55_0;
	pin AL12 = IOB_S51_1;
	pin AL13 = IOB_S51_0;
	pin AL14 = IOB_S40_3;
	pin AL15 = IOB_S40_2;
	pin AL16 = GND;
	pin AL17 = IOB_S38_1;
	pin AL18 = IOB_S38_0;
	pin AL19 = IOB_S28_3;
	pin AL20 = IOB_S28_2;
	pin AL21 = IOB_S23_1;
	pin AL22 = IOB_S23_0;
	pin AL23 = IOB_S12_1;
	pin AL24 = IOB_S12_0;
	pin AL25 = IOB_S11_3;
	pin AL26 = IOB_S11_2;
	pin AL27 = IOB_S6_1;
	pin AL28 = IOB_S6_0;
	pin AL29 = GND;
	pin AL30 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W38_3;
	vref IOB_W43_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W63_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W79_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E38_3;
	vref IOB_E43_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E63_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E79_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S24_3;
	vref IOB_S28_3;
	vref IOB_S35_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_S44_3;
	vref IOB_S51_0;
	vref IOB_S55_0;
	vref IOB_S64_0;
	vref IOB_S68_0;
	vref IOB_S72_0;
	vref IOB_S75_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N24_0;
	vref IOB_N28_0;
	vref IOB_N35_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
	vref IOB_N44_0;
	vref IOB_N51_3;
	vref IOB_N55_3;
	vref IOB_N64_3;
	vref IOB_N68_3;
	vref IOB_N72_3;
	vref IOB_N75_0;
}

// xc2v4000-ff1152
bond BOND26 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N71_1;
	pin A5 = IOB_N71_0;
	pin A6 = IOB_N65_1;
	pin A7 = IOB_N65_0;
	pin A8 = GND;
	pin A9 = IOB_N64_2;
	pin A10 = VCCO1;
	pin A11 = IOB_N52_1;
	pin A12 = IOB_N52_0;
	pin A13 = IOB_N48_1;
	pin A14 = IOB_N48_0;
	pin A15 = IOB_N47_3;
	pin A16 = VCCO1;
	pin A17 = IOB_N46_0;
	pin A18 = IOB_N33_3;
	pin A19 = VCCO0;
	pin A20 = IOB_N32_0;
	pin A21 = IOB_N31_3;
	pin A22 = IOB_N31_2;
	pin A23 = IOB_N25_3;
	pin A24 = IOB_N25_2;
	pin A25 = VCCO0;
	pin A26 = IOB_N16_3;
	pin A27 = GND;
	pin A28 = IOB_N15_1;
	pin A29 = IOB_N15_0;
	pin A30 = IOB_N10_3;
	pin A31 = IOB_N10_2;
	pin A32 = GND;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N78_0;
	pin B4 = IOB_N73_1;
	pin B5 = IOB_N73_0;
	pin B6 = IOB_N69_1;
	pin B7 = IOB_N69_0;
	pin B8 = IOB_N64_3;
	pin B9 = IOB_N63_1;
	pin B10 = IOB_N63_0;
	pin B11 = IOB_N56_1;
	pin B12 = IOB_N56_0;
	pin B13 = IOB_N50_1;
	pin B14 = IOB_N50_0;
	pin B15 = GND;
	pin B16 = IOB_N47_2;
	pin B17 = IOB_N46_1;
	pin B18 = IOB_N33_2;
	pin B19 = IOB_N32_1;
	pin B20 = GND;
	pin B21 = IOB_N29_3;
	pin B22 = IOB_N29_2;
	pin B23 = IOB_N23_3;
	pin B24 = IOB_N23_2;
	pin B25 = IOB_N22_1;
	pin B26 = IOB_N22_0;
	pin B27 = IOB_N16_2;
	pin B28 = IOB_N14_3;
	pin B29 = IOB_N14_2;
	pin B30 = IOB_N8_3;
	pin B31 = IOB_N8_2;
	pin B32 = IOB_N6_3;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = IOB_N78_1;
	pin C3 = GND;
	pin C4 = VCCBATT;
	pin C5 = VCCAUX;
	pin C6 = IOB_N74_2;
	pin C7 = IOB_N67_1;
	pin C8 = IOB_N67_0;
	pin C9 = IOB_N66_2;
	pin C10 = GND;
	pin C11 = IOB_N56_3;
	pin C12 = IOB_N56_2;
	pin C13 = IOB_N49_3;
	pin C14 = IOB_N49_2;
	pin C15 = IOB_N44_0;
	pin C16 = IOB_N44_1;
	pin C17 = VCCAUX;
	pin C18 = IOB_N38_2;
	pin C19 = IOB_N38_3;
	pin C20 = IOB_N34_1;
	pin C21 = IOB_N34_0;
	pin C22 = IOB_N26_1;
	pin C23 = IOB_N26_0;
	pin C24 = IOB_N16_1;
	pin C25 = GND;
	pin C26 = IOB_N9_1;
	pin C27 = IOB_N7_1;
	pin C28 = IOB_N7_0;
	pin C29 = IOB_N1_2;
	pin C30 = VCCAUX;
	pin C31 = TDI;
	pin C32 = GND;
	pin C33 = IOB_N6_2;
	pin C34 = GND;
	pin D1 = IOB_E76_2;
	pin D2 = IOB_E80_2;
	pin D3 = IOB_E78_2;
	pin D4 = GND;
	pin D5 = TDO;
	pin D6 = IOB_N74_3;
	pin D7 = VCCO1;
	pin D8 = IOB_N75_1;
	pin D9 = IOB_N66_3;
	pin D10 = IOB_N62_3;
	pin D11 = IOB_N62_2;
	pin D12 = IOB_N54_1;
	pin D13 = IOB_N54_0;
	pin D14 = IOB_N45_3;
	pin D15 = IOB_N45_2;
	pin D16 = IOB_N41_0;
	pin D17 = IOB_N41_1;
	pin D18 = IOB_N35_2;
	pin D19 = IOB_N35_3;
	pin D20 = IOB_N30_1;
	pin D21 = IOB_N30_0;
	pin D22 = IOB_N17_1;
	pin D23 = IOB_N17_0;
	pin D24 = IOB_N16_0;
	pin D25 = IOB_N12_3;
	pin D26 = IOB_N12_2;
	pin D27 = IOB_N9_0;
	pin D28 = VCCO0;
	pin D29 = IOB_N1_3;
	pin D30 = PROG_B;
	pin D31 = GND;
	pin D32 = IOB_W77_0;
	pin D33 = IOB_W80_2;
	pin D34 = IOB_W78_2;
	pin E1 = IOB_E76_3;
	pin E2 = IOB_E80_3;
	pin E3 = IOB_E78_3;
	pin E4 = IOB_E77_0;
	pin E5 = GND;
	pin E6 = TMS;
	pin E7 = IOB_N75_0;
	pin E8 = IOB_N70_3;
	pin E9 = IOB_N70_2;
	pin E10 = IOB_N68_2;
	pin E11 = IOB_N68_3;
	pin E12 = GND;
	pin E13 = IOB_N53_3;
	pin E14 = IOB_N53_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N40_2;
	pin E17 = IOB_N40_3;
	pin E18 = IOB_N39_0;
	pin E19 = IOB_N39_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N27_3;
	pin E22 = IOB_N27_2;
	pin E23 = GND;
	pin E24 = IOB_N11_0;
	pin E25 = IOB_N11_1;
	pin E26 = IOB_N5_1;
	pin E27 = IOB_N2_0;
	pin E28 = IOB_N2_1;
	pin E29 = HSWAP_EN;
	pin E30 = GND;
	pin E31 = IOB_W76_2;
	pin E32 = IOB_W77_1;
	pin E33 = IOB_W80_3;
	pin E34 = IOB_W78_3;
	pin F1 = IOB_E68_2;
	pin F2 = IOB_E72_2;
	pin F3 = IOB_E73_0;
	pin F4 = IOB_E77_1;
	pin F5 = IOB_E79_1;
	pin F6 = GND;
	pin F7 = TCK;
	pin F8 = IOB_N77_2;
	pin F9 = IOB_N77_3;
	pin F10 = IOB_N72_3;
	pin F11 = IOB_N57_3;
	pin F12 = IOB_N57_2;
	pin F13 = IOB_N55_2;
	pin F14 = IOB_N55_3;
	pin F15 = IOB_N51_3;
	pin F16 = IOB_N43_3;
	pin F17 = IOB_N43_2;
	pin F18 = IOB_N36_1;
	pin F19 = IOB_N36_0;
	pin F20 = IOB_N28_0;
	pin F21 = IOB_N24_0;
	pin F22 = IOB_N24_1;
	pin F23 = IOB_N13_1;
	pin F24 = IOB_N13_0;
	pin F25 = IOB_N4_3;
	pin F26 = IOB_N4_2;
	pin F27 = IOB_N5_0;
	pin F28 = DXN;
	pin F29 = GND;
	pin F30 = IOB_W79_1;
	pin F31 = IOB_W76_3;
	pin F32 = IOB_W69_0;
	pin F33 = IOB_W74_2;
	pin F34 = IOB_W70_2;
	pin G1 = IOB_E68_3;
	pin G2 = IOB_E72_3;
	pin G3 = IOB_E73_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E79_0;
	pin G6 = IOB_E74_2;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N72_2;
	pin G10 = IOB_N71_3;
	pin G11 = IOB_N71_2;
	pin G12 = IOB_N63_3;
	pin G13 = IOB_N63_2;
	pin G14 = GND;
	pin G15 = IOB_N51_2;
	pin G16 = IOB_N44_3;
	pin G17 = IOB_N44_2;
	pin G18 = IOB_N35_1;
	pin G19 = IOB_N35_0;
	pin G20 = IOB_N28_1;
	pin G21 = GND;
	pin G22 = IOB_N23_1;
	pin G23 = IOB_N23_0;
	pin G24 = IOB_N10_1;
	pin G25 = IOB_N10_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXP;
	pin G28 = GND;
	pin G29 = IOB_W73_0;
	pin G30 = IOB_W79_0;
	pin G31 = VCCO7;
	pin G32 = IOB_W69_1;
	pin G33 = IOB_W74_3;
	pin G34 = IOB_W70_3;
	pin H1 = GND;
	pin H2 = IOB_E67_0;
	pin H3 = IOB_E66_2;
	pin H4 = IOB_E69_0;
	pin H5 = IOB_E70_2;
	pin H6 = IOB_E74_3;
	pin H7 = IOB_E75_1;
	pin H8 = GND;
	pin H9 = IOB_N78_2;
	pin H10 = IOB_N78_3;
	pin H11 = IOB_N75_3;
	pin H12 = IOB_N67_2;
	pin H13 = IOB_N67_3;
	pin H14 = IOB_N52_2;
	pin H15 = IOB_N52_3;
	pin H16 = IOB_N40_0;
	pin H17 = IOB_N40_1;
	pin H18 = IOB_N33_0;
	pin H19 = IOB_N33_1;
	pin H20 = IOB_N27_0;
	pin H21 = IOB_N27_1;
	pin H22 = IOB_N12_0;
	pin H23 = IOB_N12_1;
	pin H24 = IOB_N4_0;
	pin H25 = IOB_N4_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = IOB_W72_2;
	pin H29 = IOB_W73_1;
	pin H30 = IOB_W71_1;
	pin H31 = IOB_W68_2;
	pin H32 = IOB_W65_0;
	pin H33 = IOB_W67_0;
	pin H34 = GND;
	pin J1 = IOB_E67_1;
	pin J2 = IOB_E64_2;
	pin J3 = IOB_E66_3;
	pin J4 = IOB_E69_1;
	pin J5 = IOB_E70_3;
	pin J6 = IOB_E71_1;
	pin J7 = IOB_E75_0;
	pin J8 = IOB_E76_1;
	pin J9 = IOB_E78_1;
	pin J10 = IOB_N75_2;
	pin J11 = IOB_N73_2;
	pin J12 = IOB_N73_3;
	pin J13 = IOB_N69_3;
	pin J14 = IOB_N54_2;
	pin J15 = IOB_N54_3;
	pin J16 = GND;
	pin J17 = IOB_N46_3;
	pin J18 = IOB_N39_2;
	pin J19 = GND;
	pin J20 = IOB_N29_1;
	pin J21 = IOB_N14_0;
	pin J22 = IOB_N14_1;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N6_1;
	pin J25 = IOB_W80_1;
	pin J26 = IOB_W76_1;
	pin J27 = IOB_W75_1;
	pin J28 = IOB_W75_0;
	pin J29 = IOB_W72_3;
	pin J30 = IOB_W71_0;
	pin J31 = IOB_W68_3;
	pin J32 = IOB_W65_1;
	pin J33 = IOB_W66_2;
	pin J34 = IOB_W67_1;
	pin K1 = VCCO2;
	pin K2 = IOB_E64_3;
	pin K3 = GND;
	pin K4 = IOB_E62_0;
	pin K5 = IOB_E65_0;
	pin K6 = IOB_E71_0;
	pin K7 = IOB_E70_0;
	pin K8 = IOB_E76_0;
	pin K9 = IOB_E78_0;
	pin K10 = IOB_E80_0;
	pin K11 = IOB_E80_1;
	pin K12 = IOB_N69_2;
	pin K13 = IOB_N65_2;
	pin K14 = IOB_N65_3;
	pin K15 = IOB_N50_2;
	pin K16 = IOB_N50_3;
	pin K17 = IOB_N46_2;
	pin K18 = IOB_N39_3;
	pin K19 = IOB_N29_0;
	pin K20 = IOB_N25_0;
	pin K21 = IOB_N25_1;
	pin K22 = IOB_N8_0;
	pin K23 = IOB_N8_1;
	pin K24 = IOB_W78_1;
	pin K25 = IOB_W80_0;
	pin K26 = IOB_W74_1;
	pin K27 = IOB_W76_0;
	pin K28 = IOB_W72_0;
	pin K29 = IOB_W62_0;
	pin K30 = IOB_W64_2;
	pin K31 = IOB_W64_3;
	pin K32 = GND;
	pin K33 = IOB_W66_3;
	pin K34 = VCCO7;
	pin L1 = IOB_E52_2;
	pin L2 = IOB_E56_2;
	pin L3 = IOB_E62_2;
	pin L4 = IOB_E62_1;
	pin L5 = IOB_E65_1;
	pin L6 = IOB_E63_1;
	pin L7 = IOB_E70_1;
	pin L8 = IOB_E68_1;
	pin L9 = IOB_E74_0;
	pin L10 = IOB_E74_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N48_2;
	pin L17 = IOB_N48_3;
	pin L18 = IOB_N31_0;
	pin L19 = IOB_N31_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W78_0;
	pin L26 = IOB_W74_0;
	pin L27 = IOB_W68_1;
	pin L28 = IOB_W72_1;
	pin L29 = IOB_W63_1;
	pin L30 = IOB_W62_1;
	pin L31 = IOB_W61_0;
	pin L32 = IOB_W56_2;
	pin L33 = IOB_W62_2;
	pin L34 = IOB_W54_2;
	pin M1 = IOB_E52_3;
	pin M2 = IOB_E56_3;
	pin M3 = IOB_E62_3;
	pin M4 = IOB_E61_0;
	pin M5 = GND;
	pin M6 = IOB_E63_0;
	pin M7 = IOB_E64_0;
	pin M8 = IOB_E68_0;
	pin M9 = IOB_E66_1;
	pin M10 = IOB_E72_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W70_1;
	pin M26 = IOB_W66_1;
	pin M27 = IOB_W68_0;
	pin M28 = IOB_W64_0;
	pin M29 = IOB_W63_0;
	pin M30 = GND;
	pin M31 = IOB_W61_1;
	pin M32 = IOB_W56_3;
	pin M33 = IOB_W62_3;
	pin M34 = IOB_W54_3;
	pin N1 = IOB_E48_2;
	pin N2 = IOB_E51_0;
	pin N3 = IOB_E53_0;
	pin N4 = IOB_E61_1;
	pin N5 = IOB_E54_2;
	pin N6 = IOB_E55_1;
	pin N7 = IOB_E64_1;
	pin N8 = IOB_E56_1;
	pin N9 = IOB_E66_0;
	pin N10 = IOB_E72_0;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W70_0;
	pin N26 = IOB_W66_0;
	pin N27 = IOB_W56_1;
	pin N28 = IOB_W64_1;
	pin N29 = IOB_W55_1;
	pin N30 = IOB_W53_0;
	pin N31 = IOB_W52_2;
	pin N32 = IOB_W49_0;
	pin N33 = IOB_W50_2;
	pin N34 = IOB_W47_0;
	pin P1 = IOB_E48_3;
	pin P2 = IOB_E51_1;
	pin P3 = IOB_E53_1;
	pin P4 = IOB_E50_2;
	pin P5 = IOB_E54_3;
	pin P6 = IOB_E55_0;
	pin P7 = GND;
	pin P8 = IOB_E56_0;
	pin P9 = IOB_E52_1;
	pin P10 = IOB_E54_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W54_1;
	pin P26 = IOB_W52_1;
	pin P27 = IOB_W56_0;
	pin P28 = GND;
	pin P29 = IOB_W55_0;
	pin P30 = IOB_W53_1;
	pin P31 = IOB_W52_3;
	pin P32 = IOB_W49_1;
	pin P33 = IOB_W50_3;
	pin P34 = IOB_W47_1;
	pin R1 = IOB_E44_2;
	pin R2 = GND;
	pin R3 = IOB_E49_0;
	pin R4 = IOB_E50_3;
	pin R5 = VCCO2;
	pin R6 = IOB_E47_0;
	pin R7 = IOB_E47_1;
	pin R8 = IOB_E50_1;
	pin R9 = IOB_E52_0;
	pin R10 = IOB_E54_0;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W54_0;
	pin R26 = IOB_W52_0;
	pin R27 = IOB_W50_1;
	pin R28 = IOB_W51_1;
	pin R29 = IOB_W51_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W48_2;
	pin R32 = IOB_W45_0;
	pin R33 = GND;
	pin R34 = IOB_W46_2;
	pin T1 = VCCO2;
	pin T2 = IOB_E44_3;
	pin T3 = IOB_E49_1;
	pin T4 = IOB_E45_0;
	pin T5 = IOB_E46_2;
	pin T6 = IOB_E43_1;
	pin T7 = IOB_E44_0;
	pin T8 = IOB_E50_0;
	pin T9 = GND;
	pin T10 = IOB_E46_1;
	pin T11 = IOB_E48_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W48_1;
	pin T25 = IOB_W46_1;
	pin T26 = GND;
	pin T27 = IOB_W50_0;
	pin T28 = IOB_W42_0;
	pin T29 = IOB_W43_1;
	pin T30 = IOB_W44_2;
	pin T31 = IOB_W48_3;
	pin T32 = IOB_W45_1;
	pin T33 = IOB_W46_3;
	pin T34 = VCCO7;
	pin U1 = IOB_E42_3;
	pin U2 = IOB_E42_2;
	pin U3 = IOB_E41_1;
	pin U4 = IOB_E45_1;
	pin U5 = IOB_E46_3;
	pin U6 = IOB_E43_0;
	pin U7 = IOB_E44_1;
	pin U8 = IOB_E42_0;
	pin U9 = IOB_E42_1;
	pin U10 = IOB_E46_0;
	pin U11 = IOB_E48_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W48_0;
	pin U25 = IOB_W46_0;
	pin U26 = IOB_W44_1;
	pin U27 = IOB_W44_0;
	pin U28 = IOB_W42_1;
	pin U29 = IOB_W43_0;
	pin U30 = IOB_W44_3;
	pin U31 = IOB_W41_0;
	pin U32 = VCCAUX;
	pin U33 = IOB_W42_2;
	pin U34 = IOB_W42_3;
	pin V1 = IOB_E37_3;
	pin V2 = IOB_E37_2;
	pin V3 = VCCAUX;
	pin V4 = IOB_E41_0;
	pin V5 = IOB_E39_3;
	pin V6 = IOB_E40_3;
	pin V7 = IOB_E39_1;
	pin V8 = IOB_E36_2;
	pin V9 = IOB_E36_3;
	pin V10 = IOB_E38_3;
	pin V11 = IOB_E35_0;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W33_1;
	pin V25 = IOB_W35_1;
	pin V26 = IOB_W39_0;
	pin V27 = IOB_W39_1;
	pin V28 = IOB_W37_1;
	pin V29 = IOB_W36_3;
	pin V30 = IOB_W39_3;
	pin V31 = IOB_W41_1;
	pin V32 = IOB_W40_2;
	pin V33 = IOB_W37_2;
	pin V34 = IOB_W37_3;
	pin W1 = VCCO3;
	pin W2 = IOB_E33_3;
	pin W3 = IOB_E37_1;
	pin W4 = IOB_E35_3;
	pin W5 = IOB_E39_2;
	pin W6 = IOB_E40_2;
	pin W7 = IOB_E39_0;
	pin W8 = IOB_E34_3;
	pin W9 = GND;
	pin W10 = IOB_E38_2;
	pin W11 = IOB_E35_1;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W33_0;
	pin W25 = IOB_W35_0;
	pin W26 = GND;
	pin W27 = IOB_W29_1;
	pin W28 = IOB_W37_0;
	pin W29 = IOB_W36_2;
	pin W30 = IOB_W39_2;
	pin W31 = IOB_W38_3;
	pin W32 = IOB_W40_3;
	pin W33 = IOB_W34_2;
	pin W34 = VCCO6;
	pin Y1 = IOB_E33_2;
	pin Y2 = GND;
	pin Y3 = IOB_E37_0;
	pin Y4 = IOB_E35_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E32_3;
	pin Y7 = IOB_E31_1;
	pin Y8 = IOB_E34_2;
	pin Y9 = IOB_E28_2;
	pin Y10 = IOB_E30_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W25_1;
	pin Y26 = IOB_W27_1;
	pin Y27 = IOB_W29_0;
	pin Y28 = IOB_W31_0;
	pin Y29 = IOB_W31_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W38_2;
	pin Y32 = IOB_W35_2;
	pin Y33 = GND;
	pin Y34 = IOB_W34_3;
	pin AA1 = IOB_E29_3;
	pin AA2 = IOB_E27_3;
	pin AA3 = IOB_E33_1;
	pin AA4 = IOB_E31_3;
	pin AA5 = IOB_E29_1;
	pin AA6 = IOB_E32_2;
	pin AA7 = GND;
	pin AA8 = IOB_E31_0;
	pin AA9 = IOB_E28_3;
	pin AA10 = IOB_E30_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W25_0;
	pin AA26 = IOB_W27_0;
	pin AA27 = IOB_W20_3;
	pin AA28 = GND;
	pin AA29 = IOB_W29_3;
	pin AA30 = IOB_W32_2;
	pin AA31 = IOB_W30_3;
	pin AA32 = IOB_W35_3;
	pin AA33 = IOB_W31_3;
	pin AA34 = IOB_W33_3;
	pin AB1 = IOB_E29_2;
	pin AB2 = IOB_E27_2;
	pin AB3 = IOB_E33_0;
	pin AB4 = IOB_E31_2;
	pin AB5 = IOB_E29_0;
	pin AB6 = IOB_E27_1;
	pin AB7 = IOB_E20_3;
	pin AB8 = IOB_E19_0;
	pin AB9 = IOB_E16_3;
	pin AB10 = IOB_E18_3;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W13_1;
	pin AB26 = IOB_W17_1;
	pin AB27 = IOB_W20_2;
	pin AB28 = IOB_W19_1;
	pin AB29 = IOB_W29_2;
	pin AB30 = IOB_W32_3;
	pin AB31 = IOB_W30_2;
	pin AB32 = IOB_W26_3;
	pin AB33 = IOB_W31_2;
	pin AB34 = IOB_W33_2;
	pin AC1 = IOB_E26_2;
	pin AC2 = IOB_E19_3;
	pin AC3 = IOB_E25_3;
	pin AC4 = IOB_E25_1;
	pin AC5 = GND;
	pin AC6 = IOB_E27_0;
	pin AC7 = IOB_E20_2;
	pin AC8 = IOB_E19_1;
	pin AC9 = IOB_E16_2;
	pin AC10 = IOB_E18_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W13_0;
	pin AC26 = IOB_W17_0;
	pin AC27 = IOB_W15_1;
	pin AC28 = IOB_W19_0;
	pin AC29 = IOB_W17_3;
	pin AC30 = GND;
	pin AC31 = IOB_W28_2;
	pin AC32 = IOB_W26_2;
	pin AC33 = IOB_W25_3;
	pin AC34 = IOB_W27_3;
	pin AD1 = IOB_E26_3;
	pin AD2 = IOB_E19_2;
	pin AD3 = IOB_E25_2;
	pin AD4 = IOB_E25_0;
	pin AD5 = IOB_E17_3;
	pin AD6 = IOB_E15_1;
	pin AD7 = IOB_E12_3;
	pin AD8 = IOB_E11_0;
	pin AD9 = IOB_E14_3;
	pin AD10 = IOB_E4_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S50_1;
	pin AD17 = IOB_S50_0;
	pin AD18 = IOB_S29_3;
	pin AD19 = IOB_S29_2;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W1_1;
	pin AD26 = IOB_W11_1;
	pin AD27 = IOB_W15_0;
	pin AD28 = IOB_W10_3;
	pin AD29 = IOB_W17_2;
	pin AD30 = IOB_W16_3;
	pin AD31 = IOB_W28_3;
	pin AD32 = IOB_W14_3;
	pin AD33 = IOB_W25_2;
	pin AD34 = IOB_W27_2;
	pin AE1 = VCCO3;
	pin AE2 = IOB_E15_3;
	pin AE3 = GND;
	pin AE4 = IOB_E17_1;
	pin AE5 = IOB_E17_2;
	pin AE6 = IOB_E15_0;
	pin AE7 = IOB_E12_2;
	pin AE8 = IOB_E11_1;
	pin AE9 = IOB_E14_2;
	pin AE10 = IOB_E4_3;
	pin AE11 = IOB_E2_3;
	pin AE12 = IOB_S71_1;
	pin AE13 = IOB_S71_0;
	pin AE14 = IOB_S56_1;
	pin AE15 = IOB_S56_0;
	pin AE16 = IOB_S48_1;
	pin AE17 = IOB_S48_0;
	pin AE18 = IOB_S31_3;
	pin AE19 = IOB_S31_2;
	pin AE20 = IOB_S16_3;
	pin AE21 = IOB_S16_2;
	pin AE22 = IOB_S4_3;
	pin AE23 = IOB_S4_2;
	pin AE24 = IOB_W1_0;
	pin AE25 = IOB_W3_1;
	pin AE26 = IOB_W11_0;
	pin AE27 = IOB_W9_1;
	pin AE28 = IOB_W10_2;
	pin AE29 = IOB_W8_3;
	pin AE30 = IOB_W16_2;
	pin AE31 = IOB_W14_2;
	pin AE32 = GND;
	pin AE33 = IOB_W19_3;
	pin AE34 = VCCO6;
	pin AF1 = IOB_E15_2;
	pin AF2 = IOB_E13_3;
	pin AF3 = IOB_E13_1;
	pin AF4 = IOB_E17_0;
	pin AF5 = IOB_E11_3;
	pin AF6 = IOB_E8_3;
	pin AF7 = IOB_E7_1;
	pin AF8 = IOB_E10_3;
	pin AF9 = IOB_E10_2;
	pin AF10 = IOB_E1_1;
	pin AF11 = IOB_E2_2;
	pin AF12 = IOB_S67_1;
	pin AF13 = IOB_S67_0;
	pin AF14 = IOB_S54_1;
	pin AF15 = IOB_S54_0;
	pin AF16 = GND;
	pin AF17 = IOB_S40_3;
	pin AF18 = IOB_S39_0;
	pin AF19 = GND;
	pin AF20 = IOB_S25_3;
	pin AF21 = IOB_S25_2;
	pin AF22 = IOB_S10_3;
	pin AF23 = IOB_S10_2;
	pin AF24 = IOB_S6_2;
	pin AF25 = IOB_W3_0;
	pin AF26 = IOB_W5_1;
	pin AF27 = IOB_W9_0;
	pin AF28 = IOB_W7_1;
	pin AF29 = IOB_W8_2;
	pin AF30 = IOB_W7_3;
	pin AF31 = IOB_W11_2;
	pin AF32 = IOB_W12_2;
	pin AF33 = IOB_W18_2;
	pin AF34 = IOB_W19_2;
	pin AG1 = GND;
	pin AG2 = IOB_E13_2;
	pin AG3 = IOB_E13_0;
	pin AG4 = IOB_E9_1;
	pin AG5 = IOB_E11_2;
	pin AG6 = IOB_E8_2;
	pin AG7 = IOB_E7_0;
	pin AG8 = GND;
	pin AG9 = IOB_E1_0;
	pin AG10 = IOB_S78_1;
	pin AG11 = IOB_S69_1;
	pin AG12 = IOB_S69_0;
	pin AG13 = IOB_S63_1;
	pin AG14 = IOB_S63_0;
	pin AG15 = IOB_S52_1;
	pin AG16 = IOB_S52_0;
	pin AG17 = IOB_S40_2;
	pin AG18 = IOB_S39_1;
	pin AG19 = IOB_S27_3;
	pin AG20 = IOB_S27_2;
	pin AG21 = IOB_S14_3;
	pin AG22 = IOB_S14_2;
	pin AG23 = IOB_S6_3;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S1_2;
	pin AG26 = IOB_W5_0;
	pin AG27 = GND;
	pin AG28 = IOB_W7_0;
	pin AG29 = IOB_W4_3;
	pin AG30 = IOB_W7_2;
	pin AG31 = IOB_W11_3;
	pin AG32 = IOB_W12_3;
	pin AG33 = IOB_W18_3;
	pin AG34 = GND;
	pin AH1 = IOB_E9_3;
	pin AH2 = IOB_E5_3;
	pin AH3 = IOB_E7_3;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E9_0;
	pin AH6 = IOB_E3_1;
	pin AH7 = GND;
	pin AH8 = CCLK;
	pin AH9 = IOB_S72_1;
	pin AH10 = IOB_S72_0;
	pin AH11 = IOB_S78_0;
	pin AH12 = IOB_S65_0;
	pin AH13 = IOB_S65_1;
	pin AH14 = GND;
	pin AH15 = IOB_S47_1;
	pin AH16 = IOB_S46_0;
	pin AH17 = IOB_S46_1;
	pin AH18 = IOB_S35_2;
	pin AH19 = IOB_S35_3;
	pin AH20 = IOB_S28_2;
	pin AH21 = GND;
	pin AH22 = IOB_S12_2;
	pin AH23 = IOB_S12_3;
	pin AH24 = IOB_S11_3;
	pin AH25 = IOB_S11_2;
	pin AH26 = IOB_S8_3;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W4_2;
	pin AH30 = IOB_W1_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W6_3;
	pin AH33 = IOB_W13_3;
	pin AH34 = IOB_W15_3;
	pin AJ1 = IOB_E9_2;
	pin AJ2 = IOB_E5_2;
	pin AJ3 = IOB_E7_2;
	pin AJ4 = IOB_E5_1;
	pin AJ5 = IOB_E3_0;
	pin AJ6 = GND;
	pin AJ7 = DONE;
	pin AJ8 = IOB_S75_0;
	pin AJ9 = IOB_S73_0;
	pin AJ10 = IOB_S73_1;
	pin AJ11 = IOB_S64_1;
	pin AJ12 = IOB_S64_0;
	pin AJ13 = IOB_S55_1;
	pin AJ14 = IOB_S55_0;
	pin AJ15 = IOB_S47_0;
	pin AJ16 = IOB_S44_0;
	pin AJ17 = IOB_S44_1;
	pin AJ18 = IOB_S36_2;
	pin AJ19 = IOB_S36_3;
	pin AJ20 = IOB_S28_3;
	pin AJ21 = IOB_S24_3;
	pin AJ22 = IOB_S24_2;
	pin AJ23 = IOB_S23_2;
	pin AJ24 = IOB_S23_3;
	pin AJ25 = IOB_S8_2;
	pin AJ26 = IOB_S5_2;
	pin AJ27 = IOB_S5_3;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W3_2;
	pin AJ32 = IOB_W6_2;
	pin AJ33 = IOB_W13_2;
	pin AJ34 = IOB_W15_2;
	pin AK1 = IOB_E6_2;
	pin AK2 = IOB_E3_3;
	pin AK3 = IOB_E1_3;
	pin AK4 = IOB_E5_0;
	pin AK5 = GND;
	pin AK6 = PWRDWN_B;
	pin AK7 = IOB_S77_1;
	pin AK8 = IOB_S77_0;
	pin AK9 = IOB_S75_1;
	pin AK10 = IOB_S66_1;
	pin AK11 = IOB_S66_0;
	pin AK12 = GND;
	pin AK13 = IOB_S49_0;
	pin AK14 = IOB_S49_1;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S40_1;
	pin AK17 = IOB_S40_0;
	pin AK18 = IOB_S39_3;
	pin AK19 = IOB_S39_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S30_2;
	pin AK22 = IOB_S30_3;
	pin AK23 = GND;
	pin AK24 = IOB_S13_3;
	pin AK25 = IOB_S13_2;
	pin AK26 = IOB_S7_3;
	pin AK27 = IOB_S7_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = M2;
	pin AK30 = GND;
	pin AK31 = IOB_W3_3;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W5_3;
	pin AK34 = IOB_W9_3;
	pin AL1 = IOB_E6_3;
	pin AL2 = IOB_E3_2;
	pin AL3 = IOB_E1_2;
	pin AL4 = GND;
	pin AL5 = IOB_S78_2;
	pin AL6 = IOB_S75_3;
	pin AL7 = VCCO4;
	pin AL8 = IOB_S70_0;
	pin AL9 = IOB_S67_2;
	pin AL10 = IOB_S67_3;
	pin AL11 = IOB_S62_0;
	pin AL12 = IOB_S54_2;
	pin AL13 = IOB_S54_3;
	pin AL14 = IOB_S45_0;
	pin AL15 = IOB_S45_1;
	pin AL16 = IOB_S44_3;
	pin AL17 = IOB_S44_2;
	pin AL18 = IOB_S38_1;
	pin AL19 = IOB_S38_0;
	pin AL20 = IOB_S34_2;
	pin AL21 = IOB_S34_3;
	pin AL22 = IOB_S26_2;
	pin AL23 = IOB_S26_3;
	pin AL24 = IOB_S17_2;
	pin AL25 = IOB_S17_3;
	pin AL26 = IOB_S9_2;
	pin AL27 = IOB_S9_3;
	pin AL28 = VCCO5;
	pin AL29 = IOB_S2_2;
	pin AL30 = IOB_S1_1;
	pin AL31 = GND;
	pin AL32 = IOB_W2_2;
	pin AL33 = IOB_W5_2;
	pin AL34 = IOB_W9_2;
	pin AM1 = GND;
	pin AM2 = IOB_S73_2;
	pin AM3 = GND;
	pin AM4 = IOB_S78_3;
	pin AM5 = VCCAUX;
	pin AM6 = IOB_S75_2;
	pin AM7 = IOB_S74_0;
	pin AM8 = IOB_S74_1;
	pin AM9 = IOB_S70_1;
	pin AM10 = GND;
	pin AM11 = IOB_S62_1;
	pin AM12 = IOB_S53_0;
	pin AM13 = IOB_S53_1;
	pin AM14 = IOB_S43_0;
	pin AM15 = IOB_S43_1;
	pin AM16 = IOB_S41_3;
	pin AM17 = IOB_S41_2;
	pin AM18 = VCCAUX;
	pin AM19 = IOB_S35_1;
	pin AM20 = IOB_S35_0;
	pin AM21 = IOB_S33_2;
	pin AM22 = IOB_S33_3;
	pin AM23 = IOB_S25_0;
	pin AM24 = IOB_S25_1;
	pin AM25 = GND;
	pin AM26 = IOB_S10_0;
	pin AM27 = IOB_S10_1;
	pin AM28 = IOB_S4_1;
	pin AM29 = IOB_S4_0;
	pin AM30 = VCCAUX;
	pin AM31 = IOB_S1_0;
	pin AM32 = GND;
	pin AM33 = IOB_S6_1;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S73_3;
	pin AN4 = IOB_S71_2;
	pin AN5 = IOB_S71_3;
	pin AN6 = IOB_S68_0;
	pin AN7 = IOB_S68_1;
	pin AN8 = IOB_S63_2;
	pin AN9 = IOB_S57_0;
	pin AN10 = IOB_S57_1;
	pin AN11 = IOB_S56_2;
	pin AN12 = IOB_S56_3;
	pin AN13 = IOB_S51_0;
	pin AN14 = IOB_S51_1;
	pin AN15 = GND;
	pin AN16 = IOB_S48_3;
	pin AN17 = IOB_S46_2;
	pin AN18 = IOB_S33_1;
	pin AN19 = IOB_S32_2;
	pin AN20 = GND;
	pin AN21 = IOB_S29_0;
	pin AN22 = IOB_S29_1;
	pin AN23 = IOB_S23_0;
	pin AN24 = IOB_S23_1;
	pin AN25 = IOB_S22_2;
	pin AN26 = IOB_S22_3;
	pin AN27 = IOB_S16_1;
	pin AN28 = IOB_S14_0;
	pin AN29 = IOB_S14_1;
	pin AN30 = IOB_S8_0;
	pin AN31 = IOB_S8_1;
	pin AN32 = IOB_S6_0;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = GND;
	pin AP4 = IOB_S69_2;
	pin AP5 = IOB_S69_3;
	pin AP6 = IOB_S65_2;
	pin AP7 = IOB_S65_3;
	pin AP8 = GND;
	pin AP9 = IOB_S63_3;
	pin AP10 = VCCO4;
	pin AP11 = IOB_S52_2;
	pin AP12 = IOB_S52_3;
	pin AP13 = IOB_S50_2;
	pin AP14 = IOB_S50_3;
	pin AP15 = IOB_S48_2;
	pin AP16 = VCCO4;
	pin AP17 = IOB_S46_3;
	pin AP18 = IOB_S33_0;
	pin AP19 = VCCO5;
	pin AP20 = IOB_S32_3;
	pin AP21 = IOB_S31_0;
	pin AP22 = IOB_S31_1;
	pin AP23 = IOB_S27_0;
	pin AP24 = IOB_S27_1;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S16_0;
	pin AP27 = GND;
	pin AP28 = IOB_S15_2;
	pin AP29 = IOB_S15_3;
	pin AP30 = IOB_S12_0;
	pin AP31 = IOB_S12_1;
	pin AP32 = GND;
	pin AP33 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W63_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W79_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E63_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E79_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S24_3;
	vref IOB_S28_3;
	vref IOB_S32_3;
	vref IOB_S35_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_S44_3;
	vref IOB_S47_0;
	vref IOB_S51_0;
	vref IOB_S55_0;
	vref IOB_S64_0;
	vref IOB_S68_0;
	vref IOB_S72_0;
	vref IOB_S75_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N24_0;
	vref IOB_N28_0;
	vref IOB_N32_0;
	vref IOB_N35_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
	vref IOB_N44_0;
	vref IOB_N47_3;
	vref IOB_N51_3;
	vref IOB_N55_3;
	vref IOB_N64_3;
	vref IOB_N68_3;
	vref IOB_N72_3;
	vref IOB_N75_0;
}

// xc2v4000-ff1517
bond BOND27 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = IOB_N71_1;
	pin A7 = IOB_N71_0;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = IOB_N65_1;
	pin A11 = IOB_N65_0;
	pin A12 = IOB_N61_1;
	pin A13 = IOB_N61_0;
	pin A14 = IOB_N54_1;
	pin A15 = IOB_N54_0;
	pin A16 = IOB_N48_1;
	pin A17 = IOB_N48_0;
	pin A18 = IOB_N44_1;
	pin A19 = IOB_N44_0;
	pin A20 = GND;
	pin A21 = IOB_N38_3;
	pin A22 = IOB_N38_2;
	pin A23 = IOB_N33_3;
	pin A24 = IOB_N33_2;
	pin A25 = IOB_N25_3;
	pin A26 = IOB_N25_2;
	pin A27 = IOB_N21_3;
	pin A28 = IOB_N21_2;
	pin A29 = IOB_N16_3;
	pin A30 = IOB_N16_2;
	pin A31 = NC;
	pin A32 = NC;
	pin A33 = IOB_N8_3;
	pin A34 = IOB_N8_2;
	pin A35 = NC;
	pin A36 = NC;
	pin A37 = GND;
	pin A38 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = IOB_N78_0;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = IOB_N69_1;
	pin B8 = IOB_N69_0;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = GND;
	pin B12 = IOB_N62_3;
	pin B13 = IOB_N62_2;
	pin B14 = VCCO1;
	pin B15 = IOB_N56_0;
	pin B16 = IOB_N50_1;
	pin B17 = IOB_N50_0;
	pin B18 = IOB_N46_1;
	pin B19 = IOB_N46_0;
	pin B20 = VCCAUX;
	pin B21 = IOB_N35_3;
	pin B22 = IOB_N35_2;
	pin B23 = IOB_N31_3;
	pin B24 = IOB_N31_2;
	pin B25 = IOB_N27_3;
	pin B26 = VCCO0;
	pin B27 = IOB_N18_3;
	pin B28 = IOB_N18_2;
	pin B29 = GND;
	pin B30 = NC;
	pin B31 = NC;
	pin B32 = IOB_N10_3;
	pin B33 = IOB_N10_2;
	pin B34 = NC;
	pin B35 = NC;
	pin B36 = IOB_N1_3;
	pin B37 = GND;
	pin B38 = GND;
	pin B39 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = IOB_N78_1;
	pin C5 = IOB_N75_1;
	pin C6 = IOB_N75_0;
	pin C7 = IOB_N73_1;
	pin C8 = IOB_N73_0;
	pin C9 = IOB_N67_1;
	pin C10 = IOB_N67_0;
	pin C11 = IOB_N63_1;
	pin C12 = IOB_N63_0;
	pin C13 = IOB_N58_1;
	pin C14 = IOB_N58_0;
	pin C15 = IOB_N56_1;
	pin C16 = IOB_N52_1;
	pin C17 = IOB_N52_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N41_1;
	pin C20 = IOB_N41_0;
	pin C21 = IOB_N39_1;
	pin C22 = VCCO0;
	pin C23 = IOB_N29_3;
	pin C24 = IOB_N29_2;
	pin C25 = IOB_N27_2;
	pin C26 = IOB_N23_3;
	pin C27 = IOB_N23_2;
	pin C28 = IOB_N14_3;
	pin C29 = IOB_N14_2;
	pin C30 = IOB_N12_3;
	pin C31 = IOB_N12_2;
	pin C32 = IOB_N6_3;
	pin C33 = IOB_N6_2;
	pin C34 = IOB_N4_3;
	pin C35 = IOB_N4_2;
	pin C36 = IOB_N1_2;
	pin C37 = GND;
	pin C38 = GND;
	pin C39 = GND;
	pin D1 = IOB_E78_2;
	pin D2 = IOB_E80_2;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N77_3;
	pin D7 = IOB_N77_2;
	pin D8 = IOB_N73_3;
	pin D9 = IOB_N70_3;
	pin D10 = IOB_N70_2;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = IOB_N60_3;
	pin D14 = IOB_N60_2;
	pin D15 = IOB_N53_3;
	pin D16 = IOB_N53_2;
	pin D17 = GND;
	pin D18 = IOB_N45_3;
	pin D19 = IOB_N45_2;
	pin D20 = GND;
	pin D21 = IOB_N39_0;
	pin D22 = IOB_N36_0;
	pin D23 = GND;
	pin D24 = IOB_N24_1;
	pin D25 = IOB_N24_0;
	pin D26 = IOB_N17_1;
	pin D27 = IOB_N17_0;
	pin D28 = NC;
	pin D29 = NC;
	pin D30 = IOB_N13_1;
	pin D31 = IOB_N13_0;
	pin D32 = IOB_N5_1;
	pin D33 = IOB_N2_1;
	pin D34 = IOB_N2_0;
	pin D35 = TDI;
	pin D36 = GND;
	pin D37 = VCCAUX;
	pin D38 = IOB_W80_2;
	pin D39 = NC;
	pin E1 = IOB_E78_3;
	pin E2 = NC;
	pin E3 = IOB_E80_3;
	pin E4 = IOB_E79_0;
	pin E5 = GND;
	pin E6 = TDO;
	pin E7 = IOB_N73_2;
	pin E8 = IOB_N74_2;
	pin E9 = IOB_N72_3;
	pin E10 = IOB_N72_2;
	pin E11 = VCCO1;
	pin E12 = NC;
	pin E13 = NC;
	pin E14 = GND;
	pin E15 = IOB_N55_3;
	pin E16 = IOB_N55_2;
	pin E17 = IOB_N48_2;
	pin E18 = IOB_N48_3;
	pin E19 = IOB_N43_3;
	pin E20 = IOB_N43_2;
	pin E21 = IOB_N36_1;
	pin E22 = IOB_N30_1;
	pin E23 = IOB_N30_0;
	pin E24 = IOB_N22_1;
	pin E25 = IOB_N22_0;
	pin E26 = GND;
	pin E27 = IOB_N15_1;
	pin E28 = IOB_N15_0;
	pin E29 = VCCO0;
	pin E30 = IOB_N7_1;
	pin E31 = IOB_N7_0;
	pin E32 = NC;
	pin E33 = IOB_N5_0;
	pin E34 = HSWAP_EN;
	pin E35 = GND;
	pin E36 = IOB_W79_0;
	pin E37 = IOB_W80_3;
	pin E38 = NC;
	pin E39 = NC;
	pin F1 = IOB_E76_2;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = IOB_E79_1;
	pin F5 = IOB_E77_0;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N74_3;
	pin F9 = NC;
	pin F10 = NC;
	pin F11 = IOB_N66_3;
	pin F12 = IOB_N66_2;
	pin F13 = IOB_N64_3;
	pin F14 = IOB_N64_2;
	pin F15 = IOB_N57_3;
	pin F16 = IOB_N57_2;
	pin F17 = IOB_N49_3;
	pin F18 = IOB_N49_2;
	pin F19 = IOB_N40_3;
	pin F20 = IOB_N40_2;
	pin F21 = IOB_N34_1;
	pin F22 = IOB_N34_0;
	pin F23 = IOB_N28_1;
	pin F24 = IOB_N28_0;
	pin F25 = IOB_N19_1;
	pin F26 = IOB_N19_0;
	pin F27 = NC;
	pin F28 = NC;
	pin F29 = IOB_N9_1;
	pin F30 = IOB_N9_0;
	pin F31 = NC;
	pin F32 = NC;
	pin F33 = DXP;
	pin F34 = GND;
	pin F35 = IOB_W79_1;
	pin F36 = IOB_W78_2;
	pin F37 = IOB_W78_3;
	pin F38 = NC;
	pin F39 = IOB_W74_2;
	pin G1 = IOB_E76_3;
	pin G2 = IOB_E74_2;
	pin G3 = NC;
	pin G4 = IOB_E73_0;
	pin G5 = NC;
	pin G6 = IOB_E77_1;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = IOB_N68_3;
	pin G12 = IOB_N68_2;
	pin G13 = VCCO1;
	pin G14 = IOB_N63_2;
	pin G15 = IOB_N63_3;
	pin G16 = IOB_N51_3;
	pin G17 = IOB_N51_2;
	pin G18 = IOB_N47_3;
	pin G19 = IOB_N47_2;
	pin G20 = GND;
	pin G21 = IOB_N32_1;
	pin G22 = IOB_N32_0;
	pin G23 = IOB_N26_1;
	pin G24 = IOB_N26_0;
	pin G25 = IOB_N16_0;
	pin G26 = IOB_N16_1;
	pin G27 = VCCO0;
	pin G28 = IOB_N11_1;
	pin G29 = IOB_N11_0;
	pin G30 = IOB_N4_0;
	pin G31 = NC;
	pin G32 = DXN;
	pin G33 = GND;
	pin G34 = IOB_W77_0;
	pin G35 = NC;
	pin G36 = IOB_W75_0;
	pin G37 = IOB_W76_2;
	pin G38 = IOB_W72_2;
	pin G39 = IOB_W74_3;
	pin H1 = NC;
	pin H2 = IOB_E74_3;
	pin H3 = IOB_E72_2;
	pin H4 = IOB_E73_1;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = NC;
	pin H8 = GND;
	pin H9 = NC;
	pin H10 = IOB_N78_3;
	pin H11 = NC;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N58_2;
	pin H16 = IOB_N58_3;
	pin H17 = GND;
	pin H18 = IOB_N40_0;
	pin H19 = IOB_N40_1;
	pin H20 = IOB_N39_3;
	pin H21 = IOB_N33_0;
	pin H22 = IOB_N33_1;
	pin H23 = GND;
	pin H24 = IOB_N18_0;
	pin H25 = IOB_N18_1;
	pin H26 = NC;
	pin H27 = NC;
	pin H28 = NC;
	pin H29 = NC;
	pin H30 = IOB_N4_1;
	pin H31 = PROG_B;
	pin H32 = GND;
	pin H33 = IOB_W78_1;
	pin H34 = IOB_W77_1;
	pin H35 = NC;
	pin H36 = IOB_W75_1;
	pin H37 = IOB_W76_3;
	pin H38 = IOB_W72_3;
	pin H39 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = IOB_E72_3;
	pin J4 = NC;
	pin J5 = IOB_E70_2;
	pin J6 = IOB_E71_0;
	pin J7 = IOB_E75_0;
	pin J8 = NC;
	pin J9 = GND;
	pin J10 = IOB_N78_2;
	pin J11 = IOB_N75_3;
	pin J12 = IOB_N71_2;
	pin J13 = IOB_N71_3;
	pin J14 = NC;
	pin J15 = VCCO1;
	pin J16 = IOB_N54_2;
	pin J17 = IOB_N54_3;
	pin J18 = IOB_N44_2;
	pin J19 = IOB_N44_3;
	pin J20 = IOB_N39_2;
	pin J21 = IOB_N31_0;
	pin J22 = IOB_N31_1;
	pin J23 = IOB_N23_0;
	pin J24 = IOB_N23_1;
	pin J25 = VCCO0;
	pin J26 = IOB_N12_0;
	pin J27 = IOB_N12_1;
	pin J28 = NC;
	pin J29 = IOB_N1_0;
	pin J30 = IOB_N1_1;
	pin J31 = GND;
	pin J32 = IOB_W78_0;
	pin J33 = NC;
	pin J34 = IOB_W73_0;
	pin J35 = IOB_W71_0;
	pin J36 = IOB_W69_0;
	pin J37 = IOB_W70_2;
	pin J38 = NC;
	pin J39 = NC;
	pin K1 = IOB_E66_2;
	pin K2 = NC;
	pin K3 = IOB_E68_2;
	pin K4 = NC;
	pin K5 = IOB_E70_3;
	pin K6 = IOB_E71_1;
	pin K7 = IOB_E75_1;
	pin K8 = NC;
	pin K9 = IOB_E76_1;
	pin K10 = GND;
	pin K11 = IOB_N75_2;
	pin K12 = NC;
	pin K13 = NC;
	pin K14 = IOB_N67_3;
	pin K15 = NC;
	pin K16 = IOB_N56_2;
	pin K17 = IOB_N56_3;
	pin K18 = IOB_N46_2;
	pin K19 = IOB_N46_3;
	pin K20 = GND;
	pin K21 = IOB_N29_0;
	pin K22 = IOB_N29_1;
	pin K23 = IOB_N21_0;
	pin K24 = IOB_N21_1;
	pin K25 = IOB_N14_1;
	pin K26 = IOB_N8_0;
	pin K27 = IOB_N8_1;
	pin K28 = NC;
	pin K29 = NC;
	pin K30 = GND;
	pin K31 = IOB_W74_1;
	pin K32 = IOB_W74_0;
	pin K33 = NC;
	pin K34 = IOB_W73_1;
	pin K35 = IOB_W71_1;
	pin K36 = IOB_W69_1;
	pin K37 = IOB_W70_3;
	pin K38 = NC;
	pin K39 = IOB_W68_2;
	pin L1 = IOB_E66_3;
	pin L2 = GND;
	pin L3 = IOB_E68_3;
	pin L4 = IOB_E67_0;
	pin L5 = VCCO2;
	pin L6 = NC;
	pin L7 = IOB_E69_0;
	pin L8 = NC;
	pin L9 = IOB_E74_1;
	pin L10 = IOB_E76_0;
	pin L11 = GND;
	pin L12 = IOB_E78_1;
	pin L13 = IOB_E80_1;
	pin L14 = IOB_N67_2;
	pin L15 = IOB_N65_2;
	pin L16 = IOB_N65_3;
	pin L17 = VCCO1;
	pin L18 = IOB_N50_2;
	pin L19 = IOB_N50_3;
	pin L20 = IOB_N35_1;
	pin L21 = IOB_N27_0;
	pin L22 = IOB_N27_1;
	pin L23 = VCCO0;
	pin L24 = IOB_N14_0;
	pin L25 = IOB_N10_0;
	pin L26 = IOB_N10_1;
	pin L27 = IOB_W80_1;
	pin L28 = NC;
	pin L29 = GND;
	pin L30 = NC;
	pin L31 = IOB_W72_1;
	pin L32 = NC;
	pin L33 = NC;
	pin L34 = NC;
	pin L35 = VCCO7;
	pin L36 = IOB_W67_0;
	pin L37 = IOB_W64_2;
	pin L38 = GND;
	pin L39 = IOB_W68_3;
	pin M1 = IOB_E60_2;
	pin M2 = IOB_E62_2;
	pin M3 = IOB_E64_2;
	pin M4 = IOB_E67_1;
	pin M5 = IOB_E65_0;
	pin M6 = NC;
	pin M7 = IOB_E69_1;
	pin M8 = NC;
	pin M9 = IOB_E74_0;
	pin M10 = IOB_E72_1;
	pin M11 = IOB_E78_0;
	pin M12 = NC;
	pin M13 = IOB_E80_0;
	pin M14 = IOB_N69_2;
	pin M15 = IOB_N69_3;
	pin M16 = IOB_N61_2;
	pin M17 = IOB_N61_3;
	pin M18 = IOB_N52_2;
	pin M19 = IOB_N52_3;
	pin M20 = IOB_N35_0;
	pin M21 = IOB_N25_0;
	pin M22 = IOB_N25_1;
	pin M23 = NC;
	pin M24 = NC;
	pin M25 = IOB_N6_0;
	pin M26 = IOB_N6_1;
	pin M27 = IOB_W80_0;
	pin M28 = IOB_W76_1;
	pin M29 = NC;
	pin M30 = IOB_W70_1;
	pin M31 = IOB_W72_0;
	pin M32 = NC;
	pin M33 = NC;
	pin M34 = NC;
	pin M35 = IOB_W66_2;
	pin M36 = IOB_W67_1;
	pin M37 = IOB_W64_3;
	pin M38 = IOB_W62_2;
	pin M39 = IOB_W60_2;
	pin N1 = IOB_E60_3;
	pin N2 = IOB_E62_3;
	pin N3 = IOB_E64_3;
	pin N4 = IOB_E57_0;
	pin N5 = IOB_E65_1;
	pin N6 = IOB_E61_0;
	pin N7 = VCCO2;
	pin N8 = IOB_E64_1;
	pin N9 = IOB_E68_1;
	pin N10 = IOB_E72_0;
	pin N11 = IOB_E70_1;
	pin N12 = NC;
	pin N13 = VCCINT;
	pin N14 = VCCO1;
	pin N15 = VCCO1;
	pin N16 = VCCO1;
	pin N17 = VCCO1;
	pin N18 = VCCO1;
	pin N19 = VCCO1;
	pin N20 = VCCINT;
	pin N21 = VCCO0;
	pin N22 = VCCO0;
	pin N23 = VCCO0;
	pin N24 = VCCO0;
	pin N25 = VCCO0;
	pin N26 = VCCO0;
	pin N27 = VCCINT;
	pin N28 = IOB_W76_0;
	pin N29 = NC;
	pin N30 = IOB_W70_0;
	pin N31 = IOB_W66_1;
	pin N32 = IOB_W64_1;
	pin N33 = VCCO7;
	pin N34 = IOB_W65_0;
	pin N35 = IOB_W66_3;
	pin N36 = IOB_W61_0;
	pin N37 = IOB_W58_2;
	pin N38 = IOB_W62_3;
	pin N39 = IOB_W60_3;
	pin P1 = IOB_E54_2;
	pin P2 = VCCO2;
	pin P3 = IOB_E58_2;
	pin P4 = IOB_E57_1;
	pin P5 = GND;
	pin P6 = IOB_E61_1;
	pin P7 = IOB_E59_0;
	pin P8 = IOB_E64_0;
	pin P9 = IOB_E68_0;
	pin P10 = IOB_E66_1;
	pin P11 = IOB_E70_0;
	pin P12 = NC;
	pin P13 = VCCO2;
	pin P14 = VCCINT;
	pin P15 = VCCO1;
	pin P16 = VCCO1;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCINT;
	pin P21 = VCCO0;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCINT;
	pin P27 = VCCO7;
	pin P28 = IOB_W68_1;
	pin P29 = NC;
	pin P30 = IOB_W62_1;
	pin P31 = IOB_W66_0;
	pin P32 = IOB_W64_0;
	pin P33 = IOB_W63_0;
	pin P34 = IOB_W65_1;
	pin P35 = GND;
	pin P36 = IOB_W61_1;
	pin P37 = IOB_W58_3;
	pin P38 = VCCO7;
	pin P39 = IOB_W56_2;
	pin R1 = IOB_E54_3;
	pin R2 = IOB_E52_2;
	pin R3 = IOB_E58_3;
	pin R4 = IOB_E53_0;
	pin R5 = IOB_E55_0;
	pin R6 = IOB_E56_2;
	pin R7 = IOB_E59_1;
	pin R8 = IOB_E60_1;
	pin R9 = VCCO2;
	pin R10 = IOB_E66_0;
	pin R11 = IOB_E63_0;
	pin R12 = NC;
	pin R13 = VCCO2;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = VCCINT;
	pin R22 = VCCINT;
	pin R23 = VCCINT;
	pin R24 = VCCINT;
	pin R25 = VCCINT;
	pin R26 = VCCO7;
	pin R27 = VCCO7;
	pin R28 = IOB_W68_0;
	pin R29 = IOB_W60_1;
	pin R30 = IOB_W62_0;
	pin R31 = VCCO7;
	pin R32 = IOB_W56_1;
	pin R33 = IOB_W63_1;
	pin R34 = IOB_W59_0;
	pin R35 = IOB_W57_0;
	pin R36 = IOB_W55_0;
	pin R37 = IOB_W54_2;
	pin R38 = IOB_W52_2;
	pin R39 = IOB_W56_3;
	pin T1 = IOB_E48_2;
	pin T2 = IOB_E52_3;
	pin T3 = IOB_E50_2;
	pin T4 = IOB_E53_1;
	pin T5 = IOB_E55_1;
	pin T6 = IOB_E56_3;
	pin T7 = IOB_E51_0;
	pin T8 = IOB_E60_0;
	pin T9 = IOB_E56_1;
	pin T10 = IOB_E58_1;
	pin T11 = IOB_E63_1;
	pin T12 = IOB_E62_1;
	pin T13 = VCCO2;
	pin T14 = VCCO2;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCO7;
	pin T27 = VCCO7;
	pin T28 = IOB_W58_1;
	pin T29 = IOB_W60_0;
	pin T30 = IOB_W54_1;
	pin T31 = IOB_W52_1;
	pin T32 = IOB_W56_0;
	pin T33 = IOB_W53_0;
	pin T34 = IOB_W59_1;
	pin T35 = IOB_W57_1;
	pin T36 = IOB_W55_1;
	pin T37 = IOB_W54_3;
	pin T38 = IOB_W52_3;
	pin T39 = IOB_W48_2;
	pin U1 = IOB_E48_3;
	pin U2 = IOB_E46_2;
	pin U3 = IOB_E50_3;
	pin U4 = GND;
	pin U5 = IOB_E47_0;
	pin U6 = IOB_E49_0;
	pin U7 = IOB_E51_1;
	pin U8 = GND;
	pin U9 = IOB_E56_0;
	pin U10 = IOB_E58_0;
	pin U11 = VCCO2;
	pin U12 = IOB_E62_0;
	pin U13 = VCCO2;
	pin U14 = VCCO2;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = VCCO7;
	pin U27 = VCCO7;
	pin U28 = IOB_W58_0;
	pin U29 = VCCO7;
	pin U30 = IOB_W54_0;
	pin U31 = IOB_W52_0;
	pin U32 = GND;
	pin U33 = IOB_W53_1;
	pin U34 = IOB_W51_0;
	pin U35 = IOB_W49_0;
	pin U36 = GND;
	pin U37 = IOB_W50_2;
	pin U38 = IOB_W50_3;
	pin U39 = IOB_W48_3;
	pin V1 = IOB_E44_2;
	pin V2 = IOB_E46_3;
	pin V3 = VCCO2;
	pin V4 = IOB_E43_0;
	pin V5 = IOB_E47_1;
	pin V6 = IOB_E49_1;
	pin V7 = IOB_E45_0;
	pin V8 = IOB_E46_1;
	pin V9 = IOB_E48_1;
	pin V10 = IOB_E50_1;
	pin V11 = IOB_E52_1;
	pin V12 = IOB_E54_1;
	pin V13 = VCCO2;
	pin V14 = VCCO2;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = VCCO7;
	pin V27 = VCCO7;
	pin V28 = IOB_W50_1;
	pin V29 = IOB_W48_1;
	pin V30 = IOB_W46_1;
	pin V31 = IOB_W44_1;
	pin V32 = IOB_W42_1;
	pin V33 = IOB_W47_0;
	pin V34 = IOB_W51_1;
	pin V35 = IOB_W49_1;
	pin V36 = IOB_W45_0;
	pin V37 = VCCO7;
	pin V38 = IOB_W46_2;
	pin V39 = IOB_W44_2;
	pin W1 = IOB_E44_3;
	pin W2 = IOB_E42_3;
	pin W3 = IOB_E42_2;
	pin W4 = IOB_E43_1;
	pin W5 = IOB_E41_1;
	pin W6 = IOB_E41_0;
	pin W7 = IOB_E45_1;
	pin W8 = IOB_E46_0;
	pin W9 = IOB_E48_0;
	pin W10 = IOB_E50_0;
	pin W11 = IOB_E52_0;
	pin W12 = IOB_E54_0;
	pin W13 = VCCO2;
	pin W14 = VCCO2;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = VCCINT;
	pin W26 = VCCO7;
	pin W27 = VCCO7;
	pin W28 = IOB_W50_0;
	pin W29 = IOB_W48_0;
	pin W30 = IOB_W46_0;
	pin W31 = IOB_W44_0;
	pin W32 = IOB_W42_0;
	pin W33 = IOB_W47_1;
	pin W34 = IOB_W41_0;
	pin W35 = IOB_W43_0;
	pin W36 = IOB_W45_1;
	pin W37 = IOB_W42_2;
	pin W38 = IOB_W46_3;
	pin W39 = IOB_W44_3;
	pin Y1 = GND;
	pin Y2 = VCCAUX;
	pin Y3 = IOB_E39_3;
	pin Y4 = GND;
	pin Y5 = IOB_E37_1;
	pin Y6 = IOB_E39_1;
	pin Y7 = GND;
	pin Y8 = IOB_E42_1;
	pin Y9 = IOB_E42_0;
	pin Y10 = GND;
	pin Y11 = IOB_E44_1;
	pin Y12 = IOB_E44_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = VCCINT;
	pin Y27 = VCCINT;
	pin Y28 = IOB_W37_0;
	pin Y29 = IOB_W37_1;
	pin Y30 = GND;
	pin Y31 = IOB_W39_0;
	pin Y32 = IOB_W39_1;
	pin Y33 = GND;
	pin Y34 = IOB_W41_1;
	pin Y35 = IOB_W43_1;
	pin Y36 = GND;
	pin Y37 = IOB_W42_3;
	pin Y38 = VCCAUX;
	pin Y39 = GND;
	pin AA1 = IOB_E37_3;
	pin AA2 = IOB_E35_3;
	pin AA3 = IOB_E39_2;
	pin AA4 = IOB_E35_1;
	pin AA5 = IOB_E37_0;
	pin AA6 = IOB_E39_0;
	pin AA7 = IOB_E33_1;
	pin AA8 = IOB_E40_2;
	pin AA9 = IOB_E38_2;
	pin AA10 = IOB_E36_2;
	pin AA11 = IOB_E34_2;
	pin AA12 = IOB_E32_2;
	pin AA13 = VCCO3;
	pin AA14 = VCCO3;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = VCCO6;
	pin AA27 = VCCO6;
	pin AA28 = IOB_W27_1;
	pin AA29 = IOB_W29_1;
	pin AA30 = IOB_W31_1;
	pin AA31 = IOB_W33_1;
	pin AA32 = IOB_W35_1;
	pin AA33 = IOB_W36_2;
	pin AA34 = IOB_W40_3;
	pin AA35 = IOB_W40_2;
	pin AA36 = IOB_W38_2;
	pin AA37 = IOB_W39_2;
	pin AA38 = IOB_W39_3;
	pin AA39 = IOB_W37_3;
	pin AB1 = IOB_E37_2;
	pin AB2 = IOB_E35_2;
	pin AB3 = VCCO3;
	pin AB4 = IOB_E35_0;
	pin AB5 = IOB_E31_1;
	pin AB6 = IOB_E29_1;
	pin AB7 = IOB_E33_0;
	pin AB8 = IOB_E40_3;
	pin AB9 = IOB_E38_3;
	pin AB10 = IOB_E36_3;
	pin AB11 = IOB_E34_3;
	pin AB12 = IOB_E32_3;
	pin AB13 = VCCO3;
	pin AB14 = VCCO3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = VCCINT;
	pin AB26 = VCCO6;
	pin AB27 = VCCO6;
	pin AB28 = IOB_W27_0;
	pin AB29 = IOB_W29_0;
	pin AB30 = IOB_W31_0;
	pin AB31 = IOB_W33_0;
	pin AB32 = IOB_W35_0;
	pin AB33 = IOB_W36_3;
	pin AB34 = IOB_W32_2;
	pin AB35 = IOB_W34_2;
	pin AB36 = IOB_W38_3;
	pin AB37 = VCCO6;
	pin AB38 = IOB_W35_3;
	pin AB39 = IOB_W37_2;
	pin AC1 = IOB_E33_3;
	pin AC2 = IOB_E31_3;
	pin AC3 = IOB_E31_2;
	pin AC4 = GND;
	pin AC5 = IOB_E31_0;
	pin AC6 = IOB_E29_0;
	pin AC7 = IOB_E27_1;
	pin AC8 = GND;
	pin AC9 = IOB_E30_2;
	pin AC10 = IOB_E28_2;
	pin AC11 = VCCO3;
	pin AC12 = IOB_E24_2;
	pin AC13 = VCCO3;
	pin AC14 = VCCO3;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = VCCO6;
	pin AC27 = VCCO6;
	pin AC28 = IOB_W19_1;
	pin AC29 = VCCO6;
	pin AC30 = IOB_W23_1;
	pin AC31 = IOB_W25_1;
	pin AC32 = GND;
	pin AC33 = IOB_W30_2;
	pin AC34 = IOB_W32_3;
	pin AC35 = IOB_W34_3;
	pin AC36 = GND;
	pin AC37 = IOB_W31_3;
	pin AC38 = IOB_W35_2;
	pin AC39 = IOB_W33_3;
	pin AD1 = IOB_E33_2;
	pin AD2 = IOB_E29_3;
	pin AD3 = IOB_E27_3;
	pin AD4 = IOB_E25_1;
	pin AD5 = IOB_E23_1;
	pin AD6 = IOB_E21_1;
	pin AD7 = IOB_E27_0;
	pin AD8 = IOB_E26_2;
	pin AD9 = IOB_E30_3;
	pin AD10 = IOB_E28_3;
	pin AD11 = IOB_E22_2;
	pin AD12 = IOB_E24_3;
	pin AD13 = VCCO3;
	pin AD14 = VCCO3;
	pin AD15 = VCCINT;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = VCCINT;
	pin AD26 = VCCO6;
	pin AD27 = VCCO6;
	pin AD28 = IOB_W19_0;
	pin AD29 = IOB_W18_2;
	pin AD30 = IOB_W23_0;
	pin AD31 = IOB_W25_0;
	pin AD32 = IOB_W21_1;
	pin AD33 = IOB_W30_3;
	pin AD34 = IOB_W25_3;
	pin AD35 = IOB_W26_2;
	pin AD36 = IOB_W28_2;
	pin AD37 = IOB_W31_2;
	pin AD38 = IOB_W29_3;
	pin AD39 = IOB_W33_2;
	pin AE1 = IOB_E25_3;
	pin AE2 = IOB_E29_2;
	pin AE3 = IOB_E27_2;
	pin AE4 = IOB_E25_0;
	pin AE5 = IOB_E23_0;
	pin AE6 = IOB_E21_0;
	pin AE7 = IOB_E17_1;
	pin AE8 = IOB_E26_3;
	pin AE9 = VCCO3;
	pin AE10 = IOB_E20_2;
	pin AE11 = IOB_E22_3;
	pin AE12 = IOB_E14_2;
	pin AE13 = VCCO3;
	pin AE14 = VCCO3;
	pin AE15 = VCCINT;
	pin AE16 = VCCINT;
	pin AE17 = VCCINT;
	pin AE18 = VCCINT;
	pin AE19 = VCCINT;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = VCCINT;
	pin AE25 = VCCINT;
	pin AE26 = VCCO6;
	pin AE27 = VCCO6;
	pin AE28 = NC;
	pin AE29 = IOB_W18_3;
	pin AE30 = IOB_W15_1;
	pin AE31 = VCCO6;
	pin AE32 = IOB_W21_0;
	pin AE33 = IOB_W22_2;
	pin AE34 = IOB_W25_2;
	pin AE35 = IOB_W26_3;
	pin AE36 = IOB_W28_3;
	pin AE37 = IOB_W23_3;
	pin AE38 = IOB_W29_2;
	pin AE39 = IOB_W27_3;
	pin AF1 = IOB_E25_2;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E23_3;
	pin AF4 = IOB_E19_1;
	pin AF5 = GND;
	pin AF6 = IOB_E15_3;
	pin AF7 = IOB_E17_0;
	pin AF8 = IOB_E18_2;
	pin AF9 = IOB_E16_2;
	pin AF10 = IOB_E20_3;
	pin AF11 = NC;
	pin AF12 = IOB_E14_3;
	pin AF13 = VCCO3;
	pin AF14 = VCCINT;
	pin AF15 = VCCO4;
	pin AF16 = VCCO4;
	pin AF17 = VCCO4;
	pin AF18 = VCCO4;
	pin AF19 = VCCO4;
	pin AF20 = VCCINT;
	pin AF21 = VCCO5;
	pin AF22 = VCCO5;
	pin AF23 = VCCO5;
	pin AF24 = VCCO5;
	pin AF25 = VCCO5;
	pin AF26 = VCCINT;
	pin AF27 = VCCO6;
	pin AF28 = NC;
	pin AF29 = IOB_W11_1;
	pin AF30 = IOB_W15_0;
	pin AF31 = IOB_W13_1;
	pin AF32 = IOB_W17_1;
	pin AF33 = IOB_W22_3;
	pin AF34 = IOB_W20_2;
	pin AF35 = GND;
	pin AF36 = IOB_W24_2;
	pin AF37 = IOB_W23_2;
	pin AF38 = VCCO6;
	pin AF39 = IOB_W27_2;
	pin AG1 = IOB_E21_3;
	pin AG2 = IOB_E19_3;
	pin AG3 = IOB_E23_2;
	pin AG4 = IOB_E19_0;
	pin AG5 = IOB_E15_1;
	pin AG6 = IOB_E15_2;
	pin AG7 = VCCO3;
	pin AG8 = IOB_E18_3;
	pin AG9 = IOB_E16_3;
	pin AG10 = IOB_E12_2;
	pin AG11 = NC;
	pin AG12 = IOB_E6_2;
	pin AG13 = VCCINT;
	pin AG14 = VCCO4;
	pin AG15 = VCCO4;
	pin AG16 = VCCO4;
	pin AG17 = VCCO4;
	pin AG18 = VCCO4;
	pin AG19 = VCCO4;
	pin AG20 = VCCINT;
	pin AG21 = VCCO5;
	pin AG22 = VCCO5;
	pin AG23 = VCCO5;
	pin AG24 = VCCO5;
	pin AG25 = VCCO5;
	pin AG26 = VCCO5;
	pin AG27 = VCCINT;
	pin AG28 = NC;
	pin AG29 = IOB_W11_0;
	pin AG30 = IOB_W9_1;
	pin AG31 = IOB_W13_0;
	pin AG32 = IOB_W17_0;
	pin AG33 = VCCO6;
	pin AG34 = IOB_W20_3;
	pin AG35 = IOB_W16_2;
	pin AG36 = IOB_W24_3;
	pin AG37 = IOB_W17_3;
	pin AG38 = IOB_W19_3;
	pin AG39 = IOB_W21_3;
	pin AH1 = IOB_E21_2;
	pin AH2 = IOB_E19_2;
	pin AH3 = IOB_E17_3;
	pin AH4 = IOB_E13_1;
	pin AH5 = IOB_E15_0;
	pin AH6 = NC;
	pin AH7 = NC;
	pin AH8 = NC;
	pin AH9 = IOB_E10_2;
	pin AH10 = IOB_E12_3;
	pin AH11 = NC;
	pin AH12 = IOB_E6_3;
	pin AH13 = IOB_E2_2;
	pin AH14 = IOB_S73_1;
	pin AH15 = IOB_S73_0;
	pin AH16 = NC;
	pin AH17 = NC;
	pin AH18 = IOB_S54_1;
	pin AH19 = IOB_S54_0;
	pin AH20 = IOB_S44_1;
	pin AH21 = IOB_S27_3;
	pin AH22 = IOB_S27_2;
	pin AH23 = IOB_S18_3;
	pin AH24 = IOB_S18_2;
	pin AH25 = IOB_S10_3;
	pin AH26 = IOB_S10_2;
	pin AH27 = IOB_W1_1;
	pin AH28 = NC;
	pin AH29 = IOB_W3_1;
	pin AH30 = IOB_W9_0;
	pin AH31 = IOB_W7_1;
	pin AH32 = NC;
	pin AH33 = IOB_W12_2;
	pin AH34 = NC;
	pin AH35 = IOB_W16_3;
	pin AH36 = IOB_W14_2;
	pin AH37 = IOB_W17_2;
	pin AH38 = IOB_W19_2;
	pin AH39 = IOB_W21_2;
	pin AJ1 = IOB_E13_3;
	pin AJ2 = GND;
	pin AJ3 = IOB_E17_2;
	pin AJ4 = IOB_E13_0;
	pin AJ5 = VCCO3;
	pin AJ6 = NC;
	pin AJ7 = NC;
	pin AJ8 = NC;
	pin AJ9 = IOB_E10_3;
	pin AJ10 = NC;
	pin AJ11 = GND;
	pin AJ12 = NC;
	pin AJ13 = IOB_E2_3;
	pin AJ14 = IOB_S69_1;
	pin AJ15 = IOB_S69_0;
	pin AJ16 = IOB_S65_0;
	pin AJ17 = VCCO4;
	pin AJ18 = IOB_S52_1;
	pin AJ19 = IOB_S52_0;
	pin AJ20 = IOB_S44_0;
	pin AJ21 = IOB_S29_3;
	pin AJ22 = IOB_S29_2;
	pin AJ23 = VCCO5;
	pin AJ24 = IOB_S14_3;
	pin AJ25 = IOB_S14_2;
	pin AJ26 = NC;
	pin AJ27 = IOB_W1_0;
	pin AJ28 = IOB_W3_0;
	pin AJ29 = GND;
	pin AJ30 = IOB_W5_1;
	pin AJ31 = IOB_W7_0;
	pin AJ32 = NC;
	pin AJ33 = IOB_W12_3;
	pin AJ34 = NC;
	pin AJ35 = VCCO6;
	pin AJ36 = IOB_W14_3;
	pin AJ37 = IOB_W13_3;
	pin AJ38 = GND;
	pin AJ39 = IOB_W15_3;
	pin AK1 = IOB_E13_2;
	pin AK2 = NC;
	pin AK3 = IOB_E11_3;
	pin AK4 = IOB_E11_1;
	pin AK5 = IOB_E9_1;
	pin AK6 = IOB_E7_1;
	pin AK7 = NC;
	pin AK8 = IOB_E8_2;
	pin AK9 = IOB_E8_3;
	pin AK10 = GND;
	pin AK11 = NC;
	pin AK12 = NC;
	pin AK13 = IOB_S71_1;
	pin AK14 = IOB_S71_0;
	pin AK15 = IOB_S65_1;
	pin AK16 = IOB_S58_1;
	pin AK17 = IOB_S58_0;
	pin AK18 = IOB_S50_1;
	pin AK19 = IOB_S50_0;
	pin AK20 = GND;
	pin AK21 = IOB_S31_3;
	pin AK22 = IOB_S31_2;
	pin AK23 = IOB_S23_3;
	pin AK24 = IOB_S23_2;
	pin AK25 = NC;
	pin AK26 = NC;
	pin AK27 = NC;
	pin AK28 = NC;
	pin AK29 = NC;
	pin AK30 = GND;
	pin AK31 = IOB_W5_0;
	pin AK32 = NC;
	pin AK33 = IOB_W6_2;
	pin AK34 = IOB_W10_2;
	pin AK35 = IOB_W11_3;
	pin AK36 = NC;
	pin AK37 = IOB_W13_2;
	pin AK38 = NC;
	pin AK39 = IOB_W15_2;
	pin AL1 = NC;
	pin AL2 = NC;
	pin AL3 = IOB_E11_2;
	pin AL4 = IOB_E11_0;
	pin AL5 = IOB_E9_0;
	pin AL6 = IOB_E7_0;
	pin AL7 = NC;
	pin AL8 = IOB_E4_2;
	pin AL9 = GND;
	pin AL10 = IOB_S75_1;
	pin AL11 = IOB_S75_0;
	pin AL12 = NC;
	pin AL13 = IOB_S67_1;
	pin AL14 = IOB_S67_0;
	pin AL15 = VCCO4;
	pin AL16 = IOB_S56_1;
	pin AL17 = IOB_S56_0;
	pin AL18 = IOB_S48_1;
	pin AL19 = IOB_S48_0;
	pin AL20 = IOB_S40_3;
	pin AL21 = IOB_S33_3;
	pin AL22 = IOB_S33_2;
	pin AL23 = IOB_S24_2;
	pin AL24 = IOB_S24_3;
	pin AL25 = VCCO5;
	pin AL26 = NC;
	pin AL27 = IOB_S8_3;
	pin AL28 = IOB_S8_2;
	pin AL29 = NC;
	pin AL30 = IOB_S4_2;
	pin AL31 = GND;
	pin AL32 = NC;
	pin AL33 = IOB_W6_3;
	pin AL34 = IOB_W10_3;
	pin AL35 = IOB_W11_2;
	pin AL36 = NC;
	pin AL37 = IOB_W9_3;
	pin AL38 = NC;
	pin AL39 = NC;
	pin AM1 = NC;
	pin AM2 = IOB_E9_3;
	pin AM3 = IOB_E5_3;
	pin AM4 = IOB_E5_1;
	pin AM5 = NC;
	pin AM6 = IOB_E3_1;
	pin AM7 = IOB_E4_3;
	pin AM8 = GND;
	pin AM9 = IOB_S78_1;
	pin AM10 = IOB_S78_0;
	pin AM11 = NC;
	pin AM12 = NC;
	pin AM13 = NC;
	pin AM14 = NC;
	pin AM15 = IOB_S61_1;
	pin AM16 = IOB_S61_0;
	pin AM17 = GND;
	pin AM18 = IOB_S46_1;
	pin AM19 = IOB_S46_0;
	pin AM20 = IOB_S40_2;
	pin AM21 = IOB_S35_3;
	pin AM22 = IOB_S35_2;
	pin AM23 = GND;
	pin AM24 = IOB_S21_3;
	pin AM25 = IOB_S21_2;
	pin AM26 = IOB_S13_2;
	pin AM27 = IOB_S13_3;
	pin AM28 = IOB_S6_3;
	pin AM29 = IOB_S6_2;
	pin AM30 = IOB_S4_3;
	pin AM31 = IOB_S1_2;
	pin AM32 = GND;
	pin AM33 = NC;
	pin AM34 = NC;
	pin AM35 = NC;
	pin AM36 = IOB_W8_2;
	pin AM37 = IOB_W9_2;
	pin AM38 = IOB_W7_3;
	pin AM39 = NC;
	pin AN1 = IOB_E7_3;
	pin AN2 = IOB_E9_2;
	pin AN3 = IOB_E5_2;
	pin AN4 = IOB_E5_0;
	pin AN5 = NC;
	pin AN6 = IOB_E3_0;
	pin AN7 = GND;
	pin AN8 = PWRDWN_B;
	pin AN9 = NC;
	pin AN10 = NC;
	pin AN11 = IOB_S66_0;
	pin AN12 = IOB_S66_1;
	pin AN13 = VCCO4;
	pin AN14 = IOB_S63_2;
	pin AN15 = IOB_S63_3;
	pin AN16 = IOB_S53_0;
	pin AN17 = IOB_S53_1;
	pin AN18 = IOB_S47_0;
	pin AN19 = IOB_S47_1;
	pin AN20 = GND;
	pin AN21 = IOB_S39_1;
	pin AN22 = IOB_S39_0;
	pin AN23 = IOB_S25_3;
	pin AN24 = IOB_S25_2;
	pin AN25 = IOB_S16_3;
	pin AN26 = IOB_S16_2;
	pin AN27 = VCCO5;
	pin AN28 = IOB_S12_3;
	pin AN29 = IOB_S12_2;
	pin AN30 = IOB_S7_3;
	pin AN31 = IOB_S1_3;
	pin AN32 = M0;
	pin AN33 = GND;
	pin AN34 = IOB_W4_2;
	pin AN35 = NC;
	pin AN36 = IOB_W8_3;
	pin AN37 = NC;
	pin AN38 = IOB_W7_2;
	pin AN39 = IOB_W5_3;
	pin AP1 = IOB_E7_2;
	pin AP2 = NC;
	pin AP3 = IOB_E3_3;
	pin AP4 = IOB_E3_2;
	pin AP5 = IOB_E1_1;
	pin AP6 = GND;
	pin AP7 = DONE;
	pin AP8 = NC;
	pin AP9 = NC;
	pin AP10 = IOB_S68_0;
	pin AP11 = IOB_S68_1;
	pin AP12 = NC;
	pin AP13 = NC;
	pin AP14 = IOB_S60_0;
	pin AP15 = IOB_S60_1;
	pin AP16 = IOB_S51_0;
	pin AP17 = IOB_S51_1;
	pin AP18 = IOB_S45_0;
	pin AP19 = IOB_S45_1;
	pin AP20 = IOB_S39_2;
	pin AP21 = IOB_S39_3;
	pin AP22 = IOB_S30_2;
	pin AP23 = IOB_S30_3;
	pin AP24 = IOB_S22_2;
	pin AP25 = IOB_S22_3;
	pin AP26 = IOB_S17_2;
	pin AP27 = IOB_S17_3;
	pin AP28 = NC;
	pin AP29 = NC;
	pin AP30 = IOB_S7_2;
	pin AP31 = NC;
	pin AP32 = NC;
	pin AP33 = M1;
	pin AP34 = GND;
	pin AP35 = IOB_W4_3;
	pin AP36 = IOB_W2_2;
	pin AP37 = NC;
	pin AP38 = NC;
	pin AP39 = IOB_W5_2;
	pin AR1 = NC;
	pin AR2 = NC;
	pin AR3 = IOB_E1_3;
	pin AR4 = IOB_E1_0;
	pin AR5 = GND;
	pin AR6 = IOB_S77_0;
	pin AR7 = IOB_S74_0;
	pin AR8 = IOB_S74_1;
	pin AR9 = IOB_S70_0;
	pin AR10 = IOB_S70_1;
	pin AR11 = VCCO4;
	pin AR12 = IOB_S63_1;
	pin AR13 = IOB_S63_0;
	pin AR14 = GND;
	pin AR15 = IOB_S57_0;
	pin AR16 = IOB_S57_1;
	pin AR17 = IOB_S49_0;
	pin AR18 = IOB_S49_1;
	pin AR19 = IOB_S43_1;
	pin AR20 = IOB_S36_2;
	pin AR21 = IOB_S36_3;
	pin AR22 = IOB_S32_2;
	pin AR23 = IOB_S32_3;
	pin AR24 = IOB_S26_2;
	pin AR25 = IOB_S26_3;
	pin AR26 = GND;
	pin AR27 = IOB_S15_2;
	pin AR28 = IOB_S15_3;
	pin AR29 = VCCO5;
	pin AR30 = IOB_S9_2;
	pin AR31 = IOB_S9_3;
	pin AR32 = IOB_S5_2;
	pin AR33 = IOB_S5_3;
	pin AR34 = IOB_S2_3;
	pin AR35 = GND;
	pin AR36 = IOB_W2_3;
	pin AR37 = IOB_W1_3;
	pin AR38 = NC;
	pin AR39 = IOB_W3_3;
	pin AT1 = NC;
	pin AT2 = IOB_E1_2;
	pin AT3 = VCCAUX;
	pin AT4 = GND;
	pin AT5 = CCLK;
	pin AT6 = IOB_S77_1;
	pin AT7 = IOB_S72_0;
	pin AT8 = IOB_S72_1;
	pin AT9 = NC;
	pin AT10 = NC;
	pin AT11 = IOB_S64_0;
	pin AT12 = IOB_S64_1;
	pin AT13 = IOB_S62_0;
	pin AT14 = IOB_S62_1;
	pin AT15 = IOB_S55_0;
	pin AT16 = IOB_S55_1;
	pin AT17 = GND;
	pin AT18 = IOB_S43_0;
	pin AT19 = IOB_S40_0;
	pin AT20 = GND;
	pin AT21 = IOB_S34_2;
	pin AT22 = IOB_S34_3;
	pin AT23 = GND;
	pin AT24 = IOB_S28_2;
	pin AT25 = IOB_S28_3;
	pin AT26 = IOB_S19_2;
	pin AT27 = IOB_S19_3;
	pin AT28 = NC;
	pin AT29 = NC;
	pin AT30 = IOB_S11_2;
	pin AT31 = IOB_S11_3;
	pin AT32 = NC;
	pin AT33 = NC;
	pin AT34 = IOB_S2_2;
	pin AT35 = M2;
	pin AT36 = GND;
	pin AT37 = VCCAUX;
	pin AT38 = IOB_W1_2;
	pin AT39 = IOB_W3_2;
	pin AU1 = GND;
	pin AU2 = GND;
	pin AU3 = GND;
	pin AU4 = IOB_S78_2;
	pin AU5 = IOB_S75_2;
	pin AU6 = IOB_S75_3;
	pin AU7 = IOB_S73_2;
	pin AU8 = IOB_S73_3;
	pin AU9 = IOB_S67_2;
	pin AU10 = IOB_S67_3;
	pin AU11 = IOB_S65_2;
	pin AU12 = IOB_S65_3;
	pin AU13 = IOB_S54_2;
	pin AU14 = IOB_S54_3;
	pin AU15 = IOB_S50_2;
	pin AU16 = IOB_S48_2;
	pin AU17 = IOB_S48_3;
	pin AU18 = VCCO4;
	pin AU19 = IOB_S40_1;
	pin AU20 = IOB_S38_0;
	pin AU21 = IOB_S38_1;
	pin AU22 = VCCO5;
	pin AU23 = IOB_S29_0;
	pin AU24 = IOB_S29_1;
	pin AU25 = IOB_S25_1;
	pin AU26 = IOB_S23_0;
	pin AU27 = IOB_S23_1;
	pin AU28 = IOB_S16_0;
	pin AU29 = IOB_S16_1;
	pin AU30 = IOB_S12_0;
	pin AU31 = IOB_S12_1;
	pin AU32 = IOB_S6_0;
	pin AU33 = IOB_S6_1;
	pin AU34 = IOB_S4_0;
	pin AU35 = IOB_S4_1;
	pin AU36 = IOB_S1_1;
	pin AU37 = GND;
	pin AU38 = GND;
	pin AU39 = GND;
	pin AV1 = GND;
	pin AV2 = GND;
	pin AV3 = GND;
	pin AV4 = IOB_S78_3;
	pin AV5 = NC;
	pin AV6 = NC;
	pin AV7 = IOB_S69_2;
	pin AV8 = IOB_S69_3;
	pin AV9 = NC;
	pin AV10 = NC;
	pin AV11 = GND;
	pin AV12 = IOB_S58_2;
	pin AV13 = IOB_S58_3;
	pin AV14 = VCCO4;
	pin AV15 = IOB_S50_3;
	pin AV16 = IOB_S46_2;
	pin AV17 = IOB_S46_3;
	pin AV18 = IOB_S44_2;
	pin AV19 = IOB_S44_3;
	pin AV20 = VCCAUX;
	pin AV21 = NC;
	pin AV22 = NC;
	pin AV23 = IOB_S31_0;
	pin AV24 = IOB_S31_1;
	pin AV25 = IOB_S25_0;
	pin AV26 = VCCO5;
	pin AV27 = IOB_S18_0;
	pin AV28 = IOB_S18_1;
	pin AV29 = GND;
	pin AV30 = NC;
	pin AV31 = NC;
	pin AV32 = IOB_S10_0;
	pin AV33 = IOB_S10_1;
	pin AV34 = NC;
	pin AV35 = NC;
	pin AV36 = IOB_S1_0;
	pin AV37 = GND;
	pin AV38 = GND;
	pin AV39 = GND;
	pin AW2 = GND;
	pin AW3 = GND;
	pin AW4 = NC;
	pin AW5 = NC;
	pin AW6 = IOB_S71_2;
	pin AW7 = IOB_S71_3;
	pin AW8 = NC;
	pin AW9 = NC;
	pin AW10 = IOB_S61_2;
	pin AW11 = IOB_S61_3;
	pin AW12 = IOB_S56_2;
	pin AW13 = IOB_S56_3;
	pin AW14 = IOB_S52_2;
	pin AW15 = IOB_S52_3;
	pin AW16 = NC;
	pin AW17 = NC;
	pin AW18 = IOB_S41_2;
	pin AW19 = IOB_S41_3;
	pin AW20 = GND;
	pin AW21 = IOB_S35_0;
	pin AW22 = IOB_S35_1;
	pin AW23 = IOB_S33_0;
	pin AW24 = IOB_S33_1;
	pin AW25 = IOB_S27_0;
	pin AW26 = IOB_S27_1;
	pin AW27 = IOB_S21_0;
	pin AW28 = IOB_S21_1;
	pin AW29 = IOB_S14_0;
	pin AW30 = IOB_S14_1;
	pin AW31 = NC;
	pin AW32 = NC;
	pin AW33 = IOB_S8_0;
	pin AW34 = IOB_S8_1;
	pin AW35 = NC;
	pin AW36 = NC;
	pin AW37 = GND;
	pin AW38 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W43_0;
	vref IOB_W47_0;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W79_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E43_0;
	vref IOB_E47_0;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E79_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S24_3;
	vref IOB_S28_3;
	vref IOB_S32_3;
	vref IOB_S35_0;
	vref IOB_S38_0;
	vref IOB_S41_3;
	vref IOB_S44_3;
	vref IOB_S47_0;
	vref IOB_S51_0;
	vref IOB_S55_0;
	vref IOB_S60_0;
	vref IOB_S64_0;
	vref IOB_S68_0;
	vref IOB_S72_0;
	vref IOB_S75_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N24_0;
	vref IOB_N28_0;
	vref IOB_N32_0;
	vref IOB_N35_3;
	vref IOB_N38_3;
	vref IOB_N41_0;
	vref IOB_N44_0;
	vref IOB_N47_3;
	vref IOB_N51_3;
	vref IOB_N55_3;
	vref IOB_N60_3;
	vref IOB_N64_3;
	vref IOB_N68_3;
	vref IOB_N72_3;
	vref IOB_N75_0;
}

// xc2v6000-bf957
bond BOND28 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N84_2;
	pin A5 = IOB_N84_3;
	pin A6 = IOB_N83_0;
	pin A7 = IOB_N83_1;
	pin A8 = IOB_N79_2;
	pin A9 = IOB_N79_3;
	pin A10 = IOB_N70_2;
	pin A11 = IOB_N70_3;
	pin A12 = IOB_N60_2;
	pin A13 = IOB_N60_3;
	pin A14 = IOB_N49_0;
	pin A15 = IOB_N49_1;
	pin A16 = GND;
	pin A17 = IOB_N47_0;
	pin A18 = IOB_N47_1;
	pin A19 = IOB_N37_2;
	pin A20 = IOB_N37_3;
	pin A21 = IOB_N33_2;
	pin A22 = IOB_N33_3;
	pin A23 = IOB_N25_2;
	pin A24 = IOB_N25_3;
	pin A25 = IOB_N15_0;
	pin A26 = IOB_N15_1;
	pin A27 = IOB_N5_0;
	pin A28 = IOB_N5_1;
	pin A29 = GND;
	pin A30 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N94_0;
	pin B4 = NC;
	pin B5 = IOB_N94_1;
	pin B6 = IOB_N85_1;
	pin B7 = IOB_N73_0;
	pin B8 = GND;
	pin B9 = IOB_N73_1;
	pin B10 = IOB_N64_0;
	pin B11 = IOB_N64_1;
	pin B12 = IOB_N62_2;
	pin B13 = IOB_N62_3;
	pin B14 = IOB_N52_0;
	pin B15 = IOB_N52_1;
	pin B16 = VCCAUX;
	pin B17 = IOB_N44_0;
	pin B18 = IOB_N44_1;
	pin B19 = IOB_N35_2;
	pin B20 = IOB_N35_3;
	pin B21 = IOB_N26_0;
	pin B22 = IOB_N26_1;
	pin B23 = IOB_N17_0;
	pin B24 = GND;
	pin B25 = IOB_N17_1;
	pin B26 = IOB_N11_0;
	pin B27 = IOB_N11_1;
	pin B28 = DXP;
	pin B29 = IOB_N2_1;
	pin B30 = GND;
	pin B31 = GND;
	pin C1 = GND;
	pin C2 = VCCAUX;
	pin C3 = GND;
	pin C4 = TDO;
	pin C5 = IOB_N85_0;
	pin C6 = IOB_N90_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N81_0;
	pin C9 = IOB_N81_1;
	pin C10 = IOB_N73_2;
	pin C11 = IOB_N73_3;
	pin C12 = IOB_N62_0;
	pin C13 = IOB_N62_1;
	pin C14 = VCCO1;
	pin C15 = IOB_N48_2;
	pin C16 = IOB_N48_3;
	pin C17 = IOB_N38_0;
	pin C18 = VCCO0;
	pin C19 = IOB_N38_1;
	pin C20 = IOB_N34_0;
	pin C21 = IOB_N34_1;
	pin C22 = IOB_N22_2;
	pin C23 = IOB_N22_3;
	pin C24 = IOB_N12_0;
	pin C25 = VCCO0;
	pin C26 = IOB_N12_1;
	pin C27 = IOB_N2_0;
	pin C28 = TDI;
	pin C29 = GND;
	pin C30 = VCCAUX;
	pin C31 = GND;
	pin D1 = IOB_E87_1;
	pin D2 = IOB_E94_1;
	pin D3 = IOB_E95_1;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N90_2;
	pin D7 = IOB_N91_1;
	pin D8 = IOB_N80_2;
	pin D9 = IOB_N80_3;
	pin D10 = GND;
	pin D11 = IOB_N64_2;
	pin D12 = IOB_N64_3;
	pin D13 = IOB_N58_0;
	pin D14 = IOB_N58_1;
	pin D15 = IOB_N57_3;
	pin D16 = GND;
	pin D17 = IOB_N36_0;
	pin D18 = IOB_N37_0;
	pin D19 = IOB_N37_1;
	pin D20 = IOB_N31_2;
	pin D21 = IOB_N31_3;
	pin D22 = GND;
	pin D23 = IOB_N13_0;
	pin D24 = IOB_N13_1;
	pin D25 = IOB_N4_0;
	pin D26 = IOB_N4_1;
	pin D27 = PROG_B;
	pin D28 = GND;
	pin D29 = IOB_W96_3;
	pin D30 = IOB_W96_2;
	pin D31 = IOB_W88_3;
	pin E1 = IOB_E87_0;
	pin E2 = IOB_E86_1;
	pin E3 = IOB_E94_0;
	pin E4 = IOB_E95_0;
	pin E5 = GND;
	pin E6 = IOB_N91_0;
	pin E7 = IOB_N93_2;
	pin E8 = IOB_N93_3;
	pin E9 = IOB_N82_2;
	pin E10 = IOB_N82_3;
	pin E11 = IOB_N69_2;
	pin E12 = IOB_N69_3;
	pin E13 = IOB_N59_2;
	pin E14 = IOB_N59_3;
	pin E15 = IOB_N57_2;
	pin E16 = IOB_N47_2;
	pin E17 = IOB_N47_3;
	pin E18 = IOB_N36_1;
	pin E19 = IOB_N25_0;
	pin E20 = IOB_N25_1;
	pin E21 = IOB_N22_0;
	pin E22 = IOB_N22_1;
	pin E23 = IOB_N14_2;
	pin E24 = IOB_N14_3;
	pin E25 = IOB_N1_0;
	pin E26 = HSWAP_EN;
	pin E27 = GND;
	pin E28 = IOB_W93_1;
	pin E29 = IOB_W94_3;
	pin E30 = IOB_W85_1;
	pin E31 = IOB_W88_2;
	pin F1 = IOB_E76_3;
	pin F2 = IOB_E86_0;
	pin F3 = IOB_E93_0;
	pin F4 = IOB_E93_1;
	pin F5 = IOB_E96_3;
	pin F6 = GND;
	pin F7 = IOB_N94_2;
	pin F8 = IOB_N94_3;
	pin F9 = IOB_N78_2;
	pin F10 = VCCO1;
	pin F11 = IOB_N78_3;
	pin F12 = IOB_N60_0;
	pin F13 = IOB_N60_1;
	pin F14 = IOB_N51_2;
	pin F15 = IOB_N51_3;
	pin F16 = IOB_N43_0;
	pin F17 = IOB_N43_1;
	pin F18 = IOB_N32_0;
	pin F19 = IOB_N32_1;
	pin F20 = IOB_N23_0;
	pin F21 = IOB_N23_1;
	pin F22 = VCCO0;
	pin F23 = IOB_N4_2;
	pin F24 = IOB_N4_3;
	pin F25 = DXN;
	pin F26 = GND;
	pin F27 = IOB_W96_1;
	pin F28 = IOB_W93_0;
	pin F29 = IOB_W94_2;
	pin F30 = IOB_W85_0;
	pin F31 = IOB_W84_3;
	pin G1 = IOB_E76_2;
	pin G2 = IOB_E75_1;
	pin G3 = VCCO2;
	pin G4 = IOB_E96_2;
	pin G5 = IOB_E86_3;
	pin G6 = IOB_E96_1;
	pin G7 = GND;
	pin G8 = IOB_N91_2;
	pin G9 = IOB_N85_2;
	pin G10 = IOB_N85_3;
	pin G11 = IOB_N70_0;
	pin G12 = IOB_N70_1;
	pin G13 = GND;
	pin G14 = IOB_N52_2;
	pin G15 = IOB_N52_3;
	pin G16 = GND;
	pin G17 = IOB_N35_0;
	pin G18 = IOB_N35_1;
	pin G19 = GND;
	pin G20 = IOB_N14_0;
	pin G21 = IOB_N14_1;
	pin G22 = IOB_N10_0;
	pin G23 = IOB_N10_1;
	pin G24 = IOB_N1_1;
	pin G25 = GND;
	pin G26 = IOB_W96_0;
	pin G27 = IOB_W87_1;
	pin G28 = IOB_W86_3;
	pin G29 = VCCO7;
	pin G30 = IOB_W76_1;
	pin G31 = IOB_W84_2;
	pin H1 = IOB_E72_3;
	pin H2 = GND;
	pin H3 = IOB_E74_3;
	pin H4 = IOB_E85_1;
	pin H5 = IOB_E86_2;
	pin H6 = IOB_E96_0;
	pin H7 = IOB_E88_1;
	pin H8 = GND;
	pin H9 = IOB_N91_3;
	pin H10 = IOB_N83_2;
	pin H11 = IOB_N83_3;
	pin H12 = IOB_N63_2;
	pin H13 = IOB_N63_3;
	pin H14 = VCCO1;
	pin H15 = IOB_N48_0;
	pin H16 = IOB_N48_1;
	pin H17 = IOB_N33_0;
	pin H18 = VCCO0;
	pin H19 = IOB_N33_1;
	pin H20 = IOB_N16_0;
	pin H21 = IOB_N16_1;
	pin H22 = IOB_N1_2;
	pin H23 = IOB_N1_3;
	pin H24 = GND;
	pin H25 = IOB_W95_1;
	pin H26 = IOB_W95_0;
	pin H27 = IOB_W87_0;
	pin H28 = IOB_W86_2;
	pin H29 = IOB_W74_3;
	pin H30 = GND;
	pin H31 = IOB_W74_1;
	pin J1 = IOB_E72_2;
	pin J2 = IOB_E75_0;
	pin J3 = IOB_E74_2;
	pin J4 = IOB_E85_0;
	pin J5 = IOB_E73_1;
	pin J6 = IOB_E74_1;
	pin J7 = IOB_E83_1;
	pin J8 = IOB_E88_0;
	pin J9 = GND;
	pin J10 = TMS;
	pin J11 = IOB_N81_2;
	pin J12 = IOB_N81_3;
	pin J13 = IOB_N61_2;
	pin J14 = IOB_N61_3;
	pin J15 = IOB_N58_3;
	pin J16 = IOB_N46_2;
	pin J17 = IOB_N46_3;
	pin J18 = IOB_N43_2;
	pin J19 = IOB_N31_0;
	pin J20 = IOB_N31_1;
	pin J21 = IOB_N10_2;
	pin J22 = IOB_N10_3;
	pin J23 = GND;
	pin J24 = IOB_W88_1;
	pin J25 = IOB_W86_1;
	pin J26 = IOB_W73_1;
	pin J27 = IOB_W76_3;
	pin J28 = IOB_W70_3;
	pin J29 = IOB_W74_2;
	pin J30 = IOB_W76_0;
	pin J31 = IOB_W74_0;
	pin K1 = IOB_E62_3;
	pin K2 = IOB_E64_3;
	pin K3 = IOB_E70_3;
	pin K4 = GND;
	pin K5 = IOB_E73_0;
	pin K6 = VCCO2;
	pin K7 = IOB_E83_0;
	pin K8 = IOB_E84_3;
	pin K9 = IOB_E94_2;
	pin K10 = IOB_E94_3;
	pin K11 = TCK;
	pin K12 = IOB_N72_2;
	pin K13 = IOB_N72_3;
	pin K14 = IOB_N58_2;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = IOB_N43_3;
	pin K19 = IOB_N12_2;
	pin K20 = IOB_N12_3;
	pin K21 = IOB_W94_1;
	pin K22 = IOB_W94_0;
	pin K23 = IOB_W83_1;
	pin K24 = IOB_W88_0;
	pin K25 = IOB_W86_0;
	pin K26 = VCCO7;
	pin K27 = IOB_W76_2;
	pin K28 = GND;
	pin K29 = IOB_W72_1;
	pin K30 = IOB_W70_1;
	pin K31 = IOB_W64_1;
	pin L1 = IOB_E62_2;
	pin L2 = IOB_E64_2;
	pin L3 = IOB_E70_2;
	pin L4 = IOB_E63_1;
	pin L5 = IOB_E69_1;
	pin L6 = IOB_E74_0;
	pin L7 = IOB_E71_1;
	pin L8 = IOB_E84_2;
	pin L9 = IOB_E76_1;
	pin L10 = IOB_E88_3;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = VCCINT;
	pin L17 = VCCO0;
	pin L18 = VCCO0;
	pin L19 = VCCO0;
	pin L20 = VCCO0;
	pin L21 = VCCINT;
	pin L22 = IOB_W75_1;
	pin L23 = IOB_W83_0;
	pin L24 = IOB_W71_1;
	pin L25 = IOB_W72_3;
	pin L26 = IOB_W73_0;
	pin L27 = IOB_W64_3;
	pin L28 = IOB_W70_2;
	pin L29 = IOB_W72_0;
	pin L30 = IOB_W70_0;
	pin L31 = IOB_W64_0;
	pin M1 = IOB_E58_3;
	pin M2 = IOB_E59_1;
	pin M3 = IOB_E60_3;
	pin M4 = IOB_E63_0;
	pin M5 = IOB_E69_0;
	pin M6 = IOB_E64_1;
	pin M7 = IOB_E71_0;
	pin M8 = IOB_E70_1;
	pin M9 = IOB_E76_0;
	pin M10 = IOB_E88_2;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCINT;
	pin M17 = VCCO0;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = IOB_W75_0;
	pin M23 = IOB_W69_1;
	pin M24 = IOB_W71_0;
	pin M25 = IOB_W72_2;
	pin M26 = IOB_W63_1;
	pin M27 = IOB_W64_2;
	pin M28 = IOB_W62_3;
	pin M29 = IOB_W62_1;
	pin M30 = IOB_W60_1;
	pin M31 = IOB_W58_3;
	pin N1 = IOB_E58_2;
	pin N2 = IOB_E59_0;
	pin N3 = IOB_E60_2;
	pin N4 = IOB_E57_1;
	pin N5 = IOB_E61_1;
	pin N6 = IOB_E64_0;
	pin N7 = GND;
	pin N8 = IOB_E70_0;
	pin N9 = IOB_E62_1;
	pin N10 = IOB_E72_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCO7;
	pin N21 = VCCO7;
	pin N22 = IOB_W61_1;
	pin N23 = IOB_W69_0;
	pin N24 = IOB_W50_1;
	pin N25 = GND;
	pin N26 = IOB_W63_0;
	pin N27 = IOB_W60_3;
	pin N28 = IOB_W62_2;
	pin N29 = IOB_W62_0;
	pin N30 = IOB_W60_0;
	pin N31 = IOB_W58_2;
	pin P1 = IOB_E50_1;
	pin P2 = IOB_E51_1;
	pin P3 = VCCO2;
	pin P4 = IOB_E57_0;
	pin P5 = IOB_E61_0;
	pin P6 = IOB_E52_1;
	pin P7 = IOB_E58_1;
	pin P8 = VCCO2;
	pin P9 = IOB_E62_0;
	pin P10 = IOB_E72_0;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = VCCO7;
	pin P21 = VCCO7;
	pin P22 = IOB_W61_0;
	pin P23 = IOB_W59_1;
	pin P24 = VCCO7;
	pin P25 = IOB_W57_1;
	pin P26 = IOB_W52_1;
	pin P27 = IOB_W60_2;
	pin P28 = IOB_W58_1;
	pin P29 = VCCO7;
	pin P30 = IOB_W52_3;
	pin P31 = IOB_W51_1;
	pin R1 = IOB_E50_0;
	pin R2 = IOB_E51_0;
	pin R3 = IOB_E49_0;
	pin R4 = IOB_E49_1;
	pin R5 = IOB_E50_3;
	pin R6 = IOB_E52_0;
	pin R7 = IOB_E58_0;
	pin R8 = IOB_E60_1;
	pin R9 = IOB_E60_0;
	pin R10 = VCCINT;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = VCCO7;
	pin R21 = VCCO7;
	pin R22 = VCCINT;
	pin R23 = IOB_W59_0;
	pin R24 = IOB_W50_0;
	pin R25 = IOB_W57_0;
	pin R26 = IOB_W52_0;
	pin R27 = IOB_W49_1;
	pin R28 = IOB_W58_0;
	pin R29 = IOB_W50_3;
	pin R30 = IOB_W52_2;
	pin R31 = IOB_W51_0;
	pin T1 = GND;
	pin T2 = VCCAUX;
	pin T3 = IOB_E47_1;
	pin T4 = GND;
	pin T5 = IOB_E50_2;
	pin T6 = IOB_E48_3;
	pin T7 = GND;
	pin T8 = IOB_E52_3;
	pin T9 = IOB_E52_2;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = VCCINT;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = GND;
	pin T23 = IOB_W45_1;
	pin T24 = IOB_W47_1;
	pin T25 = GND;
	pin T26 = IOB_W45_3;
	pin T27 = IOB_W49_0;
	pin T28 = GND;
	pin T29 = IOB_W50_2;
	pin T30 = VCCAUX;
	pin T31 = GND;
	pin U1 = IOB_E46_3;
	pin U2 = IOB_E45_1;
	pin U3 = IOB_E47_0;
	pin U4 = IOB_E39_3;
	pin U5 = IOB_E48_2;
	pin U6 = IOB_E47_3;
	pin U7 = IOB_E40_3;
	pin U8 = IOB_E45_3;
	pin U9 = IOB_E34_3;
	pin U10 = VCCINT;
	pin U11 = VCCO3;
	pin U12 = VCCO3;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCO6;
	pin U21 = VCCO6;
	pin U22 = VCCINT;
	pin U23 = IOB_W45_0;
	pin U24 = IOB_W47_0;
	pin U25 = IOB_W36_3;
	pin U26 = IOB_W45_2;
	pin U27 = IOB_W39_3;
	pin U28 = IOB_W46_3;
	pin U29 = IOB_W40_3;
	pin U30 = IOB_W47_3;
	pin U31 = IOB_W48_3;
	pin V1 = IOB_E46_2;
	pin V2 = IOB_E45_0;
	pin V3 = VCCO3;
	pin V4 = IOB_E39_2;
	pin V5 = IOB_E38_3;
	pin V6 = IOB_E47_2;
	pin V7 = IOB_E40_2;
	pin V8 = VCCO3;
	pin V9 = IOB_E34_2;
	pin V10 = IOB_E26_3;
	pin V11 = VCCO3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = VCCINT;
	pin V20 = VCCO6;
	pin V21 = VCCO6;
	pin V22 = IOB_W27_3;
	pin V23 = IOB_W37_3;
	pin V24 = VCCO6;
	pin V25 = IOB_W36_2;
	pin V26 = IOB_W33_3;
	pin V27 = IOB_W39_2;
	pin V28 = IOB_W46_2;
	pin V29 = VCCO6;
	pin V30 = IOB_W47_2;
	pin V31 = IOB_W48_2;
	pin W1 = IOB_E39_1;
	pin W2 = IOB_E37_3;
	pin W3 = IOB_E35_3;
	pin W4 = IOB_E35_1;
	pin W5 = IOB_E38_2;
	pin W6 = IOB_E37_1;
	pin W7 = GND;
	pin W8 = IOB_E45_2;
	pin W9 = IOB_E24_3;
	pin W10 = IOB_E26_2;
	pin W11 = VCCO3;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = VCCINT;
	pin W15 = VCCINT;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = VCCINT;
	pin W19 = VCCINT;
	pin W20 = VCCO6;
	pin W21 = VCCO6;
	pin W22 = IOB_W27_2;
	pin W23 = IOB_W37_2;
	pin W24 = IOB_W35_3;
	pin W25 = GND;
	pin W26 = IOB_W33_2;
	pin W27 = IOB_W28_3;
	pin W28 = IOB_W37_1;
	pin W29 = IOB_W40_2;
	pin W30 = IOB_W38_3;
	pin W31 = IOB_W39_1;
	pin Y1 = IOB_E39_0;
	pin Y2 = IOB_E37_2;
	pin Y3 = IOB_E35_2;
	pin Y4 = IOB_E35_0;
	pin Y5 = IOB_E36_3;
	pin Y6 = IOB_E37_0;
	pin Y7 = IOB_E33_1;
	pin Y8 = IOB_E22_3;
	pin Y9 = IOB_E24_2;
	pin Y10 = IOB_E14_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCINT;
	pin Y13 = VCCO4;
	pin Y14 = VCCO4;
	pin Y15 = VCCO4;
	pin Y16 = VCCINT;
	pin Y17 = VCCO5;
	pin Y18 = VCCO5;
	pin Y19 = VCCO5;
	pin Y20 = VCCINT;
	pin Y21 = VCCO6;
	pin Y22 = IOB_W9_1;
	pin Y23 = IOB_W21_3;
	pin Y24 = IOB_W35_2;
	pin Y25 = IOB_W24_3;
	pin Y26 = IOB_W26_3;
	pin Y27 = IOB_W28_2;
	pin Y28 = IOB_W37_0;
	pin Y29 = IOB_W35_1;
	pin Y30 = IOB_W38_2;
	pin Y31 = IOB_W39_0;
	pin AA1 = IOB_E33_3;
	pin AA2 = IOB_E27_3;
	pin AA3 = IOB_E25_3;
	pin AA4 = IOB_E27_1;
	pin AA5 = IOB_E36_2;
	pin AA6 = IOB_E28_3;
	pin AA7 = IOB_E33_0;
	pin AA8 = IOB_E22_2;
	pin AA9 = IOB_E11_3;
	pin AA10 = IOB_E14_2;
	pin AA11 = VCCINT;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCINT;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCINT;
	pin AA22 = IOB_W9_0;
	pin AA23 = IOB_W21_2;
	pin AA24 = IOB_W13_1;
	pin AA25 = IOB_W24_2;
	pin AA26 = IOB_W26_2;
	pin AA27 = IOB_W25_3;
	pin AA28 = IOB_W23_1;
	pin AA29 = IOB_W35_0;
	pin AA30 = IOB_W33_1;
	pin AA31 = IOB_W34_3;
	pin AB1 = IOB_E33_2;
	pin AB2 = IOB_E27_2;
	pin AB3 = IOB_E25_2;
	pin AB4 = GND;
	pin AB5 = IOB_E25_1;
	pin AB6 = VCCO3;
	pin AB7 = IOB_E21_1;
	pin AB8 = IOB_E9_3;
	pin AB9 = IOB_E11_2;
	pin AB10 = IOB_E3_3;
	pin AB11 = IOB_E3_2;
	pin AB12 = IOB_S83_3;
	pin AB13 = IOB_S83_2;
	pin AB14 = IOB_S58_3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = VCCINT;
	pin AB18 = IOB_S37_2;
	pin AB19 = IOB_S25_3;
	pin AB20 = IOB_S25_2;
	pin AB21 = IOB_S10_3;
	pin AB22 = IOB_W3_0;
	pin AB23 = IOB_W3_1;
	pin AB24 = IOB_W13_0;
	pin AB25 = IOB_W14_3;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W25_2;
	pin AB28 = GND;
	pin AB29 = IOB_W25_1;
	pin AB30 = IOB_W33_0;
	pin AB31 = IOB_W34_2;
	pin AC1 = IOB_E23_3;
	pin AC2 = IOB_E21_3;
	pin AC3 = IOB_E23_1;
	pin AC4 = IOB_E27_0;
	pin AC5 = IOB_E25_0;
	pin AC6 = IOB_E28_2;
	pin AC7 = IOB_E21_0;
	pin AC8 = IOB_E9_2;
	pin AC9 = GND;
	pin AC10 = IOB_S85_3;
	pin AC11 = IOB_S85_2;
	pin AC12 = IOB_S64_3;
	pin AC13 = IOB_S64_2;
	pin AC14 = IOB_S58_2;
	pin AC15 = IOB_S52_3;
	pin AC16 = IOB_S52_2;
	pin AC17 = IOB_S37_3;
	pin AC18 = IOB_S35_3;
	pin AC19 = IOB_S35_2;
	pin AC20 = IOB_S16_3;
	pin AC21 = IOB_S16_2;
	pin AC22 = IOB_S10_2;
	pin AC23 = GND;
	pin AC24 = IOB_W9_3;
	pin AC25 = IOB_W14_2;
	pin AC26 = IOB_W11_1;
	pin AC27 = IOB_W23_3;
	pin AC28 = IOB_W23_0;
	pin AC29 = IOB_W25_0;
	pin AC30 = IOB_W22_3;
	pin AC31 = IOB_W27_1;
	pin AD1 = IOB_E23_2;
	pin AD2 = GND;
	pin AD3 = IOB_E23_0;
	pin AD4 = IOB_E11_1;
	pin AD5 = IOB_E10_3;
	pin AD6 = IOB_E2_3;
	pin AD7 = IOB_E2_2;
	pin AD8 = GND;
	pin AD9 = IOB_S94_3;
	pin AD10 = IOB_S94_2;
	pin AD11 = IOB_S79_3;
	pin AD12 = IOB_S79_2;
	pin AD13 = IOB_S62_3;
	pin AD14 = VCCO4;
	pin AD15 = IOB_S62_2;
	pin AD16 = IOB_S47_1;
	pin AD17 = IOB_S47_0;
	pin AD18 = VCCO5;
	pin AD19 = IOB_S31_3;
	pin AD20 = IOB_S31_2;
	pin AD21 = IOB_S14_3;
	pin AD22 = IOB_S14_2;
	pin AD23 = IOB_S4_3;
	pin AD24 = GND;
	pin AD25 = IOB_W9_2;
	pin AD26 = IOB_W11_0;
	pin AD27 = IOB_W23_2;
	pin AD28 = IOB_W12_3;
	pin AD29 = IOB_W11_3;
	pin AD30 = GND;
	pin AD31 = IOB_W27_0;
	pin AE1 = IOB_E13_1;
	pin AE2 = IOB_E21_2;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E11_0;
	pin AE5 = IOB_E10_2;
	pin AE6 = IOB_E1_3;
	pin AE7 = GND;
	pin AE8 = IOB_S91_3;
	pin AE9 = IOB_S85_1;
	pin AE10 = IOB_S85_0;
	pin AE11 = IOB_S73_3;
	pin AE12 = IOB_S73_2;
	pin AE13 = GND;
	pin AE14 = IOB_S60_3;
	pin AE15 = IOB_S60_2;
	pin AE16 = GND;
	pin AE17 = IOB_S43_3;
	pin AE18 = IOB_S43_2;
	pin AE19 = GND;
	pin AE20 = IOB_S22_3;
	pin AE21 = IOB_S22_2;
	pin AE22 = IOB_S12_3;
	pin AE23 = IOB_S12_2;
	pin AE24 = IOB_S4_2;
	pin AE25 = GND;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W12_2;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W22_2;
	pin AE31 = IOB_W21_1;
	pin AF1 = IOB_E13_0;
	pin AF2 = IOB_E12_3;
	pin AF3 = IOB_E3_1;
	pin AF4 = IOB_E4_3;
	pin AF5 = IOB_E1_2;
	pin AF6 = GND;
	pin AF7 = IOB_S94_1;
	pin AF8 = IOB_S91_2;
	pin AF9 = IOB_S81_1;
	pin AF10 = VCCO4;
	pin AF11 = IOB_S81_0;
	pin AF12 = IOB_S70_3;
	pin AF13 = IOB_S70_2;
	pin AF14 = IOB_S60_1;
	pin AF15 = IOB_S60_0;
	pin AF16 = IOB_S49_3;
	pin AF17 = IOB_S44_2;
	pin AF18 = IOB_S33_3;
	pin AF19 = IOB_S33_2;
	pin AF20 = IOB_S23_3;
	pin AF21 = IOB_S23_2;
	pin AF22 = VCCO5;
	pin AF23 = IOB_S2_3;
	pin AF24 = IOB_S2_2;
	pin AF25 = IOB_S1_2;
	pin AF26 = GND;
	pin AF27 = IOB_W1_0;
	pin AF28 = IOB_W1_1;
	pin AF29 = IOB_W11_2;
	pin AF30 = IOB_W10_3;
	pin AF31 = IOB_W21_0;
	pin AG1 = IOB_E9_1;
	pin AG2 = IOB_E12_2;
	pin AG3 = IOB_E3_0;
	pin AG4 = IOB_E4_2;
	pin AG5 = GND;
	pin AG6 = DONE;
	pin AG7 = IOB_S94_0;
	pin AG8 = IOB_S81_3;
	pin AG9 = IOB_S81_2;
	pin AG10 = IOB_S73_1;
	pin AG11 = IOB_S73_0;
	pin AG12 = IOB_S64_1;
	pin AG13 = IOB_S64_0;
	pin AG14 = IOB_S52_1;
	pin AG15 = IOB_S52_0;
	pin AG16 = IOB_S49_2;
	pin AG17 = IOB_S44_3;
	pin AG18 = IOB_S34_3;
	pin AG19 = IOB_S34_2;
	pin AG20 = IOB_S26_3;
	pin AG21 = IOB_S26_2;
	pin AG22 = IOB_S13_3;
	pin AG23 = IOB_S13_2;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S11_2;
	pin AG26 = M2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_2;
	pin AG29 = IOB_W3_3;
	pin AG30 = IOB_W10_2;
	pin AG31 = IOB_W4_3;
	pin AH1 = IOB_E9_0;
	pin AH2 = IOB_E1_1;
	pin AH3 = IOB_E1_0;
	pin AH4 = GND;
	pin AH5 = PWRDWN_B;
	pin AH6 = IOB_S90_1;
	pin AH7 = IOB_S90_0;
	pin AH8 = IOB_S80_1;
	pin AH9 = IOB_S80_0;
	pin AH10 = GND;
	pin AH11 = IOB_S69_1;
	pin AH12 = IOB_S69_0;
	pin AH13 = IOB_S58_1;
	pin AH14 = IOB_S58_0;
	pin AH15 = IOB_S48_1;
	pin AH16 = GND;
	pin AH17 = IOB_S47_2;
	pin AH18 = IOB_S37_1;
	pin AH19 = IOB_S37_0;
	pin AH20 = IOB_S32_3;
	pin AH21 = IOB_S32_2;
	pin AH22 = GND;
	pin AH23 = IOB_S14_1;
	pin AH24 = IOB_S14_0;
	pin AH25 = IOB_S11_3;
	pin AH26 = IOB_S4_0;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AH31 = IOB_W4_2;
	pin AJ1 = GND;
	pin AJ2 = VCCAUX;
	pin AJ3 = GND;
	pin AJ4 = CCLK;
	pin AJ5 = IOB_S93_0;
	pin AJ6 = IOB_S83_1;
	pin AJ7 = VCCO4;
	pin AJ8 = IOB_S83_0;
	pin AJ9 = IOB_S78_1;
	pin AJ10 = IOB_S78_0;
	pin AJ11 = IOB_S62_1;
	pin AJ12 = IOB_S62_0;
	pin AJ13 = IOB_S57_1;
	pin AJ14 = VCCO4;
	pin AJ15 = IOB_S48_0;
	pin AJ16 = IOB_S47_3;
	pin AJ17 = IOB_S43_0;
	pin AJ18 = VCCO5;
	pin AJ19 = IOB_S35_1;
	pin AJ20 = IOB_S35_0;
	pin AJ21 = IOB_S25_1;
	pin AJ22 = IOB_S25_0;
	pin AJ23 = IOB_S17_3;
	pin AJ24 = IOB_S17_2;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S4_1;
	pin AJ27 = IOB_S5_2;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AJ31 = GND;
	pin AK1 = GND;
	pin AK2 = GND;
	pin AK3 = IOB_S93_1;
	pin AK4 = IOB_S91_1;
	pin AK5 = IOB_S91_0;
	pin AK6 = IOB_S82_1;
	pin AK7 = IOB_S82_0;
	pin AK8 = GND;
	pin AK9 = IOB_S70_1;
	pin AK10 = IOB_S70_0;
	pin AK11 = IOB_S61_1;
	pin AK12 = IOB_S61_0;
	pin AK13 = IOB_S57_0;
	pin AK14 = IOB_S51_1;
	pin AK15 = IOB_S51_0;
	pin AK16 = VCCAUX;
	pin AK17 = IOB_S43_1;
	pin AK18 = IOB_S38_3;
	pin AK19 = IOB_S38_2;
	pin AK20 = IOB_S33_1;
	pin AK21 = IOB_S33_0;
	pin AK22 = IOB_S22_1;
	pin AK23 = IOB_S22_0;
	pin AK24 = GND;
	pin AK25 = IOB_S12_1;
	pin AK26 = IOB_S12_0;
	pin AK27 = IOB_S5_3;
	pin AK28 = IOB_S1_1;
	pin AK29 = IOB_S1_0;
	pin AK30 = GND;
	pin AK31 = GND;
	pin AL2 = GND;
	pin AL3 = GND;
	pin AL4 = IOB_S84_1;
	pin AL5 = IOB_S84_0;
	pin AL6 = IOB_S79_1;
	pin AL7 = IOB_S79_0;
	pin AL8 = IOB_S72_1;
	pin AL9 = IOB_S72_0;
	pin AL10 = IOB_S63_1;
	pin AL11 = IOB_S63_0;
	pin AL12 = IOB_S59_1;
	pin AL13 = IOB_S59_0;
	pin AL14 = IOB_S48_3;
	pin AL15 = IOB_S48_2;
	pin AL16 = GND;
	pin AL17 = IOB_S46_1;
	pin AL18 = IOB_S46_0;
	pin AL19 = IOB_S36_3;
	pin AL20 = IOB_S36_2;
	pin AL21 = IOB_S31_1;
	pin AL22 = IOB_S31_0;
	pin AL23 = IOB_S16_1;
	pin AL24 = IOB_S16_0;
	pin AL25 = IOB_S15_3;
	pin AL26 = IOB_S15_2;
	pin AL27 = IOB_S10_1;
	pin AL28 = IOB_S10_0;
	pin AL29 = GND;
	pin AL30 = GND;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W46_3;
	vref IOB_W51_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W83_0;
	vref IOB_W87_0;
	vref IOB_W95_0;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E46_3;
	vref IOB_E51_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E83_0;
	vref IOB_E87_0;
	vref IOB_E95_0;
	vref IOB_S4_0;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S23_3;
	vref IOB_S32_3;
	vref IOB_S36_3;
	vref IOB_S43_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_S52_3;
	vref IOB_S59_0;
	vref IOB_S63_0;
	vref IOB_S72_0;
	vref IOB_S80_0;
	vref IOB_S84_0;
	vref IOB_S91_3;
	vref IOB_N4_3;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N23_0;
	vref IOB_N32_0;
	vref IOB_N36_0;
	vref IOB_N43_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
	vref IOB_N52_0;
	vref IOB_N59_3;
	vref IOB_N63_3;
	vref IOB_N72_3;
	vref IOB_N80_3;
	vref IOB_N84_3;
	vref IOB_N91_0;
}

// xc2v6000-ff1152
bond BOND29 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N83_1;
	pin A5 = IOB_N83_0;
	pin A6 = IOB_N73_1;
	pin A7 = IOB_N73_0;
	pin A8 = GND;
	pin A9 = IOB_N72_2;
	pin A10 = VCCO1;
	pin A11 = IOB_N60_1;
	pin A12 = IOB_N60_0;
	pin A13 = IOB_N56_1;
	pin A14 = IOB_N56_0;
	pin A15 = IOB_N55_3;
	pin A16 = VCCO1;
	pin A17 = IOB_N54_0;
	pin A18 = IOB_N41_3;
	pin A19 = VCCO0;
	pin A20 = IOB_N40_0;
	pin A21 = IOB_N39_3;
	pin A22 = IOB_N39_2;
	pin A23 = IOB_N33_3;
	pin A24 = IOB_N33_2;
	pin A25 = VCCO0;
	pin A26 = IOB_N25_3;
	pin A27 = GND;
	pin A28 = IOB_N23_1;
	pin A29 = IOB_N23_0;
	pin A30 = IOB_N14_3;
	pin A31 = IOB_N14_2;
	pin A32 = GND;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N94_0;
	pin B4 = IOB_N85_1;
	pin B5 = IOB_N85_0;
	pin B6 = IOB_N81_1;
	pin B7 = IOB_N81_0;
	pin B8 = IOB_N72_3;
	pin B9 = IOB_N70_1;
	pin B10 = IOB_N70_0;
	pin B11 = IOB_N64_1;
	pin B12 = IOB_N64_0;
	pin B13 = IOB_N58_1;
	pin B14 = IOB_N58_0;
	pin B15 = GND;
	pin B16 = IOB_N55_2;
	pin B17 = IOB_N54_1;
	pin B18 = IOB_N41_2;
	pin B19 = IOB_N40_1;
	pin B20 = GND;
	pin B21 = IOB_N37_3;
	pin B22 = IOB_N37_2;
	pin B23 = IOB_N31_3;
	pin B24 = IOB_N31_2;
	pin B25 = IOB_N30_1;
	pin B26 = IOB_N30_0;
	pin B27 = IOB_N25_2;
	pin B28 = IOB_N22_3;
	pin B29 = IOB_N22_2;
	pin B30 = IOB_N12_3;
	pin B31 = IOB_N12_2;
	pin B32 = IOB_N10_3;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = IOB_N94_1;
	pin C3 = GND;
	pin C4 = VCCBATT;
	pin C5 = VCCAUX;
	pin C6 = IOB_N90_2;
	pin C7 = IOB_N79_1;
	pin C8 = IOB_N79_0;
	pin C9 = IOB_N78_2;
	pin C10 = GND;
	pin C11 = IOB_N64_3;
	pin C12 = IOB_N64_2;
	pin C13 = IOB_N57_3;
	pin C14 = IOB_N57_2;
	pin C15 = IOB_N52_0;
	pin C16 = IOB_N52_1;
	pin C17 = VCCAUX;
	pin C18 = IOB_N46_2;
	pin C19 = IOB_N46_3;
	pin C20 = IOB_N42_1;
	pin C21 = IOB_N42_0;
	pin C22 = IOB_N34_1;
	pin C23 = IOB_N34_0;
	pin C24 = IOB_N25_1;
	pin C25 = GND;
	pin C26 = IOB_N13_1;
	pin C27 = IOB_N11_1;
	pin C28 = IOB_N11_0;
	pin C29 = IOB_N1_2;
	pin C30 = VCCAUX;
	pin C31 = TDI;
	pin C32 = GND;
	pin C33 = IOB_N10_2;
	pin C34 = GND;
	pin D1 = IOB_E88_2;
	pin D2 = IOB_E96_2;
	pin D3 = IOB_E94_2;
	pin D4 = GND;
	pin D5 = TDO;
	pin D6 = IOB_N90_3;
	pin D7 = VCCO1;
	pin D8 = IOB_N91_1;
	pin D9 = IOB_N78_3;
	pin D10 = IOB_N69_3;
	pin D11 = IOB_N69_2;
	pin D12 = IOB_N62_1;
	pin D13 = IOB_N62_0;
	pin D14 = IOB_N53_3;
	pin D15 = IOB_N53_2;
	pin D16 = IOB_N49_0;
	pin D17 = IOB_N49_1;
	pin D18 = IOB_N43_2;
	pin D19 = IOB_N43_3;
	pin D20 = IOB_N38_1;
	pin D21 = IOB_N38_0;
	pin D22 = IOB_N26_1;
	pin D23 = IOB_N26_0;
	pin D24 = IOB_N25_0;
	pin D25 = IOB_N16_3;
	pin D26 = IOB_N16_2;
	pin D27 = IOB_N13_0;
	pin D28 = VCCO0;
	pin D29 = IOB_N1_3;
	pin D30 = PROG_B;
	pin D31 = GND;
	pin D32 = IOB_W93_0;
	pin D33 = IOB_W96_2;
	pin D34 = IOB_W94_2;
	pin E1 = IOB_E88_3;
	pin E2 = IOB_E96_3;
	pin E3 = IOB_E94_3;
	pin E4 = IOB_E93_0;
	pin E5 = GND;
	pin E6 = TMS;
	pin E7 = IOB_N91_0;
	pin E8 = IOB_N82_3;
	pin E9 = IOB_N82_2;
	pin E10 = IOB_N80_2;
	pin E11 = IOB_N80_3;
	pin E12 = GND;
	pin E13 = IOB_N61_3;
	pin E14 = IOB_N61_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N48_2;
	pin E17 = IOB_N48_3;
	pin E18 = IOB_N47_0;
	pin E19 = IOB_N47_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N35_3;
	pin E22 = IOB_N35_2;
	pin E23 = GND;
	pin E24 = IOB_N15_0;
	pin E25 = IOB_N15_1;
	pin E26 = IOB_N5_1;
	pin E27 = IOB_N2_0;
	pin E28 = IOB_N2_1;
	pin E29 = HSWAP_EN;
	pin E30 = GND;
	pin E31 = IOB_W88_2;
	pin E32 = IOB_W93_1;
	pin E33 = IOB_W96_3;
	pin E34 = IOB_W94_3;
	pin F1 = IOB_E76_2;
	pin F2 = IOB_E84_2;
	pin F3 = IOB_E85_0;
	pin F4 = IOB_E93_1;
	pin F5 = IOB_E95_1;
	pin F6 = GND;
	pin F7 = TCK;
	pin F8 = IOB_N93_2;
	pin F9 = IOB_N93_3;
	pin F10 = IOB_N84_3;
	pin F11 = IOB_N65_3;
	pin F12 = IOB_N65_2;
	pin F13 = IOB_N63_2;
	pin F14 = IOB_N63_3;
	pin F15 = IOB_N59_3;
	pin F16 = IOB_N51_3;
	pin F17 = IOB_N51_2;
	pin F18 = IOB_N44_1;
	pin F19 = IOB_N44_0;
	pin F20 = IOB_N36_0;
	pin F21 = IOB_N32_0;
	pin F22 = IOB_N32_1;
	pin F23 = IOB_N17_1;
	pin F24 = IOB_N17_0;
	pin F25 = IOB_N4_3;
	pin F26 = IOB_N4_2;
	pin F27 = IOB_N5_0;
	pin F28 = DXN;
	pin F29 = GND;
	pin F30 = IOB_W95_1;
	pin F31 = IOB_W88_3;
	pin F32 = IOB_W81_0;
	pin F33 = IOB_W86_2;
	pin F34 = IOB_W82_2;
	pin G1 = IOB_E76_3;
	pin G2 = IOB_E84_3;
	pin G3 = IOB_E85_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E95_0;
	pin G6 = IOB_E86_2;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N84_2;
	pin G10 = IOB_N83_3;
	pin G11 = IOB_N83_2;
	pin G12 = IOB_N70_3;
	pin G13 = IOB_N70_2;
	pin G14 = GND;
	pin G15 = IOB_N59_2;
	pin G16 = IOB_N52_3;
	pin G17 = IOB_N52_2;
	pin G18 = IOB_N43_1;
	pin G19 = IOB_N43_0;
	pin G20 = IOB_N36_1;
	pin G21 = GND;
	pin G22 = IOB_N31_1;
	pin G23 = IOB_N31_0;
	pin G24 = IOB_N14_1;
	pin G25 = IOB_N14_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXP;
	pin G28 = GND;
	pin G29 = IOB_W85_0;
	pin G30 = IOB_W95_0;
	pin G31 = VCCO7;
	pin G32 = IOB_W81_1;
	pin G33 = IOB_W86_3;
	pin G34 = IOB_W82_3;
	pin H1 = GND;
	pin H2 = IOB_E75_0;
	pin H3 = IOB_E74_2;
	pin H4 = IOB_E81_0;
	pin H5 = IOB_E82_2;
	pin H6 = IOB_E86_3;
	pin H7 = IOB_E87_1;
	pin H8 = GND;
	pin H9 = IOB_N94_2;
	pin H10 = IOB_N94_3;
	pin H11 = IOB_N91_3;
	pin H12 = IOB_N79_2;
	pin H13 = IOB_N79_3;
	pin H14 = IOB_N60_2;
	pin H15 = IOB_N60_3;
	pin H16 = IOB_N48_0;
	pin H17 = IOB_N48_1;
	pin H18 = IOB_N41_0;
	pin H19 = IOB_N41_1;
	pin H20 = IOB_N35_0;
	pin H21 = IOB_N35_1;
	pin H22 = IOB_N16_0;
	pin H23 = IOB_N16_1;
	pin H24 = IOB_N4_0;
	pin H25 = IOB_N4_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = IOB_W84_2;
	pin H29 = IOB_W85_1;
	pin H30 = IOB_W83_1;
	pin H31 = IOB_W76_2;
	pin H32 = IOB_W73_0;
	pin H33 = IOB_W75_0;
	pin H34 = GND;
	pin J1 = IOB_E75_1;
	pin J2 = IOB_E72_2;
	pin J3 = IOB_E74_3;
	pin J4 = IOB_E81_1;
	pin J5 = IOB_E82_3;
	pin J6 = IOB_E83_1;
	pin J7 = IOB_E87_0;
	pin J8 = IOB_E88_1;
	pin J9 = IOB_E94_1;
	pin J10 = IOB_N91_2;
	pin J11 = IOB_N85_2;
	pin J12 = IOB_N85_3;
	pin J13 = IOB_N81_3;
	pin J14 = IOB_N62_2;
	pin J15 = IOB_N62_3;
	pin J16 = GND;
	pin J17 = IOB_N54_3;
	pin J18 = IOB_N47_2;
	pin J19 = GND;
	pin J20 = IOB_N37_1;
	pin J21 = IOB_N22_0;
	pin J22 = IOB_N22_1;
	pin J23 = IOB_N10_0;
	pin J24 = IOB_N10_1;
	pin J25 = IOB_W96_1;
	pin J26 = IOB_W88_1;
	pin J27 = IOB_W87_1;
	pin J28 = IOB_W87_0;
	pin J29 = IOB_W84_3;
	pin J30 = IOB_W83_0;
	pin J31 = IOB_W76_3;
	pin J32 = IOB_W73_1;
	pin J33 = IOB_W74_2;
	pin J34 = IOB_W75_1;
	pin K1 = VCCO2;
	pin K2 = IOB_E72_3;
	pin K3 = GND;
	pin K4 = IOB_E70_0;
	pin K5 = IOB_E73_0;
	pin K6 = IOB_E83_0;
	pin K7 = IOB_E82_0;
	pin K8 = IOB_E88_0;
	pin K9 = IOB_E94_0;
	pin K10 = IOB_E96_0;
	pin K11 = IOB_E96_1;
	pin K12 = IOB_N81_2;
	pin K13 = IOB_N73_2;
	pin K14 = IOB_N73_3;
	pin K15 = IOB_N58_2;
	pin K16 = IOB_N58_3;
	pin K17 = IOB_N54_2;
	pin K18 = IOB_N47_3;
	pin K19 = IOB_N37_0;
	pin K20 = IOB_N33_0;
	pin K21 = IOB_N33_1;
	pin K22 = IOB_N12_0;
	pin K23 = IOB_N12_1;
	pin K24 = IOB_W94_1;
	pin K25 = IOB_W96_0;
	pin K26 = IOB_W86_1;
	pin K27 = IOB_W88_0;
	pin K28 = IOB_W84_0;
	pin K29 = IOB_W70_0;
	pin K30 = IOB_W72_2;
	pin K31 = IOB_W72_3;
	pin K32 = GND;
	pin K33 = IOB_W74_3;
	pin K34 = VCCO7;
	pin L1 = IOB_E60_2;
	pin L2 = IOB_E64_2;
	pin L3 = IOB_E70_2;
	pin L4 = IOB_E70_1;
	pin L5 = IOB_E73_1;
	pin L6 = IOB_E71_1;
	pin L7 = IOB_E82_1;
	pin L8 = IOB_E76_1;
	pin L9 = IOB_E86_0;
	pin L10 = IOB_E86_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N56_2;
	pin L17 = IOB_N56_3;
	pin L18 = IOB_N39_0;
	pin L19 = IOB_N39_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W94_0;
	pin L26 = IOB_W86_0;
	pin L27 = IOB_W76_1;
	pin L28 = IOB_W84_1;
	pin L29 = IOB_W71_1;
	pin L30 = IOB_W70_1;
	pin L31 = IOB_W69_0;
	pin L32 = IOB_W64_2;
	pin L33 = IOB_W70_2;
	pin L34 = IOB_W62_2;
	pin M1 = IOB_E60_3;
	pin M2 = IOB_E64_3;
	pin M3 = IOB_E70_3;
	pin M4 = IOB_E69_0;
	pin M5 = GND;
	pin M6 = IOB_E71_0;
	pin M7 = IOB_E72_0;
	pin M8 = IOB_E76_0;
	pin M9 = IOB_E74_1;
	pin M10 = IOB_E84_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W82_1;
	pin M26 = IOB_W74_1;
	pin M27 = IOB_W76_0;
	pin M28 = IOB_W72_0;
	pin M29 = IOB_W71_0;
	pin M30 = GND;
	pin M31 = IOB_W69_1;
	pin M32 = IOB_W64_3;
	pin M33 = IOB_W70_3;
	pin M34 = IOB_W62_3;
	pin N1 = IOB_E56_2;
	pin N2 = IOB_E59_0;
	pin N3 = IOB_E61_0;
	pin N4 = IOB_E69_1;
	pin N5 = IOB_E62_2;
	pin N6 = IOB_E63_1;
	pin N7 = IOB_E72_1;
	pin N8 = IOB_E64_1;
	pin N9 = IOB_E74_0;
	pin N10 = IOB_E84_0;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W82_0;
	pin N26 = IOB_W74_0;
	pin N27 = IOB_W64_1;
	pin N28 = IOB_W72_1;
	pin N29 = IOB_W63_1;
	pin N30 = IOB_W61_0;
	pin N31 = IOB_W60_2;
	pin N32 = IOB_W57_0;
	pin N33 = IOB_W58_2;
	pin N34 = IOB_W55_0;
	pin P1 = IOB_E56_3;
	pin P2 = IOB_E59_1;
	pin P3 = IOB_E61_1;
	pin P4 = IOB_E58_2;
	pin P5 = IOB_E62_3;
	pin P6 = IOB_E63_0;
	pin P7 = GND;
	pin P8 = IOB_E64_0;
	pin P9 = IOB_E60_1;
	pin P10 = IOB_E62_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W62_1;
	pin P26 = IOB_W60_1;
	pin P27 = IOB_W64_0;
	pin P28 = GND;
	pin P29 = IOB_W63_0;
	pin P30 = IOB_W61_1;
	pin P31 = IOB_W60_3;
	pin P32 = IOB_W57_1;
	pin P33 = IOB_W58_3;
	pin P34 = IOB_W55_1;
	pin R1 = IOB_E52_2;
	pin R2 = GND;
	pin R3 = IOB_E57_0;
	pin R4 = IOB_E58_3;
	pin R5 = VCCO2;
	pin R6 = IOB_E55_0;
	pin R7 = IOB_E55_1;
	pin R8 = IOB_E58_1;
	pin R9 = IOB_E60_0;
	pin R10 = IOB_E62_0;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W62_0;
	pin R26 = IOB_W60_0;
	pin R27 = IOB_W58_1;
	pin R28 = IOB_W59_1;
	pin R29 = IOB_W59_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W56_2;
	pin R32 = IOB_W53_0;
	pin R33 = GND;
	pin R34 = IOB_W54_2;
	pin T1 = VCCO2;
	pin T2 = IOB_E52_3;
	pin T3 = IOB_E57_1;
	pin T4 = IOB_E53_0;
	pin T5 = IOB_E54_2;
	pin T6 = IOB_E51_1;
	pin T7 = IOB_E52_0;
	pin T8 = IOB_E58_0;
	pin T9 = GND;
	pin T10 = IOB_E54_1;
	pin T11 = IOB_E56_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W56_1;
	pin T25 = IOB_W54_1;
	pin T26 = GND;
	pin T27 = IOB_W58_0;
	pin T28 = IOB_W50_0;
	pin T29 = IOB_W51_1;
	pin T30 = IOB_W52_2;
	pin T31 = IOB_W56_3;
	pin T32 = IOB_W53_1;
	pin T33 = IOB_W54_3;
	pin T34 = VCCO7;
	pin U1 = IOB_E50_3;
	pin U2 = IOB_E50_2;
	pin U3 = IOB_E49_1;
	pin U4 = IOB_E53_1;
	pin U5 = IOB_E54_3;
	pin U6 = IOB_E51_0;
	pin U7 = IOB_E52_1;
	pin U8 = IOB_E50_0;
	pin U9 = IOB_E50_1;
	pin U10 = IOB_E54_0;
	pin U11 = IOB_E56_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W56_0;
	pin U25 = IOB_W54_0;
	pin U26 = IOB_W52_1;
	pin U27 = IOB_W52_0;
	pin U28 = IOB_W50_1;
	pin U29 = IOB_W51_0;
	pin U30 = IOB_W52_3;
	pin U31 = IOB_W49_0;
	pin U32 = VCCAUX;
	pin U33 = IOB_W50_2;
	pin U34 = IOB_W50_3;
	pin V1 = IOB_E45_3;
	pin V2 = IOB_E45_2;
	pin V3 = VCCAUX;
	pin V4 = IOB_E49_0;
	pin V5 = IOB_E47_3;
	pin V6 = IOB_E48_3;
	pin V7 = IOB_E47_1;
	pin V8 = IOB_E44_2;
	pin V9 = IOB_E44_3;
	pin V10 = IOB_E46_3;
	pin V11 = IOB_E43_0;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W41_1;
	pin V25 = IOB_W43_1;
	pin V26 = IOB_W47_0;
	pin V27 = IOB_W47_1;
	pin V28 = IOB_W45_1;
	pin V29 = IOB_W44_3;
	pin V30 = IOB_W47_3;
	pin V31 = IOB_W49_1;
	pin V32 = IOB_W48_2;
	pin V33 = IOB_W45_2;
	pin V34 = IOB_W45_3;
	pin W1 = VCCO3;
	pin W2 = IOB_E41_3;
	pin W3 = IOB_E45_1;
	pin W4 = IOB_E43_3;
	pin W5 = IOB_E47_2;
	pin W6 = IOB_E48_2;
	pin W7 = IOB_E47_0;
	pin W8 = IOB_E42_3;
	pin W9 = GND;
	pin W10 = IOB_E46_2;
	pin W11 = IOB_E43_1;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W41_0;
	pin W25 = IOB_W43_0;
	pin W26 = GND;
	pin W27 = IOB_W37_1;
	pin W28 = IOB_W45_0;
	pin W29 = IOB_W44_2;
	pin W30 = IOB_W47_2;
	pin W31 = IOB_W46_3;
	pin W32 = IOB_W48_3;
	pin W33 = IOB_W42_2;
	pin W34 = VCCO6;
	pin Y1 = IOB_E41_2;
	pin Y2 = GND;
	pin Y3 = IOB_E45_0;
	pin Y4 = IOB_E43_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E40_3;
	pin Y7 = IOB_E39_1;
	pin Y8 = IOB_E42_2;
	pin Y9 = IOB_E36_2;
	pin Y10 = IOB_E38_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W33_1;
	pin Y26 = IOB_W35_1;
	pin Y27 = IOB_W37_0;
	pin Y28 = IOB_W39_0;
	pin Y29 = IOB_W39_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W46_2;
	pin Y32 = IOB_W43_2;
	pin Y33 = GND;
	pin Y34 = IOB_W42_3;
	pin AA1 = IOB_E37_3;
	pin AA2 = IOB_E35_3;
	pin AA3 = IOB_E41_1;
	pin AA4 = IOB_E39_3;
	pin AA5 = IOB_E37_1;
	pin AA6 = IOB_E40_2;
	pin AA7 = GND;
	pin AA8 = IOB_E39_0;
	pin AA9 = IOB_E36_3;
	pin AA10 = IOB_E38_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W33_0;
	pin AA26 = IOB_W35_0;
	pin AA27 = IOB_W28_3;
	pin AA28 = GND;
	pin AA29 = IOB_W37_3;
	pin AA30 = IOB_W40_2;
	pin AA31 = IOB_W38_3;
	pin AA32 = IOB_W43_3;
	pin AA33 = IOB_W39_3;
	pin AA34 = IOB_W41_3;
	pin AB1 = IOB_E37_2;
	pin AB2 = IOB_E35_2;
	pin AB3 = IOB_E41_0;
	pin AB4 = IOB_E39_2;
	pin AB5 = IOB_E37_0;
	pin AB6 = IOB_E35_1;
	pin AB7 = IOB_E28_3;
	pin AB8 = IOB_E27_0;
	pin AB9 = IOB_E24_3;
	pin AB10 = IOB_E26_3;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W21_1;
	pin AB26 = IOB_W25_1;
	pin AB27 = IOB_W28_2;
	pin AB28 = IOB_W27_1;
	pin AB29 = IOB_W37_2;
	pin AB30 = IOB_W40_3;
	pin AB31 = IOB_W38_2;
	pin AB32 = IOB_W34_3;
	pin AB33 = IOB_W39_2;
	pin AB34 = IOB_W41_2;
	pin AC1 = IOB_E34_2;
	pin AC2 = IOB_E27_3;
	pin AC3 = IOB_E33_3;
	pin AC4 = IOB_E33_1;
	pin AC5 = GND;
	pin AC6 = IOB_E35_0;
	pin AC7 = IOB_E28_2;
	pin AC8 = IOB_E27_1;
	pin AC9 = IOB_E24_2;
	pin AC10 = IOB_E26_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W21_0;
	pin AC26 = IOB_W25_0;
	pin AC27 = IOB_W23_1;
	pin AC28 = IOB_W27_0;
	pin AC29 = IOB_W25_3;
	pin AC30 = GND;
	pin AC31 = IOB_W36_2;
	pin AC32 = IOB_W34_2;
	pin AC33 = IOB_W33_3;
	pin AC34 = IOB_W35_3;
	pin AD1 = IOB_E34_3;
	pin AD2 = IOB_E27_2;
	pin AD3 = IOB_E33_2;
	pin AD4 = IOB_E33_0;
	pin AD5 = IOB_E25_3;
	pin AD6 = IOB_E23_1;
	pin AD7 = IOB_E16_3;
	pin AD8 = IOB_E15_0;
	pin AD9 = IOB_E22_3;
	pin AD10 = IOB_E4_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S58_1;
	pin AD17 = IOB_S58_0;
	pin AD18 = IOB_S37_3;
	pin AD19 = IOB_S37_2;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W1_1;
	pin AD26 = IOB_W15_1;
	pin AD27 = IOB_W23_0;
	pin AD28 = IOB_W14_3;
	pin AD29 = IOB_W25_2;
	pin AD30 = IOB_W24_3;
	pin AD31 = IOB_W36_3;
	pin AD32 = IOB_W22_3;
	pin AD33 = IOB_W33_2;
	pin AD34 = IOB_W35_2;
	pin AE1 = VCCO3;
	pin AE2 = IOB_E23_3;
	pin AE3 = GND;
	pin AE4 = IOB_E25_1;
	pin AE5 = IOB_E25_2;
	pin AE6 = IOB_E23_0;
	pin AE7 = IOB_E16_2;
	pin AE8 = IOB_E15_1;
	pin AE9 = IOB_E22_2;
	pin AE10 = IOB_E4_3;
	pin AE11 = IOB_E2_3;
	pin AE12 = IOB_S83_1;
	pin AE13 = IOB_S83_0;
	pin AE14 = IOB_S64_1;
	pin AE15 = IOB_S64_0;
	pin AE16 = IOB_S56_1;
	pin AE17 = IOB_S56_0;
	pin AE18 = IOB_S39_3;
	pin AE19 = IOB_S39_2;
	pin AE20 = IOB_S25_3;
	pin AE21 = IOB_S25_2;
	pin AE22 = IOB_S4_3;
	pin AE23 = IOB_S4_2;
	pin AE24 = IOB_W1_0;
	pin AE25 = IOB_W3_1;
	pin AE26 = IOB_W15_0;
	pin AE27 = IOB_W13_1;
	pin AE28 = IOB_W14_2;
	pin AE29 = IOB_W12_3;
	pin AE30 = IOB_W24_2;
	pin AE31 = IOB_W22_2;
	pin AE32 = GND;
	pin AE33 = IOB_W27_3;
	pin AE34 = VCCO6;
	pin AF1 = IOB_E23_2;
	pin AF2 = IOB_E21_3;
	pin AF3 = IOB_E21_1;
	pin AF4 = IOB_E25_0;
	pin AF5 = IOB_E15_3;
	pin AF6 = IOB_E12_3;
	pin AF7 = IOB_E11_1;
	pin AF8 = IOB_E14_3;
	pin AF9 = IOB_E14_2;
	pin AF10 = IOB_E1_1;
	pin AF11 = IOB_E2_2;
	pin AF12 = IOB_S79_1;
	pin AF13 = IOB_S79_0;
	pin AF14 = IOB_S62_1;
	pin AF15 = IOB_S62_0;
	pin AF16 = GND;
	pin AF17 = IOB_S48_3;
	pin AF18 = IOB_S47_0;
	pin AF19 = GND;
	pin AF20 = IOB_S33_3;
	pin AF21 = IOB_S33_2;
	pin AF22 = IOB_S14_3;
	pin AF23 = IOB_S14_2;
	pin AF24 = IOB_S10_2;
	pin AF25 = IOB_W3_0;
	pin AF26 = IOB_W9_1;
	pin AF27 = IOB_W13_0;
	pin AF28 = IOB_W11_1;
	pin AF29 = IOB_W12_2;
	pin AF30 = IOB_W11_3;
	pin AF31 = IOB_W15_2;
	pin AF32 = IOB_W16_2;
	pin AF33 = IOB_W26_2;
	pin AF34 = IOB_W27_2;
	pin AG1 = GND;
	pin AG2 = IOB_E21_2;
	pin AG3 = IOB_E21_0;
	pin AG4 = IOB_E13_1;
	pin AG5 = IOB_E15_2;
	pin AG6 = IOB_E12_2;
	pin AG7 = IOB_E11_0;
	pin AG8 = GND;
	pin AG9 = IOB_E1_0;
	pin AG10 = IOB_S94_1;
	pin AG11 = IOB_S81_1;
	pin AG12 = IOB_S81_0;
	pin AG13 = IOB_S70_1;
	pin AG14 = IOB_S70_0;
	pin AG15 = IOB_S60_1;
	pin AG16 = IOB_S60_0;
	pin AG17 = IOB_S48_2;
	pin AG18 = IOB_S47_1;
	pin AG19 = IOB_S35_3;
	pin AG20 = IOB_S35_2;
	pin AG21 = IOB_S22_3;
	pin AG22 = IOB_S22_2;
	pin AG23 = IOB_S10_3;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S1_2;
	pin AG26 = IOB_W9_0;
	pin AG27 = GND;
	pin AG28 = IOB_W11_0;
	pin AG29 = IOB_W4_3;
	pin AG30 = IOB_W11_2;
	pin AG31 = IOB_W15_3;
	pin AG32 = IOB_W16_3;
	pin AG33 = IOB_W26_3;
	pin AG34 = GND;
	pin AH1 = IOB_E13_3;
	pin AH2 = IOB_E9_3;
	pin AH3 = IOB_E11_3;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E13_0;
	pin AH6 = IOB_E3_1;
	pin AH7 = GND;
	pin AH8 = CCLK;
	pin AH9 = IOB_S84_1;
	pin AH10 = IOB_S84_0;
	pin AH11 = IOB_S94_0;
	pin AH12 = IOB_S73_0;
	pin AH13 = IOB_S73_1;
	pin AH14 = GND;
	pin AH15 = IOB_S55_1;
	pin AH16 = IOB_S54_0;
	pin AH17 = IOB_S54_1;
	pin AH18 = IOB_S43_2;
	pin AH19 = IOB_S43_3;
	pin AH20 = IOB_S36_2;
	pin AH21 = GND;
	pin AH22 = IOB_S16_2;
	pin AH23 = IOB_S16_3;
	pin AH24 = IOB_S15_3;
	pin AH25 = IOB_S15_2;
	pin AH26 = IOB_S12_3;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W4_2;
	pin AH30 = IOB_W1_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W10_3;
	pin AH33 = IOB_W21_3;
	pin AH34 = IOB_W23_3;
	pin AJ1 = IOB_E13_2;
	pin AJ2 = IOB_E9_2;
	pin AJ3 = IOB_E11_2;
	pin AJ4 = IOB_E9_1;
	pin AJ5 = IOB_E3_0;
	pin AJ6 = GND;
	pin AJ7 = DONE;
	pin AJ8 = IOB_S91_0;
	pin AJ9 = IOB_S85_0;
	pin AJ10 = IOB_S85_1;
	pin AJ11 = IOB_S72_1;
	pin AJ12 = IOB_S72_0;
	pin AJ13 = IOB_S63_1;
	pin AJ14 = IOB_S63_0;
	pin AJ15 = IOB_S55_0;
	pin AJ16 = IOB_S52_0;
	pin AJ17 = IOB_S52_1;
	pin AJ18 = IOB_S44_2;
	pin AJ19 = IOB_S44_3;
	pin AJ20 = IOB_S36_3;
	pin AJ21 = IOB_S32_3;
	pin AJ22 = IOB_S32_2;
	pin AJ23 = IOB_S31_2;
	pin AJ24 = IOB_S31_3;
	pin AJ25 = IOB_S12_2;
	pin AJ26 = IOB_S5_2;
	pin AJ27 = IOB_S5_3;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W3_2;
	pin AJ32 = IOB_W10_2;
	pin AJ33 = IOB_W21_2;
	pin AJ34 = IOB_W23_2;
	pin AK1 = IOB_E10_2;
	pin AK2 = IOB_E3_3;
	pin AK3 = IOB_E1_3;
	pin AK4 = IOB_E9_0;
	pin AK5 = GND;
	pin AK6 = PWRDWN_B;
	pin AK7 = IOB_S93_1;
	pin AK8 = IOB_S93_0;
	pin AK9 = IOB_S91_1;
	pin AK10 = IOB_S78_1;
	pin AK11 = IOB_S78_0;
	pin AK12 = GND;
	pin AK13 = IOB_S57_0;
	pin AK14 = IOB_S57_1;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S48_1;
	pin AK17 = IOB_S48_0;
	pin AK18 = IOB_S47_3;
	pin AK19 = IOB_S47_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S38_2;
	pin AK22 = IOB_S38_3;
	pin AK23 = GND;
	pin AK24 = IOB_S17_3;
	pin AK25 = IOB_S17_2;
	pin AK26 = IOB_S11_3;
	pin AK27 = IOB_S11_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = M2;
	pin AK30 = GND;
	pin AK31 = IOB_W3_3;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W9_3;
	pin AK34 = IOB_W13_3;
	pin AL1 = IOB_E10_3;
	pin AL2 = IOB_E3_2;
	pin AL3 = IOB_E1_2;
	pin AL4 = GND;
	pin AL5 = IOB_S94_2;
	pin AL6 = IOB_S91_3;
	pin AL7 = VCCO4;
	pin AL8 = IOB_S82_0;
	pin AL9 = IOB_S79_2;
	pin AL10 = IOB_S79_3;
	pin AL11 = IOB_S69_0;
	pin AL12 = IOB_S62_2;
	pin AL13 = IOB_S62_3;
	pin AL14 = IOB_S53_0;
	pin AL15 = IOB_S53_1;
	pin AL16 = IOB_S52_3;
	pin AL17 = IOB_S52_2;
	pin AL18 = IOB_S46_1;
	pin AL19 = IOB_S46_0;
	pin AL20 = IOB_S42_2;
	pin AL21 = IOB_S42_3;
	pin AL22 = IOB_S34_2;
	pin AL23 = IOB_S34_3;
	pin AL24 = IOB_S26_2;
	pin AL25 = IOB_S26_3;
	pin AL26 = IOB_S13_2;
	pin AL27 = IOB_S13_3;
	pin AL28 = VCCO5;
	pin AL29 = IOB_S2_2;
	pin AL30 = IOB_S1_1;
	pin AL31 = GND;
	pin AL32 = IOB_W2_2;
	pin AL33 = IOB_W9_2;
	pin AL34 = IOB_W13_2;
	pin AM1 = GND;
	pin AM2 = IOB_S85_2;
	pin AM3 = GND;
	pin AM4 = IOB_S94_3;
	pin AM5 = VCCAUX;
	pin AM6 = IOB_S91_2;
	pin AM7 = IOB_S90_0;
	pin AM8 = IOB_S90_1;
	pin AM9 = IOB_S82_1;
	pin AM10 = GND;
	pin AM11 = IOB_S69_1;
	pin AM12 = IOB_S61_0;
	pin AM13 = IOB_S61_1;
	pin AM14 = IOB_S51_0;
	pin AM15 = IOB_S51_1;
	pin AM16 = IOB_S49_3;
	pin AM17 = IOB_S49_2;
	pin AM18 = VCCAUX;
	pin AM19 = IOB_S43_1;
	pin AM20 = IOB_S43_0;
	pin AM21 = IOB_S41_2;
	pin AM22 = IOB_S41_3;
	pin AM23 = IOB_S33_0;
	pin AM24 = IOB_S33_1;
	pin AM25 = GND;
	pin AM26 = IOB_S14_0;
	pin AM27 = IOB_S14_1;
	pin AM28 = IOB_S4_1;
	pin AM29 = IOB_S4_0;
	pin AM30 = VCCAUX;
	pin AM31 = IOB_S1_0;
	pin AM32 = GND;
	pin AM33 = IOB_S10_1;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S85_3;
	pin AN4 = IOB_S83_2;
	pin AN5 = IOB_S83_3;
	pin AN6 = IOB_S80_0;
	pin AN7 = IOB_S80_1;
	pin AN8 = IOB_S70_2;
	pin AN9 = IOB_S65_0;
	pin AN10 = IOB_S65_1;
	pin AN11 = IOB_S64_2;
	pin AN12 = IOB_S64_3;
	pin AN13 = IOB_S59_0;
	pin AN14 = IOB_S59_1;
	pin AN15 = GND;
	pin AN16 = IOB_S56_3;
	pin AN17 = IOB_S54_2;
	pin AN18 = IOB_S41_1;
	pin AN19 = IOB_S40_2;
	pin AN20 = GND;
	pin AN21 = IOB_S37_0;
	pin AN22 = IOB_S37_1;
	pin AN23 = IOB_S31_0;
	pin AN24 = IOB_S31_1;
	pin AN25 = IOB_S30_2;
	pin AN26 = IOB_S30_3;
	pin AN27 = IOB_S25_1;
	pin AN28 = IOB_S22_0;
	pin AN29 = IOB_S22_1;
	pin AN30 = IOB_S12_0;
	pin AN31 = IOB_S12_1;
	pin AN32 = IOB_S10_0;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = GND;
	pin AP4 = IOB_S81_2;
	pin AP5 = IOB_S81_3;
	pin AP6 = IOB_S73_2;
	pin AP7 = IOB_S73_3;
	pin AP8 = GND;
	pin AP9 = IOB_S70_3;
	pin AP10 = VCCO4;
	pin AP11 = IOB_S60_2;
	pin AP12 = IOB_S60_3;
	pin AP13 = IOB_S58_2;
	pin AP14 = IOB_S58_3;
	pin AP15 = IOB_S56_2;
	pin AP16 = VCCO4;
	pin AP17 = IOB_S54_3;
	pin AP18 = IOB_S41_0;
	pin AP19 = VCCO5;
	pin AP20 = IOB_S40_3;
	pin AP21 = IOB_S39_0;
	pin AP22 = IOB_S39_1;
	pin AP23 = IOB_S35_0;
	pin AP24 = IOB_S35_1;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S25_0;
	pin AP27 = GND;
	pin AP28 = IOB_S23_2;
	pin AP29 = IOB_S23_3;
	pin AP30 = IOB_S16_0;
	pin AP31 = IOB_S16_1;
	pin AP32 = GND;
	pin AP33 = GND;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W83_0;
	vref IOB_W87_0;
	vref IOB_W95_0;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E83_0;
	vref IOB_E87_0;
	vref IOB_E95_0;
	vref IOB_S4_0;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S23_3;
	vref IOB_S32_3;
	vref IOB_S36_3;
	vref IOB_S40_3;
	vref IOB_S43_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_S52_3;
	vref IOB_S55_0;
	vref IOB_S59_0;
	vref IOB_S63_0;
	vref IOB_S72_0;
	vref IOB_S80_0;
	vref IOB_S84_0;
	vref IOB_S91_3;
	vref IOB_N4_3;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N23_0;
	vref IOB_N32_0;
	vref IOB_N36_0;
	vref IOB_N40_0;
	vref IOB_N43_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
	vref IOB_N52_0;
	vref IOB_N55_3;
	vref IOB_N59_3;
	vref IOB_N63_3;
	vref IOB_N72_3;
	vref IOB_N80_3;
	vref IOB_N84_3;
	vref IOB_N91_0;
}

// xc2v6000-ff1517
bond BOND30 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N89_1;
	pin A5 = IOB_N89_0;
	pin A6 = IOB_N83_1;
	pin A7 = IOB_N83_0;
	pin A8 = IOB_N77_1;
	pin A9 = IOB_N77_0;
	pin A10 = IOB_N73_1;
	pin A11 = IOB_N73_0;
	pin A12 = IOB_N68_1;
	pin A13 = IOB_N68_0;
	pin A14 = IOB_N62_1;
	pin A15 = IOB_N62_0;
	pin A16 = IOB_N56_1;
	pin A17 = IOB_N56_0;
	pin A18 = IOB_N52_1;
	pin A19 = IOB_N52_0;
	pin A20 = GND;
	pin A21 = IOB_N46_3;
	pin A22 = IOB_N46_2;
	pin A23 = IOB_N41_3;
	pin A24 = IOB_N41_2;
	pin A25 = IOB_N33_3;
	pin A26 = IOB_N33_2;
	pin A27 = IOB_N29_3;
	pin A28 = IOB_N29_2;
	pin A29 = IOB_N25_3;
	pin A30 = IOB_N25_2;
	pin A31 = IOB_N18_3;
	pin A32 = IOB_N18_2;
	pin A33 = IOB_N12_3;
	pin A34 = IOB_N12_2;
	pin A35 = IOB_N6_3;
	pin A36 = IOB_N6_2;
	pin A37 = GND;
	pin A38 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = IOB_N94_0;
	pin B5 = IOB_N87_1;
	pin B6 = IOB_N87_0;
	pin B7 = IOB_N81_1;
	pin B8 = IOB_N81_0;
	pin B9 = IOB_N75_1;
	pin B10 = IOB_N75_0;
	pin B11 = GND;
	pin B12 = IOB_N69_3;
	pin B13 = IOB_N69_2;
	pin B14 = VCCO1;
	pin B15 = IOB_N64_0;
	pin B16 = IOB_N58_1;
	pin B17 = IOB_N58_0;
	pin B18 = IOB_N54_1;
	pin B19 = IOB_N54_0;
	pin B20 = VCCAUX;
	pin B21 = IOB_N43_3;
	pin B22 = IOB_N43_2;
	pin B23 = IOB_N39_3;
	pin B24 = IOB_N39_2;
	pin B25 = IOB_N35_3;
	pin B26 = VCCO0;
	pin B27 = IOB_N27_3;
	pin B28 = IOB_N27_2;
	pin B29 = GND;
	pin B30 = IOB_N20_3;
	pin B31 = IOB_N20_2;
	pin B32 = IOB_N14_3;
	pin B33 = IOB_N14_2;
	pin B34 = IOB_N8_3;
	pin B35 = IOB_N8_2;
	pin B36 = IOB_N1_3;
	pin B37 = GND;
	pin B38 = GND;
	pin B39 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = IOB_N94_1;
	pin C5 = IOB_N91_1;
	pin C6 = IOB_N91_0;
	pin C7 = IOB_N85_1;
	pin C8 = IOB_N85_0;
	pin C9 = IOB_N79_1;
	pin C10 = IOB_N79_0;
	pin C11 = IOB_N70_1;
	pin C12 = IOB_N70_0;
	pin C13 = IOB_N66_1;
	pin C14 = IOB_N66_0;
	pin C15 = IOB_N64_1;
	pin C16 = IOB_N60_1;
	pin C17 = IOB_N60_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N49_1;
	pin C20 = IOB_N49_0;
	pin C21 = IOB_N47_1;
	pin C22 = VCCO0;
	pin C23 = IOB_N37_3;
	pin C24 = IOB_N37_2;
	pin C25 = IOB_N35_2;
	pin C26 = IOB_N31_3;
	pin C27 = IOB_N31_2;
	pin C28 = IOB_N22_3;
	pin C29 = IOB_N22_2;
	pin C30 = IOB_N16_3;
	pin C31 = IOB_N16_2;
	pin C32 = IOB_N10_3;
	pin C33 = IOB_N10_2;
	pin C34 = IOB_N4_3;
	pin C35 = IOB_N4_2;
	pin C36 = IOB_N1_2;
	pin C37 = GND;
	pin C38 = GND;
	pin C39 = GND;
	pin D1 = IOB_E94_2;
	pin D2 = IOB_E96_2;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N93_3;
	pin D7 = IOB_N93_2;
	pin D8 = IOB_N85_3;
	pin D9 = IOB_N82_3;
	pin D10 = IOB_N82_2;
	pin D11 = IOB_N76_3;
	pin D12 = IOB_N76_2;
	pin D13 = IOB_N67_3;
	pin D14 = IOB_N67_2;
	pin D15 = IOB_N61_3;
	pin D16 = IOB_N61_2;
	pin D17 = GND;
	pin D18 = IOB_N53_3;
	pin D19 = IOB_N53_2;
	pin D20 = GND;
	pin D21 = IOB_N47_0;
	pin D22 = IOB_N44_0;
	pin D23 = GND;
	pin D24 = IOB_N32_1;
	pin D25 = IOB_N32_0;
	pin D26 = IOB_N26_1;
	pin D27 = IOB_N26_0;
	pin D28 = IOB_N21_1;
	pin D29 = IOB_N21_0;
	pin D30 = IOB_N17_1;
	pin D31 = IOB_N17_0;
	pin D32 = IOB_N5_1;
	pin D33 = IOB_N2_1;
	pin D34 = IOB_N2_0;
	pin D35 = TDI;
	pin D36 = GND;
	pin D37 = VCCAUX;
	pin D38 = IOB_W96_2;
	pin D39 = IOB_W92_2;
	pin E1 = IOB_E94_3;
	pin E2 = IOB_E92_2;
	pin E3 = IOB_E96_3;
	pin E4 = IOB_E95_0;
	pin E5 = GND;
	pin E6 = TDO;
	pin E7 = IOB_N85_2;
	pin E8 = IOB_N90_2;
	pin E9 = IOB_N84_3;
	pin E10 = IOB_N84_2;
	pin E11 = VCCO1;
	pin E12 = IOB_N74_3;
	pin E13 = IOB_N74_2;
	pin E14 = GND;
	pin E15 = IOB_N63_3;
	pin E16 = IOB_N63_2;
	pin E17 = IOB_N56_2;
	pin E18 = IOB_N56_3;
	pin E19 = IOB_N51_3;
	pin E20 = IOB_N51_2;
	pin E21 = IOB_N44_1;
	pin E22 = IOB_N38_1;
	pin E23 = IOB_N38_0;
	pin E24 = IOB_N30_1;
	pin E25 = IOB_N30_0;
	pin E26 = GND;
	pin E27 = IOB_N23_1;
	pin E28 = IOB_N23_0;
	pin E29 = VCCO0;
	pin E30 = IOB_N11_1;
	pin E31 = IOB_N11_0;
	pin E32 = IOB_N7_1;
	pin E33 = IOB_N5_0;
	pin E34 = HSWAP_EN;
	pin E35 = GND;
	pin E36 = IOB_W95_0;
	pin E37 = IOB_W96_3;
	pin E38 = IOB_W90_2;
	pin E39 = IOB_W92_3;
	pin F1 = IOB_E88_2;
	pin F2 = IOB_E92_3;
	pin F3 = IOB_E90_2;
	pin F4 = IOB_E95_1;
	pin F5 = IOB_E93_0;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N90_3;
	pin F9 = IOB_N86_3;
	pin F10 = IOB_N86_2;
	pin F11 = IOB_N78_3;
	pin F12 = IOB_N78_2;
	pin F13 = IOB_N72_3;
	pin F14 = IOB_N72_2;
	pin F15 = IOB_N65_3;
	pin F16 = IOB_N65_2;
	pin F17 = IOB_N57_3;
	pin F18 = IOB_N57_2;
	pin F19 = IOB_N48_3;
	pin F20 = IOB_N48_2;
	pin F21 = IOB_N42_1;
	pin F22 = IOB_N42_0;
	pin F23 = IOB_N36_1;
	pin F24 = IOB_N36_0;
	pin F25 = IOB_N28_1;
	pin F26 = IOB_N28_0;
	pin F27 = IOB_N19_1;
	pin F28 = IOB_N19_0;
	pin F29 = IOB_N13_1;
	pin F30 = IOB_N13_0;
	pin F31 = IOB_N9_1;
	pin F32 = IOB_N7_0;
	pin F33 = DXP;
	pin F34 = GND;
	pin F35 = IOB_W95_1;
	pin F36 = IOB_W94_2;
	pin F37 = IOB_W94_3;
	pin F38 = IOB_W90_3;
	pin F39 = IOB_W86_2;
	pin G1 = IOB_E88_3;
	pin G2 = IOB_E86_2;
	pin G3 = IOB_E90_3;
	pin G4 = IOB_E85_0;
	pin G5 = IOB_E89_0;
	pin G6 = IOB_E93_1;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N88_3;
	pin G10 = IOB_N88_2;
	pin G11 = IOB_N80_3;
	pin G12 = IOB_N80_2;
	pin G13 = VCCO1;
	pin G14 = IOB_N70_2;
	pin G15 = IOB_N70_3;
	pin G16 = IOB_N59_3;
	pin G17 = IOB_N59_2;
	pin G18 = IOB_N55_3;
	pin G19 = IOB_N55_2;
	pin G20 = GND;
	pin G21 = IOB_N40_1;
	pin G22 = IOB_N40_0;
	pin G23 = IOB_N34_1;
	pin G24 = IOB_N34_0;
	pin G25 = IOB_N25_0;
	pin G26 = IOB_N25_1;
	pin G27 = VCCO0;
	pin G28 = IOB_N15_1;
	pin G29 = IOB_N15_0;
	pin G30 = IOB_N4_0;
	pin G31 = IOB_N9_0;
	pin G32 = DXN;
	pin G33 = GND;
	pin G34 = IOB_W93_0;
	pin G35 = IOB_W91_0;
	pin G36 = IOB_W87_0;
	pin G37 = IOB_W88_2;
	pin G38 = IOB_W84_2;
	pin G39 = IOB_W86_3;
	pin H1 = IOB_E80_2;
	pin H2 = IOB_E86_3;
	pin H3 = IOB_E84_2;
	pin H4 = IOB_E85_1;
	pin H5 = IOB_E89_1;
	pin H6 = IOB_E91_1;
	pin H7 = IOB_E91_0;
	pin H8 = GND;
	pin H9 = NC;
	pin H10 = IOB_N94_3;
	pin H11 = IOB_N87_2;
	pin H12 = IOB_N87_3;
	pin H13 = IOB_N77_2;
	pin H14 = IOB_N77_3;
	pin H15 = IOB_N66_2;
	pin H16 = IOB_N66_3;
	pin H17 = GND;
	pin H18 = IOB_N48_0;
	pin H19 = IOB_N48_1;
	pin H20 = IOB_N47_3;
	pin H21 = IOB_N41_0;
	pin H22 = IOB_N41_1;
	pin H23 = GND;
	pin H24 = IOB_N27_0;
	pin H25 = IOB_N27_1;
	pin H26 = IOB_N18_0;
	pin H27 = IOB_N18_1;
	pin H28 = IOB_N8_0;
	pin H29 = IOB_N8_1;
	pin H30 = IOB_N4_1;
	pin H31 = PROG_B;
	pin H32 = GND;
	pin H33 = IOB_W94_1;
	pin H34 = IOB_W93_1;
	pin H35 = IOB_W91_1;
	pin H36 = IOB_W87_1;
	pin H37 = IOB_W88_3;
	pin H38 = IOB_W84_3;
	pin H39 = IOB_W80_2;
	pin J1 = IOB_E80_3;
	pin J2 = IOB_E78_2;
	pin J3 = IOB_E84_3;
	pin J4 = IOB_E79_0;
	pin J5 = IOB_E82_2;
	pin J6 = IOB_E83_0;
	pin J7 = IOB_E87_0;
	pin J8 = IOB_E90_1;
	pin J9 = GND;
	pin J10 = IOB_N94_2;
	pin J11 = IOB_N91_3;
	pin J12 = IOB_N83_2;
	pin J13 = IOB_N83_3;
	pin J14 = IOB_N75_2;
	pin J15 = VCCO1;
	pin J16 = IOB_N62_2;
	pin J17 = IOB_N62_3;
	pin J18 = IOB_N52_2;
	pin J19 = IOB_N52_3;
	pin J20 = IOB_N47_2;
	pin J21 = IOB_N39_0;
	pin J22 = IOB_N39_1;
	pin J23 = IOB_N31_0;
	pin J24 = IOB_N31_1;
	pin J25 = VCCO0;
	pin J26 = IOB_N16_0;
	pin J27 = IOB_N16_1;
	pin J28 = IOB_N6_0;
	pin J29 = IOB_N1_0;
	pin J30 = IOB_N1_1;
	pin J31 = GND;
	pin J32 = IOB_W94_0;
	pin J33 = IOB_W89_0;
	pin J34 = IOB_W85_0;
	pin J35 = IOB_W83_0;
	pin J36 = IOB_W81_0;
	pin J37 = IOB_W82_2;
	pin J38 = IOB_W78_2;
	pin J39 = IOB_W80_3;
	pin K1 = IOB_E74_2;
	pin K2 = IOB_E78_3;
	pin K3 = IOB_E76_2;
	pin K4 = IOB_E79_1;
	pin K5 = IOB_E82_3;
	pin K6 = IOB_E83_1;
	pin K7 = IOB_E87_1;
	pin K8 = IOB_E90_0;
	pin K9 = IOB_E88_1;
	pin K10 = GND;
	pin K11 = IOB_N91_2;
	pin K12 = IOB_N89_2;
	pin K13 = IOB_N89_3;
	pin K14 = IOB_N79_3;
	pin K15 = IOB_N75_3;
	pin K16 = IOB_N64_2;
	pin K17 = IOB_N64_3;
	pin K18 = IOB_N54_2;
	pin K19 = IOB_N54_3;
	pin K20 = GND;
	pin K21 = IOB_N37_0;
	pin K22 = IOB_N37_1;
	pin K23 = IOB_N29_0;
	pin K24 = IOB_N29_1;
	pin K25 = IOB_N22_1;
	pin K26 = IOB_N12_0;
	pin K27 = IOB_N12_1;
	pin K28 = IOB_N6_1;
	pin K29 = IOB_W92_1;
	pin K30 = GND;
	pin K31 = IOB_W86_1;
	pin K32 = IOB_W86_0;
	pin K33 = IOB_W89_1;
	pin K34 = IOB_W85_1;
	pin K35 = IOB_W83_1;
	pin K36 = IOB_W81_1;
	pin K37 = IOB_W82_3;
	pin K38 = IOB_W78_3;
	pin K39 = IOB_W76_2;
	pin L1 = IOB_E74_3;
	pin L2 = GND;
	pin L3 = IOB_E76_3;
	pin L4 = IOB_E75_0;
	pin L5 = VCCO2;
	pin L6 = IOB_E77_0;
	pin L7 = IOB_E81_0;
	pin L8 = IOB_E80_1;
	pin L9 = IOB_E86_1;
	pin L10 = IOB_E88_0;
	pin L11 = GND;
	pin L12 = IOB_E94_1;
	pin L13 = IOB_E96_1;
	pin L14 = IOB_N79_2;
	pin L15 = IOB_N73_2;
	pin L16 = IOB_N73_3;
	pin L17 = VCCO1;
	pin L18 = IOB_N58_2;
	pin L19 = IOB_N58_3;
	pin L20 = IOB_N43_1;
	pin L21 = IOB_N35_0;
	pin L22 = IOB_N35_1;
	pin L23 = VCCO0;
	pin L24 = IOB_N22_0;
	pin L25 = IOB_N14_0;
	pin L26 = IOB_N14_1;
	pin L27 = IOB_W96_1;
	pin L28 = IOB_W90_1;
	pin L29 = GND;
	pin L30 = IOB_W92_0;
	pin L31 = IOB_W84_1;
	pin L32 = IOB_W80_1;
	pin L33 = IOB_W79_0;
	pin L34 = IOB_W77_0;
	pin L35 = VCCO7;
	pin L36 = IOB_W75_0;
	pin L37 = IOB_W72_2;
	pin L38 = GND;
	pin L39 = IOB_W76_3;
	pin M1 = IOB_E68_2;
	pin M2 = IOB_E70_2;
	pin M3 = IOB_E72_2;
	pin M4 = IOB_E75_1;
	pin M5 = IOB_E73_0;
	pin M6 = IOB_E77_1;
	pin M7 = IOB_E81_1;
	pin M8 = IOB_E80_0;
	pin M9 = IOB_E86_0;
	pin M10 = IOB_E84_1;
	pin M11 = IOB_E94_0;
	pin M12 = IOB_E92_1;
	pin M13 = IOB_E96_0;
	pin M14 = IOB_N81_2;
	pin M15 = IOB_N81_3;
	pin M16 = IOB_N68_2;
	pin M17 = IOB_N68_3;
	pin M18 = IOB_N60_2;
	pin M19 = IOB_N60_3;
	pin M20 = IOB_N43_0;
	pin M21 = IOB_N33_0;
	pin M22 = IOB_N33_1;
	pin M23 = IOB_N20_0;
	pin M24 = IOB_N20_1;
	pin M25 = IOB_N10_0;
	pin M26 = IOB_N10_1;
	pin M27 = IOB_W96_0;
	pin M28 = IOB_W88_1;
	pin M29 = IOB_W90_0;
	pin M30 = IOB_W82_1;
	pin M31 = IOB_W84_0;
	pin M32 = IOB_W80_0;
	pin M33 = IOB_W79_1;
	pin M34 = IOB_W77_1;
	pin M35 = IOB_W74_2;
	pin M36 = IOB_W75_1;
	pin M37 = IOB_W72_3;
	pin M38 = IOB_W70_2;
	pin M39 = IOB_W68_2;
	pin N1 = IOB_E68_3;
	pin N2 = IOB_E70_3;
	pin N3 = IOB_E72_3;
	pin N4 = IOB_E65_0;
	pin N5 = IOB_E73_1;
	pin N6 = IOB_E69_0;
	pin N7 = VCCO2;
	pin N8 = IOB_E72_1;
	pin N9 = IOB_E76_1;
	pin N10 = IOB_E84_0;
	pin N11 = IOB_E82_1;
	pin N12 = IOB_E92_0;
	pin N13 = VCCINT;
	pin N14 = VCCO1;
	pin N15 = VCCO1;
	pin N16 = VCCO1;
	pin N17 = VCCO1;
	pin N18 = VCCO1;
	pin N19 = VCCO1;
	pin N20 = VCCINT;
	pin N21 = VCCO0;
	pin N22 = VCCO0;
	pin N23 = VCCO0;
	pin N24 = VCCO0;
	pin N25 = VCCO0;
	pin N26 = VCCO0;
	pin N27 = VCCINT;
	pin N28 = IOB_W88_0;
	pin N29 = IOB_W78_1;
	pin N30 = IOB_W82_0;
	pin N31 = IOB_W74_1;
	pin N32 = IOB_W72_1;
	pin N33 = VCCO7;
	pin N34 = IOB_W73_0;
	pin N35 = IOB_W74_3;
	pin N36 = IOB_W69_0;
	pin N37 = IOB_W66_2;
	pin N38 = IOB_W70_3;
	pin N39 = IOB_W68_3;
	pin P1 = IOB_E62_2;
	pin P2 = VCCO2;
	pin P3 = IOB_E66_2;
	pin P4 = IOB_E65_1;
	pin P5 = GND;
	pin P6 = IOB_E69_1;
	pin P7 = IOB_E67_0;
	pin P8 = IOB_E72_0;
	pin P9 = IOB_E76_0;
	pin P10 = IOB_E74_1;
	pin P11 = IOB_E82_0;
	pin P12 = IOB_E78_1;
	pin P13 = VCCO2;
	pin P14 = VCCINT;
	pin P15 = VCCO1;
	pin P16 = VCCO1;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCINT;
	pin P21 = VCCO0;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCINT;
	pin P27 = VCCO7;
	pin P28 = IOB_W76_1;
	pin P29 = IOB_W78_0;
	pin P30 = IOB_W70_1;
	pin P31 = IOB_W74_0;
	pin P32 = IOB_W72_0;
	pin P33 = IOB_W71_0;
	pin P34 = IOB_W73_1;
	pin P35 = GND;
	pin P36 = IOB_W69_1;
	pin P37 = IOB_W66_3;
	pin P38 = VCCO7;
	pin P39 = IOB_W64_2;
	pin R1 = IOB_E62_3;
	pin R2 = IOB_E60_2;
	pin R3 = IOB_E66_3;
	pin R4 = IOB_E61_0;
	pin R5 = IOB_E63_0;
	pin R6 = IOB_E64_2;
	pin R7 = IOB_E67_1;
	pin R8 = IOB_E68_1;
	pin R9 = VCCO2;
	pin R10 = IOB_E74_0;
	pin R11 = IOB_E71_0;
	pin R12 = IOB_E78_0;
	pin R13 = VCCO2;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = VCCINT;
	pin R22 = VCCINT;
	pin R23 = VCCINT;
	pin R24 = VCCINT;
	pin R25 = VCCINT;
	pin R26 = VCCO7;
	pin R27 = VCCO7;
	pin R28 = IOB_W76_0;
	pin R29 = IOB_W68_1;
	pin R30 = IOB_W70_0;
	pin R31 = VCCO7;
	pin R32 = IOB_W64_1;
	pin R33 = IOB_W71_1;
	pin R34 = IOB_W67_0;
	pin R35 = IOB_W65_0;
	pin R36 = IOB_W63_0;
	pin R37 = IOB_W62_2;
	pin R38 = IOB_W60_2;
	pin R39 = IOB_W64_3;
	pin T1 = IOB_E56_2;
	pin T2 = IOB_E60_3;
	pin T3 = IOB_E58_2;
	pin T4 = IOB_E61_1;
	pin T5 = IOB_E63_1;
	pin T6 = IOB_E64_3;
	pin T7 = IOB_E59_0;
	pin T8 = IOB_E68_0;
	pin T9 = IOB_E64_1;
	pin T10 = IOB_E66_1;
	pin T11 = IOB_E71_1;
	pin T12 = IOB_E70_1;
	pin T13 = VCCO2;
	pin T14 = VCCO2;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCO7;
	pin T27 = VCCO7;
	pin T28 = IOB_W66_1;
	pin T29 = IOB_W68_0;
	pin T30 = IOB_W62_1;
	pin T31 = IOB_W60_1;
	pin T32 = IOB_W64_0;
	pin T33 = IOB_W61_0;
	pin T34 = IOB_W67_1;
	pin T35 = IOB_W65_1;
	pin T36 = IOB_W63_1;
	pin T37 = IOB_W62_3;
	pin T38 = IOB_W60_3;
	pin T39 = IOB_W56_2;
	pin U1 = IOB_E56_3;
	pin U2 = IOB_E54_2;
	pin U3 = IOB_E58_3;
	pin U4 = GND;
	pin U5 = IOB_E55_0;
	pin U6 = IOB_E57_0;
	pin U7 = IOB_E59_1;
	pin U8 = GND;
	pin U9 = IOB_E64_0;
	pin U10 = IOB_E66_0;
	pin U11 = VCCO2;
	pin U12 = IOB_E70_0;
	pin U13 = VCCO2;
	pin U14 = VCCO2;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = VCCO7;
	pin U27 = VCCO7;
	pin U28 = IOB_W66_0;
	pin U29 = VCCO7;
	pin U30 = IOB_W62_0;
	pin U31 = IOB_W60_0;
	pin U32 = GND;
	pin U33 = IOB_W61_1;
	pin U34 = IOB_W59_0;
	pin U35 = IOB_W57_0;
	pin U36 = GND;
	pin U37 = IOB_W58_2;
	pin U38 = IOB_W58_3;
	pin U39 = IOB_W56_3;
	pin V1 = IOB_E52_2;
	pin V2 = IOB_E54_3;
	pin V3 = VCCO2;
	pin V4 = IOB_E51_0;
	pin V5 = IOB_E55_1;
	pin V6 = IOB_E57_1;
	pin V7 = IOB_E53_0;
	pin V8 = IOB_E54_1;
	pin V9 = IOB_E56_1;
	pin V10 = IOB_E58_1;
	pin V11 = IOB_E60_1;
	pin V12 = IOB_E62_1;
	pin V13 = VCCO2;
	pin V14 = VCCO2;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = VCCO7;
	pin V27 = VCCO7;
	pin V28 = IOB_W58_1;
	pin V29 = IOB_W56_1;
	pin V30 = IOB_W54_1;
	pin V31 = IOB_W52_1;
	pin V32 = IOB_W50_1;
	pin V33 = IOB_W55_0;
	pin V34 = IOB_W59_1;
	pin V35 = IOB_W57_1;
	pin V36 = IOB_W53_0;
	pin V37 = VCCO7;
	pin V38 = IOB_W54_2;
	pin V39 = IOB_W52_2;
	pin W1 = IOB_E52_3;
	pin W2 = IOB_E50_3;
	pin W3 = IOB_E50_2;
	pin W4 = IOB_E51_1;
	pin W5 = IOB_E49_1;
	pin W6 = IOB_E49_0;
	pin W7 = IOB_E53_1;
	pin W8 = IOB_E54_0;
	pin W9 = IOB_E56_0;
	pin W10 = IOB_E58_0;
	pin W11 = IOB_E60_0;
	pin W12 = IOB_E62_0;
	pin W13 = VCCO2;
	pin W14 = VCCO2;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = VCCINT;
	pin W26 = VCCO7;
	pin W27 = VCCO7;
	pin W28 = IOB_W58_0;
	pin W29 = IOB_W56_0;
	pin W30 = IOB_W54_0;
	pin W31 = IOB_W52_0;
	pin W32 = IOB_W50_0;
	pin W33 = IOB_W55_1;
	pin W34 = IOB_W49_0;
	pin W35 = IOB_W51_0;
	pin W36 = IOB_W53_1;
	pin W37 = IOB_W50_2;
	pin W38 = IOB_W54_3;
	pin W39 = IOB_W52_3;
	pin Y1 = GND;
	pin Y2 = VCCAUX;
	pin Y3 = IOB_E47_3;
	pin Y4 = GND;
	pin Y5 = IOB_E45_1;
	pin Y6 = IOB_E47_1;
	pin Y7 = GND;
	pin Y8 = IOB_E50_1;
	pin Y9 = IOB_E50_0;
	pin Y10 = GND;
	pin Y11 = IOB_E52_1;
	pin Y12 = IOB_E52_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = VCCINT;
	pin Y27 = VCCINT;
	pin Y28 = IOB_W45_0;
	pin Y29 = IOB_W45_1;
	pin Y30 = GND;
	pin Y31 = IOB_W47_0;
	pin Y32 = IOB_W47_1;
	pin Y33 = GND;
	pin Y34 = IOB_W49_1;
	pin Y35 = IOB_W51_1;
	pin Y36 = GND;
	pin Y37 = IOB_W50_3;
	pin Y38 = VCCAUX;
	pin Y39 = GND;
	pin AA1 = IOB_E45_3;
	pin AA2 = IOB_E43_3;
	pin AA3 = IOB_E47_2;
	pin AA4 = IOB_E43_1;
	pin AA5 = IOB_E45_0;
	pin AA6 = IOB_E47_0;
	pin AA7 = IOB_E41_1;
	pin AA8 = IOB_E48_2;
	pin AA9 = IOB_E46_2;
	pin AA10 = IOB_E44_2;
	pin AA11 = IOB_E42_2;
	pin AA12 = IOB_E40_2;
	pin AA13 = VCCO3;
	pin AA14 = VCCO3;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = VCCO6;
	pin AA27 = VCCO6;
	pin AA28 = IOB_W35_1;
	pin AA29 = IOB_W37_1;
	pin AA30 = IOB_W39_1;
	pin AA31 = IOB_W41_1;
	pin AA32 = IOB_W43_1;
	pin AA33 = IOB_W44_2;
	pin AA34 = IOB_W48_3;
	pin AA35 = IOB_W48_2;
	pin AA36 = IOB_W46_2;
	pin AA37 = IOB_W47_2;
	pin AA38 = IOB_W47_3;
	pin AA39 = IOB_W45_3;
	pin AB1 = IOB_E45_2;
	pin AB2 = IOB_E43_2;
	pin AB3 = VCCO3;
	pin AB4 = IOB_E43_0;
	pin AB5 = IOB_E39_1;
	pin AB6 = IOB_E37_1;
	pin AB7 = IOB_E41_0;
	pin AB8 = IOB_E48_3;
	pin AB9 = IOB_E46_3;
	pin AB10 = IOB_E44_3;
	pin AB11 = IOB_E42_3;
	pin AB12 = IOB_E40_3;
	pin AB13 = VCCO3;
	pin AB14 = VCCO3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = VCCINT;
	pin AB26 = VCCO6;
	pin AB27 = VCCO6;
	pin AB28 = IOB_W35_0;
	pin AB29 = IOB_W37_0;
	pin AB30 = IOB_W39_0;
	pin AB31 = IOB_W41_0;
	pin AB32 = IOB_W43_0;
	pin AB33 = IOB_W44_3;
	pin AB34 = IOB_W40_2;
	pin AB35 = IOB_W42_2;
	pin AB36 = IOB_W46_3;
	pin AB37 = VCCO6;
	pin AB38 = IOB_W43_3;
	pin AB39 = IOB_W45_2;
	pin AC1 = IOB_E41_3;
	pin AC2 = IOB_E39_3;
	pin AC3 = IOB_E39_2;
	pin AC4 = GND;
	pin AC5 = IOB_E39_0;
	pin AC6 = IOB_E37_0;
	pin AC7 = IOB_E35_1;
	pin AC8 = GND;
	pin AC9 = IOB_E38_2;
	pin AC10 = IOB_E36_2;
	pin AC11 = VCCO3;
	pin AC12 = IOB_E32_2;
	pin AC13 = VCCO3;
	pin AC14 = VCCO3;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = VCCO6;
	pin AC27 = VCCO6;
	pin AC28 = IOB_W27_1;
	pin AC29 = VCCO6;
	pin AC30 = IOB_W31_1;
	pin AC31 = IOB_W33_1;
	pin AC32 = GND;
	pin AC33 = IOB_W38_2;
	pin AC34 = IOB_W40_3;
	pin AC35 = IOB_W42_3;
	pin AC36 = GND;
	pin AC37 = IOB_W39_3;
	pin AC38 = IOB_W43_2;
	pin AC39 = IOB_W41_3;
	pin AD1 = IOB_E41_2;
	pin AD2 = IOB_E37_3;
	pin AD3 = IOB_E35_3;
	pin AD4 = IOB_E33_1;
	pin AD5 = IOB_E31_1;
	pin AD6 = IOB_E29_1;
	pin AD7 = IOB_E35_0;
	pin AD8 = IOB_E34_2;
	pin AD9 = IOB_E38_3;
	pin AD10 = IOB_E36_3;
	pin AD11 = IOB_E30_2;
	pin AD12 = IOB_E32_3;
	pin AD13 = VCCO3;
	pin AD14 = VCCO3;
	pin AD15 = VCCINT;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = VCCINT;
	pin AD26 = VCCO6;
	pin AD27 = VCCO6;
	pin AD28 = IOB_W27_0;
	pin AD29 = IOB_W26_2;
	pin AD30 = IOB_W31_0;
	pin AD31 = IOB_W33_0;
	pin AD32 = IOB_W29_1;
	pin AD33 = IOB_W38_3;
	pin AD34 = IOB_W33_3;
	pin AD35 = IOB_W34_2;
	pin AD36 = IOB_W36_2;
	pin AD37 = IOB_W39_2;
	pin AD38 = IOB_W37_3;
	pin AD39 = IOB_W41_2;
	pin AE1 = IOB_E33_3;
	pin AE2 = IOB_E37_2;
	pin AE3 = IOB_E35_2;
	pin AE4 = IOB_E33_0;
	pin AE5 = IOB_E31_0;
	pin AE6 = IOB_E29_0;
	pin AE7 = IOB_E25_1;
	pin AE8 = IOB_E34_3;
	pin AE9 = VCCO3;
	pin AE10 = IOB_E28_2;
	pin AE11 = IOB_E30_3;
	pin AE12 = IOB_E22_2;
	pin AE13 = VCCO3;
	pin AE14 = VCCO3;
	pin AE15 = VCCINT;
	pin AE16 = VCCINT;
	pin AE17 = VCCINT;
	pin AE18 = VCCINT;
	pin AE19 = VCCINT;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = VCCINT;
	pin AE25 = VCCINT;
	pin AE26 = VCCO6;
	pin AE27 = VCCO6;
	pin AE28 = IOB_W19_1;
	pin AE29 = IOB_W26_3;
	pin AE30 = IOB_W23_1;
	pin AE31 = VCCO6;
	pin AE32 = IOB_W29_0;
	pin AE33 = IOB_W30_2;
	pin AE34 = IOB_W33_2;
	pin AE35 = IOB_W34_3;
	pin AE36 = IOB_W36_3;
	pin AE37 = IOB_W31_3;
	pin AE38 = IOB_W37_2;
	pin AE39 = IOB_W35_3;
	pin AF1 = IOB_E33_2;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E31_3;
	pin AF4 = IOB_E27_1;
	pin AF5 = GND;
	pin AF6 = IOB_E23_3;
	pin AF7 = IOB_E25_0;
	pin AF8 = IOB_E26_2;
	pin AF9 = IOB_E24_2;
	pin AF10 = IOB_E28_3;
	pin AF11 = IOB_E20_2;
	pin AF12 = IOB_E22_3;
	pin AF13 = VCCO3;
	pin AF14 = VCCINT;
	pin AF15 = VCCO4;
	pin AF16 = VCCO4;
	pin AF17 = VCCO4;
	pin AF18 = VCCO4;
	pin AF19 = VCCO4;
	pin AF20 = VCCINT;
	pin AF21 = VCCO5;
	pin AF22 = VCCO5;
	pin AF23 = VCCO5;
	pin AF24 = VCCO5;
	pin AF25 = VCCO5;
	pin AF26 = VCCINT;
	pin AF27 = VCCO6;
	pin AF28 = IOB_W19_0;
	pin AF29 = IOB_W15_1;
	pin AF30 = IOB_W23_0;
	pin AF31 = IOB_W21_1;
	pin AF32 = IOB_W25_1;
	pin AF33 = IOB_W30_3;
	pin AF34 = IOB_W28_2;
	pin AF35 = GND;
	pin AF36 = IOB_W32_2;
	pin AF37 = IOB_W31_2;
	pin AF38 = VCCO6;
	pin AF39 = IOB_W35_2;
	pin AG1 = IOB_E29_3;
	pin AG2 = IOB_E27_3;
	pin AG3 = IOB_E31_2;
	pin AG4 = IOB_E27_0;
	pin AG5 = IOB_E23_1;
	pin AG6 = IOB_E23_2;
	pin AG7 = VCCO3;
	pin AG8 = IOB_E26_3;
	pin AG9 = IOB_E24_3;
	pin AG10 = IOB_E16_2;
	pin AG11 = IOB_E20_3;
	pin AG12 = IOB_E10_2;
	pin AG13 = VCCINT;
	pin AG14 = VCCO4;
	pin AG15 = VCCO4;
	pin AG16 = VCCO4;
	pin AG17 = VCCO4;
	pin AG18 = VCCO4;
	pin AG19 = VCCO4;
	pin AG20 = VCCINT;
	pin AG21 = VCCO5;
	pin AG22 = VCCO5;
	pin AG23 = VCCO5;
	pin AG24 = VCCO5;
	pin AG25 = VCCO5;
	pin AG26 = VCCO5;
	pin AG27 = VCCINT;
	pin AG28 = IOB_W5_1;
	pin AG29 = IOB_W15_0;
	pin AG30 = IOB_W13_1;
	pin AG31 = IOB_W21_0;
	pin AG32 = IOB_W25_0;
	pin AG33 = VCCO6;
	pin AG34 = IOB_W28_3;
	pin AG35 = IOB_W24_2;
	pin AG36 = IOB_W32_3;
	pin AG37 = IOB_W25_3;
	pin AG38 = IOB_W27_3;
	pin AG39 = IOB_W29_3;
	pin AH1 = IOB_E29_2;
	pin AH2 = IOB_E27_2;
	pin AH3 = IOB_E25_3;
	pin AH4 = IOB_E21_1;
	pin AH5 = IOB_E23_0;
	pin AH6 = IOB_E19_1;
	pin AH7 = IOB_E17_1;
	pin AH8 = IOB_E18_2;
	pin AH9 = IOB_E14_2;
	pin AH10 = IOB_E16_3;
	pin AH11 = IOB_E8_2;
	pin AH12 = IOB_E10_3;
	pin AH13 = IOB_E2_2;
	pin AH14 = IOB_S85_1;
	pin AH15 = IOB_S85_0;
	pin AH16 = IOB_S75_1;
	pin AH17 = IOB_S75_0;
	pin AH18 = IOB_S62_1;
	pin AH19 = IOB_S62_0;
	pin AH20 = IOB_S52_1;
	pin AH21 = IOB_S35_3;
	pin AH22 = IOB_S35_2;
	pin AH23 = IOB_S27_3;
	pin AH24 = IOB_S27_2;
	pin AH25 = IOB_S14_3;
	pin AH26 = IOB_S14_2;
	pin AH27 = IOB_W1_1;
	pin AH28 = IOB_W5_0;
	pin AH29 = IOB_W3_1;
	pin AH30 = IOB_W13_0;
	pin AH31 = IOB_W11_1;
	pin AH32 = IOB_W17_1;
	pin AH33 = IOB_W16_2;
	pin AH34 = IOB_W20_2;
	pin AH35 = IOB_W24_3;
	pin AH36 = IOB_W22_2;
	pin AH37 = IOB_W25_2;
	pin AH38 = IOB_W27_2;
	pin AH39 = IOB_W29_2;
	pin AJ1 = IOB_E21_3;
	pin AJ2 = GND;
	pin AJ3 = IOB_E25_2;
	pin AJ4 = IOB_E21_0;
	pin AJ5 = VCCO3;
	pin AJ6 = IOB_E19_0;
	pin AJ7 = IOB_E17_0;
	pin AJ8 = IOB_E18_3;
	pin AJ9 = IOB_E14_3;
	pin AJ10 = IOB_E6_2;
	pin AJ11 = GND;
	pin AJ12 = IOB_E8_3;
	pin AJ13 = IOB_E2_3;
	pin AJ14 = IOB_S81_1;
	pin AJ15 = IOB_S81_0;
	pin AJ16 = IOB_S73_0;
	pin AJ17 = VCCO4;
	pin AJ18 = IOB_S60_1;
	pin AJ19 = IOB_S60_0;
	pin AJ20 = IOB_S52_0;
	pin AJ21 = IOB_S37_3;
	pin AJ22 = IOB_S37_2;
	pin AJ23 = VCCO5;
	pin AJ24 = IOB_S22_3;
	pin AJ25 = IOB_S22_2;
	pin AJ26 = IOB_S18_2;
	pin AJ27 = IOB_W1_0;
	pin AJ28 = IOB_W3_0;
	pin AJ29 = GND;
	pin AJ30 = IOB_W9_1;
	pin AJ31 = IOB_W11_0;
	pin AJ32 = IOB_W17_0;
	pin AJ33 = IOB_W16_3;
	pin AJ34 = IOB_W20_3;
	pin AJ35 = VCCO6;
	pin AJ36 = IOB_W22_3;
	pin AJ37 = IOB_W21_3;
	pin AJ38 = GND;
	pin AJ39 = IOB_W23_3;
	pin AK1 = IOB_E21_2;
	pin AK2 = IOB_E19_3;
	pin AK3 = IOB_E15_3;
	pin AK4 = IOB_E15_1;
	pin AK5 = IOB_E13_1;
	pin AK6 = IOB_E11_1;
	pin AK7 = IOB_E7_1;
	pin AK8 = IOB_E12_2;
	pin AK9 = IOB_E12_3;
	pin AK10 = GND;
	pin AK11 = IOB_E6_3;
	pin AK12 = IOB_S89_1;
	pin AK13 = IOB_S83_1;
	pin AK14 = IOB_S83_0;
	pin AK15 = IOB_S73_1;
	pin AK16 = IOB_S66_1;
	pin AK17 = IOB_S66_0;
	pin AK18 = IOB_S58_1;
	pin AK19 = IOB_S58_0;
	pin AK20 = GND;
	pin AK21 = IOB_S39_3;
	pin AK22 = IOB_S39_2;
	pin AK23 = IOB_S31_3;
	pin AK24 = IOB_S31_2;
	pin AK25 = IOB_S20_3;
	pin AK26 = IOB_S18_3;
	pin AK27 = IOB_S8_3;
	pin AK28 = IOB_S8_2;
	pin AK29 = IOB_S6_2;
	pin AK30 = GND;
	pin AK31 = IOB_W9_0;
	pin AK32 = IOB_W7_1;
	pin AK33 = IOB_W10_2;
	pin AK34 = IOB_W14_2;
	pin AK35 = IOB_W15_3;
	pin AK36 = IOB_W18_2;
	pin AK37 = IOB_W21_2;
	pin AK38 = IOB_W19_3;
	pin AK39 = IOB_W23_2;
	pin AL1 = IOB_E17_3;
	pin AL2 = IOB_E19_2;
	pin AL3 = IOB_E15_2;
	pin AL4 = IOB_E15_0;
	pin AL5 = IOB_E13_0;
	pin AL6 = IOB_E11_0;
	pin AL7 = IOB_E7_0;
	pin AL8 = IOB_E4_2;
	pin AL9 = GND;
	pin AL10 = IOB_S91_1;
	pin AL11 = IOB_S91_0;
	pin AL12 = IOB_S89_0;
	pin AL13 = IOB_S79_1;
	pin AL14 = IOB_S79_0;
	pin AL15 = VCCO4;
	pin AL16 = IOB_S64_1;
	pin AL17 = IOB_S64_0;
	pin AL18 = IOB_S56_1;
	pin AL19 = IOB_S56_0;
	pin AL20 = IOB_S48_3;
	pin AL21 = IOB_S41_3;
	pin AL22 = IOB_S41_2;
	pin AL23 = IOB_S32_2;
	pin AL24 = IOB_S32_3;
	pin AL25 = VCCO5;
	pin AL26 = IOB_S20_2;
	pin AL27 = IOB_S12_3;
	pin AL28 = IOB_S12_2;
	pin AL29 = IOB_S6_3;
	pin AL30 = IOB_S4_2;
	pin AL31 = GND;
	pin AL32 = IOB_W7_0;
	pin AL33 = IOB_W10_3;
	pin AL34 = IOB_W14_3;
	pin AL35 = IOB_W15_2;
	pin AL36 = IOB_W18_3;
	pin AL37 = IOB_W13_3;
	pin AL38 = IOB_W19_2;
	pin AL39 = IOB_W17_3;
	pin AM1 = IOB_E17_2;
	pin AM2 = IOB_E13_3;
	pin AM3 = IOB_E9_3;
	pin AM4 = IOB_E9_1;
	pin AM5 = IOB_E5_1;
	pin AM6 = IOB_E3_1;
	pin AM7 = IOB_E4_3;
	pin AM8 = GND;
	pin AM9 = IOB_S94_1;
	pin AM10 = IOB_S94_0;
	pin AM11 = IOB_S87_1;
	pin AM12 = IOB_S87_0;
	pin AM13 = IOB_S77_1;
	pin AM14 = IOB_S77_0;
	pin AM15 = IOB_S68_1;
	pin AM16 = IOB_S68_0;
	pin AM17 = GND;
	pin AM18 = IOB_S54_1;
	pin AM19 = IOB_S54_0;
	pin AM20 = IOB_S48_2;
	pin AM21 = IOB_S43_3;
	pin AM22 = IOB_S43_2;
	pin AM23 = GND;
	pin AM24 = IOB_S29_3;
	pin AM25 = IOB_S29_2;
	pin AM26 = IOB_S17_2;
	pin AM27 = IOB_S17_3;
	pin AM28 = IOB_S10_3;
	pin AM29 = IOB_S10_2;
	pin AM30 = IOB_S4_3;
	pin AM31 = IOB_S1_2;
	pin AM32 = GND;
	pin AM33 = IOB_W6_3;
	pin AM34 = IOB_W6_2;
	pin AM35 = IOB_W8_2;
	pin AM36 = IOB_W12_2;
	pin AM37 = IOB_W13_2;
	pin AM38 = IOB_W11_3;
	pin AM39 = IOB_W17_2;
	pin AN1 = IOB_E11_3;
	pin AN2 = IOB_E13_2;
	pin AN3 = IOB_E9_2;
	pin AN4 = IOB_E9_0;
	pin AN5 = IOB_E5_0;
	pin AN6 = IOB_E3_0;
	pin AN7 = GND;
	pin AN8 = PWRDWN_B;
	pin AN9 = IOB_S86_0;
	pin AN10 = IOB_S86_1;
	pin AN11 = IOB_S78_0;
	pin AN12 = IOB_S78_1;
	pin AN13 = VCCO4;
	pin AN14 = IOB_S70_2;
	pin AN15 = IOB_S70_3;
	pin AN16 = IOB_S61_0;
	pin AN17 = IOB_S61_1;
	pin AN18 = IOB_S55_0;
	pin AN19 = IOB_S55_1;
	pin AN20 = GND;
	pin AN21 = IOB_S47_1;
	pin AN22 = IOB_S47_0;
	pin AN23 = IOB_S33_3;
	pin AN24 = IOB_S33_2;
	pin AN25 = IOB_S25_3;
	pin AN26 = IOB_S25_2;
	pin AN27 = VCCO5;
	pin AN28 = IOB_S16_3;
	pin AN29 = IOB_S16_2;
	pin AN30 = IOB_S11_3;
	pin AN31 = IOB_S1_3;
	pin AN32 = M0;
	pin AN33 = GND;
	pin AN34 = IOB_W4_2;
	pin AN35 = IOB_W8_3;
	pin AN36 = IOB_W12_3;
	pin AN37 = IOB_W7_3;
	pin AN38 = IOB_W11_2;
	pin AN39 = IOB_W9_3;
	pin AP1 = IOB_E11_2;
	pin AP2 = IOB_E7_3;
	pin AP3 = IOB_E3_3;
	pin AP4 = IOB_E3_2;
	pin AP5 = IOB_E1_1;
	pin AP6 = GND;
	pin AP7 = DONE;
	pin AP8 = IOB_S88_0;
	pin AP9 = IOB_S88_1;
	pin AP10 = IOB_S80_0;
	pin AP11 = IOB_S80_1;
	pin AP12 = IOB_S74_0;
	pin AP13 = IOB_S74_1;
	pin AP14 = IOB_S67_0;
	pin AP15 = IOB_S67_1;
	pin AP16 = IOB_S59_0;
	pin AP17 = IOB_S59_1;
	pin AP18 = IOB_S53_0;
	pin AP19 = IOB_S53_1;
	pin AP20 = IOB_S47_2;
	pin AP21 = IOB_S47_3;
	pin AP22 = IOB_S38_2;
	pin AP23 = IOB_S38_3;
	pin AP24 = IOB_S30_2;
	pin AP25 = IOB_S30_3;
	pin AP26 = IOB_S26_2;
	pin AP27 = IOB_S26_3;
	pin AP28 = IOB_S19_2;
	pin AP29 = IOB_S19_3;
	pin AP30 = IOB_S11_2;
	pin AP31 = IOB_S7_2;
	pin AP32 = IOB_S7_3;
	pin AP33 = M1;
	pin AP34 = GND;
	pin AP35 = IOB_W4_3;
	pin AP36 = IOB_W2_2;
	pin AP37 = IOB_W7_2;
	pin AP38 = IOB_W5_3;
	pin AP39 = IOB_W9_2;
	pin AR1 = IOB_E5_3;
	pin AR2 = IOB_E7_2;
	pin AR3 = IOB_E1_3;
	pin AR4 = IOB_E1_0;
	pin AR5 = GND;
	pin AR6 = IOB_S93_0;
	pin AR7 = IOB_S90_0;
	pin AR8 = IOB_S90_1;
	pin AR9 = IOB_S82_0;
	pin AR10 = IOB_S82_1;
	pin AR11 = VCCO4;
	pin AR12 = IOB_S70_1;
	pin AR13 = IOB_S70_0;
	pin AR14 = GND;
	pin AR15 = IOB_S65_0;
	pin AR16 = IOB_S65_1;
	pin AR17 = IOB_S57_0;
	pin AR18 = IOB_S57_1;
	pin AR19 = IOB_S51_1;
	pin AR20 = IOB_S44_2;
	pin AR21 = IOB_S44_3;
	pin AR22 = IOB_S40_2;
	pin AR23 = IOB_S40_3;
	pin AR24 = IOB_S34_2;
	pin AR25 = IOB_S34_3;
	pin AR26 = GND;
	pin AR27 = IOB_S23_2;
	pin AR28 = IOB_S23_3;
	pin AR29 = VCCO5;
	pin AR30 = IOB_S13_2;
	pin AR31 = IOB_S13_3;
	pin AR32 = IOB_S5_2;
	pin AR33 = IOB_S5_3;
	pin AR34 = IOB_S2_3;
	pin AR35 = GND;
	pin AR36 = IOB_W2_3;
	pin AR37 = IOB_W1_3;
	pin AR38 = IOB_W5_2;
	pin AR39 = IOB_W3_3;
	pin AT1 = IOB_E5_2;
	pin AT2 = IOB_E1_2;
	pin AT3 = VCCAUX;
	pin AT4 = GND;
	pin AT5 = CCLK;
	pin AT6 = IOB_S93_1;
	pin AT7 = IOB_S84_0;
	pin AT8 = IOB_S84_1;
	pin AT9 = IOB_S76_0;
	pin AT10 = IOB_S76_1;
	pin AT11 = IOB_S72_0;
	pin AT12 = IOB_S72_1;
	pin AT13 = IOB_S69_0;
	pin AT14 = IOB_S69_1;
	pin AT15 = IOB_S63_0;
	pin AT16 = IOB_S63_1;
	pin AT17 = GND;
	pin AT18 = IOB_S51_0;
	pin AT19 = IOB_S48_0;
	pin AT20 = GND;
	pin AT21 = IOB_S42_2;
	pin AT22 = IOB_S42_3;
	pin AT23 = GND;
	pin AT24 = IOB_S36_2;
	pin AT25 = IOB_S36_3;
	pin AT26 = IOB_S28_2;
	pin AT27 = IOB_S28_3;
	pin AT28 = IOB_S21_2;
	pin AT29 = IOB_S21_3;
	pin AT30 = IOB_S15_2;
	pin AT31 = IOB_S15_3;
	pin AT32 = IOB_S9_2;
	pin AT33 = IOB_S9_3;
	pin AT34 = IOB_S2_2;
	pin AT35 = M2;
	pin AT36 = GND;
	pin AT37 = VCCAUX;
	pin AT38 = IOB_W1_2;
	pin AT39 = IOB_W3_2;
	pin AU1 = GND;
	pin AU2 = GND;
	pin AU3 = GND;
	pin AU4 = IOB_S94_2;
	pin AU5 = IOB_S91_2;
	pin AU6 = IOB_S91_3;
	pin AU7 = IOB_S85_2;
	pin AU8 = IOB_S85_3;
	pin AU9 = IOB_S79_2;
	pin AU10 = IOB_S79_3;
	pin AU11 = IOB_S73_2;
	pin AU12 = IOB_S73_3;
	pin AU13 = IOB_S62_2;
	pin AU14 = IOB_S62_3;
	pin AU15 = IOB_S58_2;
	pin AU16 = IOB_S56_2;
	pin AU17 = IOB_S56_3;
	pin AU18 = VCCO4;
	pin AU19 = IOB_S48_1;
	pin AU20 = IOB_S46_0;
	pin AU21 = IOB_S46_1;
	pin AU22 = VCCO5;
	pin AU23 = IOB_S37_0;
	pin AU24 = IOB_S37_1;
	pin AU25 = IOB_S33_1;
	pin AU26 = IOB_S31_0;
	pin AU27 = IOB_S31_1;
	pin AU28 = IOB_S25_0;
	pin AU29 = IOB_S25_1;
	pin AU30 = IOB_S16_0;
	pin AU31 = IOB_S16_1;
	pin AU32 = IOB_S10_0;
	pin AU33 = IOB_S10_1;
	pin AU34 = IOB_S4_0;
	pin AU35 = IOB_S4_1;
	pin AU36 = IOB_S1_1;
	pin AU37 = GND;
	pin AU38 = GND;
	pin AU39 = GND;
	pin AV1 = GND;
	pin AV2 = GND;
	pin AV3 = GND;
	pin AV4 = IOB_S94_3;
	pin AV5 = IOB_S87_2;
	pin AV6 = IOB_S87_3;
	pin AV7 = IOB_S81_2;
	pin AV8 = IOB_S81_3;
	pin AV9 = IOB_S75_2;
	pin AV10 = IOB_S75_3;
	pin AV11 = GND;
	pin AV12 = IOB_S66_2;
	pin AV13 = IOB_S66_3;
	pin AV14 = VCCO4;
	pin AV15 = IOB_S58_3;
	pin AV16 = IOB_S54_2;
	pin AV17 = IOB_S54_3;
	pin AV18 = IOB_S52_2;
	pin AV19 = IOB_S52_3;
	pin AV20 = VCCAUX;
	pin AV21 = NC;
	pin AV22 = NC;
	pin AV23 = IOB_S39_0;
	pin AV24 = IOB_S39_1;
	pin AV25 = IOB_S33_0;
	pin AV26 = VCCO5;
	pin AV27 = IOB_S27_0;
	pin AV28 = IOB_S27_1;
	pin AV29 = GND;
	pin AV30 = IOB_S20_0;
	pin AV31 = IOB_S20_1;
	pin AV32 = IOB_S14_0;
	pin AV33 = IOB_S14_1;
	pin AV34 = IOB_S8_0;
	pin AV35 = IOB_S8_1;
	pin AV36 = IOB_S1_0;
	pin AV37 = GND;
	pin AV38 = GND;
	pin AV39 = GND;
	pin AW2 = GND;
	pin AW3 = GND;
	pin AW4 = IOB_S89_2;
	pin AW5 = IOB_S89_3;
	pin AW6 = IOB_S83_2;
	pin AW7 = IOB_S83_3;
	pin AW8 = IOB_S77_2;
	pin AW9 = IOB_S77_3;
	pin AW10 = IOB_S68_2;
	pin AW11 = IOB_S68_3;
	pin AW12 = IOB_S64_2;
	pin AW13 = IOB_S64_3;
	pin AW14 = IOB_S60_2;
	pin AW15 = IOB_S60_3;
	pin AW16 = NC;
	pin AW17 = NC;
	pin AW18 = IOB_S49_2;
	pin AW19 = IOB_S49_3;
	pin AW20 = GND;
	pin AW21 = IOB_S43_0;
	pin AW22 = IOB_S43_1;
	pin AW23 = IOB_S41_0;
	pin AW24 = IOB_S41_1;
	pin AW25 = IOB_S35_0;
	pin AW26 = IOB_S35_1;
	pin AW27 = IOB_S29_0;
	pin AW28 = IOB_S29_1;
	pin AW29 = IOB_S22_0;
	pin AW30 = IOB_S22_1;
	pin AW31 = IOB_S18_0;
	pin AW32 = IOB_S18_1;
	pin AW33 = IOB_S12_0;
	pin AW34 = IOB_S12_1;
	pin AW35 = IOB_S6_0;
	pin AW36 = IOB_S6_1;
	pin AW37 = GND;
	pin AW38 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W79_0;
	vref IOB_W83_0;
	vref IOB_W87_0;
	vref IOB_W91_0;
	vref IOB_W95_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E79_0;
	vref IOB_E83_0;
	vref IOB_E87_0;
	vref IOB_E91_0;
	vref IOB_E95_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S23_3;
	vref IOB_S28_3;
	vref IOB_S32_3;
	vref IOB_S36_3;
	vref IOB_S40_3;
	vref IOB_S43_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_S52_3;
	vref IOB_S55_0;
	vref IOB_S59_0;
	vref IOB_S63_0;
	vref IOB_S67_0;
	vref IOB_S72_0;
	vref IOB_S76_0;
	vref IOB_S80_0;
	vref IOB_S84_0;
	vref IOB_S88_0;
	vref IOB_S91_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N23_0;
	vref IOB_N28_0;
	vref IOB_N32_0;
	vref IOB_N36_0;
	vref IOB_N40_0;
	vref IOB_N43_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
	vref IOB_N52_0;
	vref IOB_N55_3;
	vref IOB_N59_3;
	vref IOB_N63_3;
	vref IOB_N67_3;
	vref IOB_N72_3;
	vref IOB_N76_3;
	vref IOB_N80_3;
	vref IOB_N84_3;
	vref IOB_N88_3;
	vref IOB_N91_0;
}

// xq2v6000-cf1144 xqr2v6000-cf1144
bond BOND31 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A3 = GND;
	pin A4 = IOB_N83_1;
	pin A5 = IOB_N83_0;
	pin A6 = IOB_N73_1;
	pin A7 = IOB_N73_0;
	pin A8 = GND;
	pin A9 = IOB_N72_2;
	pin A10 = VCCO1;
	pin A11 = IOB_N60_1;
	pin A12 = IOB_N60_0;
	pin A13 = IOB_N56_1;
	pin A14 = IOB_N56_0;
	pin A15 = IOB_N55_3;
	pin A16 = VCCO1;
	pin A17 = IOB_N54_0;
	pin A18 = IOB_N41_3;
	pin A19 = VCCO0;
	pin A20 = IOB_N40_0;
	pin A21 = IOB_N39_3;
	pin A22 = IOB_N39_2;
	pin A23 = IOB_N33_3;
	pin A24 = IOB_N33_2;
	pin A25 = VCCO0;
	pin A26 = IOB_N25_3;
	pin A27 = GND;
	pin A28 = IOB_N23_1;
	pin A29 = IOB_N23_0;
	pin A30 = IOB_N14_3;
	pin A31 = IOB_N14_2;
	pin A32 = GND;
	pin B2 = GND;
	pin B3 = IOB_N94_0;
	pin B4 = IOB_N85_1;
	pin B5 = IOB_N85_0;
	pin B6 = IOB_N81_1;
	pin B7 = IOB_N81_0;
	pin B8 = IOB_N72_3;
	pin B9 = IOB_N70_1;
	pin B10 = IOB_N70_0;
	pin B11 = IOB_N64_1;
	pin B12 = IOB_N64_0;
	pin B13 = IOB_N58_1;
	pin B14 = IOB_N58_0;
	pin B15 = GND;
	pin B16 = IOB_N55_2;
	pin B17 = IOB_N54_1;
	pin B18 = IOB_N41_2;
	pin B19 = IOB_N40_1;
	pin B20 = GND;
	pin B21 = IOB_N37_3;
	pin B22 = IOB_N37_2;
	pin B23 = IOB_N31_3;
	pin B24 = IOB_N31_2;
	pin B25 = IOB_N30_1;
	pin B26 = IOB_N30_0;
	pin B27 = IOB_N25_2;
	pin B28 = IOB_N22_3;
	pin B29 = IOB_N22_2;
	pin B30 = IOB_N12_3;
	pin B31 = IOB_N12_2;
	pin B32 = IOB_N10_3;
	pin B33 = GND;
	pin C1 = GND;
	pin C2 = IOB_N94_1;
	pin C3 = GND;
	pin C4 = VCCBATT;
	pin C5 = VCCAUX;
	pin C6 = IOB_N90_2;
	pin C7 = IOB_N79_1;
	pin C8 = IOB_N79_0;
	pin C9 = IOB_N78_2;
	pin C10 = GND;
	pin C11 = IOB_N64_3;
	pin C12 = IOB_N64_2;
	pin C13 = IOB_N57_3;
	pin C14 = IOB_N57_2;
	pin C15 = IOB_N52_0;
	pin C16 = IOB_N52_1;
	pin C17 = VCCAUX;
	pin C18 = IOB_N46_2;
	pin C19 = IOB_N46_3;
	pin C20 = IOB_N42_1;
	pin C21 = IOB_N42_0;
	pin C22 = IOB_N34_1;
	pin C23 = IOB_N34_0;
	pin C24 = IOB_N25_1;
	pin C25 = GND;
	pin C26 = IOB_N13_1;
	pin C27 = IOB_N11_1;
	pin C28 = IOB_N11_0;
	pin C29 = IOB_N1_2;
	pin C30 = VCCAUX;
	pin C31 = TDI;
	pin C32 = GND;
	pin C33 = IOB_N10_2;
	pin C34 = GND;
	pin D1 = IOB_E88_2;
	pin D2 = IOB_E96_2;
	pin D3 = IOB_E94_2;
	pin D4 = GND;
	pin D5 = TDO;
	pin D6 = IOB_N90_3;
	pin D7 = VCCO1;
	pin D8 = IOB_N91_1;
	pin D9 = IOB_N78_3;
	pin D10 = IOB_N69_3;
	pin D11 = IOB_N69_2;
	pin D12 = IOB_N62_1;
	pin D13 = IOB_N62_0;
	pin D14 = IOB_N53_3;
	pin D15 = IOB_N53_2;
	pin D16 = IOB_N49_0;
	pin D17 = IOB_N49_1;
	pin D18 = IOB_N43_2;
	pin D19 = IOB_N43_3;
	pin D20 = IOB_N38_1;
	pin D21 = IOB_N38_0;
	pin D22 = IOB_N26_1;
	pin D23 = IOB_N26_0;
	pin D24 = IOB_N25_0;
	pin D25 = IOB_N16_3;
	pin D26 = IOB_N16_2;
	pin D27 = IOB_N13_0;
	pin D28 = VCCO0;
	pin D29 = IOB_N1_3;
	pin D30 = PROG_B;
	pin D31 = GND;
	pin D32 = IOB_W93_0;
	pin D33 = IOB_W96_2;
	pin D34 = IOB_W94_2;
	pin E1 = IOB_E88_3;
	pin E2 = IOB_E96_3;
	pin E3 = IOB_E94_3;
	pin E4 = IOB_E93_0;
	pin E5 = GND;
	pin E6 = TMS;
	pin E7 = IOB_N91_0;
	pin E8 = IOB_N82_3;
	pin E9 = IOB_N82_2;
	pin E10 = IOB_N80_2;
	pin E11 = IOB_N80_3;
	pin E12 = GND;
	pin E13 = IOB_N61_3;
	pin E14 = IOB_N61_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N48_2;
	pin E17 = IOB_N48_3;
	pin E18 = IOB_N47_0;
	pin E19 = IOB_N47_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N35_3;
	pin E22 = IOB_N35_2;
	pin E23 = GND;
	pin E24 = IOB_N15_0;
	pin E25 = IOB_N15_1;
	pin E26 = IOB_N5_1;
	pin E27 = IOB_N2_0;
	pin E28 = IOB_N2_1;
	pin E29 = HSWAP_EN;
	pin E30 = GND;
	pin E31 = IOB_W88_2;
	pin E32 = IOB_W93_1;
	pin E33 = IOB_W96_3;
	pin E34 = IOB_W94_3;
	pin F1 = IOB_E76_2;
	pin F2 = IOB_E84_2;
	pin F3 = IOB_E85_0;
	pin F4 = IOB_E93_1;
	pin F5 = IOB_E95_1;
	pin F6 = GND;
	pin F7 = TCK;
	pin F8 = IOB_N93_2;
	pin F9 = IOB_N93_3;
	pin F10 = IOB_N84_3;
	pin F11 = IOB_N65_3;
	pin F12 = IOB_N65_2;
	pin F13 = IOB_N63_2;
	pin F14 = IOB_N63_3;
	pin F15 = IOB_N59_3;
	pin F16 = IOB_N51_3;
	pin F17 = IOB_N51_2;
	pin F18 = IOB_N44_1;
	pin F19 = IOB_N44_0;
	pin F20 = IOB_N36_0;
	pin F21 = IOB_N32_0;
	pin F22 = IOB_N32_1;
	pin F23 = IOB_N17_1;
	pin F24 = IOB_N17_0;
	pin F25 = IOB_N4_3;
	pin F26 = IOB_N4_2;
	pin F27 = IOB_N5_0;
	pin F28 = DXN;
	pin F29 = GND;
	pin F30 = IOB_W95_1;
	pin F31 = IOB_W88_3;
	pin F32 = IOB_W81_0;
	pin F33 = IOB_W86_2;
	pin F34 = IOB_W82_2;
	pin G1 = IOB_E76_3;
	pin G2 = IOB_E84_3;
	pin G3 = IOB_E85_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E95_0;
	pin G6 = IOB_E86_2;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N84_2;
	pin G10 = IOB_N83_3;
	pin G11 = IOB_N83_2;
	pin G12 = IOB_N70_3;
	pin G13 = IOB_N70_2;
	pin G14 = GND;
	pin G15 = IOB_N59_2;
	pin G16 = IOB_N52_3;
	pin G17 = IOB_N52_2;
	pin G18 = IOB_N43_1;
	pin G19 = IOB_N43_0;
	pin G20 = IOB_N36_1;
	pin G21 = GND;
	pin G22 = IOB_N31_1;
	pin G23 = IOB_N31_0;
	pin G24 = IOB_N14_1;
	pin G25 = IOB_N14_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXP;
	pin G28 = GND;
	pin G29 = IOB_W85_0;
	pin G30 = IOB_W95_0;
	pin G31 = VCCO7;
	pin G32 = IOB_W81_1;
	pin G33 = IOB_W86_3;
	pin G34 = IOB_W82_3;
	pin H1 = GND;
	pin H2 = IOB_E75_0;
	pin H3 = IOB_E74_2;
	pin H4 = IOB_E81_0;
	pin H5 = IOB_E82_2;
	pin H6 = IOB_E86_3;
	pin H7 = IOB_E87_1;
	pin H8 = GND;
	pin H9 = IOB_N94_2;
	pin H10 = IOB_N94_3;
	pin H11 = IOB_N91_3;
	pin H12 = IOB_N79_2;
	pin H13 = IOB_N79_3;
	pin H14 = IOB_N60_2;
	pin H15 = IOB_N60_3;
	pin H16 = IOB_N48_0;
	pin H17 = IOB_N48_1;
	pin H18 = IOB_N41_0;
	pin H19 = IOB_N41_1;
	pin H20 = IOB_N35_0;
	pin H21 = IOB_N35_1;
	pin H22 = IOB_N16_0;
	pin H23 = IOB_N16_1;
	pin H24 = IOB_N4_0;
	pin H25 = IOB_N4_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = IOB_W84_2;
	pin H29 = IOB_W85_1;
	pin H30 = IOB_W83_1;
	pin H31 = IOB_W76_2;
	pin H32 = IOB_W73_0;
	pin H33 = IOB_W75_0;
	pin H34 = GND;
	pin J1 = IOB_E75_1;
	pin J2 = IOB_E72_2;
	pin J3 = IOB_E74_3;
	pin J4 = IOB_E81_1;
	pin J5 = IOB_E82_3;
	pin J6 = IOB_E83_1;
	pin J7 = IOB_E87_0;
	pin J8 = IOB_E88_1;
	pin J9 = IOB_E94_1;
	pin J10 = IOB_N91_2;
	pin J11 = IOB_N85_2;
	pin J12 = IOB_N85_3;
	pin J13 = IOB_N81_3;
	pin J14 = IOB_N62_2;
	pin J15 = IOB_N62_3;
	pin J16 = GND;
	pin J17 = IOB_N54_3;
	pin J18 = IOB_N47_2;
	pin J19 = GND;
	pin J20 = IOB_N37_1;
	pin J21 = IOB_N22_0;
	pin J22 = IOB_N22_1;
	pin J23 = IOB_N10_0;
	pin J24 = IOB_N10_1;
	pin J25 = IOB_W96_1;
	pin J26 = IOB_W88_1;
	pin J27 = IOB_W87_1;
	pin J28 = IOB_W87_0;
	pin J29 = IOB_W84_3;
	pin J30 = IOB_W83_0;
	pin J31 = IOB_W76_3;
	pin J32 = IOB_W73_1;
	pin J33 = IOB_W74_2;
	pin J34 = IOB_W75_1;
	pin K1 = VCCO2;
	pin K2 = IOB_E72_3;
	pin K3 = GND;
	pin K4 = IOB_E70_0;
	pin K5 = IOB_E73_0;
	pin K6 = IOB_E83_0;
	pin K7 = IOB_E82_0;
	pin K8 = IOB_E88_0;
	pin K9 = IOB_E94_0;
	pin K10 = IOB_E96_0;
	pin K11 = IOB_E96_1;
	pin K12 = IOB_N81_2;
	pin K13 = IOB_N73_2;
	pin K14 = IOB_N73_3;
	pin K15 = IOB_N58_2;
	pin K16 = IOB_N58_3;
	pin K17 = IOB_N54_2;
	pin K18 = IOB_N47_3;
	pin K19 = IOB_N37_0;
	pin K20 = IOB_N33_0;
	pin K21 = IOB_N33_1;
	pin K22 = IOB_N12_0;
	pin K23 = IOB_N12_1;
	pin K24 = IOB_W94_1;
	pin K25 = IOB_W96_0;
	pin K26 = IOB_W86_1;
	pin K27 = IOB_W88_0;
	pin K28 = IOB_W84_0;
	pin K29 = IOB_W70_0;
	pin K30 = IOB_W72_2;
	pin K31 = IOB_W72_3;
	pin K32 = GND;
	pin K33 = IOB_W74_3;
	pin K34 = VCCO7;
	pin L1 = IOB_E60_2;
	pin L2 = IOB_E64_2;
	pin L3 = IOB_E70_2;
	pin L4 = IOB_E70_1;
	pin L5 = IOB_E73_1;
	pin L6 = IOB_E71_1;
	pin L7 = IOB_E82_1;
	pin L8 = IOB_E76_1;
	pin L9 = IOB_E86_0;
	pin L10 = IOB_E86_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N56_2;
	pin L17 = IOB_N56_3;
	pin L18 = IOB_N39_0;
	pin L19 = IOB_N39_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W94_0;
	pin L26 = IOB_W86_0;
	pin L27 = IOB_W76_1;
	pin L28 = IOB_W84_1;
	pin L29 = IOB_W71_1;
	pin L30 = IOB_W70_1;
	pin L31 = IOB_W69_0;
	pin L32 = IOB_W64_2;
	pin L33 = IOB_W70_2;
	pin L34 = IOB_W62_2;
	pin M1 = IOB_E60_3;
	pin M2 = IOB_E64_3;
	pin M3 = IOB_E70_3;
	pin M4 = IOB_E69_0;
	pin M5 = GND;
	pin M6 = IOB_E71_0;
	pin M7 = IOB_E72_0;
	pin M8 = IOB_E76_0;
	pin M9 = IOB_E74_1;
	pin M10 = IOB_E84_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W82_1;
	pin M26 = IOB_W74_1;
	pin M27 = IOB_W76_0;
	pin M28 = IOB_W72_0;
	pin M29 = IOB_W71_0;
	pin M30 = GND;
	pin M31 = IOB_W69_1;
	pin M32 = IOB_W64_3;
	pin M33 = IOB_W70_3;
	pin M34 = IOB_W62_3;
	pin N1 = IOB_E56_2;
	pin N2 = IOB_E59_0;
	pin N3 = IOB_E61_0;
	pin N4 = IOB_E69_1;
	pin N5 = IOB_E62_2;
	pin N6 = IOB_E63_1;
	pin N7 = IOB_E72_1;
	pin N8 = IOB_E64_1;
	pin N9 = IOB_E74_0;
	pin N10 = IOB_E84_0;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W82_0;
	pin N26 = IOB_W74_0;
	pin N27 = IOB_W64_1;
	pin N28 = IOB_W72_1;
	pin N29 = IOB_W63_1;
	pin N30 = IOB_W61_0;
	pin N31 = IOB_W60_2;
	pin N32 = IOB_W57_0;
	pin N33 = IOB_W58_2;
	pin N34 = IOB_W55_0;
	pin P1 = IOB_E56_3;
	pin P2 = IOB_E59_1;
	pin P3 = IOB_E61_1;
	pin P4 = IOB_E58_2;
	pin P5 = IOB_E62_3;
	pin P6 = IOB_E63_0;
	pin P7 = GND;
	pin P8 = IOB_E64_0;
	pin P9 = IOB_E60_1;
	pin P10 = IOB_E62_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W62_1;
	pin P26 = IOB_W60_1;
	pin P27 = IOB_W64_0;
	pin P28 = GND;
	pin P29 = IOB_W63_0;
	pin P30 = IOB_W61_1;
	pin P31 = IOB_W60_3;
	pin P32 = IOB_W57_1;
	pin P33 = IOB_W58_3;
	pin P34 = IOB_W55_1;
	pin R1 = IOB_E52_2;
	pin R2 = GND;
	pin R3 = IOB_E57_0;
	pin R4 = IOB_E58_3;
	pin R5 = VCCO2;
	pin R6 = IOB_E55_0;
	pin R7 = IOB_E55_1;
	pin R8 = IOB_E58_1;
	pin R9 = IOB_E60_0;
	pin R10 = IOB_E62_0;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W62_0;
	pin R26 = IOB_W60_0;
	pin R27 = IOB_W58_1;
	pin R28 = IOB_W59_1;
	pin R29 = IOB_W59_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W56_2;
	pin R32 = IOB_W53_0;
	pin R33 = GND;
	pin R34 = IOB_W54_2;
	pin T1 = VCCO2;
	pin T2 = IOB_E52_3;
	pin T3 = IOB_E57_1;
	pin T4 = IOB_E53_0;
	pin T5 = IOB_E54_2;
	pin T6 = IOB_E51_1;
	pin T7 = IOB_E52_0;
	pin T8 = IOB_E58_0;
	pin T9 = GND;
	pin T10 = IOB_E54_1;
	pin T11 = IOB_E56_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W56_1;
	pin T25 = IOB_W54_1;
	pin T26 = GND;
	pin T27 = IOB_W58_0;
	pin T28 = IOB_W50_0;
	pin T29 = IOB_W51_1;
	pin T30 = IOB_W52_2;
	pin T31 = IOB_W56_3;
	pin T32 = IOB_W53_1;
	pin T33 = IOB_W54_3;
	pin T34 = VCCO7;
	pin U1 = IOB_E50_3;
	pin U2 = IOB_E50_2;
	pin U3 = IOB_E49_1;
	pin U4 = IOB_E53_1;
	pin U5 = IOB_E54_3;
	pin U6 = IOB_E51_0;
	pin U7 = IOB_E52_1;
	pin U8 = IOB_E50_0;
	pin U9 = IOB_E50_1;
	pin U10 = IOB_E54_0;
	pin U11 = IOB_E56_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W56_0;
	pin U25 = IOB_W54_0;
	pin U26 = IOB_W52_1;
	pin U27 = IOB_W52_0;
	pin U28 = IOB_W50_1;
	pin U29 = IOB_W51_0;
	pin U30 = IOB_W52_3;
	pin U31 = IOB_W49_0;
	pin U32 = VCCAUX;
	pin U33 = IOB_W50_2;
	pin U34 = IOB_W50_3;
	pin V1 = IOB_E45_3;
	pin V2 = IOB_E45_2;
	pin V3 = VCCAUX;
	pin V4 = IOB_E49_0;
	pin V5 = IOB_E47_3;
	pin V6 = IOB_E48_3;
	pin V7 = IOB_E47_1;
	pin V8 = IOB_E44_2;
	pin V9 = IOB_E44_3;
	pin V10 = IOB_E46_3;
	pin V11 = IOB_E43_0;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W41_1;
	pin V25 = IOB_W43_1;
	pin V26 = IOB_W47_0;
	pin V27 = IOB_W47_1;
	pin V28 = IOB_W45_1;
	pin V29 = IOB_W44_3;
	pin V30 = IOB_W47_3;
	pin V31 = IOB_W49_1;
	pin V32 = IOB_W48_2;
	pin V33 = IOB_W45_2;
	pin V34 = IOB_W45_3;
	pin W1 = VCCO3;
	pin W2 = IOB_E41_3;
	pin W3 = IOB_E45_1;
	pin W4 = IOB_E43_3;
	pin W5 = IOB_E47_2;
	pin W6 = IOB_E48_2;
	pin W7 = IOB_E47_0;
	pin W8 = IOB_E42_3;
	pin W9 = GND;
	pin W10 = IOB_E46_2;
	pin W11 = IOB_E43_1;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W41_0;
	pin W25 = IOB_W43_0;
	pin W26 = GND;
	pin W27 = IOB_W37_1;
	pin W28 = IOB_W45_0;
	pin W29 = IOB_W44_2;
	pin W30 = IOB_W47_2;
	pin W31 = IOB_W46_3;
	pin W32 = IOB_W48_3;
	pin W33 = IOB_W42_2;
	pin W34 = VCCO6;
	pin Y1 = IOB_E41_2;
	pin Y2 = GND;
	pin Y3 = IOB_E45_0;
	pin Y4 = IOB_E43_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E40_3;
	pin Y7 = IOB_E39_1;
	pin Y8 = IOB_E42_2;
	pin Y9 = IOB_E36_2;
	pin Y10 = IOB_E38_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W33_1;
	pin Y26 = IOB_W35_1;
	pin Y27 = IOB_W37_0;
	pin Y28 = IOB_W39_0;
	pin Y29 = IOB_W39_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W46_2;
	pin Y32 = IOB_W43_2;
	pin Y33 = GND;
	pin Y34 = IOB_W42_3;
	pin AA1 = IOB_E37_3;
	pin AA2 = IOB_E35_3;
	pin AA3 = IOB_E41_1;
	pin AA4 = IOB_E39_3;
	pin AA5 = IOB_E37_1;
	pin AA6 = IOB_E40_2;
	pin AA7 = GND;
	pin AA8 = IOB_E39_0;
	pin AA9 = IOB_E36_3;
	pin AA10 = IOB_E38_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W33_0;
	pin AA26 = IOB_W35_0;
	pin AA27 = IOB_W28_3;
	pin AA28 = GND;
	pin AA29 = IOB_W37_3;
	pin AA30 = IOB_W40_2;
	pin AA31 = IOB_W38_3;
	pin AA32 = IOB_W43_3;
	pin AA33 = IOB_W39_3;
	pin AA34 = IOB_W41_3;
	pin AB1 = IOB_E37_2;
	pin AB2 = IOB_E35_2;
	pin AB3 = IOB_E41_0;
	pin AB4 = IOB_E39_2;
	pin AB5 = IOB_E37_0;
	pin AB6 = IOB_E35_1;
	pin AB7 = IOB_E28_3;
	pin AB8 = IOB_E27_0;
	pin AB9 = IOB_E24_3;
	pin AB10 = IOB_E26_3;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W21_1;
	pin AB26 = IOB_W25_1;
	pin AB27 = IOB_W28_2;
	pin AB28 = IOB_W27_1;
	pin AB29 = IOB_W37_2;
	pin AB30 = IOB_W40_3;
	pin AB31 = IOB_W38_2;
	pin AB32 = IOB_W34_3;
	pin AB33 = IOB_W39_2;
	pin AB34 = IOB_W41_2;
	pin AC1 = IOB_E34_2;
	pin AC2 = IOB_E27_3;
	pin AC3 = IOB_E33_3;
	pin AC4 = IOB_E33_1;
	pin AC5 = GND;
	pin AC6 = IOB_E35_0;
	pin AC7 = IOB_E28_2;
	pin AC8 = IOB_E27_1;
	pin AC9 = IOB_E24_2;
	pin AC10 = IOB_E26_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W21_0;
	pin AC26 = IOB_W25_0;
	pin AC27 = IOB_W23_1;
	pin AC28 = IOB_W27_0;
	pin AC29 = IOB_W25_3;
	pin AC30 = GND;
	pin AC31 = IOB_W36_2;
	pin AC32 = IOB_W34_2;
	pin AC33 = IOB_W33_3;
	pin AC34 = IOB_W35_3;
	pin AD1 = IOB_E34_3;
	pin AD2 = IOB_E27_2;
	pin AD3 = IOB_E33_2;
	pin AD4 = IOB_E33_0;
	pin AD5 = IOB_E25_3;
	pin AD6 = IOB_E23_1;
	pin AD7 = IOB_E16_3;
	pin AD8 = IOB_E15_0;
	pin AD9 = IOB_E22_3;
	pin AD10 = IOB_E4_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S58_1;
	pin AD17 = IOB_S58_0;
	pin AD18 = IOB_S37_3;
	pin AD19 = IOB_S37_2;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W1_1;
	pin AD26 = IOB_W15_1;
	pin AD27 = IOB_W23_0;
	pin AD28 = IOB_W14_3;
	pin AD29 = IOB_W25_2;
	pin AD30 = IOB_W24_3;
	pin AD31 = IOB_W36_3;
	pin AD32 = IOB_W22_3;
	pin AD33 = IOB_W33_2;
	pin AD34 = IOB_W35_2;
	pin AE1 = VCCO3;
	pin AE2 = IOB_E23_3;
	pin AE3 = GND;
	pin AE4 = IOB_E25_1;
	pin AE5 = IOB_E25_2;
	pin AE6 = IOB_E23_0;
	pin AE7 = IOB_E16_2;
	pin AE8 = IOB_E15_1;
	pin AE9 = IOB_E22_2;
	pin AE10 = IOB_E4_3;
	pin AE11 = IOB_E2_3;
	pin AE12 = IOB_S83_1;
	pin AE13 = IOB_S83_0;
	pin AE14 = IOB_S64_1;
	pin AE15 = IOB_S64_0;
	pin AE16 = IOB_S56_1;
	pin AE17 = IOB_S56_0;
	pin AE18 = IOB_S39_3;
	pin AE19 = IOB_S39_2;
	pin AE20 = IOB_S25_3;
	pin AE21 = IOB_S25_2;
	pin AE22 = IOB_S4_3;
	pin AE23 = IOB_S4_2;
	pin AE24 = IOB_W1_0;
	pin AE25 = IOB_W3_1;
	pin AE26 = IOB_W15_0;
	pin AE27 = IOB_W13_1;
	pin AE28 = IOB_W14_2;
	pin AE29 = IOB_W12_3;
	pin AE30 = IOB_W24_2;
	pin AE31 = IOB_W22_2;
	pin AE32 = GND;
	pin AE33 = IOB_W27_3;
	pin AE34 = VCCO6;
	pin AF1 = IOB_E23_2;
	pin AF2 = IOB_E21_3;
	pin AF3 = IOB_E21_1;
	pin AF4 = IOB_E25_0;
	pin AF5 = IOB_E15_3;
	pin AF6 = IOB_E12_3;
	pin AF7 = IOB_E11_1;
	pin AF8 = IOB_E14_3;
	pin AF9 = IOB_E14_2;
	pin AF10 = IOB_E1_1;
	pin AF11 = IOB_E2_2;
	pin AF12 = IOB_S79_1;
	pin AF13 = IOB_S79_0;
	pin AF14 = IOB_S62_1;
	pin AF15 = IOB_S62_0;
	pin AF16 = GND;
	pin AF17 = IOB_S48_3;
	pin AF18 = IOB_S47_0;
	pin AF19 = GND;
	pin AF20 = IOB_S33_3;
	pin AF21 = IOB_S33_2;
	pin AF22 = IOB_S14_3;
	pin AF23 = IOB_S14_2;
	pin AF24 = IOB_S10_2;
	pin AF25 = IOB_W3_0;
	pin AF26 = IOB_W9_1;
	pin AF27 = IOB_W13_0;
	pin AF28 = IOB_W11_1;
	pin AF29 = IOB_W12_2;
	pin AF30 = IOB_W11_3;
	pin AF31 = IOB_W15_2;
	pin AF32 = IOB_W16_2;
	pin AF33 = IOB_W26_2;
	pin AF34 = IOB_W27_2;
	pin AG1 = GND;
	pin AG2 = IOB_E21_2;
	pin AG3 = IOB_E21_0;
	pin AG4 = IOB_E13_1;
	pin AG5 = IOB_E15_2;
	pin AG6 = IOB_E12_2;
	pin AG7 = IOB_E11_0;
	pin AG8 = GND;
	pin AG9 = IOB_E1_0;
	pin AG10 = IOB_S94_1;
	pin AG11 = IOB_S81_1;
	pin AG12 = IOB_S81_0;
	pin AG13 = IOB_S70_1;
	pin AG14 = IOB_S70_0;
	pin AG15 = IOB_S60_1;
	pin AG16 = IOB_S60_0;
	pin AG17 = IOB_S48_2;
	pin AG18 = IOB_S47_1;
	pin AG19 = IOB_S35_3;
	pin AG20 = IOB_S35_2;
	pin AG21 = IOB_S22_3;
	pin AG22 = IOB_S22_2;
	pin AG23 = IOB_S10_3;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S1_2;
	pin AG26 = IOB_W9_0;
	pin AG27 = GND;
	pin AG28 = IOB_W11_0;
	pin AG29 = IOB_W4_3;
	pin AG30 = IOB_W11_2;
	pin AG31 = IOB_W15_3;
	pin AG32 = IOB_W16_3;
	pin AG33 = IOB_W26_3;
	pin AG34 = GND;
	pin AH1 = IOB_E13_3;
	pin AH2 = IOB_E9_3;
	pin AH3 = IOB_E11_3;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E13_0;
	pin AH6 = IOB_E3_1;
	pin AH7 = GND;
	pin AH8 = CCLK;
	pin AH9 = IOB_S84_1;
	pin AH10 = IOB_S84_0;
	pin AH11 = IOB_S94_0;
	pin AH12 = IOB_S73_0;
	pin AH13 = IOB_S73_1;
	pin AH14 = GND;
	pin AH15 = IOB_S55_1;
	pin AH16 = IOB_S54_0;
	pin AH17 = IOB_S54_1;
	pin AH18 = IOB_S43_2;
	pin AH19 = IOB_S43_3;
	pin AH20 = IOB_S36_2;
	pin AH21 = GND;
	pin AH22 = IOB_S16_2;
	pin AH23 = IOB_S16_3;
	pin AH24 = IOB_S15_3;
	pin AH25 = IOB_S15_2;
	pin AH26 = IOB_S12_3;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W4_2;
	pin AH30 = IOB_W1_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W10_3;
	pin AH33 = IOB_W21_3;
	pin AH34 = IOB_W23_3;
	pin AJ1 = IOB_E13_2;
	pin AJ2 = IOB_E9_2;
	pin AJ3 = IOB_E11_2;
	pin AJ4 = IOB_E9_1;
	pin AJ5 = IOB_E3_0;
	pin AJ6 = GND;
	pin AJ7 = DONE;
	pin AJ8 = IOB_S91_0;
	pin AJ9 = IOB_S85_0;
	pin AJ10 = IOB_S85_1;
	pin AJ11 = IOB_S72_1;
	pin AJ12 = IOB_S72_0;
	pin AJ13 = IOB_S63_1;
	pin AJ14 = IOB_S63_0;
	pin AJ15 = IOB_S55_0;
	pin AJ16 = IOB_S52_0;
	pin AJ17 = IOB_S52_1;
	pin AJ18 = IOB_S44_2;
	pin AJ19 = IOB_S44_3;
	pin AJ20 = IOB_S36_3;
	pin AJ21 = IOB_S32_3;
	pin AJ22 = IOB_S32_2;
	pin AJ23 = IOB_S31_2;
	pin AJ24 = IOB_S31_3;
	pin AJ25 = IOB_S12_2;
	pin AJ26 = IOB_S5_2;
	pin AJ27 = IOB_S5_3;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W3_2;
	pin AJ32 = IOB_W10_2;
	pin AJ33 = IOB_W21_2;
	pin AJ34 = IOB_W23_2;
	pin AK1 = IOB_E10_2;
	pin AK2 = IOB_E3_3;
	pin AK3 = IOB_E1_3;
	pin AK4 = IOB_E9_0;
	pin AK5 = GND;
	pin AK6 = PWRDWN_B;
	pin AK7 = IOB_S93_1;
	pin AK8 = IOB_S93_0;
	pin AK9 = IOB_S91_1;
	pin AK10 = IOB_S78_1;
	pin AK11 = IOB_S78_0;
	pin AK12 = GND;
	pin AK13 = IOB_S57_0;
	pin AK14 = IOB_S57_1;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S48_1;
	pin AK17 = IOB_S48_0;
	pin AK18 = IOB_S47_3;
	pin AK19 = IOB_S47_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S38_2;
	pin AK22 = IOB_S38_3;
	pin AK23 = GND;
	pin AK24 = IOB_S17_3;
	pin AK25 = IOB_S17_2;
	pin AK26 = IOB_S11_3;
	pin AK27 = IOB_S11_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = M2;
	pin AK30 = GND;
	pin AK31 = IOB_W3_3;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W9_3;
	pin AK34 = IOB_W13_3;
	pin AL1 = IOB_E10_3;
	pin AL2 = IOB_E3_2;
	pin AL3 = IOB_E1_2;
	pin AL4 = GND;
	pin AL5 = IOB_S94_2;
	pin AL6 = IOB_S91_3;
	pin AL7 = VCCO4;
	pin AL8 = IOB_S82_0;
	pin AL9 = IOB_S79_2;
	pin AL10 = IOB_S79_3;
	pin AL11 = IOB_S69_0;
	pin AL12 = IOB_S62_2;
	pin AL13 = IOB_S62_3;
	pin AL14 = IOB_S53_0;
	pin AL15 = IOB_S53_1;
	pin AL16 = IOB_S52_3;
	pin AL17 = IOB_S52_2;
	pin AL18 = IOB_S46_1;
	pin AL19 = IOB_S46_0;
	pin AL20 = IOB_S42_2;
	pin AL21 = IOB_S42_3;
	pin AL22 = IOB_S34_2;
	pin AL23 = IOB_S34_3;
	pin AL24 = IOB_S26_2;
	pin AL25 = IOB_S26_3;
	pin AL26 = IOB_S13_2;
	pin AL27 = IOB_S13_3;
	pin AL28 = VCCO5;
	pin AL29 = IOB_S2_2;
	pin AL30 = IOB_S1_1;
	pin AL31 = GND;
	pin AL32 = IOB_W2_2;
	pin AL33 = IOB_W9_2;
	pin AL34 = IOB_W13_2;
	pin AM1 = GND;
	pin AM2 = IOB_S85_2;
	pin AM3 = GND;
	pin AM4 = IOB_S94_3;
	pin AM5 = VCCAUX;
	pin AM6 = IOB_S91_2;
	pin AM7 = IOB_S90_0;
	pin AM8 = IOB_S90_1;
	pin AM9 = IOB_S82_1;
	pin AM10 = GND;
	pin AM11 = IOB_S69_1;
	pin AM12 = IOB_S61_0;
	pin AM13 = IOB_S61_1;
	pin AM14 = IOB_S51_0;
	pin AM15 = IOB_S51_1;
	pin AM16 = IOB_S49_3;
	pin AM17 = IOB_S49_2;
	pin AM18 = VCCAUX;
	pin AM19 = IOB_S43_1;
	pin AM20 = IOB_S43_0;
	pin AM21 = IOB_S41_2;
	pin AM22 = IOB_S41_3;
	pin AM23 = IOB_S33_0;
	pin AM24 = IOB_S33_1;
	pin AM25 = GND;
	pin AM26 = IOB_S14_0;
	pin AM27 = IOB_S14_1;
	pin AM28 = IOB_S4_1;
	pin AM29 = IOB_S4_0;
	pin AM30 = VCCAUX;
	pin AM31 = IOB_S1_0;
	pin AM32 = GND;
	pin AM33 = IOB_S10_1;
	pin AM34 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S85_3;
	pin AN4 = IOB_S83_2;
	pin AN5 = IOB_S83_3;
	pin AN6 = IOB_S80_0;
	pin AN7 = IOB_S80_1;
	pin AN8 = IOB_S70_2;
	pin AN9 = IOB_S65_0;
	pin AN10 = IOB_S65_1;
	pin AN11 = IOB_S64_2;
	pin AN12 = IOB_S64_3;
	pin AN13 = IOB_S59_0;
	pin AN14 = IOB_S59_1;
	pin AN15 = GND;
	pin AN16 = IOB_S56_3;
	pin AN17 = IOB_S54_2;
	pin AN18 = IOB_S41_1;
	pin AN19 = IOB_S40_2;
	pin AN20 = GND;
	pin AN21 = IOB_S37_0;
	pin AN22 = IOB_S37_1;
	pin AN23 = IOB_S31_0;
	pin AN24 = IOB_S31_1;
	pin AN25 = IOB_S30_2;
	pin AN26 = IOB_S30_3;
	pin AN27 = IOB_S25_1;
	pin AN28 = IOB_S22_0;
	pin AN29 = IOB_S22_1;
	pin AN30 = IOB_S12_0;
	pin AN31 = IOB_S12_1;
	pin AN32 = IOB_S10_0;
	pin AN33 = GND;
	pin AP3 = GND;
	pin AP4 = IOB_S81_2;
	pin AP5 = IOB_S81_3;
	pin AP6 = IOB_S73_2;
	pin AP7 = IOB_S73_3;
	pin AP8 = GND;
	pin AP9 = IOB_S70_3;
	pin AP10 = VCCO4;
	pin AP11 = IOB_S60_2;
	pin AP12 = IOB_S60_3;
	pin AP13 = IOB_S58_2;
	pin AP14 = IOB_S58_3;
	pin AP15 = IOB_S56_2;
	pin AP16 = VCCO4;
	pin AP17 = IOB_S54_3;
	pin AP18 = IOB_S41_0;
	pin AP19 = VCCO5;
	pin AP20 = IOB_S40_3;
	pin AP21 = IOB_S39_0;
	pin AP22 = IOB_S39_1;
	pin AP23 = IOB_S35_0;
	pin AP24 = IOB_S35_1;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S25_0;
	pin AP27 = GND;
	pin AP28 = IOB_S23_2;
	pin AP29 = IOB_S23_3;
	pin AP30 = IOB_S16_0;
	pin AP31 = IOB_S16_1;
	pin AP32 = GND;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W51_0;
	vref IOB_W55_0;
	vref IOB_W59_0;
	vref IOB_W63_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W83_0;
	vref IOB_W87_0;
	vref IOB_W95_0;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E51_0;
	vref IOB_E55_0;
	vref IOB_E59_0;
	vref IOB_E63_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E83_0;
	vref IOB_E87_0;
	vref IOB_E95_0;
	vref IOB_S4_0;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S23_3;
	vref IOB_S32_3;
	vref IOB_S36_3;
	vref IOB_S40_3;
	vref IOB_S43_0;
	vref IOB_S46_0;
	vref IOB_S49_3;
	vref IOB_S52_3;
	vref IOB_S55_0;
	vref IOB_S59_0;
	vref IOB_S63_0;
	vref IOB_S72_0;
	vref IOB_S80_0;
	vref IOB_S84_0;
	vref IOB_S91_3;
	vref IOB_N4_3;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N23_0;
	vref IOB_N32_0;
	vref IOB_N36_0;
	vref IOB_N40_0;
	vref IOB_N43_3;
	vref IOB_N46_3;
	vref IOB_N49_0;
	vref IOB_N52_0;
	vref IOB_N55_3;
	vref IOB_N59_3;
	vref IOB_N63_3;
	vref IOB_N72_3;
	vref IOB_N80_3;
	vref IOB_N84_3;
	vref IOB_N91_0;
}

// xc2v8000-ff1152
bond BOND32 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N99_1;
	pin A5 = IOB_N99_0;
	pin A6 = IOB_N89_1;
	pin A7 = IOB_N89_0;
	pin A8 = GND;
	pin A9 = IOB_N88_2;
	pin A10 = VCCO1;
	pin A11 = IOB_N72_1;
	pin A12 = IOB_N72_0;
	pin A13 = IOB_N68_1;
	pin A14 = IOB_N68_0;
	pin A15 = IOB_N67_3;
	pin A16 = VCCO1;
	pin A17 = IOB_N66_0;
	pin A18 = IOB_N45_3;
	pin A19 = VCCO0;
	pin A20 = IOB_N44_0;
	pin A21 = IOB_N43_3;
	pin A22 = IOB_N43_2;
	pin A23 = IOB_N37_3;
	pin A24 = IOB_N37_2;
	pin A25 = VCCO0;
	pin A26 = IOB_N24_3;
	pin A27 = GND;
	pin A28 = IOB_N23_1;
	pin A29 = IOB_N23_0;
	pin A30 = IOB_N14_3;
	pin A31 = IOB_N14_2;
	pin A32 = GND;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = IOB_N110_0;
	pin B4 = IOB_N101_1;
	pin B5 = IOB_N101_0;
	pin B6 = IOB_N97_1;
	pin B7 = IOB_N97_0;
	pin B8 = IOB_N88_3;
	pin B9 = IOB_N87_1;
	pin B10 = IOB_N87_0;
	pin B11 = IOB_N76_1;
	pin B12 = IOB_N76_0;
	pin B13 = IOB_N70_1;
	pin B14 = IOB_N70_0;
	pin B15 = GND;
	pin B16 = IOB_N67_2;
	pin B17 = IOB_N66_1;
	pin B18 = IOB_N45_2;
	pin B19 = IOB_N44_1;
	pin B20 = GND;
	pin B21 = IOB_N41_3;
	pin B22 = IOB_N41_2;
	pin B23 = IOB_N35_3;
	pin B24 = IOB_N35_2;
	pin B25 = IOB_N30_1;
	pin B26 = IOB_N30_0;
	pin B27 = IOB_N24_2;
	pin B28 = IOB_N22_3;
	pin B29 = IOB_N22_2;
	pin B30 = IOB_N12_3;
	pin B31 = IOB_N12_2;
	pin B32 = IOB_N10_3;
	pin B33 = GND;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = IOB_N110_1;
	pin C3 = GND;
	pin C4 = VCCBATT;
	pin C5 = VCCAUX;
	pin C6 = IOB_N106_2;
	pin C7 = IOB_N95_1;
	pin C8 = IOB_N95_0;
	pin C9 = IOB_N94_2;
	pin C10 = GND;
	pin C11 = IOB_N76_3;
	pin C12 = IOB_N76_2;
	pin C13 = IOB_N69_3;
	pin C14 = IOB_N69_2;
	pin C15 = IOB_N60_0;
	pin C16 = IOB_N60_1;
	pin C17 = VCCAUX;
	pin C18 = IOB_N54_2;
	pin C19 = IOB_N54_3;
	pin C20 = IOB_N46_1;
	pin C21 = IOB_N46_0;
	pin C22 = IOB_N38_1;
	pin C23 = IOB_N38_0;
	pin C24 = IOB_N24_1;
	pin C25 = GND;
	pin C26 = IOB_N13_1;
	pin C27 = IOB_N11_1;
	pin C28 = IOB_N11_0;
	pin C29 = IOB_N1_2;
	pin C30 = VCCAUX;
	pin C31 = TDI;
	pin C32 = GND;
	pin C33 = IOB_N10_2;
	pin C34 = GND;
	pin D1 = IOB_E104_2;
	pin D2 = IOB_E112_2;
	pin D3 = IOB_E110_2;
	pin D4 = GND;
	pin D5 = TDO;
	pin D6 = IOB_N106_3;
	pin D7 = VCCO1;
	pin D8 = IOB_N107_1;
	pin D9 = IOB_N94_3;
	pin D10 = IOB_N86_3;
	pin D11 = IOB_N86_2;
	pin D12 = IOB_N74_1;
	pin D13 = IOB_N74_0;
	pin D14 = IOB_N65_3;
	pin D15 = IOB_N65_2;
	pin D16 = IOB_N57_0;
	pin D17 = IOB_N57_1;
	pin D18 = IOB_N51_2;
	pin D19 = IOB_N51_3;
	pin D20 = IOB_N42_1;
	pin D21 = IOB_N42_0;
	pin D22 = IOB_N25_1;
	pin D23 = IOB_N25_0;
	pin D24 = IOB_N24_0;
	pin D25 = IOB_N16_3;
	pin D26 = IOB_N16_2;
	pin D27 = IOB_N13_0;
	pin D28 = VCCO0;
	pin D29 = IOB_N1_3;
	pin D30 = PROG_B;
	pin D31 = GND;
	pin D32 = IOB_W109_0;
	pin D33 = IOB_W112_2;
	pin D34 = IOB_W110_2;
	pin E1 = IOB_E104_3;
	pin E2 = IOB_E112_3;
	pin E3 = IOB_E110_3;
	pin E4 = IOB_E109_0;
	pin E5 = GND;
	pin E6 = TMS;
	pin E7 = IOB_N107_0;
	pin E8 = IOB_N98_3;
	pin E9 = IOB_N98_2;
	pin E10 = IOB_N96_2;
	pin E11 = IOB_N96_3;
	pin E12 = GND;
	pin E13 = IOB_N73_3;
	pin E14 = IOB_N73_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N56_2;
	pin E17 = IOB_N56_3;
	pin E18 = IOB_N55_0;
	pin E19 = IOB_N55_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N39_3;
	pin E22 = IOB_N39_2;
	pin E23 = GND;
	pin E24 = IOB_N15_0;
	pin E25 = IOB_N15_1;
	pin E26 = IOB_N5_1;
	pin E27 = IOB_N2_0;
	pin E28 = IOB_N2_1;
	pin E29 = HSWAP_EN;
	pin E30 = GND;
	pin E31 = IOB_W104_2;
	pin E32 = IOB_W109_1;
	pin E33 = IOB_W112_3;
	pin E34 = IOB_W110_3;
	pin F1 = IOB_E92_2;
	pin F2 = IOB_E100_2;
	pin F3 = IOB_E101_0;
	pin F4 = IOB_E109_1;
	pin F5 = IOB_E111_1;
	pin F6 = GND;
	pin F7 = TCK;
	pin F8 = IOB_N109_2;
	pin F9 = IOB_N109_3;
	pin F10 = IOB_N100_3;
	pin F11 = IOB_N81_3;
	pin F12 = IOB_N81_2;
	pin F13 = IOB_N75_2;
	pin F14 = IOB_N75_3;
	pin F15 = IOB_N71_3;
	pin F16 = IOB_N59_3;
	pin F17 = IOB_N59_2;
	pin F18 = IOB_N52_1;
	pin F19 = IOB_N52_0;
	pin F20 = IOB_N40_0;
	pin F21 = IOB_N36_0;
	pin F22 = IOB_N36_1;
	pin F23 = IOB_N17_1;
	pin F24 = IOB_N17_0;
	pin F25 = IOB_N4_3;
	pin F26 = IOB_N4_2;
	pin F27 = IOB_N5_0;
	pin F28 = DXN;
	pin F29 = GND;
	pin F30 = IOB_W111_1;
	pin F31 = IOB_W104_3;
	pin F32 = IOB_W97_0;
	pin F33 = IOB_W102_2;
	pin F34 = IOB_W98_2;
	pin G1 = IOB_E92_3;
	pin G2 = IOB_E100_3;
	pin G3 = IOB_E101_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E111_0;
	pin G6 = IOB_E102_2;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N100_2;
	pin G10 = IOB_N99_3;
	pin G11 = IOB_N99_2;
	pin G12 = IOB_N87_3;
	pin G13 = IOB_N87_2;
	pin G14 = GND;
	pin G15 = IOB_N71_2;
	pin G16 = IOB_N60_3;
	pin G17 = IOB_N60_2;
	pin G18 = IOB_N51_1;
	pin G19 = IOB_N51_0;
	pin G20 = IOB_N40_1;
	pin G21 = GND;
	pin G22 = IOB_N35_1;
	pin G23 = IOB_N35_0;
	pin G24 = IOB_N14_1;
	pin G25 = IOB_N14_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXP;
	pin G28 = GND;
	pin G29 = IOB_W101_0;
	pin G30 = IOB_W111_0;
	pin G31 = VCCO7;
	pin G32 = IOB_W97_1;
	pin G33 = IOB_W102_3;
	pin G34 = IOB_W98_3;
	pin H1 = GND;
	pin H2 = IOB_E91_0;
	pin H3 = IOB_E90_2;
	pin H4 = IOB_E97_0;
	pin H5 = IOB_E98_2;
	pin H6 = IOB_E102_3;
	pin H7 = IOB_E103_1;
	pin H8 = GND;
	pin H9 = IOB_N110_2;
	pin H10 = IOB_N110_3;
	pin H11 = IOB_N107_3;
	pin H12 = IOB_N95_2;
	pin H13 = IOB_N95_3;
	pin H14 = IOB_N72_2;
	pin H15 = IOB_N72_3;
	pin H16 = IOB_N56_0;
	pin H17 = IOB_N56_1;
	pin H18 = IOB_N45_0;
	pin H19 = IOB_N45_1;
	pin H20 = IOB_N39_0;
	pin H21 = IOB_N39_1;
	pin H22 = IOB_N16_0;
	pin H23 = IOB_N16_1;
	pin H24 = IOB_N4_0;
	pin H25 = IOB_N4_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = IOB_W100_2;
	pin H29 = IOB_W101_1;
	pin H30 = IOB_W99_1;
	pin H31 = IOB_W92_2;
	pin H32 = IOB_W89_0;
	pin H33 = IOB_W91_0;
	pin H34 = GND;
	pin J1 = IOB_E91_1;
	pin J2 = IOB_E88_2;
	pin J3 = IOB_E90_3;
	pin J4 = IOB_E97_1;
	pin J5 = IOB_E98_3;
	pin J6 = IOB_E99_1;
	pin J7 = IOB_E103_0;
	pin J8 = IOB_E104_1;
	pin J9 = IOB_E110_1;
	pin J10 = IOB_N107_2;
	pin J11 = IOB_N101_2;
	pin J12 = IOB_N101_3;
	pin J13 = IOB_N97_3;
	pin J14 = IOB_N74_2;
	pin J15 = IOB_N74_3;
	pin J16 = GND;
	pin J17 = IOB_N66_3;
	pin J18 = IOB_N55_2;
	pin J19 = GND;
	pin J20 = IOB_N41_1;
	pin J21 = IOB_N22_0;
	pin J22 = IOB_N22_1;
	pin J23 = IOB_N10_0;
	pin J24 = IOB_N10_1;
	pin J25 = IOB_W112_1;
	pin J26 = IOB_W104_1;
	pin J27 = IOB_W103_1;
	pin J28 = IOB_W103_0;
	pin J29 = IOB_W100_3;
	pin J30 = IOB_W99_0;
	pin J31 = IOB_W92_3;
	pin J32 = IOB_W89_1;
	pin J33 = IOB_W90_2;
	pin J34 = IOB_W91_1;
	pin K1 = VCCO2;
	pin K2 = IOB_E88_3;
	pin K3 = GND;
	pin K4 = IOB_E86_0;
	pin K5 = IOB_E89_0;
	pin K6 = IOB_E99_0;
	pin K7 = IOB_E98_0;
	pin K8 = IOB_E104_0;
	pin K9 = IOB_E110_0;
	pin K10 = IOB_E112_0;
	pin K11 = IOB_E112_1;
	pin K12 = IOB_N97_2;
	pin K13 = IOB_N89_2;
	pin K14 = IOB_N89_3;
	pin K15 = IOB_N70_2;
	pin K16 = IOB_N70_3;
	pin K17 = IOB_N66_2;
	pin K18 = IOB_N55_3;
	pin K19 = IOB_N41_0;
	pin K20 = IOB_N37_0;
	pin K21 = IOB_N37_1;
	pin K22 = IOB_N12_0;
	pin K23 = IOB_N12_1;
	pin K24 = IOB_W110_1;
	pin K25 = IOB_W112_0;
	pin K26 = IOB_W102_1;
	pin K27 = IOB_W104_0;
	pin K28 = IOB_W100_0;
	pin K29 = IOB_W86_0;
	pin K30 = IOB_W88_2;
	pin K31 = IOB_W88_3;
	pin K32 = GND;
	pin K33 = IOB_W90_3;
	pin K34 = VCCO7;
	pin L1 = IOB_E72_2;
	pin L2 = IOB_E76_2;
	pin L3 = IOB_E86_2;
	pin L4 = IOB_E86_1;
	pin L5 = IOB_E89_1;
	pin L6 = IOB_E87_1;
	pin L7 = IOB_E98_1;
	pin L8 = IOB_E92_1;
	pin L9 = IOB_E102_0;
	pin L10 = IOB_E102_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N68_2;
	pin L17 = IOB_N68_3;
	pin L18 = IOB_N43_0;
	pin L19 = IOB_N43_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W110_0;
	pin L26 = IOB_W102_0;
	pin L27 = IOB_W92_1;
	pin L28 = IOB_W100_1;
	pin L29 = IOB_W87_1;
	pin L30 = IOB_W86_1;
	pin L31 = IOB_W85_0;
	pin L32 = IOB_W76_2;
	pin L33 = IOB_W86_2;
	pin L34 = IOB_W74_2;
	pin M1 = IOB_E72_3;
	pin M2 = IOB_E76_3;
	pin M3 = IOB_E86_3;
	pin M4 = IOB_E85_0;
	pin M5 = GND;
	pin M6 = IOB_E87_0;
	pin M7 = IOB_E88_0;
	pin M8 = IOB_E92_0;
	pin M9 = IOB_E90_1;
	pin M10 = IOB_E100_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W98_1;
	pin M26 = IOB_W90_1;
	pin M27 = IOB_W92_0;
	pin M28 = IOB_W88_0;
	pin M29 = IOB_W87_0;
	pin M30 = GND;
	pin M31 = IOB_W85_1;
	pin M32 = IOB_W76_3;
	pin M33 = IOB_W86_3;
	pin M34 = IOB_W74_3;
	pin N1 = IOB_E68_2;
	pin N2 = IOB_E71_0;
	pin N3 = IOB_E73_0;
	pin N4 = IOB_E85_1;
	pin N5 = IOB_E74_2;
	pin N6 = IOB_E75_1;
	pin N7 = IOB_E88_1;
	pin N8 = IOB_E76_1;
	pin N9 = IOB_E90_0;
	pin N10 = IOB_E100_0;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W98_0;
	pin N26 = IOB_W90_0;
	pin N27 = IOB_W76_1;
	pin N28 = IOB_W88_1;
	pin N29 = IOB_W75_1;
	pin N30 = IOB_W73_0;
	pin N31 = IOB_W72_2;
	pin N32 = IOB_W69_0;
	pin N33 = IOB_W70_2;
	pin N34 = IOB_W67_0;
	pin P1 = IOB_E68_3;
	pin P2 = IOB_E71_1;
	pin P3 = IOB_E73_1;
	pin P4 = IOB_E70_2;
	pin P5 = IOB_E74_3;
	pin P6 = IOB_E75_0;
	pin P7 = GND;
	pin P8 = IOB_E76_0;
	pin P9 = IOB_E72_1;
	pin P10 = IOB_E74_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W74_1;
	pin P26 = IOB_W72_1;
	pin P27 = IOB_W76_0;
	pin P28 = GND;
	pin P29 = IOB_W75_0;
	pin P30 = IOB_W73_1;
	pin P31 = IOB_W72_3;
	pin P32 = IOB_W69_1;
	pin P33 = IOB_W70_3;
	pin P34 = IOB_W67_1;
	pin R1 = IOB_E60_2;
	pin R2 = GND;
	pin R3 = IOB_E69_0;
	pin R4 = IOB_E70_3;
	pin R5 = VCCO2;
	pin R6 = IOB_E67_0;
	pin R7 = IOB_E67_1;
	pin R8 = IOB_E70_1;
	pin R9 = IOB_E72_0;
	pin R10 = IOB_E74_0;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W74_0;
	pin R26 = IOB_W72_0;
	pin R27 = IOB_W70_1;
	pin R28 = IOB_W71_1;
	pin R29 = IOB_W71_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W68_2;
	pin R32 = IOB_W65_0;
	pin R33 = GND;
	pin R34 = IOB_W66_2;
	pin T1 = VCCO2;
	pin T2 = IOB_E60_3;
	pin T3 = IOB_E69_1;
	pin T4 = IOB_E65_0;
	pin T5 = IOB_E66_2;
	pin T6 = IOB_E59_1;
	pin T7 = IOB_E60_0;
	pin T8 = IOB_E70_0;
	pin T9 = GND;
	pin T10 = IOB_E66_1;
	pin T11 = IOB_E68_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W68_1;
	pin T25 = IOB_W66_1;
	pin T26 = GND;
	pin T27 = IOB_W70_0;
	pin T28 = IOB_W58_0;
	pin T29 = IOB_W59_1;
	pin T30 = IOB_W60_2;
	pin T31 = IOB_W68_3;
	pin T32 = IOB_W65_1;
	pin T33 = IOB_W66_3;
	pin T34 = VCCO7;
	pin U1 = IOB_E58_3;
	pin U2 = IOB_E58_2;
	pin U3 = IOB_E57_1;
	pin U4 = IOB_E65_1;
	pin U5 = IOB_E66_3;
	pin U6 = IOB_E59_0;
	pin U7 = IOB_E60_1;
	pin U8 = IOB_E58_0;
	pin U9 = IOB_E58_1;
	pin U10 = IOB_E66_0;
	pin U11 = IOB_E68_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W68_0;
	pin U25 = IOB_W66_0;
	pin U26 = IOB_W60_1;
	pin U27 = IOB_W60_0;
	pin U28 = IOB_W58_1;
	pin U29 = IOB_W59_0;
	pin U30 = IOB_W60_3;
	pin U31 = IOB_W57_0;
	pin U32 = VCCAUX;
	pin U33 = IOB_W58_2;
	pin U34 = IOB_W58_3;
	pin V1 = IOB_E53_3;
	pin V2 = IOB_E53_2;
	pin V3 = VCCAUX;
	pin V4 = IOB_E57_0;
	pin V5 = IOB_E55_3;
	pin V6 = IOB_E56_3;
	pin V7 = IOB_E55_1;
	pin V8 = IOB_E48_2;
	pin V9 = IOB_E48_3;
	pin V10 = IOB_E54_3;
	pin V11 = IOB_E47_0;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W45_1;
	pin V25 = IOB_W47_1;
	pin V26 = IOB_W55_0;
	pin V27 = IOB_W55_1;
	pin V28 = IOB_W53_1;
	pin V29 = IOB_W48_3;
	pin V30 = IOB_W55_3;
	pin V31 = IOB_W57_1;
	pin V32 = IOB_W56_2;
	pin V33 = IOB_W53_2;
	pin V34 = IOB_W53_3;
	pin W1 = VCCO3;
	pin W2 = IOB_E45_3;
	pin W3 = IOB_E53_1;
	pin W4 = IOB_E47_3;
	pin W5 = IOB_E55_2;
	pin W6 = IOB_E56_2;
	pin W7 = IOB_E55_0;
	pin W8 = IOB_E46_3;
	pin W9 = GND;
	pin W10 = IOB_E54_2;
	pin W11 = IOB_E47_1;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W45_0;
	pin W25 = IOB_W47_0;
	pin W26 = GND;
	pin W27 = IOB_W41_1;
	pin W28 = IOB_W53_0;
	pin W29 = IOB_W48_2;
	pin W30 = IOB_W55_2;
	pin W31 = IOB_W54_3;
	pin W32 = IOB_W56_3;
	pin W33 = IOB_W46_2;
	pin W34 = VCCO6;
	pin Y1 = IOB_E45_2;
	pin Y2 = GND;
	pin Y3 = IOB_E53_0;
	pin Y4 = IOB_E47_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E44_3;
	pin Y7 = IOB_E43_1;
	pin Y8 = IOB_E46_2;
	pin Y9 = IOB_E40_2;
	pin Y10 = IOB_E42_3;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W37_1;
	pin Y26 = IOB_W39_1;
	pin Y27 = IOB_W41_0;
	pin Y28 = IOB_W43_0;
	pin Y29 = IOB_W43_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W54_2;
	pin Y32 = IOB_W47_2;
	pin Y33 = GND;
	pin Y34 = IOB_W46_3;
	pin AA1 = IOB_E41_3;
	pin AA2 = IOB_E39_3;
	pin AA3 = IOB_E45_1;
	pin AA4 = IOB_E43_3;
	pin AA5 = IOB_E41_1;
	pin AA6 = IOB_E44_2;
	pin AA7 = GND;
	pin AA8 = IOB_E43_0;
	pin AA9 = IOB_E40_3;
	pin AA10 = IOB_E42_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W37_0;
	pin AA26 = IOB_W39_0;
	pin AA27 = IOB_W28_3;
	pin AA28 = GND;
	pin AA29 = IOB_W41_3;
	pin AA30 = IOB_W44_2;
	pin AA31 = IOB_W42_3;
	pin AA32 = IOB_W47_3;
	pin AA33 = IOB_W43_3;
	pin AA34 = IOB_W45_3;
	pin AB1 = IOB_E41_2;
	pin AB2 = IOB_E39_2;
	pin AB3 = IOB_E45_0;
	pin AB4 = IOB_E43_2;
	pin AB5 = IOB_E41_0;
	pin AB6 = IOB_E39_1;
	pin AB7 = IOB_E28_3;
	pin AB8 = IOB_E27_0;
	pin AB9 = IOB_E24_3;
	pin AB10 = IOB_E26_3;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W21_1;
	pin AB26 = IOB_W25_1;
	pin AB27 = IOB_W28_2;
	pin AB28 = IOB_W27_1;
	pin AB29 = IOB_W41_2;
	pin AB30 = IOB_W44_3;
	pin AB31 = IOB_W42_2;
	pin AB32 = IOB_W38_3;
	pin AB33 = IOB_W43_2;
	pin AB34 = IOB_W45_2;
	pin AC1 = IOB_E38_2;
	pin AC2 = IOB_E27_3;
	pin AC3 = IOB_E37_3;
	pin AC4 = IOB_E37_1;
	pin AC5 = GND;
	pin AC6 = IOB_E39_0;
	pin AC7 = IOB_E28_2;
	pin AC8 = IOB_E27_1;
	pin AC9 = IOB_E24_2;
	pin AC10 = IOB_E26_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W21_0;
	pin AC26 = IOB_W25_0;
	pin AC27 = IOB_W23_1;
	pin AC28 = IOB_W27_0;
	pin AC29 = IOB_W25_3;
	pin AC30 = GND;
	pin AC31 = IOB_W40_2;
	pin AC32 = IOB_W38_2;
	pin AC33 = IOB_W37_3;
	pin AC34 = IOB_W39_3;
	pin AD1 = IOB_E38_3;
	pin AD2 = IOB_E27_2;
	pin AD3 = IOB_E37_2;
	pin AD4 = IOB_E37_0;
	pin AD5 = IOB_E25_3;
	pin AD6 = IOB_E23_1;
	pin AD7 = IOB_E16_3;
	pin AD8 = IOB_E15_0;
	pin AD9 = IOB_E22_3;
	pin AD10 = IOB_E4_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S70_1;
	pin AD17 = IOB_S70_0;
	pin AD18 = IOB_S41_3;
	pin AD19 = IOB_S41_2;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W1_1;
	pin AD26 = IOB_W15_1;
	pin AD27 = IOB_W23_0;
	pin AD28 = IOB_W14_3;
	pin AD29 = IOB_W25_2;
	pin AD30 = IOB_W24_3;
	pin AD31 = IOB_W40_3;
	pin AD32 = IOB_W22_3;
	pin AD33 = IOB_W37_2;
	pin AD34 = IOB_W39_2;
	pin AE1 = VCCO3;
	pin AE2 = IOB_E23_3;
	pin AE3 = GND;
	pin AE4 = IOB_E25_1;
	pin AE5 = IOB_E25_2;
	pin AE6 = IOB_E23_0;
	pin AE7 = IOB_E16_2;
	pin AE8 = IOB_E15_1;
	pin AE9 = IOB_E22_2;
	pin AE10 = IOB_E4_3;
	pin AE11 = IOB_E2_3;
	pin AE12 = IOB_S99_1;
	pin AE13 = IOB_S99_0;
	pin AE14 = IOB_S76_1;
	pin AE15 = IOB_S76_0;
	pin AE16 = IOB_S68_1;
	pin AE17 = IOB_S68_0;
	pin AE18 = IOB_S43_3;
	pin AE19 = IOB_S43_2;
	pin AE20 = IOB_S24_3;
	pin AE21 = IOB_S24_2;
	pin AE22 = IOB_S4_3;
	pin AE23 = IOB_S4_2;
	pin AE24 = IOB_W1_0;
	pin AE25 = IOB_W3_1;
	pin AE26 = IOB_W15_0;
	pin AE27 = IOB_W13_1;
	pin AE28 = IOB_W14_2;
	pin AE29 = IOB_W12_3;
	pin AE30 = IOB_W24_2;
	pin AE31 = IOB_W22_2;
	pin AE32 = GND;
	pin AE33 = IOB_W27_3;
	pin AE34 = VCCO6;
	pin AF1 = IOB_E23_2;
	pin AF2 = IOB_E21_3;
	pin AF3 = IOB_E21_1;
	pin AF4 = IOB_E25_0;
	pin AF5 = IOB_E15_3;
	pin AF6 = IOB_E12_3;
	pin AF7 = IOB_E11_1;
	pin AF8 = IOB_E14_3;
	pin AF9 = IOB_E14_2;
	pin AF10 = IOB_E1_1;
	pin AF11 = IOB_E2_2;
	pin AF12 = IOB_S95_1;
	pin AF13 = IOB_S95_0;
	pin AF14 = IOB_S74_1;
	pin AF15 = IOB_S74_0;
	pin AF16 = GND;
	pin AF17 = IOB_S56_3;
	pin AF18 = IOB_S55_0;
	pin AF19 = GND;
	pin AF20 = IOB_S37_3;
	pin AF21 = IOB_S37_2;
	pin AF22 = IOB_S14_3;
	pin AF23 = IOB_S14_2;
	pin AF24 = IOB_S10_2;
	pin AF25 = IOB_W3_0;
	pin AF26 = IOB_W9_1;
	pin AF27 = IOB_W13_0;
	pin AF28 = IOB_W11_1;
	pin AF29 = IOB_W12_2;
	pin AF30 = IOB_W11_3;
	pin AF31 = IOB_W15_2;
	pin AF32 = IOB_W16_2;
	pin AF33 = IOB_W26_2;
	pin AF34 = IOB_W27_2;
	pin AG1 = GND;
	pin AG2 = IOB_E21_2;
	pin AG3 = IOB_E21_0;
	pin AG4 = IOB_E13_1;
	pin AG5 = IOB_E15_2;
	pin AG6 = IOB_E12_2;
	pin AG7 = IOB_E11_0;
	pin AG8 = GND;
	pin AG9 = IOB_E1_0;
	pin AG10 = IOB_S110_1;
	pin AG11 = IOB_S97_1;
	pin AG12 = IOB_S97_0;
	pin AG13 = IOB_S87_1;
	pin AG14 = IOB_S87_0;
	pin AG15 = IOB_S72_1;
	pin AG16 = IOB_S72_0;
	pin AG17 = IOB_S56_2;
	pin AG18 = IOB_S55_1;
	pin AG19 = IOB_S39_3;
	pin AG20 = IOB_S39_2;
	pin AG21 = IOB_S22_3;
	pin AG22 = IOB_S22_2;
	pin AG23 = IOB_S10_3;
	pin AG24 = IOB_S1_3;
	pin AG25 = IOB_S1_2;
	pin AG26 = IOB_W9_0;
	pin AG27 = GND;
	pin AG28 = IOB_W11_0;
	pin AG29 = IOB_W4_3;
	pin AG30 = IOB_W11_2;
	pin AG31 = IOB_W15_3;
	pin AG32 = IOB_W16_3;
	pin AG33 = IOB_W26_3;
	pin AG34 = GND;
	pin AH1 = IOB_E13_3;
	pin AH2 = IOB_E9_3;
	pin AH3 = IOB_E11_3;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E13_0;
	pin AH6 = IOB_E3_1;
	pin AH7 = GND;
	pin AH8 = CCLK;
	pin AH9 = IOB_S100_1;
	pin AH10 = IOB_S100_0;
	pin AH11 = IOB_S110_0;
	pin AH12 = IOB_S89_0;
	pin AH13 = IOB_S89_1;
	pin AH14 = GND;
	pin AH15 = IOB_S67_1;
	pin AH16 = IOB_S66_0;
	pin AH17 = IOB_S66_1;
	pin AH18 = IOB_S51_2;
	pin AH19 = IOB_S51_3;
	pin AH20 = IOB_S40_2;
	pin AH21 = GND;
	pin AH22 = IOB_S16_2;
	pin AH23 = IOB_S16_3;
	pin AH24 = IOB_S15_3;
	pin AH25 = IOB_S15_2;
	pin AH26 = IOB_S12_3;
	pin AH27 = M0;
	pin AH28 = GND;
	pin AH29 = IOB_W4_2;
	pin AH30 = IOB_W1_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W10_3;
	pin AH33 = IOB_W21_3;
	pin AH34 = IOB_W23_3;
	pin AJ1 = IOB_E13_2;
	pin AJ2 = IOB_E9_2;
	pin AJ3 = IOB_E11_2;
	pin AJ4 = IOB_E9_1;
	pin AJ5 = IOB_E3_0;
	pin AJ6 = GND;
	pin AJ7 = DONE;
	pin AJ8 = IOB_S107_0;
	pin AJ9 = IOB_S101_0;
	pin AJ10 = IOB_S101_1;
	pin AJ11 = IOB_S88_1;
	pin AJ12 = IOB_S88_0;
	pin AJ13 = IOB_S75_1;
	pin AJ14 = IOB_S75_0;
	pin AJ15 = IOB_S67_0;
	pin AJ16 = IOB_S60_0;
	pin AJ17 = IOB_S60_1;
	pin AJ18 = IOB_S52_2;
	pin AJ19 = IOB_S52_3;
	pin AJ20 = IOB_S40_3;
	pin AJ21 = IOB_S36_3;
	pin AJ22 = IOB_S36_2;
	pin AJ23 = IOB_S35_2;
	pin AJ24 = IOB_S35_3;
	pin AJ25 = IOB_S12_2;
	pin AJ26 = IOB_S5_2;
	pin AJ27 = IOB_S5_3;
	pin AJ28 = M1;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W3_2;
	pin AJ32 = IOB_W10_2;
	pin AJ33 = IOB_W21_2;
	pin AJ34 = IOB_W23_2;
	pin AK1 = IOB_E10_2;
	pin AK2 = IOB_E3_3;
	pin AK3 = IOB_E1_3;
	pin AK4 = IOB_E9_0;
	pin AK5 = GND;
	pin AK6 = PWRDWN_B;
	pin AK7 = IOB_S109_1;
	pin AK8 = IOB_S109_0;
	pin AK9 = IOB_S107_1;
	pin AK10 = IOB_S94_1;
	pin AK11 = IOB_S94_0;
	pin AK12 = GND;
	pin AK13 = IOB_S69_0;
	pin AK14 = IOB_S69_1;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S56_1;
	pin AK17 = IOB_S56_0;
	pin AK18 = IOB_S55_3;
	pin AK19 = IOB_S55_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S42_2;
	pin AK22 = IOB_S42_3;
	pin AK23 = GND;
	pin AK24 = IOB_S17_3;
	pin AK25 = IOB_S17_2;
	pin AK26 = IOB_S11_3;
	pin AK27 = IOB_S11_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = M2;
	pin AK30 = GND;
	pin AK31 = IOB_W3_3;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W9_3;
	pin AK34 = IOB_W13_3;
	pin AL1 = IOB_E10_3;
	pin AL2 = IOB_E3_2;
	pin AL3 = IOB_E1_2;
	pin AL4 = GND;
	pin AL5 = IOB_S110_2;
	pin AL6 = IOB_S107_3;
	pin AL7 = VCCO4;
	pin AL8 = IOB_S98_0;
	pin AL9 = IOB_S95_2;
	pin AL10 = IOB_S95_3;
	pin AL11 = IOB_S86_0;
	pin AL12 = IOB_S74_2;
	pin AL13 = IOB_S74_3;
	pin AL14 = IOB_S65_0;
	pin AL15 = IOB_S65_1;
	pin AL16 = IOB_S60_3;
	pin AL17 = IOB_S60_2;
	pin AL18 = IOB_S54_1;
	pin AL19 = IOB_S54_0;
	pin AL20 = IOB_S46_2;
	pin AL21 = IOB_S46_3;
	pin AL22 = IOB_S38_2;
	pin AL23 = IOB_S38_3;
	pin AL24 = IOB_S25_2;
	pin AL25 = IOB_S25_3;
	pin AL26 = IOB_S13_2;
	pin AL27 = IOB_S13_3;
	pin AL28 = VCCO5;
	pin AL29 = IOB_S2_2;
	pin AL30 = IOB_S1_1;
	pin AL31 = GND;
	pin AL32 = IOB_W2_2;
	pin AL33 = IOB_W9_2;
	pin AL34 = IOB_W13_2;
	pin AM1 = GND;
	pin AM2 = IOB_S101_2;
	pin AM3 = GND;
	pin AM4 = IOB_S110_3;
	pin AM5 = VCCAUX;
	pin AM6 = IOB_S107_2;
	pin AM7 = IOB_S106_0;
	pin AM8 = IOB_S106_1;
	pin AM9 = IOB_S98_1;
	pin AM10 = GND;
	pin AM11 = IOB_S86_1;
	pin AM12 = IOB_S73_0;
	pin AM13 = IOB_S73_1;
	pin AM14 = IOB_S59_0;
	pin AM15 = IOB_S59_1;
	pin AM16 = IOB_S57_3;
	pin AM17 = IOB_S57_2;
	pin AM18 = VCCAUX;
	pin AM19 = IOB_S51_1;
	pin AM20 = IOB_S51_0;
	pin AM21 = IOB_S45_2;
	pin AM22 = IOB_S45_3;
	pin AM23 = IOB_S37_0;
	pin AM24 = IOB_S37_1;
	pin AM25 = GND;
	pin AM26 = IOB_S14_0;
	pin AM27 = IOB_S14_1;
	pin AM28 = IOB_S4_1;
	pin AM29 = IOB_S4_0;
	pin AM30 = VCCAUX;
	pin AM31 = IOB_S1_0;
	pin AM32 = GND;
	pin AM33 = IOB_S10_1;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GND;
	pin AN3 = IOB_S101_3;
	pin AN4 = IOB_S99_2;
	pin AN5 = IOB_S99_3;
	pin AN6 = IOB_S96_0;
	pin AN7 = IOB_S96_1;
	pin AN8 = IOB_S87_2;
	pin AN9 = IOB_S81_0;
	pin AN10 = IOB_S81_1;
	pin AN11 = IOB_S76_2;
	pin AN12 = IOB_S76_3;
	pin AN13 = IOB_S71_0;
	pin AN14 = IOB_S71_1;
	pin AN15 = GND;
	pin AN16 = IOB_S68_3;
	pin AN17 = IOB_S66_2;
	pin AN18 = IOB_S45_1;
	pin AN19 = IOB_S44_2;
	pin AN20 = GND;
	pin AN21 = IOB_S41_0;
	pin AN22 = IOB_S41_1;
	pin AN23 = IOB_S35_0;
	pin AN24 = IOB_S35_1;
	pin AN25 = IOB_S30_2;
	pin AN26 = IOB_S30_3;
	pin AN27 = IOB_S24_1;
	pin AN28 = IOB_S22_0;
	pin AN29 = IOB_S22_1;
	pin AN30 = IOB_S12_0;
	pin AN31 = IOB_S12_1;
	pin AN32 = IOB_S10_0;
	pin AN33 = GND;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = GND;
	pin AP4 = IOB_S97_2;
	pin AP5 = IOB_S97_3;
	pin AP6 = IOB_S89_2;
	pin AP7 = IOB_S89_3;
	pin AP8 = GND;
	pin AP9 = IOB_S87_3;
	pin AP10 = VCCO4;
	pin AP11 = IOB_S72_2;
	pin AP12 = IOB_S72_3;
	pin AP13 = IOB_S70_2;
	pin AP14 = IOB_S70_3;
	pin AP15 = IOB_S68_2;
	pin AP16 = VCCO4;
	pin AP17 = IOB_S66_3;
	pin AP18 = IOB_S45_0;
	pin AP19 = VCCO5;
	pin AP20 = IOB_S44_3;
	pin AP21 = IOB_S43_0;
	pin AP22 = IOB_S43_1;
	pin AP23 = IOB_S39_0;
	pin AP24 = IOB_S39_1;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S24_0;
	pin AP27 = GND;
	pin AP28 = IOB_S23_2;
	pin AP29 = IOB_S23_3;
	pin AP30 = IOB_S16_0;
	pin AP31 = IOB_S16_1;
	pin AP32 = GND;
	pin AP33 = GND;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W54_3;
	vref IOB_W59_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W87_0;
	vref IOB_W91_0;
	vref IOB_W99_0;
	vref IOB_W103_0;
	vref IOB_W111_0;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E54_3;
	vref IOB_E59_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E87_0;
	vref IOB_E91_0;
	vref IOB_E99_0;
	vref IOB_E103_0;
	vref IOB_E111_0;
	vref IOB_S4_0;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S23_3;
	vref IOB_S36_3;
	vref IOB_S40_3;
	vref IOB_S44_3;
	vref IOB_S51_0;
	vref IOB_S54_0;
	vref IOB_S57_3;
	vref IOB_S60_3;
	vref IOB_S67_0;
	vref IOB_S71_0;
	vref IOB_S75_0;
	vref IOB_S88_0;
	vref IOB_S96_0;
	vref IOB_S100_0;
	vref IOB_S107_3;
	vref IOB_N4_3;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N23_0;
	vref IOB_N36_0;
	vref IOB_N40_0;
	vref IOB_N44_0;
	vref IOB_N51_3;
	vref IOB_N54_3;
	vref IOB_N57_0;
	vref IOB_N60_0;
	vref IOB_N67_3;
	vref IOB_N71_3;
	vref IOB_N75_3;
	vref IOB_N88_3;
	vref IOB_N96_3;
	vref IOB_N100_3;
	vref IOB_N107_0;
}

// xc2v8000-ff1517
bond BOND33 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GND;
	pin A3 = GND;
	pin A4 = IOB_N105_1;
	pin A5 = IOB_N105_0;
	pin A6 = IOB_N99_1;
	pin A7 = IOB_N99_0;
	pin A8 = IOB_N93_1;
	pin A9 = IOB_N93_0;
	pin A10 = IOB_N89_1;
	pin A11 = IOB_N89_0;
	pin A12 = IOB_N85_1;
	pin A13 = IOB_N85_0;
	pin A14 = IOB_N74_1;
	pin A15 = IOB_N74_0;
	pin A16 = IOB_N68_1;
	pin A17 = IOB_N68_0;
	pin A18 = IOB_N60_1;
	pin A19 = IOB_N60_0;
	pin A20 = GND;
	pin A21 = IOB_N54_3;
	pin A22 = IOB_N54_2;
	pin A23 = IOB_N45_3;
	pin A24 = IOB_N45_2;
	pin A25 = IOB_N37_3;
	pin A26 = IOB_N37_2;
	pin A27 = IOB_N29_3;
	pin A28 = IOB_N29_2;
	pin A29 = IOB_N24_3;
	pin A30 = IOB_N24_2;
	pin A31 = IOB_N18_3;
	pin A32 = IOB_N18_2;
	pin A33 = IOB_N12_3;
	pin A34 = IOB_N12_2;
	pin A35 = IOB_N6_3;
	pin A36 = IOB_N6_2;
	pin A37 = GND;
	pin A38 = GND;
	pin B1 = GND;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = IOB_N110_0;
	pin B5 = IOB_N103_1;
	pin B6 = IOB_N103_0;
	pin B7 = IOB_N97_1;
	pin B8 = IOB_N97_0;
	pin B9 = IOB_N91_1;
	pin B10 = IOB_N91_0;
	pin B11 = GND;
	pin B12 = IOB_N86_3;
	pin B13 = IOB_N86_2;
	pin B14 = VCCO1;
	pin B15 = IOB_N76_0;
	pin B16 = IOB_N70_1;
	pin B17 = IOB_N70_0;
	pin B18 = IOB_N66_1;
	pin B19 = IOB_N66_0;
	pin B20 = VCCAUX;
	pin B21 = IOB_N51_3;
	pin B22 = IOB_N51_2;
	pin B23 = IOB_N43_3;
	pin B24 = IOB_N43_2;
	pin B25 = IOB_N39_3;
	pin B26 = VCCO0;
	pin B27 = IOB_N26_3;
	pin B28 = IOB_N26_2;
	pin B29 = GND;
	pin B30 = IOB_N20_3;
	pin B31 = IOB_N20_2;
	pin B32 = IOB_N14_3;
	pin B33 = IOB_N14_2;
	pin B34 = IOB_N8_3;
	pin B35 = IOB_N8_2;
	pin B36 = IOB_N1_3;
	pin B37 = GND;
	pin B38 = GND;
	pin B39 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = IOB_N110_1;
	pin C5 = IOB_N107_1;
	pin C6 = IOB_N107_0;
	pin C7 = IOB_N101_1;
	pin C8 = IOB_N101_0;
	pin C9 = IOB_N95_1;
	pin C10 = IOB_N95_0;
	pin C11 = IOB_N87_1;
	pin C12 = IOB_N87_0;
	pin C13 = IOB_N82_1;
	pin C14 = IOB_N82_0;
	pin C15 = IOB_N76_1;
	pin C16 = IOB_N72_1;
	pin C17 = IOB_N72_0;
	pin C18 = VCCO1;
	pin C19 = IOB_N57_1;
	pin C20 = IOB_N57_0;
	pin C21 = IOB_N55_1;
	pin C22 = VCCO0;
	pin C23 = IOB_N41_3;
	pin C24 = IOB_N41_2;
	pin C25 = IOB_N39_2;
	pin C26 = IOB_N35_3;
	pin C27 = IOB_N35_2;
	pin C28 = IOB_N22_3;
	pin C29 = IOB_N22_2;
	pin C30 = IOB_N16_3;
	pin C31 = IOB_N16_2;
	pin C32 = IOB_N10_3;
	pin C33 = IOB_N10_2;
	pin C34 = IOB_N4_3;
	pin C35 = IOB_N4_2;
	pin C36 = IOB_N1_2;
	pin C37 = GND;
	pin C38 = GND;
	pin C39 = GND;
	pin D1 = IOB_E110_2;
	pin D2 = IOB_E112_2;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = VCCBATT;
	pin D6 = IOB_N109_3;
	pin D7 = IOB_N109_2;
	pin D8 = IOB_N101_3;
	pin D9 = IOB_N98_3;
	pin D10 = IOB_N98_2;
	pin D11 = IOB_N92_3;
	pin D12 = IOB_N92_2;
	pin D13 = IOB_N84_3;
	pin D14 = IOB_N84_2;
	pin D15 = IOB_N73_3;
	pin D16 = IOB_N73_2;
	pin D17 = GND;
	pin D18 = IOB_N65_3;
	pin D19 = IOB_N65_2;
	pin D20 = GND;
	pin D21 = IOB_N55_0;
	pin D22 = IOB_N52_0;
	pin D23 = GND;
	pin D24 = IOB_N36_1;
	pin D25 = IOB_N36_0;
	pin D26 = IOB_N25_1;
	pin D27 = IOB_N25_0;
	pin D28 = IOB_N21_1;
	pin D29 = IOB_N21_0;
	pin D30 = IOB_N17_1;
	pin D31 = IOB_N17_0;
	pin D32 = IOB_N5_1;
	pin D33 = IOB_N2_1;
	pin D34 = IOB_N2_0;
	pin D35 = TDI;
	pin D36 = GND;
	pin D37 = VCCAUX;
	pin D38 = IOB_W112_2;
	pin D39 = IOB_W108_2;
	pin E1 = IOB_E110_3;
	pin E2 = IOB_E108_2;
	pin E3 = IOB_E112_3;
	pin E4 = IOB_E111_0;
	pin E5 = GND;
	pin E6 = TDO;
	pin E7 = IOB_N101_2;
	pin E8 = IOB_N106_2;
	pin E9 = IOB_N100_3;
	pin E10 = IOB_N100_2;
	pin E11 = VCCO1;
	pin E12 = IOB_N90_3;
	pin E13 = IOB_N90_2;
	pin E14 = GND;
	pin E15 = IOB_N75_3;
	pin E16 = IOB_N75_2;
	pin E17 = IOB_N68_2;
	pin E18 = IOB_N68_3;
	pin E19 = IOB_N59_3;
	pin E20 = IOB_N59_2;
	pin E21 = IOB_N52_1;
	pin E22 = IOB_N42_1;
	pin E23 = IOB_N42_0;
	pin E24 = IOB_N30_1;
	pin E25 = IOB_N30_0;
	pin E26 = GND;
	pin E27 = IOB_N23_1;
	pin E28 = IOB_N23_0;
	pin E29 = VCCO0;
	pin E30 = IOB_N11_1;
	pin E31 = IOB_N11_0;
	pin E32 = IOB_N7_1;
	pin E33 = IOB_N5_0;
	pin E34 = HSWAP_EN;
	pin E35 = GND;
	pin E36 = IOB_W111_0;
	pin E37 = IOB_W112_3;
	pin E38 = IOB_W106_2;
	pin E39 = IOB_W108_3;
	pin F1 = IOB_E104_2;
	pin F2 = IOB_E108_3;
	pin F3 = IOB_E106_2;
	pin F4 = IOB_E111_1;
	pin F5 = IOB_E109_0;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N106_3;
	pin F9 = IOB_N102_3;
	pin F10 = IOB_N102_2;
	pin F11 = IOB_N94_3;
	pin F12 = IOB_N94_2;
	pin F13 = IOB_N88_3;
	pin F14 = IOB_N88_2;
	pin F15 = IOB_N81_3;
	pin F16 = IOB_N81_2;
	pin F17 = IOB_N69_3;
	pin F18 = IOB_N69_2;
	pin F19 = IOB_N56_3;
	pin F20 = IOB_N56_2;
	pin F21 = IOB_N46_1;
	pin F22 = IOB_N46_0;
	pin F23 = IOB_N40_1;
	pin F24 = IOB_N40_0;
	pin F25 = IOB_N27_1;
	pin F26 = IOB_N27_0;
	pin F27 = IOB_N19_1;
	pin F28 = IOB_N19_0;
	pin F29 = IOB_N13_1;
	pin F30 = IOB_N13_0;
	pin F31 = IOB_N9_1;
	pin F32 = IOB_N7_0;
	pin F33 = DXP;
	pin F34 = GND;
	pin F35 = IOB_W111_1;
	pin F36 = IOB_W110_2;
	pin F37 = IOB_W110_3;
	pin F38 = IOB_W106_3;
	pin F39 = IOB_W102_2;
	pin G1 = IOB_E104_3;
	pin G2 = IOB_E102_2;
	pin G3 = IOB_E106_3;
	pin G4 = IOB_E101_0;
	pin G5 = IOB_E105_0;
	pin G6 = IOB_E109_1;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N104_3;
	pin G10 = IOB_N104_2;
	pin G11 = IOB_N96_3;
	pin G12 = IOB_N96_2;
	pin G13 = VCCO1;
	pin G14 = IOB_N87_2;
	pin G15 = IOB_N87_3;
	pin G16 = IOB_N71_3;
	pin G17 = IOB_N71_2;
	pin G18 = IOB_N67_3;
	pin G19 = IOB_N67_2;
	pin G20 = GND;
	pin G21 = IOB_N44_1;
	pin G22 = IOB_N44_0;
	pin G23 = IOB_N38_1;
	pin G24 = IOB_N38_0;
	pin G25 = IOB_N24_0;
	pin G26 = IOB_N24_1;
	pin G27 = VCCO0;
	pin G28 = IOB_N15_1;
	pin G29 = IOB_N15_0;
	pin G30 = IOB_N4_0;
	pin G31 = IOB_N9_0;
	pin G32 = DXN;
	pin G33 = GND;
	pin G34 = IOB_W109_0;
	pin G35 = IOB_W107_0;
	pin G36 = IOB_W103_0;
	pin G37 = IOB_W104_2;
	pin G38 = IOB_W100_2;
	pin G39 = IOB_W102_3;
	pin H1 = IOB_E96_2;
	pin H2 = IOB_E102_3;
	pin H3 = IOB_E100_2;
	pin H4 = IOB_E101_1;
	pin H5 = IOB_E105_1;
	pin H6 = IOB_E107_1;
	pin H7 = IOB_E107_0;
	pin H8 = GND;
	pin H9 = NC;
	pin H10 = IOB_N110_3;
	pin H11 = IOB_N103_2;
	pin H12 = IOB_N103_3;
	pin H13 = IOB_N93_2;
	pin H14 = IOB_N93_3;
	pin H15 = IOB_N82_2;
	pin H16 = IOB_N82_3;
	pin H17 = GND;
	pin H18 = IOB_N56_0;
	pin H19 = IOB_N56_1;
	pin H20 = IOB_N55_3;
	pin H21 = IOB_N45_0;
	pin H22 = IOB_N45_1;
	pin H23 = GND;
	pin H24 = IOB_N26_0;
	pin H25 = IOB_N26_1;
	pin H26 = IOB_N18_0;
	pin H27 = IOB_N18_1;
	pin H28 = IOB_N8_0;
	pin H29 = IOB_N8_1;
	pin H30 = IOB_N4_1;
	pin H31 = PROG_B;
	pin H32 = GND;
	pin H33 = IOB_W110_1;
	pin H34 = IOB_W109_1;
	pin H35 = IOB_W107_1;
	pin H36 = IOB_W103_1;
	pin H37 = IOB_W104_3;
	pin H38 = IOB_W100_3;
	pin H39 = IOB_W96_2;
	pin J1 = IOB_E96_3;
	pin J2 = IOB_E94_2;
	pin J3 = IOB_E100_3;
	pin J4 = IOB_E95_0;
	pin J5 = IOB_E98_2;
	pin J6 = IOB_E99_0;
	pin J7 = IOB_E103_0;
	pin J8 = IOB_E106_1;
	pin J9 = GND;
	pin J10 = IOB_N110_2;
	pin J11 = IOB_N107_3;
	pin J12 = IOB_N99_2;
	pin J13 = IOB_N99_3;
	pin J14 = IOB_N91_2;
	pin J15 = VCCO1;
	pin J16 = IOB_N74_2;
	pin J17 = IOB_N74_3;
	pin J18 = IOB_N60_2;
	pin J19 = IOB_N60_3;
	pin J20 = IOB_N55_2;
	pin J21 = IOB_N43_0;
	pin J22 = IOB_N43_1;
	pin J23 = IOB_N35_0;
	pin J24 = IOB_N35_1;
	pin J25 = VCCO0;
	pin J26 = IOB_N16_0;
	pin J27 = IOB_N16_1;
	pin J28 = IOB_N6_0;
	pin J29 = IOB_N1_0;
	pin J30 = IOB_N1_1;
	pin J31 = GND;
	pin J32 = IOB_W110_0;
	pin J33 = IOB_W105_0;
	pin J34 = IOB_W101_0;
	pin J35 = IOB_W99_0;
	pin J36 = IOB_W97_0;
	pin J37 = IOB_W98_2;
	pin J38 = IOB_W94_2;
	pin J39 = IOB_W96_3;
	pin K1 = IOB_E90_2;
	pin K2 = IOB_E94_3;
	pin K3 = IOB_E92_2;
	pin K4 = IOB_E95_1;
	pin K5 = IOB_E98_3;
	pin K6 = IOB_E99_1;
	pin K7 = IOB_E103_1;
	pin K8 = IOB_E106_0;
	pin K9 = IOB_E104_1;
	pin K10 = GND;
	pin K11 = IOB_N107_2;
	pin K12 = IOB_N105_2;
	pin K13 = IOB_N105_3;
	pin K14 = IOB_N95_3;
	pin K15 = IOB_N91_3;
	pin K16 = IOB_N76_2;
	pin K17 = IOB_N76_3;
	pin K18 = IOB_N66_2;
	pin K19 = IOB_N66_3;
	pin K20 = GND;
	pin K21 = IOB_N41_0;
	pin K22 = IOB_N41_1;
	pin K23 = IOB_N29_0;
	pin K24 = IOB_N29_1;
	pin K25 = IOB_N22_1;
	pin K26 = IOB_N12_0;
	pin K27 = IOB_N12_1;
	pin K28 = IOB_N6_1;
	pin K29 = IOB_W108_1;
	pin K30 = GND;
	pin K31 = IOB_W102_1;
	pin K32 = IOB_W102_0;
	pin K33 = IOB_W105_1;
	pin K34 = IOB_W101_1;
	pin K35 = IOB_W99_1;
	pin K36 = IOB_W97_1;
	pin K37 = IOB_W98_3;
	pin K38 = IOB_W94_3;
	pin K39 = IOB_W92_2;
	pin L1 = IOB_E90_3;
	pin L2 = GND;
	pin L3 = IOB_E92_3;
	pin L4 = IOB_E91_0;
	pin L5 = VCCO2;
	pin L6 = IOB_E93_0;
	pin L7 = IOB_E97_0;
	pin L8 = IOB_E96_1;
	pin L9 = IOB_E102_1;
	pin L10 = IOB_E104_0;
	pin L11 = GND;
	pin L12 = IOB_E110_1;
	pin L13 = IOB_E112_1;
	pin L14 = IOB_N95_2;
	pin L15 = IOB_N89_2;
	pin L16 = IOB_N89_3;
	pin L17 = VCCO1;
	pin L18 = IOB_N70_2;
	pin L19 = IOB_N70_3;
	pin L20 = IOB_N51_1;
	pin L21 = IOB_N39_0;
	pin L22 = IOB_N39_1;
	pin L23 = VCCO0;
	pin L24 = IOB_N22_0;
	pin L25 = IOB_N14_0;
	pin L26 = IOB_N14_1;
	pin L27 = IOB_W112_1;
	pin L28 = IOB_W106_1;
	pin L29 = GND;
	pin L30 = IOB_W108_0;
	pin L31 = IOB_W100_1;
	pin L32 = IOB_W96_1;
	pin L33 = IOB_W95_0;
	pin L34 = IOB_W93_0;
	pin L35 = VCCO7;
	pin L36 = IOB_W91_0;
	pin L37 = IOB_W88_2;
	pin L38 = GND;
	pin L39 = IOB_W92_3;
	pin M1 = IOB_E84_2;
	pin M2 = IOB_E86_2;
	pin M3 = IOB_E88_2;
	pin M4 = IOB_E91_1;
	pin M5 = IOB_E89_0;
	pin M6 = IOB_E93_1;
	pin M7 = IOB_E97_1;
	pin M8 = IOB_E96_0;
	pin M9 = IOB_E102_0;
	pin M10 = IOB_E100_1;
	pin M11 = IOB_E110_0;
	pin M12 = IOB_E108_1;
	pin M13 = IOB_E112_0;
	pin M14 = IOB_N97_2;
	pin M15 = IOB_N97_3;
	pin M16 = IOB_N85_2;
	pin M17 = IOB_N85_3;
	pin M18 = IOB_N72_2;
	pin M19 = IOB_N72_3;
	pin M20 = IOB_N51_0;
	pin M21 = IOB_N37_0;
	pin M22 = IOB_N37_1;
	pin M23 = IOB_N20_0;
	pin M24 = IOB_N20_1;
	pin M25 = IOB_N10_0;
	pin M26 = IOB_N10_1;
	pin M27 = IOB_W112_0;
	pin M28 = IOB_W104_1;
	pin M29 = IOB_W106_0;
	pin M30 = IOB_W98_1;
	pin M31 = IOB_W100_0;
	pin M32 = IOB_W96_0;
	pin M33 = IOB_W95_1;
	pin M34 = IOB_W93_1;
	pin M35 = IOB_W90_2;
	pin M36 = IOB_W91_1;
	pin M37 = IOB_W88_3;
	pin M38 = IOB_W86_2;
	pin M39 = IOB_W84_2;
	pin N1 = IOB_E84_3;
	pin N2 = IOB_E86_3;
	pin N3 = IOB_E88_3;
	pin N4 = IOB_E81_0;
	pin N5 = IOB_E89_1;
	pin N6 = IOB_E85_0;
	pin N7 = VCCO2;
	pin N8 = IOB_E88_1;
	pin N9 = IOB_E92_1;
	pin N10 = IOB_E100_0;
	pin N11 = IOB_E98_1;
	pin N12 = IOB_E108_0;
	pin N13 = VCCINT;
	pin N14 = VCCO1;
	pin N15 = VCCO1;
	pin N16 = VCCO1;
	pin N17 = VCCO1;
	pin N18 = VCCO1;
	pin N19 = VCCO1;
	pin N20 = VCCINT;
	pin N21 = VCCO0;
	pin N22 = VCCO0;
	pin N23 = VCCO0;
	pin N24 = VCCO0;
	pin N25 = VCCO0;
	pin N26 = VCCO0;
	pin N27 = VCCINT;
	pin N28 = IOB_W104_0;
	pin N29 = IOB_W94_1;
	pin N30 = IOB_W98_0;
	pin N31 = IOB_W90_1;
	pin N32 = IOB_W88_1;
	pin N33 = VCCO7;
	pin N34 = IOB_W89_0;
	pin N35 = IOB_W90_3;
	pin N36 = IOB_W85_0;
	pin N37 = IOB_W82_2;
	pin N38 = IOB_W86_3;
	pin N39 = IOB_W84_3;
	pin P1 = IOB_E74_2;
	pin P2 = VCCO2;
	pin P3 = IOB_E82_2;
	pin P4 = IOB_E81_1;
	pin P5 = GND;
	pin P6 = IOB_E85_1;
	pin P7 = IOB_E83_0;
	pin P8 = IOB_E88_0;
	pin P9 = IOB_E92_0;
	pin P10 = IOB_E90_1;
	pin P11 = IOB_E98_0;
	pin P12 = IOB_E94_1;
	pin P13 = VCCO2;
	pin P14 = VCCINT;
	pin P15 = VCCO1;
	pin P16 = VCCO1;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCINT;
	pin P21 = VCCO0;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCINT;
	pin P27 = VCCO7;
	pin P28 = IOB_W92_1;
	pin P29 = IOB_W94_0;
	pin P30 = IOB_W86_1;
	pin P31 = IOB_W90_0;
	pin P32 = IOB_W88_0;
	pin P33 = IOB_W87_0;
	pin P34 = IOB_W89_1;
	pin P35 = GND;
	pin P36 = IOB_W85_1;
	pin P37 = IOB_W82_3;
	pin P38 = VCCO7;
	pin P39 = IOB_W76_2;
	pin R1 = IOB_E74_3;
	pin R2 = IOB_E72_2;
	pin R3 = IOB_E82_3;
	pin R4 = IOB_E73_0;
	pin R5 = IOB_E75_0;
	pin R6 = IOB_E76_2;
	pin R7 = IOB_E83_1;
	pin R8 = IOB_E84_1;
	pin R9 = VCCO2;
	pin R10 = IOB_E90_0;
	pin R11 = IOB_E87_0;
	pin R12 = IOB_E94_0;
	pin R13 = VCCO2;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = VCCINT;
	pin R22 = VCCINT;
	pin R23 = VCCINT;
	pin R24 = VCCINT;
	pin R25 = VCCINT;
	pin R26 = VCCO7;
	pin R27 = VCCO7;
	pin R28 = IOB_W92_0;
	pin R29 = IOB_W84_1;
	pin R30 = IOB_W86_0;
	pin R31 = VCCO7;
	pin R32 = IOB_W76_1;
	pin R33 = IOB_W87_1;
	pin R34 = IOB_W83_0;
	pin R35 = IOB_W81_0;
	pin R36 = IOB_W75_0;
	pin R37 = IOB_W74_2;
	pin R38 = IOB_W72_2;
	pin R39 = IOB_W76_3;
	pin T1 = IOB_E68_2;
	pin T2 = IOB_E72_3;
	pin T3 = IOB_E70_2;
	pin T4 = IOB_E73_1;
	pin T5 = IOB_E75_1;
	pin T6 = IOB_E76_3;
	pin T7 = IOB_E71_0;
	pin T8 = IOB_E84_0;
	pin T9 = IOB_E76_1;
	pin T10 = IOB_E82_1;
	pin T11 = IOB_E87_1;
	pin T12 = IOB_E86_1;
	pin T13 = VCCO2;
	pin T14 = VCCO2;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCO7;
	pin T27 = VCCO7;
	pin T28 = IOB_W82_1;
	pin T29 = IOB_W84_0;
	pin T30 = IOB_W74_1;
	pin T31 = IOB_W72_1;
	pin T32 = IOB_W76_0;
	pin T33 = IOB_W73_0;
	pin T34 = IOB_W83_1;
	pin T35 = IOB_W81_1;
	pin T36 = IOB_W75_1;
	pin T37 = IOB_W74_3;
	pin T38 = IOB_W72_3;
	pin T39 = IOB_W68_2;
	pin U1 = IOB_E68_3;
	pin U2 = IOB_E66_2;
	pin U3 = IOB_E70_3;
	pin U4 = GND;
	pin U5 = IOB_E67_0;
	pin U6 = IOB_E69_0;
	pin U7 = IOB_E71_1;
	pin U8 = GND;
	pin U9 = IOB_E76_0;
	pin U10 = IOB_E82_0;
	pin U11 = VCCO2;
	pin U12 = IOB_E86_0;
	pin U13 = VCCO2;
	pin U14 = VCCO2;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = VCCO7;
	pin U27 = VCCO7;
	pin U28 = IOB_W82_0;
	pin U29 = VCCO7;
	pin U30 = IOB_W74_0;
	pin U31 = IOB_W72_0;
	pin U32 = GND;
	pin U33 = IOB_W73_1;
	pin U34 = IOB_W71_0;
	pin U35 = IOB_W69_0;
	pin U36 = GND;
	pin U37 = IOB_W70_2;
	pin U38 = IOB_W70_3;
	pin U39 = IOB_W68_3;
	pin V1 = IOB_E60_2;
	pin V2 = IOB_E66_3;
	pin V3 = VCCO2;
	pin V4 = IOB_E59_0;
	pin V5 = IOB_E67_1;
	pin V6 = IOB_E69_1;
	pin V7 = IOB_E65_0;
	pin V8 = IOB_E66_1;
	pin V9 = IOB_E68_1;
	pin V10 = IOB_E70_1;
	pin V11 = IOB_E72_1;
	pin V12 = IOB_E74_1;
	pin V13 = VCCO2;
	pin V14 = VCCO2;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = VCCO7;
	pin V27 = VCCO7;
	pin V28 = IOB_W70_1;
	pin V29 = IOB_W68_1;
	pin V30 = IOB_W66_1;
	pin V31 = IOB_W60_1;
	pin V32 = IOB_W58_1;
	pin V33 = IOB_W67_0;
	pin V34 = IOB_W71_1;
	pin V35 = IOB_W69_1;
	pin V36 = IOB_W65_0;
	pin V37 = VCCO7;
	pin V38 = IOB_W66_2;
	pin V39 = IOB_W60_2;
	pin W1 = IOB_E60_3;
	pin W2 = IOB_E58_3;
	pin W3 = IOB_E58_2;
	pin W4 = IOB_E59_1;
	pin W5 = IOB_E57_1;
	pin W6 = IOB_E57_0;
	pin W7 = IOB_E65_1;
	pin W8 = IOB_E66_0;
	pin W9 = IOB_E68_0;
	pin W10 = IOB_E70_0;
	pin W11 = IOB_E72_0;
	pin W12 = IOB_E74_0;
	pin W13 = VCCO2;
	pin W14 = VCCO2;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = VCCINT;
	pin W26 = VCCO7;
	pin W27 = VCCO7;
	pin W28 = IOB_W70_0;
	pin W29 = IOB_W68_0;
	pin W30 = IOB_W66_0;
	pin W31 = IOB_W60_0;
	pin W32 = IOB_W58_0;
	pin W33 = IOB_W67_1;
	pin W34 = IOB_W57_0;
	pin W35 = IOB_W59_0;
	pin W36 = IOB_W65_1;
	pin W37 = IOB_W58_2;
	pin W38 = IOB_W66_3;
	pin W39 = IOB_W60_3;
	pin Y1 = GND;
	pin Y2 = VCCAUX;
	pin Y3 = IOB_E55_3;
	pin Y4 = GND;
	pin Y5 = IOB_E53_1;
	pin Y6 = IOB_E55_1;
	pin Y7 = GND;
	pin Y8 = IOB_E58_1;
	pin Y9 = IOB_E58_0;
	pin Y10 = GND;
	pin Y11 = IOB_E60_1;
	pin Y12 = IOB_E60_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = VCCINT;
	pin Y27 = VCCINT;
	pin Y28 = IOB_W53_0;
	pin Y29 = IOB_W53_1;
	pin Y30 = GND;
	pin Y31 = IOB_W55_0;
	pin Y32 = IOB_W55_1;
	pin Y33 = GND;
	pin Y34 = IOB_W57_1;
	pin Y35 = IOB_W59_1;
	pin Y36 = GND;
	pin Y37 = IOB_W58_3;
	pin Y38 = VCCAUX;
	pin Y39 = GND;
	pin AA1 = IOB_E53_3;
	pin AA2 = IOB_E47_3;
	pin AA3 = IOB_E55_2;
	pin AA4 = IOB_E47_1;
	pin AA5 = IOB_E53_0;
	pin AA6 = IOB_E55_0;
	pin AA7 = IOB_E45_1;
	pin AA8 = IOB_E56_2;
	pin AA9 = IOB_E54_2;
	pin AA10 = IOB_E48_2;
	pin AA11 = IOB_E46_2;
	pin AA12 = IOB_E44_2;
	pin AA13 = VCCO3;
	pin AA14 = VCCO3;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = VCCO6;
	pin AA27 = VCCO6;
	pin AA28 = IOB_W39_1;
	pin AA29 = IOB_W41_1;
	pin AA30 = IOB_W43_1;
	pin AA31 = IOB_W45_1;
	pin AA32 = IOB_W47_1;
	pin AA33 = IOB_W48_2;
	pin AA34 = IOB_W56_3;
	pin AA35 = IOB_W56_2;
	pin AA36 = IOB_W54_2;
	pin AA37 = IOB_W55_2;
	pin AA38 = IOB_W55_3;
	pin AA39 = IOB_W53_3;
	pin AB1 = IOB_E53_2;
	pin AB2 = IOB_E47_2;
	pin AB3 = VCCO3;
	pin AB4 = IOB_E47_0;
	pin AB5 = IOB_E43_1;
	pin AB6 = IOB_E41_1;
	pin AB7 = IOB_E45_0;
	pin AB8 = IOB_E56_3;
	pin AB9 = IOB_E54_3;
	pin AB10 = IOB_E48_3;
	pin AB11 = IOB_E46_3;
	pin AB12 = IOB_E44_3;
	pin AB13 = VCCO3;
	pin AB14 = VCCO3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = VCCINT;
	pin AB26 = VCCO6;
	pin AB27 = VCCO6;
	pin AB28 = IOB_W39_0;
	pin AB29 = IOB_W41_0;
	pin AB30 = IOB_W43_0;
	pin AB31 = IOB_W45_0;
	pin AB32 = IOB_W47_0;
	pin AB33 = IOB_W48_3;
	pin AB34 = IOB_W44_2;
	pin AB35 = IOB_W46_2;
	pin AB36 = IOB_W54_3;
	pin AB37 = VCCO6;
	pin AB38 = IOB_W47_3;
	pin AB39 = IOB_W53_2;
	pin AC1 = IOB_E45_3;
	pin AC2 = IOB_E43_3;
	pin AC3 = IOB_E43_2;
	pin AC4 = GND;
	pin AC5 = IOB_E43_0;
	pin AC6 = IOB_E41_0;
	pin AC7 = IOB_E39_1;
	pin AC8 = GND;
	pin AC9 = IOB_E42_2;
	pin AC10 = IOB_E40_2;
	pin AC11 = VCCO3;
	pin AC12 = IOB_E32_2;
	pin AC13 = VCCO3;
	pin AC14 = VCCO3;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = VCCO6;
	pin AC27 = VCCO6;
	pin AC28 = IOB_W27_1;
	pin AC29 = VCCO6;
	pin AC30 = IOB_W31_1;
	pin AC31 = IOB_W37_1;
	pin AC32 = GND;
	pin AC33 = IOB_W42_2;
	pin AC34 = IOB_W44_3;
	pin AC35 = IOB_W46_3;
	pin AC36 = GND;
	pin AC37 = IOB_W43_3;
	pin AC38 = IOB_W47_2;
	pin AC39 = IOB_W45_3;
	pin AD1 = IOB_E45_2;
	pin AD2 = IOB_E41_3;
	pin AD3 = IOB_E39_3;
	pin AD4 = IOB_E37_1;
	pin AD5 = IOB_E31_1;
	pin AD6 = IOB_E29_1;
	pin AD7 = IOB_E39_0;
	pin AD8 = IOB_E38_2;
	pin AD9 = IOB_E42_3;
	pin AD10 = IOB_E40_3;
	pin AD11 = IOB_E30_2;
	pin AD12 = IOB_E32_3;
	pin AD13 = VCCO3;
	pin AD14 = VCCO3;
	pin AD15 = VCCINT;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = VCCINT;
	pin AD26 = VCCO6;
	pin AD27 = VCCO6;
	pin AD28 = IOB_W27_0;
	pin AD29 = IOB_W26_2;
	pin AD30 = IOB_W31_0;
	pin AD31 = IOB_W37_0;
	pin AD32 = IOB_W29_1;
	pin AD33 = IOB_W42_3;
	pin AD34 = IOB_W37_3;
	pin AD35 = IOB_W38_2;
	pin AD36 = IOB_W40_2;
	pin AD37 = IOB_W43_2;
	pin AD38 = IOB_W41_3;
	pin AD39 = IOB_W45_2;
	pin AE1 = IOB_E37_3;
	pin AE2 = IOB_E41_2;
	pin AE3 = IOB_E39_2;
	pin AE4 = IOB_E37_0;
	pin AE5 = IOB_E31_0;
	pin AE6 = IOB_E29_0;
	pin AE7 = IOB_E25_1;
	pin AE8 = IOB_E38_3;
	pin AE9 = VCCO3;
	pin AE10 = IOB_E28_2;
	pin AE11 = IOB_E30_3;
	pin AE12 = IOB_E22_2;
	pin AE13 = VCCO3;
	pin AE14 = VCCO3;
	pin AE15 = VCCINT;
	pin AE16 = VCCINT;
	pin AE17 = VCCINT;
	pin AE18 = VCCINT;
	pin AE19 = VCCINT;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = VCCINT;
	pin AE25 = VCCINT;
	pin AE26 = VCCO6;
	pin AE27 = VCCO6;
	pin AE28 = IOB_W19_1;
	pin AE29 = IOB_W26_3;
	pin AE30 = IOB_W23_1;
	pin AE31 = VCCO6;
	pin AE32 = IOB_W29_0;
	pin AE33 = IOB_W30_2;
	pin AE34 = IOB_W37_2;
	pin AE35 = IOB_W38_3;
	pin AE36 = IOB_W40_3;
	pin AE37 = IOB_W31_3;
	pin AE38 = IOB_W41_2;
	pin AE39 = IOB_W39_3;
	pin AF1 = IOB_E37_2;
	pin AF2 = VCCO3;
	pin AF3 = IOB_E31_3;
	pin AF4 = IOB_E27_1;
	pin AF5 = GND;
	pin AF6 = IOB_E23_3;
	pin AF7 = IOB_E25_0;
	pin AF8 = IOB_E26_2;
	pin AF9 = IOB_E24_2;
	pin AF10 = IOB_E28_3;
	pin AF11 = IOB_E20_2;
	pin AF12 = IOB_E22_3;
	pin AF13 = VCCO3;
	pin AF14 = VCCINT;
	pin AF15 = VCCO4;
	pin AF16 = VCCO4;
	pin AF17 = VCCO4;
	pin AF18 = VCCO4;
	pin AF19 = VCCO4;
	pin AF20 = VCCINT;
	pin AF21 = VCCO5;
	pin AF22 = VCCO5;
	pin AF23 = VCCO5;
	pin AF24 = VCCO5;
	pin AF25 = VCCO5;
	pin AF26 = VCCINT;
	pin AF27 = VCCO6;
	pin AF28 = IOB_W19_0;
	pin AF29 = IOB_W15_1;
	pin AF30 = IOB_W23_0;
	pin AF31 = IOB_W21_1;
	pin AF32 = IOB_W25_1;
	pin AF33 = IOB_W30_3;
	pin AF34 = IOB_W28_2;
	pin AF35 = GND;
	pin AF36 = IOB_W32_2;
	pin AF37 = IOB_W31_2;
	pin AF38 = VCCO6;
	pin AF39 = IOB_W39_2;
	pin AG1 = IOB_E29_3;
	pin AG2 = IOB_E27_3;
	pin AG3 = IOB_E31_2;
	pin AG4 = IOB_E27_0;
	pin AG5 = IOB_E23_1;
	pin AG6 = IOB_E23_2;
	pin AG7 = VCCO3;
	pin AG8 = IOB_E26_3;
	pin AG9 = IOB_E24_3;
	pin AG10 = IOB_E16_2;
	pin AG11 = IOB_E20_3;
	pin AG12 = IOB_E10_2;
	pin AG13 = VCCINT;
	pin AG14 = VCCO4;
	pin AG15 = VCCO4;
	pin AG16 = VCCO4;
	pin AG17 = VCCO4;
	pin AG18 = VCCO4;
	pin AG19 = VCCO4;
	pin AG20 = VCCINT;
	pin AG21 = VCCO5;
	pin AG22 = VCCO5;
	pin AG23 = VCCO5;
	pin AG24 = VCCO5;
	pin AG25 = VCCO5;
	pin AG26 = VCCO5;
	pin AG27 = VCCINT;
	pin AG28 = IOB_W5_1;
	pin AG29 = IOB_W15_0;
	pin AG30 = IOB_W13_1;
	pin AG31 = IOB_W21_0;
	pin AG32 = IOB_W25_0;
	pin AG33 = VCCO6;
	pin AG34 = IOB_W28_3;
	pin AG35 = IOB_W24_2;
	pin AG36 = IOB_W32_3;
	pin AG37 = IOB_W25_3;
	pin AG38 = IOB_W27_3;
	pin AG39 = IOB_W29_3;
	pin AH1 = IOB_E29_2;
	pin AH2 = IOB_E27_2;
	pin AH3 = IOB_E25_3;
	pin AH4 = IOB_E21_1;
	pin AH5 = IOB_E23_0;
	pin AH6 = IOB_E19_1;
	pin AH7 = IOB_E17_1;
	pin AH8 = IOB_E18_2;
	pin AH9 = IOB_E14_2;
	pin AH10 = IOB_E16_3;
	pin AH11 = IOB_E8_2;
	pin AH12 = IOB_E10_3;
	pin AH13 = IOB_E2_2;
	pin AH14 = IOB_S101_1;
	pin AH15 = IOB_S101_0;
	pin AH16 = IOB_S91_1;
	pin AH17 = IOB_S91_0;
	pin AH18 = IOB_S74_1;
	pin AH19 = IOB_S74_0;
	pin AH20 = IOB_S60_1;
	pin AH21 = IOB_S39_3;
	pin AH22 = IOB_S39_2;
	pin AH23 = IOB_S26_3;
	pin AH24 = IOB_S26_2;
	pin AH25 = IOB_S14_3;
	pin AH26 = IOB_S14_2;
	pin AH27 = IOB_W1_1;
	pin AH28 = IOB_W5_0;
	pin AH29 = IOB_W3_1;
	pin AH30 = IOB_W13_0;
	pin AH31 = IOB_W11_1;
	pin AH32 = IOB_W17_1;
	pin AH33 = IOB_W16_2;
	pin AH34 = IOB_W20_2;
	pin AH35 = IOB_W24_3;
	pin AH36 = IOB_W22_2;
	pin AH37 = IOB_W25_2;
	pin AH38 = IOB_W27_2;
	pin AH39 = IOB_W29_2;
	pin AJ1 = IOB_E21_3;
	pin AJ2 = GND;
	pin AJ3 = IOB_E25_2;
	pin AJ4 = IOB_E21_0;
	pin AJ5 = VCCO3;
	pin AJ6 = IOB_E19_0;
	pin AJ7 = IOB_E17_0;
	pin AJ8 = IOB_E18_3;
	pin AJ9 = IOB_E14_3;
	pin AJ10 = IOB_E6_2;
	pin AJ11 = GND;
	pin AJ12 = IOB_E8_3;
	pin AJ13 = IOB_E2_3;
	pin AJ14 = IOB_S97_1;
	pin AJ15 = IOB_S97_0;
	pin AJ16 = IOB_S89_0;
	pin AJ17 = VCCO4;
	pin AJ18 = IOB_S72_1;
	pin AJ19 = IOB_S72_0;
	pin AJ20 = IOB_S60_0;
	pin AJ21 = IOB_S41_3;
	pin AJ22 = IOB_S41_2;
	pin AJ23 = VCCO5;
	pin AJ24 = IOB_S22_3;
	pin AJ25 = IOB_S22_2;
	pin AJ26 = IOB_S18_2;
	pin AJ27 = IOB_W1_0;
	pin AJ28 = IOB_W3_0;
	pin AJ29 = GND;
	pin AJ30 = IOB_W9_1;
	pin AJ31 = IOB_W11_0;
	pin AJ32 = IOB_W17_0;
	pin AJ33 = IOB_W16_3;
	pin AJ34 = IOB_W20_3;
	pin AJ35 = VCCO6;
	pin AJ36 = IOB_W22_3;
	pin AJ37 = IOB_W21_3;
	pin AJ38 = GND;
	pin AJ39 = IOB_W23_3;
	pin AK1 = IOB_E21_2;
	pin AK2 = IOB_E19_3;
	pin AK3 = IOB_E15_3;
	pin AK4 = IOB_E15_1;
	pin AK5 = IOB_E13_1;
	pin AK6 = IOB_E11_1;
	pin AK7 = IOB_E7_1;
	pin AK8 = IOB_E12_2;
	pin AK9 = IOB_E12_3;
	pin AK10 = GND;
	pin AK11 = IOB_E6_3;
	pin AK12 = IOB_S105_1;
	pin AK13 = IOB_S99_1;
	pin AK14 = IOB_S99_0;
	pin AK15 = IOB_S89_1;
	pin AK16 = IOB_S82_1;
	pin AK17 = IOB_S82_0;
	pin AK18 = IOB_S70_1;
	pin AK19 = IOB_S70_0;
	pin AK20 = GND;
	pin AK21 = IOB_S43_3;
	pin AK22 = IOB_S43_2;
	pin AK23 = IOB_S35_3;
	pin AK24 = IOB_S35_2;
	pin AK25 = IOB_S20_3;
	pin AK26 = IOB_S18_3;
	pin AK27 = IOB_S8_3;
	pin AK28 = IOB_S8_2;
	pin AK29 = IOB_S6_2;
	pin AK30 = GND;
	pin AK31 = IOB_W9_0;
	pin AK32 = IOB_W7_1;
	pin AK33 = IOB_W10_2;
	pin AK34 = IOB_W14_2;
	pin AK35 = IOB_W15_3;
	pin AK36 = IOB_W18_2;
	pin AK37 = IOB_W21_2;
	pin AK38 = IOB_W19_3;
	pin AK39 = IOB_W23_2;
	pin AL1 = IOB_E17_3;
	pin AL2 = IOB_E19_2;
	pin AL3 = IOB_E15_2;
	pin AL4 = IOB_E15_0;
	pin AL5 = IOB_E13_0;
	pin AL6 = IOB_E11_0;
	pin AL7 = IOB_E7_0;
	pin AL8 = IOB_E4_2;
	pin AL9 = GND;
	pin AL10 = IOB_S107_1;
	pin AL11 = IOB_S107_0;
	pin AL12 = IOB_S105_0;
	pin AL13 = IOB_S95_1;
	pin AL14 = IOB_S95_0;
	pin AL15 = VCCO4;
	pin AL16 = IOB_S76_1;
	pin AL17 = IOB_S76_0;
	pin AL18 = IOB_S68_1;
	pin AL19 = IOB_S68_0;
	pin AL20 = IOB_S56_3;
	pin AL21 = IOB_S45_3;
	pin AL22 = IOB_S45_2;
	pin AL23 = IOB_S36_2;
	pin AL24 = IOB_S36_3;
	pin AL25 = VCCO5;
	pin AL26 = IOB_S20_2;
	pin AL27 = IOB_S12_3;
	pin AL28 = IOB_S12_2;
	pin AL29 = IOB_S6_3;
	pin AL30 = IOB_S4_2;
	pin AL31 = GND;
	pin AL32 = IOB_W7_0;
	pin AL33 = IOB_W10_3;
	pin AL34 = IOB_W14_3;
	pin AL35 = IOB_W15_2;
	pin AL36 = IOB_W18_3;
	pin AL37 = IOB_W13_3;
	pin AL38 = IOB_W19_2;
	pin AL39 = IOB_W17_3;
	pin AM1 = IOB_E17_2;
	pin AM2 = IOB_E13_3;
	pin AM3 = IOB_E9_3;
	pin AM4 = IOB_E9_1;
	pin AM5 = IOB_E5_1;
	pin AM6 = IOB_E3_1;
	pin AM7 = IOB_E4_3;
	pin AM8 = GND;
	pin AM9 = IOB_S110_1;
	pin AM10 = IOB_S110_0;
	pin AM11 = IOB_S103_1;
	pin AM12 = IOB_S103_0;
	pin AM13 = IOB_S93_1;
	pin AM14 = IOB_S93_0;
	pin AM15 = IOB_S85_1;
	pin AM16 = IOB_S85_0;
	pin AM17 = GND;
	pin AM18 = IOB_S66_1;
	pin AM19 = IOB_S66_0;
	pin AM20 = IOB_S56_2;
	pin AM21 = IOB_S51_3;
	pin AM22 = IOB_S51_2;
	pin AM23 = GND;
	pin AM24 = IOB_S29_3;
	pin AM25 = IOB_S29_2;
	pin AM26 = IOB_S17_2;
	pin AM27 = IOB_S17_3;
	pin AM28 = IOB_S10_3;
	pin AM29 = IOB_S10_2;
	pin AM30 = IOB_S4_3;
	pin AM31 = IOB_S1_2;
	pin AM32 = GND;
	pin AM33 = IOB_W6_3;
	pin AM34 = IOB_W6_2;
	pin AM35 = IOB_W8_2;
	pin AM36 = IOB_W12_2;
	pin AM37 = IOB_W13_2;
	pin AM38 = IOB_W11_3;
	pin AM39 = IOB_W17_2;
	pin AN1 = IOB_E11_3;
	pin AN2 = IOB_E13_2;
	pin AN3 = IOB_E9_2;
	pin AN4 = IOB_E9_0;
	pin AN5 = IOB_E5_0;
	pin AN6 = IOB_E3_0;
	pin AN7 = GND;
	pin AN8 = PWRDWN_B;
	pin AN9 = IOB_S102_0;
	pin AN10 = IOB_S102_1;
	pin AN11 = IOB_S94_0;
	pin AN12 = IOB_S94_1;
	pin AN13 = VCCO4;
	pin AN14 = IOB_S87_2;
	pin AN15 = IOB_S87_3;
	pin AN16 = IOB_S73_0;
	pin AN17 = IOB_S73_1;
	pin AN18 = IOB_S67_0;
	pin AN19 = IOB_S67_1;
	pin AN20 = GND;
	pin AN21 = IOB_S55_1;
	pin AN22 = IOB_S55_0;
	pin AN23 = IOB_S37_3;
	pin AN24 = IOB_S37_2;
	pin AN25 = IOB_S24_3;
	pin AN26 = IOB_S24_2;
	pin AN27 = VCCO5;
	pin AN28 = IOB_S16_3;
	pin AN29 = IOB_S16_2;
	pin AN30 = IOB_S11_3;
	pin AN31 = IOB_S1_3;
	pin AN32 = M0;
	pin AN33 = GND;
	pin AN34 = IOB_W4_2;
	pin AN35 = IOB_W8_3;
	pin AN36 = IOB_W12_3;
	pin AN37 = IOB_W7_3;
	pin AN38 = IOB_W11_2;
	pin AN39 = IOB_W9_3;
	pin AP1 = IOB_E11_2;
	pin AP2 = IOB_E7_3;
	pin AP3 = IOB_E3_3;
	pin AP4 = IOB_E3_2;
	pin AP5 = IOB_E1_1;
	pin AP6 = GND;
	pin AP7 = DONE;
	pin AP8 = IOB_S104_0;
	pin AP9 = IOB_S104_1;
	pin AP10 = IOB_S96_0;
	pin AP11 = IOB_S96_1;
	pin AP12 = IOB_S90_0;
	pin AP13 = IOB_S90_1;
	pin AP14 = IOB_S84_0;
	pin AP15 = IOB_S84_1;
	pin AP16 = IOB_S71_0;
	pin AP17 = IOB_S71_1;
	pin AP18 = IOB_S65_0;
	pin AP19 = IOB_S65_1;
	pin AP20 = IOB_S55_2;
	pin AP21 = IOB_S55_3;
	pin AP22 = IOB_S42_2;
	pin AP23 = IOB_S42_3;
	pin AP24 = IOB_S30_2;
	pin AP25 = IOB_S30_3;
	pin AP26 = IOB_S25_2;
	pin AP27 = IOB_S25_3;
	pin AP28 = IOB_S19_2;
	pin AP29 = IOB_S19_3;
	pin AP30 = IOB_S11_2;
	pin AP31 = IOB_S7_2;
	pin AP32 = IOB_S7_3;
	pin AP33 = M1;
	pin AP34 = GND;
	pin AP35 = IOB_W4_3;
	pin AP36 = IOB_W2_2;
	pin AP37 = IOB_W7_2;
	pin AP38 = IOB_W5_3;
	pin AP39 = IOB_W9_2;
	pin AR1 = IOB_E5_3;
	pin AR2 = IOB_E7_2;
	pin AR3 = IOB_E1_3;
	pin AR4 = IOB_E1_0;
	pin AR5 = GND;
	pin AR6 = IOB_S109_0;
	pin AR7 = IOB_S106_0;
	pin AR8 = IOB_S106_1;
	pin AR9 = IOB_S98_0;
	pin AR10 = IOB_S98_1;
	pin AR11 = VCCO4;
	pin AR12 = IOB_S87_1;
	pin AR13 = IOB_S87_0;
	pin AR14 = GND;
	pin AR15 = IOB_S81_0;
	pin AR16 = IOB_S81_1;
	pin AR17 = IOB_S69_0;
	pin AR18 = IOB_S69_1;
	pin AR19 = IOB_S59_1;
	pin AR20 = IOB_S52_2;
	pin AR21 = IOB_S52_3;
	pin AR22 = IOB_S44_2;
	pin AR23 = IOB_S44_3;
	pin AR24 = IOB_S38_2;
	pin AR25 = IOB_S38_3;
	pin AR26 = GND;
	pin AR27 = IOB_S23_2;
	pin AR28 = IOB_S23_3;
	pin AR29 = VCCO5;
	pin AR30 = IOB_S13_2;
	pin AR31 = IOB_S13_3;
	pin AR32 = IOB_S5_2;
	pin AR33 = IOB_S5_3;
	pin AR34 = IOB_S2_3;
	pin AR35 = GND;
	pin AR36 = IOB_W2_3;
	pin AR37 = IOB_W1_3;
	pin AR38 = IOB_W5_2;
	pin AR39 = IOB_W3_3;
	pin AT1 = IOB_E5_2;
	pin AT2 = IOB_E1_2;
	pin AT3 = VCCAUX;
	pin AT4 = GND;
	pin AT5 = CCLK;
	pin AT6 = IOB_S109_1;
	pin AT7 = IOB_S100_0;
	pin AT8 = IOB_S100_1;
	pin AT9 = IOB_S92_0;
	pin AT10 = IOB_S92_1;
	pin AT11 = IOB_S88_0;
	pin AT12 = IOB_S88_1;
	pin AT13 = IOB_S86_0;
	pin AT14 = IOB_S86_1;
	pin AT15 = IOB_S75_0;
	pin AT16 = IOB_S75_1;
	pin AT17 = GND;
	pin AT18 = IOB_S59_0;
	pin AT19 = IOB_S56_0;
	pin AT20 = GND;
	pin AT21 = IOB_S46_2;
	pin AT22 = IOB_S46_3;
	pin AT23 = GND;
	pin AT24 = IOB_S40_2;
	pin AT25 = IOB_S40_3;
	pin AT26 = IOB_S27_2;
	pin AT27 = IOB_S27_3;
	pin AT28 = IOB_S21_2;
	pin AT29 = IOB_S21_3;
	pin AT30 = IOB_S15_2;
	pin AT31 = IOB_S15_3;
	pin AT32 = IOB_S9_2;
	pin AT33 = IOB_S9_3;
	pin AT34 = IOB_S2_2;
	pin AT35 = M2;
	pin AT36 = GND;
	pin AT37 = VCCAUX;
	pin AT38 = IOB_W1_2;
	pin AT39 = IOB_W3_2;
	pin AU1 = GND;
	pin AU2 = GND;
	pin AU3 = GND;
	pin AU4 = IOB_S110_2;
	pin AU5 = IOB_S107_2;
	pin AU6 = IOB_S107_3;
	pin AU7 = IOB_S101_2;
	pin AU8 = IOB_S101_3;
	pin AU9 = IOB_S95_2;
	pin AU10 = IOB_S95_3;
	pin AU11 = IOB_S89_2;
	pin AU12 = IOB_S89_3;
	pin AU13 = IOB_S74_2;
	pin AU14 = IOB_S74_3;
	pin AU15 = IOB_S70_2;
	pin AU16 = IOB_S68_2;
	pin AU17 = IOB_S68_3;
	pin AU18 = VCCO4;
	pin AU19 = IOB_S56_1;
	pin AU20 = IOB_S54_0;
	pin AU21 = IOB_S54_1;
	pin AU22 = VCCO5;
	pin AU23 = IOB_S41_0;
	pin AU24 = IOB_S41_1;
	pin AU25 = IOB_S37_1;
	pin AU26 = IOB_S35_0;
	pin AU27 = IOB_S35_1;
	pin AU28 = IOB_S24_0;
	pin AU29 = IOB_S24_1;
	pin AU30 = IOB_S16_0;
	pin AU31 = IOB_S16_1;
	pin AU32 = IOB_S10_0;
	pin AU33 = IOB_S10_1;
	pin AU34 = IOB_S4_0;
	pin AU35 = IOB_S4_1;
	pin AU36 = IOB_S1_1;
	pin AU37 = GND;
	pin AU38 = GND;
	pin AU39 = GND;
	pin AV1 = GND;
	pin AV2 = GND;
	pin AV3 = GND;
	pin AV4 = IOB_S110_3;
	pin AV5 = IOB_S103_2;
	pin AV6 = IOB_S103_3;
	pin AV7 = IOB_S97_2;
	pin AV8 = IOB_S97_3;
	pin AV9 = IOB_S91_2;
	pin AV10 = IOB_S91_3;
	pin AV11 = GND;
	pin AV12 = IOB_S82_2;
	pin AV13 = IOB_S82_3;
	pin AV14 = VCCO4;
	pin AV15 = IOB_S70_3;
	pin AV16 = IOB_S66_2;
	pin AV17 = IOB_S66_3;
	pin AV18 = IOB_S60_2;
	pin AV19 = IOB_S60_3;
	pin AV20 = VCCAUX;
	pin AV21 = IOB_S47_0;
	pin AV22 = IOB_S47_1;
	pin AV23 = IOB_S43_0;
	pin AV24 = IOB_S43_1;
	pin AV25 = IOB_S37_0;
	pin AV26 = VCCO5;
	pin AV27 = IOB_S26_0;
	pin AV28 = IOB_S26_1;
	pin AV29 = GND;
	pin AV30 = IOB_S20_0;
	pin AV31 = IOB_S20_1;
	pin AV32 = IOB_S14_0;
	pin AV33 = IOB_S14_1;
	pin AV34 = IOB_S8_0;
	pin AV35 = IOB_S8_1;
	pin AV36 = IOB_S1_0;
	pin AV37 = GND;
	pin AV38 = GND;
	pin AV39 = GND;
	pin AW2 = GND;
	pin AW3 = GND;
	pin AW4 = IOB_S105_2;
	pin AW5 = IOB_S105_3;
	pin AW6 = IOB_S99_2;
	pin AW7 = IOB_S99_3;
	pin AW8 = IOB_S93_2;
	pin AW9 = IOB_S93_3;
	pin AW10 = IOB_S85_2;
	pin AW11 = IOB_S85_3;
	pin AW12 = IOB_S76_2;
	pin AW13 = IOB_S76_3;
	pin AW14 = IOB_S72_2;
	pin AW15 = IOB_S72_3;
	pin AW16 = IOB_S64_2;
	pin AW17 = IOB_S64_3;
	pin AW18 = IOB_S57_2;
	pin AW19 = IOB_S57_3;
	pin AW20 = GND;
	pin AW21 = IOB_S51_0;
	pin AW22 = IOB_S51_1;
	pin AW23 = IOB_S45_0;
	pin AW24 = IOB_S45_1;
	pin AW25 = IOB_S39_0;
	pin AW26 = IOB_S39_1;
	pin AW27 = IOB_S29_0;
	pin AW28 = IOB_S29_1;
	pin AW29 = IOB_S22_0;
	pin AW30 = IOB_S22_1;
	pin AW31 = IOB_S18_0;
	pin AW32 = IOB_S18_1;
	pin AW33 = IOB_S12_0;
	pin AW34 = IOB_S12_1;
	pin AW35 = IOB_S6_0;
	pin AW36 = IOB_S6_1;
	pin AW37 = GND;
	pin AW38 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W54_3;
	vref IOB_W59_0;
	vref IOB_W67_0;
	vref IOB_W71_0;
	vref IOB_W75_0;
	vref IOB_W83_0;
	vref IOB_W87_0;
	vref IOB_W91_0;
	vref IOB_W95_0;
	vref IOB_W99_0;
	vref IOB_W103_0;
	vref IOB_W107_0;
	vref IOB_W111_0;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E54_3;
	vref IOB_E59_0;
	vref IOB_E67_0;
	vref IOB_E71_0;
	vref IOB_E75_0;
	vref IOB_E83_0;
	vref IOB_E87_0;
	vref IOB_E91_0;
	vref IOB_E95_0;
	vref IOB_E99_0;
	vref IOB_E103_0;
	vref IOB_E107_0;
	vref IOB_E111_0;
	vref IOB_S4_0;
	vref IOB_S7_3;
	vref IOB_S11_3;
	vref IOB_S15_3;
	vref IOB_S19_3;
	vref IOB_S23_3;
	vref IOB_S27_3;
	vref IOB_S36_3;
	vref IOB_S40_3;
	vref IOB_S44_3;
	vref IOB_S51_0;
	vref IOB_S54_0;
	vref IOB_S57_3;
	vref IOB_S60_3;
	vref IOB_S67_0;
	vref IOB_S71_0;
	vref IOB_S75_0;
	vref IOB_S84_0;
	vref IOB_S88_0;
	vref IOB_S92_0;
	vref IOB_S96_0;
	vref IOB_S100_0;
	vref IOB_S104_0;
	vref IOB_S107_3;
	vref IOB_N4_3;
	vref IOB_N7_0;
	vref IOB_N11_0;
	vref IOB_N15_0;
	vref IOB_N19_0;
	vref IOB_N23_0;
	vref IOB_N27_0;
	vref IOB_N36_0;
	vref IOB_N40_0;
	vref IOB_N44_0;
	vref IOB_N51_3;
	vref IOB_N54_3;
	vref IOB_N57_0;
	vref IOB_N60_0;
	vref IOB_N67_3;
	vref IOB_N71_3;
	vref IOB_N75_3;
	vref IOB_N84_3;
	vref IOB_N88_3;
	vref IOB_N92_3;
	vref IOB_N96_3;
	vref IOB_N100_3;
	vref IOB_N104_3;
	vref IOB_N107_0;
}

// xc2vp2-ff672
bond BOND34 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = IOB_E16_1;
	pin A3 = IOB_N26_1;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = NC;
	pin A8 = IOB_N22_3;
	pin A9 = GT7_RXN;
	pin A10 = GT7_RXP;
	pin A11 = GT7_TXP;
	pin A12 = GT7_TXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT6_RXN;
	pin A16 = GT6_RXP;
	pin A17 = GT6_TXP;
	pin A18 = GT6_TXN;
	pin A19 = IOB_N5_0;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = IOB_N1_2;
	pin A25 = IOB_W16_1;
	pin B1 = IOB_E16_0;
	pin B2 = VCCAUX;
	pin B3 = IOB_N26_0;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = NC;
	pin B8 = IOB_N22_2;
	pin B9 = GT7_AVCCAUXRX;
	pin B10 = GT7_VTRX;
	pin B11 = GT7_AVCCAUXTX;
	pin B12 = GT7_VTTX;
	pin B13 = IOB_N14_3;
	pin B14 = IOB_N13_0;
	pin B15 = GT6_AVCCAUXRX;
	pin B16 = GT6_VTRX;
	pin B17 = GT6_AVCCAUXTX;
	pin B18 = GT6_VTTX;
	pin B19 = IOB_N5_1;
	pin B20 = NC;
	pin B21 = NC;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = IOB_N1_3;
	pin B25 = VCCAUX;
	pin B26 = IOB_W16_0;
	pin C1 = IOB_E15_0;
	pin C2 = IOB_E15_1;
	pin C3 = GND;
	pin C4 = IOB_E16_3;
	pin C5 = NC;
	pin C6 = IOB_N26_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N22_1;
	pin C9 = NC;
	pin C10 = VCCO1;
	pin C11 = GT7_GNDA;
	pin C12 = IOB_N20_3;
	pin C13 = IOB_N14_2;
	pin C14 = IOB_N13_1;
	pin C15 = IOB_N7_0;
	pin C16 = GT6_GNDA;
	pin C17 = VCCO0;
	pin C18 = NC;
	pin C19 = IOB_N5_2;
	pin C20 = VCCO0;
	pin C21 = IOB_N1_0;
	pin C22 = NC;
	pin C23 = IOB_W16_3;
	pin C24 = GND;
	pin C25 = IOB_W15_1;
	pin C26 = IOB_W15_0;
	pin D1 = IOB_E14_2;
	pin D2 = IOB_E14_3;
	pin D3 = IOB_E16_2;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N26_2;
	pin D7 = IOB_N25_3;
	pin D8 = IOB_N22_0;
	pin D9 = NC;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = IOB_N20_2;
	pin D13 = IOB_N14_1;
	pin D14 = IOB_N13_2;
	pin D15 = IOB_N7_1;
	pin D16 = NC;
	pin D17 = NC;
	pin D18 = NC;
	pin D19 = IOB_N5_3;
	pin D20 = IOB_N2_0;
	pin D21 = IOB_N1_1;
	pin D22 = PROG_B;
	pin D23 = GND;
	pin D24 = IOB_W16_2;
	pin D25 = IOB_W14_3;
	pin D26 = IOB_W14_2;
	pin E1 = IOB_E13_0;
	pin E2 = IOB_E13_1;
	pin E3 = IOB_E14_0;
	pin E4 = IOB_E14_1;
	pin E5 = GND;
	pin E6 = VCCBATT;
	pin E7 = IOB_N25_2;
	pin E8 = IOB_N23_2;
	pin E9 = IOB_N23_3;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = IOB_N20_1;
	pin E13 = IOB_N14_0;
	pin E14 = IOB_N13_3;
	pin E15 = IOB_N7_2;
	pin E16 = NC;
	pin E17 = NC;
	pin E18 = IOB_N4_0;
	pin E19 = IOB_N4_1;
	pin E20 = IOB_N2_1;
	pin E21 = HSWAP_EN;
	pin E22 = GND;
	pin E23 = IOB_W14_1;
	pin E24 = IOB_W14_0;
	pin E25 = IOB_W13_1;
	pin E26 = IOB_W13_0;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N23_1;
	pin F9 = IOB_N21_3;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = IOB_N20_0;
	pin F13 = IOB_N15_1;
	pin F14 = IOB_N12_2;
	pin F15 = IOB_N7_3;
	pin F16 = NC;
	pin F17 = NC;
	pin F18 = IOB_N6_0;
	pin F19 = IOB_N4_2;
	pin F20 = DXP;
	pin F21 = GND;
	pin F22 = NC;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = NC;
	pin G1 = NC;
	pin G2 = VCCO2;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N21_2;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = IOB_N15_0;
	pin G14 = IOB_N12_3;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = IOB_N6_1;
	pin G19 = DXN;
	pin G20 = GND;
	pin G21 = NC;
	pin G22 = NC;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = VCCO7;
	pin G26 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = TDO;
	pin H8 = VCCINT;
	pin H9 = VCCO1;
	pin H10 = VCCO1;
	pin H11 = NC;
	pin H12 = IOB_N19_2;
	pin H13 = IOB_N19_3;
	pin H14 = IOB_N8_0;
	pin H15 = IOB_N8_1;
	pin H16 = NC;
	pin H17 = VCCO0;
	pin H18 = VCCO0;
	pin H19 = VCCINT;
	pin H20 = TDI;
	pin H21 = NC;
	pin H22 = NC;
	pin H23 = NC;
	pin H24 = NC;
	pin H25 = NC;
	pin H26 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = NC;
	pin J8 = VCCO2;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = VCCO0;
	pin J15 = VCCO0;
	pin J16 = VCCO0;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO7;
	pin J20 = NC;
	pin J21 = NC;
	pin J22 = NC;
	pin J23 = NC;
	pin J24 = NC;
	pin J25 = NC;
	pin J26 = NC;
	pin K1 = NC;
	pin K2 = VCCO2;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = NC;
	pin K8 = VCCO2;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO7;
	pin K20 = NC;
	pin K21 = NC;
	pin K22 = NC;
	pin K23 = NC;
	pin K24 = NC;
	pin K25 = VCCO7;
	pin K26 = NC;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = NC;
	pin L9 = VCCO2;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO7;
	pin L19 = NC;
	pin L20 = NC;
	pin L21 = NC;
	pin L22 = NC;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = NC;
	pin L26 = NC;
	pin M1 = IOB_E11_0;
	pin M2 = IOB_E11_1;
	pin M3 = IOB_E12_0;
	pin M4 = IOB_E12_1;
	pin M5 = IOB_E12_2;
	pin M6 = IOB_E12_3;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = VCCO2;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO7;
	pin M19 = NC;
	pin M20 = NC;
	pin M21 = IOB_W12_3;
	pin M22 = IOB_W12_2;
	pin M23 = IOB_W12_1;
	pin M24 = IOB_W12_0;
	pin M25 = IOB_W11_1;
	pin M26 = IOB_W11_0;
	pin N1 = VCCAUX;
	pin N2 = IOB_E9_0;
	pin N3 = IOB_E9_1;
	pin N4 = IOB_E10_0;
	pin N5 = IOB_E10_1;
	pin N6 = IOB_E10_2;
	pin N7 = IOB_E10_3;
	pin N8 = NC;
	pin N9 = VCCO2;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO7;
	pin N19 = NC;
	pin N20 = IOB_W10_3;
	pin N21 = IOB_W10_2;
	pin N22 = IOB_W10_1;
	pin N23 = IOB_W10_0;
	pin N24 = IOB_W9_1;
	pin N25 = IOB_W9_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_E8_3;
	pin P3 = IOB_E8_2;
	pin P4 = IOB_E7_3;
	pin P5 = IOB_E7_2;
	pin P6 = IOB_E7_1;
	pin P7 = IOB_E7_0;
	pin P8 = NC;
	pin P9 = VCCO3;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO6;
	pin P19 = NC;
	pin P20 = IOB_W7_0;
	pin P21 = IOB_W7_1;
	pin P22 = IOB_W7_2;
	pin P23 = IOB_W7_3;
	pin P24 = IOB_W8_2;
	pin P25 = IOB_W8_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_E6_3;
	pin R2 = IOB_E6_2;
	pin R3 = IOB_E5_3;
	pin R4 = IOB_E5_2;
	pin R5 = IOB_E5_1;
	pin R6 = IOB_E5_0;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = VCCO3;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO6;
	pin R19 = NC;
	pin R20 = NC;
	pin R21 = IOB_W5_0;
	pin R22 = IOB_W5_1;
	pin R23 = IOB_W5_2;
	pin R24 = IOB_W5_3;
	pin R25 = IOB_W6_2;
	pin R26 = IOB_W6_3;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = NC;
	pin T8 = NC;
	pin T9 = VCCO3;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO6;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = NC;
	pin T22 = NC;
	pin T23 = NC;
	pin T24 = NC;
	pin T25 = NC;
	pin T26 = NC;
	pin U1 = NC;
	pin U2 = VCCO3;
	pin U3 = NC;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = NC;
	pin U8 = VCCO3;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO6;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = NC;
	pin U23 = NC;
	pin U24 = NC;
	pin U25 = VCCO6;
	pin U26 = NC;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = NC;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = NC;
	pin V7 = NC;
	pin V8 = VCCO3;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO4;
	pin V12 = VCCO4;
	pin V13 = VCCO4;
	pin V14 = VCCO5;
	pin V15 = VCCO5;
	pin V16 = VCCO5;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO6;
	pin V20 = NC;
	pin V21 = NC;
	pin V22 = NC;
	pin V23 = NC;
	pin V24 = NC;
	pin V25 = NC;
	pin V26 = NC;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = NC;
	pin W4 = NC;
	pin W5 = NC;
	pin W6 = NC;
	pin W7 = CCLK;
	pin W8 = VCCINT;
	pin W9 = VCCO4;
	pin W10 = VCCO4;
	pin W11 = NC;
	pin W12 = IOB_S19_1;
	pin W13 = IOB_S19_0;
	pin W14 = IOB_S8_3;
	pin W15 = IOB_S8_2;
	pin W16 = NC;
	pin W17 = VCCO5;
	pin W18 = VCCO5;
	pin W19 = VCCINT;
	pin W20 = M1;
	pin W21 = NC;
	pin W22 = NC;
	pin W23 = NC;
	pin W24 = NC;
	pin W25 = NC;
	pin W26 = NC;
	pin Y1 = NC;
	pin Y2 = VCCO3;
	pin Y3 = NC;
	pin Y4 = NC;
	pin Y5 = NC;
	pin Y6 = NC;
	pin Y7 = GND;
	pin Y8 = IOB_S23_2;
	pin Y9 = IOB_S21_1;
	pin Y10 = NC;
	pin Y11 = NC;
	pin Y12 = NC;
	pin Y13 = IOB_S15_3;
	pin Y14 = IOB_S12_0;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y18 = IOB_S6_2;
	pin Y19 = IOB_S4_1;
	pin Y20 = GND;
	pin Y21 = NC;
	pin Y22 = NC;
	pin Y23 = NC;
	pin Y24 = NC;
	pin Y25 = VCCO6;
	pin Y26 = NC;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = GND;
	pin AA7 = IOB_S25_1;
	pin AA8 = IOB_S25_0;
	pin AA9 = IOB_S21_0;
	pin AA10 = NC;
	pin AA11 = NC;
	pin AA12 = IOB_S20_3;
	pin AA13 = IOB_S15_2;
	pin AA14 = IOB_S12_1;
	pin AA15 = IOB_S7_0;
	pin AA16 = NC;
	pin AA17 = NC;
	pin AA18 = IOB_S6_3;
	pin AA19 = IOB_S2_3;
	pin AA20 = IOB_S2_2;
	pin AA21 = GND;
	pin AA22 = NC;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_E4_3;
	pin AB4 = IOB_E4_2;
	pin AB5 = GND;
	pin AB6 = DONE;
	pin AB7 = IOB_S26_1;
	pin AB8 = IOB_S23_1;
	pin AB9 = IOB_S23_0;
	pin AB10 = NC;
	pin AB11 = NC;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S14_3;
	pin AB14 = IOB_S13_0;
	pin AB15 = IOB_S7_1;
	pin AB16 = NC;
	pin AB17 = NC;
	pin AB18 = IOB_S4_3;
	pin AB19 = IOB_S4_2;
	pin AB20 = IOB_S1_2;
	pin AB21 = M2;
	pin AB22 = GND;
	pin AB23 = IOB_W4_2;
	pin AB24 = IOB_W4_3;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_E3_3;
	pin AC2 = IOB_E3_2;
	pin AC3 = IOB_E1_3;
	pin AC4 = GND;
	pin AC5 = PWRDWN_B;
	pin AC6 = IOB_S26_3;
	pin AC7 = IOB_S26_0;
	pin AC8 = IOB_S22_3;
	pin AC9 = NC;
	pin AC10 = NC;
	pin AC11 = NC;
	pin AC12 = IOB_S20_1;
	pin AC13 = IOB_S14_2;
	pin AC14 = IOB_S13_1;
	pin AC15 = IOB_S7_2;
	pin AC16 = NC;
	pin AC17 = NC;
	pin AC18 = NC;
	pin AC19 = IOB_S5_0;
	pin AC20 = IOB_S1_3;
	pin AC21 = IOB_S1_0;
	pin AC22 = M0;
	pin AC23 = GND;
	pin AC24 = IOB_W1_3;
	pin AC25 = IOB_W3_2;
	pin AC26 = IOB_W3_3;
	pin AD1 = IOB_E3_1;
	pin AD2 = IOB_E3_0;
	pin AD3 = GND;
	pin AD4 = IOB_E1_2;
	pin AD5 = NC;
	pin AD6 = IOB_S26_2;
	pin AD7 = VCCO4;
	pin AD8 = IOB_S22_2;
	pin AD9 = NC;
	pin AD10 = VCCO4;
	pin AD11 = GT18_GNDA;
	pin AD12 = IOB_S20_0;
	pin AD13 = IOB_S14_1;
	pin AD14 = IOB_S13_2;
	pin AD15 = IOB_S7_3;
	pin AD16 = GT19_GNDA;
	pin AD17 = VCCO5;
	pin AD18 = NC;
	pin AD19 = IOB_S5_1;
	pin AD20 = VCCO5;
	pin AD21 = IOB_S1_1;
	pin AD22 = NC;
	pin AD23 = IOB_W1_2;
	pin AD24 = GND;
	pin AD25 = IOB_W3_0;
	pin AD26 = IOB_W3_1;
	pin AE1 = IOB_E2_3;
	pin AE2 = VCCAUX;
	pin AE3 = IOB_E1_1;
	pin AE4 = NC;
	pin AE5 = NC;
	pin AE6 = NC;
	pin AE7 = NC;
	pin AE8 = IOB_S22_1;
	pin AE9 = GT18_AVCCAUXRX;
	pin AE10 = GT18_VTRX;
	pin AE11 = GT18_AVCCAUXTX;
	pin AE12 = GT18_VTTX;
	pin AE13 = IOB_S14_0;
	pin AE14 = IOB_S13_3;
	pin AE15 = GT19_AVCCAUXRX;
	pin AE16 = GT19_VTRX;
	pin AE17 = GT19_AVCCAUXTX;
	pin AE18 = GT19_VTTX;
	pin AE19 = IOB_S5_2;
	pin AE20 = NC;
	pin AE21 = NC;
	pin AE22 = NC;
	pin AE23 = NC;
	pin AE24 = IOB_W1_1;
	pin AE25 = VCCAUX;
	pin AE26 = IOB_W2_2;
	pin AF2 = IOB_E2_2;
	pin AF3 = IOB_E1_0;
	pin AF4 = NC;
	pin AF5 = NC;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = IOB_S22_0;
	pin AF9 = GT18_RXN;
	pin AF10 = GT18_RXP;
	pin AF11 = GT18_TXP;
	pin AF12 = GT18_TXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT19_RXN;
	pin AF16 = GT19_RXP;
	pin AF17 = GT19_TXP;
	pin AF18 = GT19_TXN;
	pin AF19 = IOB_S5_3;
	pin AF20 = NC;
	pin AF21 = NC;
	pin AF22 = NC;
	pin AF23 = NC;
	pin AF24 = IOB_W1_0;
	pin AF25 = IOB_W2_3;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp2-fg256
bond BOND35 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N2_0;
	pin A4 = GT6_TXN;
	pin A5 = GT6_TXP;
	pin A6 = GT6_RXP;
	pin A7 = GT6_RXN;
	pin A8 = IOB_N13_0;
	pin A9 = IOB_N14_3;
	pin A10 = GT7_TXN;
	pin A11 = GT7_TXP;
	pin A12 = GT7_RXP;
	pin A13 = GT7_RXN;
	pin A14 = IOB_N25_3;
	pin A15 = IOB_N25_2;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = GT6_VTTX;
	pin B5 = GT6_AVCCAUXTX;
	pin B6 = GT6_VTRX;
	pin B7 = GT6_AVCCAUXRX;
	pin B8 = IOB_N13_1;
	pin B9 = IOB_N14_2;
	pin B10 = GT7_VTTX;
	pin B11 = GT7_AVCCAUXTX;
	pin B12 = GT7_VTRX;
	pin B13 = GT7_AVCCAUXRX;
	pin B14 = IOB_N26_2;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = HSWAP_EN;
	pin C2 = IOB_N1_3;
	pin C3 = IOB_N1_2;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N4_0;
	pin C6 = GT6_GNDA;
	pin C7 = IOB_N8_0;
	pin C8 = IOB_N13_2;
	pin C9 = IOB_N14_1;
	pin C10 = IOB_N19_3;
	pin C11 = GT7_GNDA;
	pin C12 = IOB_N23_3;
	pin C13 = IOB_N26_3;
	pin C14 = IOB_N26_1;
	pin C15 = IOB_N26_0;
	pin C16 = TMS;
	pin D1 = PROG_B;
	pin D2 = DXP;
	pin D3 = DXN;
	pin D4 = VCCINT;
	pin D5 = IOB_N4_1;
	pin D6 = IOB_N5_2;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N13_3;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N19_2;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N23_2;
	pin D13 = VCCINT;
	pin D14 = NC;
	pin D15 = VCCBATT;
	pin D16 = TCK;
	pin E1 = TDI;
	pin E2 = IOB_W16_2;
	pin E3 = IOB_W16_3;
	pin E4 = IOB_W16_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N6_0;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N21_3;
	pin E11 = IOB_N21_2;
	pin E12 = VCCINT;
	pin E13 = IOB_E16_1;
	pin E14 = IOB_E16_3;
	pin E15 = IOB_E16_2;
	pin E16 = TDO;
	pin F1 = IOB_W14_2;
	pin F2 = IOB_W14_3;
	pin F3 = IOB_W15_0;
	pin F4 = IOB_W15_1;
	pin F5 = IOB_W16_0;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E16_0;
	pin F13 = IOB_E15_1;
	pin F14 = IOB_E15_0;
	pin F15 = IOB_E14_3;
	pin F16 = IOB_E14_2;
	pin G1 = IOB_W12_2;
	pin G2 = IOB_W12_3;
	pin G3 = IOB_W13_0;
	pin G4 = IOB_W13_1;
	pin G5 = IOB_W12_1;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E12_1;
	pin G13 = IOB_E13_1;
	pin G14 = IOB_E13_0;
	pin G15 = IOB_E12_3;
	pin G16 = IOB_E12_2;
	pin H1 = IOB_W9_1;
	pin H2 = IOB_W10_2;
	pin H3 = IOB_W10_3;
	pin H4 = IOB_W12_0;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E12_0;
	pin H14 = IOB_E10_3;
	pin H15 = IOB_E10_2;
	pin H16 = IOB_E9_1;
	pin J1 = IOB_W9_0;
	pin J2 = IOB_W8_3;
	pin J3 = IOB_W8_2;
	pin J4 = IOB_W7_3;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E7_3;
	pin J14 = IOB_E8_2;
	pin J15 = IOB_E8_3;
	pin J16 = IOB_E9_0;
	pin K1 = IOB_W6_3;
	pin K2 = IOB_W6_2;
	pin K3 = IOB_W5_1;
	pin K4 = IOB_W5_0;
	pin K5 = IOB_W7_2;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E7_2;
	pin K13 = IOB_E5_0;
	pin K14 = IOB_E5_1;
	pin K15 = IOB_E6_2;
	pin K16 = IOB_E6_3;
	pin L1 = IOB_W4_3;
	pin L2 = IOB_W4_2;
	pin L3 = IOB_W3_3;
	pin L4 = IOB_W3_2;
	pin L5 = IOB_W2_3;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E2_3;
	pin L13 = IOB_E3_2;
	pin L14 = IOB_E3_3;
	pin L15 = IOB_E4_2;
	pin L16 = IOB_E4_3;
	pin M1 = IOB_W1_3;
	pin M2 = IOB_W1_1;
	pin M3 = IOB_W1_0;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = IOB_S6_2;
	pin M7 = IOB_S6_3;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S21_0;
	pin M11 = IOB_S21_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E1_0;
	pin M15 = IOB_E1_1;
	pin M16 = IOB_E1_3;
	pin N1 = IOB_W1_2;
	pin N2 = M1;
	pin N3 = M0;
	pin N4 = VCCINT;
	pin N5 = IOB_S4_2;
	pin N6 = IOB_S5_1;
	pin N7 = IOB_S8_2;
	pin N8 = IOB_S13_0;
	pin N9 = IOB_S14_3;
	pin N10 = IOB_S19_1;
	pin N11 = IOB_S22_2;
	pin N12 = IOB_S23_1;
	pin N13 = VCCINT;
	pin N14 = PWRDWN_B;
	pin N15 = CCLK;
	pin N16 = IOB_E1_2;
	pin P1 = M2;
	pin P2 = IOB_S1_0;
	pin P3 = IOB_S1_1;
	pin P4 = IOB_S1_3;
	pin P5 = IOB_S4_3;
	pin P6 = GT19_GNDA;
	pin P7 = IOB_S8_3;
	pin P8 = IOB_S13_1;
	pin P9 = IOB_S14_2;
	pin P10 = IOB_S19_0;
	pin P11 = GT18_GNDA;
	pin P12 = IOB_S23_0;
	pin P13 = IOB_S26_0;
	pin P14 = IOB_S26_2;
	pin P15 = IOB_S26_3;
	pin P16 = DONE;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = IOB_S1_2;
	pin R4 = GT19_VTTX;
	pin R5 = GT19_AVCCAUXTX;
	pin R6 = GT19_VTRX;
	pin R7 = GT19_AVCCAUXRX;
	pin R8 = IOB_S13_2;
	pin R9 = IOB_S14_1;
	pin R10 = GT18_VTTX;
	pin R11 = GT18_AVCCAUXTX;
	pin R12 = GT18_VTRX;
	pin R13 = GT18_AVCCAUXRX;
	pin R14 = IOB_S26_1;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = IOB_S2_2;
	pin T3 = IOB_S2_3;
	pin T4 = GT19_TXN;
	pin T5 = GT19_TXP;
	pin T6 = GT19_RXP;
	pin T7 = GT19_RXN;
	pin T8 = IOB_S13_3;
	pin T9 = IOB_S14_0;
	pin T10 = GT18_TXN;
	pin T11 = GT18_TXP;
	pin T12 = GT18_RXP;
	pin T13 = GT18_RXN;
	pin T14 = IOB_S25_0;
	pin T15 = IOB_S25_1;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp2-fg456
bond BOND36 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = HSWAP_EN;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = GT6_TXN;
	pin A8 = GT6_TXP;
	pin A9 = GT6_RXP;
	pin A10 = GT6_RXN;
	pin A11 = GND;
	pin A12 = VCCAUX;
	pin A13 = GT7_TXN;
	pin A14 = GT7_TXP;
	pin A15 = GT7_RXP;
	pin A16 = GT7_RXN;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = TMS;
	pin A22 = GND;
	pin B1 = PROG_B;
	pin B2 = VCCAUX;
	pin B3 = NC;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = GT6_VTTX;
	pin B8 = GT6_AVCCAUXTX;
	pin B9 = GT6_VTRX;
	pin B10 = GT6_AVCCAUXRX;
	pin B11 = IOB_N8_0;
	pin B12 = IOB_N19_3;
	pin B13 = GT7_VTTX;
	pin B14 = GT7_AVCCAUXTX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXRX;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = NC;
	pin B21 = VCCAUX;
	pin B22 = TCK;
	pin C1 = IOB_W16_2;
	pin C2 = IOB_W16_3;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = DXN;
	pin C6 = NC;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N4_0;
	pin C9 = GT6_GNDA;
	pin C10 = IOB_N8_1;
	pin C11 = IOB_N13_0;
	pin C12 = IOB_N14_3;
	pin C13 = IOB_N19_2;
	pin C14 = GT7_GNDA;
	pin C15 = IOB_N23_3;
	pin C16 = IOB_N25_3;
	pin C17 = NC;
	pin C18 = NC;
	pin C19 = VCCBATT;
	pin C20 = GND;
	pin C21 = IOB_E16_3;
	pin C22 = IOB_E16_2;
	pin D1 = IOB_W16_0;
	pin D2 = IOB_W16_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_3;
	pin D6 = IOB_N1_2;
	pin D7 = IOB_N2_1;
	pin D8 = IOB_N4_1;
	pin D9 = IOB_N6_1;
	pin D10 = IOB_N6_0;
	pin D11 = IOB_N13_1;
	pin D12 = IOB_N14_2;
	pin D13 = IOB_N21_3;
	pin D14 = IOB_N21_2;
	pin D15 = IOB_N23_2;
	pin D16 = IOB_N25_2;
	pin D17 = IOB_N26_1;
	pin D18 = IOB_N26_0;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E16_1;
	pin D22 = IOB_E16_0;
	pin E1 = IOB_W14_2;
	pin E2 = IOB_W14_3;
	pin E3 = IOB_W15_0;
	pin E4 = IOB_W15_1;
	pin E5 = GND;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N1_0;
	pin E8 = IOB_N4_2;
	pin E9 = IOB_N5_2;
	pin E10 = IOB_N7_2;
	pin E11 = IOB_N13_2;
	pin E12 = IOB_N14_1;
	pin E13 = IOB_N20_1;
	pin E14 = IOB_N22_1;
	pin E15 = IOB_N23_1;
	pin E16 = IOB_N26_3;
	pin E17 = IOB_N26_2;
	pin E18 = GND;
	pin E19 = IOB_E15_1;
	pin E20 = IOB_E15_0;
	pin E21 = IOB_E14_3;
	pin E22 = IOB_E14_2;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = IOB_W13_0;
	pin F4 = IOB_W13_1;
	pin F5 = NC;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = IOB_N5_3;
	pin F10 = IOB_N7_3;
	pin F11 = IOB_N13_3;
	pin F12 = IOB_N14_0;
	pin F13 = IOB_N20_0;
	pin F14 = IOB_N22_0;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = NC;
	pin F19 = IOB_E13_1;
	pin F20 = IOB_E13_0;
	pin F21 = NC;
	pin F22 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = NC;
	pin H19 = NC;
	pin H20 = NC;
	pin H21 = NC;
	pin H22 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = NC;
	pin J18 = NC;
	pin J19 = NC;
	pin J20 = NC;
	pin J21 = NC;
	pin J22 = NC;
	pin K1 = IOB_W12_2;
	pin K2 = IOB_W12_3;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = IOB_W12_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E12_1;
	pin K18 = NC;
	pin K19 = NC;
	pin K20 = NC;
	pin K21 = IOB_E12_3;
	pin K22 = IOB_E12_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W9_0;
	pin L3 = IOB_W9_1;
	pin L4 = IOB_W10_2;
	pin L5 = IOB_W10_3;
	pin L6 = IOB_W12_0;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E12_0;
	pin L18 = IOB_E10_3;
	pin L19 = IOB_E10_2;
	pin L20 = IOB_E9_1;
	pin L21 = IOB_E9_0;
	pin L22 = GND;
	pin M1 = GND;
	pin M2 = IOB_W8_3;
	pin M3 = IOB_W8_2;
	pin M4 = IOB_W7_3;
	pin M5 = IOB_W7_2;
	pin M6 = IOB_W6_3;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E6_3;
	pin M18 = IOB_E7_2;
	pin M19 = IOB_E7_3;
	pin M20 = IOB_E8_2;
	pin M21 = IOB_E8_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W5_1;
	pin N2 = IOB_W5_0;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = IOB_W6_2;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E6_2;
	pin N18 = NC;
	pin N19 = NC;
	pin N20 = NC;
	pin N21 = IOB_E5_0;
	pin N22 = IOB_E5_1;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = NC;
	pin P18 = NC;
	pin P19 = NC;
	pin P20 = NC;
	pin P21 = NC;
	pin P22 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = NC;
	pin R19 = NC;
	pin R20 = NC;
	pin R21 = NC;
	pin R22 = NC;
	pin T1 = NC;
	pin T2 = NC;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = NC;
	pin T19 = NC;
	pin T20 = NC;
	pin T21 = NC;
	pin T22 = NC;
	pin U1 = NC;
	pin U2 = NC;
	pin U3 = NC;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = IOB_S5_0;
	pin U10 = IOB_S7_0;
	pin U11 = IOB_S13_0;
	pin U12 = IOB_S14_3;
	pin U13 = IOB_S20_3;
	pin U14 = IOB_S22_3;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = NC;
	pin U19 = NC;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = NC;
	pin V1 = IOB_W4_3;
	pin V2 = IOB_W4_2;
	pin V3 = IOB_W3_3;
	pin V4 = IOB_W3_2;
	pin V5 = GND;
	pin V6 = IOB_S1_2;
	pin V7 = IOB_S1_3;
	pin V8 = IOB_S4_1;
	pin V9 = IOB_S5_1;
	pin V10 = IOB_S7_1;
	pin V11 = IOB_S13_1;
	pin V12 = IOB_S14_2;
	pin V13 = IOB_S20_2;
	pin V14 = IOB_S22_2;
	pin V15 = IOB_S23_2;
	pin V16 = IOB_S26_0;
	pin V17 = IOB_S26_1;
	pin V18 = GND;
	pin V19 = IOB_E3_2;
	pin V20 = IOB_E3_3;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W2_3;
	pin W2 = IOB_W2_2;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S1_0;
	pin W6 = IOB_S1_1;
	pin W7 = IOB_S2_2;
	pin W8 = IOB_S4_2;
	pin W9 = IOB_S6_2;
	pin W10 = IOB_S6_3;
	pin W11 = IOB_S13_2;
	pin W12 = IOB_S14_1;
	pin W13 = IOB_S21_0;
	pin W14 = IOB_S21_1;
	pin W15 = IOB_S23_1;
	pin W16 = IOB_S25_1;
	pin W17 = IOB_S26_2;
	pin W18 = IOB_S26_3;
	pin W19 = GND;
	pin W20 = CCLK;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = M0;
	pin Y5 = M2;
	pin Y6 = NC;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S4_3;
	pin Y9 = GT19_GNDA;
	pin Y10 = IOB_S8_2;
	pin Y11 = IOB_S13_3;
	pin Y12 = IOB_S14_0;
	pin Y13 = IOB_S19_1;
	pin Y14 = GT18_GNDA;
	pin Y15 = IOB_S23_0;
	pin Y16 = IOB_S25_0;
	pin Y17 = NC;
	pin Y18 = DONE;
	pin Y19 = PWRDWN_B;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = IOB_W1_1;
	pin AA2 = VCCAUX;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = NC;
	pin AA7 = GT19_VTTX;
	pin AA8 = GT19_AVCCAUXTX;
	pin AA9 = GT19_VTRX;
	pin AA10 = GT19_AVCCAUXRX;
	pin AA11 = IOB_S8_3;
	pin AA12 = IOB_S19_0;
	pin AA13 = GT18_VTTX;
	pin AA14 = GT18_AVCCAUXTX;
	pin AA15 = GT18_VTRX;
	pin AA16 = GT18_AVCCAUXRX;
	pin AA17 = NC;
	pin AA18 = NC;
	pin AA19 = NC;
	pin AA20 = NC;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E1_1;
	pin AB1 = GND;
	pin AB2 = IOB_W1_0;
	pin AB3 = NC;
	pin AB4 = NC;
	pin AB5 = NC;
	pin AB6 = NC;
	pin AB7 = GT19_TXN;
	pin AB8 = GT19_TXP;
	pin AB9 = GT19_RXP;
	pin AB10 = GT19_RXN;
	pin AB11 = VCCAUX;
	pin AB12 = GND;
	pin AB13 = GT18_TXN;
	pin AB14 = GT18_TXP;
	pin AB15 = GT18_RXP;
	pin AB16 = GT18_RXN;
	pin AB17 = NC;
	pin AB18 = NC;
	pin AB19 = NC;
	pin AB20 = NC;
	pin AB21 = IOB_E1_0;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp4-ff672
bond BOND37 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = IOB_E40_1;
	pin A3 = IOB_N26_1;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = NC;
	pin A8 = IOB_N22_3;
	pin A9 = GT7_RXN;
	pin A10 = GT7_RXP;
	pin A11 = GT7_TXP;
	pin A12 = GT7_TXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT6_RXN;
	pin A16 = GT6_RXP;
	pin A17 = GT6_TXP;
	pin A18 = GT6_TXN;
	pin A19 = IOB_N5_0;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = IOB_N1_2;
	pin A25 = IOB_W40_1;
	pin B1 = IOB_E40_0;
	pin B2 = VCCAUX;
	pin B3 = IOB_N26_0;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = NC;
	pin B8 = IOB_N22_2;
	pin B9 = GT7_AVCCAUXRX;
	pin B10 = GT7_VTRX;
	pin B11 = GT7_AVCCAUXTX;
	pin B12 = GT7_VTTX;
	pin B13 = IOB_N14_3;
	pin B14 = IOB_N13_0;
	pin B15 = GT6_AVCCAUXRX;
	pin B16 = GT6_VTRX;
	pin B17 = GT6_AVCCAUXTX;
	pin B18 = GT6_VTTX;
	pin B19 = IOB_N5_1;
	pin B20 = NC;
	pin B21 = NC;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = IOB_N1_3;
	pin B25 = VCCAUX;
	pin B26 = IOB_W40_0;
	pin C1 = IOB_E39_0;
	pin C2 = IOB_E39_1;
	pin C3 = GND;
	pin C4 = IOB_E40_3;
	pin C5 = NC;
	pin C6 = IOB_N26_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N22_1;
	pin C9 = NC;
	pin C10 = VCCO1;
	pin C11 = GT7_GNDA;
	pin C12 = IOB_N20_3;
	pin C13 = IOB_N14_2;
	pin C14 = IOB_N13_1;
	pin C15 = IOB_N7_0;
	pin C16 = GT6_GNDA;
	pin C17 = VCCO0;
	pin C18 = NC;
	pin C19 = IOB_N5_2;
	pin C20 = VCCO0;
	pin C21 = IOB_N1_0;
	pin C22 = NC;
	pin C23 = IOB_W40_3;
	pin C24 = GND;
	pin C25 = IOB_W39_1;
	pin C26 = IOB_W39_0;
	pin D1 = IOB_E38_2;
	pin D2 = IOB_E38_3;
	pin D3 = IOB_E40_2;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N26_2;
	pin D7 = IOB_N25_3;
	pin D8 = IOB_N22_0;
	pin D9 = NC;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = IOB_N20_2;
	pin D13 = IOB_N14_1;
	pin D14 = IOB_N13_2;
	pin D15 = IOB_N7_1;
	pin D16 = NC;
	pin D17 = NC;
	pin D18 = NC;
	pin D19 = IOB_N5_3;
	pin D20 = IOB_N2_0;
	pin D21 = IOB_N1_1;
	pin D22 = PROG_B;
	pin D23 = GND;
	pin D24 = IOB_W40_2;
	pin D25 = IOB_W38_3;
	pin D26 = IOB_W38_2;
	pin E1 = IOB_E37_0;
	pin E2 = IOB_E37_1;
	pin E3 = IOB_E38_0;
	pin E4 = IOB_E38_1;
	pin E5 = GND;
	pin E6 = VCCBATT;
	pin E7 = IOB_N25_2;
	pin E8 = IOB_N23_2;
	pin E9 = IOB_N23_3;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = IOB_N20_1;
	pin E13 = IOB_N14_0;
	pin E14 = IOB_N13_3;
	pin E15 = IOB_N7_2;
	pin E16 = NC;
	pin E17 = NC;
	pin E18 = IOB_N4_0;
	pin E19 = IOB_N4_1;
	pin E20 = IOB_N2_1;
	pin E21 = HSWAP_EN;
	pin E22 = GND;
	pin E23 = IOB_W38_1;
	pin E24 = IOB_W38_0;
	pin E25 = IOB_W37_1;
	pin E26 = IOB_W37_0;
	pin F1 = IOB_E35_1;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N23_1;
	pin F9 = IOB_N21_3;
	pin F10 = NC;
	pin F11 = NC;
	pin F12 = IOB_N20_0;
	pin F13 = IOB_N15_1;
	pin F14 = IOB_N12_2;
	pin F15 = IOB_N7_3;
	pin F16 = NC;
	pin F17 = NC;
	pin F18 = IOB_N6_0;
	pin F19 = IOB_N4_2;
	pin F20 = DXP;
	pin F21 = GND;
	pin F22 = NC;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = IOB_W35_1;
	pin G1 = IOB_E35_0;
	pin G2 = VCCO2;
	pin G3 = IOB_E36_0;
	pin G4 = IOB_E36_1;
	pin G5 = IOB_E36_2;
	pin G6 = IOB_E36_3;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N21_2;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = IOB_N15_0;
	pin G14 = IOB_N12_3;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = IOB_N6_1;
	pin G19 = DXN;
	pin G20 = GND;
	pin G21 = IOB_W36_3;
	pin G22 = IOB_W36_2;
	pin G23 = IOB_W36_1;
	pin G24 = IOB_W36_0;
	pin G25 = VCCO7;
	pin G26 = IOB_W35_0;
	pin H1 = IOB_E33_0;
	pin H2 = IOB_E33_1;
	pin H3 = IOB_E34_0;
	pin H4 = IOB_E34_1;
	pin H5 = IOB_E34_2;
	pin H6 = IOB_E34_3;
	pin H7 = TDO;
	pin H8 = VCCINT;
	pin H9 = VCCO1;
	pin H10 = VCCO1;
	pin H11 = NC;
	pin H12 = IOB_N19_2;
	pin H13 = IOB_N19_3;
	pin H14 = IOB_N8_0;
	pin H15 = IOB_N8_1;
	pin H16 = NC;
	pin H17 = VCCO0;
	pin H18 = VCCO0;
	pin H19 = VCCINT;
	pin H20 = TDI;
	pin H21 = IOB_W34_3;
	pin H22 = IOB_W34_2;
	pin H23 = IOB_W34_1;
	pin H24 = IOB_W34_0;
	pin H25 = IOB_W33_1;
	pin H26 = IOB_W33_0;
	pin J1 = IOB_E29_1;
	pin J2 = IOB_E31_0;
	pin J3 = IOB_E31_1;
	pin J4 = IOB_E32_0;
	pin J5 = IOB_E32_1;
	pin J6 = IOB_E32_2;
	pin J7 = IOB_E32_3;
	pin J8 = VCCO2;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = VCCO0;
	pin J15 = VCCO0;
	pin J16 = VCCO0;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO7;
	pin J20 = IOB_W32_3;
	pin J21 = IOB_W32_2;
	pin J22 = IOB_W32_1;
	pin J23 = IOB_W32_0;
	pin J24 = IOB_W31_1;
	pin J25 = IOB_W31_0;
	pin J26 = IOB_W29_1;
	pin K1 = IOB_E29_0;
	pin K2 = VCCO2;
	pin K3 = IOB_E30_0;
	pin K4 = IOB_E30_1;
	pin K5 = IOB_E30_2;
	pin K6 = IOB_E30_3;
	pin K7 = IOB_E28_3;
	pin K8 = VCCO2;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO7;
	pin K20 = IOB_W28_3;
	pin K21 = IOB_W30_3;
	pin K22 = IOB_W30_2;
	pin K23 = IOB_W30_1;
	pin K24 = IOB_W30_0;
	pin K25 = VCCO7;
	pin K26 = IOB_W29_0;
	pin L1 = IOB_E26_0;
	pin L2 = IOB_E26_1;
	pin L3 = IOB_E26_2;
	pin L4 = IOB_E26_3;
	pin L5 = IOB_E27_0;
	pin L6 = IOB_E27_1;
	pin L7 = IOB_E28_1;
	pin L8 = IOB_E28_2;
	pin L9 = VCCO2;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO7;
	pin L19 = IOB_W28_2;
	pin L20 = IOB_W28_1;
	pin L21 = IOB_W27_1;
	pin L22 = IOB_W27_0;
	pin L23 = IOB_W26_3;
	pin L24 = IOB_W26_2;
	pin L25 = IOB_W26_1;
	pin L26 = IOB_W26_0;
	pin M1 = IOB_E23_0;
	pin M2 = IOB_E23_1;
	pin M3 = IOB_E24_0;
	pin M4 = IOB_E24_1;
	pin M5 = IOB_E24_2;
	pin M6 = IOB_E24_3;
	pin M7 = IOB_E28_0;
	pin M8 = IOB_E25_1;
	pin M9 = VCCO2;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO7;
	pin M19 = IOB_W25_1;
	pin M20 = IOB_W28_0;
	pin M21 = IOB_W24_3;
	pin M22 = IOB_W24_2;
	pin M23 = IOB_W24_1;
	pin M24 = IOB_W24_0;
	pin M25 = IOB_W23_1;
	pin M26 = IOB_W23_0;
	pin N1 = VCCAUX;
	pin N2 = IOB_E21_0;
	pin N3 = IOB_E21_1;
	pin N4 = IOB_E22_0;
	pin N5 = IOB_E22_1;
	pin N6 = IOB_E22_2;
	pin N7 = IOB_E22_3;
	pin N8 = IOB_E25_0;
	pin N9 = VCCO2;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO7;
	pin N19 = IOB_W25_0;
	pin N20 = IOB_W22_3;
	pin N21 = IOB_W22_2;
	pin N22 = IOB_W22_1;
	pin N23 = IOB_W22_0;
	pin N24 = IOB_W21_1;
	pin N25 = IOB_W21_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_E20_3;
	pin P3 = IOB_E20_2;
	pin P4 = IOB_E19_3;
	pin P5 = IOB_E19_2;
	pin P6 = IOB_E19_1;
	pin P7 = IOB_E19_0;
	pin P8 = IOB_E16_3;
	pin P9 = VCCO3;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO6;
	pin P19 = IOB_W16_3;
	pin P20 = IOB_W19_0;
	pin P21 = IOB_W19_1;
	pin P22 = IOB_W19_2;
	pin P23 = IOB_W19_3;
	pin P24 = IOB_W20_2;
	pin P25 = IOB_W20_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_E18_3;
	pin R2 = IOB_E18_2;
	pin R3 = IOB_E17_3;
	pin R4 = IOB_E17_2;
	pin R5 = IOB_E17_1;
	pin R6 = IOB_E17_0;
	pin R7 = IOB_E13_3;
	pin R8 = IOB_E16_2;
	pin R9 = VCCO3;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO6;
	pin R19 = IOB_W16_2;
	pin R20 = IOB_W13_3;
	pin R21 = IOB_W17_0;
	pin R22 = IOB_W17_1;
	pin R23 = IOB_W17_2;
	pin R24 = IOB_W17_3;
	pin R25 = IOB_W18_2;
	pin R26 = IOB_W18_3;
	pin T1 = IOB_E15_3;
	pin T2 = IOB_E15_2;
	pin T3 = IOB_E15_1;
	pin T4 = IOB_E15_0;
	pin T5 = IOB_E14_3;
	pin T6 = IOB_E14_2;
	pin T7 = IOB_E13_2;
	pin T8 = IOB_E13_1;
	pin T9 = VCCO3;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO6;
	pin T19 = IOB_W13_1;
	pin T20 = IOB_W13_2;
	pin T21 = IOB_W14_2;
	pin T22 = IOB_W14_3;
	pin T23 = IOB_W15_0;
	pin T24 = IOB_W15_1;
	pin T25 = IOB_W15_2;
	pin T26 = IOB_W15_3;
	pin U1 = IOB_E12_3;
	pin U2 = VCCO3;
	pin U3 = IOB_E11_3;
	pin U4 = IOB_E11_2;
	pin U5 = IOB_E11_1;
	pin U6 = IOB_E11_0;
	pin U7 = IOB_E13_0;
	pin U8 = VCCO3;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO6;
	pin U20 = IOB_W13_0;
	pin U21 = IOB_W11_0;
	pin U22 = IOB_W11_1;
	pin U23 = IOB_W11_2;
	pin U24 = IOB_W11_3;
	pin U25 = VCCO6;
	pin U26 = IOB_W12_3;
	pin V1 = IOB_E12_2;
	pin V2 = IOB_E10_3;
	pin V3 = IOB_E10_2;
	pin V4 = IOB_E9_3;
	pin V5 = IOB_E9_2;
	pin V6 = IOB_E9_1;
	pin V7 = IOB_E9_0;
	pin V8 = VCCO3;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO4;
	pin V12 = VCCO4;
	pin V13 = VCCO4;
	pin V14 = VCCO5;
	pin V15 = VCCO5;
	pin V16 = VCCO5;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO6;
	pin V20 = IOB_W9_0;
	pin V21 = IOB_W9_1;
	pin V22 = IOB_W9_2;
	pin V23 = IOB_W9_3;
	pin V24 = IOB_W10_2;
	pin V25 = IOB_W10_3;
	pin V26 = IOB_W12_2;
	pin W1 = IOB_E8_3;
	pin W2 = IOB_E8_2;
	pin W3 = IOB_E7_3;
	pin W4 = IOB_E7_2;
	pin W5 = IOB_E7_1;
	pin W6 = IOB_E7_0;
	pin W7 = CCLK;
	pin W8 = VCCINT;
	pin W9 = VCCO4;
	pin W10 = VCCO4;
	pin W11 = NC;
	pin W12 = IOB_S19_1;
	pin W13 = IOB_S19_0;
	pin W14 = IOB_S8_3;
	pin W15 = IOB_S8_2;
	pin W16 = NC;
	pin W17 = VCCO5;
	pin W18 = VCCO5;
	pin W19 = VCCINT;
	pin W20 = M1;
	pin W21 = IOB_W7_0;
	pin W22 = IOB_W7_1;
	pin W23 = IOB_W7_2;
	pin W24 = IOB_W7_3;
	pin W25 = IOB_W8_2;
	pin W26 = IOB_W8_3;
	pin Y1 = IOB_E6_3;
	pin Y2 = VCCO3;
	pin Y3 = IOB_E5_3;
	pin Y4 = IOB_E5_2;
	pin Y5 = IOB_E5_1;
	pin Y6 = IOB_E5_0;
	pin Y7 = GND;
	pin Y8 = IOB_S23_2;
	pin Y9 = IOB_S21_1;
	pin Y10 = NC;
	pin Y11 = NC;
	pin Y12 = NC;
	pin Y13 = IOB_S15_3;
	pin Y14 = IOB_S12_0;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y18 = IOB_S6_2;
	pin Y19 = IOB_S4_1;
	pin Y20 = GND;
	pin Y21 = IOB_W5_0;
	pin Y22 = IOB_W5_1;
	pin Y23 = IOB_W5_2;
	pin Y24 = IOB_W5_3;
	pin Y25 = VCCO6;
	pin Y26 = IOB_W6_3;
	pin AA1 = IOB_E6_2;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = GND;
	pin AA7 = IOB_S25_1;
	pin AA8 = IOB_S25_0;
	pin AA9 = IOB_S21_0;
	pin AA10 = NC;
	pin AA11 = NC;
	pin AA12 = IOB_S20_3;
	pin AA13 = IOB_S15_2;
	pin AA14 = IOB_S12_1;
	pin AA15 = IOB_S7_0;
	pin AA16 = NC;
	pin AA17 = NC;
	pin AA18 = IOB_S6_3;
	pin AA19 = IOB_S2_3;
	pin AA20 = IOB_S2_2;
	pin AA21 = GND;
	pin AA22 = NC;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = IOB_W6_2;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_E4_3;
	pin AB4 = IOB_E4_2;
	pin AB5 = GND;
	pin AB6 = DONE;
	pin AB7 = IOB_S26_1;
	pin AB8 = IOB_S23_1;
	pin AB9 = IOB_S23_0;
	pin AB10 = NC;
	pin AB11 = NC;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S14_3;
	pin AB14 = IOB_S13_0;
	pin AB15 = IOB_S7_1;
	pin AB16 = NC;
	pin AB17 = NC;
	pin AB18 = IOB_S4_3;
	pin AB19 = IOB_S4_2;
	pin AB20 = IOB_S1_2;
	pin AB21 = M2;
	pin AB22 = GND;
	pin AB23 = IOB_W4_2;
	pin AB24 = IOB_W4_3;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_E3_3;
	pin AC2 = IOB_E3_2;
	pin AC3 = IOB_E1_3;
	pin AC4 = GND;
	pin AC5 = PWRDWN_B;
	pin AC6 = IOB_S26_3;
	pin AC7 = IOB_S26_0;
	pin AC8 = IOB_S22_3;
	pin AC9 = NC;
	pin AC10 = NC;
	pin AC11 = NC;
	pin AC12 = IOB_S20_1;
	pin AC13 = IOB_S14_2;
	pin AC14 = IOB_S13_1;
	pin AC15 = IOB_S7_2;
	pin AC16 = NC;
	pin AC17 = NC;
	pin AC18 = NC;
	pin AC19 = IOB_S5_0;
	pin AC20 = IOB_S1_3;
	pin AC21 = IOB_S1_0;
	pin AC22 = M0;
	pin AC23 = GND;
	pin AC24 = IOB_W1_3;
	pin AC25 = IOB_W3_2;
	pin AC26 = IOB_W3_3;
	pin AD1 = IOB_E3_1;
	pin AD2 = IOB_E3_0;
	pin AD3 = GND;
	pin AD4 = IOB_E1_2;
	pin AD5 = NC;
	pin AD6 = IOB_S26_2;
	pin AD7 = VCCO4;
	pin AD8 = IOB_S22_2;
	pin AD9 = NC;
	pin AD10 = VCCO4;
	pin AD11 = GT18_GNDA;
	pin AD12 = IOB_S20_0;
	pin AD13 = IOB_S14_1;
	pin AD14 = IOB_S13_2;
	pin AD15 = IOB_S7_3;
	pin AD16 = GT19_GNDA;
	pin AD17 = VCCO5;
	pin AD18 = NC;
	pin AD19 = IOB_S5_1;
	pin AD20 = VCCO5;
	pin AD21 = IOB_S1_1;
	pin AD22 = NC;
	pin AD23 = IOB_W1_2;
	pin AD24 = GND;
	pin AD25 = IOB_W3_0;
	pin AD26 = IOB_W3_1;
	pin AE1 = IOB_E2_3;
	pin AE2 = VCCAUX;
	pin AE3 = IOB_E1_1;
	pin AE4 = NC;
	pin AE5 = NC;
	pin AE6 = NC;
	pin AE7 = NC;
	pin AE8 = IOB_S22_1;
	pin AE9 = GT18_AVCCAUXRX;
	pin AE10 = GT18_VTRX;
	pin AE11 = GT18_AVCCAUXTX;
	pin AE12 = GT18_VTTX;
	pin AE13 = IOB_S14_0;
	pin AE14 = IOB_S13_3;
	pin AE15 = GT19_AVCCAUXRX;
	pin AE16 = GT19_VTRX;
	pin AE17 = GT19_AVCCAUXTX;
	pin AE18 = GT19_VTTX;
	pin AE19 = IOB_S5_2;
	pin AE20 = NC;
	pin AE21 = NC;
	pin AE22 = NC;
	pin AE23 = NC;
	pin AE24 = IOB_W1_1;
	pin AE25 = VCCAUX;
	pin AE26 = IOB_W2_2;
	pin AF2 = IOB_E2_2;
	pin AF3 = IOB_E1_0;
	pin AF4 = NC;
	pin AF5 = NC;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = IOB_S22_0;
	pin AF9 = GT18_RXN;
	pin AF10 = GT18_RXP;
	pin AF11 = GT18_TXP;
	pin AF12 = GT18_TXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT19_RXN;
	pin AF16 = GT19_RXP;
	pin AF17 = GT19_TXP;
	pin AF18 = GT19_TXN;
	pin AF19 = IOB_S5_3;
	pin AF20 = NC;
	pin AF21 = NC;
	pin AF22 = NC;
	pin AF23 = NC;
	pin AF24 = IOB_W1_0;
	pin AF25 = IOB_W2_3;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp4-fg256
bond BOND38 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N2_0;
	pin A4 = GT6_TXN;
	pin A5 = GT6_TXP;
	pin A6 = GT6_RXP;
	pin A7 = GT6_RXN;
	pin A8 = IOB_N13_0;
	pin A9 = IOB_N14_3;
	pin A10 = GT7_TXN;
	pin A11 = GT7_TXP;
	pin A12 = GT7_RXP;
	pin A13 = GT7_RXN;
	pin A14 = IOB_N25_3;
	pin A15 = IOB_N25_2;
	pin A16 = GND;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = GT6_VTTX;
	pin B5 = GT6_AVCCAUXTX;
	pin B6 = GT6_VTRX;
	pin B7 = GT6_AVCCAUXRX;
	pin B8 = IOB_N13_1;
	pin B9 = IOB_N14_2;
	pin B10 = GT7_VTTX;
	pin B11 = GT7_AVCCAUXTX;
	pin B12 = GT7_VTRX;
	pin B13 = GT7_AVCCAUXRX;
	pin B14 = IOB_N26_2;
	pin B15 = GND;
	pin B16 = VCCAUX;
	pin C1 = HSWAP_EN;
	pin C2 = IOB_N1_3;
	pin C3 = IOB_N1_2;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N4_0;
	pin C6 = GT6_GNDA;
	pin C7 = IOB_N8_0;
	pin C8 = IOB_N13_2;
	pin C9 = IOB_N14_1;
	pin C10 = IOB_N19_3;
	pin C11 = GT7_GNDA;
	pin C12 = IOB_N23_3;
	pin C13 = IOB_N26_3;
	pin C14 = IOB_N26_1;
	pin C15 = IOB_N26_0;
	pin C16 = TMS;
	pin D1 = PROG_B;
	pin D2 = DXP;
	pin D3 = DXN;
	pin D4 = VCCINT;
	pin D5 = IOB_N4_1;
	pin D6 = IOB_N5_2;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N13_3;
	pin D9 = IOB_N14_0;
	pin D10 = IOB_N19_2;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_N23_2;
	pin D13 = VCCINT;
	pin D14 = NC;
	pin D15 = VCCBATT;
	pin D16 = TCK;
	pin E1 = TDI;
	pin E2 = IOB_W40_2;
	pin E3 = IOB_W40_3;
	pin E4 = IOB_W40_1;
	pin E5 = VCCINT;
	pin E6 = IOB_N6_1;
	pin E7 = IOB_N6_0;
	pin E8 = VCCO0;
	pin E9 = VCCO1;
	pin E10 = IOB_N21_3;
	pin E11 = IOB_N21_2;
	pin E12 = VCCINT;
	pin E13 = IOB_E40_1;
	pin E14 = IOB_E40_3;
	pin E15 = IOB_E40_2;
	pin E16 = TDO;
	pin F1 = IOB_W38_2;
	pin F2 = IOB_W38_3;
	pin F3 = IOB_W39_0;
	pin F4 = IOB_W39_1;
	pin F5 = IOB_W40_0;
	pin F6 = GND;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = VCCO1;
	pin F10 = VCCO1;
	pin F11 = GND;
	pin F12 = IOB_E40_0;
	pin F13 = IOB_E39_1;
	pin F14 = IOB_E39_0;
	pin F15 = IOB_E38_3;
	pin F16 = IOB_E38_2;
	pin G1 = IOB_W24_2;
	pin G2 = IOB_W24_3;
	pin G3 = IOB_W37_0;
	pin G4 = IOB_W37_1;
	pin G5 = IOB_W24_1;
	pin G6 = VCCO7;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = VCCO2;
	pin G12 = IOB_E24_1;
	pin G13 = IOB_E37_1;
	pin G14 = IOB_E37_0;
	pin G15 = IOB_E24_3;
	pin G16 = IOB_E24_2;
	pin H1 = IOB_W21_1;
	pin H2 = IOB_W22_2;
	pin H3 = IOB_W22_3;
	pin H4 = IOB_W24_0;
	pin H5 = VCCO7;
	pin H6 = VCCO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCO2;
	pin H12 = VCCO2;
	pin H13 = IOB_E24_0;
	pin H14 = IOB_E22_3;
	pin H15 = IOB_E22_2;
	pin H16 = IOB_E21_1;
	pin J1 = IOB_W21_0;
	pin J2 = IOB_W20_3;
	pin J3 = IOB_W20_2;
	pin J4 = IOB_W19_3;
	pin J5 = VCCO6;
	pin J6 = VCCO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCO3;
	pin J12 = VCCO3;
	pin J13 = IOB_E19_3;
	pin J14 = IOB_E20_2;
	pin J15 = IOB_E20_3;
	pin J16 = IOB_E21_0;
	pin K1 = IOB_W18_3;
	pin K2 = IOB_W18_2;
	pin K3 = IOB_W17_1;
	pin K4 = IOB_W17_0;
	pin K5 = IOB_W19_2;
	pin K6 = VCCO6;
	pin K7 = GND;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = VCCO3;
	pin K12 = IOB_E19_2;
	pin K13 = IOB_E17_0;
	pin K14 = IOB_E17_1;
	pin K15 = IOB_E18_2;
	pin K16 = IOB_E18_3;
	pin L1 = IOB_W4_3;
	pin L2 = IOB_W4_2;
	pin L3 = IOB_W3_3;
	pin L4 = IOB_W3_2;
	pin L5 = IOB_W2_3;
	pin L6 = GND;
	pin L7 = VCCO5;
	pin L8 = VCCO5;
	pin L9 = VCCO4;
	pin L10 = VCCO4;
	pin L11 = GND;
	pin L12 = IOB_E2_3;
	pin L13 = IOB_E3_2;
	pin L14 = IOB_E3_3;
	pin L15 = IOB_E4_2;
	pin L16 = IOB_E4_3;
	pin M1 = IOB_W1_3;
	pin M2 = IOB_W1_1;
	pin M3 = IOB_W1_0;
	pin M4 = IOB_W2_2;
	pin M5 = VCCINT;
	pin M6 = IOB_S6_2;
	pin M7 = IOB_S6_3;
	pin M8 = VCCO5;
	pin M9 = VCCO4;
	pin M10 = IOB_S21_0;
	pin M11 = IOB_S21_1;
	pin M12 = VCCINT;
	pin M13 = IOB_E2_2;
	pin M14 = IOB_E1_0;
	pin M15 = IOB_E1_1;
	pin M16 = IOB_E1_3;
	pin N1 = IOB_W1_2;
	pin N2 = M1;
	pin N3 = M0;
	pin N4 = VCCINT;
	pin N5 = IOB_S4_2;
	pin N6 = IOB_S5_1;
	pin N7 = IOB_S8_2;
	pin N8 = IOB_S13_0;
	pin N9 = IOB_S14_3;
	pin N10 = IOB_S19_1;
	pin N11 = IOB_S22_2;
	pin N12 = IOB_S23_1;
	pin N13 = VCCINT;
	pin N14 = PWRDWN_B;
	pin N15 = CCLK;
	pin N16 = IOB_E1_2;
	pin P1 = M2;
	pin P2 = IOB_S1_0;
	pin P3 = IOB_S1_1;
	pin P4 = IOB_S1_3;
	pin P5 = IOB_S4_3;
	pin P6 = GT19_GNDA;
	pin P7 = IOB_S8_3;
	pin P8 = IOB_S13_1;
	pin P9 = IOB_S14_2;
	pin P10 = IOB_S19_0;
	pin P11 = GT18_GNDA;
	pin P12 = IOB_S23_0;
	pin P13 = IOB_S26_0;
	pin P14 = IOB_S26_2;
	pin P15 = IOB_S26_3;
	pin P16 = DONE;
	pin R1 = VCCAUX;
	pin R2 = GND;
	pin R3 = IOB_S1_2;
	pin R4 = GT19_VTTX;
	pin R5 = GT19_AVCCAUXTX;
	pin R6 = GT19_VTRX;
	pin R7 = GT19_AVCCAUXRX;
	pin R8 = IOB_S13_2;
	pin R9 = IOB_S14_1;
	pin R10 = GT18_VTTX;
	pin R11 = GT18_AVCCAUXTX;
	pin R12 = GT18_VTRX;
	pin R13 = GT18_AVCCAUXRX;
	pin R14 = IOB_S26_1;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin T1 = GND;
	pin T2 = IOB_S2_2;
	pin T3 = IOB_S2_3;
	pin T4 = GT19_TXN;
	pin T5 = GT19_TXP;
	pin T6 = GT19_RXP;
	pin T7 = GT19_RXN;
	pin T8 = IOB_S13_3;
	pin T9 = IOB_S14_0;
	pin T10 = GT18_TXN;
	pin T11 = GT18_TXP;
	pin T12 = GT18_RXP;
	pin T13 = GT18_RXN;
	pin T14 = IOB_S25_0;
	pin T15 = IOB_S25_1;
	pin T16 = GND;
	vref IOB_W2_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp4-fg456
bond BOND39 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = HSWAP_EN;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = GT6_TXN;
	pin A8 = GT6_TXP;
	pin A9 = GT6_RXP;
	pin A10 = GT6_RXN;
	pin A11 = GND;
	pin A12 = VCCAUX;
	pin A13 = GT7_TXN;
	pin A14 = GT7_TXP;
	pin A15 = GT7_RXP;
	pin A16 = GT7_RXN;
	pin A17 = NC;
	pin A18 = NC;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = TMS;
	pin A22 = GND;
	pin B1 = PROG_B;
	pin B2 = VCCAUX;
	pin B3 = NC;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = NC;
	pin B7 = GT6_VTTX;
	pin B8 = GT6_AVCCAUXTX;
	pin B9 = GT6_VTRX;
	pin B10 = GT6_AVCCAUXRX;
	pin B11 = IOB_N8_0;
	pin B12 = IOB_N19_3;
	pin B13 = GT7_VTTX;
	pin B14 = GT7_AVCCAUXTX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXRX;
	pin B17 = NC;
	pin B18 = NC;
	pin B19 = NC;
	pin B20 = NC;
	pin B21 = VCCAUX;
	pin B22 = TCK;
	pin C1 = IOB_W40_2;
	pin C2 = IOB_W40_3;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = DXN;
	pin C6 = NC;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N4_0;
	pin C9 = GT6_GNDA;
	pin C10 = IOB_N8_1;
	pin C11 = IOB_N13_0;
	pin C12 = IOB_N14_3;
	pin C13 = IOB_N19_2;
	pin C14 = GT7_GNDA;
	pin C15 = IOB_N23_3;
	pin C16 = IOB_N25_3;
	pin C17 = NC;
	pin C18 = NC;
	pin C19 = VCCBATT;
	pin C20 = GND;
	pin C21 = IOB_E40_3;
	pin C22 = IOB_E40_2;
	pin D1 = IOB_W40_0;
	pin D2 = IOB_W40_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_3;
	pin D6 = IOB_N1_2;
	pin D7 = IOB_N2_1;
	pin D8 = IOB_N4_1;
	pin D9 = IOB_N6_1;
	pin D10 = IOB_N6_0;
	pin D11 = IOB_N13_1;
	pin D12 = IOB_N14_2;
	pin D13 = IOB_N21_3;
	pin D14 = IOB_N21_2;
	pin D15 = IOB_N23_2;
	pin D16 = IOB_N25_2;
	pin D17 = IOB_N26_1;
	pin D18 = IOB_N26_0;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E40_1;
	pin D22 = IOB_E40_0;
	pin E1 = IOB_W38_2;
	pin E2 = IOB_W38_3;
	pin E3 = IOB_W39_0;
	pin E4 = IOB_W39_1;
	pin E5 = GND;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N1_0;
	pin E8 = IOB_N4_2;
	pin E9 = IOB_N5_2;
	pin E10 = IOB_N7_2;
	pin E11 = IOB_N13_2;
	pin E12 = IOB_N14_1;
	pin E13 = IOB_N20_1;
	pin E14 = IOB_N22_1;
	pin E15 = IOB_N23_1;
	pin E16 = IOB_N26_3;
	pin E17 = IOB_N26_2;
	pin E18 = GND;
	pin E19 = IOB_E39_1;
	pin E20 = IOB_E39_0;
	pin E21 = IOB_E38_3;
	pin E22 = IOB_E38_2;
	pin F1 = IOB_W36_2;
	pin F2 = IOB_W36_3;
	pin F3 = IOB_W37_0;
	pin F4 = IOB_W37_1;
	pin F5 = IOB_W34_3;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = IOB_N5_3;
	pin F10 = IOB_N7_3;
	pin F11 = IOB_N13_3;
	pin F12 = IOB_N14_0;
	pin F13 = IOB_N20_0;
	pin F14 = IOB_N22_0;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = IOB_E34_3;
	pin F19 = IOB_E37_1;
	pin F20 = IOB_E37_0;
	pin F21 = IOB_E36_3;
	pin F22 = IOB_E36_2;
	pin G1 = IOB_W32_2;
	pin G2 = IOB_W32_3;
	pin G3 = IOB_W33_0;
	pin G4 = IOB_W33_1;
	pin G5 = IOB_W34_2;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = IOB_E34_2;
	pin G19 = IOB_E33_1;
	pin G20 = IOB_E33_0;
	pin G21 = IOB_E32_3;
	pin G22 = IOB_E32_2;
	pin H1 = IOB_W30_2;
	pin H2 = IOB_W30_3;
	pin H3 = IOB_W32_0;
	pin H4 = IOB_W32_1;
	pin H5 = IOB_W29_1;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E29_1;
	pin H19 = IOB_E32_1;
	pin H20 = IOB_E32_0;
	pin H21 = IOB_E30_3;
	pin H22 = IOB_E30_2;
	pin J1 = IOB_W28_0;
	pin J2 = IOB_W28_1;
	pin J3 = IOB_W28_2;
	pin J4 = IOB_W28_3;
	pin J5 = IOB_W26_3;
	pin J6 = IOB_W29_0;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E29_0;
	pin J18 = IOB_E26_3;
	pin J19 = IOB_E28_3;
	pin J20 = IOB_E28_2;
	pin J21 = IOB_E28_1;
	pin J22 = IOB_E28_0;
	pin K1 = IOB_W24_2;
	pin K2 = IOB_W24_3;
	pin K3 = IOB_W25_0;
	pin K4 = IOB_W25_1;
	pin K5 = IOB_W26_2;
	pin K6 = IOB_W24_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E24_1;
	pin K18 = IOB_E26_2;
	pin K19 = IOB_E25_1;
	pin K20 = IOB_E25_0;
	pin K21 = IOB_E24_3;
	pin K22 = IOB_E24_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W21_0;
	pin L3 = IOB_W21_1;
	pin L4 = IOB_W22_2;
	pin L5 = IOB_W22_3;
	pin L6 = IOB_W24_0;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E24_0;
	pin L18 = IOB_E22_3;
	pin L19 = IOB_E22_2;
	pin L20 = IOB_E21_1;
	pin L21 = IOB_E21_0;
	pin L22 = GND;
	pin M1 = GND;
	pin M2 = IOB_W20_3;
	pin M3 = IOB_W20_2;
	pin M4 = IOB_W19_3;
	pin M5 = IOB_W19_2;
	pin M6 = IOB_W18_3;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E18_3;
	pin M18 = IOB_E19_2;
	pin M19 = IOB_E19_3;
	pin M20 = IOB_E20_2;
	pin M21 = IOB_E20_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W17_1;
	pin N2 = IOB_W17_0;
	pin N3 = IOB_W16_3;
	pin N4 = IOB_W16_2;
	pin N5 = IOB_W15_3;
	pin N6 = IOB_W18_2;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E18_2;
	pin N18 = IOB_E15_3;
	pin N19 = IOB_E16_2;
	pin N20 = IOB_E16_3;
	pin N21 = IOB_E17_0;
	pin N22 = IOB_E17_1;
	pin P1 = IOB_W14_3;
	pin P2 = IOB_W14_2;
	pin P3 = IOB_W13_1;
	pin P4 = IOB_W13_0;
	pin P5 = IOB_W15_2;
	pin P6 = IOB_W12_3;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E12_3;
	pin P18 = IOB_E15_2;
	pin P19 = IOB_E13_0;
	pin P20 = IOB_E13_1;
	pin P21 = IOB_E14_2;
	pin P22 = IOB_E14_3;
	pin R1 = IOB_W11_3;
	pin R2 = IOB_W11_2;
	pin R3 = IOB_W10_3;
	pin R4 = IOB_W10_2;
	pin R5 = IOB_W12_2;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E12_2;
	pin R19 = IOB_E10_2;
	pin R20 = IOB_E10_3;
	pin R21 = IOB_E11_2;
	pin R22 = IOB_E11_3;
	pin T1 = IOB_W9_1;
	pin T2 = IOB_W9_0;
	pin T3 = IOB_W8_3;
	pin T4 = IOB_W8_2;
	pin T5 = IOB_W7_3;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = IOB_E7_3;
	pin T19 = IOB_E8_2;
	pin T20 = IOB_E8_3;
	pin T21 = IOB_E9_0;
	pin T22 = IOB_E9_1;
	pin U1 = IOB_W6_3;
	pin U2 = IOB_W6_2;
	pin U3 = IOB_W5_1;
	pin U4 = IOB_W5_0;
	pin U5 = IOB_W7_2;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = IOB_S5_0;
	pin U10 = IOB_S7_0;
	pin U11 = IOB_S13_0;
	pin U12 = IOB_S14_3;
	pin U13 = IOB_S20_3;
	pin U14 = IOB_S22_3;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = IOB_E7_2;
	pin U19 = IOB_E5_0;
	pin U20 = IOB_E5_1;
	pin U21 = IOB_E6_2;
	pin U22 = IOB_E6_3;
	pin V1 = IOB_W4_3;
	pin V2 = IOB_W4_2;
	pin V3 = IOB_W3_3;
	pin V4 = IOB_W3_2;
	pin V5 = GND;
	pin V6 = IOB_S1_2;
	pin V7 = IOB_S1_3;
	pin V8 = IOB_S4_1;
	pin V9 = IOB_S5_1;
	pin V10 = IOB_S7_1;
	pin V11 = IOB_S13_1;
	pin V12 = IOB_S14_2;
	pin V13 = IOB_S20_2;
	pin V14 = IOB_S22_2;
	pin V15 = IOB_S23_2;
	pin V16 = IOB_S26_0;
	pin V17 = IOB_S26_1;
	pin V18 = GND;
	pin V19 = IOB_E3_2;
	pin V20 = IOB_E3_3;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W2_3;
	pin W2 = IOB_W2_2;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S1_0;
	pin W6 = IOB_S1_1;
	pin W7 = IOB_S2_2;
	pin W8 = IOB_S4_2;
	pin W9 = IOB_S6_2;
	pin W10 = IOB_S6_3;
	pin W11 = IOB_S13_2;
	pin W12 = IOB_S14_1;
	pin W13 = IOB_S21_0;
	pin W14 = IOB_S21_1;
	pin W15 = IOB_S23_1;
	pin W16 = IOB_S25_1;
	pin W17 = IOB_S26_2;
	pin W18 = IOB_S26_3;
	pin W19 = GND;
	pin W20 = CCLK;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = M0;
	pin Y5 = M2;
	pin Y6 = NC;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S4_3;
	pin Y9 = GT19_GNDA;
	pin Y10 = IOB_S8_2;
	pin Y11 = IOB_S13_3;
	pin Y12 = IOB_S14_0;
	pin Y13 = IOB_S19_1;
	pin Y14 = GT18_GNDA;
	pin Y15 = IOB_S23_0;
	pin Y16 = IOB_S25_0;
	pin Y17 = NC;
	pin Y18 = DONE;
	pin Y19 = PWRDWN_B;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = IOB_W1_1;
	pin AA2 = VCCAUX;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = NC;
	pin AA7 = GT19_VTTX;
	pin AA8 = GT19_AVCCAUXTX;
	pin AA9 = GT19_VTRX;
	pin AA10 = GT19_AVCCAUXRX;
	pin AA11 = IOB_S8_3;
	pin AA12 = IOB_S19_0;
	pin AA13 = GT18_VTTX;
	pin AA14 = GT18_AVCCAUXTX;
	pin AA15 = GT18_VTRX;
	pin AA16 = GT18_AVCCAUXRX;
	pin AA17 = NC;
	pin AA18 = NC;
	pin AA19 = NC;
	pin AA20 = NC;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E1_1;
	pin AB1 = GND;
	pin AB2 = IOB_W1_0;
	pin AB3 = NC;
	pin AB4 = NC;
	pin AB5 = NC;
	pin AB6 = NC;
	pin AB7 = GT19_TXN;
	pin AB8 = GT19_TXP;
	pin AB9 = GT19_RXP;
	pin AB10 = GT19_RXN;
	pin AB11 = VCCAUX;
	pin AB12 = GND;
	pin AB13 = GT18_TXN;
	pin AB14 = GT18_TXP;
	pin AB15 = GT18_RXP;
	pin AB16 = GT18_RXN;
	pin AB17 = NC;
	pin AB18 = NC;
	pin AB19 = NC;
	pin AB20 = NC;
	pin AB21 = IOB_E1_0;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S8_3;
	vref IOB_S19_0;
	vref IOB_S21_0;
	vref IOB_S22_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N8_0;
	vref IOB_N19_3;
	vref IOB_N21_3;
	vref IOB_N25_3;
}

// xc2vp7-ff672
bond BOND40 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = IOB_E40_1;
	pin A3 = IOB_N40_1;
	pin A4 = GT9_RXN;
	pin A5 = GT9_RXP;
	pin A6 = GT9_TXP;
	pin A7 = GT9_TXN;
	pin A8 = IOB_N36_3;
	pin A9 = GT7_RXN;
	pin A10 = GT7_RXP;
	pin A11 = GT7_TXP;
	pin A12 = GT7_TXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT6_RXN;
	pin A16 = GT6_RXP;
	pin A17 = GT6_TXP;
	pin A18 = GT6_TXN;
	pin A19 = IOB_N5_0;
	pin A20 = GT4_RXN;
	pin A21 = GT4_RXP;
	pin A22 = GT4_TXP;
	pin A23 = GT4_TXN;
	pin A24 = IOB_N1_2;
	pin A25 = IOB_W40_1;
	pin B1 = IOB_E40_0;
	pin B2 = VCCAUX;
	pin B3 = IOB_N40_0;
	pin B4 = GT9_AVCCAUXRX;
	pin B5 = GT9_VTRX;
	pin B6 = GT9_AVCCAUXTX;
	pin B7 = GT9_VTTX;
	pin B8 = IOB_N36_2;
	pin B9 = GT7_AVCCAUXRX;
	pin B10 = GT7_VTRX;
	pin B11 = GT7_AVCCAUXTX;
	pin B12 = GT7_VTTX;
	pin B13 = IOB_N21_3;
	pin B14 = IOB_N20_0;
	pin B15 = GT6_AVCCAUXRX;
	pin B16 = GT6_VTRX;
	pin B17 = GT6_AVCCAUXTX;
	pin B18 = GT6_VTTX;
	pin B19 = IOB_N5_1;
	pin B20 = GT4_AVCCAUXRX;
	pin B21 = GT4_VTRX;
	pin B22 = GT4_AVCCAUXTX;
	pin B23 = GT4_VTTX;
	pin B24 = IOB_N1_3;
	pin B25 = VCCAUX;
	pin B26 = IOB_W40_0;
	pin C1 = IOB_E39_0;
	pin C2 = IOB_E39_1;
	pin C3 = GND;
	pin C4 = IOB_E40_3;
	pin C5 = GT9_GNDA;
	pin C6 = IOB_N40_3;
	pin C7 = VCCO1;
	pin C8 = IOB_N36_1;
	pin C9 = IOB_N34_1;
	pin C10 = VCCO1;
	pin C11 = GT7_GNDA;
	pin C12 = IOB_N27_3;
	pin C13 = IOB_N21_2;
	pin C14 = IOB_N20_1;
	pin C15 = IOB_N14_0;
	pin C16 = GT6_GNDA;
	pin C17 = VCCO0;
	pin C18 = IOB_N7_2;
	pin C19 = IOB_N5_2;
	pin C20 = VCCO0;
	pin C21 = IOB_N1_0;
	pin C22 = GT4_GNDA;
	pin C23 = IOB_W40_3;
	pin C24 = GND;
	pin C25 = IOB_W39_1;
	pin C26 = IOB_W39_0;
	pin D1 = IOB_E38_2;
	pin D2 = IOB_E38_3;
	pin D3 = IOB_E40_2;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = IOB_N40_2;
	pin D7 = IOB_N39_3;
	pin D8 = IOB_N36_0;
	pin D9 = IOB_N34_0;
	pin D10 = IOB_N29_1;
	pin D11 = IOB_N28_3;
	pin D12 = IOB_N27_2;
	pin D13 = IOB_N21_1;
	pin D14 = IOB_N20_2;
	pin D15 = IOB_N14_1;
	pin D16 = IOB_N13_0;
	pin D17 = IOB_N12_2;
	pin D18 = IOB_N7_3;
	pin D19 = IOB_N5_3;
	pin D20 = IOB_N2_0;
	pin D21 = IOB_N1_1;
	pin D22 = PROG_B;
	pin D23 = GND;
	pin D24 = IOB_W40_2;
	pin D25 = IOB_W38_3;
	pin D26 = IOB_W38_2;
	pin E1 = IOB_E37_0;
	pin E2 = IOB_E37_1;
	pin E3 = IOB_E38_0;
	pin E4 = IOB_E38_1;
	pin E5 = GND;
	pin E6 = VCCBATT;
	pin E7 = IOB_N39_2;
	pin E8 = IOB_N37_2;
	pin E9 = IOB_N37_3;
	pin E10 = IOB_N29_0;
	pin E11 = IOB_N28_2;
	pin E12 = IOB_N27_1;
	pin E13 = IOB_N21_0;
	pin E14 = IOB_N20_3;
	pin E15 = IOB_N14_2;
	pin E16 = IOB_N13_1;
	pin E17 = IOB_N12_3;
	pin E18 = IOB_N4_0;
	pin E19 = IOB_N4_1;
	pin E20 = IOB_N2_1;
	pin E21 = HSWAP_EN;
	pin E22 = GND;
	pin E23 = IOB_W38_1;
	pin E24 = IOB_W38_0;
	pin E25 = IOB_W37_1;
	pin E26 = IOB_W37_0;
	pin F1 = IOB_E35_1;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = GND;
	pin F7 = TMS;
	pin F8 = IOB_N37_1;
	pin F9 = IOB_N35_3;
	pin F10 = IOB_N33_2;
	pin F11 = IOB_N33_3;
	pin F12 = IOB_N27_0;
	pin F13 = IOB_N22_1;
	pin F14 = IOB_N19_2;
	pin F15 = IOB_N14_3;
	pin F16 = IOB_N8_0;
	pin F17 = IOB_N8_1;
	pin F18 = IOB_N6_0;
	pin F19 = IOB_N4_2;
	pin F20 = DXP;
	pin F21 = GND;
	pin F22 = NC;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = IOB_W35_1;
	pin G1 = IOB_E35_0;
	pin G2 = VCCO2;
	pin G3 = IOB_E36_0;
	pin G4 = IOB_E36_1;
	pin G5 = IOB_E36_2;
	pin G6 = IOB_E36_3;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N35_2;
	pin G10 = IOB_N34_2;
	pin G11 = IOB_N29_2;
	pin G12 = IOB_N29_3;
	pin G13 = IOB_N22_0;
	pin G14 = IOB_N19_3;
	pin G15 = IOB_N12_0;
	pin G16 = IOB_N12_1;
	pin G17 = IOB_N7_1;
	pin G18 = IOB_N6_1;
	pin G19 = DXN;
	pin G20 = GND;
	pin G21 = IOB_W36_3;
	pin G22 = IOB_W36_2;
	pin G23 = IOB_W36_1;
	pin G24 = IOB_W36_0;
	pin G25 = VCCO7;
	pin G26 = IOB_W35_0;
	pin H1 = IOB_E33_0;
	pin H2 = IOB_E33_1;
	pin H3 = IOB_E34_0;
	pin H4 = IOB_E34_1;
	pin H5 = IOB_E34_2;
	pin H6 = IOB_E34_3;
	pin H7 = TDO;
	pin H8 = VCCINT;
	pin H9 = VCCO1;
	pin H10 = VCCO1;
	pin H11 = IOB_N34_3;
	pin H12 = IOB_N26_2;
	pin H13 = IOB_N26_3;
	pin H14 = IOB_N15_0;
	pin H15 = IOB_N15_1;
	pin H16 = IOB_N7_0;
	pin H17 = VCCO0;
	pin H18 = VCCO0;
	pin H19 = VCCINT;
	pin H20 = TDI;
	pin H21 = IOB_W34_3;
	pin H22 = IOB_W34_2;
	pin H23 = IOB_W34_1;
	pin H24 = IOB_W34_0;
	pin H25 = IOB_W33_1;
	pin H26 = IOB_W33_0;
	pin J1 = IOB_E29_1;
	pin J2 = IOB_E31_0;
	pin J3 = IOB_E31_1;
	pin J4 = IOB_E32_0;
	pin J5 = IOB_E32_1;
	pin J6 = IOB_E32_2;
	pin J7 = IOB_E32_3;
	pin J8 = VCCO2;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = VCCO0;
	pin J15 = VCCO0;
	pin J16 = VCCO0;
	pin J17 = VCCINT;
	pin J18 = VCCINT;
	pin J19 = VCCO7;
	pin J20 = IOB_W32_3;
	pin J21 = IOB_W32_2;
	pin J22 = IOB_W32_1;
	pin J23 = IOB_W32_0;
	pin J24 = IOB_W31_1;
	pin J25 = IOB_W31_0;
	pin J26 = IOB_W29_1;
	pin K1 = IOB_E29_0;
	pin K2 = VCCO2;
	pin K3 = IOB_E30_0;
	pin K4 = IOB_E30_1;
	pin K5 = IOB_E30_2;
	pin K6 = IOB_E30_3;
	pin K7 = IOB_E28_3;
	pin K8 = VCCO2;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = VCCO7;
	pin K20 = IOB_W28_3;
	pin K21 = IOB_W30_3;
	pin K22 = IOB_W30_2;
	pin K23 = IOB_W30_1;
	pin K24 = IOB_W30_0;
	pin K25 = VCCO7;
	pin K26 = IOB_W29_0;
	pin L1 = IOB_E26_0;
	pin L2 = IOB_E26_1;
	pin L3 = IOB_E26_2;
	pin L4 = IOB_E26_3;
	pin L5 = IOB_E27_0;
	pin L6 = IOB_E27_1;
	pin L7 = IOB_E28_1;
	pin L8 = IOB_E28_2;
	pin L9 = VCCO2;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO7;
	pin L19 = IOB_W28_2;
	pin L20 = IOB_W28_1;
	pin L21 = IOB_W27_1;
	pin L22 = IOB_W27_0;
	pin L23 = IOB_W26_3;
	pin L24 = IOB_W26_2;
	pin L25 = IOB_W26_1;
	pin L26 = IOB_W26_0;
	pin M1 = IOB_E23_0;
	pin M2 = IOB_E23_1;
	pin M3 = IOB_E24_0;
	pin M4 = IOB_E24_1;
	pin M5 = IOB_E24_2;
	pin M6 = IOB_E24_3;
	pin M7 = IOB_E28_0;
	pin M8 = IOB_E25_1;
	pin M9 = VCCO2;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = VCCO7;
	pin M19 = IOB_W25_1;
	pin M20 = IOB_W28_0;
	pin M21 = IOB_W24_3;
	pin M22 = IOB_W24_2;
	pin M23 = IOB_W24_1;
	pin M24 = IOB_W24_0;
	pin M25 = IOB_W23_1;
	pin M26 = IOB_W23_0;
	pin N1 = VCCAUX;
	pin N2 = IOB_E21_0;
	pin N3 = IOB_E21_1;
	pin N4 = IOB_E22_0;
	pin N5 = IOB_E22_1;
	pin N6 = IOB_E22_2;
	pin N7 = IOB_E22_3;
	pin N8 = IOB_E25_0;
	pin N9 = VCCO2;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCO7;
	pin N19 = IOB_W25_0;
	pin N20 = IOB_W22_3;
	pin N21 = IOB_W22_2;
	pin N22 = IOB_W22_1;
	pin N23 = IOB_W22_0;
	pin N24 = IOB_W21_1;
	pin N25 = IOB_W21_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_E20_3;
	pin P3 = IOB_E20_2;
	pin P4 = IOB_E19_3;
	pin P5 = IOB_E19_2;
	pin P6 = IOB_E19_1;
	pin P7 = IOB_E19_0;
	pin P8 = IOB_E16_3;
	pin P9 = VCCO3;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = VCCO6;
	pin P19 = IOB_W16_3;
	pin P20 = IOB_W19_0;
	pin P21 = IOB_W19_1;
	pin P22 = IOB_W19_2;
	pin P23 = IOB_W19_3;
	pin P24 = IOB_W20_2;
	pin P25 = IOB_W20_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_E18_3;
	pin R2 = IOB_E18_2;
	pin R3 = IOB_E17_3;
	pin R4 = IOB_E17_2;
	pin R5 = IOB_E17_1;
	pin R6 = IOB_E17_0;
	pin R7 = IOB_E13_3;
	pin R8 = IOB_E16_2;
	pin R9 = VCCO3;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCO6;
	pin R19 = IOB_W16_2;
	pin R20 = IOB_W13_3;
	pin R21 = IOB_W17_0;
	pin R22 = IOB_W17_1;
	pin R23 = IOB_W17_2;
	pin R24 = IOB_W17_3;
	pin R25 = IOB_W18_2;
	pin R26 = IOB_W18_3;
	pin T1 = IOB_E15_3;
	pin T2 = IOB_E15_2;
	pin T3 = IOB_E15_1;
	pin T4 = IOB_E15_0;
	pin T5 = IOB_E14_3;
	pin T6 = IOB_E14_2;
	pin T7 = IOB_E13_2;
	pin T8 = IOB_E13_1;
	pin T9 = VCCO3;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO6;
	pin T19 = IOB_W13_1;
	pin T20 = IOB_W13_2;
	pin T21 = IOB_W14_2;
	pin T22 = IOB_W14_3;
	pin T23 = IOB_W15_0;
	pin T24 = IOB_W15_1;
	pin T25 = IOB_W15_2;
	pin T26 = IOB_W15_3;
	pin U1 = IOB_E12_3;
	pin U2 = VCCO3;
	pin U3 = IOB_E11_3;
	pin U4 = IOB_E11_2;
	pin U5 = IOB_E11_1;
	pin U6 = IOB_E11_0;
	pin U7 = IOB_E13_0;
	pin U8 = VCCO3;
	pin U9 = VCCINT;
	pin U10 = GND;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = VCCO6;
	pin U20 = IOB_W13_0;
	pin U21 = IOB_W11_0;
	pin U22 = IOB_W11_1;
	pin U23 = IOB_W11_2;
	pin U24 = IOB_W11_3;
	pin U25 = VCCO6;
	pin U26 = IOB_W12_3;
	pin V1 = IOB_E12_2;
	pin V2 = IOB_E10_3;
	pin V3 = IOB_E10_2;
	pin V4 = IOB_E9_3;
	pin V5 = IOB_E9_2;
	pin V6 = IOB_E9_1;
	pin V7 = IOB_E9_0;
	pin V8 = VCCO3;
	pin V9 = VCCINT;
	pin V10 = VCCINT;
	pin V11 = VCCO4;
	pin V12 = VCCO4;
	pin V13 = VCCO4;
	pin V14 = VCCO5;
	pin V15 = VCCO5;
	pin V16 = VCCO5;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = VCCO6;
	pin V20 = IOB_W9_0;
	pin V21 = IOB_W9_1;
	pin V22 = IOB_W9_2;
	pin V23 = IOB_W9_3;
	pin V24 = IOB_W10_2;
	pin V25 = IOB_W10_3;
	pin V26 = IOB_W12_2;
	pin W1 = IOB_E8_3;
	pin W2 = IOB_E8_2;
	pin W3 = IOB_E7_3;
	pin W4 = IOB_E7_2;
	pin W5 = IOB_E7_1;
	pin W6 = IOB_E7_0;
	pin W7 = CCLK;
	pin W8 = VCCINT;
	pin W9 = VCCO4;
	pin W10 = VCCO4;
	pin W11 = IOB_S34_0;
	pin W12 = IOB_S26_1;
	pin W13 = IOB_S26_0;
	pin W14 = IOB_S15_3;
	pin W15 = IOB_S15_2;
	pin W16 = IOB_S7_3;
	pin W17 = VCCO5;
	pin W18 = VCCO5;
	pin W19 = VCCINT;
	pin W20 = M1;
	pin W21 = IOB_W7_0;
	pin W22 = IOB_W7_1;
	pin W23 = IOB_W7_2;
	pin W24 = IOB_W7_3;
	pin W25 = IOB_W8_2;
	pin W26 = IOB_W8_3;
	pin Y1 = IOB_E6_3;
	pin Y2 = VCCO3;
	pin Y3 = IOB_E5_3;
	pin Y4 = IOB_E5_2;
	pin Y5 = IOB_E5_1;
	pin Y6 = IOB_E5_0;
	pin Y7 = GND;
	pin Y8 = IOB_S37_2;
	pin Y9 = IOB_S35_1;
	pin Y10 = IOB_S34_1;
	pin Y11 = IOB_S29_1;
	pin Y12 = IOB_S29_0;
	pin Y13 = IOB_S22_3;
	pin Y14 = IOB_S19_0;
	pin Y15 = IOB_S12_3;
	pin Y16 = IOB_S12_2;
	pin Y17 = IOB_S7_2;
	pin Y18 = IOB_S6_2;
	pin Y19 = IOB_S4_1;
	pin Y20 = GND;
	pin Y21 = IOB_W5_0;
	pin Y22 = IOB_W5_1;
	pin Y23 = IOB_W5_2;
	pin Y24 = IOB_W5_3;
	pin Y25 = VCCO6;
	pin Y26 = IOB_W6_3;
	pin AA1 = IOB_E6_2;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = NC;
	pin AA6 = GND;
	pin AA7 = IOB_S39_1;
	pin AA8 = IOB_S39_0;
	pin AA9 = IOB_S35_0;
	pin AA10 = IOB_S33_1;
	pin AA11 = IOB_S33_0;
	pin AA12 = IOB_S27_3;
	pin AA13 = IOB_S22_2;
	pin AA14 = IOB_S19_1;
	pin AA15 = IOB_S14_0;
	pin AA16 = IOB_S8_3;
	pin AA17 = IOB_S8_2;
	pin AA18 = IOB_S6_3;
	pin AA19 = IOB_S2_3;
	pin AA20 = IOB_S2_2;
	pin AA21 = GND;
	pin AA22 = NC;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = IOB_W6_2;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_E4_3;
	pin AB4 = IOB_E4_2;
	pin AB5 = GND;
	pin AB6 = DONE;
	pin AB7 = IOB_S40_1;
	pin AB8 = IOB_S37_1;
	pin AB9 = IOB_S37_0;
	pin AB10 = IOB_S29_3;
	pin AB11 = IOB_S28_1;
	pin AB12 = IOB_S27_2;
	pin AB13 = IOB_S21_3;
	pin AB14 = IOB_S20_0;
	pin AB15 = IOB_S14_1;
	pin AB16 = IOB_S13_2;
	pin AB17 = IOB_S12_0;
	pin AB18 = IOB_S4_3;
	pin AB19 = IOB_S4_2;
	pin AB20 = IOB_S1_2;
	pin AB21 = M2;
	pin AB22 = GND;
	pin AB23 = IOB_W4_2;
	pin AB24 = IOB_W4_3;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = IOB_E3_3;
	pin AC2 = IOB_E3_2;
	pin AC3 = IOB_E1_3;
	pin AC4 = GND;
	pin AC5 = PWRDWN_B;
	pin AC6 = IOB_S40_3;
	pin AC7 = IOB_S40_0;
	pin AC8 = IOB_S36_3;
	pin AC9 = IOB_S34_3;
	pin AC10 = IOB_S29_2;
	pin AC11 = IOB_S28_0;
	pin AC12 = IOB_S27_1;
	pin AC13 = IOB_S21_2;
	pin AC14 = IOB_S20_1;
	pin AC15 = IOB_S14_2;
	pin AC16 = IOB_S13_3;
	pin AC17 = IOB_S12_1;
	pin AC18 = IOB_S7_0;
	pin AC19 = IOB_S5_0;
	pin AC20 = IOB_S1_3;
	pin AC21 = IOB_S1_0;
	pin AC22 = M0;
	pin AC23 = GND;
	pin AC24 = IOB_W1_3;
	pin AC25 = IOB_W3_2;
	pin AC26 = IOB_W3_3;
	pin AD1 = IOB_E3_1;
	pin AD2 = IOB_E3_0;
	pin AD3 = GND;
	pin AD4 = IOB_E1_2;
	pin AD5 = GT16_GNDA;
	pin AD6 = IOB_S40_2;
	pin AD7 = VCCO4;
	pin AD8 = IOB_S36_2;
	pin AD9 = IOB_S34_2;
	pin AD10 = VCCO4;
	pin AD11 = GT18_GNDA;
	pin AD12 = IOB_S27_0;
	pin AD13 = IOB_S21_1;
	pin AD14 = IOB_S20_2;
	pin AD15 = IOB_S14_3;
	pin AD16 = GT19_GNDA;
	pin AD17 = VCCO5;
	pin AD18 = IOB_S7_1;
	pin AD19 = IOB_S5_1;
	pin AD20 = VCCO5;
	pin AD21 = IOB_S1_1;
	pin AD22 = GT21_GNDA;
	pin AD23 = IOB_W1_2;
	pin AD24 = GND;
	pin AD25 = IOB_W3_0;
	pin AD26 = IOB_W3_1;
	pin AE1 = IOB_E2_3;
	pin AE2 = VCCAUX;
	pin AE3 = IOB_E1_1;
	pin AE4 = GT16_AVCCAUXRX;
	pin AE5 = GT16_VTRX;
	pin AE6 = GT16_AVCCAUXTX;
	pin AE7 = GT16_VTTX;
	pin AE8 = IOB_S36_1;
	pin AE9 = GT18_AVCCAUXRX;
	pin AE10 = GT18_VTRX;
	pin AE11 = GT18_AVCCAUXTX;
	pin AE12 = GT18_VTTX;
	pin AE13 = IOB_S21_0;
	pin AE14 = IOB_S20_3;
	pin AE15 = GT19_AVCCAUXRX;
	pin AE16 = GT19_VTRX;
	pin AE17 = GT19_AVCCAUXTX;
	pin AE18 = GT19_VTTX;
	pin AE19 = IOB_S5_2;
	pin AE20 = GT21_AVCCAUXRX;
	pin AE21 = GT21_VTRX;
	pin AE22 = GT21_AVCCAUXTX;
	pin AE23 = GT21_VTTX;
	pin AE24 = IOB_W1_1;
	pin AE25 = VCCAUX;
	pin AE26 = IOB_W2_2;
	pin AF2 = IOB_E2_2;
	pin AF3 = IOB_E1_0;
	pin AF4 = GT16_RXN;
	pin AF5 = GT16_RXP;
	pin AF6 = GT16_TXP;
	pin AF7 = GT16_TXN;
	pin AF8 = IOB_S36_0;
	pin AF9 = GT18_RXN;
	pin AF10 = GT18_RXP;
	pin AF11 = GT18_TXP;
	pin AF12 = GT18_TXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT19_RXN;
	pin AF16 = GT19_RXP;
	pin AF17 = GT19_TXP;
	pin AF18 = GT19_TXN;
	pin AF19 = IOB_S5_3;
	pin AF20 = GT21_RXN;
	pin AF21 = GT21_RXP;
	pin AF22 = GT21_TXP;
	pin AF23 = GT21_TXN;
	pin AF24 = IOB_W1_0;
	pin AF25 = IOB_W2_3;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S15_3;
	vref IOB_S26_0;
	vref IOB_S28_0;
	vref IOB_S35_0;
	vref IOB_S36_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N15_0;
	vref IOB_N26_3;
	vref IOB_N28_3;
	vref IOB_N35_3;
	vref IOB_N39_3;
}

// xc2vp7-ff896
bond BOND41 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = IOB_E40_3;
	pin A4 = GT9_RXN;
	pin A5 = GT9_RXP;
	pin A6 = GT9_TXP;
	pin A7 = GT9_TXN;
	pin A8 = IOB_N29_3;
	pin A9 = GND;
	pin A10 = NC;
	pin A11 = GT7_RXN;
	pin A12 = GT7_RXP;
	pin A13 = GT7_TXP;
	pin A14 = GT7_TXN;
	pin A15 = VCCAUX;
	pin A16 = VCCAUX;
	pin A17 = GT6_RXN;
	pin A18 = GT6_RXP;
	pin A19 = GT6_TXP;
	pin A20 = GT6_TXN;
	pin A21 = NC;
	pin A22 = GND;
	pin A23 = IOB_N12_0;
	pin A24 = GT4_RXN;
	pin A25 = GT4_RXP;
	pin A26 = GT4_TXP;
	pin A27 = GT4_TXN;
	pin A28 = IOB_W40_3;
	pin A29 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_E40_2;
	pin B4 = GT9_AVCCAUXRX;
	pin B5 = GT9_VTRX;
	pin B6 = GT9_AVCCAUXTX;
	pin B7 = GT9_VTTX;
	pin B8 = IOB_N29_2;
	pin B9 = NC;
	pin B10 = NC;
	pin B11 = GT7_AVCCAUXRX;
	pin B12 = GT7_VTRX;
	pin B13 = GT7_AVCCAUXTX;
	pin B14 = GT7_VTTX;
	pin B15 = IOB_N21_1;
	pin B16 = IOB_N20_2;
	pin B17 = GT6_AVCCAUXRX;
	pin B18 = GT6_VTRX;
	pin B19 = GT6_AVCCAUXTX;
	pin B20 = GT6_VTTX;
	pin B21 = NC;
	pin B22 = NC;
	pin B23 = IOB_N12_1;
	pin B24 = GT4_AVCCAUXRX;
	pin B25 = GT4_VTRX;
	pin B26 = GT4_AVCCAUXTX;
	pin B27 = GT4_VTTX;
	pin B28 = IOB_W40_2;
	pin B29 = GND;
	pin B30 = VCCAUX;
	pin C1 = IOB_E38_2;
	pin C2 = IOB_E38_3;
	pin C3 = GND;
	pin C4 = IOB_E37_1;
	pin C5 = IOB_E39_1;
	pin C6 = GT9_GNDA;
	pin C7 = IOB_N36_3;
	pin C8 = IOB_N34_3;
	pin C9 = NC;
	pin C10 = NC;
	pin C11 = NC;
	pin C12 = GT7_GNDA;
	pin C13 = IOB_N27_3;
	pin C14 = GND;
	pin C15 = IOB_N21_0;
	pin C16 = IOB_N20_3;
	pin C17 = GND;
	pin C18 = IOB_N14_0;
	pin C19 = GT6_GNDA;
	pin C20 = NC;
	pin C21 = NC;
	pin C22 = NC;
	pin C23 = IOB_N7_0;
	pin C24 = IOB_N5_0;
	pin C25 = GT4_GNDA;
	pin C26 = IOB_W39_1;
	pin C27 = IOB_W37_1;
	pin C28 = GND;
	pin C29 = IOB_W38_3;
	pin C30 = IOB_W38_2;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = IOB_E37_0;
	pin D4 = GND;
	pin D5 = IOB_E39_0;
	pin D6 = NC;
	pin D7 = IOB_N36_2;
	pin D8 = IOB_N34_2;
	pin D9 = GND;
	pin D10 = IOB_N34_1;
	pin D11 = IOB_N29_1;
	pin D12 = GND;
	pin D13 = IOB_N27_2;
	pin D14 = IOB_N27_1;
	pin D15 = IOB_N22_1;
	pin D16 = IOB_N19_2;
	pin D17 = IOB_N14_2;
	pin D18 = IOB_N14_1;
	pin D19 = GND;
	pin D20 = IOB_N12_2;
	pin D21 = IOB_N7_2;
	pin D22 = GND;
	pin D23 = IOB_N7_1;
	pin D24 = IOB_N5_1;
	pin D25 = DXN;
	pin D26 = IOB_W39_0;
	pin D27 = GND;
	pin D28 = IOB_W37_0;
	pin D29 = NC;
	pin D30 = NC;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = NC;
	pin E5 = GND;
	pin E6 = IOB_N40_0;
	pin E7 = IOB_N40_1;
	pin E8 = IOB_N39_2;
	pin E9 = IOB_N39_3;
	pin E10 = IOB_N34_0;
	pin E11 = IOB_N29_0;
	pin E12 = NC;
	pin E13 = NC;
	pin E14 = IOB_N27_0;
	pin E15 = IOB_N22_0;
	pin E16 = IOB_N19_3;
	pin E17 = IOB_N14_3;
	pin E18 = NC;
	pin E19 = NC;
	pin E20 = IOB_N12_3;
	pin E21 = IOB_N7_3;
	pin E22 = IOB_N2_0;
	pin E23 = IOB_N2_1;
	pin E24 = IOB_N1_2;
	pin E25 = IOB_N1_3;
	pin E26 = GND;
	pin E27 = NC;
	pin E28 = NC;
	pin E29 = NC;
	pin E30 = NC;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = TDO;
	pin F6 = GND;
	pin F7 = IOB_N40_2;
	pin F8 = IOB_N40_3;
	pin F9 = IOB_N36_0;
	pin F10 = IOB_N36_1;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = GND;
	pin F14 = NC;
	pin F15 = IOB_N21_3;
	pin F16 = IOB_N20_0;
	pin F17 = NC;
	pin F18 = GND;
	pin F19 = NC;
	pin F20 = NC;
	pin F21 = IOB_N5_2;
	pin F22 = IOB_N5_3;
	pin F23 = IOB_N1_0;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = TDI;
	pin F27 = NC;
	pin F28 = NC;
	pin F29 = NC;
	pin F30 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = IOB_E40_0;
	pin G6 = IOB_E40_1;
	pin G7 = TCK;
	pin G8 = IOB_N37_1;
	pin G9 = IOB_N37_3;
	pin G10 = IOB_N35_3;
	pin G11 = IOB_N33_3;
	pin G12 = IOB_N28_3;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = IOB_N21_2;
	pin G16 = IOB_N20_1;
	pin G17 = NC;
	pin G18 = NC;
	pin G19 = IOB_N13_0;
	pin G20 = IOB_N8_0;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N4_0;
	pin G23 = IOB_N4_2;
	pin G24 = PROG_B;
	pin G25 = IOB_W40_1;
	pin G26 = IOB_W40_0;
	pin G27 = NC;
	pin G28 = NC;
	pin G29 = NC;
	pin G30 = NC;
	pin H1 = GND;
	pin H2 = IOB_E36_3;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = VCCBATT;
	pin H8 = TMS;
	pin H9 = IOB_N37_2;
	pin H10 = IOB_N35_2;
	pin H11 = IOB_N33_2;
	pin H12 = IOB_N28_2;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = IOB_N26_3;
	pin H16 = IOB_N15_0;
	pin H17 = NC;
	pin H18 = NC;
	pin H19 = IOB_N13_1;
	pin H20 = IOB_N8_1;
	pin H21 = IOB_N6_1;
	pin H22 = IOB_N4_1;
	pin H23 = HSWAP_EN;
	pin H24 = DXP;
	pin H25 = NC;
	pin H26 = NC;
	pin H27 = NC;
	pin H28 = NC;
	pin H29 = IOB_W36_3;
	pin H30 = GND;
	pin J1 = IOB_E34_3;
	pin J2 = IOB_E36_2;
	pin J3 = IOB_E33_0;
	pin J4 = IOB_E33_1;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = IOB_E38_0;
	pin J8 = IOB_E38_1;
	pin J9 = VCCO2;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = NC;
	pin J15 = IOB_N26_2;
	pin J16 = IOB_N15_1;
	pin J17 = NC;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCO7;
	pin J23 = IOB_W38_1;
	pin J24 = IOB_W38_0;
	pin J25 = NC;
	pin J26 = NC;
	pin J27 = IOB_W33_1;
	pin J28 = IOB_W33_0;
	pin J29 = IOB_W36_2;
	pin J30 = IOB_W34_3;
	pin K1 = IOB_E34_2;
	pin K2 = IOB_E32_3;
	pin K3 = IOB_E31_0;
	pin K4 = IOB_E31_1;
	pin K5 = IOB_E35_0;
	pin K6 = IOB_E35_1;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = VCCO2;
	pin K10 = VCCO1;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCO0;
	pin K22 = VCCO7;
	pin K23 = NC;
	pin K24 = NC;
	pin K25 = IOB_W35_1;
	pin K26 = IOB_W35_0;
	pin K27 = IOB_W31_1;
	pin K28 = IOB_W31_0;
	pin K29 = IOB_W32_3;
	pin K30 = IOB_W34_2;
	pin L1 = IOB_E30_3;
	pin L2 = IOB_E32_2;
	pin L3 = GND;
	pin L4 = IOB_E29_0;
	pin L5 = IOB_E29_1;
	pin L6 = GND;
	pin L7 = NC;
	pin L8 = NC;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = GND;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = GND;
	pin L26 = IOB_W29_1;
	pin L27 = IOB_W29_0;
	pin L28 = GND;
	pin L29 = IOB_W32_2;
	pin L30 = IOB_W30_3;
	pin M1 = IOB_E30_2;
	pin M2 = IOB_E28_3;
	pin M3 = IOB_E27_0;
	pin M4 = IOB_E27_1;
	pin M5 = IOB_E34_0;
	pin M6 = IOB_E34_1;
	pin M7 = IOB_E36_0;
	pin M8 = IOB_E36_1;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = IOB_W36_1;
	pin M24 = IOB_W36_0;
	pin M25 = IOB_W34_1;
	pin M26 = IOB_W34_0;
	pin M27 = IOB_W27_1;
	pin M28 = IOB_W27_0;
	pin M29 = IOB_W28_3;
	pin M30 = IOB_W30_2;
	pin N1 = IOB_E26_3;
	pin N2 = IOB_E28_2;
	pin N3 = IOB_E25_0;
	pin N4 = IOB_E25_1;
	pin N5 = IOB_E30_0;
	pin N6 = IOB_E30_1;
	pin N7 = IOB_E32_0;
	pin N8 = IOB_E32_1;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = IOB_W32_1;
	pin N24 = IOB_W32_0;
	pin N25 = IOB_W30_1;
	pin N26 = IOB_W30_0;
	pin N27 = IOB_W25_1;
	pin N28 = IOB_W25_0;
	pin N29 = IOB_W28_2;
	pin N30 = IOB_W26_3;
	pin P1 = IOB_E26_2;
	pin P2 = IOB_E24_2;
	pin P3 = IOB_E24_3;
	pin P4 = IOB_E23_0;
	pin P5 = IOB_E23_1;
	pin P6 = GND;
	pin P7 = IOB_E26_0;
	pin P8 = IOB_E26_1;
	pin P9 = IOB_E28_1;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = IOB_W28_1;
	pin P23 = IOB_W26_1;
	pin P24 = IOB_W26_0;
	pin P25 = GND;
	pin P26 = IOB_W23_1;
	pin P27 = IOB_W23_0;
	pin P28 = IOB_W24_3;
	pin P29 = IOB_W24_2;
	pin P30 = IOB_W26_2;
	pin R1 = VCCAUX;
	pin R2 = IOB_E22_3;
	pin R3 = IOB_E21_0;
	pin R4 = IOB_E21_1;
	pin R5 = IOB_E22_0;
	pin R6 = IOB_E22_1;
	pin R7 = IOB_E24_0;
	pin R8 = IOB_E24_1;
	pin R9 = IOB_E28_0;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = IOB_W28_0;
	pin R23 = IOB_W24_1;
	pin R24 = IOB_W24_0;
	pin R25 = IOB_W22_1;
	pin R26 = IOB_W22_0;
	pin R27 = IOB_W21_1;
	pin R28 = IOB_W21_0;
	pin R29 = IOB_W22_3;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E22_2;
	pin T3 = IOB_E19_1;
	pin T4 = IOB_E19_0;
	pin T5 = IOB_E19_3;
	pin T6 = IOB_E19_2;
	pin T7 = IOB_E17_3;
	pin T8 = IOB_E17_2;
	pin T9 = IOB_E15_3;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = IOB_W15_3;
	pin T23 = IOB_W17_2;
	pin T24 = IOB_W17_3;
	pin T25 = IOB_W19_2;
	pin T26 = IOB_W19_3;
	pin T27 = IOB_W19_0;
	pin T28 = IOB_W19_1;
	pin T29 = IOB_W22_2;
	pin T30 = VCCAUX;
	pin U1 = IOB_E20_3;
	pin U2 = IOB_E18_3;
	pin U3 = IOB_E18_2;
	pin U4 = IOB_E17_1;
	pin U5 = IOB_E17_0;
	pin U6 = GND;
	pin U7 = IOB_E13_3;
	pin U8 = IOB_E13_2;
	pin U9 = IOB_E15_2;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = IOB_W15_2;
	pin U23 = IOB_W13_2;
	pin U24 = IOB_W13_3;
	pin U25 = GND;
	pin U26 = IOB_W17_0;
	pin U27 = IOB_W17_1;
	pin U28 = IOB_W18_2;
	pin U29 = IOB_W18_3;
	pin U30 = IOB_W20_3;
	pin V1 = IOB_E20_2;
	pin V2 = IOB_E16_3;
	pin V3 = IOB_E15_1;
	pin V4 = IOB_E15_0;
	pin V5 = IOB_E13_1;
	pin V6 = IOB_E13_0;
	pin V7 = IOB_E11_3;
	pin V8 = IOB_E11_2;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = IOB_W11_2;
	pin V24 = IOB_W11_3;
	pin V25 = IOB_W13_0;
	pin V26 = IOB_W13_1;
	pin V27 = IOB_W15_0;
	pin V28 = IOB_W15_1;
	pin V29 = IOB_W16_3;
	pin V30 = IOB_W20_2;
	pin W1 = IOB_E14_3;
	pin W2 = IOB_E16_2;
	pin W3 = IOB_E11_1;
	pin W4 = IOB_E11_0;
	pin W5 = IOB_E9_3;
	pin W6 = IOB_E9_2;
	pin W7 = IOB_E7_3;
	pin W8 = IOB_E7_2;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = IOB_W7_2;
	pin W24 = IOB_W7_3;
	pin W25 = IOB_W9_2;
	pin W26 = IOB_W9_3;
	pin W27 = IOB_W11_0;
	pin W28 = IOB_W11_1;
	pin W29 = IOB_W16_2;
	pin W30 = IOB_W14_3;
	pin Y1 = IOB_E14_2;
	pin Y2 = IOB_E12_3;
	pin Y3 = GND;
	pin Y4 = IOB_E9_1;
	pin Y5 = IOB_E9_0;
	pin Y6 = GND;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = GND;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = NC;
	pin Y24 = NC;
	pin Y25 = GND;
	pin Y26 = IOB_W9_0;
	pin Y27 = IOB_W9_1;
	pin Y28 = GND;
	pin Y29 = IOB_W12_3;
	pin Y30 = IOB_W14_2;
	pin AA1 = IOB_E10_3;
	pin AA2 = IOB_E12_2;
	pin AA3 = IOB_E8_3;
	pin AA4 = IOB_E8_2;
	pin AA5 = IOB_E5_3;
	pin AA6 = IOB_E5_2;
	pin AA7 = NC;
	pin AA8 = NC;
	pin AA9 = VCCO3;
	pin AA10 = VCCO4;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCO5;
	pin AA22 = VCCO6;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = IOB_W5_2;
	pin AA26 = IOB_W5_3;
	pin AA27 = IOB_W8_2;
	pin AA28 = IOB_W8_3;
	pin AA29 = IOB_W12_2;
	pin AA30 = IOB_W10_3;
	pin AB1 = IOB_E10_2;
	pin AB2 = IOB_E6_3;
	pin AB3 = IOB_E7_1;
	pin AB4 = IOB_E7_0;
	pin AB5 = NC;
	pin AB6 = NC;
	pin AB7 = NC;
	pin AB8 = NC;
	pin AB9 = VCCO3;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = NC;
	pin AB15 = IOB_S27_3;
	pin AB16 = IOB_S14_0;
	pin AB17 = NC;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCO6;
	pin AB23 = NC;
	pin AB24 = NC;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AB27 = IOB_W7_0;
	pin AB28 = IOB_W7_1;
	pin AB29 = IOB_W6_3;
	pin AB30 = IOB_W10_2;
	pin AC1 = GND;
	pin AC2 = IOB_E6_2;
	pin AC3 = IOB_E5_1;
	pin AC4 = IOB_E5_0;
	pin AC5 = NC;
	pin AC6 = NC;
	pin AC7 = CCLK;
	pin AC8 = DONE;
	pin AC9 = IOB_S40_1;
	pin AC10 = IOB_S36_3;
	pin AC11 = IOB_S34_3;
	pin AC12 = IOB_S29_3;
	pin AC13 = NC;
	pin AC14 = NC;
	pin AC15 = IOB_S27_2;
	pin AC16 = IOB_S14_1;
	pin AC17 = NC;
	pin AC18 = NC;
	pin AC19 = IOB_S12_0;
	pin AC20 = IOB_S7_0;
	pin AC21 = IOB_S5_0;
	pin AC22 = IOB_S1_2;
	pin AC23 = M2;
	pin AC24 = M1;
	pin AC25 = NC;
	pin AC26 = NC;
	pin AC27 = IOB_W5_0;
	pin AC28 = IOB_W5_1;
	pin AC29 = IOB_W6_2;
	pin AC30 = GND;
	pin AD1 = NC;
	pin AD2 = NC;
	pin AD3 = NC;
	pin AD4 = NC;
	pin AD5 = IOB_E3_3;
	pin AD6 = IOB_E3_2;
	pin AD7 = PWRDWN_B;
	pin AD8 = IOB_S37_2;
	pin AD9 = IOB_S40_0;
	pin AD10 = IOB_S36_2;
	pin AD11 = IOB_S34_2;
	pin AD12 = IOB_S29_2;
	pin AD13 = NC;
	pin AD14 = IOB_S27_1;
	pin AD15 = IOB_S22_3;
	pin AD16 = IOB_S19_0;
	pin AD17 = IOB_S14_2;
	pin AD18 = NC;
	pin AD19 = IOB_S12_1;
	pin AD20 = IOB_S7_1;
	pin AD21 = IOB_S5_1;
	pin AD22 = IOB_S1_3;
	pin AD23 = IOB_S4_1;
	pin AD24 = M0;
	pin AD25 = IOB_W3_2;
	pin AD26 = IOB_W3_3;
	pin AD27 = NC;
	pin AD28 = NC;
	pin AD29 = NC;
	pin AD30 = NC;
	pin AE1 = NC;
	pin AE2 = NC;
	pin AE3 = NC;
	pin AE4 = NC;
	pin AE5 = NC;
	pin AE6 = GND;
	pin AE7 = IOB_S36_1;
	pin AE8 = IOB_S36_0;
	pin AE9 = IOB_S29_1;
	pin AE10 = IOB_S29_0;
	pin AE11 = NC;
	pin AE12 = NC;
	pin AE13 = GND;
	pin AE14 = IOB_S27_0;
	pin AE15 = IOB_S22_2;
	pin AE16 = IOB_S19_1;
	pin AE17 = IOB_S14_3;
	pin AE18 = GND;
	pin AE19 = NC;
	pin AE20 = NC;
	pin AE21 = IOB_S12_3;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S5_3;
	pin AE24 = IOB_S5_2;
	pin AE25 = GND;
	pin AE26 = NC;
	pin AE27 = NC;
	pin AE28 = NC;
	pin AE29 = NC;
	pin AE30 = NC;
	pin AF1 = NC;
	pin AF2 = NC;
	pin AF3 = NC;
	pin AF4 = NC;
	pin AF5 = GND;
	pin AF6 = NC;
	pin AF7 = IOB_S40_2;
	pin AF8 = IOB_S34_1;
	pin AF9 = IOB_S34_0;
	pin AF10 = IOB_S33_1;
	pin AF11 = NC;
	pin AF12 = NC;
	pin AF13 = NC;
	pin AF14 = IOB_S26_1;
	pin AF15 = IOB_S21_3;
	pin AF16 = IOB_S20_0;
	pin AF17 = IOB_S15_2;
	pin AF18 = NC;
	pin AF19 = NC;
	pin AF20 = NC;
	pin AF21 = IOB_S8_2;
	pin AF22 = IOB_S7_3;
	pin AF23 = IOB_S7_2;
	pin AF24 = IOB_S1_1;
	pin AF25 = NC;
	pin AF26 = GND;
	pin AF27 = NC;
	pin AF28 = NC;
	pin AF29 = NC;
	pin AF30 = NC;
	pin AG1 = IOB_E4_3;
	pin AG2 = IOB_E4_2;
	pin AG3 = IOB_E3_1;
	pin AG4 = GND;
	pin AG5 = IOB_E1_3;
	pin AG6 = IOB_S40_3;
	pin AG7 = IOB_S39_1;
	pin AG8 = IOB_S37_1;
	pin AG9 = GND;
	pin AG10 = IOB_S33_0;
	pin AG11 = NC;
	pin AG12 = GND;
	pin AG13 = NC;
	pin AG14 = IOB_S26_0;
	pin AG15 = IOB_S21_2;
	pin AG16 = IOB_S20_1;
	pin AG17 = IOB_S15_3;
	pin AG18 = NC;
	pin AG19 = GND;
	pin AG20 = NC;
	pin AG21 = IOB_S8_3;
	pin AG22 = GND;
	pin AG23 = IOB_S4_2;
	pin AG24 = IOB_S2_2;
	pin AG25 = IOB_S1_0;
	pin AG26 = IOB_W1_3;
	pin AG27 = GND;
	pin AG28 = IOB_W3_1;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W4_3;
	pin AH1 = IOB_E2_3;
	pin AH2 = IOB_E2_2;
	pin AH3 = GND;
	pin AH4 = IOB_E3_0;
	pin AH5 = IOB_E1_2;
	pin AH6 = GT16_GNDA;
	pin AH7 = IOB_S39_0;
	pin AH8 = IOB_S37_0;
	pin AH9 = IOB_S28_1;
	pin AH10 = NC;
	pin AH11 = NC;
	pin AH12 = GT18_GNDA;
	pin AH13 = NC;
	pin AH14 = GND;
	pin AH15 = IOB_S21_1;
	pin AH16 = IOB_S20_2;
	pin AH17 = GND;
	pin AH18 = NC;
	pin AH19 = GT19_GNDA;
	pin AH20 = NC;
	pin AH21 = NC;
	pin AH22 = IOB_S13_2;
	pin AH23 = IOB_S4_3;
	pin AH24 = IOB_S2_3;
	pin AH25 = GT21_GNDA;
	pin AH26 = IOB_W1_2;
	pin AH27 = IOB_W3_0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AJ1 = VCCAUX;
	pin AJ2 = GND;
	pin AJ3 = IOB_E1_1;
	pin AJ4 = GT16_AVCCAUXRX;
	pin AJ5 = GT16_VTRX;
	pin AJ6 = GT16_AVCCAUXTX;
	pin AJ7 = GT16_VTTX;
	pin AJ8 = IOB_S35_1;
	pin AJ9 = IOB_S28_0;
	pin AJ10 = NC;
	pin AJ11 = GT18_AVCCAUXRX;
	pin AJ12 = GT18_VTRX;
	pin AJ13 = GT18_AVCCAUXTX;
	pin AJ14 = GT18_VTTX;
	pin AJ15 = IOB_S21_0;
	pin AJ16 = IOB_S20_3;
	pin AJ17 = GT19_AVCCAUXRX;
	pin AJ18 = GT19_VTRX;
	pin AJ19 = GT19_AVCCAUXTX;
	pin AJ20 = GT19_VTTX;
	pin AJ21 = NC;
	pin AJ22 = IOB_S13_3;
	pin AJ23 = IOB_S6_2;
	pin AJ24 = GT21_AVCCAUXRX;
	pin AJ25 = GT21_VTRX;
	pin AJ26 = GT21_AVCCAUXTX;
	pin AJ27 = GT21_VTTX;
	pin AJ28 = IOB_W1_1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AK2 = VCCAUX;
	pin AK3 = IOB_E1_0;
	pin AK4 = GT16_RXN;
	pin AK5 = GT16_RXP;
	pin AK6 = GT16_TXP;
	pin AK7 = GT16_TXN;
	pin AK8 = IOB_S35_0;
	pin AK9 = GND;
	pin AK10 = NC;
	pin AK11 = GT18_RXN;
	pin AK12 = GT18_RXP;
	pin AK13 = GT18_TXP;
	pin AK14 = GT18_TXN;
	pin AK15 = VCCAUX;
	pin AK16 = VCCAUX;
	pin AK17 = GT19_RXN;
	pin AK18 = GT19_RXP;
	pin AK19 = GT19_TXP;
	pin AK20 = GT19_TXN;
	pin AK21 = NC;
	pin AK22 = GND;
	pin AK23 = IOB_S6_3;
	pin AK24 = GT21_RXN;
	pin AK25 = GT21_RXP;
	pin AK26 = GT21_TXP;
	pin AK27 = GT21_TXN;
	pin AK28 = IOB_W1_0;
	pin AK29 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S15_3;
	vref IOB_S26_0;
	vref IOB_S28_0;
	vref IOB_S35_0;
	vref IOB_S36_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N15_0;
	vref IOB_N26_3;
	vref IOB_N28_3;
	vref IOB_N35_3;
	vref IOB_N39_3;
}

// xc2vp7-fg456
bond BOND42 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = HSWAP_EN;
	pin A3 = GT4_TXN;
	pin A4 = GT4_TXP;
	pin A5 = GT4_RXP;
	pin A6 = GT4_RXN;
	pin A7 = GT6_TXN;
	pin A8 = GT6_TXP;
	pin A9 = GT6_RXP;
	pin A10 = GT6_RXN;
	pin A11 = GND;
	pin A12 = VCCAUX;
	pin A13 = GT7_TXN;
	pin A14 = GT7_TXP;
	pin A15 = GT7_RXP;
	pin A16 = GT7_RXN;
	pin A17 = GT9_TXN;
	pin A18 = GT9_TXP;
	pin A19 = GT9_RXP;
	pin A20 = GT9_RXN;
	pin A21 = TMS;
	pin A22 = GND;
	pin B1 = PROG_B;
	pin B2 = VCCAUX;
	pin B3 = GT4_VTTX;
	pin B4 = GT4_AVCCAUXTX;
	pin B5 = GT4_VTRX;
	pin B6 = GT4_AVCCAUXRX;
	pin B7 = GT6_VTTX;
	pin B8 = GT6_AVCCAUXTX;
	pin B9 = GT6_VTRX;
	pin B10 = GT6_AVCCAUXRX;
	pin B11 = IOB_N15_0;
	pin B12 = IOB_N26_3;
	pin B13 = GT7_VTTX;
	pin B14 = GT7_AVCCAUXTX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXRX;
	pin B17 = GT9_VTTX;
	pin B18 = GT9_AVCCAUXTX;
	pin B19 = GT9_VTRX;
	pin B20 = GT9_AVCCAUXRX;
	pin B21 = VCCAUX;
	pin B22 = TCK;
	pin C1 = IOB_W40_2;
	pin C2 = IOB_W40_3;
	pin C3 = GND;
	pin C4 = DXP;
	pin C5 = DXN;
	pin C6 = GT4_GNDA;
	pin C7 = IOB_N2_0;
	pin C8 = IOB_N4_0;
	pin C9 = GT6_GNDA;
	pin C10 = IOB_N15_1;
	pin C11 = IOB_N20_0;
	pin C12 = IOB_N21_3;
	pin C13 = IOB_N26_2;
	pin C14 = GT7_GNDA;
	pin C15 = IOB_N37_3;
	pin C16 = IOB_N39_3;
	pin C17 = GT9_GNDA;
	pin C18 = NC;
	pin C19 = VCCBATT;
	pin C20 = GND;
	pin C21 = IOB_E40_3;
	pin C22 = IOB_E40_2;
	pin D1 = IOB_W40_0;
	pin D2 = IOB_W40_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_3;
	pin D6 = IOB_N1_2;
	pin D7 = IOB_N2_1;
	pin D8 = IOB_N4_1;
	pin D9 = IOB_N6_1;
	pin D10 = IOB_N6_0;
	pin D11 = IOB_N20_1;
	pin D12 = IOB_N21_2;
	pin D13 = IOB_N35_3;
	pin D14 = IOB_N35_2;
	pin D15 = IOB_N37_2;
	pin D16 = IOB_N39_2;
	pin D17 = IOB_N40_1;
	pin D18 = IOB_N40_0;
	pin D19 = GND;
	pin D20 = TDO;
	pin D21 = IOB_E40_1;
	pin D22 = IOB_E40_0;
	pin E1 = IOB_W38_2;
	pin E2 = IOB_W38_3;
	pin E3 = IOB_W39_0;
	pin E4 = IOB_W39_1;
	pin E5 = GND;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N1_0;
	pin E8 = IOB_N4_2;
	pin E9 = IOB_N5_2;
	pin E10 = IOB_N14_2;
	pin E11 = IOB_N20_2;
	pin E12 = IOB_N21_1;
	pin E13 = IOB_N27_1;
	pin E14 = IOB_N36_1;
	pin E15 = IOB_N37_1;
	pin E16 = IOB_N40_3;
	pin E17 = IOB_N40_2;
	pin E18 = GND;
	pin E19 = IOB_E39_1;
	pin E20 = IOB_E39_0;
	pin E21 = IOB_E38_3;
	pin E22 = IOB_E38_2;
	pin F1 = IOB_W36_2;
	pin F2 = IOB_W36_3;
	pin F3 = IOB_W37_0;
	pin F4 = IOB_W37_1;
	pin F5 = IOB_W34_3;
	pin F6 = VCCINT;
	pin F7 = VCCO0;
	pin F8 = VCCO0;
	pin F9 = IOB_N5_3;
	pin F10 = IOB_N14_3;
	pin F11 = IOB_N20_3;
	pin F12 = IOB_N21_0;
	pin F13 = IOB_N27_0;
	pin F14 = IOB_N36_0;
	pin F15 = VCCO1;
	pin F16 = VCCO1;
	pin F17 = VCCINT;
	pin F18 = IOB_E34_3;
	pin F19 = IOB_E37_1;
	pin F20 = IOB_E37_0;
	pin F21 = IOB_E36_3;
	pin F22 = IOB_E36_2;
	pin G1 = IOB_W32_2;
	pin G2 = IOB_W32_3;
	pin G3 = IOB_W33_0;
	pin G4 = IOB_W33_1;
	pin G5 = IOB_W34_2;
	pin G6 = VCCO7;
	pin G7 = VCCINT;
	pin G8 = VCCINT;
	pin G9 = VCCO0;
	pin G10 = VCCO0;
	pin G11 = VCCO0;
	pin G12 = VCCO1;
	pin G13 = VCCO1;
	pin G14 = VCCO1;
	pin G15 = VCCINT;
	pin G16 = VCCINT;
	pin G17 = VCCO2;
	pin G18 = IOB_E34_2;
	pin G19 = IOB_E33_1;
	pin G20 = IOB_E33_0;
	pin G21 = IOB_E32_3;
	pin G22 = IOB_E32_2;
	pin H1 = IOB_W30_2;
	pin H2 = IOB_W30_3;
	pin H3 = IOB_W32_0;
	pin H4 = IOB_W32_1;
	pin H5 = IOB_W29_1;
	pin H6 = VCCO7;
	pin H7 = VCCINT;
	pin H16 = VCCINT;
	pin H17 = VCCO2;
	pin H18 = IOB_E29_1;
	pin H19 = IOB_E32_1;
	pin H20 = IOB_E32_0;
	pin H21 = IOB_E30_3;
	pin H22 = IOB_E30_2;
	pin J1 = IOB_W28_0;
	pin J2 = IOB_W28_1;
	pin J3 = IOB_W28_2;
	pin J4 = IOB_W28_3;
	pin J5 = IOB_W26_3;
	pin J6 = IOB_W29_0;
	pin J7 = VCCO7;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J16 = VCCO2;
	pin J17 = IOB_E29_0;
	pin J18 = IOB_E26_3;
	pin J19 = IOB_E28_3;
	pin J20 = IOB_E28_2;
	pin J21 = IOB_E28_1;
	pin J22 = IOB_E28_0;
	pin K1 = IOB_W24_2;
	pin K2 = IOB_W24_3;
	pin K3 = IOB_W25_0;
	pin K4 = IOB_W25_1;
	pin K5 = IOB_W26_2;
	pin K6 = IOB_W24_1;
	pin K7 = VCCO7;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K16 = VCCO2;
	pin K17 = IOB_E24_1;
	pin K18 = IOB_E26_2;
	pin K19 = IOB_E25_1;
	pin K20 = IOB_E25_0;
	pin K21 = IOB_E24_3;
	pin K22 = IOB_E24_2;
	pin L1 = VCCAUX;
	pin L2 = IOB_W21_0;
	pin L3 = IOB_W21_1;
	pin L4 = IOB_W22_2;
	pin L5 = IOB_W22_3;
	pin L6 = IOB_W24_0;
	pin L7 = VCCO7;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L16 = VCCO2;
	pin L17 = IOB_E24_0;
	pin L18 = IOB_E22_3;
	pin L19 = IOB_E22_2;
	pin L20 = IOB_E21_1;
	pin L21 = IOB_E21_0;
	pin L22 = GND;
	pin M1 = GND;
	pin M2 = IOB_W20_3;
	pin M3 = IOB_W20_2;
	pin M4 = IOB_W19_3;
	pin M5 = IOB_W19_2;
	pin M6 = IOB_W18_3;
	pin M7 = VCCO6;
	pin M9 = GND;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M16 = VCCO3;
	pin M17 = IOB_E18_3;
	pin M18 = IOB_E19_2;
	pin M19 = IOB_E19_3;
	pin M20 = IOB_E20_2;
	pin M21 = IOB_E20_3;
	pin M22 = VCCAUX;
	pin N1 = IOB_W17_1;
	pin N2 = IOB_W17_0;
	pin N3 = IOB_W16_3;
	pin N4 = IOB_W16_2;
	pin N5 = IOB_W15_3;
	pin N6 = IOB_W18_2;
	pin N7 = VCCO6;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N16 = VCCO3;
	pin N17 = IOB_E18_2;
	pin N18 = IOB_E15_3;
	pin N19 = IOB_E16_2;
	pin N20 = IOB_E16_3;
	pin N21 = IOB_E17_0;
	pin N22 = IOB_E17_1;
	pin P1 = IOB_W14_3;
	pin P2 = IOB_W14_2;
	pin P3 = IOB_W13_1;
	pin P4 = IOB_W13_0;
	pin P5 = IOB_W15_2;
	pin P6 = IOB_W12_3;
	pin P7 = VCCO6;
	pin P9 = GND;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P16 = VCCO3;
	pin P17 = IOB_E12_3;
	pin P18 = IOB_E15_2;
	pin P19 = IOB_E13_0;
	pin P20 = IOB_E13_1;
	pin P21 = IOB_E14_2;
	pin P22 = IOB_E14_3;
	pin R1 = IOB_W11_3;
	pin R2 = IOB_W11_2;
	pin R3 = IOB_W10_3;
	pin R4 = IOB_W10_2;
	pin R5 = IOB_W12_2;
	pin R6 = VCCO6;
	pin R7 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCO3;
	pin R18 = IOB_E12_2;
	pin R19 = IOB_E10_2;
	pin R20 = IOB_E10_3;
	pin R21 = IOB_E11_2;
	pin R22 = IOB_E11_3;
	pin T1 = IOB_W9_1;
	pin T2 = IOB_W9_0;
	pin T3 = IOB_W8_3;
	pin T4 = IOB_W8_2;
	pin T5 = IOB_W7_3;
	pin T6 = VCCO6;
	pin T7 = VCCINT;
	pin T8 = VCCINT;
	pin T9 = VCCO5;
	pin T10 = VCCO5;
	pin T11 = VCCO5;
	pin T12 = VCCO4;
	pin T13 = VCCO4;
	pin T14 = VCCO4;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = VCCO3;
	pin T18 = IOB_E7_3;
	pin T19 = IOB_E8_2;
	pin T20 = IOB_E8_3;
	pin T21 = IOB_E9_0;
	pin T22 = IOB_E9_1;
	pin U1 = IOB_W6_3;
	pin U2 = IOB_W6_2;
	pin U3 = IOB_W5_1;
	pin U4 = IOB_W5_0;
	pin U5 = IOB_W7_2;
	pin U6 = VCCINT;
	pin U7 = VCCO5;
	pin U8 = VCCO5;
	pin U9 = IOB_S5_0;
	pin U10 = IOB_S14_0;
	pin U11 = IOB_S20_0;
	pin U12 = IOB_S21_3;
	pin U13 = IOB_S27_3;
	pin U14 = IOB_S36_3;
	pin U15 = VCCO4;
	pin U16 = VCCO4;
	pin U17 = VCCINT;
	pin U18 = IOB_E7_2;
	pin U19 = IOB_E5_0;
	pin U20 = IOB_E5_1;
	pin U21 = IOB_E6_2;
	pin U22 = IOB_E6_3;
	pin V1 = IOB_W4_3;
	pin V2 = IOB_W4_2;
	pin V3 = IOB_W3_3;
	pin V4 = IOB_W3_2;
	pin V5 = GND;
	pin V6 = IOB_S1_2;
	pin V7 = IOB_S1_3;
	pin V8 = IOB_S4_1;
	pin V9 = IOB_S5_1;
	pin V10 = IOB_S14_1;
	pin V11 = IOB_S20_1;
	pin V12 = IOB_S21_2;
	pin V13 = IOB_S27_2;
	pin V14 = IOB_S36_2;
	pin V15 = IOB_S37_2;
	pin V16 = IOB_S40_0;
	pin V17 = IOB_S40_1;
	pin V18 = GND;
	pin V19 = IOB_E3_2;
	pin V20 = IOB_E3_3;
	pin V21 = IOB_E4_2;
	pin V22 = IOB_E4_3;
	pin W1 = IOB_W2_3;
	pin W2 = IOB_W2_2;
	pin W3 = M1;
	pin W4 = GND;
	pin W5 = IOB_S1_0;
	pin W6 = IOB_S1_1;
	pin W7 = IOB_S2_2;
	pin W8 = IOB_S4_2;
	pin W9 = IOB_S6_2;
	pin W10 = IOB_S6_3;
	pin W11 = IOB_S20_2;
	pin W12 = IOB_S21_1;
	pin W13 = IOB_S35_0;
	pin W14 = IOB_S35_1;
	pin W15 = IOB_S37_1;
	pin W16 = IOB_S39_1;
	pin W17 = IOB_S40_2;
	pin W18 = IOB_S40_3;
	pin W19 = GND;
	pin W20 = CCLK;
	pin W21 = IOB_E2_2;
	pin W22 = IOB_E2_3;
	pin Y1 = IOB_W1_3;
	pin Y2 = IOB_W1_2;
	pin Y3 = GND;
	pin Y4 = M0;
	pin Y5 = M2;
	pin Y6 = GT21_GNDA;
	pin Y7 = IOB_S2_3;
	pin Y8 = IOB_S4_3;
	pin Y9 = GT19_GNDA;
	pin Y10 = IOB_S15_2;
	pin Y11 = IOB_S20_3;
	pin Y12 = IOB_S21_0;
	pin Y13 = IOB_S26_1;
	pin Y14 = GT18_GNDA;
	pin Y15 = IOB_S37_0;
	pin Y16 = IOB_S39_0;
	pin Y17 = GT16_GNDA;
	pin Y18 = DONE;
	pin Y19 = PWRDWN_B;
	pin Y20 = GND;
	pin Y21 = IOB_E1_2;
	pin Y22 = IOB_E1_3;
	pin AA1 = IOB_W1_1;
	pin AA2 = VCCAUX;
	pin AA3 = GT21_VTTX;
	pin AA4 = GT21_AVCCAUXTX;
	pin AA5 = GT21_VTRX;
	pin AA6 = GT21_AVCCAUXRX;
	pin AA7 = GT19_VTTX;
	pin AA8 = GT19_AVCCAUXTX;
	pin AA9 = GT19_VTRX;
	pin AA10 = GT19_AVCCAUXRX;
	pin AA11 = IOB_S15_3;
	pin AA12 = IOB_S26_0;
	pin AA13 = GT18_VTTX;
	pin AA14 = GT18_AVCCAUXTX;
	pin AA15 = GT18_VTRX;
	pin AA16 = GT18_AVCCAUXRX;
	pin AA17 = GT16_VTTX;
	pin AA18 = GT16_AVCCAUXTX;
	pin AA19 = GT16_VTRX;
	pin AA20 = GT16_AVCCAUXRX;
	pin AA21 = VCCAUX;
	pin AA22 = IOB_E1_1;
	pin AB1 = GND;
	pin AB2 = IOB_W1_0;
	pin AB3 = GT21_TXN;
	pin AB4 = GT21_TXP;
	pin AB5 = GT21_RXP;
	pin AB6 = GT21_RXN;
	pin AB7 = GT19_TXN;
	pin AB8 = GT19_TXP;
	pin AB9 = GT19_RXP;
	pin AB10 = GT19_RXN;
	pin AB11 = VCCAUX;
	pin AB12 = GND;
	pin AB13 = GT18_TXN;
	pin AB14 = GT18_TXP;
	pin AB15 = GT18_RXP;
	pin AB16 = GT18_RXN;
	pin AB17 = GT16_TXN;
	pin AB18 = GT16_TXP;
	pin AB19 = GT16_RXP;
	pin AB20 = GT16_RXN;
	pin AB21 = IOB_E1_0;
	pin AB22 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S15_3;
	vref IOB_S26_0;
	vref IOB_S35_0;
	vref IOB_S36_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N15_0;
	vref IOB_N26_3;
	vref IOB_N35_3;
	vref IOB_N39_3;
}

// xc2vp20-ff1152
bond BOND43 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = GT9_RXN;
	pin A7 = GT9_RXP;
	pin A8 = GT9_TXP;
	pin A9 = GT9_TXN;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = GT7_RXN;
	pin A15 = GT7_RXP;
	pin A16 = GT7_TXP;
	pin A17 = GT7_TXN;
	pin A18 = GT6_RXN;
	pin A19 = GT6_RXP;
	pin A20 = GT6_TXP;
	pin A21 = GT6_TXN;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = NC;
	pin A26 = GT4_RXN;
	pin A27 = GT4_RXP;
	pin A28 = GT4_TXP;
	pin A29 = GT4_TXN;
	pin A30 = NC;
	pin A31 = NC;
	pin A32 = NC;
	pin A33 = NC;
	pin B1 = GND;
	pin B2 = NC;
	pin B3 = NC;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = GT9_AVCCAUXRX;
	pin B7 = GT9_VTRX;
	pin B8 = GT9_AVCCAUXTX;
	pin B9 = GT9_VTTX;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = GT7_AVCCAUXRX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTTX;
	pin B18 = GT6_AVCCAUXRX;
	pin B19 = GT6_VTRX;
	pin B20 = GT6_AVCCAUXTX;
	pin B21 = GT6_VTTX;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = NC;
	pin B26 = GT4_AVCCAUXRX;
	pin B27 = GT4_VTRX;
	pin B28 = GT4_AVCCAUXTX;
	pin B29 = GT4_VTTX;
	pin B30 = NC;
	pin B31 = NC;
	pin B32 = NC;
	pin B33 = NC;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = VCCAUX;
	pin C4 = VCCAUX;
	pin C5 = NC;
	pin C6 = VCCO1;
	pin C7 = NC;
	pin C8 = GT9_GNDA;
	pin C9 = IOB_N48_3;
	pin C10 = GND;
	pin C11 = IOB_N41_3;
	pin C12 = NC;
	pin C13 = IOB_N37_1;
	pin C14 = IOB_N39_3;
	pin C15 = GT7_GNDA;
	pin C16 = GND;
	pin C17 = VCCAUX;
	pin C18 = VCCAUX;
	pin C19 = GND;
	pin C20 = GT6_GNDA;
	pin C21 = IOB_N16_0;
	pin C22 = IOB_N18_2;
	pin C23 = NC;
	pin C24 = IOB_N14_0;
	pin C25 = GND;
	pin C26 = IOB_N7_0;
	pin C27 = GT4_GNDA;
	pin C28 = NC;
	pin C29 = VCCO0;
	pin C30 = NC;
	pin C31 = VCCAUX;
	pin C32 = VCCAUX;
	pin C33 = GND;
	pin C34 = GND;
	pin D1 = IOB_E56_2;
	pin D2 = IOB_E56_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = IOB_N50_2;
	pin D6 = IOB_N50_3;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = IOB_N48_2;
	pin D10 = IOB_N43_3;
	pin D11 = IOB_N41_2;
	pin D12 = IOB_N41_1;
	pin D13 = IOB_N41_0;
	pin D14 = IOB_N36_2;
	pin D15 = IOB_N36_3;
	pin D16 = IOB_N34_3;
	pin D17 = IOB_N28_1;
	pin D18 = IOB_N27_2;
	pin D19 = IOB_N21_0;
	pin D20 = IOB_N19_0;
	pin D21 = IOB_N19_1;
	pin D22 = IOB_N14_3;
	pin D23 = IOB_N14_2;
	pin D24 = IOB_N14_1;
	pin D25 = IOB_N12_0;
	pin D26 = IOB_N7_1;
	pin D27 = NC;
	pin D28 = NC;
	pin D29 = IOB_N5_0;
	pin D30 = IOB_N5_1;
	pin D31 = GND;
	pin D32 = VCCAUX;
	pin D33 = IOB_W56_3;
	pin D34 = IOB_W56_2;
	pin E1 = IOB_E54_2;
	pin E2 = IOB_E54_3;
	pin E3 = IOB_E55_0;
	pin E4 = IOB_E55_1;
	pin E5 = GND;
	pin E6 = IOB_N54_0;
	pin E7 = IOB_N54_1;
	pin E8 = NC;
	pin E9 = IOB_N50_1;
	pin E10 = IOB_N43_2;
	pin E11 = NC;
	pin E12 = GND;
	pin E13 = IOB_N43_1;
	pin E14 = IOB_N39_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N34_2;
	pin E17 = IOB_N28_0;
	pin E18 = IOB_N27_3;
	pin E19 = IOB_N21_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N16_1;
	pin E22 = IOB_N12_2;
	pin E23 = GND;
	pin E24 = NC;
	pin E25 = IOB_N12_1;
	pin E26 = IOB_N5_2;
	pin E27 = NC;
	pin E28 = IOB_N1_2;
	pin E29 = IOB_N1_3;
	pin E30 = GND;
	pin E31 = IOB_W55_1;
	pin E32 = IOB_W55_0;
	pin E33 = IOB_W54_3;
	pin E34 = IOB_W54_2;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = VCCO2;
	pin F4 = IOB_E53_0;
	pin F5 = IOB_E53_1;
	pin F6 = GND;
	pin F7 = IOB_E56_0;
	pin F8 = IOB_E56_1;
	pin F9 = IOB_N50_0;
	pin F10 = VCCO1;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_N43_0;
	pin F14 = IOB_N39_1;
	pin F15 = IOB_N36_1;
	pin F16 = IOB_N34_1;
	pin F17 = IOB_N29_1;
	pin F18 = IOB_N26_2;
	pin F19 = IOB_N21_2;
	pin F20 = IOB_N19_2;
	pin F21 = IOB_N16_2;
	pin F22 = IOB_N12_3;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = VCCO0;
	pin F26 = IOB_N5_3;
	pin F27 = IOB_W56_1;
	pin F28 = IOB_W56_0;
	pin F29 = GND;
	pin F30 = IOB_W53_1;
	pin F31 = IOB_W53_0;
	pin F32 = VCCO7;
	pin F33 = NC;
	pin F34 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N54_3;
	pin G10 = IOB_N53_3;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = IOB_N48_1;
	pin G14 = IOB_N42_3;
	pin G15 = IOB_N36_0;
	pin G16 = IOB_N34_0;
	pin G17 = IOB_N29_0;
	pin G18 = IOB_N26_3;
	pin G19 = IOB_N21_3;
	pin G20 = IOB_N19_3;
	pin G21 = IOB_N13_0;
	pin G22 = IOB_N7_2;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = IOB_N2_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXN;
	pin G28 = GND;
	pin G29 = NC;
	pin G30 = NC;
	pin G31 = NC;
	pin G32 = NC;
	pin G33 = NC;
	pin G34 = NC;
	pin H1 = IOB_E52_2;
	pin H2 = IOB_E52_3;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = TDO;
	pin H8 = GND;
	pin H9 = IOB_N54_2;
	pin H10 = IOB_N53_2;
	pin H11 = NC;
	pin H12 = GND;
	pin H13 = IOB_N48_0;
	pin H14 = IOB_N42_2;
	pin H15 = GND;
	pin H16 = IOB_N35_3;
	pin H17 = IOB_N28_3;
	pin H18 = IOB_N27_0;
	pin H19 = IOB_N20_0;
	pin H20 = GND;
	pin H21 = IOB_N13_1;
	pin H22 = IOB_N7_3;
	pin H23 = GND;
	pin H24 = NC;
	pin H25 = IOB_N2_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = TDI;
	pin H29 = NC;
	pin H30 = NC;
	pin H31 = NC;
	pin H32 = NC;
	pin H33 = IOB_W52_3;
	pin H34 = IOB_W52_2;
	pin J1 = GND;
	pin J2 = IOB_E50_3;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = IOB_E54_0;
	pin J8 = IOB_E54_1;
	pin J9 = TCK;
	pin J10 = IOB_N51_1;
	pin J11 = IOB_N51_3;
	pin J12 = IOB_N49_3;
	pin J13 = NC;
	pin J14 = IOB_N47_3;
	pin J15 = IOB_N40_3;
	pin J16 = IOB_N35_2;
	pin J17 = IOB_N28_2;
	pin J18 = IOB_N27_1;
	pin J19 = IOB_N20_1;
	pin J20 = IOB_N15_0;
	pin J21 = IOB_N8_0;
	pin J22 = NC;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N4_0;
	pin J25 = IOB_N4_2;
	pin J26 = PROG_B;
	pin J27 = IOB_W54_1;
	pin J28 = IOB_W54_0;
	pin J29 = NC;
	pin J30 = NC;
	pin J31 = NC;
	pin J32 = NC;
	pin J33 = IOB_W50_3;
	pin J34 = GND;
	pin K1 = IOB_E48_3;
	pin K2 = IOB_E50_2;
	pin K3 = GND;
	pin K4 = IOB_E51_0;
	pin K5 = IOB_E51_1;
	pin K6 = VCCO2;
	pin K7 = NC;
	pin K8 = NC;
	pin K9 = VCCBATT;
	pin K10 = TMS;
	pin K11 = IOB_N51_2;
	pin K12 = IOB_N49_2;
	pin K13 = NC;
	pin K14 = IOB_N47_2;
	pin K15 = IOB_N40_2;
	pin K16 = IOB_N37_3;
	pin K17 = IOB_N33_3;
	pin K18 = IOB_N22_0;
	pin K19 = IOB_N18_0;
	pin K20 = IOB_N15_1;
	pin K21 = IOB_N8_1;
	pin K22 = NC;
	pin K23 = IOB_N6_1;
	pin K24 = IOB_N4_1;
	pin K25 = HSWAP_EN;
	pin K26 = DXP;
	pin K27 = NC;
	pin K28 = NC;
	pin K29 = VCCO7;
	pin K30 = IOB_W51_1;
	pin K31 = IOB_W51_0;
	pin K32 = GND;
	pin K33 = IOB_W50_2;
	pin K34 = IOB_W48_3;
	pin L1 = IOB_E48_2;
	pin L2 = IOB_E46_3;
	pin L3 = IOB_E45_0;
	pin L4 = IOB_E45_1;
	pin L5 = IOB_E49_0;
	pin L6 = IOB_E49_1;
	pin L7 = IOB_E50_0;
	pin L8 = IOB_E50_1;
	pin L9 = NC;
	pin L10 = NC;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N37_2;
	pin L17 = IOB_N33_2;
	pin L18 = IOB_N22_1;
	pin L19 = IOB_N18_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = NC;
	pin L26 = NC;
	pin L27 = IOB_W50_1;
	pin L28 = IOB_W50_0;
	pin L29 = IOB_W49_1;
	pin L30 = IOB_W49_0;
	pin L31 = IOB_W45_1;
	pin L32 = IOB_W45_0;
	pin L33 = IOB_W46_3;
	pin L34 = IOB_W48_2;
	pin M1 = IOB_E42_3;
	pin M2 = IOB_E46_2;
	pin M3 = IOB_E44_2;
	pin M4 = IOB_E44_3;
	pin M5 = GND;
	pin M6 = IOB_E47_0;
	pin M7 = IOB_E47_1;
	pin M8 = GND;
	pin M9 = IOB_E52_0;
	pin M10 = IOB_E52_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W52_1;
	pin M26 = IOB_W52_0;
	pin M27 = GND;
	pin M28 = IOB_W47_1;
	pin M29 = IOB_W47_0;
	pin M30 = GND;
	pin M31 = IOB_W44_3;
	pin M32 = IOB_W44_2;
	pin M33 = IOB_W46_2;
	pin M34 = IOB_W42_3;
	pin N1 = IOB_E42_2;
	pin N2 = IOB_E40_3;
	pin N3 = IOB_E41_0;
	pin N4 = IOB_E41_1;
	pin N5 = IOB_E43_0;
	pin N6 = IOB_E43_1;
	pin N7 = IOB_E46_0;
	pin N8 = IOB_E46_1;
	pin N9 = IOB_E48_0;
	pin N10 = IOB_E48_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W48_1;
	pin N26 = IOB_W48_0;
	pin N27 = IOB_W46_1;
	pin N28 = IOB_W46_0;
	pin N29 = IOB_W43_1;
	pin N30 = IOB_W43_0;
	pin N31 = IOB_W41_1;
	pin N32 = IOB_W41_0;
	pin N33 = IOB_W40_3;
	pin N34 = IOB_W42_2;
	pin P1 = IOB_E36_3;
	pin P2 = IOB_E40_2;
	pin P3 = IOB_E38_2;
	pin P4 = IOB_E38_3;
	pin P5 = IOB_E39_0;
	pin P6 = IOB_E39_1;
	pin P7 = IOB_E42_0;
	pin P8 = IOB_E42_1;
	pin P9 = IOB_E44_0;
	pin P10 = IOB_E44_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W44_1;
	pin P26 = IOB_W44_0;
	pin P27 = IOB_W42_1;
	pin P28 = IOB_W42_0;
	pin P29 = IOB_W39_1;
	pin P30 = IOB_W39_0;
	pin P31 = IOB_W38_3;
	pin P32 = IOB_W38_2;
	pin P33 = IOB_W40_2;
	pin P34 = IOB_W36_3;
	pin R1 = IOB_E36_2;
	pin R2 = IOB_E34_3;
	pin R3 = IOB_E35_0;
	pin R4 = IOB_E35_1;
	pin R5 = VCCO2;
	pin R6 = IOB_E37_0;
	pin R7 = IOB_E37_1;
	pin R8 = GND;
	pin R9 = IOB_E40_0;
	pin R10 = IOB_E40_1;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W40_1;
	pin R26 = IOB_W40_0;
	pin R27 = GND;
	pin R28 = IOB_W37_1;
	pin R29 = IOB_W37_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W35_1;
	pin R32 = IOB_W35_0;
	pin R33 = IOB_W34_3;
	pin R34 = IOB_W36_2;
	pin T1 = GND;
	pin T2 = IOB_E34_2;
	pin T3 = IOB_E32_2;
	pin T4 = IOB_E32_3;
	pin T5 = IOB_E33_0;
	pin T6 = IOB_E33_1;
	pin T7 = IOB_E34_0;
	pin T8 = IOB_E34_1;
	pin T9 = IOB_E36_0;
	pin T10 = IOB_E36_1;
	pin T11 = IOB_E38_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W38_1;
	pin T25 = IOB_W36_1;
	pin T26 = IOB_W36_0;
	pin T27 = IOB_W34_1;
	pin T28 = IOB_W34_0;
	pin T29 = IOB_W33_1;
	pin T30 = IOB_W33_0;
	pin T31 = IOB_W32_3;
	pin T32 = IOB_W32_2;
	pin T33 = IOB_W34_2;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E30_3;
	pin U3 = IOB_E29_0;
	pin U4 = IOB_E29_1;
	pin U5 = IOB_E31_0;
	pin U6 = IOB_E31_1;
	pin U7 = IOB_E30_0;
	pin U8 = IOB_E30_1;
	pin U9 = IOB_E32_0;
	pin U10 = IOB_E32_1;
	pin U11 = IOB_E38_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W38_0;
	pin U25 = IOB_W32_1;
	pin U26 = IOB_W32_0;
	pin U27 = IOB_W30_1;
	pin U28 = IOB_W30_0;
	pin U29 = IOB_W31_1;
	pin U30 = IOB_W31_0;
	pin U31 = IOB_W29_1;
	pin U32 = IOB_W29_0;
	pin U33 = IOB_W30_3;
	pin U34 = VCCAUX;
	pin V1 = VCCAUX;
	pin V2 = IOB_E30_2;
	pin V3 = IOB_E28_3;
	pin V4 = IOB_E28_2;
	pin V5 = IOB_E27_1;
	pin V6 = IOB_E27_0;
	pin V7 = IOB_E27_3;
	pin V8 = IOB_E27_2;
	pin V9 = IOB_E25_3;
	pin V10 = IOB_E25_2;
	pin V11 = IOB_E23_3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W23_3;
	pin V25 = IOB_W25_2;
	pin V26 = IOB_W25_3;
	pin V27 = IOB_W27_2;
	pin V28 = IOB_W27_3;
	pin V29 = IOB_W27_0;
	pin V30 = IOB_W27_1;
	pin V31 = IOB_W28_2;
	pin V32 = IOB_W28_3;
	pin V33 = IOB_W30_2;
	pin V34 = VCCAUX;
	pin W1 = GND;
	pin W2 = IOB_E26_3;
	pin W3 = IOB_E25_1;
	pin W4 = IOB_E25_0;
	pin W5 = IOB_E23_1;
	pin W6 = IOB_E23_0;
	pin W7 = IOB_E21_3;
	pin W8 = IOB_E21_2;
	pin W9 = IOB_E19_3;
	pin W10 = IOB_E19_2;
	pin W11 = IOB_E23_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W23_2;
	pin W25 = IOB_W19_2;
	pin W26 = IOB_W19_3;
	pin W27 = IOB_W21_2;
	pin W28 = IOB_W21_3;
	pin W29 = IOB_W23_0;
	pin W30 = IOB_W23_1;
	pin W31 = IOB_W25_0;
	pin W32 = IOB_W25_1;
	pin W33 = IOB_W26_3;
	pin W34 = GND;
	pin Y1 = IOB_E24_3;
	pin Y2 = IOB_E26_2;
	pin Y3 = IOB_E22_3;
	pin Y4 = IOB_E22_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E21_1;
	pin Y7 = IOB_E21_0;
	pin Y8 = GND;
	pin Y9 = IOB_E17_3;
	pin Y10 = IOB_E17_2;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W17_2;
	pin Y26 = IOB_W17_3;
	pin Y27 = GND;
	pin Y28 = IOB_W21_0;
	pin Y29 = IOB_W21_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W22_2;
	pin Y32 = IOB_W22_3;
	pin Y33 = IOB_W26_2;
	pin Y34 = IOB_W24_3;
	pin AA1 = IOB_E24_2;
	pin AA2 = IOB_E20_3;
	pin AA3 = IOB_E19_1;
	pin AA4 = IOB_E19_0;
	pin AA5 = IOB_E17_1;
	pin AA6 = IOB_E17_0;
	pin AA7 = IOB_E15_3;
	pin AA8 = IOB_E15_2;
	pin AA9 = IOB_E13_3;
	pin AA10 = IOB_E13_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W13_2;
	pin AA26 = IOB_W13_3;
	pin AA27 = IOB_W15_2;
	pin AA28 = IOB_W15_3;
	pin AA29 = IOB_W17_0;
	pin AA30 = IOB_W17_1;
	pin AA31 = IOB_W19_0;
	pin AA32 = IOB_W19_1;
	pin AA33 = IOB_W20_3;
	pin AA34 = IOB_W24_2;
	pin AB1 = IOB_E18_3;
	pin AB2 = IOB_E20_2;
	pin AB3 = IOB_E16_3;
	pin AB4 = IOB_E16_2;
	pin AB5 = IOB_E15_1;
	pin AB6 = IOB_E15_0;
	pin AB7 = IOB_E11_3;
	pin AB8 = IOB_E11_2;
	pin AB9 = IOB_E9_3;
	pin AB10 = IOB_E9_2;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W9_2;
	pin AB26 = IOB_W9_3;
	pin AB27 = IOB_W11_2;
	pin AB28 = IOB_W11_3;
	pin AB29 = IOB_W15_0;
	pin AB30 = IOB_W15_1;
	pin AB31 = IOB_W16_2;
	pin AB32 = IOB_W16_3;
	pin AB33 = IOB_W20_2;
	pin AB34 = IOB_W18_3;
	pin AC1 = IOB_E18_2;
	pin AC2 = IOB_E14_3;
	pin AC3 = IOB_E13_1;
	pin AC4 = IOB_E13_0;
	pin AC5 = GND;
	pin AC6 = IOB_E11_1;
	pin AC7 = IOB_E11_0;
	pin AC8 = GND;
	pin AC9 = IOB_E5_3;
	pin AC10 = IOB_E5_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W5_2;
	pin AC26 = IOB_W5_3;
	pin AC27 = GND;
	pin AC28 = IOB_W11_0;
	pin AC29 = IOB_W11_1;
	pin AC30 = GND;
	pin AC31 = IOB_W13_0;
	pin AC32 = IOB_W13_1;
	pin AC33 = IOB_W14_3;
	pin AC34 = IOB_W18_2;
	pin AD1 = IOB_E12_3;
	pin AD2 = IOB_E14_2;
	pin AD3 = IOB_E10_3;
	pin AD4 = IOB_E10_2;
	pin AD5 = IOB_E9_1;
	pin AD6 = IOB_E9_0;
	pin AD7 = IOB_E7_3;
	pin AD8 = IOB_E7_2;
	pin AD9 = NC;
	pin AD10 = NC;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S39_2;
	pin AD17 = IOB_S34_3;
	pin AD18 = IOB_S21_0;
	pin AD19 = IOB_S16_1;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = NC;
	pin AD26 = NC;
	pin AD27 = IOB_W7_2;
	pin AD28 = IOB_W7_3;
	pin AD29 = IOB_W9_0;
	pin AD30 = IOB_W9_1;
	pin AD31 = IOB_W10_2;
	pin AD32 = IOB_W10_3;
	pin AD33 = IOB_W14_2;
	pin AD34 = IOB_W12_3;
	pin AE1 = IOB_E12_2;
	pin AE2 = IOB_E8_3;
	pin AE3 = GND;
	pin AE4 = IOB_E7_1;
	pin AE5 = IOB_E7_0;
	pin AE6 = VCCO3;
	pin AE7 = NC;
	pin AE8 = NC;
	pin AE9 = CCLK;
	pin AE10 = DONE;
	pin AE11 = IOB_S50_3;
	pin AE12 = NC;
	pin AE13 = IOB_S48_3;
	pin AE14 = IOB_S43_3;
	pin AE15 = IOB_S41_3;
	pin AE16 = IOB_S39_1;
	pin AE17 = IOB_S34_2;
	pin AE18 = IOB_S21_1;
	pin AE19 = IOB_S16_2;
	pin AE20 = IOB_S14_0;
	pin AE21 = IOB_S12_0;
	pin AE22 = IOB_S7_0;
	pin AE23 = NC;
	pin AE24 = IOB_S5_0;
	pin AE25 = M2;
	pin AE26 = M1;
	pin AE27 = NC;
	pin AE28 = NC;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W7_0;
	pin AE31 = IOB_W7_1;
	pin AE32 = GND;
	pin AE33 = IOB_W8_3;
	pin AE34 = IOB_W12_2;
	pin AF1 = GND;
	pin AF2 = IOB_E8_2;
	pin AF3 = IOB_E5_1;
	pin AF4 = IOB_E5_0;
	pin AF5 = NC;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = NC;
	pin AF9 = PWRDWN_B;
	pin AF10 = IOB_S51_2;
	pin AF11 = IOB_S50_2;
	pin AF12 = NC;
	pin AF13 = IOB_S48_2;
	pin AF14 = IOB_S43_2;
	pin AF15 = IOB_S41_2;
	pin AF16 = IOB_S36_3;
	pin AF17 = IOB_S29_3;
	pin AF18 = IOB_S26_0;
	pin AF19 = IOB_S19_0;
	pin AF20 = IOB_S14_1;
	pin AF21 = IOB_S12_1;
	pin AF22 = IOB_S7_1;
	pin AF23 = NC;
	pin AF24 = IOB_S5_1;
	pin AF25 = IOB_S4_1;
	pin AF26 = M0;
	pin AF27 = NC;
	pin AF28 = NC;
	pin AF29 = NC;
	pin AF30 = NC;
	pin AF31 = IOB_W5_0;
	pin AF32 = IOB_W5_1;
	pin AF33 = IOB_W8_2;
	pin AF34 = GND;
	pin AG1 = IOB_E6_3;
	pin AG2 = IOB_E6_2;
	pin AG3 = NC;
	pin AG4 = NC;
	pin AG5 = NC;
	pin AG6 = NC;
	pin AG7 = IOB_E3_3;
	pin AG8 = GND;
	pin AG9 = IOB_S54_1;
	pin AG10 = IOB_S50_1;
	pin AG11 = NC;
	pin AG12 = GND;
	pin AG13 = IOB_S48_1;
	pin AG14 = IOB_S41_1;
	pin AG15 = GND;
	pin AG16 = IOB_S36_2;
	pin AG17 = IOB_S29_2;
	pin AG18 = IOB_S26_1;
	pin AG19 = IOB_S19_1;
	pin AG20 = GND;
	pin AG21 = IOB_S14_2;
	pin AG22 = IOB_S7_2;
	pin AG23 = GND;
	pin AG24 = NC;
	pin AG25 = IOB_S5_2;
	pin AG26 = IOB_S1_2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_3;
	pin AG29 = NC;
	pin AG30 = NC;
	pin AG31 = NC;
	pin AG32 = NC;
	pin AG33 = IOB_W6_2;
	pin AG34 = IOB_W6_3;
	pin AH1 = NC;
	pin AH2 = NC;
	pin AH3 = NC;
	pin AH4 = NC;
	pin AH5 = IOB_E3_1;
	pin AH6 = IOB_E3_0;
	pin AH7 = GND;
	pin AH8 = IOB_E3_2;
	pin AH9 = IOB_S54_0;
	pin AH10 = IOB_S50_0;
	pin AH11 = NC;
	pin AH12 = NC;
	pin AH13 = IOB_S48_0;
	pin AH14 = IOB_S41_0;
	pin AH15 = IOB_S36_1;
	pin AH16 = IOB_S34_1;
	pin AH17 = IOB_S28_3;
	pin AH18 = IOB_S27_0;
	pin AH19 = IOB_S21_2;
	pin AH20 = IOB_S19_2;
	pin AH21 = IOB_S14_3;
	pin AH22 = IOB_S7_3;
	pin AH23 = NC;
	pin AH24 = NC;
	pin AH25 = IOB_S5_3;
	pin AH26 = IOB_S1_3;
	pin AH27 = IOB_W3_2;
	pin AH28 = GND;
	pin AH29 = IOB_W3_0;
	pin AH30 = IOB_W3_1;
	pin AH31 = NC;
	pin AH32 = NC;
	pin AH33 = NC;
	pin AH34 = NC;
	pin AJ1 = NC;
	pin AJ2 = NC;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_E1_1;
	pin AJ5 = IOB_E1_0;
	pin AJ6 = GND;
	pin AJ7 = IOB_E1_3;
	pin AJ8 = IOB_E1_2;
	pin AJ9 = NC;
	pin AJ10 = VCCO4;
	pin AJ11 = IOB_S47_1;
	pin AJ12 = NC;
	pin AJ13 = IOB_S43_1;
	pin AJ14 = IOB_S39_0;
	pin AJ15 = IOB_S36_0;
	pin AJ16 = IOB_S34_0;
	pin AJ17 = IOB_S28_2;
	pin AJ18 = IOB_S27_1;
	pin AJ19 = IOB_S21_3;
	pin AJ20 = IOB_S19_3;
	pin AJ21 = IOB_S16_3;
	pin AJ22 = IOB_S12_2;
	pin AJ23 = NC;
	pin AJ24 = IOB_S8_2;
	pin AJ25 = VCCO5;
	pin AJ26 = NC;
	pin AJ27 = IOB_W1_2;
	pin AJ28 = IOB_W1_3;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_0;
	pin AJ31 = IOB_W1_1;
	pin AJ32 = VCCO6;
	pin AJ33 = NC;
	pin AJ34 = NC;
	pin AK1 = NC;
	pin AK2 = NC;
	pin AK3 = IOB_E2_3;
	pin AK4 = IOB_E2_2;
	pin AK5 = GND;
	pin AK6 = IOB_S53_1;
	pin AK7 = IOB_S53_0;
	pin AK8 = IOB_S49_1;
	pin AK9 = NC;
	pin AK10 = NC;
	pin AK11 = IOB_S47_0;
	pin AK12 = GND;
	pin AK13 = IOB_S43_0;
	pin AK14 = IOB_S37_2;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S33_1;
	pin AK17 = IOB_S28_1;
	pin AK18 = IOB_S27_2;
	pin AK19 = IOB_S22_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S18_1;
	pin AK22 = IOB_S12_3;
	pin AK23 = GND;
	pin AK24 = IOB_S8_3;
	pin AK25 = NC;
	pin AK26 = NC;
	pin AK27 = IOB_S6_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = IOB_S2_2;
	pin AK30 = GND;
	pin AK31 = IOB_W2_2;
	pin AK32 = IOB_W2_3;
	pin AK33 = NC;
	pin AK34 = NC;
	pin AL1 = IOB_E4_3;
	pin AL2 = IOB_E4_2;
	pin AL3 = VCCAUX;
	pin AL4 = GND;
	pin AL5 = IOB_S54_3;
	pin AL6 = IOB_S54_2;
	pin AL7 = IOB_S51_1;
	pin AL8 = IOB_S49_0;
	pin AL9 = NC;
	pin AL10 = NC;
	pin AL11 = IOB_S42_1;
	pin AL12 = IOB_S40_0;
	pin AL13 = IOB_S40_1;
	pin AL14 = IOB_S35_1;
	pin AL15 = IOB_S35_0;
	pin AL16 = IOB_S33_0;
	pin AL17 = IOB_S28_0;
	pin AL18 = IOB_S27_3;
	pin AL19 = IOB_S22_3;
	pin AL20 = IOB_S20_3;
	pin AL21 = IOB_S20_2;
	pin AL22 = IOB_S15_2;
	pin AL23 = IOB_S15_3;
	pin AL24 = IOB_S13_2;
	pin AL25 = NC;
	pin AL26 = NC;
	pin AL27 = IOB_S6_3;
	pin AL28 = IOB_S4_2;
	pin AL29 = IOB_S1_1;
	pin AL30 = IOB_S1_0;
	pin AL31 = GND;
	pin AL32 = VCCAUX;
	pin AL33 = IOB_W4_2;
	pin AL34 = IOB_W4_3;
	pin AM1 = GND;
	pin AM2 = GND;
	pin AM3 = VCCAUX;
	pin AM4 = VCCAUX;
	pin AM5 = NC;
	pin AM6 = VCCO4;
	pin AM7 = IOB_S51_0;
	pin AM8 = GT16_GNDA;
	pin AM9 = NC;
	pin AM10 = GND;
	pin AM11 = IOB_S42_0;
	pin AM12 = NC;
	pin AM13 = IOB_S37_0;
	pin AM14 = IOB_S37_1;
	pin AM15 = GT18_GNDA;
	pin AM16 = GND;
	pin AM17 = VCCAUX;
	pin AM18 = VCCAUX;
	pin AM19 = GND;
	pin AM20 = GT19_GNDA;
	pin AM21 = IOB_S18_2;
	pin AM22 = IOB_S18_3;
	pin AM23 = NC;
	pin AM24 = IOB_S13_3;
	pin AM25 = GND;
	pin AM26 = NC;
	pin AM27 = GT21_GNDA;
	pin AM28 = IOB_S4_3;
	pin AM29 = VCCO5;
	pin AM30 = NC;
	pin AM31 = VCCAUX;
	pin AM32 = VCCAUX;
	pin AM33 = GND;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = NC;
	pin AN3 = NC;
	pin AN4 = NC;
	pin AN5 = NC;
	pin AN6 = GT16_AVCCAUXRX;
	pin AN7 = GT16_VTRX;
	pin AN8 = GT16_AVCCAUXTX;
	pin AN9 = GT16_VTTX;
	pin AN10 = NC;
	pin AN11 = NC;
	pin AN12 = NC;
	pin AN13 = NC;
	pin AN14 = GT18_AVCCAUXRX;
	pin AN15 = GT18_VTRX;
	pin AN16 = GT18_AVCCAUXTX;
	pin AN17 = GT18_VTTX;
	pin AN18 = GT19_AVCCAUXRX;
	pin AN19 = GT19_VTRX;
	pin AN20 = GT19_AVCCAUXTX;
	pin AN21 = GT19_VTTX;
	pin AN22 = NC;
	pin AN23 = NC;
	pin AN24 = NC;
	pin AN25 = NC;
	pin AN26 = GT21_AVCCAUXRX;
	pin AN27 = GT21_VTRX;
	pin AN28 = GT21_AVCCAUXTX;
	pin AN29 = GT21_VTTX;
	pin AN30 = NC;
	pin AN31 = NC;
	pin AN32 = NC;
	pin AN33 = NC;
	pin AN34 = GND;
	pin AP2 = NC;
	pin AP3 = NC;
	pin AP4 = NC;
	pin AP5 = NC;
	pin AP6 = GT16_RXN;
	pin AP7 = GT16_RXP;
	pin AP8 = GT16_TXP;
	pin AP9 = GT16_TXN;
	pin AP10 = NC;
	pin AP11 = NC;
	pin AP12 = NC;
	pin AP13 = NC;
	pin AP14 = GT18_RXN;
	pin AP15 = GT18_RXP;
	pin AP16 = GT18_TXP;
	pin AP17 = GT18_TXN;
	pin AP18 = GT19_RXN;
	pin AP19 = GT19_RXP;
	pin AP20 = GT19_TXP;
	pin AP21 = GT19_TXN;
	pin AP22 = NC;
	pin AP23 = NC;
	pin AP24 = NC;
	pin AP25 = NC;
	pin AP26 = GT21_RXN;
	pin AP27 = GT21_RXP;
	pin AP28 = GT21_TXP;
	pin AP29 = GT21_TXN;
	pin AP30 = NC;
	pin AP31 = NC;
	pin AP32 = NC;
	pin AP33 = NC;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp20-ff896 xc2vpx20-ff896
bond BOND44 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = IOB_E56_3;
	pin A4 = GT9_RXN;
	pin A5 = GT9_RXP;
	pin A6 = GT9_TXP;
	pin A7 = GT9_TXN;
	pin A8 = IOB_N43_3;
	pin A9 = GND;
	pin A10 = IOB_N37_1;
	pin A11 = GT7_RXN;
	pin A12 = GT7_RXP;
	pin A13 = GT7_TXP;
	pin A14 = GT7_TXN;
	pin A15 = VCCAUX;
	pin A16 = VCCAUX;
	pin A17 = GT6_RXN;
	pin A18 = GT6_RXP;
	pin A19 = GT6_TXP;
	pin A20 = GT6_TXN;
	pin A21 = IOB_N18_2;
	pin A22 = GND;
	pin A23 = IOB_N12_0;
	pin A24 = GT4_RXN;
	pin A25 = GT4_RXP;
	pin A26 = GT4_TXP;
	pin A27 = GT4_TXN;
	pin A28 = IOB_W56_3;
	pin A29 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_E56_2;
	pin B4 = GT9_AVCCAUXRX;
	pin B5 = GT9_VTRX;
	pin B6 = GT9_AVCCAUXTX;
	pin B7 = GT9_VTTX;
	pin B8 = IOB_N43_2;
	pin B9 = IOB_N41_3;
	pin B10 = IOB_N39_3;
	pin B11 = GT7_AVCCAUXRX;
	pin B12 = GT7_VTRX;
	pin B13 = GT7_AVCCAUXTX;
	pin B14 = GT7_VTTX;
	pin B15 = IOB_N28_1;
	pin B16 = IOB_N27_2;
	pin B17 = GT6_AVCCAUXRX;
	pin B18 = GT6_VTRX;
	pin B19 = GT6_AVCCAUXTX;
	pin B20 = GT6_VTTX;
	pin B21 = IOB_N16_0;
	pin B22 = IOB_N14_0;
	pin B23 = IOB_N12_1;
	pin B24 = GT4_AVCCAUXRX;
	pin B25 = GT4_VTRX;
	pin B26 = GT4_AVCCAUXTX;
	pin B27 = GT4_VTTX;
	pin B28 = IOB_W56_2;
	pin B29 = GND;
	pin B30 = VCCAUX;
	pin C1 = IOB_E54_2;
	pin C2 = IOB_E54_3;
	pin C3 = GND;
	pin C4 = IOB_E53_1;
	pin C5 = IOB_E55_1;
	pin C6 = GT9_GNDA;
	pin C7 = IOB_N50_3;
	pin C8 = IOB_N48_3;
	pin C9 = IOB_N41_2;
	pin C10 = IOB_N36_2;
	pin C11 = IOB_N36_3;
	pin C12 = GT7_GNDA;
	pin C13 = IOB_N34_3;
	pin C14 = GND;
	pin C15 = IOB_N28_0;
	pin C16 = IOB_N27_3;
	pin C17 = GND;
	pin C18 = IOB_N21_0;
	pin C19 = GT6_GNDA;
	pin C20 = IOB_N19_0;
	pin C21 = IOB_N19_1;
	pin C22 = IOB_N14_1;
	pin C23 = IOB_N7_0;
	pin C24 = IOB_N5_0;
	pin C25 = GT4_GNDA;
	pin C26 = IOB_W55_1;
	pin C27 = IOB_W53_1;
	pin C28 = GND;
	pin C29 = IOB_W54_3;
	pin C30 = IOB_W54_2;
	pin D1 = IOB_E52_2;
	pin D2 = IOB_E52_3;
	pin D3 = IOB_E53_0;
	pin D4 = GND;
	pin D5 = IOB_E55_0;
	pin D6 = NC;
	pin D7 = IOB_N50_2;
	pin D8 = IOB_N48_2;
	pin D9 = GND;
	pin D10 = IOB_N48_1;
	pin D11 = IOB_N43_1;
	pin D12 = GND;
	pin D13 = IOB_N34_2;
	pin D14 = IOB_N34_1;
	pin D15 = IOB_N29_1;
	pin D16 = IOB_N26_2;
	pin D17 = IOB_N21_2;
	pin D18 = IOB_N21_1;
	pin D19 = GND;
	pin D20 = IOB_N12_2;
	pin D21 = IOB_N7_2;
	pin D22 = GND;
	pin D23 = IOB_N7_1;
	pin D24 = IOB_N5_1;
	pin D25 = DXN;
	pin D26 = IOB_W55_0;
	pin D27 = GND;
	pin D28 = IOB_W53_0;
	pin D29 = IOB_W52_3;
	pin D30 = IOB_W52_2;
	pin E1 = IOB_E50_2;
	pin E2 = IOB_E50_3;
	pin E3 = IOB_E51_0;
	pin E4 = IOB_E51_1;
	pin E5 = GND;
	pin E6 = IOB_N54_0;
	pin E7 = IOB_N54_1;
	pin E8 = IOB_N53_2;
	pin E9 = IOB_N53_3;
	pin E10 = IOB_N48_0;
	pin E11 = IOB_N43_0;
	pin E12 = IOB_N41_0;
	pin E13 = IOB_N41_1;
	pin E14 = IOB_N34_0;
	pin E15 = IOB_N29_0;
	pin E16 = IOB_N26_3;
	pin E17 = IOB_N21_3;
	pin E18 = IOB_N14_2;
	pin E19 = IOB_N14_3;
	pin E20 = IOB_N12_3;
	pin E21 = IOB_N7_3;
	pin E22 = IOB_N2_0;
	pin E23 = IOB_N2_1;
	pin E24 = IOB_N1_2;
	pin E25 = IOB_N1_3;
	pin E26 = GND;
	pin E27 = IOB_W51_1;
	pin E28 = IOB_W51_0;
	pin E29 = IOB_W50_3;
	pin E30 = IOB_W50_2;
	pin F1 = IOB_E48_2;
	pin F2 = IOB_E48_3;
	pin F3 = IOB_E49_0;
	pin F4 = IOB_E49_1;
	pin F5 = TDO;
	pin F6 = GND;
	pin F7 = IOB_N54_2;
	pin F8 = IOB_N54_3;
	pin F9 = IOB_N50_0;
	pin F10 = IOB_N50_1;
	pin F11 = IOB_N40_2;
	pin F12 = IOB_N40_3;
	pin F13 = GND;
	pin F14 = IOB_N39_2;
	pin F15 = IOB_N28_3;
	pin F16 = IOB_N27_0;
	pin F17 = IOB_N16_1;
	pin F18 = GND;
	pin F19 = IOB_N15_0;
	pin F20 = IOB_N15_1;
	pin F21 = IOB_N5_2;
	pin F22 = IOB_N5_3;
	pin F23 = IOB_N1_0;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = TDI;
	pin F27 = IOB_W49_1;
	pin F28 = IOB_W49_0;
	pin F29 = IOB_W48_3;
	pin F30 = IOB_W48_2;
	pin G1 = IOB_E46_2;
	pin G2 = IOB_E46_3;
	pin G3 = IOB_E47_0;
	pin G4 = IOB_E47_1;
	pin G5 = IOB_E56_0;
	pin G6 = IOB_E56_1;
	pin G7 = TCK;
	pin G8 = IOB_N51_1;
	pin G9 = IOB_N51_3;
	pin G10 = IOB_N49_3;
	pin G11 = IOB_N47_3;
	pin G12 = IOB_N42_3;
	pin G13 = IOB_N37_3;
	pin G14 = IOB_N39_1;
	pin G15 = IOB_N28_2;
	pin G16 = IOB_N27_1;
	pin G17 = IOB_N16_2;
	pin G18 = IOB_N18_0;
	pin G19 = IOB_N13_0;
	pin G20 = IOB_N8_0;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N4_0;
	pin G23 = IOB_N4_2;
	pin G24 = PROG_B;
	pin G25 = IOB_W56_1;
	pin G26 = IOB_W56_0;
	pin G27 = IOB_W47_1;
	pin G28 = IOB_W47_0;
	pin G29 = IOB_W46_3;
	pin G30 = IOB_W46_2;
	pin H1 = GND;
	pin H2 = IOB_E44_3;
	pin H3 = IOB_E45_0;
	pin H4 = IOB_E45_1;
	pin H5 = IOB_E52_0;
	pin H6 = IOB_E52_1;
	pin H7 = VCCBATT;
	pin H8 = TMS;
	pin H9 = IOB_N51_2;
	pin H10 = IOB_N49_2;
	pin H11 = IOB_N47_2;
	pin H12 = IOB_N42_2;
	pin H13 = IOB_N37_2;
	pin H14 = IOB_N35_3;
	pin H15 = IOB_N33_3;
	pin H16 = IOB_N22_0;
	pin H17 = IOB_N20_0;
	pin H18 = IOB_N18_1;
	pin H19 = IOB_N13_1;
	pin H20 = IOB_N8_1;
	pin H21 = IOB_N6_1;
	pin H22 = IOB_N4_1;
	pin H23 = HSWAP_EN;
	pin H24 = DXP;
	pin H25 = IOB_W52_1;
	pin H26 = IOB_W52_0;
	pin H27 = IOB_W45_1;
	pin H28 = IOB_W45_0;
	pin H29 = IOB_W44_3;
	pin H30 = GND;
	pin J1 = IOB_E42_3;
	pin J2 = IOB_E44_2;
	pin J3 = IOB_E41_0;
	pin J4 = IOB_E41_1;
	pin J5 = IOB_E48_0;
	pin J6 = IOB_E48_1;
	pin J7 = IOB_E54_0;
	pin J8 = IOB_E54_1;
	pin J9 = VCCO2;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = IOB_N35_2;
	pin J15 = IOB_N33_2;
	pin J16 = IOB_N22_1;
	pin J17 = IOB_N20_1;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCO7;
	pin J23 = IOB_W54_1;
	pin J24 = IOB_W54_0;
	pin J25 = IOB_W48_1;
	pin J26 = IOB_W48_0;
	pin J27 = IOB_W41_1;
	pin J28 = IOB_W41_0;
	pin J29 = IOB_W44_2;
	pin J30 = IOB_W42_3;
	pin K1 = IOB_E42_2;
	pin K2 = IOB_E40_3;
	pin K3 = IOB_E39_0;
	pin K4 = IOB_E39_1;
	pin K5 = IOB_E43_0;
	pin K6 = IOB_E43_1;
	pin K7 = IOB_E50_0;
	pin K8 = IOB_E50_1;
	pin K9 = VCCO2;
	pin K10 = VCCO1;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCO0;
	pin K22 = VCCO7;
	pin K23 = IOB_W50_1;
	pin K24 = IOB_W50_0;
	pin K25 = IOB_W43_1;
	pin K26 = IOB_W43_0;
	pin K27 = IOB_W39_1;
	pin K28 = IOB_W39_0;
	pin K29 = IOB_W40_3;
	pin K30 = IOB_W42_2;
	pin L1 = IOB_E38_3;
	pin L2 = IOB_E40_2;
	pin L3 = GND;
	pin L4 = IOB_E37_0;
	pin L5 = IOB_E37_1;
	pin L6 = GND;
	pin L7 = IOB_E46_0;
	pin L8 = IOB_E46_1;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = GND;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = IOB_W46_1;
	pin L24 = IOB_W46_0;
	pin L25 = GND;
	pin L26 = IOB_W37_1;
	pin L27 = IOB_W37_0;
	pin L28 = GND;
	pin L29 = IOB_W40_2;
	pin L30 = IOB_W38_3;
	pin M1 = IOB_E38_2;
	pin M2 = IOB_E36_3;
	pin M3 = IOB_E35_0;
	pin M4 = IOB_E35_1;
	pin M5 = IOB_E42_0;
	pin M6 = IOB_E42_1;
	pin M7 = IOB_E44_0;
	pin M8 = IOB_E44_1;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = IOB_W44_1;
	pin M24 = IOB_W44_0;
	pin M25 = IOB_W42_1;
	pin M26 = IOB_W42_0;
	pin M27 = IOB_W35_1;
	pin M28 = IOB_W35_0;
	pin M29 = IOB_W36_3;
	pin M30 = IOB_W38_2;
	pin N1 = IOB_E34_3;
	pin N2 = IOB_E36_2;
	pin N3 = IOB_E33_0;
	pin N4 = IOB_E33_1;
	pin N5 = IOB_E38_0;
	pin N6 = IOB_E38_1;
	pin N7 = IOB_E40_0;
	pin N8 = IOB_E40_1;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = IOB_W40_1;
	pin N24 = IOB_W40_0;
	pin N25 = IOB_W38_1;
	pin N26 = IOB_W38_0;
	pin N27 = IOB_W33_1;
	pin N28 = IOB_W33_0;
	pin N29 = IOB_W36_2;
	pin N30 = IOB_W34_3;
	pin P1 = IOB_E34_2;
	pin P2 = IOB_E32_2;
	pin P3 = IOB_E32_3;
	pin P4 = IOB_E31_0;
	pin P5 = IOB_E31_1;
	pin P6 = GND;
	pin P7 = IOB_E34_0;
	pin P8 = IOB_E34_1;
	pin P9 = IOB_E36_1;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = IOB_W36_1;
	pin P23 = IOB_W34_1;
	pin P24 = IOB_W34_0;
	pin P25 = GND;
	pin P26 = IOB_W31_1;
	pin P27 = IOB_W31_0;
	pin P28 = IOB_W32_3;
	pin P29 = IOB_W32_2;
	pin P30 = IOB_W34_2;
	pin R1 = VCCAUX;
	pin R2 = IOB_E30_3;
	pin R3 = IOB_E29_0;
	pin R4 = IOB_E29_1;
	pin R5 = IOB_E30_0;
	pin R6 = IOB_E30_1;
	pin R7 = IOB_E32_0;
	pin R8 = IOB_E32_1;
	pin R9 = IOB_E36_0;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = IOB_W36_0;
	pin R23 = IOB_W32_1;
	pin R24 = IOB_W32_0;
	pin R25 = IOB_W30_1;
	pin R26 = IOB_W30_0;
	pin R27 = IOB_W29_1;
	pin R28 = IOB_W29_0;
	pin R29 = IOB_W30_3;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E30_2;
	pin T3 = IOB_E27_1;
	pin T4 = IOB_E27_0;
	pin T5 = IOB_E27_3;
	pin T6 = IOB_E27_2;
	pin T7 = IOB_E25_3;
	pin T8 = IOB_E25_2;
	pin T9 = IOB_E23_3;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = IOB_W23_3;
	pin T23 = IOB_W25_2;
	pin T24 = IOB_W25_3;
	pin T25 = IOB_W27_2;
	pin T26 = IOB_W27_3;
	pin T27 = IOB_W27_0;
	pin T28 = IOB_W27_1;
	pin T29 = IOB_W30_2;
	pin T30 = VCCAUX;
	pin U1 = IOB_E28_3;
	pin U2 = IOB_E26_3;
	pin U3 = IOB_E26_2;
	pin U4 = IOB_E25_1;
	pin U5 = IOB_E25_0;
	pin U6 = GND;
	pin U7 = IOB_E21_3;
	pin U8 = IOB_E21_2;
	pin U9 = IOB_E23_2;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = IOB_W23_2;
	pin U23 = IOB_W21_2;
	pin U24 = IOB_W21_3;
	pin U25 = GND;
	pin U26 = IOB_W25_0;
	pin U27 = IOB_W25_1;
	pin U28 = IOB_W26_2;
	pin U29 = IOB_W26_3;
	pin U30 = IOB_W28_3;
	pin V1 = IOB_E28_2;
	pin V2 = IOB_E24_3;
	pin V3 = IOB_E23_1;
	pin V4 = IOB_E23_0;
	pin V5 = IOB_E21_1;
	pin V6 = IOB_E21_0;
	pin V7 = IOB_E19_3;
	pin V8 = IOB_E19_2;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = IOB_W19_2;
	pin V24 = IOB_W19_3;
	pin V25 = IOB_W21_0;
	pin V26 = IOB_W21_1;
	pin V27 = IOB_W23_0;
	pin V28 = IOB_W23_1;
	pin V29 = IOB_W24_3;
	pin V30 = IOB_W28_2;
	pin W1 = IOB_E22_3;
	pin W2 = IOB_E24_2;
	pin W3 = IOB_E19_1;
	pin W4 = IOB_E19_0;
	pin W5 = IOB_E17_3;
	pin W6 = IOB_E17_2;
	pin W7 = IOB_E15_3;
	pin W8 = IOB_E15_2;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = IOB_W15_2;
	pin W24 = IOB_W15_3;
	pin W25 = IOB_W17_2;
	pin W26 = IOB_W17_3;
	pin W27 = IOB_W19_0;
	pin W28 = IOB_W19_1;
	pin W29 = IOB_W24_2;
	pin W30 = IOB_W22_3;
	pin Y1 = IOB_E22_2;
	pin Y2 = IOB_E20_3;
	pin Y3 = GND;
	pin Y4 = IOB_E17_1;
	pin Y5 = IOB_E17_0;
	pin Y6 = GND;
	pin Y7 = IOB_E11_3;
	pin Y8 = IOB_E11_2;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = GND;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = IOB_W11_2;
	pin Y24 = IOB_W11_3;
	pin Y25 = GND;
	pin Y26 = IOB_W17_0;
	pin Y27 = IOB_W17_1;
	pin Y28 = GND;
	pin Y29 = IOB_W20_3;
	pin Y30 = IOB_W22_2;
	pin AA1 = IOB_E18_3;
	pin AA2 = IOB_E20_2;
	pin AA3 = IOB_E16_3;
	pin AA4 = IOB_E16_2;
	pin AA5 = IOB_E13_3;
	pin AA6 = IOB_E13_2;
	pin AA7 = IOB_E9_3;
	pin AA8 = IOB_E9_2;
	pin AA9 = VCCO3;
	pin AA10 = VCCO4;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCO5;
	pin AA22 = VCCO6;
	pin AA23 = IOB_W9_2;
	pin AA24 = IOB_W9_3;
	pin AA25 = IOB_W13_2;
	pin AA26 = IOB_W13_3;
	pin AA27 = IOB_W16_2;
	pin AA28 = IOB_W16_3;
	pin AA29 = IOB_W20_2;
	pin AA30 = IOB_W18_3;
	pin AB1 = IOB_E18_2;
	pin AB2 = IOB_E14_3;
	pin AB3 = IOB_E15_1;
	pin AB4 = IOB_E15_0;
	pin AB5 = IOB_E11_1;
	pin AB6 = IOB_E11_0;
	pin AB7 = IOB_E5_3;
	pin AB8 = IOB_E5_2;
	pin AB9 = VCCO3;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = IOB_S39_2;
	pin AB15 = IOB_S34_3;
	pin AB16 = IOB_S21_0;
	pin AB17 = IOB_S16_1;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCO6;
	pin AB23 = IOB_W5_2;
	pin AB24 = IOB_W5_3;
	pin AB25 = IOB_W11_0;
	pin AB26 = IOB_W11_1;
	pin AB27 = IOB_W15_0;
	pin AB28 = IOB_W15_1;
	pin AB29 = IOB_W14_3;
	pin AB30 = IOB_W18_2;
	pin AC1 = GND;
	pin AC2 = IOB_E14_2;
	pin AC3 = IOB_E13_1;
	pin AC4 = IOB_E13_0;
	pin AC5 = IOB_E7_3;
	pin AC6 = IOB_E7_2;
	pin AC7 = CCLK;
	pin AC8 = DONE;
	pin AC9 = IOB_S54_1;
	pin AC10 = IOB_S50_3;
	pin AC11 = IOB_S48_3;
	pin AC12 = IOB_S43_3;
	pin AC13 = IOB_S41_3;
	pin AC14 = IOB_S39_1;
	pin AC15 = IOB_S34_2;
	pin AC16 = IOB_S21_1;
	pin AC17 = IOB_S16_2;
	pin AC18 = IOB_S14_0;
	pin AC19 = IOB_S12_0;
	pin AC20 = IOB_S7_0;
	pin AC21 = IOB_S5_0;
	pin AC22 = IOB_S1_2;
	pin AC23 = M2;
	pin AC24 = M1;
	pin AC25 = IOB_W7_2;
	pin AC26 = IOB_W7_3;
	pin AC27 = IOB_W13_0;
	pin AC28 = IOB_W13_1;
	pin AC29 = IOB_W14_2;
	pin AC30 = GND;
	pin AD1 = IOB_E12_3;
	pin AD2 = IOB_E12_2;
	pin AD3 = IOB_E9_1;
	pin AD4 = IOB_E9_0;
	pin AD5 = IOB_E3_3;
	pin AD6 = IOB_E3_2;
	pin AD7 = PWRDWN_B;
	pin AD8 = IOB_S51_2;
	pin AD9 = IOB_S54_0;
	pin AD10 = IOB_S50_2;
	pin AD11 = IOB_S48_2;
	pin AD12 = IOB_S43_2;
	pin AD13 = IOB_S41_2;
	pin AD14 = IOB_S34_1;
	pin AD15 = IOB_S29_3;
	pin AD16 = IOB_S26_0;
	pin AD17 = IOB_S21_2;
	pin AD18 = IOB_S14_1;
	pin AD19 = IOB_S12_1;
	pin AD20 = IOB_S7_1;
	pin AD21 = IOB_S5_1;
	pin AD22 = IOB_S1_3;
	pin AD23 = IOB_S4_1;
	pin AD24 = M0;
	pin AD25 = IOB_W3_2;
	pin AD26 = IOB_W3_3;
	pin AD27 = IOB_W9_0;
	pin AD28 = IOB_W9_1;
	pin AD29 = IOB_W12_2;
	pin AD30 = IOB_W12_3;
	pin AE1 = IOB_E10_3;
	pin AE2 = IOB_E10_2;
	pin AE3 = IOB_E6_3;
	pin AE4 = IOB_E6_2;
	pin AE5 = IOB_E5_1;
	pin AE6 = GND;
	pin AE7 = IOB_S50_1;
	pin AE8 = IOB_S50_0;
	pin AE9 = IOB_S43_1;
	pin AE10 = IOB_S43_0;
	pin AE11 = IOB_S41_1;
	pin AE12 = IOB_S41_0;
	pin AE13 = GND;
	pin AE14 = IOB_S34_0;
	pin AE15 = IOB_S29_2;
	pin AE16 = IOB_S26_1;
	pin AE17 = IOB_S21_3;
	pin AE18 = GND;
	pin AE19 = IOB_S14_3;
	pin AE20 = IOB_S14_2;
	pin AE21 = IOB_S12_3;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S5_3;
	pin AE24 = IOB_S5_2;
	pin AE25 = GND;
	pin AE26 = IOB_W5_1;
	pin AE27 = IOB_W6_2;
	pin AE28 = IOB_W6_3;
	pin AE29 = IOB_W10_2;
	pin AE30 = IOB_W10_3;
	pin AF1 = IOB_E8_3;
	pin AF2 = IOB_E8_2;
	pin AF3 = IOB_E7_1;
	pin AF4 = IOB_E7_0;
	pin AF5 = GND;
	pin AF6 = IOB_E5_0;
	pin AF7 = IOB_S54_2;
	pin AF8 = IOB_S48_1;
	pin AF9 = IOB_S48_0;
	pin AF10 = IOB_S47_1;
	pin AF11 = IOB_S39_0;
	pin AF12 = IOB_S36_1;
	pin AF13 = IOB_S36_0;
	pin AF14 = IOB_S33_1;
	pin AF15 = IOB_S28_3;
	pin AF16 = IOB_S27_0;
	pin AF17 = IOB_S22_2;
	pin AF18 = IOB_S19_3;
	pin AF19 = IOB_S19_2;
	pin AF20 = IOB_S16_3;
	pin AF21 = IOB_S8_2;
	pin AF22 = IOB_S7_3;
	pin AF23 = IOB_S7_2;
	pin AF24 = IOB_S1_1;
	pin AF25 = IOB_W5_0;
	pin AF26 = GND;
	pin AF27 = IOB_W7_0;
	pin AF28 = IOB_W7_1;
	pin AF29 = IOB_W8_2;
	pin AF30 = IOB_W8_3;
	pin AG1 = IOB_E4_3;
	pin AG2 = IOB_E4_2;
	pin AG3 = IOB_E3_1;
	pin AG4 = GND;
	pin AG5 = IOB_E1_3;
	pin AG6 = IOB_S54_3;
	pin AG7 = IOB_S53_1;
	pin AG8 = IOB_S51_1;
	pin AG9 = GND;
	pin AG10 = IOB_S47_0;
	pin AG11 = IOB_S37_2;
	pin AG12 = GND;
	pin AG13 = IOB_S35_1;
	pin AG14 = IOB_S33_0;
	pin AG15 = IOB_S28_2;
	pin AG16 = IOB_S27_1;
	pin AG17 = IOB_S22_3;
	pin AG18 = IOB_S20_2;
	pin AG19 = GND;
	pin AG20 = IOB_S18_1;
	pin AG21 = IOB_S8_3;
	pin AG22 = GND;
	pin AG23 = IOB_S4_2;
	pin AG24 = IOB_S2_2;
	pin AG25 = IOB_S1_0;
	pin AG26 = IOB_W1_3;
	pin AG27 = GND;
	pin AG28 = IOB_W3_1;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W4_3;
	pin AH1 = IOB_E2_3;
	pin AH2 = IOB_E2_2;
	pin AH3 = GND;
	pin AH4 = IOB_E3_0;
	pin AH5 = IOB_E1_2;
	pin AH6 = GT16_GNDA;
	pin AH7 = IOB_S53_0;
	pin AH8 = IOB_S51_0;
	pin AH9 = IOB_S42_1;
	pin AH10 = IOB_S40_1;
	pin AH11 = IOB_S40_0;
	pin AH12 = GT18_GNDA;
	pin AH13 = IOB_S35_0;
	pin AH14 = GND;
	pin AH15 = IOB_S28_1;
	pin AH16 = IOB_S27_2;
	pin AH17 = GND;
	pin AH18 = IOB_S20_3;
	pin AH19 = GT19_GNDA;
	pin AH20 = IOB_S15_3;
	pin AH21 = IOB_S15_2;
	pin AH22 = IOB_S13_2;
	pin AH23 = IOB_S4_3;
	pin AH24 = IOB_S2_3;
	pin AH25 = GT21_GNDA;
	pin AH26 = IOB_W1_2;
	pin AH27 = IOB_W3_0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AJ1 = VCCAUX;
	pin AJ2 = GND;
	pin AJ3 = IOB_E1_1;
	pin AJ4 = GT16_AVCCAUXRX;
	pin AJ5 = GT16_VTRX;
	pin AJ6 = GT16_AVCCAUXTX;
	pin AJ7 = GT16_VTTX;
	pin AJ8 = IOB_S49_1;
	pin AJ9 = IOB_S42_0;
	pin AJ10 = IOB_S37_1;
	pin AJ11 = GT18_AVCCAUXRX;
	pin AJ12 = GT18_VTRX;
	pin AJ13 = GT18_AVCCAUXTX;
	pin AJ14 = GT18_VTTX;
	pin AJ15 = IOB_S28_0;
	pin AJ16 = IOB_S27_3;
	pin AJ17 = GT19_AVCCAUXRX;
	pin AJ18 = GT19_VTRX;
	pin AJ19 = GT19_AVCCAUXTX;
	pin AJ20 = GT19_VTTX;
	pin AJ21 = IOB_S18_2;
	pin AJ22 = IOB_S13_3;
	pin AJ23 = IOB_S6_2;
	pin AJ24 = GT21_AVCCAUXRX;
	pin AJ25 = GT21_VTRX;
	pin AJ26 = GT21_AVCCAUXTX;
	pin AJ27 = GT21_VTTX;
	pin AJ28 = IOB_W1_1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AK2 = VCCAUX;
	pin AK3 = IOB_E1_0;
	pin AK4 = GT16_RXN;
	pin AK5 = GT16_RXP;
	pin AK6 = GT16_TXP;
	pin AK7 = GT16_TXN;
	pin AK8 = IOB_S49_0;
	pin AK9 = GND;
	pin AK10 = IOB_S37_0;
	pin AK11 = GT18_RXN;
	pin AK12 = GT18_RXP;
	pin AK13 = GT18_TXP;
	pin AK14 = GT18_TXN;
	pin AK15 = VCCAUX;
	pin AK16 = VCCAUX;
	pin AK17 = GT19_RXN;
	pin AK18 = GT19_RXP;
	pin AK19 = GT19_TXP;
	pin AK20 = GT19_TXN;
	pin AK21 = IOB_S18_3;
	pin AK22 = GND;
	pin AK23 = IOB_S6_3;
	pin AK24 = GT21_RXN;
	pin AK25 = GT21_RXP;
	pin AK26 = GT21_TXP;
	pin AK27 = GT21_TXN;
	pin AK28 = IOB_W1_0;
	pin AK29 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp20-fg676
bond BOND45 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = DXP;
	pin A4 = GT4_TXN;
	pin A5 = GT4_TXP;
	pin A6 = GT4_RXP;
	pin A7 = GT4_RXN;
	pin A8 = IOB_N7_2;
	pin A9 = GT6_TXN;
	pin A10 = GT6_TXP;
	pin A11 = GT6_RXP;
	pin A12 = GT6_RXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT7_TXN;
	pin A16 = GT7_TXP;
	pin A17 = GT7_RXP;
	pin A18 = GT7_RXN;
	pin A19 = IOB_N48_1;
	pin A20 = GT9_TXN;
	pin A21 = GT9_TXP;
	pin A22 = GT9_RXP;
	pin A23 = GT9_RXN;
	pin A24 = VCCBATT;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = GT4_VTTX;
	pin B5 = GT4_AVCCAUXTX;
	pin B6 = GT4_VTRX;
	pin B7 = GT4_AVCCAUXRX;
	pin B8 = IOB_N7_3;
	pin B9 = GT6_VTTX;
	pin B10 = GT6_AVCCAUXTX;
	pin B11 = GT6_VTRX;
	pin B12 = GT6_AVCCAUXRX;
	pin B13 = IOB_N27_0;
	pin B14 = IOB_N28_3;
	pin B15 = GT7_VTTX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTRX;
	pin B18 = GT7_AVCCAUXRX;
	pin B19 = IOB_N48_0;
	pin B20 = GT9_VTTX;
	pin B21 = GT9_AVCCAUXTX;
	pin B22 = GT9_VTRX;
	pin B23 = GT9_AVCCAUXRX;
	pin B24 = TMS;
	pin B25 = GND;
	pin B26 = TCK;
	pin C1 = IOB_W56_2;
	pin C2 = IOB_W56_3;
	pin C3 = GND;
	pin C4 = DXN;
	pin C5 = VCCO0;
	pin C6 = GT4_GNDA;
	pin C7 = IOB_N4_0;
	pin C8 = VCCO0;
	pin C9 = IOB_N13_0;
	pin C10 = IOB_N16_1;
	pin C11 = GT6_GNDA;
	pin C12 = IOB_N21_2;
	pin C13 = IOB_N27_1;
	pin C14 = IOB_N28_2;
	pin C15 = IOB_N34_1;
	pin C16 = GT7_GNDA;
	pin C17 = IOB_N39_2;
	pin C18 = IOB_N42_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N51_3;
	pin C21 = GT9_GNDA;
	pin C22 = VCCO1;
	pin C23 = NC;
	pin C24 = GND;
	pin C25 = IOB_E56_3;
	pin C26 = IOB_E56_2;
	pin D1 = IOB_W56_0;
	pin D2 = IOB_W56_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N1_0;
	pin D7 = IOB_N4_1;
	pin D8 = GND;
	pin D9 = IOB_N13_1;
	pin D10 = IOB_N16_2;
	pin D11 = VCCO0;
	pin D12 = IOB_N21_3;
	pin D13 = IOB_N27_2;
	pin D14 = IOB_N28_1;
	pin D15 = IOB_N34_0;
	pin D16 = VCCO1;
	pin D17 = IOB_N39_1;
	pin D18 = IOB_N42_2;
	pin D19 = GND;
	pin D20 = IOB_N51_2;
	pin D21 = IOB_N54_3;
	pin D22 = IOB_N54_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E56_1;
	pin D26 = IOB_E56_0;
	pin E1 = IOB_W54_2;
	pin E2 = IOB_W54_3;
	pin E3 = VCCO7;
	pin E4 = IOB_W55_1;
	pin E5 = IOB_N1_3;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N6_0;
	pin E9 = IOB_N12_2;
	pin E10 = IOB_N15_1;
	pin E11 = IOB_N15_0;
	pin E12 = IOB_N20_1;
	pin E13 = IOB_N27_3;
	pin E14 = IOB_N28_0;
	pin E15 = IOB_N35_2;
	pin E16 = IOB_N40_3;
	pin E17 = IOB_N40_2;
	pin E18 = IOB_N43_1;
	pin E19 = IOB_N49_3;
	pin E20 = IOB_N51_1;
	pin E21 = IOB_N54_2;
	pin E22 = IOB_N54_0;
	pin E23 = IOB_E55_1;
	pin E24 = VCCO2;
	pin E25 = IOB_E54_3;
	pin E26 = IOB_E54_2;
	pin F1 = IOB_W52_2;
	pin F2 = IOB_W52_3;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = IOB_W55_0;
	pin F6 = IOB_W53_1;
	pin F7 = IOB_N2_0;
	pin F8 = IOB_N6_1;
	pin F9 = IOB_N12_3;
	pin F10 = GND;
	pin F11 = IOB_N18_2;
	pin F12 = IOB_N19_2;
	pin F13 = IOB_N20_0;
	pin F14 = IOB_N35_3;
	pin F15 = IOB_N36_1;
	pin F16 = IOB_N37_1;
	pin F17 = GND;
	pin F18 = IOB_N43_0;
	pin F19 = IOB_N49_2;
	pin F20 = IOB_N53_3;
	pin F21 = IOB_E53_1;
	pin F22 = IOB_E55_0;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = IOB_E52_3;
	pin F26 = IOB_E52_2;
	pin G1 = IOB_W49_0;
	pin G2 = IOB_W49_1;
	pin G3 = IOB_W50_2;
	pin G4 = IOB_W50_3;
	pin G5 = IOB_W52_1;
	pin G6 = IOB_W53_0;
	pin G7 = IOB_N2_1;
	pin G8 = IOB_N5_2;
	pin G9 = IOB_N8_0;
	pin G10 = VCCINT;
	pin G11 = IOB_N16_0;
	pin G12 = IOB_N19_3;
	pin G13 = VCCINT;
	pin G14 = VCCINT;
	pin G15 = IOB_N36_0;
	pin G16 = IOB_N39_3;
	pin G17 = VCCINT;
	pin G18 = IOB_N47_3;
	pin G19 = IOB_N50_1;
	pin G20 = IOB_N53_2;
	pin G21 = IOB_E53_0;
	pin G22 = IOB_E52_1;
	pin G23 = IOB_E50_3;
	pin G24 = IOB_E50_2;
	pin G25 = IOB_E49_1;
	pin G26 = IOB_E49_0;
	pin H1 = IOB_W48_0;
	pin H2 = IOB_W48_1;
	pin H3 = VCCO7;
	pin H4 = GND;
	pin H5 = IOB_W52_0;
	pin H6 = IOB_W48_2;
	pin H7 = IOB_W48_3;
	pin H8 = IOB_N5_3;
	pin H9 = IOB_N8_1;
	pin H10 = IOB_N14_3;
	pin H11 = IOB_N14_2;
	pin H12 = IOB_N18_0;
	pin H13 = IOB_N22_0;
	pin H14 = IOB_N33_3;
	pin H15 = IOB_N37_3;
	pin H16 = IOB_N41_1;
	pin H17 = IOB_N41_0;
	pin H18 = IOB_N47_2;
	pin H19 = IOB_N50_0;
	pin H20 = IOB_E48_3;
	pin H21 = IOB_E48_2;
	pin H22 = IOB_E52_0;
	pin H23 = GND;
	pin H24 = VCCO2;
	pin H25 = IOB_E48_1;
	pin H26 = IOB_E48_0;
	pin J1 = IOB_W44_0;
	pin J2 = IOB_W44_1;
	pin J3 = IOB_W44_2;
	pin J4 = IOB_W44_3;
	pin J5 = IOB_W45_0;
	pin J6 = IOB_W45_1;
	pin J7 = IOB_W46_2;
	pin J8 = IOB_W46_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = IOB_N18_1;
	pin J13 = IOB_N22_1;
	pin J14 = IOB_N33_2;
	pin J15 = IOB_N37_2;
	pin J16 = VCCO1;
	pin J17 = VCCO1;
	pin J18 = VCCINT;
	pin J19 = IOB_E46_3;
	pin J20 = IOB_E46_2;
	pin J21 = IOB_E45_1;
	pin J22 = IOB_E45_0;
	pin J23 = IOB_E44_3;
	pin J24 = IOB_E44_2;
	pin J25 = IOB_E44_1;
	pin J26 = IOB_E44_0;
	pin K1 = IOB_W40_0;
	pin K2 = IOB_W40_1;
	pin K3 = IOB_W40_3;
	pin K4 = IOB_W41_0;
	pin K5 = IOB_W41_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_W42_3;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCO0;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCINT;
	pin K17 = VCCINT;
	pin K18 = VCCO2;
	pin K19 = IOB_E42_3;
	pin K20 = VCCINT;
	pin K21 = GND;
	pin K22 = IOB_E41_1;
	pin K23 = IOB_E41_0;
	pin K24 = IOB_E40_3;
	pin K25 = IOB_E40_1;
	pin K26 = IOB_E40_0;
	pin L1 = IOB_W36_2;
	pin L2 = IOB_W36_3;
	pin L3 = IOB_W40_2;
	pin L4 = VCCO7;
	pin L5 = IOB_W37_0;
	pin L6 = IOB_W37_1;
	pin L7 = IOB_W38_3;
	pin L8 = IOB_W42_2;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO2;
	pin L19 = IOB_E42_2;
	pin L20 = IOB_E38_3;
	pin L21 = IOB_E37_1;
	pin L22 = IOB_E37_0;
	pin L23 = VCCO2;
	pin L24 = IOB_E40_2;
	pin L25 = IOB_E36_3;
	pin L26 = IOB_E36_2;
	pin M1 = IOB_W32_2;
	pin M2 = IOB_W32_3;
	pin M3 = GND;
	pin M4 = IOB_W33_0;
	pin M5 = IOB_W33_1;
	pin M6 = IOB_W34_3;
	pin M7 = IOB_W38_2;
	pin M8 = IOB_W36_0;
	pin M9 = IOB_W36_1;
	pin M10 = VCCO7;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCO2;
	pin M18 = IOB_E36_1;
	pin M19 = IOB_E36_0;
	pin M20 = IOB_E38_2;
	pin M21 = IOB_E34_3;
	pin M22 = IOB_E33_1;
	pin M23 = IOB_E33_0;
	pin M24 = GND;
	pin M25 = IOB_E32_3;
	pin M26 = IOB_E32_2;
	pin N1 = VCCAUX;
	pin N2 = IOB_W29_0;
	pin N3 = IOB_W29_1;
	pin N4 = IOB_W30_2;
	pin N5 = IOB_W30_3;
	pin N6 = IOB_W34_2;
	pin N7 = VCCINT;
	pin N8 = IOB_W32_0;
	pin N9 = IOB_W32_1;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = IOB_E32_1;
	pin N19 = IOB_E32_0;
	pin N20 = VCCINT;
	pin N21 = IOB_E34_2;
	pin N22 = IOB_E30_3;
	pin N23 = IOB_E30_2;
	pin N24 = IOB_E29_1;
	pin N25 = IOB_E29_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_W28_3;
	pin P3 = IOB_W28_2;
	pin P4 = IOB_W27_3;
	pin P5 = IOB_W27_2;
	pin P6 = IOB_W23_3;
	pin P7 = VCCINT;
	pin P8 = IOB_W26_3;
	pin P9 = IOB_W26_2;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = IOB_E26_2;
	pin P19 = IOB_E26_3;
	pin P20 = VCCINT;
	pin P21 = IOB_E23_3;
	pin P22 = IOB_E27_2;
	pin P23 = IOB_E27_3;
	pin P24 = IOB_E28_2;
	pin P25 = IOB_E28_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_W25_1;
	pin R2 = IOB_W25_0;
	pin R3 = GND;
	pin R4 = IOB_W24_3;
	pin R5 = IOB_W24_2;
	pin R6 = IOB_W23_2;
	pin R7 = IOB_W19_3;
	pin R8 = IOB_W22_3;
	pin R9 = IOB_W22_2;
	pin R10 = VCCO6;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCO3;
	pin R18 = IOB_E22_2;
	pin R19 = IOB_E22_3;
	pin R20 = IOB_E19_3;
	pin R21 = IOB_E23_2;
	pin R22 = IOB_E24_2;
	pin R23 = IOB_E24_3;
	pin R24 = GND;
	pin R25 = IOB_E25_0;
	pin R26 = IOB_E25_1;
	pin T1 = IOB_W21_1;
	pin T2 = IOB_W21_0;
	pin T3 = IOB_W17_1;
	pin T4 = VCCO6;
	pin T5 = IOB_W20_3;
	pin T6 = IOB_W20_2;
	pin T7 = IOB_W19_2;
	pin T8 = IOB_W15_3;
	pin T9 = VCCO6;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO3;
	pin T19 = IOB_E15_3;
	pin T20 = IOB_E19_2;
	pin T21 = IOB_E20_2;
	pin T22 = IOB_E20_3;
	pin T23 = VCCO3;
	pin T24 = IOB_E17_1;
	pin T25 = IOB_E21_0;
	pin T26 = IOB_E21_1;
	pin U1 = IOB_W18_3;
	pin U2 = IOB_W18_2;
	pin U3 = IOB_W17_0;
	pin U4 = IOB_W16_3;
	pin U5 = IOB_W16_2;
	pin U6 = GND;
	pin U7 = VCCINT;
	pin U8 = IOB_W15_2;
	pin U9 = VCCO6;
	pin U10 = VCCINT;
	pin U11 = VCCINT;
	pin U12 = VCCO5;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = VCCO4;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = VCCO3;
	pin U19 = IOB_E15_2;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = IOB_E16_2;
	pin U23 = IOB_E16_3;
	pin U24 = IOB_E17_0;
	pin U25 = IOB_E18_2;
	pin U26 = IOB_E18_3;
	pin V1 = IOB_W14_3;
	pin V2 = IOB_W14_2;
	pin V3 = IOB_W13_1;
	pin V4 = IOB_W13_0;
	pin V5 = IOB_W12_3;
	pin V6 = IOB_W12_2;
	pin V7 = IOB_W11_3;
	pin V8 = IOB_W11_2;
	pin V9 = VCCINT;
	pin V10 = VCCO5;
	pin V11 = VCCO5;
	pin V12 = IOB_S18_2;
	pin V13 = IOB_S22_2;
	pin V14 = IOB_S33_1;
	pin V15 = IOB_S37_1;
	pin V16 = VCCO4;
	pin V17 = VCCO4;
	pin V18 = VCCINT;
	pin V19 = IOB_E11_2;
	pin V20 = IOB_E11_3;
	pin V21 = IOB_E12_2;
	pin V22 = IOB_E12_3;
	pin V23 = IOB_E13_0;
	pin V24 = IOB_E13_1;
	pin V25 = IOB_E14_2;
	pin V26 = IOB_E14_3;
	pin W1 = IOB_W10_3;
	pin W2 = IOB_W10_2;
	pin W3 = VCCO6;
	pin W4 = GND;
	pin W5 = IOB_W6_3;
	pin W6 = IOB_W9_1;
	pin W7 = IOB_W9_0;
	pin W8 = IOB_S5_0;
	pin W9 = IOB_S8_2;
	pin W10 = IOB_S14_0;
	pin W11 = IOB_S14_1;
	pin W12 = IOB_S18_3;
	pin W13 = IOB_S22_3;
	pin W14 = IOB_S33_0;
	pin W15 = IOB_S37_0;
	pin W16 = IOB_S41_2;
	pin W17 = IOB_S41_3;
	pin W18 = IOB_S47_1;
	pin W19 = IOB_S50_3;
	pin W20 = IOB_E9_0;
	pin W21 = IOB_E9_1;
	pin W22 = IOB_E6_3;
	pin W23 = GND;
	pin W24 = VCCO3;
	pin W25 = IOB_E10_2;
	pin W26 = IOB_E10_3;
	pin Y1 = IOB_W8_3;
	pin Y2 = IOB_W8_2;
	pin Y3 = IOB_W7_3;
	pin Y4 = IOB_W7_2;
	pin Y5 = IOB_W6_2;
	pin Y6 = NC;
	pin Y7 = IOB_S2_2;
	pin Y8 = IOB_S5_1;
	pin Y9 = IOB_S8_3;
	pin Y10 = VCCINT;
	pin Y11 = IOB_S16_3;
	pin Y12 = IOB_S19_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = IOB_S36_3;
	pin Y16 = IOB_S39_0;
	pin Y17 = VCCINT;
	pin Y18 = IOB_S47_0;
	pin Y19 = IOB_S50_2;
	pin Y20 = IOB_S53_1;
	pin Y21 = NC;
	pin Y22 = IOB_E6_2;
	pin Y23 = IOB_E7_2;
	pin Y24 = IOB_E7_3;
	pin Y25 = IOB_E8_2;
	pin Y26 = IOB_E8_3;
	pin AA1 = IOB_W5_1;
	pin AA2 = IOB_W5_0;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = IOB_W3_3;
	pin AA6 = NC;
	pin AA7 = IOB_S2_3;
	pin AA8 = IOB_S6_2;
	pin AA9 = IOB_S12_0;
	pin AA10 = GND;
	pin AA11 = IOB_S18_1;
	pin AA12 = IOB_S19_1;
	pin AA13 = IOB_S20_3;
	pin AA14 = IOB_S35_0;
	pin AA15 = IOB_S36_2;
	pin AA16 = IOB_S37_2;
	pin AA17 = GND;
	pin AA18 = IOB_S43_3;
	pin AA19 = IOB_S49_1;
	pin AA20 = IOB_S53_0;
	pin AA21 = NC;
	pin AA22 = IOB_E3_3;
	pin AA23 = NC;
	pin AA24 = NC;
	pin AA25 = IOB_E5_0;
	pin AA26 = IOB_E5_1;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W3_2;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S4_1;
	pin AB8 = IOB_S6_3;
	pin AB9 = IOB_S12_1;
	pin AB10 = IOB_S15_2;
	pin AB11 = IOB_S15_3;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S27_0;
	pin AB14 = IOB_S28_3;
	pin AB15 = IOB_S35_1;
	pin AB16 = IOB_S40_0;
	pin AB17 = IOB_S40_1;
	pin AB18 = IOB_S43_2;
	pin AB19 = IOB_S49_0;
	pin AB20 = IOB_S51_2;
	pin AB21 = IOB_S54_1;
	pin AB22 = IOB_S54_3;
	pin AB23 = IOB_E3_2;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E4_2;
	pin AB26 = IOB_E4_3;
	pin AC1 = IOB_W2_3;
	pin AC2 = IOB_W2_2;
	pin AC3 = IOB_W1_3;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S1_3;
	pin AC7 = IOB_S4_2;
	pin AC8 = GND;
	pin AC9 = IOB_S13_2;
	pin AC10 = IOB_S16_1;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S21_0;
	pin AC13 = IOB_S27_1;
	pin AC14 = IOB_S28_2;
	pin AC15 = IOB_S34_3;
	pin AC16 = VCCO4;
	pin AC17 = IOB_S39_2;
	pin AC18 = IOB_S42_1;
	pin AC19 = GND;
	pin AC20 = IOB_S51_1;
	pin AC21 = IOB_S54_0;
	pin AC22 = IOB_S54_2;
	pin AC23 = GND;
	pin AC24 = IOB_E1_3;
	pin AC25 = IOB_E2_2;
	pin AC26 = IOB_E2_3;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_2;
	pin AD3 = GND;
	pin AD4 = M2;
	pin AD5 = VCCO5;
	pin AD6 = GT21_GNDA;
	pin AD7 = IOB_S4_3;
	pin AD8 = VCCO5;
	pin AD9 = IOB_S13_3;
	pin AD10 = IOB_S16_2;
	pin AD11 = GT19_GNDA;
	pin AD12 = IOB_S21_1;
	pin AD13 = IOB_S27_2;
	pin AD14 = IOB_S28_1;
	pin AD15 = IOB_S34_2;
	pin AD16 = GT18_GNDA;
	pin AD17 = IOB_S39_1;
	pin AD18 = IOB_S42_0;
	pin AD19 = VCCO4;
	pin AD20 = IOB_S51_0;
	pin AD21 = GT16_GNDA;
	pin AD22 = VCCO4;
	pin AD23 = DONE;
	pin AD24 = GND;
	pin AD25 = IOB_E1_2;
	pin AD26 = IOB_E1_1;
	pin AE1 = IOB_W1_0;
	pin AE2 = GND;
	pin AE3 = M1;
	pin AE4 = GT21_VTTX;
	pin AE5 = GT21_AVCCAUXTX;
	pin AE6 = GT21_VTRX;
	pin AE7 = GT21_AVCCAUXRX;
	pin AE8 = IOB_S7_0;
	pin AE9 = GT19_VTTX;
	pin AE10 = GT19_AVCCAUXTX;
	pin AE11 = GT19_VTRX;
	pin AE12 = GT19_AVCCAUXRX;
	pin AE13 = IOB_S27_3;
	pin AE14 = IOB_S28_0;
	pin AE15 = GT18_VTTX;
	pin AE16 = GT18_AVCCAUXTX;
	pin AE17 = GT18_VTRX;
	pin AE18 = GT18_AVCCAUXRX;
	pin AE19 = IOB_S48_3;
	pin AE20 = GT16_VTTX;
	pin AE21 = GT16_AVCCAUXTX;
	pin AE22 = GT16_VTRX;
	pin AE23 = GT16_AVCCAUXRX;
	pin AE24 = CCLK;
	pin AE25 = GND;
	pin AE26 = IOB_E1_0;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M0;
	pin AF4 = GT21_TXN;
	pin AF5 = GT21_TXP;
	pin AF6 = GT21_RXP;
	pin AF7 = GT21_RXN;
	pin AF8 = IOB_S7_1;
	pin AF9 = GT19_TXN;
	pin AF10 = GT19_TXP;
	pin AF11 = GT19_RXP;
	pin AF12 = GT19_RXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT18_TXN;
	pin AF16 = GT18_TXP;
	pin AF17 = GT18_RXP;
	pin AF18 = GT18_RXN;
	pin AF19 = IOB_S48_2;
	pin AF20 = GT16_TXN;
	pin AF21 = GT16_TXP;
	pin AF22 = GT16_RXP;
	pin AF23 = GT16_RXN;
	pin AF24 = PWRDWN_B;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp30-ff1152
bond BOND46 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = GT9_RXN;
	pin A7 = GT9_RXP;
	pin A8 = GT9_TXP;
	pin A9 = GT9_TXN;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = GT7_RXN;
	pin A15 = GT7_RXP;
	pin A16 = GT7_TXP;
	pin A17 = GT7_TXN;
	pin A18 = GT6_RXN;
	pin A19 = GT6_RXP;
	pin A20 = GT6_TXP;
	pin A21 = GT6_TXN;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = NC;
	pin A26 = GT4_RXN;
	pin A27 = GT4_RXP;
	pin A28 = GT4_TXP;
	pin A29 = GT4_TXN;
	pin A30 = NC;
	pin A31 = NC;
	pin A32 = NC;
	pin A33 = NC;
	pin B1 = GND;
	pin B2 = NC;
	pin B3 = NC;
	pin B4 = NC;
	pin B5 = NC;
	pin B6 = GT9_AVCCAUXRX;
	pin B7 = GT9_VTRX;
	pin B8 = GT9_AVCCAUXTX;
	pin B9 = GT9_VTTX;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = GT7_AVCCAUXRX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTTX;
	pin B18 = GT6_AVCCAUXRX;
	pin B19 = GT6_VTRX;
	pin B20 = GT6_AVCCAUXTX;
	pin B21 = GT6_VTTX;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = NC;
	pin B26 = GT4_AVCCAUXRX;
	pin B27 = GT4_VTRX;
	pin B28 = GT4_AVCCAUXTX;
	pin B29 = GT4_VTTX;
	pin B30 = NC;
	pin B31 = NC;
	pin B32 = NC;
	pin B33 = NC;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = VCCAUX;
	pin C4 = VCCAUX;
	pin C5 = NC;
	pin C6 = VCCO1;
	pin C7 = NC;
	pin C8 = GT9_GNDA;
	pin C9 = IOB_N48_3;
	pin C10 = GND;
	pin C11 = IOB_N41_3;
	pin C12 = NC;
	pin C13 = IOB_N37_1;
	pin C14 = IOB_N39_3;
	pin C15 = GT7_GNDA;
	pin C16 = GND;
	pin C17 = VCCAUX;
	pin C18 = VCCAUX;
	pin C19 = GND;
	pin C20 = GT6_GNDA;
	pin C21 = IOB_N16_0;
	pin C22 = IOB_N18_2;
	pin C23 = NC;
	pin C24 = IOB_N14_0;
	pin C25 = GND;
	pin C26 = IOB_N7_0;
	pin C27 = GT4_GNDA;
	pin C28 = NC;
	pin C29 = VCCO0;
	pin C30 = NC;
	pin C31 = VCCAUX;
	pin C32 = VCCAUX;
	pin C33 = GND;
	pin C34 = GND;
	pin D1 = IOB_E80_2;
	pin D2 = IOB_E80_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = IOB_N50_2;
	pin D6 = IOB_N50_3;
	pin D7 = NC;
	pin D8 = NC;
	pin D9 = IOB_N48_2;
	pin D10 = IOB_N43_3;
	pin D11 = IOB_N41_2;
	pin D12 = IOB_N41_1;
	pin D13 = IOB_N41_0;
	pin D14 = IOB_N36_2;
	pin D15 = IOB_N36_3;
	pin D16 = IOB_N34_3;
	pin D17 = IOB_N28_1;
	pin D18 = IOB_N27_2;
	pin D19 = IOB_N21_0;
	pin D20 = IOB_N19_0;
	pin D21 = IOB_N19_1;
	pin D22 = IOB_N14_3;
	pin D23 = IOB_N14_2;
	pin D24 = IOB_N14_1;
	pin D25 = IOB_N12_0;
	pin D26 = IOB_N7_1;
	pin D27 = NC;
	pin D28 = NC;
	pin D29 = IOB_N5_0;
	pin D30 = IOB_N5_1;
	pin D31 = GND;
	pin D32 = VCCAUX;
	pin D33 = IOB_W80_3;
	pin D34 = IOB_W80_2;
	pin E1 = IOB_E78_2;
	pin E2 = IOB_E78_3;
	pin E3 = IOB_E79_0;
	pin E4 = IOB_E79_1;
	pin E5 = GND;
	pin E6 = IOB_N54_0;
	pin E7 = IOB_N54_1;
	pin E8 = NC;
	pin E9 = IOB_N50_1;
	pin E10 = IOB_N43_2;
	pin E11 = NC;
	pin E12 = GND;
	pin E13 = IOB_N43_1;
	pin E14 = IOB_N39_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N34_2;
	pin E17 = IOB_N28_0;
	pin E18 = IOB_N27_3;
	pin E19 = IOB_N21_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N16_1;
	pin E22 = IOB_N12_2;
	pin E23 = GND;
	pin E24 = NC;
	pin E25 = IOB_N12_1;
	pin E26 = IOB_N5_2;
	pin E27 = NC;
	pin E28 = IOB_N1_2;
	pin E29 = IOB_N1_3;
	pin E30 = GND;
	pin E31 = IOB_W79_1;
	pin E32 = IOB_W79_0;
	pin E33 = IOB_W78_3;
	pin E34 = IOB_W78_2;
	pin F1 = IOB_E70_0;
	pin F2 = IOB_E70_1;
	pin F3 = VCCO2;
	pin F4 = IOB_E77_0;
	pin F5 = IOB_E77_1;
	pin F6 = GND;
	pin F7 = IOB_E80_0;
	pin F8 = IOB_E80_1;
	pin F9 = IOB_N50_0;
	pin F10 = VCCO1;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = IOB_N43_0;
	pin F14 = IOB_N39_1;
	pin F15 = IOB_N36_1;
	pin F16 = IOB_N34_1;
	pin F17 = IOB_N29_1;
	pin F18 = IOB_N26_2;
	pin F19 = IOB_N21_2;
	pin F20 = IOB_N19_2;
	pin F21 = IOB_N16_2;
	pin F22 = IOB_N12_3;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = VCCO0;
	pin F26 = IOB_N5_3;
	pin F27 = IOB_W80_1;
	pin F28 = IOB_W80_0;
	pin F29 = GND;
	pin F30 = IOB_W77_1;
	pin F31 = IOB_W77_0;
	pin F32 = VCCO7;
	pin F33 = IOB_W70_1;
	pin F34 = IOB_W70_0;
	pin G1 = IOB_E68_0;
	pin G2 = IOB_E68_1;
	pin G3 = IOB_E71_0;
	pin G4 = IOB_E71_1;
	pin G5 = IOB_E70_2;
	pin G6 = IOB_E70_3;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N54_3;
	pin G10 = IOB_N53_3;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = IOB_N48_1;
	pin G14 = IOB_N42_3;
	pin G15 = IOB_N36_0;
	pin G16 = IOB_N34_0;
	pin G17 = IOB_N29_0;
	pin G18 = IOB_N26_3;
	pin G19 = IOB_N21_3;
	pin G20 = IOB_N19_3;
	pin G21 = IOB_N13_0;
	pin G22 = IOB_N7_2;
	pin G23 = NC;
	pin G24 = NC;
	pin G25 = IOB_N2_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXN;
	pin G28 = GND;
	pin G29 = IOB_W70_3;
	pin G30 = IOB_W70_2;
	pin G31 = IOB_W71_1;
	pin G32 = IOB_W71_0;
	pin G33 = IOB_W68_1;
	pin G34 = IOB_W68_0;
	pin H1 = IOB_E64_2;
	pin H2 = IOB_E64_3;
	pin H3 = IOB_E65_0;
	pin H4 = IOB_E65_1;
	pin H5 = IOB_E68_2;
	pin H6 = IOB_E68_3;
	pin H7 = TDO;
	pin H8 = GND;
	pin H9 = IOB_N54_2;
	pin H10 = IOB_N53_2;
	pin H11 = NC;
	pin H12 = GND;
	pin H13 = IOB_N48_0;
	pin H14 = IOB_N42_2;
	pin H15 = GND;
	pin H16 = IOB_N35_3;
	pin H17 = IOB_N28_3;
	pin H18 = IOB_N27_0;
	pin H19 = IOB_N20_0;
	pin H20 = GND;
	pin H21 = IOB_N13_1;
	pin H22 = IOB_N7_3;
	pin H23 = GND;
	pin H24 = NC;
	pin H25 = IOB_N2_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = TDI;
	pin H29 = IOB_W68_3;
	pin H30 = IOB_W68_2;
	pin H31 = IOB_W65_1;
	pin H32 = IOB_W65_0;
	pin H33 = IOB_W64_3;
	pin H34 = IOB_W64_2;
	pin J1 = GND;
	pin J2 = IOB_E62_3;
	pin J3 = IOB_E66_2;
	pin J4 = IOB_E66_3;
	pin J5 = IOB_E67_0;
	pin J6 = IOB_E67_1;
	pin J7 = IOB_E78_0;
	pin J8 = IOB_E78_1;
	pin J9 = TCK;
	pin J10 = IOB_N51_1;
	pin J11 = IOB_N51_3;
	pin J12 = IOB_N49_3;
	pin J13 = NC;
	pin J14 = IOB_N47_3;
	pin J15 = IOB_N40_3;
	pin J16 = IOB_N35_2;
	pin J17 = IOB_N28_2;
	pin J18 = IOB_N27_1;
	pin J19 = IOB_N20_1;
	pin J20 = IOB_N15_0;
	pin J21 = IOB_N8_0;
	pin J22 = NC;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N4_0;
	pin J25 = IOB_N4_2;
	pin J26 = PROG_B;
	pin J27 = IOB_W78_1;
	pin J28 = IOB_W78_0;
	pin J29 = IOB_W67_1;
	pin J30 = IOB_W67_0;
	pin J31 = IOB_W66_3;
	pin J32 = IOB_W66_2;
	pin J33 = IOB_W62_3;
	pin J34 = GND;
	pin K1 = IOB_E60_3;
	pin K2 = IOB_E62_2;
	pin K3 = GND;
	pin K4 = IOB_E63_0;
	pin K5 = IOB_E63_1;
	pin K6 = VCCO2;
	pin K7 = IOB_E66_0;
	pin K8 = IOB_E66_1;
	pin K9 = VCCBATT;
	pin K10 = TMS;
	pin K11 = IOB_N51_2;
	pin K12 = IOB_N49_2;
	pin K13 = NC;
	pin K14 = IOB_N47_2;
	pin K15 = IOB_N40_2;
	pin K16 = IOB_N37_3;
	pin K17 = IOB_N33_3;
	pin K18 = IOB_N22_0;
	pin K19 = IOB_N18_0;
	pin K20 = IOB_N15_1;
	pin K21 = IOB_N8_1;
	pin K22 = NC;
	pin K23 = IOB_N6_1;
	pin K24 = IOB_N4_1;
	pin K25 = HSWAP_EN;
	pin K26 = DXP;
	pin K27 = IOB_W66_1;
	pin K28 = IOB_W66_0;
	pin K29 = VCCO7;
	pin K30 = IOB_W63_1;
	pin K31 = IOB_W63_0;
	pin K32 = GND;
	pin K33 = IOB_W62_2;
	pin K34 = IOB_W60_3;
	pin L1 = IOB_E60_2;
	pin L2 = IOB_E58_3;
	pin L3 = IOB_E57_0;
	pin L4 = IOB_E57_1;
	pin L5 = IOB_E61_0;
	pin L6 = IOB_E61_1;
	pin L7 = IOB_E62_0;
	pin L8 = IOB_E62_1;
	pin L9 = IOB_E69_0;
	pin L10 = IOB_E69_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N37_2;
	pin L17 = IOB_N33_2;
	pin L18 = IOB_N22_1;
	pin L19 = IOB_N18_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W69_1;
	pin L26 = IOB_W69_0;
	pin L27 = IOB_W62_1;
	pin L28 = IOB_W62_0;
	pin L29 = IOB_W61_1;
	pin L30 = IOB_W61_0;
	pin L31 = IOB_W57_1;
	pin L32 = IOB_W57_0;
	pin L33 = IOB_W58_3;
	pin L34 = IOB_W60_2;
	pin M1 = IOB_E54_3;
	pin M2 = IOB_E58_2;
	pin M3 = IOB_E56_2;
	pin M4 = IOB_E56_3;
	pin M5 = GND;
	pin M6 = IOB_E59_0;
	pin M7 = IOB_E59_1;
	pin M8 = GND;
	pin M9 = IOB_E64_0;
	pin M10 = IOB_E64_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W64_1;
	pin M26 = IOB_W64_0;
	pin M27 = GND;
	pin M28 = IOB_W59_1;
	pin M29 = IOB_W59_0;
	pin M30 = GND;
	pin M31 = IOB_W56_3;
	pin M32 = IOB_W56_2;
	pin M33 = IOB_W58_2;
	pin M34 = IOB_W54_3;
	pin N1 = IOB_E54_2;
	pin N2 = IOB_E52_3;
	pin N3 = IOB_E53_0;
	pin N4 = IOB_E53_1;
	pin N5 = IOB_E55_0;
	pin N6 = IOB_E55_1;
	pin N7 = IOB_E58_0;
	pin N8 = IOB_E58_1;
	pin N9 = IOB_E60_0;
	pin N10 = IOB_E60_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W60_1;
	pin N26 = IOB_W60_0;
	pin N27 = IOB_W58_1;
	pin N28 = IOB_W58_0;
	pin N29 = IOB_W55_1;
	pin N30 = IOB_W55_0;
	pin N31 = IOB_W53_1;
	pin N32 = IOB_W53_0;
	pin N33 = IOB_W52_3;
	pin N34 = IOB_W54_2;
	pin P1 = IOB_E48_3;
	pin P2 = IOB_E52_2;
	pin P3 = IOB_E50_2;
	pin P4 = IOB_E50_3;
	pin P5 = IOB_E51_0;
	pin P6 = IOB_E51_1;
	pin P7 = IOB_E54_0;
	pin P8 = IOB_E54_1;
	pin P9 = IOB_E56_0;
	pin P10 = IOB_E56_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W56_1;
	pin P26 = IOB_W56_0;
	pin P27 = IOB_W54_1;
	pin P28 = IOB_W54_0;
	pin P29 = IOB_W51_1;
	pin P30 = IOB_W51_0;
	pin P31 = IOB_W50_3;
	pin P32 = IOB_W50_2;
	pin P33 = IOB_W52_2;
	pin P34 = IOB_W48_3;
	pin R1 = IOB_E48_2;
	pin R2 = IOB_E46_3;
	pin R3 = IOB_E47_0;
	pin R4 = IOB_E47_1;
	pin R5 = VCCO2;
	pin R6 = IOB_E49_0;
	pin R7 = IOB_E49_1;
	pin R8 = GND;
	pin R9 = IOB_E52_0;
	pin R10 = IOB_E52_1;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W52_1;
	pin R26 = IOB_W52_0;
	pin R27 = GND;
	pin R28 = IOB_W49_1;
	pin R29 = IOB_W49_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W47_1;
	pin R32 = IOB_W47_0;
	pin R33 = IOB_W46_3;
	pin R34 = IOB_W48_2;
	pin T1 = GND;
	pin T2 = IOB_E46_2;
	pin T3 = IOB_E44_2;
	pin T4 = IOB_E44_3;
	pin T5 = IOB_E45_0;
	pin T6 = IOB_E45_1;
	pin T7 = IOB_E46_0;
	pin T8 = IOB_E46_1;
	pin T9 = IOB_E48_0;
	pin T10 = IOB_E48_1;
	pin T11 = IOB_E50_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W50_1;
	pin T25 = IOB_W48_1;
	pin T26 = IOB_W48_0;
	pin T27 = IOB_W46_1;
	pin T28 = IOB_W46_0;
	pin T29 = IOB_W45_1;
	pin T30 = IOB_W45_0;
	pin T31 = IOB_W44_3;
	pin T32 = IOB_W44_2;
	pin T33 = IOB_W46_2;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E42_3;
	pin U3 = IOB_E41_0;
	pin U4 = IOB_E41_1;
	pin U5 = IOB_E43_0;
	pin U6 = IOB_E43_1;
	pin U7 = IOB_E42_0;
	pin U8 = IOB_E42_1;
	pin U9 = IOB_E44_0;
	pin U10 = IOB_E44_1;
	pin U11 = IOB_E50_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W50_0;
	pin U25 = IOB_W44_1;
	pin U26 = IOB_W44_0;
	pin U27 = IOB_W42_1;
	pin U28 = IOB_W42_0;
	pin U29 = IOB_W43_1;
	pin U30 = IOB_W43_0;
	pin U31 = IOB_W41_1;
	pin U32 = IOB_W41_0;
	pin U33 = IOB_W42_3;
	pin U34 = VCCAUX;
	pin V1 = VCCAUX;
	pin V2 = IOB_E42_2;
	pin V3 = IOB_E40_3;
	pin V4 = IOB_E40_2;
	pin V5 = IOB_E39_1;
	pin V6 = IOB_E39_0;
	pin V7 = IOB_E39_3;
	pin V8 = IOB_E39_2;
	pin V9 = IOB_E37_3;
	pin V10 = IOB_E37_2;
	pin V11 = IOB_E35_3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W35_3;
	pin V25 = IOB_W37_2;
	pin V26 = IOB_W37_3;
	pin V27 = IOB_W39_2;
	pin V28 = IOB_W39_3;
	pin V29 = IOB_W39_0;
	pin V30 = IOB_W39_1;
	pin V31 = IOB_W40_2;
	pin V32 = IOB_W40_3;
	pin V33 = IOB_W42_2;
	pin V34 = VCCAUX;
	pin W1 = GND;
	pin W2 = IOB_E38_3;
	pin W3 = IOB_E37_1;
	pin W4 = IOB_E37_0;
	pin W5 = IOB_E35_1;
	pin W6 = IOB_E35_0;
	pin W7 = IOB_E33_3;
	pin W8 = IOB_E33_2;
	pin W9 = IOB_E31_3;
	pin W10 = IOB_E31_2;
	pin W11 = IOB_E35_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W35_2;
	pin W25 = IOB_W31_2;
	pin W26 = IOB_W31_3;
	pin W27 = IOB_W33_2;
	pin W28 = IOB_W33_3;
	pin W29 = IOB_W35_0;
	pin W30 = IOB_W35_1;
	pin W31 = IOB_W37_0;
	pin W32 = IOB_W37_1;
	pin W33 = IOB_W38_3;
	pin W34 = GND;
	pin Y1 = IOB_E36_3;
	pin Y2 = IOB_E38_2;
	pin Y3 = IOB_E34_3;
	pin Y4 = IOB_E34_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E33_1;
	pin Y7 = IOB_E33_0;
	pin Y8 = GND;
	pin Y9 = IOB_E29_3;
	pin Y10 = IOB_E29_2;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W29_2;
	pin Y26 = IOB_W29_3;
	pin Y27 = GND;
	pin Y28 = IOB_W33_0;
	pin Y29 = IOB_W33_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W34_2;
	pin Y32 = IOB_W34_3;
	pin Y33 = IOB_W38_2;
	pin Y34 = IOB_W36_3;
	pin AA1 = IOB_E36_2;
	pin AA2 = IOB_E32_3;
	pin AA3 = IOB_E31_1;
	pin AA4 = IOB_E31_0;
	pin AA5 = IOB_E29_1;
	pin AA6 = IOB_E29_0;
	pin AA7 = IOB_E27_3;
	pin AA8 = IOB_E27_2;
	pin AA9 = IOB_E25_3;
	pin AA10 = IOB_E25_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W25_2;
	pin AA26 = IOB_W25_3;
	pin AA27 = IOB_W27_2;
	pin AA28 = IOB_W27_3;
	pin AA29 = IOB_W29_0;
	pin AA30 = IOB_W29_1;
	pin AA31 = IOB_W31_0;
	pin AA32 = IOB_W31_1;
	pin AA33 = IOB_W32_3;
	pin AA34 = IOB_W36_2;
	pin AB1 = IOB_E30_3;
	pin AB2 = IOB_E32_2;
	pin AB3 = IOB_E28_3;
	pin AB4 = IOB_E28_2;
	pin AB5 = IOB_E27_1;
	pin AB6 = IOB_E27_0;
	pin AB7 = IOB_E23_3;
	pin AB8 = IOB_E23_2;
	pin AB9 = IOB_E21_3;
	pin AB10 = IOB_E21_2;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W21_2;
	pin AB26 = IOB_W21_3;
	pin AB27 = IOB_W23_2;
	pin AB28 = IOB_W23_3;
	pin AB29 = IOB_W27_0;
	pin AB30 = IOB_W27_1;
	pin AB31 = IOB_W28_2;
	pin AB32 = IOB_W28_3;
	pin AB33 = IOB_W32_2;
	pin AB34 = IOB_W30_3;
	pin AC1 = IOB_E30_2;
	pin AC2 = IOB_E26_3;
	pin AC3 = IOB_E25_1;
	pin AC4 = IOB_E25_0;
	pin AC5 = GND;
	pin AC6 = IOB_E23_1;
	pin AC7 = IOB_E23_0;
	pin AC8 = GND;
	pin AC9 = IOB_E17_3;
	pin AC10 = IOB_E17_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W17_2;
	pin AC26 = IOB_W17_3;
	pin AC27 = GND;
	pin AC28 = IOB_W23_0;
	pin AC29 = IOB_W23_1;
	pin AC30 = GND;
	pin AC31 = IOB_W25_0;
	pin AC32 = IOB_W25_1;
	pin AC33 = IOB_W26_3;
	pin AC34 = IOB_W30_2;
	pin AD1 = IOB_E24_3;
	pin AD2 = IOB_E26_2;
	pin AD3 = IOB_E22_3;
	pin AD4 = IOB_E22_2;
	pin AD5 = IOB_E21_1;
	pin AD6 = IOB_E21_0;
	pin AD7 = IOB_E19_3;
	pin AD8 = IOB_E19_2;
	pin AD9 = IOB_E13_3;
	pin AD10 = IOB_E13_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S39_2;
	pin AD17 = IOB_S34_3;
	pin AD18 = IOB_S21_0;
	pin AD19 = IOB_S16_1;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W13_2;
	pin AD26 = IOB_W13_3;
	pin AD27 = IOB_W19_2;
	pin AD28 = IOB_W19_3;
	pin AD29 = IOB_W21_0;
	pin AD30 = IOB_W21_1;
	pin AD31 = IOB_W22_2;
	pin AD32 = IOB_W22_3;
	pin AD33 = IOB_W26_2;
	pin AD34 = IOB_W24_3;
	pin AE1 = IOB_E24_2;
	pin AE2 = IOB_E20_3;
	pin AE3 = GND;
	pin AE4 = IOB_E19_1;
	pin AE5 = IOB_E19_0;
	pin AE6 = VCCO3;
	pin AE7 = IOB_E15_3;
	pin AE8 = IOB_E15_2;
	pin AE9 = CCLK;
	pin AE10 = DONE;
	pin AE11 = IOB_S50_3;
	pin AE12 = NC;
	pin AE13 = IOB_S48_3;
	pin AE14 = IOB_S43_3;
	pin AE15 = IOB_S41_3;
	pin AE16 = IOB_S39_1;
	pin AE17 = IOB_S34_2;
	pin AE18 = IOB_S21_1;
	pin AE19 = IOB_S16_2;
	pin AE20 = IOB_S14_0;
	pin AE21 = IOB_S12_0;
	pin AE22 = IOB_S7_0;
	pin AE23 = NC;
	pin AE24 = IOB_S5_0;
	pin AE25 = M2;
	pin AE26 = M1;
	pin AE27 = IOB_W15_2;
	pin AE28 = IOB_W15_3;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W19_0;
	pin AE31 = IOB_W19_1;
	pin AE32 = GND;
	pin AE33 = IOB_W20_3;
	pin AE34 = IOB_W24_2;
	pin AF1 = GND;
	pin AF2 = IOB_E20_2;
	pin AF3 = IOB_E17_1;
	pin AF4 = IOB_E17_0;
	pin AF5 = IOB_E15_1;
	pin AF6 = IOB_E15_0;
	pin AF7 = IOB_E11_3;
	pin AF8 = IOB_E11_2;
	pin AF9 = PWRDWN_B;
	pin AF10 = IOB_S51_2;
	pin AF11 = IOB_S50_2;
	pin AF12 = NC;
	pin AF13 = IOB_S48_2;
	pin AF14 = IOB_S43_2;
	pin AF15 = IOB_S41_2;
	pin AF16 = IOB_S36_3;
	pin AF17 = IOB_S29_3;
	pin AF18 = IOB_S26_0;
	pin AF19 = IOB_S19_0;
	pin AF20 = IOB_S14_1;
	pin AF21 = IOB_S12_1;
	pin AF22 = IOB_S7_1;
	pin AF23 = NC;
	pin AF24 = IOB_S5_1;
	pin AF25 = IOB_S4_1;
	pin AF26 = M0;
	pin AF27 = IOB_W11_2;
	pin AF28 = IOB_W11_3;
	pin AF29 = IOB_W15_0;
	pin AF30 = IOB_W15_1;
	pin AF31 = IOB_W17_0;
	pin AF32 = IOB_W17_1;
	pin AF33 = IOB_W20_2;
	pin AF34 = GND;
	pin AG1 = IOB_E18_3;
	pin AG2 = IOB_E18_2;
	pin AG3 = IOB_E14_3;
	pin AG4 = IOB_E14_2;
	pin AG5 = IOB_E10_3;
	pin AG6 = IOB_E10_2;
	pin AG7 = IOB_E3_3;
	pin AG8 = GND;
	pin AG9 = IOB_S54_1;
	pin AG10 = IOB_S50_1;
	pin AG11 = NC;
	pin AG12 = GND;
	pin AG13 = IOB_S48_1;
	pin AG14 = IOB_S41_1;
	pin AG15 = GND;
	pin AG16 = IOB_S36_2;
	pin AG17 = IOB_S29_2;
	pin AG18 = IOB_S26_1;
	pin AG19 = IOB_S19_1;
	pin AG20 = GND;
	pin AG21 = IOB_S14_2;
	pin AG22 = IOB_S7_2;
	pin AG23 = GND;
	pin AG24 = NC;
	pin AG25 = IOB_S5_2;
	pin AG26 = IOB_S1_2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_3;
	pin AG29 = IOB_W10_2;
	pin AG30 = IOB_W10_3;
	pin AG31 = IOB_W14_2;
	pin AG32 = IOB_W14_3;
	pin AG33 = IOB_W18_2;
	pin AG34 = IOB_W18_3;
	pin AH1 = IOB_E16_3;
	pin AH2 = IOB_E16_2;
	pin AH3 = IOB_E13_1;
	pin AH4 = IOB_E13_0;
	pin AH5 = IOB_E3_1;
	pin AH6 = IOB_E3_0;
	pin AH7 = GND;
	pin AH8 = IOB_E3_2;
	pin AH9 = IOB_S54_0;
	pin AH10 = IOB_S50_0;
	pin AH11 = NC;
	pin AH12 = NC;
	pin AH13 = IOB_S48_0;
	pin AH14 = IOB_S41_0;
	pin AH15 = IOB_S36_1;
	pin AH16 = IOB_S34_1;
	pin AH17 = IOB_S28_3;
	pin AH18 = IOB_S27_0;
	pin AH19 = IOB_S21_2;
	pin AH20 = IOB_S19_2;
	pin AH21 = IOB_S14_3;
	pin AH22 = IOB_S7_3;
	pin AH23 = NC;
	pin AH24 = NC;
	pin AH25 = IOB_S5_3;
	pin AH26 = IOB_S1_3;
	pin AH27 = IOB_W3_2;
	pin AH28 = GND;
	pin AH29 = IOB_W3_0;
	pin AH30 = IOB_W3_1;
	pin AH31 = IOB_W13_0;
	pin AH32 = IOB_W13_1;
	pin AH33 = IOB_W16_2;
	pin AH34 = IOB_W16_3;
	pin AJ1 = IOB_E12_3;
	pin AJ2 = IOB_E12_2;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_E1_1;
	pin AJ5 = IOB_E1_0;
	pin AJ6 = GND;
	pin AJ7 = IOB_E1_3;
	pin AJ8 = IOB_E1_2;
	pin AJ9 = NC;
	pin AJ10 = VCCO4;
	pin AJ11 = IOB_S47_1;
	pin AJ12 = NC;
	pin AJ13 = IOB_S43_1;
	pin AJ14 = IOB_S39_0;
	pin AJ15 = IOB_S36_0;
	pin AJ16 = IOB_S34_0;
	pin AJ17 = IOB_S28_2;
	pin AJ18 = IOB_S27_1;
	pin AJ19 = IOB_S21_3;
	pin AJ20 = IOB_S19_3;
	pin AJ21 = IOB_S16_3;
	pin AJ22 = IOB_S12_2;
	pin AJ23 = NC;
	pin AJ24 = IOB_S8_2;
	pin AJ25 = VCCO5;
	pin AJ26 = NC;
	pin AJ27 = IOB_W1_2;
	pin AJ28 = IOB_W1_3;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_0;
	pin AJ31 = IOB_W1_1;
	pin AJ32 = VCCO6;
	pin AJ33 = IOB_W12_2;
	pin AJ34 = IOB_W12_3;
	pin AK1 = IOB_E11_1;
	pin AK2 = IOB_E11_0;
	pin AK3 = IOB_E2_3;
	pin AK4 = IOB_E2_2;
	pin AK5 = GND;
	pin AK6 = IOB_S53_1;
	pin AK7 = IOB_S53_0;
	pin AK8 = IOB_S49_1;
	pin AK9 = NC;
	pin AK10 = NC;
	pin AK11 = IOB_S47_0;
	pin AK12 = GND;
	pin AK13 = IOB_S43_0;
	pin AK14 = IOB_S37_2;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S33_1;
	pin AK17 = IOB_S28_1;
	pin AK18 = IOB_S27_2;
	pin AK19 = IOB_S22_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S18_1;
	pin AK22 = IOB_S12_3;
	pin AK23 = GND;
	pin AK24 = IOB_S8_3;
	pin AK25 = NC;
	pin AK26 = NC;
	pin AK27 = IOB_S6_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = IOB_S2_2;
	pin AK30 = GND;
	pin AK31 = IOB_W2_2;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W11_0;
	pin AK34 = IOB_W11_1;
	pin AL1 = IOB_E4_3;
	pin AL2 = IOB_E4_2;
	pin AL3 = VCCAUX;
	pin AL4 = GND;
	pin AL5 = IOB_S54_3;
	pin AL6 = IOB_S54_2;
	pin AL7 = IOB_S51_1;
	pin AL8 = IOB_S49_0;
	pin AL9 = NC;
	pin AL10 = NC;
	pin AL11 = IOB_S42_1;
	pin AL12 = IOB_S40_0;
	pin AL13 = IOB_S40_1;
	pin AL14 = IOB_S35_1;
	pin AL15 = IOB_S35_0;
	pin AL16 = IOB_S33_0;
	pin AL17 = IOB_S28_0;
	pin AL18 = IOB_S27_3;
	pin AL19 = IOB_S22_3;
	pin AL20 = IOB_S20_3;
	pin AL21 = IOB_S20_2;
	pin AL22 = IOB_S15_2;
	pin AL23 = IOB_S15_3;
	pin AL24 = IOB_S13_2;
	pin AL25 = NC;
	pin AL26 = NC;
	pin AL27 = IOB_S6_3;
	pin AL28 = IOB_S4_2;
	pin AL29 = IOB_S1_1;
	pin AL30 = IOB_S1_0;
	pin AL31 = GND;
	pin AL32 = VCCAUX;
	pin AL33 = IOB_W4_2;
	pin AL34 = IOB_W4_3;
	pin AM1 = GND;
	pin AM2 = GND;
	pin AM3 = VCCAUX;
	pin AM4 = VCCAUX;
	pin AM5 = NC;
	pin AM6 = VCCO4;
	pin AM7 = IOB_S51_0;
	pin AM8 = GT16_GNDA;
	pin AM9 = NC;
	pin AM10 = GND;
	pin AM11 = IOB_S42_0;
	pin AM12 = NC;
	pin AM13 = IOB_S37_0;
	pin AM14 = IOB_S37_1;
	pin AM15 = GT18_GNDA;
	pin AM16 = GND;
	pin AM17 = VCCAUX;
	pin AM18 = VCCAUX;
	pin AM19 = GND;
	pin AM20 = GT19_GNDA;
	pin AM21 = IOB_S18_2;
	pin AM22 = IOB_S18_3;
	pin AM23 = NC;
	pin AM24 = IOB_S13_3;
	pin AM25 = GND;
	pin AM26 = NC;
	pin AM27 = GT21_GNDA;
	pin AM28 = IOB_S4_3;
	pin AM29 = VCCO5;
	pin AM30 = NC;
	pin AM31 = VCCAUX;
	pin AM32 = VCCAUX;
	pin AM33 = GND;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = NC;
	pin AN3 = NC;
	pin AN4 = NC;
	pin AN5 = NC;
	pin AN6 = GT16_AVCCAUXRX;
	pin AN7 = GT16_VTRX;
	pin AN8 = GT16_AVCCAUXTX;
	pin AN9 = GT16_VTTX;
	pin AN10 = NC;
	pin AN11 = NC;
	pin AN12 = NC;
	pin AN13 = NC;
	pin AN14 = GT18_AVCCAUXRX;
	pin AN15 = GT18_VTRX;
	pin AN16 = GT18_AVCCAUXTX;
	pin AN17 = GT18_VTTX;
	pin AN18 = GT19_AVCCAUXRX;
	pin AN19 = GT19_VTRX;
	pin AN20 = GT19_AVCCAUXTX;
	pin AN21 = GT19_VTTX;
	pin AN22 = NC;
	pin AN23 = NC;
	pin AN24 = NC;
	pin AN25 = NC;
	pin AN26 = GT21_AVCCAUXRX;
	pin AN27 = GT21_VTRX;
	pin AN28 = GT21_AVCCAUXTX;
	pin AN29 = GT21_VTTX;
	pin AN30 = NC;
	pin AN31 = NC;
	pin AN32 = NC;
	pin AN33 = NC;
	pin AN34 = GND;
	pin AP2 = NC;
	pin AP3 = NC;
	pin AP4 = NC;
	pin AP5 = NC;
	pin AP6 = GT16_RXN;
	pin AP7 = GT16_RXP;
	pin AP8 = GT16_TXP;
	pin AP9 = GT16_TXN;
	pin AP10 = NC;
	pin AP11 = NC;
	pin AP12 = NC;
	pin AP13 = NC;
	pin AP14 = GT18_RXN;
	pin AP15 = GT18_RXP;
	pin AP16 = GT18_TXP;
	pin AP17 = GT18_TXN;
	pin AP18 = GT19_RXN;
	pin AP19 = GT19_RXP;
	pin AP20 = GT19_TXP;
	pin AP21 = GT19_TXN;
	pin AP22 = NC;
	pin AP23 = NC;
	pin AP24 = NC;
	pin AP25 = NC;
	pin AP26 = GT21_RXN;
	pin AP27 = GT21_RXP;
	pin AP28 = GT21_TXP;
	pin AP29 = GT21_TXN;
	pin AP30 = NC;
	pin AP31 = NC;
	pin AP32 = NC;
	pin AP33 = NC;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W78_3;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E78_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp30-ff896
bond BOND47 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = IOB_E80_3;
	pin A4 = GT9_RXN;
	pin A5 = GT9_RXP;
	pin A6 = GT9_TXP;
	pin A7 = GT9_TXN;
	pin A8 = IOB_N43_3;
	pin A9 = GND;
	pin A10 = IOB_N37_1;
	pin A11 = GT7_RXN;
	pin A12 = GT7_RXP;
	pin A13 = GT7_TXP;
	pin A14 = GT7_TXN;
	pin A15 = VCCAUX;
	pin A16 = VCCAUX;
	pin A17 = GT6_RXN;
	pin A18 = GT6_RXP;
	pin A19 = GT6_TXP;
	pin A20 = GT6_TXN;
	pin A21 = IOB_N18_2;
	pin A22 = GND;
	pin A23 = IOB_N12_0;
	pin A24 = GT4_RXN;
	pin A25 = GT4_RXP;
	pin A26 = GT4_TXP;
	pin A27 = GT4_TXN;
	pin A28 = IOB_W80_3;
	pin A29 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_E80_2;
	pin B4 = GT9_AVCCAUXRX;
	pin B5 = GT9_VTRX;
	pin B6 = GT9_AVCCAUXTX;
	pin B7 = GT9_VTTX;
	pin B8 = IOB_N43_2;
	pin B9 = IOB_N41_3;
	pin B10 = IOB_N39_3;
	pin B11 = GT7_AVCCAUXRX;
	pin B12 = GT7_VTRX;
	pin B13 = GT7_AVCCAUXTX;
	pin B14 = GT7_VTTX;
	pin B15 = IOB_N28_1;
	pin B16 = IOB_N27_2;
	pin B17 = GT6_AVCCAUXRX;
	pin B18 = GT6_VTRX;
	pin B19 = GT6_AVCCAUXTX;
	pin B20 = GT6_VTTX;
	pin B21 = IOB_N16_0;
	pin B22 = IOB_N14_0;
	pin B23 = IOB_N12_1;
	pin B24 = GT4_AVCCAUXRX;
	pin B25 = GT4_VTRX;
	pin B26 = GT4_AVCCAUXTX;
	pin B27 = GT4_VTTX;
	pin B28 = IOB_W80_2;
	pin B29 = GND;
	pin B30 = VCCAUX;
	pin C1 = IOB_E78_2;
	pin C2 = IOB_E78_3;
	pin C3 = GND;
	pin C4 = IOB_E77_1;
	pin C5 = IOB_E79_1;
	pin C6 = GT9_GNDA;
	pin C7 = IOB_N50_3;
	pin C8 = IOB_N48_3;
	pin C9 = IOB_N41_2;
	pin C10 = IOB_N36_2;
	pin C11 = IOB_N36_3;
	pin C12 = GT7_GNDA;
	pin C13 = IOB_N34_3;
	pin C14 = GND;
	pin C15 = IOB_N28_0;
	pin C16 = IOB_N27_3;
	pin C17 = GND;
	pin C18 = IOB_N21_0;
	pin C19 = GT6_GNDA;
	pin C20 = IOB_N19_0;
	pin C21 = IOB_N19_1;
	pin C22 = IOB_N14_1;
	pin C23 = IOB_N7_0;
	pin C24 = IOB_N5_0;
	pin C25 = GT4_GNDA;
	pin C26 = IOB_W79_1;
	pin C27 = IOB_W77_1;
	pin C28 = GND;
	pin C29 = IOB_W78_3;
	pin C30 = IOB_W78_2;
	pin D1 = IOB_E64_2;
	pin D2 = IOB_E64_3;
	pin D3 = IOB_E77_0;
	pin D4 = GND;
	pin D5 = IOB_E79_0;
	pin D6 = NC;
	pin D7 = IOB_N50_2;
	pin D8 = IOB_N48_2;
	pin D9 = GND;
	pin D10 = IOB_N48_1;
	pin D11 = IOB_N43_1;
	pin D12 = GND;
	pin D13 = IOB_N34_2;
	pin D14 = IOB_N34_1;
	pin D15 = IOB_N29_1;
	pin D16 = IOB_N26_2;
	pin D17 = IOB_N21_2;
	pin D18 = IOB_N21_1;
	pin D19 = GND;
	pin D20 = IOB_N12_2;
	pin D21 = IOB_N7_2;
	pin D22 = GND;
	pin D23 = IOB_N7_1;
	pin D24 = IOB_N5_1;
	pin D25 = DXN;
	pin D26 = IOB_W79_0;
	pin D27 = GND;
	pin D28 = IOB_W77_0;
	pin D29 = IOB_W64_3;
	pin D30 = IOB_W64_2;
	pin E1 = IOB_E62_2;
	pin E2 = IOB_E62_3;
	pin E3 = IOB_E63_0;
	pin E4 = IOB_E63_1;
	pin E5 = GND;
	pin E6 = IOB_N54_0;
	pin E7 = IOB_N54_1;
	pin E8 = IOB_N53_2;
	pin E9 = IOB_N53_3;
	pin E10 = IOB_N48_0;
	pin E11 = IOB_N43_0;
	pin E12 = IOB_N41_0;
	pin E13 = IOB_N41_1;
	pin E14 = IOB_N34_0;
	pin E15 = IOB_N29_0;
	pin E16 = IOB_N26_3;
	pin E17 = IOB_N21_3;
	pin E18 = IOB_N14_2;
	pin E19 = IOB_N14_3;
	pin E20 = IOB_N12_3;
	pin E21 = IOB_N7_3;
	pin E22 = IOB_N2_0;
	pin E23 = IOB_N2_1;
	pin E24 = IOB_N1_2;
	pin E25 = IOB_N1_3;
	pin E26 = GND;
	pin E27 = IOB_W63_1;
	pin E28 = IOB_W63_0;
	pin E29 = IOB_W62_3;
	pin E30 = IOB_W62_2;
	pin F1 = IOB_E60_2;
	pin F2 = IOB_E60_3;
	pin F3 = IOB_E61_0;
	pin F4 = IOB_E61_1;
	pin F5 = TDO;
	pin F6 = GND;
	pin F7 = IOB_N54_2;
	pin F8 = IOB_N54_3;
	pin F9 = IOB_N50_0;
	pin F10 = IOB_N50_1;
	pin F11 = IOB_N40_2;
	pin F12 = IOB_N40_3;
	pin F13 = GND;
	pin F14 = IOB_N39_2;
	pin F15 = IOB_N28_3;
	pin F16 = IOB_N27_0;
	pin F17 = IOB_N16_1;
	pin F18 = GND;
	pin F19 = IOB_N15_0;
	pin F20 = IOB_N15_1;
	pin F21 = IOB_N5_2;
	pin F22 = IOB_N5_3;
	pin F23 = IOB_N1_0;
	pin F24 = IOB_N1_1;
	pin F25 = GND;
	pin F26 = TDI;
	pin F27 = IOB_W61_1;
	pin F28 = IOB_W61_0;
	pin F29 = IOB_W60_3;
	pin F30 = IOB_W60_2;
	pin G1 = IOB_E58_2;
	pin G2 = IOB_E58_3;
	pin G3 = IOB_E59_0;
	pin G4 = IOB_E59_1;
	pin G5 = IOB_E80_0;
	pin G6 = IOB_E80_1;
	pin G7 = TCK;
	pin G8 = IOB_N51_1;
	pin G9 = IOB_N51_3;
	pin G10 = IOB_N49_3;
	pin G11 = IOB_N47_3;
	pin G12 = IOB_N42_3;
	pin G13 = IOB_N37_3;
	pin G14 = IOB_N39_1;
	pin G15 = IOB_N28_2;
	pin G16 = IOB_N27_1;
	pin G17 = IOB_N16_2;
	pin G18 = IOB_N18_0;
	pin G19 = IOB_N13_0;
	pin G20 = IOB_N8_0;
	pin G21 = IOB_N6_0;
	pin G22 = IOB_N4_0;
	pin G23 = IOB_N4_2;
	pin G24 = PROG_B;
	pin G25 = IOB_W80_1;
	pin G26 = IOB_W80_0;
	pin G27 = IOB_W59_1;
	pin G28 = IOB_W59_0;
	pin G29 = IOB_W58_3;
	pin G30 = IOB_W58_2;
	pin H1 = GND;
	pin H2 = IOB_E56_3;
	pin H3 = IOB_E57_0;
	pin H4 = IOB_E57_1;
	pin H5 = IOB_E64_0;
	pin H6 = IOB_E64_1;
	pin H7 = VCCBATT;
	pin H8 = TMS;
	pin H9 = IOB_N51_2;
	pin H10 = IOB_N49_2;
	pin H11 = IOB_N47_2;
	pin H12 = IOB_N42_2;
	pin H13 = IOB_N37_2;
	pin H14 = IOB_N35_3;
	pin H15 = IOB_N33_3;
	pin H16 = IOB_N22_0;
	pin H17 = IOB_N20_0;
	pin H18 = IOB_N18_1;
	pin H19 = IOB_N13_1;
	pin H20 = IOB_N8_1;
	pin H21 = IOB_N6_1;
	pin H22 = IOB_N4_1;
	pin H23 = HSWAP_EN;
	pin H24 = DXP;
	pin H25 = IOB_W64_1;
	pin H26 = IOB_W64_0;
	pin H27 = IOB_W57_1;
	pin H28 = IOB_W57_0;
	pin H29 = IOB_W56_3;
	pin H30 = GND;
	pin J1 = IOB_E54_3;
	pin J2 = IOB_E56_2;
	pin J3 = IOB_E53_0;
	pin J4 = IOB_E53_1;
	pin J5 = IOB_E60_0;
	pin J6 = IOB_E60_1;
	pin J7 = IOB_E78_0;
	pin J8 = IOB_E78_1;
	pin J9 = VCCO2;
	pin J10 = VCCO1;
	pin J11 = VCCO1;
	pin J12 = VCCO1;
	pin J13 = VCCO1;
	pin J14 = IOB_N35_2;
	pin J15 = IOB_N33_2;
	pin J16 = IOB_N22_1;
	pin J17 = IOB_N20_1;
	pin J18 = VCCO0;
	pin J19 = VCCO0;
	pin J20 = VCCO0;
	pin J21 = VCCO0;
	pin J22 = VCCO7;
	pin J23 = IOB_W78_1;
	pin J24 = IOB_W78_0;
	pin J25 = IOB_W60_1;
	pin J26 = IOB_W60_0;
	pin J27 = IOB_W53_1;
	pin J28 = IOB_W53_0;
	pin J29 = IOB_W56_2;
	pin J30 = IOB_W54_3;
	pin K1 = IOB_E54_2;
	pin K2 = IOB_E52_3;
	pin K3 = IOB_E51_0;
	pin K4 = IOB_E51_1;
	pin K5 = IOB_E55_0;
	pin K6 = IOB_E55_1;
	pin K7 = IOB_E62_0;
	pin K8 = IOB_E62_1;
	pin K9 = VCCO2;
	pin K10 = VCCO1;
	pin K11 = VCCO1;
	pin K12 = VCCO1;
	pin K13 = VCCO1;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCO0;
	pin K17 = VCCO0;
	pin K18 = VCCO0;
	pin K19 = VCCO0;
	pin K20 = VCCO0;
	pin K21 = VCCO0;
	pin K22 = VCCO7;
	pin K23 = IOB_W62_1;
	pin K24 = IOB_W62_0;
	pin K25 = IOB_W55_1;
	pin K26 = IOB_W55_0;
	pin K27 = IOB_W51_1;
	pin K28 = IOB_W51_0;
	pin K29 = IOB_W52_3;
	pin K30 = IOB_W54_2;
	pin L1 = IOB_E50_3;
	pin L2 = IOB_E52_2;
	pin L3 = GND;
	pin L4 = IOB_E49_0;
	pin L5 = IOB_E49_1;
	pin L6 = GND;
	pin L7 = IOB_E58_0;
	pin L8 = IOB_E58_1;
	pin L9 = VCCO2;
	pin L10 = VCCO2;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = VCCINT;
	pin L14 = VCCINT;
	pin L15 = VCCINT;
	pin L16 = VCCINT;
	pin L17 = VCCINT;
	pin L18 = VCCINT;
	pin L19 = VCCINT;
	pin L20 = GND;
	pin L21 = VCCO7;
	pin L22 = VCCO7;
	pin L23 = IOB_W58_1;
	pin L24 = IOB_W58_0;
	pin L25 = GND;
	pin L26 = IOB_W49_1;
	pin L27 = IOB_W49_0;
	pin L28 = GND;
	pin L29 = IOB_W52_2;
	pin L30 = IOB_W50_3;
	pin M1 = IOB_E50_2;
	pin M2 = IOB_E48_3;
	pin M3 = IOB_E47_0;
	pin M4 = IOB_E47_1;
	pin M5 = IOB_E54_0;
	pin M6 = IOB_E54_1;
	pin M7 = IOB_E56_0;
	pin M8 = IOB_E56_1;
	pin M9 = VCCO2;
	pin M10 = VCCO2;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = VCCO7;
	pin M22 = VCCO7;
	pin M23 = IOB_W56_1;
	pin M24 = IOB_W56_0;
	pin M25 = IOB_W54_1;
	pin M26 = IOB_W54_0;
	pin M27 = IOB_W47_1;
	pin M28 = IOB_W47_0;
	pin M29 = IOB_W48_3;
	pin M30 = IOB_W50_2;
	pin N1 = IOB_E46_3;
	pin N2 = IOB_E48_2;
	pin N3 = IOB_E45_0;
	pin N4 = IOB_E45_1;
	pin N5 = IOB_E50_0;
	pin N6 = IOB_E50_1;
	pin N7 = IOB_E52_0;
	pin N8 = IOB_E52_1;
	pin N9 = VCCO2;
	pin N10 = VCCO2;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = VCCO7;
	pin N22 = VCCO7;
	pin N23 = IOB_W52_1;
	pin N24 = IOB_W52_0;
	pin N25 = IOB_W50_1;
	pin N26 = IOB_W50_0;
	pin N27 = IOB_W45_1;
	pin N28 = IOB_W45_0;
	pin N29 = IOB_W48_2;
	pin N30 = IOB_W46_3;
	pin P1 = IOB_E46_2;
	pin P2 = IOB_E44_2;
	pin P3 = IOB_E44_3;
	pin P4 = IOB_E43_0;
	pin P5 = IOB_E43_1;
	pin P6 = GND;
	pin P7 = IOB_E46_0;
	pin P8 = IOB_E46_1;
	pin P9 = IOB_E48_1;
	pin P10 = VCCO2;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = VCCO7;
	pin P22 = IOB_W48_1;
	pin P23 = IOB_W46_1;
	pin P24 = IOB_W46_0;
	pin P25 = GND;
	pin P26 = IOB_W43_1;
	pin P27 = IOB_W43_0;
	pin P28 = IOB_W44_3;
	pin P29 = IOB_W44_2;
	pin P30 = IOB_W46_2;
	pin R1 = VCCAUX;
	pin R2 = IOB_E42_3;
	pin R3 = IOB_E41_0;
	pin R4 = IOB_E41_1;
	pin R5 = IOB_E42_0;
	pin R6 = IOB_E42_1;
	pin R7 = IOB_E44_0;
	pin R8 = IOB_E44_1;
	pin R9 = IOB_E48_0;
	pin R10 = VCCO2;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = VCCO7;
	pin R22 = IOB_W48_0;
	pin R23 = IOB_W44_1;
	pin R24 = IOB_W44_0;
	pin R25 = IOB_W42_1;
	pin R26 = IOB_W42_0;
	pin R27 = IOB_W41_1;
	pin R28 = IOB_W41_0;
	pin R29 = IOB_W42_3;
	pin R30 = VCCAUX;
	pin T1 = VCCAUX;
	pin T2 = IOB_E42_2;
	pin T3 = IOB_E39_1;
	pin T4 = IOB_E39_0;
	pin T5 = IOB_E39_3;
	pin T6 = IOB_E39_2;
	pin T7 = IOB_E37_3;
	pin T8 = IOB_E37_2;
	pin T9 = IOB_E35_3;
	pin T10 = VCCO3;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCCO6;
	pin T22 = IOB_W35_3;
	pin T23 = IOB_W37_2;
	pin T24 = IOB_W37_3;
	pin T25 = IOB_W39_2;
	pin T26 = IOB_W39_3;
	pin T27 = IOB_W39_0;
	pin T28 = IOB_W39_1;
	pin T29 = IOB_W42_2;
	pin T30 = VCCAUX;
	pin U1 = IOB_E40_3;
	pin U2 = IOB_E38_3;
	pin U3 = IOB_E38_2;
	pin U4 = IOB_E37_1;
	pin U5 = IOB_E37_0;
	pin U6 = GND;
	pin U7 = IOB_E33_3;
	pin U8 = IOB_E33_2;
	pin U9 = IOB_E35_2;
	pin U10 = VCCO3;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCO6;
	pin U22 = IOB_W35_2;
	pin U23 = IOB_W33_2;
	pin U24 = IOB_W33_3;
	pin U25 = GND;
	pin U26 = IOB_W37_0;
	pin U27 = IOB_W37_1;
	pin U28 = IOB_W38_2;
	pin U29 = IOB_W38_3;
	pin U30 = IOB_W40_3;
	pin V1 = IOB_E40_2;
	pin V2 = IOB_E36_3;
	pin V3 = IOB_E35_1;
	pin V4 = IOB_E35_0;
	pin V5 = IOB_E33_1;
	pin V6 = IOB_E33_0;
	pin V7 = IOB_E31_3;
	pin V8 = IOB_E31_2;
	pin V9 = VCCO3;
	pin V10 = VCCO3;
	pin V11 = VCCINT;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCO6;
	pin V22 = VCCO6;
	pin V23 = IOB_W31_2;
	pin V24 = IOB_W31_3;
	pin V25 = IOB_W33_0;
	pin V26 = IOB_W33_1;
	pin V27 = IOB_W35_0;
	pin V28 = IOB_W35_1;
	pin V29 = IOB_W36_3;
	pin V30 = IOB_W40_2;
	pin W1 = IOB_E34_3;
	pin W2 = IOB_E36_2;
	pin W3 = IOB_E31_1;
	pin W4 = IOB_E31_0;
	pin W5 = IOB_E29_3;
	pin W6 = IOB_E29_2;
	pin W7 = IOB_E27_3;
	pin W8 = IOB_E27_2;
	pin W9 = VCCO3;
	pin W10 = VCCO3;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = VCCO6;
	pin W22 = VCCO6;
	pin W23 = IOB_W27_2;
	pin W24 = IOB_W27_3;
	pin W25 = IOB_W29_2;
	pin W26 = IOB_W29_3;
	pin W27 = IOB_W31_0;
	pin W28 = IOB_W31_1;
	pin W29 = IOB_W36_2;
	pin W30 = IOB_W34_3;
	pin Y1 = IOB_E34_2;
	pin Y2 = IOB_E32_3;
	pin Y3 = GND;
	pin Y4 = IOB_E29_1;
	pin Y5 = IOB_E29_0;
	pin Y6 = GND;
	pin Y7 = IOB_E23_3;
	pin Y8 = IOB_E23_2;
	pin Y9 = VCCO3;
	pin Y10 = VCCO3;
	pin Y11 = GND;
	pin Y12 = VCCINT;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = VCCINT;
	pin Y20 = GND;
	pin Y21 = VCCO6;
	pin Y22 = VCCO6;
	pin Y23 = IOB_W23_2;
	pin Y24 = IOB_W23_3;
	pin Y25 = GND;
	pin Y26 = IOB_W29_0;
	pin Y27 = IOB_W29_1;
	pin Y28 = GND;
	pin Y29 = IOB_W32_3;
	pin Y30 = IOB_W34_2;
	pin AA1 = IOB_E30_3;
	pin AA2 = IOB_E32_2;
	pin AA3 = IOB_E28_3;
	pin AA4 = IOB_E28_2;
	pin AA5 = IOB_E25_3;
	pin AA6 = IOB_E25_2;
	pin AA7 = IOB_E21_3;
	pin AA8 = IOB_E21_2;
	pin AA9 = VCCO3;
	pin AA10 = VCCO4;
	pin AA11 = VCCO4;
	pin AA12 = VCCO4;
	pin AA13 = VCCO4;
	pin AA14 = VCCO4;
	pin AA15 = VCCO4;
	pin AA16 = VCCO5;
	pin AA17 = VCCO5;
	pin AA18 = VCCO5;
	pin AA19 = VCCO5;
	pin AA20 = VCCO5;
	pin AA21 = VCCO5;
	pin AA22 = VCCO6;
	pin AA23 = IOB_W21_2;
	pin AA24 = IOB_W21_3;
	pin AA25 = IOB_W25_2;
	pin AA26 = IOB_W25_3;
	pin AA27 = IOB_W28_2;
	pin AA28 = IOB_W28_3;
	pin AA29 = IOB_W32_2;
	pin AA30 = IOB_W30_3;
	pin AB1 = IOB_E30_2;
	pin AB2 = IOB_E26_3;
	pin AB3 = IOB_E27_1;
	pin AB4 = IOB_E27_0;
	pin AB5 = IOB_E23_1;
	pin AB6 = IOB_E23_0;
	pin AB7 = IOB_E17_3;
	pin AB8 = IOB_E17_2;
	pin AB9 = VCCO3;
	pin AB10 = VCCO4;
	pin AB11 = VCCO4;
	pin AB12 = VCCO4;
	pin AB13 = VCCO4;
	pin AB14 = IOB_S39_2;
	pin AB15 = IOB_S34_3;
	pin AB16 = IOB_S21_0;
	pin AB17 = IOB_S16_1;
	pin AB18 = VCCO5;
	pin AB19 = VCCO5;
	pin AB20 = VCCO5;
	pin AB21 = VCCO5;
	pin AB22 = VCCO6;
	pin AB23 = IOB_W17_2;
	pin AB24 = IOB_W17_3;
	pin AB25 = IOB_W23_0;
	pin AB26 = IOB_W23_1;
	pin AB27 = IOB_W27_0;
	pin AB28 = IOB_W27_1;
	pin AB29 = IOB_W26_3;
	pin AB30 = IOB_W30_2;
	pin AC1 = GND;
	pin AC2 = IOB_E26_2;
	pin AC3 = IOB_E25_1;
	pin AC4 = IOB_E25_0;
	pin AC5 = IOB_E19_3;
	pin AC6 = IOB_E19_2;
	pin AC7 = CCLK;
	pin AC8 = DONE;
	pin AC9 = IOB_S54_1;
	pin AC10 = IOB_S50_3;
	pin AC11 = IOB_S48_3;
	pin AC12 = IOB_S43_3;
	pin AC13 = IOB_S41_3;
	pin AC14 = IOB_S39_1;
	pin AC15 = IOB_S34_2;
	pin AC16 = IOB_S21_1;
	pin AC17 = IOB_S16_2;
	pin AC18 = IOB_S14_0;
	pin AC19 = IOB_S12_0;
	pin AC20 = IOB_S7_0;
	pin AC21 = IOB_S5_0;
	pin AC22 = IOB_S1_2;
	pin AC23 = M2;
	pin AC24 = M1;
	pin AC25 = IOB_W19_2;
	pin AC26 = IOB_W19_3;
	pin AC27 = IOB_W25_0;
	pin AC28 = IOB_W25_1;
	pin AC29 = IOB_W26_2;
	pin AC30 = GND;
	pin AD1 = IOB_E24_3;
	pin AD2 = IOB_E24_2;
	pin AD3 = IOB_E21_1;
	pin AD4 = IOB_E21_0;
	pin AD5 = IOB_E3_3;
	pin AD6 = IOB_E3_2;
	pin AD7 = PWRDWN_B;
	pin AD8 = IOB_S51_2;
	pin AD9 = IOB_S54_0;
	pin AD10 = IOB_S50_2;
	pin AD11 = IOB_S48_2;
	pin AD12 = IOB_S43_2;
	pin AD13 = IOB_S41_2;
	pin AD14 = IOB_S34_1;
	pin AD15 = IOB_S29_3;
	pin AD16 = IOB_S26_0;
	pin AD17 = IOB_S21_2;
	pin AD18 = IOB_S14_1;
	pin AD19 = IOB_S12_1;
	pin AD20 = IOB_S7_1;
	pin AD21 = IOB_S5_1;
	pin AD22 = IOB_S1_3;
	pin AD23 = IOB_S4_1;
	pin AD24 = M0;
	pin AD25 = IOB_W3_2;
	pin AD26 = IOB_W3_3;
	pin AD27 = IOB_W21_0;
	pin AD28 = IOB_W21_1;
	pin AD29 = IOB_W24_2;
	pin AD30 = IOB_W24_3;
	pin AE1 = IOB_E22_3;
	pin AE2 = IOB_E22_2;
	pin AE3 = IOB_E18_3;
	pin AE4 = IOB_E18_2;
	pin AE5 = IOB_E17_1;
	pin AE6 = GND;
	pin AE7 = IOB_S50_1;
	pin AE8 = IOB_S50_0;
	pin AE9 = IOB_S43_1;
	pin AE10 = IOB_S43_0;
	pin AE11 = IOB_S41_1;
	pin AE12 = IOB_S41_0;
	pin AE13 = GND;
	pin AE14 = IOB_S34_0;
	pin AE15 = IOB_S29_2;
	pin AE16 = IOB_S26_1;
	pin AE17 = IOB_S21_3;
	pin AE18 = GND;
	pin AE19 = IOB_S14_3;
	pin AE20 = IOB_S14_2;
	pin AE21 = IOB_S12_3;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S5_3;
	pin AE24 = IOB_S5_2;
	pin AE25 = GND;
	pin AE26 = IOB_W17_1;
	pin AE27 = IOB_W18_2;
	pin AE28 = IOB_W18_3;
	pin AE29 = IOB_W22_2;
	pin AE30 = IOB_W22_3;
	pin AF1 = IOB_E20_3;
	pin AF2 = IOB_E20_2;
	pin AF3 = IOB_E19_1;
	pin AF4 = IOB_E19_0;
	pin AF5 = GND;
	pin AF6 = IOB_E17_0;
	pin AF7 = IOB_S54_2;
	pin AF8 = IOB_S48_1;
	pin AF9 = IOB_S48_0;
	pin AF10 = IOB_S47_1;
	pin AF11 = IOB_S39_0;
	pin AF12 = IOB_S36_1;
	pin AF13 = IOB_S36_0;
	pin AF14 = IOB_S33_1;
	pin AF15 = IOB_S28_3;
	pin AF16 = IOB_S27_0;
	pin AF17 = IOB_S22_2;
	pin AF18 = IOB_S19_3;
	pin AF19 = IOB_S19_2;
	pin AF20 = IOB_S16_3;
	pin AF21 = IOB_S8_2;
	pin AF22 = IOB_S7_3;
	pin AF23 = IOB_S7_2;
	pin AF24 = IOB_S1_1;
	pin AF25 = IOB_W17_0;
	pin AF26 = GND;
	pin AF27 = IOB_W19_0;
	pin AF28 = IOB_W19_1;
	pin AF29 = IOB_W20_2;
	pin AF30 = IOB_W20_3;
	pin AG1 = IOB_E4_3;
	pin AG2 = IOB_E4_2;
	pin AG3 = IOB_E3_1;
	pin AG4 = GND;
	pin AG5 = IOB_E1_3;
	pin AG6 = IOB_S54_3;
	pin AG7 = IOB_S53_1;
	pin AG8 = IOB_S51_1;
	pin AG9 = GND;
	pin AG10 = IOB_S47_0;
	pin AG11 = IOB_S37_2;
	pin AG12 = GND;
	pin AG13 = IOB_S35_1;
	pin AG14 = IOB_S33_0;
	pin AG15 = IOB_S28_2;
	pin AG16 = IOB_S27_1;
	pin AG17 = IOB_S22_3;
	pin AG18 = IOB_S20_2;
	pin AG19 = GND;
	pin AG20 = IOB_S18_1;
	pin AG21 = IOB_S8_3;
	pin AG22 = GND;
	pin AG23 = IOB_S4_2;
	pin AG24 = IOB_S2_2;
	pin AG25 = IOB_S1_0;
	pin AG26 = IOB_W1_3;
	pin AG27 = GND;
	pin AG28 = IOB_W3_1;
	pin AG29 = IOB_W4_2;
	pin AG30 = IOB_W4_3;
	pin AH1 = IOB_E2_3;
	pin AH2 = IOB_E2_2;
	pin AH3 = GND;
	pin AH4 = IOB_E3_0;
	pin AH5 = IOB_E1_2;
	pin AH6 = GT16_GNDA;
	pin AH7 = IOB_S53_0;
	pin AH8 = IOB_S51_0;
	pin AH9 = IOB_S42_1;
	pin AH10 = IOB_S40_1;
	pin AH11 = IOB_S40_0;
	pin AH12 = GT18_GNDA;
	pin AH13 = IOB_S35_0;
	pin AH14 = GND;
	pin AH15 = IOB_S28_1;
	pin AH16 = IOB_S27_2;
	pin AH17 = GND;
	pin AH18 = IOB_S20_3;
	pin AH19 = GT19_GNDA;
	pin AH20 = IOB_S15_3;
	pin AH21 = IOB_S15_2;
	pin AH22 = IOB_S13_2;
	pin AH23 = IOB_S4_3;
	pin AH24 = IOB_S2_3;
	pin AH25 = GT21_GNDA;
	pin AH26 = IOB_W1_2;
	pin AH27 = IOB_W3_0;
	pin AH28 = GND;
	pin AH29 = IOB_W2_2;
	pin AH30 = IOB_W2_3;
	pin AJ1 = VCCAUX;
	pin AJ2 = GND;
	pin AJ3 = IOB_E1_1;
	pin AJ4 = GT16_AVCCAUXRX;
	pin AJ5 = GT16_VTRX;
	pin AJ6 = GT16_AVCCAUXTX;
	pin AJ7 = GT16_VTTX;
	pin AJ8 = IOB_S49_1;
	pin AJ9 = IOB_S42_0;
	pin AJ10 = IOB_S37_1;
	pin AJ11 = GT18_AVCCAUXRX;
	pin AJ12 = GT18_VTRX;
	pin AJ13 = GT18_AVCCAUXTX;
	pin AJ14 = GT18_VTTX;
	pin AJ15 = IOB_S28_0;
	pin AJ16 = IOB_S27_3;
	pin AJ17 = GT19_AVCCAUXRX;
	pin AJ18 = GT19_VTRX;
	pin AJ19 = GT19_AVCCAUXTX;
	pin AJ20 = GT19_VTTX;
	pin AJ21 = IOB_S18_2;
	pin AJ22 = IOB_S13_3;
	pin AJ23 = IOB_S6_2;
	pin AJ24 = GT21_AVCCAUXRX;
	pin AJ25 = GT21_VTRX;
	pin AJ26 = GT21_AVCCAUXTX;
	pin AJ27 = GT21_VTTX;
	pin AJ28 = IOB_W1_1;
	pin AJ29 = GND;
	pin AJ30 = VCCAUX;
	pin AK2 = VCCAUX;
	pin AK3 = IOB_E1_0;
	pin AK4 = GT16_RXN;
	pin AK5 = GT16_RXP;
	pin AK6 = GT16_TXP;
	pin AK7 = GT16_TXN;
	pin AK8 = IOB_S49_0;
	pin AK9 = GND;
	pin AK10 = IOB_S37_0;
	pin AK11 = GT18_RXN;
	pin AK12 = GT18_RXP;
	pin AK13 = GT18_TXP;
	pin AK14 = GT18_TXN;
	pin AK15 = VCCAUX;
	pin AK16 = VCCAUX;
	pin AK17 = GT19_RXN;
	pin AK18 = GT19_RXP;
	pin AK19 = GT19_TXP;
	pin AK20 = GT19_TXN;
	pin AK21 = IOB_S18_3;
	pin AK22 = GND;
	pin AK23 = IOB_S6_3;
	pin AK24 = GT21_RXN;
	pin AK25 = GT21_RXP;
	pin AK26 = GT21_TXP;
	pin AK27 = GT21_TXN;
	pin AK28 = IOB_W1_0;
	pin AK29 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W78_3;
	vref IOB_E2_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E78_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp30-fg676
bond BOND48 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = DXP;
	pin A4 = GT4_TXN;
	pin A5 = GT4_TXP;
	pin A6 = GT4_RXP;
	pin A7 = GT4_RXN;
	pin A8 = IOB_N7_2;
	pin A9 = GT6_TXN;
	pin A10 = GT6_TXP;
	pin A11 = GT6_RXP;
	pin A12 = GT6_RXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT7_TXN;
	pin A16 = GT7_TXP;
	pin A17 = GT7_RXP;
	pin A18 = GT7_RXN;
	pin A19 = IOB_N48_1;
	pin A20 = GT9_TXN;
	pin A21 = GT9_TXP;
	pin A22 = GT9_RXP;
	pin A23 = GT9_RXN;
	pin A24 = VCCBATT;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = GT4_VTTX;
	pin B5 = GT4_AVCCAUXTX;
	pin B6 = GT4_VTRX;
	pin B7 = GT4_AVCCAUXRX;
	pin B8 = IOB_N7_3;
	pin B9 = GT6_VTTX;
	pin B10 = GT6_AVCCAUXTX;
	pin B11 = GT6_VTRX;
	pin B12 = GT6_AVCCAUXRX;
	pin B13 = IOB_N27_0;
	pin B14 = IOB_N28_3;
	pin B15 = GT7_VTTX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTRX;
	pin B18 = GT7_AVCCAUXRX;
	pin B19 = IOB_N48_0;
	pin B20 = GT9_VTTX;
	pin B21 = GT9_AVCCAUXTX;
	pin B22 = GT9_VTRX;
	pin B23 = GT9_AVCCAUXRX;
	pin B24 = TMS;
	pin B25 = GND;
	pin B26 = TCK;
	pin C1 = IOB_W80_2;
	pin C2 = IOB_W80_3;
	pin C3 = GND;
	pin C4 = DXN;
	pin C5 = VCCO0;
	pin C6 = GT4_GNDA;
	pin C7 = IOB_N4_0;
	pin C8 = VCCO0;
	pin C9 = IOB_N13_0;
	pin C10 = IOB_N16_1;
	pin C11 = GT6_GNDA;
	pin C12 = IOB_N21_2;
	pin C13 = IOB_N27_1;
	pin C14 = IOB_N28_2;
	pin C15 = IOB_N34_1;
	pin C16 = GT7_GNDA;
	pin C17 = IOB_N39_2;
	pin C18 = IOB_N42_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N51_3;
	pin C21 = GT9_GNDA;
	pin C22 = VCCO1;
	pin C23 = NC;
	pin C24 = GND;
	pin C25 = IOB_E80_3;
	pin C26 = IOB_E80_2;
	pin D1 = IOB_W80_0;
	pin D2 = IOB_W80_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N1_0;
	pin D7 = IOB_N4_1;
	pin D8 = GND;
	pin D9 = IOB_N13_1;
	pin D10 = IOB_N16_2;
	pin D11 = VCCO0;
	pin D12 = IOB_N21_3;
	pin D13 = IOB_N27_2;
	pin D14 = IOB_N28_1;
	pin D15 = IOB_N34_0;
	pin D16 = VCCO1;
	pin D17 = IOB_N39_1;
	pin D18 = IOB_N42_2;
	pin D19 = GND;
	pin D20 = IOB_N51_2;
	pin D21 = IOB_N54_3;
	pin D22 = IOB_N54_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E80_1;
	pin D26 = IOB_E80_0;
	pin E1 = IOB_W78_2;
	pin E2 = IOB_W78_3;
	pin E3 = VCCO7;
	pin E4 = IOB_W79_1;
	pin E5 = IOB_N1_3;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N6_0;
	pin E9 = IOB_N12_2;
	pin E10 = IOB_N15_1;
	pin E11 = IOB_N15_0;
	pin E12 = IOB_N20_1;
	pin E13 = IOB_N27_3;
	pin E14 = IOB_N28_0;
	pin E15 = IOB_N35_2;
	pin E16 = IOB_N40_3;
	pin E17 = IOB_N40_2;
	pin E18 = IOB_N43_1;
	pin E19 = IOB_N49_3;
	pin E20 = IOB_N51_1;
	pin E21 = IOB_N54_2;
	pin E22 = IOB_N54_0;
	pin E23 = IOB_E79_1;
	pin E24 = VCCO2;
	pin E25 = IOB_E78_3;
	pin E26 = IOB_E78_2;
	pin F1 = IOB_W64_2;
	pin F2 = IOB_W64_3;
	pin F3 = IOB_W65_0;
	pin F4 = IOB_W65_1;
	pin F5 = IOB_W79_0;
	pin F6 = IOB_W77_1;
	pin F7 = IOB_N2_0;
	pin F8 = IOB_N6_1;
	pin F9 = IOB_N12_3;
	pin F10 = GND;
	pin F11 = IOB_N18_2;
	pin F12 = IOB_N19_2;
	pin F13 = IOB_N20_0;
	pin F14 = IOB_N35_3;
	pin F15 = IOB_N36_1;
	pin F16 = IOB_N37_1;
	pin F17 = GND;
	pin F18 = IOB_N43_0;
	pin F19 = IOB_N49_2;
	pin F20 = IOB_N53_3;
	pin F21 = IOB_E77_1;
	pin F22 = IOB_E79_0;
	pin F23 = IOB_E65_1;
	pin F24 = IOB_E65_0;
	pin F25 = IOB_E64_3;
	pin F26 = IOB_E64_2;
	pin G1 = IOB_W61_0;
	pin G2 = IOB_W61_1;
	pin G3 = IOB_W62_2;
	pin G4 = IOB_W62_3;
	pin G5 = IOB_W64_1;
	pin G6 = IOB_W77_0;
	pin G7 = IOB_N2_1;
	pin G8 = IOB_N5_2;
	pin G9 = IOB_N8_0;
	pin G10 = VCCINT;
	pin G11 = IOB_N16_0;
	pin G12 = IOB_N19_3;
	pin G13 = VCCINT;
	pin G14 = VCCINT;
	pin G15 = IOB_N36_0;
	pin G16 = IOB_N39_3;
	pin G17 = VCCINT;
	pin G18 = IOB_N47_3;
	pin G19 = IOB_N50_1;
	pin G20 = IOB_N53_2;
	pin G21 = IOB_E77_0;
	pin G22 = IOB_E64_1;
	pin G23 = IOB_E62_3;
	pin G24 = IOB_E62_2;
	pin G25 = IOB_E61_1;
	pin G26 = IOB_E61_0;
	pin H1 = IOB_W60_0;
	pin H2 = IOB_W60_1;
	pin H3 = VCCO7;
	pin H4 = GND;
	pin H5 = IOB_W64_0;
	pin H6 = IOB_W60_2;
	pin H7 = IOB_W60_3;
	pin H8 = IOB_N5_3;
	pin H9 = IOB_N8_1;
	pin H10 = IOB_N14_3;
	pin H11 = IOB_N14_2;
	pin H12 = IOB_N18_0;
	pin H13 = IOB_N22_0;
	pin H14 = IOB_N33_3;
	pin H15 = IOB_N37_3;
	pin H16 = IOB_N41_1;
	pin H17 = IOB_N41_0;
	pin H18 = IOB_N47_2;
	pin H19 = IOB_N50_0;
	pin H20 = IOB_E60_3;
	pin H21 = IOB_E60_2;
	pin H22 = IOB_E64_0;
	pin H23 = GND;
	pin H24 = VCCO2;
	pin H25 = IOB_E60_1;
	pin H26 = IOB_E60_0;
	pin J1 = IOB_W56_0;
	pin J2 = IOB_W56_1;
	pin J3 = IOB_W56_2;
	pin J4 = IOB_W56_3;
	pin J5 = IOB_W57_0;
	pin J6 = IOB_W57_1;
	pin J7 = IOB_W58_2;
	pin J8 = IOB_W58_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = IOB_N18_1;
	pin J13 = IOB_N22_1;
	pin J14 = IOB_N33_2;
	pin J15 = IOB_N37_2;
	pin J16 = VCCO1;
	pin J17 = VCCO1;
	pin J18 = VCCINT;
	pin J19 = IOB_E58_3;
	pin J20 = IOB_E58_2;
	pin J21 = IOB_E57_1;
	pin J22 = IOB_E57_0;
	pin J23 = IOB_E56_3;
	pin J24 = IOB_E56_2;
	pin J25 = IOB_E56_1;
	pin J26 = IOB_E56_0;
	pin K1 = IOB_W52_0;
	pin K2 = IOB_W52_1;
	pin K3 = IOB_W52_3;
	pin K4 = IOB_W53_0;
	pin K5 = IOB_W53_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_W54_3;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCO0;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCINT;
	pin K17 = VCCINT;
	pin K18 = VCCO2;
	pin K19 = IOB_E54_3;
	pin K20 = VCCINT;
	pin K21 = GND;
	pin K22 = IOB_E53_1;
	pin K23 = IOB_E53_0;
	pin K24 = IOB_E52_3;
	pin K25 = IOB_E52_1;
	pin K26 = IOB_E52_0;
	pin L1 = IOB_W48_2;
	pin L2 = IOB_W48_3;
	pin L3 = IOB_W52_2;
	pin L4 = VCCO7;
	pin L5 = IOB_W49_0;
	pin L6 = IOB_W49_1;
	pin L7 = IOB_W50_3;
	pin L8 = IOB_W54_2;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO2;
	pin L19 = IOB_E54_2;
	pin L20 = IOB_E50_3;
	pin L21 = IOB_E49_1;
	pin L22 = IOB_E49_0;
	pin L23 = VCCO2;
	pin L24 = IOB_E52_2;
	pin L25 = IOB_E48_3;
	pin L26 = IOB_E48_2;
	pin M1 = IOB_W44_2;
	pin M2 = IOB_W44_3;
	pin M3 = GND;
	pin M4 = IOB_W45_0;
	pin M5 = IOB_W45_1;
	pin M6 = IOB_W46_3;
	pin M7 = IOB_W50_2;
	pin M8 = IOB_W48_0;
	pin M9 = IOB_W48_1;
	pin M10 = VCCO7;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCO2;
	pin M18 = IOB_E48_1;
	pin M19 = IOB_E48_0;
	pin M20 = IOB_E50_2;
	pin M21 = IOB_E46_3;
	pin M22 = IOB_E45_1;
	pin M23 = IOB_E45_0;
	pin M24 = GND;
	pin M25 = IOB_E44_3;
	pin M26 = IOB_E44_2;
	pin N1 = VCCAUX;
	pin N2 = IOB_W41_0;
	pin N3 = IOB_W41_1;
	pin N4 = IOB_W42_2;
	pin N5 = IOB_W42_3;
	pin N6 = IOB_W46_2;
	pin N7 = VCCINT;
	pin N8 = IOB_W44_0;
	pin N9 = IOB_W44_1;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = IOB_E44_1;
	pin N19 = IOB_E44_0;
	pin N20 = VCCINT;
	pin N21 = IOB_E46_2;
	pin N22 = IOB_E42_3;
	pin N23 = IOB_E42_2;
	pin N24 = IOB_E41_1;
	pin N25 = IOB_E41_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_W40_3;
	pin P3 = IOB_W40_2;
	pin P4 = IOB_W39_3;
	pin P5 = IOB_W39_2;
	pin P6 = IOB_W35_3;
	pin P7 = VCCINT;
	pin P8 = IOB_W38_3;
	pin P9 = IOB_W38_2;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = IOB_E38_2;
	pin P19 = IOB_E38_3;
	pin P20 = VCCINT;
	pin P21 = IOB_E35_3;
	pin P22 = IOB_E39_2;
	pin P23 = IOB_E39_3;
	pin P24 = IOB_E40_2;
	pin P25 = IOB_E40_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_W37_1;
	pin R2 = IOB_W37_0;
	pin R3 = GND;
	pin R4 = IOB_W36_3;
	pin R5 = IOB_W36_2;
	pin R6 = IOB_W35_2;
	pin R7 = IOB_W31_3;
	pin R8 = IOB_W34_3;
	pin R9 = IOB_W34_2;
	pin R10 = VCCO6;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCO3;
	pin R18 = IOB_E34_2;
	pin R19 = IOB_E34_3;
	pin R20 = IOB_E31_3;
	pin R21 = IOB_E35_2;
	pin R22 = IOB_E36_2;
	pin R23 = IOB_E36_3;
	pin R24 = GND;
	pin R25 = IOB_E37_0;
	pin R26 = IOB_E37_1;
	pin T1 = IOB_W33_1;
	pin T2 = IOB_W33_0;
	pin T3 = IOB_W29_1;
	pin T4 = VCCO6;
	pin T5 = IOB_W32_3;
	pin T6 = IOB_W32_2;
	pin T7 = IOB_W31_2;
	pin T8 = IOB_W27_3;
	pin T9 = VCCO6;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO3;
	pin T19 = IOB_E27_3;
	pin T20 = IOB_E31_2;
	pin T21 = IOB_E32_2;
	pin T22 = IOB_E32_3;
	pin T23 = VCCO3;
	pin T24 = IOB_E29_1;
	pin T25 = IOB_E33_0;
	pin T26 = IOB_E33_1;
	pin U1 = IOB_W30_3;
	pin U2 = IOB_W30_2;
	pin U3 = IOB_W29_0;
	pin U4 = IOB_W28_3;
	pin U5 = IOB_W28_2;
	pin U6 = GND;
	pin U7 = VCCINT;
	pin U8 = IOB_W27_2;
	pin U9 = VCCO6;
	pin U10 = VCCINT;
	pin U11 = VCCINT;
	pin U12 = VCCO5;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = VCCO4;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = VCCO3;
	pin U19 = IOB_E27_2;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = IOB_E28_2;
	pin U23 = IOB_E28_3;
	pin U24 = IOB_E29_0;
	pin U25 = IOB_E30_2;
	pin U26 = IOB_E30_3;
	pin V1 = IOB_W26_3;
	pin V2 = IOB_W26_2;
	pin V3 = IOB_W25_1;
	pin V4 = IOB_W25_0;
	pin V5 = IOB_W24_3;
	pin V6 = IOB_W24_2;
	pin V7 = IOB_W23_3;
	pin V8 = IOB_W23_2;
	pin V9 = VCCINT;
	pin V10 = VCCO5;
	pin V11 = VCCO5;
	pin V12 = IOB_S18_2;
	pin V13 = IOB_S22_2;
	pin V14 = IOB_S33_1;
	pin V15 = IOB_S37_1;
	pin V16 = VCCO4;
	pin V17 = VCCO4;
	pin V18 = VCCINT;
	pin V19 = IOB_E23_2;
	pin V20 = IOB_E23_3;
	pin V21 = IOB_E24_2;
	pin V22 = IOB_E24_3;
	pin V23 = IOB_E25_0;
	pin V24 = IOB_E25_1;
	pin V25 = IOB_E26_2;
	pin V26 = IOB_E26_3;
	pin W1 = IOB_W22_3;
	pin W2 = IOB_W22_2;
	pin W3 = VCCO6;
	pin W4 = GND;
	pin W5 = IOB_W18_3;
	pin W6 = IOB_W21_1;
	pin W7 = IOB_W21_0;
	pin W8 = IOB_S5_0;
	pin W9 = IOB_S8_2;
	pin W10 = IOB_S14_0;
	pin W11 = IOB_S14_1;
	pin W12 = IOB_S18_3;
	pin W13 = IOB_S22_3;
	pin W14 = IOB_S33_0;
	pin W15 = IOB_S37_0;
	pin W16 = IOB_S41_2;
	pin W17 = IOB_S41_3;
	pin W18 = IOB_S47_1;
	pin W19 = IOB_S50_3;
	pin W20 = IOB_E21_0;
	pin W21 = IOB_E21_1;
	pin W22 = IOB_E18_3;
	pin W23 = GND;
	pin W24 = VCCO3;
	pin W25 = IOB_E22_2;
	pin W26 = IOB_E22_3;
	pin Y1 = IOB_W20_3;
	pin Y2 = IOB_W20_2;
	pin Y3 = IOB_W19_3;
	pin Y4 = IOB_W19_2;
	pin Y5 = IOB_W18_2;
	pin Y6 = IOB_W15_3;
	pin Y7 = IOB_S2_2;
	pin Y8 = IOB_S5_1;
	pin Y9 = IOB_S8_3;
	pin Y10 = VCCINT;
	pin Y11 = IOB_S16_3;
	pin Y12 = IOB_S19_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = IOB_S36_3;
	pin Y16 = IOB_S39_0;
	pin Y17 = VCCINT;
	pin Y18 = IOB_S47_0;
	pin Y19 = IOB_S50_2;
	pin Y20 = IOB_S53_1;
	pin Y21 = IOB_E15_3;
	pin Y22 = IOB_E18_2;
	pin Y23 = IOB_E19_2;
	pin Y24 = IOB_E19_3;
	pin Y25 = IOB_E20_2;
	pin Y26 = IOB_E20_3;
	pin AA1 = IOB_W17_1;
	pin AA2 = IOB_W17_0;
	pin AA3 = IOB_W16_3;
	pin AA4 = IOB_W16_2;
	pin AA5 = IOB_W3_3;
	pin AA6 = IOB_W15_2;
	pin AA7 = IOB_S2_3;
	pin AA8 = IOB_S6_2;
	pin AA9 = IOB_S12_0;
	pin AA10 = GND;
	pin AA11 = IOB_S18_1;
	pin AA12 = IOB_S19_1;
	pin AA13 = IOB_S20_3;
	pin AA14 = IOB_S35_0;
	pin AA15 = IOB_S36_2;
	pin AA16 = IOB_S37_2;
	pin AA17 = GND;
	pin AA18 = IOB_S43_3;
	pin AA19 = IOB_S49_1;
	pin AA20 = IOB_S53_0;
	pin AA21 = IOB_E15_2;
	pin AA22 = IOB_E3_3;
	pin AA23 = IOB_E16_2;
	pin AA24 = IOB_E16_3;
	pin AA25 = IOB_E17_0;
	pin AA26 = IOB_E17_1;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W3_2;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S4_1;
	pin AB8 = IOB_S6_3;
	pin AB9 = IOB_S12_1;
	pin AB10 = IOB_S15_2;
	pin AB11 = IOB_S15_3;
	pin AB12 = IOB_S20_2;
	pin AB13 = IOB_S27_0;
	pin AB14 = IOB_S28_3;
	pin AB15 = IOB_S35_1;
	pin AB16 = IOB_S40_0;
	pin AB17 = IOB_S40_1;
	pin AB18 = IOB_S43_2;
	pin AB19 = IOB_S49_0;
	pin AB20 = IOB_S51_2;
	pin AB21 = IOB_S54_1;
	pin AB22 = IOB_S54_3;
	pin AB23 = IOB_E3_2;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E4_2;
	pin AB26 = IOB_E4_3;
	pin AC1 = IOB_W2_3;
	pin AC2 = IOB_W2_2;
	pin AC3 = IOB_W1_3;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S1_3;
	pin AC7 = IOB_S4_2;
	pin AC8 = GND;
	pin AC9 = IOB_S13_2;
	pin AC10 = IOB_S16_1;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S21_0;
	pin AC13 = IOB_S27_1;
	pin AC14 = IOB_S28_2;
	pin AC15 = IOB_S34_3;
	pin AC16 = VCCO4;
	pin AC17 = IOB_S39_2;
	pin AC18 = IOB_S42_1;
	pin AC19 = GND;
	pin AC20 = IOB_S51_1;
	pin AC21 = IOB_S54_0;
	pin AC22 = IOB_S54_2;
	pin AC23 = GND;
	pin AC24 = IOB_E1_3;
	pin AC25 = IOB_E2_2;
	pin AC26 = IOB_E2_3;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_2;
	pin AD3 = GND;
	pin AD4 = M2;
	pin AD5 = VCCO5;
	pin AD6 = GT21_GNDA;
	pin AD7 = IOB_S4_3;
	pin AD8 = VCCO5;
	pin AD9 = IOB_S13_3;
	pin AD10 = IOB_S16_2;
	pin AD11 = GT19_GNDA;
	pin AD12 = IOB_S21_1;
	pin AD13 = IOB_S27_2;
	pin AD14 = IOB_S28_1;
	pin AD15 = IOB_S34_2;
	pin AD16 = GT18_GNDA;
	pin AD17 = IOB_S39_1;
	pin AD18 = IOB_S42_0;
	pin AD19 = VCCO4;
	pin AD20 = IOB_S51_0;
	pin AD21 = GT16_GNDA;
	pin AD22 = VCCO4;
	pin AD23 = DONE;
	pin AD24 = GND;
	pin AD25 = IOB_E1_2;
	pin AD26 = IOB_E1_1;
	pin AE1 = IOB_W1_0;
	pin AE2 = GND;
	pin AE3 = M1;
	pin AE4 = GT21_VTTX;
	pin AE5 = GT21_AVCCAUXTX;
	pin AE6 = GT21_VTRX;
	pin AE7 = GT21_AVCCAUXRX;
	pin AE8 = IOB_S7_0;
	pin AE9 = GT19_VTTX;
	pin AE10 = GT19_AVCCAUXTX;
	pin AE11 = GT19_VTRX;
	pin AE12 = GT19_AVCCAUXRX;
	pin AE13 = IOB_S27_3;
	pin AE14 = IOB_S28_0;
	pin AE15 = GT18_VTTX;
	pin AE16 = GT18_AVCCAUXTX;
	pin AE17 = GT18_VTRX;
	pin AE18 = GT18_AVCCAUXRX;
	pin AE19 = IOB_S48_3;
	pin AE20 = GT16_VTTX;
	pin AE21 = GT16_AVCCAUXTX;
	pin AE22 = GT16_VTRX;
	pin AE23 = GT16_AVCCAUXRX;
	pin AE24 = CCLK;
	pin AE25 = GND;
	pin AE26 = IOB_E1_0;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M0;
	pin AF4 = GT21_TXN;
	pin AF5 = GT21_TXP;
	pin AF6 = GT21_RXP;
	pin AF7 = GT21_RXN;
	pin AF8 = IOB_S7_1;
	pin AF9 = GT19_TXN;
	pin AF10 = GT19_TXP;
	pin AF11 = GT19_RXP;
	pin AF12 = GT19_RXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT18_TXN;
	pin AF16 = GT18_TXP;
	pin AF17 = GT18_RXP;
	pin AF18 = GT18_RXN;
	pin AF19 = IOB_S48_2;
	pin AF20 = GT16_TXN;
	pin AF21 = GT16_TXP;
	pin AF22 = GT16_RXP;
	pin AF23 = GT16_RXN;
	pin AF24 = PWRDWN_B;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W78_3;
	vref IOB_E2_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E78_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S22_3;
	vref IOB_S33_0;
	vref IOB_S35_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S50_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N22_0;
	vref IOB_N33_3;
	vref IOB_N35_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N53_3;
}

// xc2vp40-ff1148
bond BOND49 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = IOB_E84_2;
	pin A4 = IOB_E85_0;
	pin A5 = GND;
	pin A6 = IOB_E86_2;
	pin A7 = IOB_E87_0;
	pin A8 = VCCAUX;
	pin A9 = GND;
	pin A10 = IOB_N65_2;
	pin A11 = IOB_N61_2;
	pin A12 = IOB_N55_0;
	pin A13 = GND;
	pin A14 = IOB_N46_1;
	pin A15 = IOB_N42_2;
	pin A16 = GND;
	pin A17 = VCCAUX;
	pin A18 = GND;
	pin A19 = GND;
	pin A20 = IOB_N27_1;
	pin A21 = IOB_N23_2;
	pin A22 = GND;
	pin A23 = IOB_N14_3;
	pin A24 = IOB_N8_1;
	pin A25 = IOB_N4_1;
	pin A26 = GND;
	pin A27 = VCCAUX;
	pin A28 = IOB_W87_0;
	pin A29 = IOB_W86_2;
	pin A30 = GND;
	pin A31 = IOB_W85_0;
	pin A32 = IOB_W84_2;
	pin A33 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_E84_3;
	pin B4 = IOB_E85_1;
	pin B5 = IOB_E82_2;
	pin B6 = IOB_E86_3;
	pin B7 = IOB_E87_1;
	pin B8 = IOB_E88_3;
	pin B9 = IOB_E88_2;
	pin B10 = IOB_N65_3;
	pin B11 = IOB_N61_3;
	pin B12 = IOB_N55_1;
	pin B13 = IOB_N50_0;
	pin B14 = IOB_N46_2;
	pin B15 = IOB_N42_3;
	pin B16 = IOB_N41_0;
	pin B17 = IOB_N35_2;
	pin B18 = IOB_N34_1;
	pin B19 = IOB_N28_3;
	pin B20 = IOB_N27_0;
	pin B21 = IOB_N23_1;
	pin B22 = IOB_N19_3;
	pin B23 = IOB_N14_2;
	pin B24 = IOB_N8_0;
	pin B25 = IOB_N4_0;
	pin B26 = IOB_W88_2;
	pin B27 = IOB_W88_3;
	pin B28 = IOB_W87_1;
	pin B29 = IOB_W86_3;
	pin B30 = IOB_W82_2;
	pin B31 = IOB_W85_1;
	pin B32 = IOB_W84_3;
	pin B33 = GND;
	pin B34 = VCCAUX;
	pin C1 = IOB_E81_1;
	pin C2 = IOB_E81_0;
	pin C3 = GND;
	pin C4 = VCCO2;
	pin C5 = IOB_E82_3;
	pin C6 = IOB_E83_1;
	pin C7 = IOB_E83_0;
	pin C8 = VCCO2;
	pin C9 = IOB_E88_1;
	pin C10 = IOB_N67_2;
	pin C11 = IOB_N62_0;
	pin C12 = IOB_N62_1;
	pin C13 = IOB_N50_1;
	pin C14 = IOB_N47_2;
	pin C15 = IOB_N43_0;
	pin C16 = IOB_N41_1;
	pin C17 = IOB_N35_3;
	pin C18 = IOB_N34_0;
	pin C19 = IOB_N28_2;
	pin C20 = IOB_N26_3;
	pin C21 = IOB_N22_1;
	pin C22 = IOB_N19_2;
	pin C23 = IOB_N7_2;
	pin C24 = IOB_N7_3;
	pin C25 = IOB_N2_1;
	pin C26 = IOB_W88_1;
	pin C27 = VCCO7;
	pin C28 = IOB_W83_0;
	pin C29 = IOB_W83_1;
	pin C30 = IOB_W82_3;
	pin C31 = VCCO7;
	pin C32 = GND;
	pin C33 = IOB_W81_0;
	pin C34 = IOB_W81_1;
	pin D1 = IOB_E76_3;
	pin D2 = IOB_E76_2;
	pin D3 = IOB_E77_0;
	pin D4 = IOB_E78_2;
	pin D5 = IOB_E79_1;
	pin D6 = IOB_E79_0;
	pin D7 = IOB_E80_2;
	pin D8 = IOB_E86_0;
	pin D9 = IOB_E88_0;
	pin D10 = IOB_N67_3;
	pin D11 = VCCO1;
	pin D12 = IOB_N56_2;
	pin D13 = IOB_N56_3;
	pin D14 = IOB_N47_3;
	pin D15 = VCCO1;
	pin D16 = IOB_N43_1;
	pin D17 = IOB_N36_0;
	pin D18 = IOB_N33_3;
	pin D19 = IOB_N26_2;
	pin D20 = VCCO0;
	pin D21 = IOB_N22_0;
	pin D22 = IOB_N13_0;
	pin D23 = IOB_N13_1;
	pin D24 = VCCO0;
	pin D25 = IOB_N2_0;
	pin D26 = IOB_W88_0;
	pin D27 = IOB_W86_0;
	pin D28 = IOB_W80_2;
	pin D29 = IOB_W79_0;
	pin D30 = IOB_W79_1;
	pin D31 = IOB_W78_2;
	pin D32 = IOB_W77_0;
	pin D33 = IOB_W76_2;
	pin D34 = IOB_W76_3;
	pin E1 = GND;
	pin E2 = VCCO2;
	pin E3 = IOB_E77_1;
	pin E4 = IOB_E78_3;
	pin E5 = GND;
	pin E6 = IOB_E75_0;
	pin E7 = IOB_E80_3;
	pin E8 = IOB_E86_1;
	pin E9 = GND;
	pin E10 = IOB_N68_0;
	pin E11 = IOB_N63_2;
	pin E12 = IOB_N57_0;
	pin E13 = GND;
	pin E14 = IOB_N48_0;
	pin E15 = IOB_N44_2;
	pin E16 = GND;
	pin E17 = IOB_N36_1;
	pin E18 = IOB_N33_2;
	pin E19 = GND;
	pin E20 = IOB_N25_1;
	pin E21 = IOB_N21_3;
	pin E22 = GND;
	pin E23 = IOB_N12_3;
	pin E24 = IOB_N6_1;
	pin E25 = IOB_N1_3;
	pin E26 = GND;
	pin E27 = IOB_W86_1;
	pin E28 = IOB_W80_3;
	pin E29 = IOB_W75_0;
	pin E30 = GND;
	pin E31 = IOB_W78_3;
	pin E32 = IOB_W77_1;
	pin E33 = VCCO7;
	pin E34 = GND;
	pin F1 = IOB_E71_1;
	pin F2 = IOB_E71_0;
	pin F3 = IOB_E72_3;
	pin F4 = IOB_E72_2;
	pin F5 = IOB_E73_0;
	pin F6 = IOB_E75_1;
	pin F7 = IOB_E74_3;
	pin F8 = IOB_E74_2;
	pin F9 = TDO;
	pin F10 = IOB_N68_1;
	pin F11 = IOB_N63_3;
	pin F12 = IOB_N57_1;
	pin F13 = IOB_N54_2;
	pin F14 = IOB_N48_1;
	pin F15 = IOB_N44_3;
	pin F16 = NC;
	pin F17 = IOB_N40_2;
	pin F18 = IOB_N29_1;
	pin F19 = NC;
	pin F20 = IOB_N25_0;
	pin F21 = IOB_N21_2;
	pin F22 = IOB_N15_1;
	pin F23 = IOB_N12_2;
	pin F24 = IOB_N6_0;
	pin F25 = IOB_N1_2;
	pin F26 = TDI;
	pin F27 = IOB_W74_2;
	pin F28 = IOB_W74_3;
	pin F29 = IOB_W75_1;
	pin F30 = IOB_W73_0;
	pin F31 = IOB_W72_2;
	pin F32 = IOB_W72_3;
	pin F33 = IOB_W71_0;
	pin F34 = IOB_W71_1;
	pin G1 = IOB_E68_3;
	pin G2 = IOB_E68_2;
	pin G3 = IOB_E69_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E73_1;
	pin G6 = IOB_E70_3;
	pin G7 = IOB_E70_2;
	pin G8 = VCCO2;
	pin G9 = TCK;
	pin G10 = IOB_N65_1;
	pin G11 = IOB_N64_0;
	pin G12 = IOB_N64_1;
	pin G13 = IOB_N54_3;
	pin G14 = IOB_N49_2;
	pin G15 = IOB_N46_3;
	pin G16 = NC;
	pin G17 = IOB_N40_3;
	pin G18 = IOB_N29_0;
	pin G19 = NC;
	pin G20 = IOB_N23_0;
	pin G21 = IOB_N20_1;
	pin G22 = IOB_N15_0;
	pin G23 = IOB_N5_2;
	pin G24 = IOB_N5_3;
	pin G25 = IOB_N4_2;
	pin G26 = PROG_B;
	pin G27 = VCCO7;
	pin G28 = IOB_W70_2;
	pin G29 = IOB_W70_3;
	pin G30 = IOB_W73_1;
	pin G31 = VCCO7;
	pin G32 = IOB_W69_1;
	pin G33 = IOB_W68_2;
	pin G34 = IOB_W68_3;
	pin H1 = VCCAUX;
	pin H2 = IOB_E66_3;
	pin H3 = IOB_E66_2;
	pin H4 = IOB_E69_0;
	pin H5 = IOB_E67_1;
	pin H6 = IOB_E67_0;
	pin H7 = IOB_E84_1;
	pin H8 = IOB_E84_0;
	pin H9 = NC;
	pin H10 = TMS;
	pin H11 = VCCO1;
	pin H12 = IOB_N64_2;
	pin H13 = IOB_N64_3;
	pin H14 = IOB_N49_3;
	pin H15 = VCCO1;
	pin H16 = IOB_N44_1;
	pin H17 = IOB_N41_2;
	pin H18 = IOB_N28_1;
	pin H19 = IOB_N25_2;
	pin H20 = VCCO0;
	pin H21 = IOB_N20_0;
	pin H22 = IOB_N5_0;
	pin H23 = IOB_N5_1;
	pin H24 = VCCO0;
	pin H25 = HSWAP_EN;
	pin H26 = DXN;
	pin H27 = IOB_W84_0;
	pin H28 = IOB_W84_1;
	pin H29 = IOB_W67_0;
	pin H30 = IOB_W67_1;
	pin H31 = IOB_W69_0;
	pin H32 = IOB_W66_2;
	pin H33 = IOB_W66_3;
	pin H34 = VCCAUX;
	pin J1 = GND;
	pin J2 = IOB_E64_3;
	pin J3 = IOB_E64_2;
	pin J4 = IOB_E65_0;
	pin J5 = GND;
	pin J6 = IOB_E80_1;
	pin J7 = IOB_E80_0;
	pin J8 = IOB_E82_0;
	pin J9 = VCCO2;
	pin J10 = VCCBATT;
	pin J11 = IOB_N68_2;
	pin J12 = IOB_N62_2;
	pin J13 = GND;
	pin J14 = IOB_N55_2;
	pin J15 = IOB_N55_3;
	pin J16 = GND;
	pin J17 = IOB_N41_3;
	pin J18 = IOB_N28_0;
	pin J19 = GND;
	pin J20 = IOB_N14_0;
	pin J21 = IOB_N14_1;
	pin J22 = GND;
	pin J23 = IOB_N7_1;
	pin J24 = IOB_N1_1;
	pin J25 = DXP;
	pin J26 = VCCO7;
	pin J27 = IOB_W82_0;
	pin J28 = IOB_W80_0;
	pin J29 = IOB_W80_1;
	pin J30 = GND;
	pin J31 = IOB_W65_0;
	pin J32 = IOB_W64_2;
	pin J33 = IOB_W64_3;
	pin J34 = GND;
	pin K1 = IOB_E61_1;
	pin K2 = IOB_E61_0;
	pin K3 = IOB_E62_2;
	pin K4 = IOB_E65_1;
	pin K5 = IOB_E63_1;
	pin K6 = IOB_E63_0;
	pin K7 = IOB_E76_1;
	pin K8 = IOB_E82_1;
	pin K9 = IOB_E78_0;
	pin K10 = GND;
	pin K11 = IOB_N68_3;
	pin K12 = IOB_N62_3;
	pin K13 = IOB_N57_2;
	pin K14 = IOB_N50_2;
	pin K15 = IOB_N48_2;
	pin K16 = IOB_N43_2;
	pin K17 = IOB_N35_0;
	pin K18 = IOB_N34_3;
	pin K19 = IOB_N26_1;
	pin K20 = IOB_N21_1;
	pin K21 = IOB_N19_1;
	pin K22 = IOB_N12_1;
	pin K23 = IOB_N7_0;
	pin K24 = IOB_N1_0;
	pin K25 = GND;
	pin K26 = IOB_W78_0;
	pin K27 = IOB_W82_1;
	pin K28 = IOB_W76_1;
	pin K29 = IOB_W63_0;
	pin K30 = IOB_W63_1;
	pin K31 = IOB_W65_1;
	pin K32 = IOB_W62_2;
	pin K33 = IOB_W61_0;
	pin K34 = IOB_W61_1;
	pin L1 = IOB_E59_1;
	pin L2 = IOB_E59_0;
	pin L3 = IOB_E62_3;
	pin L4 = VCCO2;
	pin L5 = IOB_E60_3;
	pin L6 = IOB_E60_2;
	pin L7 = IOB_E76_0;
	pin L8 = VCCO2;
	pin L9 = IOB_E78_1;
	pin L10 = IOB_E74_0;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = IOB_N57_3;
	pin L14 = IOB_N50_3;
	pin L15 = IOB_N48_3;
	pin L16 = IOB_N43_3;
	pin L17 = IOB_N35_1;
	pin L18 = IOB_N34_2;
	pin L19 = IOB_N26_0;
	pin L20 = IOB_N21_0;
	pin L21 = IOB_N19_0;
	pin L22 = IOB_N12_0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W74_0;
	pin L26 = IOB_W78_1;
	pin L27 = VCCO7;
	pin L28 = IOB_W76_0;
	pin L29 = IOB_W60_2;
	pin L30 = IOB_W60_3;
	pin L31 = VCCO7;
	pin L32 = IOB_W62_3;
	pin L33 = IOB_W59_0;
	pin L34 = IOB_W59_1;
	pin M1 = IOB_E56_3;
	pin M2 = IOB_E56_2;
	pin M3 = IOB_E57_1;
	pin M4 = IOB_E57_0;
	pin M5 = IOB_E58_3;
	pin M6 = IOB_E58_2;
	pin M7 = IOB_E70_1;
	pin M8 = IOB_E72_1;
	pin M9 = IOB_E72_0;
	pin M10 = IOB_E74_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W74_1;
	pin M26 = IOB_W72_0;
	pin M27 = IOB_W72_1;
	pin M28 = IOB_W70_1;
	pin M29 = IOB_W58_2;
	pin M30 = IOB_W58_3;
	pin M31 = IOB_W57_0;
	pin M32 = IOB_W57_1;
	pin M33 = IOB_W56_2;
	pin M34 = IOB_W56_3;
	pin N1 = GND;
	pin N2 = IOB_E54_3;
	pin N3 = IOB_E54_2;
	pin N4 = IOB_E55_0;
	pin N5 = GND;
	pin N6 = IOB_E66_1;
	pin N7 = IOB_E66_0;
	pin N8 = IOB_E70_0;
	pin N9 = GND;
	pin N10 = IOB_E68_1;
	pin N11 = IOB_E68_0;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = IOB_W68_0;
	pin N25 = IOB_W68_1;
	pin N26 = GND;
	pin N27 = IOB_W70_0;
	pin N28 = IOB_W66_0;
	pin N29 = IOB_W66_1;
	pin N30 = GND;
	pin N31 = IOB_W55_0;
	pin N32 = IOB_W54_2;
	pin N33 = IOB_W54_3;
	pin N34 = GND;
	pin P1 = IOB_E51_1;
	pin P2 = IOB_E51_0;
	pin P3 = IOB_E52_2;
	pin P4 = IOB_E55_1;
	pin P5 = IOB_E53_1;
	pin P6 = IOB_E53_0;
	pin P7 = IOB_E60_1;
	pin P8 = IOB_E60_0;
	pin P9 = IOB_E62_0;
	pin P10 = IOB_E64_1;
	pin P11 = IOB_E64_0;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = IOB_W64_0;
	pin P25 = IOB_W64_1;
	pin P26 = IOB_W62_0;
	pin P27 = IOB_W60_0;
	pin P28 = IOB_W60_1;
	pin P29 = IOB_W53_0;
	pin P30 = IOB_W53_1;
	pin P31 = IOB_W55_1;
	pin P32 = IOB_W52_2;
	pin P33 = IOB_W51_0;
	pin P34 = IOB_W51_1;
	pin R1 = IOB_E49_1;
	pin R2 = IOB_E49_0;
	pin R3 = IOB_E52_3;
	pin R4 = VCCO2;
	pin R5 = IOB_E50_3;
	pin R6 = IOB_E50_2;
	pin R7 = IOB_E56_1;
	pin R8 = VCCO2;
	pin R9 = IOB_E62_1;
	pin R10 = IOB_E58_1;
	pin R11 = IOB_E58_0;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = IOB_W58_0;
	pin R25 = IOB_W58_1;
	pin R26 = IOB_W62_1;
	pin R27 = VCCO7;
	pin R28 = IOB_W56_1;
	pin R29 = IOB_W50_2;
	pin R30 = IOB_W50_3;
	pin R31 = VCCO7;
	pin R32 = IOB_W52_3;
	pin R33 = IOB_W49_0;
	pin R34 = IOB_W49_1;
	pin T1 = GND;
	pin T2 = IOB_E47_0;
	pin T3 = IOB_E48_3;
	pin T4 = IOB_E48_2;
	pin T5 = GND;
	pin T6 = IOB_E52_1;
	pin T7 = IOB_E52_0;
	pin T8 = IOB_E56_0;
	pin T9 = GND;
	pin T10 = IOB_E54_1;
	pin T11 = IOB_E54_0;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W54_0;
	pin T25 = IOB_W54_1;
	pin T26 = GND;
	pin T27 = IOB_W56_0;
	pin T28 = IOB_W52_0;
	pin T29 = IOB_W52_1;
	pin T30 = GND;
	pin T31 = IOB_W48_2;
	pin T32 = IOB_W48_3;
	pin T33 = IOB_W47_0;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E47_1;
	pin U3 = IOB_E45_0;
	pin U4 = IOB_E46_3;
	pin U5 = IOB_E46_2;
	pin U6 = IOB_E46_1;
	pin U7 = IOB_E46_0;
	pin U8 = IOB_E48_1;
	pin U9 = IOB_E48_0;
	pin U10 = IOB_E50_1;
	pin U11 = IOB_E50_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W50_0;
	pin U25 = IOB_W50_1;
	pin U26 = IOB_W48_0;
	pin U27 = IOB_W48_1;
	pin U28 = IOB_W46_0;
	pin U29 = IOB_W46_1;
	pin U30 = IOB_W46_2;
	pin U31 = IOB_W46_3;
	pin U32 = IOB_W45_0;
	pin U33 = IOB_W47_1;
	pin U34 = VCCAUX;
	pin V1 = GND;
	pin V2 = IOB_E42_3;
	pin V3 = IOB_E45_1;
	pin V4 = IOB_E43_1;
	pin V5 = IOB_E43_0;
	pin V6 = IOB_E44_3;
	pin V7 = IOB_E44_2;
	pin V8 = IOB_E41_3;
	pin V9 = IOB_E41_2;
	pin V10 = IOB_E43_3;
	pin V11 = IOB_E43_2;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W43_2;
	pin V25 = IOB_W43_3;
	pin V26 = IOB_W41_2;
	pin V27 = IOB_W41_3;
	pin V28 = IOB_W44_2;
	pin V29 = IOB_W44_3;
	pin V30 = IOB_W43_0;
	pin V31 = IOB_W43_1;
	pin V32 = IOB_W45_1;
	pin V33 = IOB_W42_3;
	pin V34 = GND;
	pin W1 = GND;
	pin W2 = IOB_E42_2;
	pin W3 = IOB_E40_3;
	pin W4 = IOB_E40_2;
	pin W5 = GND;
	pin W6 = IOB_E41_1;
	pin W7 = IOB_E41_0;
	pin W8 = IOB_E37_3;
	pin W9 = GND;
	pin W10 = IOB_E39_3;
	pin W11 = IOB_E39_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W39_2;
	pin W25 = IOB_W39_3;
	pin W26 = GND;
	pin W27 = IOB_W37_3;
	pin W28 = IOB_W41_0;
	pin W29 = IOB_W41_1;
	pin W30 = GND;
	pin W31 = IOB_W40_2;
	pin W32 = IOB_W40_3;
	pin W33 = IOB_W42_2;
	pin W34 = GND;
	pin Y1 = IOB_E37_1;
	pin Y2 = IOB_E37_0;
	pin Y3 = IOB_E38_3;
	pin Y4 = VCCO3;
	pin Y5 = IOB_E39_1;
	pin Y6 = IOB_E39_0;
	pin Y7 = IOB_E37_2;
	pin Y8 = VCCO3;
	pin Y9 = IOB_E33_3;
	pin Y10 = IOB_E35_3;
	pin Y11 = IOB_E35_2;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = IOB_W35_2;
	pin Y25 = IOB_W35_3;
	pin Y26 = IOB_W33_3;
	pin Y27 = VCCO6;
	pin Y28 = IOB_W37_2;
	pin Y29 = IOB_W39_0;
	pin Y30 = IOB_W39_1;
	pin Y31 = VCCO6;
	pin Y32 = IOB_W38_3;
	pin Y33 = IOB_W37_0;
	pin Y34 = IOB_W37_1;
	pin AA1 = IOB_E34_3;
	pin AA2 = IOB_E34_2;
	pin AA3 = IOB_E38_2;
	pin AA4 = IOB_E35_1;
	pin AA5 = IOB_E36_3;
	pin AA6 = IOB_E36_2;
	pin AA7 = IOB_E29_3;
	pin AA8 = IOB_E29_2;
	pin AA9 = IOB_E33_2;
	pin AA10 = IOB_E31_3;
	pin AA11 = IOB_E31_2;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = IOB_W31_2;
	pin AA25 = IOB_W31_3;
	pin AA26 = IOB_W33_2;
	pin AA27 = IOB_W29_2;
	pin AA28 = IOB_W29_3;
	pin AA29 = IOB_W36_2;
	pin AA30 = IOB_W36_3;
	pin AA31 = IOB_W35_1;
	pin AA32 = IOB_W38_2;
	pin AA33 = IOB_W34_2;
	pin AA34 = IOB_W34_3;
	pin AB1 = GND;
	pin AB2 = IOB_E32_3;
	pin AB3 = IOB_E32_2;
	pin AB4 = IOB_E35_0;
	pin AB5 = GND;
	pin AB6 = IOB_E33_1;
	pin AB7 = IOB_E33_0;
	pin AB8 = IOB_E25_3;
	pin AB9 = GND;
	pin AB10 = IOB_E27_3;
	pin AB11 = IOB_E27_2;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = IOB_W27_2;
	pin AB25 = IOB_W27_3;
	pin AB26 = GND;
	pin AB27 = IOB_W25_3;
	pin AB28 = IOB_W33_0;
	pin AB29 = IOB_W33_1;
	pin AB30 = GND;
	pin AB31 = IOB_W35_0;
	pin AB32 = IOB_W32_2;
	pin AB33 = IOB_W32_3;
	pin AB34 = GND;
	pin AC1 = IOB_E29_1;
	pin AC2 = IOB_E29_0;
	pin AC3 = IOB_E30_3;
	pin AC4 = IOB_E30_2;
	pin AC5 = IOB_E31_1;
	pin AC6 = IOB_E31_0;
	pin AC7 = IOB_E25_2;
	pin AC8 = IOB_E21_3;
	pin AC9 = IOB_E21_2;
	pin AC10 = IOB_E23_3;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W23_3;
	pin AC26 = IOB_W21_2;
	pin AC27 = IOB_W21_3;
	pin AC28 = IOB_W25_2;
	pin AC29 = IOB_W31_0;
	pin AC30 = IOB_W31_1;
	pin AC31 = IOB_W30_2;
	pin AC32 = IOB_W30_3;
	pin AC33 = IOB_W29_0;
	pin AC34 = IOB_W29_1;
	pin AD1 = IOB_E26_3;
	pin AD2 = IOB_E26_2;
	pin AD3 = IOB_E27_1;
	pin AD4 = VCCO3;
	pin AD5 = IOB_E28_3;
	pin AD6 = IOB_E28_2;
	pin AD7 = IOB_E17_3;
	pin AD8 = VCCO3;
	pin AD9 = IOB_E19_3;
	pin AD10 = IOB_E23_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = IOB_S57_0;
	pin AD14 = IOB_S50_0;
	pin AD15 = IOB_S48_0;
	pin AD16 = IOB_S43_0;
	pin AD17 = IOB_S35_2;
	pin AD18 = IOB_S34_1;
	pin AD19 = IOB_S26_3;
	pin AD20 = IOB_S21_3;
	pin AD21 = IOB_S19_3;
	pin AD22 = IOB_S12_3;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W23_2;
	pin AD26 = IOB_W19_3;
	pin AD27 = VCCO6;
	pin AD28 = IOB_W17_3;
	pin AD29 = IOB_W28_2;
	pin AD30 = IOB_W28_3;
	pin AD31 = VCCO6;
	pin AD32 = IOB_W27_1;
	pin AD33 = IOB_W26_2;
	pin AD34 = IOB_W26_3;
	pin AE1 = IOB_E23_1;
	pin AE2 = IOB_E23_0;
	pin AE3 = IOB_E27_0;
	pin AE4 = IOB_E24_3;
	pin AE5 = IOB_E25_1;
	pin AE6 = IOB_E25_0;
	pin AE7 = IOB_E17_2;
	pin AE8 = IOB_E15_3;
	pin AE9 = IOB_E19_2;
	pin AE10 = GND;
	pin AE11 = IOB_S68_0;
	pin AE12 = IOB_S62_0;
	pin AE13 = IOB_S57_1;
	pin AE14 = IOB_S50_1;
	pin AE15 = IOB_S48_1;
	pin AE16 = IOB_S43_1;
	pin AE17 = IOB_S35_3;
	pin AE18 = IOB_S34_0;
	pin AE19 = IOB_S26_2;
	pin AE20 = IOB_S21_2;
	pin AE21 = IOB_S19_2;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S7_3;
	pin AE24 = IOB_S1_3;
	pin AE25 = GND;
	pin AE26 = IOB_W19_2;
	pin AE27 = IOB_W15_3;
	pin AE28 = IOB_W17_2;
	pin AE29 = IOB_W25_0;
	pin AE30 = IOB_W25_1;
	pin AE31 = IOB_W24_3;
	pin AE32 = IOB_W27_0;
	pin AE33 = IOB_W23_0;
	pin AE34 = IOB_W23_1;
	pin AF1 = GND;
	pin AF2 = IOB_E21_1;
	pin AF3 = IOB_E21_0;
	pin AF4 = IOB_E24_2;
	pin AF5 = GND;
	pin AF6 = IOB_E22_3;
	pin AF7 = IOB_E22_2;
	pin AF8 = IOB_E15_2;
	pin AF9 = VCCO3;
	pin AF10 = DONE;
	pin AF11 = IOB_S68_1;
	pin AF12 = IOB_S62_1;
	pin AF13 = GND;
	pin AF14 = IOB_S55_1;
	pin AF15 = IOB_S55_0;
	pin AF16 = GND;
	pin AF17 = IOB_S41_0;
	pin AF18 = IOB_S28_3;
	pin AF19 = GND;
	pin AF20 = IOB_S14_3;
	pin AF21 = IOB_S14_2;
	pin AF22 = GND;
	pin AF23 = IOB_S7_2;
	pin AF24 = IOB_S1_2;
	pin AF25 = M2;
	pin AF26 = VCCO6;
	pin AF27 = IOB_W15_2;
	pin AF28 = IOB_W22_2;
	pin AF29 = IOB_W22_3;
	pin AF30 = GND;
	pin AF31 = IOB_W24_2;
	pin AF32 = IOB_W21_0;
	pin AF33 = IOB_W21_1;
	pin AF34 = GND;
	pin AG1 = VCCAUX;
	pin AG2 = IOB_E18_3;
	pin AG3 = IOB_E18_2;
	pin AG4 = IOB_E19_1;
	pin AG5 = IOB_E20_3;
	pin AG6 = IOB_E20_2;
	pin AG7 = IOB_E13_3;
	pin AG8 = IOB_E13_2;
	pin AG9 = CCLK;
	pin AG10 = PWRDWN_B;
	pin AG11 = VCCO4;
	pin AG12 = IOB_S64_1;
	pin AG13 = IOB_S64_0;
	pin AG14 = IOB_S49_0;
	pin AG15 = VCCO4;
	pin AG16 = IOB_S44_2;
	pin AG17 = IOB_S41_1;
	pin AG18 = IOB_S28_2;
	pin AG19 = IOB_S25_1;
	pin AG20 = VCCO5;
	pin AG21 = IOB_S20_3;
	pin AG22 = IOB_S5_3;
	pin AG23 = IOB_S5_2;
	pin AG24 = VCCO5;
	pin AG25 = M0;
	pin AG26 = M1;
	pin AG27 = IOB_W13_2;
	pin AG28 = IOB_W13_3;
	pin AG29 = IOB_W20_2;
	pin AG30 = IOB_W20_3;
	pin AG31 = IOB_W19_1;
	pin AG32 = IOB_W18_2;
	pin AG33 = IOB_W18_3;
	pin AG34 = VCCAUX;
	pin AH1 = IOB_E15_1;
	pin AH2 = IOB_E15_0;
	pin AH3 = IOB_E19_0;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E16_3;
	pin AH6 = IOB_E17_1;
	pin AH7 = IOB_E17_0;
	pin AH8 = VCCO3;
	pin AH9 = IOB_E11_3;
	pin AH10 = IOB_S65_2;
	pin AH11 = IOB_S64_3;
	pin AH12 = IOB_S64_2;
	pin AH13 = IOB_S54_0;
	pin AH14 = IOB_S49_1;
	pin AH15 = IOB_S46_0;
	pin AH16 = NC;
	pin AH17 = IOB_S40_0;
	pin AH18 = IOB_S29_3;
	pin AH19 = NC;
	pin AH20 = IOB_S23_3;
	pin AH21 = IOB_S20_2;
	pin AH22 = IOB_S15_3;
	pin AH23 = IOB_S5_1;
	pin AH24 = IOB_S5_0;
	pin AH25 = IOB_S4_1;
	pin AH26 = IOB_W11_3;
	pin AH27 = VCCO6;
	pin AH28 = IOB_W17_0;
	pin AH29 = IOB_W17_1;
	pin AH30 = IOB_W16_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W19_0;
	pin AH33 = IOB_W15_0;
	pin AH34 = IOB_W15_1;
	pin AJ1 = IOB_E12_3;
	pin AJ2 = IOB_E12_2;
	pin AJ3 = IOB_E13_1;
	pin AJ4 = IOB_E13_0;
	pin AJ5 = IOB_E16_2;
	pin AJ6 = IOB_E14_3;
	pin AJ7 = IOB_E9_3;
	pin AJ8 = IOB_E9_2;
	pin AJ9 = IOB_E11_2;
	pin AJ10 = IOB_S68_2;
	pin AJ11 = IOB_S63_0;
	pin AJ12 = IOB_S57_2;
	pin AJ13 = IOB_S54_1;
	pin AJ14 = IOB_S48_2;
	pin AJ15 = IOB_S44_0;
	pin AJ16 = NC;
	pin AJ17 = IOB_S40_1;
	pin AJ18 = IOB_S29_2;
	pin AJ19 = NC;
	pin AJ20 = IOB_S25_3;
	pin AJ21 = IOB_S21_1;
	pin AJ22 = IOB_S15_2;
	pin AJ23 = IOB_S12_1;
	pin AJ24 = IOB_S6_3;
	pin AJ25 = IOB_S1_1;
	pin AJ26 = IOB_W11_2;
	pin AJ27 = IOB_W9_2;
	pin AJ28 = IOB_W9_3;
	pin AJ29 = IOB_W14_3;
	pin AJ30 = IOB_W16_2;
	pin AJ31 = IOB_W13_0;
	pin AJ32 = IOB_W13_1;
	pin AJ33 = IOB_W12_2;
	pin AJ34 = IOB_W12_3;
	pin AK1 = GND;
	pin AK2 = VCCO3;
	pin AK3 = IOB_E9_1;
	pin AK4 = IOB_E10_3;
	pin AK5 = GND;
	pin AK6 = IOB_E14_2;
	pin AK7 = IOB_E11_1;
	pin AK8 = IOB_E7_3;
	pin AK9 = GND;
	pin AK10 = IOB_S68_3;
	pin AK11 = IOB_S63_1;
	pin AK12 = IOB_S57_3;
	pin AK13 = GND;
	pin AK14 = IOB_S48_3;
	pin AK15 = IOB_S44_1;
	pin AK16 = GND;
	pin AK17 = IOB_S36_2;
	pin AK18 = IOB_S33_1;
	pin AK19 = GND;
	pin AK20 = IOB_S25_2;
	pin AK21 = IOB_S21_0;
	pin AK22 = GND;
	pin AK23 = IOB_S12_0;
	pin AK24 = IOB_S6_2;
	pin AK25 = IOB_S1_0;
	pin AK26 = GND;
	pin AK27 = IOB_W7_3;
	pin AK28 = IOB_W11_1;
	pin AK29 = IOB_W14_2;
	pin AK30 = GND;
	pin AK31 = IOB_W10_3;
	pin AK32 = IOB_W9_1;
	pin AK33 = VCCO6;
	pin AK34 = GND;
	pin AL1 = IOB_E7_1;
	pin AL2 = IOB_E7_0;
	pin AL3 = IOB_E9_0;
	pin AL4 = IOB_E10_2;
	pin AL5 = IOB_E8_3;
	pin AL6 = IOB_E8_2;
	pin AL7 = IOB_E11_0;
	pin AL8 = IOB_E7_2;
	pin AL9 = IOB_E5_3;
	pin AL10 = IOB_S67_0;
	pin AL11 = VCCO4;
	pin AL12 = IOB_S56_1;
	pin AL13 = IOB_S56_0;
	pin AL14 = IOB_S47_0;
	pin AL15 = VCCO4;
	pin AL16 = IOB_S43_2;
	pin AL17 = IOB_S36_3;
	pin AL18 = IOB_S33_0;
	pin AL19 = IOB_S26_1;
	pin AL20 = VCCO5;
	pin AL21 = IOB_S22_3;
	pin AL22 = IOB_S13_3;
	pin AL23 = IOB_S13_2;
	pin AL24 = VCCO5;
	pin AL25 = IOB_S2_3;
	pin AL26 = IOB_W5_3;
	pin AL27 = IOB_W7_2;
	pin AL28 = IOB_W11_0;
	pin AL29 = IOB_W8_2;
	pin AL30 = IOB_W8_3;
	pin AL31 = IOB_W10_2;
	pin AL32 = IOB_W9_0;
	pin AL33 = IOB_W7_0;
	pin AL34 = IOB_W7_1;
	pin AM1 = IOB_E4_3;
	pin AM2 = IOB_E4_2;
	pin AM3 = GND;
	pin AM4 = VCCO3;
	pin AM5 = IOB_E5_1;
	pin AM6 = IOB_E6_3;
	pin AM7 = IOB_E6_2;
	pin AM8 = VCCO3;
	pin AM9 = IOB_E5_2;
	pin AM10 = IOB_S67_1;
	pin AM11 = IOB_S62_3;
	pin AM12 = IOB_S62_2;
	pin AM13 = IOB_S50_2;
	pin AM14 = IOB_S47_1;
	pin AM15 = IOB_S43_3;
	pin AM16 = IOB_S41_2;
	pin AM17 = IOB_S35_0;
	pin AM18 = IOB_S34_3;
	pin AM19 = IOB_S28_1;
	pin AM20 = IOB_S26_0;
	pin AM21 = IOB_S22_2;
	pin AM22 = IOB_S19_1;
	pin AM23 = IOB_S7_1;
	pin AM24 = IOB_S7_0;
	pin AM25 = IOB_S2_2;
	pin AM26 = IOB_W5_2;
	pin AM27 = VCCO6;
	pin AM28 = IOB_W6_2;
	pin AM29 = IOB_W6_3;
	pin AM30 = IOB_W5_1;
	pin AM31 = VCCO6;
	pin AM32 = GND;
	pin AM33 = IOB_W4_2;
	pin AM34 = IOB_W4_3;
	pin AN1 = VCCAUX;
	pin AN2 = GND;
	pin AN3 = IOB_E1_1;
	pin AN4 = IOB_E2_3;
	pin AN5 = IOB_E5_0;
	pin AN6 = IOB_E3_1;
	pin AN7 = IOB_E1_3;
	pin AN8 = IOB_E3_3;
	pin AN9 = IOB_E3_2;
	pin AN10 = IOB_S65_0;
	pin AN11 = IOB_S61_0;
	pin AN12 = IOB_S55_2;
	pin AN13 = IOB_S50_3;
	pin AN14 = IOB_S46_1;
	pin AN15 = IOB_S42_0;
	pin AN16 = IOB_S41_3;
	pin AN17 = IOB_S35_1;
	pin AN18 = IOB_S34_2;
	pin AN19 = IOB_S28_0;
	pin AN20 = IOB_S27_3;
	pin AN21 = IOB_S23_2;
	pin AN22 = IOB_S19_0;
	pin AN23 = IOB_S14_1;
	pin AN24 = IOB_S8_3;
	pin AN25 = IOB_S4_3;
	pin AN26 = IOB_W3_2;
	pin AN27 = IOB_W3_3;
	pin AN28 = IOB_W1_3;
	pin AN29 = IOB_W3_1;
	pin AN30 = IOB_W5_0;
	pin AN31 = IOB_W2_3;
	pin AN32 = IOB_W1_1;
	pin AN33 = GND;
	pin AN34 = VCCAUX;
	pin AP2 = VCCAUX;
	pin AP3 = IOB_E1_0;
	pin AP4 = IOB_E2_2;
	pin AP5 = GND;
	pin AP6 = IOB_E3_0;
	pin AP7 = IOB_E1_2;
	pin AP8 = VCCAUX;
	pin AP9 = GND;
	pin AP10 = IOB_S65_1;
	pin AP11 = IOB_S61_1;
	pin AP12 = IOB_S55_3;
	pin AP13 = GND;
	pin AP14 = IOB_S46_2;
	pin AP15 = IOB_S42_1;
	pin AP16 = GND;
	pin AP17 = VCCAUX;
	pin AP18 = GND;
	pin AP19 = GND;
	pin AP20 = IOB_S27_2;
	pin AP21 = IOB_S23_1;
	pin AP22 = GND;
	pin AP23 = IOB_S14_0;
	pin AP24 = IOB_S8_2;
	pin AP25 = IOB_S4_2;
	pin AP26 = GND;
	pin AP27 = VCCAUX;
	pin AP28 = IOB_W1_2;
	pin AP29 = IOB_W3_0;
	pin AP30 = GND;
	pin AP31 = IOB_W2_2;
	pin AP32 = IOB_W1_0;
	pin AP33 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S29_3;
	vref IOB_S40_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S64_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N29_0;
	vref IOB_N40_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N67_3;
}

// xc2vp40-ff1152 xq2vp40-ff1152
bond BOND50 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GT11_RXN;
	pin A3 = GT11_RXP;
	pin A4 = GT11_TXP;
	pin A5 = GT11_TXN;
	pin A6 = GT9_RXN;
	pin A7 = GT9_RXP;
	pin A8 = GT9_TXP;
	pin A9 = GT9_TXN;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = GT7_RXN;
	pin A15 = GT7_RXP;
	pin A16 = GT7_TXP;
	pin A17 = GT7_TXN;
	pin A18 = GT6_RXN;
	pin A19 = GT6_RXP;
	pin A20 = GT6_TXP;
	pin A21 = GT6_TXN;
	pin A22 = NC;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = NC;
	pin A26 = GT4_RXN;
	pin A27 = GT4_RXP;
	pin A28 = GT4_TXP;
	pin A29 = GT4_TXN;
	pin A30 = GT2_RXN;
	pin A31 = GT2_RXP;
	pin A32 = GT2_TXP;
	pin A33 = GT2_TXN;
	pin B1 = GND;
	pin B2 = GT11_AVCCAUXRX;
	pin B3 = GT11_VTRX;
	pin B4 = GT11_AVCCAUXTX;
	pin B5 = GT11_VTTX;
	pin B6 = GT9_AVCCAUXRX;
	pin B7 = GT9_VTRX;
	pin B8 = GT9_AVCCAUXTX;
	pin B9 = GT9_VTTX;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = GT7_AVCCAUXRX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTTX;
	pin B18 = GT6_AVCCAUXRX;
	pin B19 = GT6_VTRX;
	pin B20 = GT6_AVCCAUXTX;
	pin B21 = GT6_VTTX;
	pin B22 = NC;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = NC;
	pin B26 = GT4_AVCCAUXRX;
	pin B27 = GT4_VTRX;
	pin B28 = GT4_AVCCAUXTX;
	pin B29 = GT4_VTTX;
	pin B30 = GT2_AVCCAUXRX;
	pin B31 = GT2_VTRX;
	pin B32 = GT2_AVCCAUXTX;
	pin B33 = GT2_VTTX;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = VCCAUX;
	pin C4 = VCCAUX;
	pin C5 = GT11_GNDA;
	pin C6 = VCCO1;
	pin C7 = IOB_N62_3;
	pin C8 = GT9_GNDA;
	pin C9 = IOB_N55_3;
	pin C10 = GND;
	pin C11 = IOB_N48_3;
	pin C12 = NC;
	pin C13 = IOB_N44_1;
	pin C14 = IOB_N46_3;
	pin C15 = GT7_GNDA;
	pin C16 = GND;
	pin C17 = VCCAUX;
	pin C18 = VCCAUX;
	pin C19 = GND;
	pin C20 = GT6_GNDA;
	pin C21 = IOB_N23_0;
	pin C22 = IOB_N25_2;
	pin C23 = NC;
	pin C24 = IOB_N21_0;
	pin C25 = GND;
	pin C26 = IOB_N14_0;
	pin C27 = GT4_GNDA;
	pin C28 = IOB_N7_0;
	pin C29 = VCCO0;
	pin C30 = GT2_GNDA;
	pin C31 = VCCAUX;
	pin C32 = VCCAUX;
	pin C33 = GND;
	pin C34 = GND;
	pin D1 = IOB_E88_2;
	pin D2 = IOB_E88_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = IOB_N64_2;
	pin D6 = IOB_N64_3;
	pin D7 = IOB_N62_2;
	pin D8 = IOB_N57_3;
	pin D9 = IOB_N55_2;
	pin D10 = IOB_N50_3;
	pin D11 = IOB_N48_2;
	pin D12 = IOB_N48_1;
	pin D13 = IOB_N48_0;
	pin D14 = IOB_N43_2;
	pin D15 = IOB_N43_3;
	pin D16 = IOB_N41_3;
	pin D17 = IOB_N35_1;
	pin D18 = IOB_N34_2;
	pin D19 = IOB_N28_0;
	pin D20 = IOB_N26_0;
	pin D21 = IOB_N26_1;
	pin D22 = IOB_N21_3;
	pin D23 = IOB_N21_2;
	pin D24 = IOB_N21_1;
	pin D25 = IOB_N19_0;
	pin D26 = IOB_N14_1;
	pin D27 = IOB_N12_0;
	pin D28 = IOB_N7_1;
	pin D29 = IOB_N5_0;
	pin D30 = IOB_N5_1;
	pin D31 = GND;
	pin D32 = VCCAUX;
	pin D33 = IOB_W88_3;
	pin D34 = IOB_W88_2;
	pin E1 = IOB_E86_2;
	pin E2 = IOB_E86_3;
	pin E3 = IOB_E87_0;
	pin E4 = IOB_E87_1;
	pin E5 = GND;
	pin E6 = IOB_N68_0;
	pin E7 = IOB_N68_1;
	pin E8 = IOB_N57_2;
	pin E9 = IOB_N64_1;
	pin E10 = IOB_N50_2;
	pin E11 = IOB_N62_1;
	pin E12 = GND;
	pin E13 = IOB_N50_1;
	pin E14 = IOB_N46_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N41_2;
	pin E17 = IOB_N35_0;
	pin E18 = IOB_N34_3;
	pin E19 = IOB_N28_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N23_1;
	pin E22 = IOB_N19_2;
	pin E23 = GND;
	pin E24 = IOB_N7_2;
	pin E25 = IOB_N19_1;
	pin E26 = IOB_N5_2;
	pin E27 = IOB_N12_1;
	pin E28 = IOB_N1_2;
	pin E29 = IOB_N1_3;
	pin E30 = GND;
	pin E31 = IOB_W87_1;
	pin E32 = IOB_W87_0;
	pin E33 = IOB_W86_3;
	pin E34 = IOB_W86_2;
	pin F1 = IOB_E78_0;
	pin F2 = IOB_E78_1;
	pin F3 = VCCO2;
	pin F4 = IOB_E85_0;
	pin F5 = IOB_E85_1;
	pin F6 = GND;
	pin F7 = IOB_E88_0;
	pin F8 = IOB_E88_1;
	pin F9 = IOB_N64_0;
	pin F10 = VCCO1;
	pin F11 = IOB_N62_0;
	pin F12 = IOB_N57_1;
	pin F13 = IOB_N50_0;
	pin F14 = IOB_N46_1;
	pin F15 = IOB_N43_1;
	pin F16 = IOB_N41_1;
	pin F17 = IOB_N36_1;
	pin F18 = IOB_N33_2;
	pin F19 = IOB_N28_2;
	pin F20 = IOB_N26_2;
	pin F21 = IOB_N23_2;
	pin F22 = IOB_N19_3;
	pin F23 = IOB_N12_2;
	pin F24 = IOB_N7_3;
	pin F25 = VCCO0;
	pin F26 = IOB_N5_3;
	pin F27 = IOB_W88_1;
	pin F28 = IOB_W88_0;
	pin F29 = GND;
	pin F30 = IOB_W85_1;
	pin F31 = IOB_W85_0;
	pin F32 = VCCO7;
	pin F33 = IOB_W78_1;
	pin F34 = IOB_W78_0;
	pin G1 = IOB_E76_0;
	pin G2 = IOB_E76_1;
	pin G3 = IOB_E79_0;
	pin G4 = IOB_E79_1;
	pin G5 = IOB_E78_2;
	pin G6 = IOB_E78_3;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N68_3;
	pin G10 = IOB_N67_3;
	pin G11 = IOB_N61_3;
	pin G12 = IOB_N57_0;
	pin G13 = IOB_N55_1;
	pin G14 = IOB_N49_3;
	pin G15 = IOB_N43_0;
	pin G16 = IOB_N41_0;
	pin G17 = IOB_N36_0;
	pin G18 = IOB_N33_3;
	pin G19 = IOB_N28_3;
	pin G20 = IOB_N26_3;
	pin G21 = IOB_N20_0;
	pin G22 = IOB_N14_2;
	pin G23 = IOB_N12_3;
	pin G24 = IOB_N8_0;
	pin G25 = IOB_N2_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXN;
	pin G28 = GND;
	pin G29 = IOB_W78_3;
	pin G30 = IOB_W78_2;
	pin G31 = IOB_W79_1;
	pin G32 = IOB_W79_0;
	pin G33 = IOB_W76_1;
	pin G34 = IOB_W76_0;
	pin H1 = IOB_E68_2;
	pin H2 = IOB_E68_3;
	pin H3 = IOB_E73_0;
	pin H4 = IOB_E73_1;
	pin H5 = IOB_E76_2;
	pin H6 = IOB_E76_3;
	pin H7 = TDO;
	pin H8 = GND;
	pin H9 = IOB_N68_2;
	pin H10 = IOB_N67_2;
	pin H11 = IOB_N61_2;
	pin H12 = GND;
	pin H13 = IOB_N55_0;
	pin H14 = IOB_N49_2;
	pin H15 = GND;
	pin H16 = IOB_N42_3;
	pin H17 = IOB_N35_3;
	pin H18 = IOB_N34_0;
	pin H19 = IOB_N27_0;
	pin H20 = GND;
	pin H21 = IOB_N20_1;
	pin H22 = IOB_N14_3;
	pin H23 = GND;
	pin H24 = IOB_N8_1;
	pin H25 = IOB_N2_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = TDI;
	pin H29 = IOB_W76_3;
	pin H30 = IOB_W76_2;
	pin H31 = IOB_W73_1;
	pin H32 = IOB_W73_0;
	pin H33 = IOB_W68_3;
	pin H34 = IOB_W68_2;
	pin J1 = GND;
	pin J2 = IOB_E66_3;
	pin J3 = IOB_E74_2;
	pin J4 = IOB_E74_3;
	pin J5 = IOB_E75_0;
	pin J6 = IOB_E75_1;
	pin J7 = IOB_E86_0;
	pin J8 = IOB_E86_1;
	pin J9 = TCK;
	pin J10 = IOB_N65_1;
	pin J11 = IOB_N65_3;
	pin J12 = IOB_N63_3;
	pin J13 = IOB_N56_3;
	pin J14 = IOB_N54_3;
	pin J15 = IOB_N47_3;
	pin J16 = IOB_N42_2;
	pin J17 = IOB_N35_2;
	pin J18 = IOB_N34_1;
	pin J19 = IOB_N27_1;
	pin J20 = IOB_N22_0;
	pin J21 = IOB_N15_0;
	pin J22 = IOB_N13_0;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N4_0;
	pin J25 = IOB_N4_2;
	pin J26 = PROG_B;
	pin J27 = IOB_W86_1;
	pin J28 = IOB_W86_0;
	pin J29 = IOB_W75_1;
	pin J30 = IOB_W75_0;
	pin J31 = IOB_W74_3;
	pin J32 = IOB_W74_2;
	pin J33 = IOB_W66_3;
	pin J34 = GND;
	pin K1 = IOB_E64_3;
	pin K2 = IOB_E66_2;
	pin K3 = GND;
	pin K4 = IOB_E67_0;
	pin K5 = IOB_E67_1;
	pin K6 = VCCO2;
	pin K7 = IOB_E74_0;
	pin K8 = IOB_E74_1;
	pin K9 = VCCBATT;
	pin K10 = TMS;
	pin K11 = IOB_N65_2;
	pin K12 = IOB_N63_2;
	pin K13 = IOB_N56_2;
	pin K14 = IOB_N54_2;
	pin K15 = IOB_N47_2;
	pin K16 = IOB_N44_3;
	pin K17 = IOB_N40_3;
	pin K18 = IOB_N29_0;
	pin K19 = IOB_N25_0;
	pin K20 = IOB_N22_1;
	pin K21 = IOB_N15_1;
	pin K22 = IOB_N13_1;
	pin K23 = IOB_N6_1;
	pin K24 = IOB_N4_1;
	pin K25 = HSWAP_EN;
	pin K26 = DXP;
	pin K27 = IOB_W74_1;
	pin K28 = IOB_W74_0;
	pin K29 = VCCO7;
	pin K30 = IOB_W67_1;
	pin K31 = IOB_W67_0;
	pin K32 = GND;
	pin K33 = IOB_W66_2;
	pin K34 = IOB_W64_3;
	pin L1 = IOB_E64_2;
	pin L2 = IOB_E62_3;
	pin L3 = IOB_E61_0;
	pin L4 = IOB_E61_1;
	pin L5 = IOB_E65_0;
	pin L6 = IOB_E65_1;
	pin L7 = IOB_E66_0;
	pin L8 = IOB_E66_1;
	pin L9 = IOB_E77_0;
	pin L10 = IOB_E77_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N44_2;
	pin L17 = IOB_N40_2;
	pin L18 = IOB_N29_1;
	pin L19 = IOB_N25_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W77_1;
	pin L26 = IOB_W77_0;
	pin L27 = IOB_W66_1;
	pin L28 = IOB_W66_0;
	pin L29 = IOB_W65_1;
	pin L30 = IOB_W65_0;
	pin L31 = IOB_W61_1;
	pin L32 = IOB_W61_0;
	pin L33 = IOB_W62_3;
	pin L34 = IOB_W64_2;
	pin M1 = IOB_E58_3;
	pin M2 = IOB_E62_2;
	pin M3 = IOB_E60_2;
	pin M4 = IOB_E60_3;
	pin M5 = GND;
	pin M6 = IOB_E63_0;
	pin M7 = IOB_E63_1;
	pin M8 = GND;
	pin M9 = IOB_E68_0;
	pin M10 = IOB_E68_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W68_1;
	pin M26 = IOB_W68_0;
	pin M27 = GND;
	pin M28 = IOB_W63_1;
	pin M29 = IOB_W63_0;
	pin M30 = GND;
	pin M31 = IOB_W60_3;
	pin M32 = IOB_W60_2;
	pin M33 = IOB_W62_2;
	pin M34 = IOB_W58_3;
	pin N1 = IOB_E58_2;
	pin N2 = IOB_E56_3;
	pin N3 = IOB_E57_0;
	pin N4 = IOB_E57_1;
	pin N5 = IOB_E59_0;
	pin N6 = IOB_E59_1;
	pin N7 = IOB_E62_0;
	pin N8 = IOB_E62_1;
	pin N9 = IOB_E64_0;
	pin N10 = IOB_E64_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W64_1;
	pin N26 = IOB_W64_0;
	pin N27 = IOB_W62_1;
	pin N28 = IOB_W62_0;
	pin N29 = IOB_W59_1;
	pin N30 = IOB_W59_0;
	pin N31 = IOB_W57_1;
	pin N32 = IOB_W57_0;
	pin N33 = IOB_W56_3;
	pin N34 = IOB_W58_2;
	pin P1 = IOB_E52_3;
	pin P2 = IOB_E56_2;
	pin P3 = IOB_E54_2;
	pin P4 = IOB_E54_3;
	pin P5 = IOB_E55_0;
	pin P6 = IOB_E55_1;
	pin P7 = IOB_E58_0;
	pin P8 = IOB_E58_1;
	pin P9 = IOB_E60_0;
	pin P10 = IOB_E60_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W60_1;
	pin P26 = IOB_W60_0;
	pin P27 = IOB_W58_1;
	pin P28 = IOB_W58_0;
	pin P29 = IOB_W55_1;
	pin P30 = IOB_W55_0;
	pin P31 = IOB_W54_3;
	pin P32 = IOB_W54_2;
	pin P33 = IOB_W56_2;
	pin P34 = IOB_W52_3;
	pin R1 = IOB_E52_2;
	pin R2 = IOB_E50_3;
	pin R3 = IOB_E51_0;
	pin R4 = IOB_E51_1;
	pin R5 = VCCO2;
	pin R6 = IOB_E53_0;
	pin R7 = IOB_E53_1;
	pin R8 = GND;
	pin R9 = IOB_E56_0;
	pin R10 = IOB_E56_1;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W56_1;
	pin R26 = IOB_W56_0;
	pin R27 = GND;
	pin R28 = IOB_W53_1;
	pin R29 = IOB_W53_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W51_1;
	pin R32 = IOB_W51_0;
	pin R33 = IOB_W50_3;
	pin R34 = IOB_W52_2;
	pin T1 = GND;
	pin T2 = IOB_E50_2;
	pin T3 = IOB_E48_2;
	pin T4 = IOB_E48_3;
	pin T5 = IOB_E49_0;
	pin T6 = IOB_E49_1;
	pin T7 = IOB_E50_0;
	pin T8 = IOB_E50_1;
	pin T9 = IOB_E52_0;
	pin T10 = IOB_E52_1;
	pin T11 = IOB_E54_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W54_1;
	pin T25 = IOB_W52_1;
	pin T26 = IOB_W52_0;
	pin T27 = IOB_W50_1;
	pin T28 = IOB_W50_0;
	pin T29 = IOB_W49_1;
	pin T30 = IOB_W49_0;
	pin T31 = IOB_W48_3;
	pin T32 = IOB_W48_2;
	pin T33 = IOB_W50_2;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E46_3;
	pin U3 = IOB_E45_0;
	pin U4 = IOB_E45_1;
	pin U5 = IOB_E47_0;
	pin U6 = IOB_E47_1;
	pin U7 = IOB_E46_0;
	pin U8 = IOB_E46_1;
	pin U9 = IOB_E48_0;
	pin U10 = IOB_E48_1;
	pin U11 = IOB_E54_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W54_0;
	pin U25 = IOB_W48_1;
	pin U26 = IOB_W48_0;
	pin U27 = IOB_W46_1;
	pin U28 = IOB_W46_0;
	pin U29 = IOB_W47_1;
	pin U30 = IOB_W47_0;
	pin U31 = IOB_W45_1;
	pin U32 = IOB_W45_0;
	pin U33 = IOB_W46_3;
	pin U34 = VCCAUX;
	pin V1 = VCCAUX;
	pin V2 = IOB_E46_2;
	pin V3 = IOB_E44_3;
	pin V4 = IOB_E44_2;
	pin V5 = IOB_E43_1;
	pin V6 = IOB_E43_0;
	pin V7 = IOB_E43_3;
	pin V8 = IOB_E43_2;
	pin V9 = IOB_E41_3;
	pin V10 = IOB_E41_2;
	pin V11 = IOB_E39_3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W39_3;
	pin V25 = IOB_W41_2;
	pin V26 = IOB_W41_3;
	pin V27 = IOB_W43_2;
	pin V28 = IOB_W43_3;
	pin V29 = IOB_W43_0;
	pin V30 = IOB_W43_1;
	pin V31 = IOB_W44_2;
	pin V32 = IOB_W44_3;
	pin V33 = IOB_W46_2;
	pin V34 = VCCAUX;
	pin W1 = GND;
	pin W2 = IOB_E42_3;
	pin W3 = IOB_E41_1;
	pin W4 = IOB_E41_0;
	pin W5 = IOB_E39_1;
	pin W6 = IOB_E39_0;
	pin W7 = IOB_E37_3;
	pin W8 = IOB_E37_2;
	pin W9 = IOB_E35_3;
	pin W10 = IOB_E35_2;
	pin W11 = IOB_E39_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W39_2;
	pin W25 = IOB_W35_2;
	pin W26 = IOB_W35_3;
	pin W27 = IOB_W37_2;
	pin W28 = IOB_W37_3;
	pin W29 = IOB_W39_0;
	pin W30 = IOB_W39_1;
	pin W31 = IOB_W41_0;
	pin W32 = IOB_W41_1;
	pin W33 = IOB_W42_3;
	pin W34 = GND;
	pin Y1 = IOB_E40_3;
	pin Y2 = IOB_E42_2;
	pin Y3 = IOB_E38_3;
	pin Y4 = IOB_E38_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E37_1;
	pin Y7 = IOB_E37_0;
	pin Y8 = GND;
	pin Y9 = IOB_E33_3;
	pin Y10 = IOB_E33_2;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W33_2;
	pin Y26 = IOB_W33_3;
	pin Y27 = GND;
	pin Y28 = IOB_W37_0;
	pin Y29 = IOB_W37_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W38_2;
	pin Y32 = IOB_W38_3;
	pin Y33 = IOB_W42_2;
	pin Y34 = IOB_W40_3;
	pin AA1 = IOB_E40_2;
	pin AA2 = IOB_E36_3;
	pin AA3 = IOB_E35_1;
	pin AA4 = IOB_E35_0;
	pin AA5 = IOB_E33_1;
	pin AA6 = IOB_E33_0;
	pin AA7 = IOB_E31_3;
	pin AA8 = IOB_E31_2;
	pin AA9 = IOB_E29_3;
	pin AA10 = IOB_E29_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W29_2;
	pin AA26 = IOB_W29_3;
	pin AA27 = IOB_W31_2;
	pin AA28 = IOB_W31_3;
	pin AA29 = IOB_W33_0;
	pin AA30 = IOB_W33_1;
	pin AA31 = IOB_W35_0;
	pin AA32 = IOB_W35_1;
	pin AA33 = IOB_W36_3;
	pin AA34 = IOB_W40_2;
	pin AB1 = IOB_E34_3;
	pin AB2 = IOB_E36_2;
	pin AB3 = IOB_E32_3;
	pin AB4 = IOB_E32_2;
	pin AB5 = IOB_E31_1;
	pin AB6 = IOB_E31_0;
	pin AB7 = IOB_E27_3;
	pin AB8 = IOB_E27_2;
	pin AB9 = IOB_E25_3;
	pin AB10 = IOB_E25_2;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W25_2;
	pin AB26 = IOB_W25_3;
	pin AB27 = IOB_W27_2;
	pin AB28 = IOB_W27_3;
	pin AB29 = IOB_W31_0;
	pin AB30 = IOB_W31_1;
	pin AB31 = IOB_W32_2;
	pin AB32 = IOB_W32_3;
	pin AB33 = IOB_W36_2;
	pin AB34 = IOB_W34_3;
	pin AC1 = IOB_E34_2;
	pin AC2 = IOB_E30_3;
	pin AC3 = IOB_E29_1;
	pin AC4 = IOB_E29_0;
	pin AC5 = GND;
	pin AC6 = IOB_E27_1;
	pin AC7 = IOB_E27_0;
	pin AC8 = GND;
	pin AC9 = IOB_E21_3;
	pin AC10 = IOB_E21_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W21_2;
	pin AC26 = IOB_W21_3;
	pin AC27 = GND;
	pin AC28 = IOB_W27_0;
	pin AC29 = IOB_W27_1;
	pin AC30 = GND;
	pin AC31 = IOB_W29_0;
	pin AC32 = IOB_W29_1;
	pin AC33 = IOB_W30_3;
	pin AC34 = IOB_W34_2;
	pin AD1 = IOB_E28_3;
	pin AD2 = IOB_E30_2;
	pin AD3 = IOB_E26_3;
	pin AD4 = IOB_E26_2;
	pin AD5 = IOB_E25_1;
	pin AD6 = IOB_E25_0;
	pin AD7 = IOB_E23_3;
	pin AD8 = IOB_E23_2;
	pin AD9 = IOB_E13_3;
	pin AD10 = IOB_E13_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S46_2;
	pin AD17 = IOB_S41_3;
	pin AD18 = IOB_S28_0;
	pin AD19 = IOB_S23_1;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W13_2;
	pin AD26 = IOB_W13_3;
	pin AD27 = IOB_W23_2;
	pin AD28 = IOB_W23_3;
	pin AD29 = IOB_W25_0;
	pin AD30 = IOB_W25_1;
	pin AD31 = IOB_W26_2;
	pin AD32 = IOB_W26_3;
	pin AD33 = IOB_W30_2;
	pin AD34 = IOB_W28_3;
	pin AE1 = IOB_E28_2;
	pin AE2 = IOB_E24_3;
	pin AE3 = GND;
	pin AE4 = IOB_E23_1;
	pin AE5 = IOB_E23_0;
	pin AE6 = VCCO3;
	pin AE7 = IOB_E15_3;
	pin AE8 = IOB_E15_2;
	pin AE9 = CCLK;
	pin AE10 = DONE;
	pin AE11 = IOB_S64_3;
	pin AE12 = IOB_S62_3;
	pin AE13 = IOB_S55_3;
	pin AE14 = IOB_S50_3;
	pin AE15 = IOB_S48_3;
	pin AE16 = IOB_S46_1;
	pin AE17 = IOB_S41_2;
	pin AE18 = IOB_S28_1;
	pin AE19 = IOB_S23_2;
	pin AE20 = IOB_S21_0;
	pin AE21 = IOB_S19_0;
	pin AE22 = IOB_S14_0;
	pin AE23 = IOB_S7_0;
	pin AE24 = IOB_S5_0;
	pin AE25 = M2;
	pin AE26 = M1;
	pin AE27 = IOB_W15_2;
	pin AE28 = IOB_W15_3;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W23_0;
	pin AE31 = IOB_W23_1;
	pin AE32 = GND;
	pin AE33 = IOB_W24_3;
	pin AE34 = IOB_W28_2;
	pin AF1 = GND;
	pin AF2 = IOB_E24_2;
	pin AF3 = IOB_E21_1;
	pin AF4 = IOB_E21_0;
	pin AF5 = IOB_E15_1;
	pin AF6 = IOB_E15_0;
	pin AF7 = IOB_E11_3;
	pin AF8 = IOB_E11_2;
	pin AF9 = PWRDWN_B;
	pin AF10 = IOB_S65_2;
	pin AF11 = IOB_S64_2;
	pin AF12 = IOB_S62_2;
	pin AF13 = IOB_S55_2;
	pin AF14 = IOB_S50_2;
	pin AF15 = IOB_S48_2;
	pin AF16 = IOB_S43_3;
	pin AF17 = IOB_S36_3;
	pin AF18 = IOB_S33_0;
	pin AF19 = IOB_S26_0;
	pin AF20 = IOB_S21_1;
	pin AF21 = IOB_S19_1;
	pin AF22 = IOB_S14_1;
	pin AF23 = IOB_S7_1;
	pin AF24 = IOB_S5_1;
	pin AF25 = IOB_S4_1;
	pin AF26 = M0;
	pin AF27 = IOB_W11_2;
	pin AF28 = IOB_W11_3;
	pin AF29 = IOB_W15_0;
	pin AF30 = IOB_W15_1;
	pin AF31 = IOB_W21_0;
	pin AF32 = IOB_W21_1;
	pin AF33 = IOB_W24_2;
	pin AF34 = GND;
	pin AG1 = IOB_E22_3;
	pin AG2 = IOB_E22_2;
	pin AG3 = IOB_E14_3;
	pin AG4 = IOB_E14_2;
	pin AG5 = IOB_E10_3;
	pin AG6 = IOB_E10_2;
	pin AG7 = IOB_E3_3;
	pin AG8 = GND;
	pin AG9 = IOB_S68_1;
	pin AG10 = IOB_S64_1;
	pin AG11 = IOB_S57_3;
	pin AG12 = GND;
	pin AG13 = IOB_S55_1;
	pin AG14 = IOB_S48_1;
	pin AG15 = GND;
	pin AG16 = IOB_S43_2;
	pin AG17 = IOB_S36_2;
	pin AG18 = IOB_S33_1;
	pin AG19 = IOB_S26_1;
	pin AG20 = GND;
	pin AG21 = IOB_S21_2;
	pin AG22 = IOB_S14_2;
	pin AG23 = GND;
	pin AG24 = IOB_S12_0;
	pin AG25 = IOB_S5_2;
	pin AG26 = IOB_S1_2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_3;
	pin AG29 = IOB_W10_2;
	pin AG30 = IOB_W10_3;
	pin AG31 = IOB_W14_2;
	pin AG32 = IOB_W14_3;
	pin AG33 = IOB_W22_2;
	pin AG34 = IOB_W22_3;
	pin AH1 = IOB_E16_3;
	pin AH2 = IOB_E16_2;
	pin AH3 = IOB_E13_1;
	pin AH4 = IOB_E13_0;
	pin AH5 = IOB_E3_1;
	pin AH6 = IOB_E3_0;
	pin AH7 = GND;
	pin AH8 = IOB_E3_2;
	pin AH9 = IOB_S68_0;
	pin AH10 = IOB_S64_0;
	pin AH11 = IOB_S57_2;
	pin AH12 = IOB_S57_1;
	pin AH13 = IOB_S55_0;
	pin AH14 = IOB_S48_0;
	pin AH15 = IOB_S43_1;
	pin AH16 = IOB_S41_1;
	pin AH17 = IOB_S35_3;
	pin AH18 = IOB_S34_0;
	pin AH19 = IOB_S28_2;
	pin AH20 = IOB_S26_2;
	pin AH21 = IOB_S21_3;
	pin AH22 = IOB_S14_3;
	pin AH23 = IOB_S12_2;
	pin AH24 = IOB_S12_1;
	pin AH25 = IOB_S5_3;
	pin AH26 = IOB_S1_3;
	pin AH27 = IOB_W3_2;
	pin AH28 = GND;
	pin AH29 = IOB_W3_0;
	pin AH30 = IOB_W3_1;
	pin AH31 = IOB_W13_0;
	pin AH32 = IOB_W13_1;
	pin AH33 = IOB_W16_2;
	pin AH34 = IOB_W16_3;
	pin AJ1 = IOB_E12_3;
	pin AJ2 = IOB_E12_2;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_E1_1;
	pin AJ5 = IOB_E1_0;
	pin AJ6 = GND;
	pin AJ7 = IOB_E1_3;
	pin AJ8 = IOB_E1_2;
	pin AJ9 = IOB_S62_1;
	pin AJ10 = VCCO4;
	pin AJ11 = IOB_S54_1;
	pin AJ12 = IOB_S57_0;
	pin AJ13 = IOB_S50_1;
	pin AJ14 = IOB_S46_0;
	pin AJ15 = IOB_S43_0;
	pin AJ16 = IOB_S41_0;
	pin AJ17 = IOB_S35_2;
	pin AJ18 = IOB_S34_1;
	pin AJ19 = IOB_S28_3;
	pin AJ20 = IOB_S26_3;
	pin AJ21 = IOB_S23_3;
	pin AJ22 = IOB_S19_2;
	pin AJ23 = IOB_S12_3;
	pin AJ24 = IOB_S15_2;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S7_2;
	pin AJ27 = IOB_W1_2;
	pin AJ28 = IOB_W1_3;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_0;
	pin AJ31 = IOB_W1_1;
	pin AJ32 = VCCO6;
	pin AJ33 = IOB_W12_2;
	pin AJ34 = IOB_W12_3;
	pin AK1 = IOB_E11_1;
	pin AK2 = IOB_E11_0;
	pin AK3 = IOB_E2_3;
	pin AK4 = IOB_E2_2;
	pin AK5 = GND;
	pin AK6 = IOB_S67_1;
	pin AK7 = IOB_S67_0;
	pin AK8 = IOB_S63_1;
	pin AK9 = IOB_S62_0;
	pin AK10 = IOB_S56_1;
	pin AK11 = IOB_S54_0;
	pin AK12 = GND;
	pin AK13 = IOB_S50_0;
	pin AK14 = IOB_S44_2;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S40_1;
	pin AK17 = IOB_S35_1;
	pin AK18 = IOB_S34_2;
	pin AK19 = IOB_S29_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S25_1;
	pin AK22 = IOB_S19_3;
	pin AK23 = GND;
	pin AK24 = IOB_S15_3;
	pin AK25 = IOB_S13_2;
	pin AK26 = IOB_S7_3;
	pin AK27 = IOB_S6_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = IOB_S2_2;
	pin AK30 = GND;
	pin AK31 = IOB_W2_2;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W11_0;
	pin AK34 = IOB_W11_1;
	pin AL1 = IOB_E4_3;
	pin AL2 = IOB_E4_2;
	pin AL3 = VCCAUX;
	pin AL4 = GND;
	pin AL5 = IOB_S68_3;
	pin AL6 = IOB_S68_2;
	pin AL7 = IOB_S65_1;
	pin AL8 = IOB_S63_0;
	pin AL9 = IOB_S61_1;
	pin AL10 = IOB_S56_0;
	pin AL11 = IOB_S49_1;
	pin AL12 = IOB_S47_0;
	pin AL13 = IOB_S47_1;
	pin AL14 = IOB_S42_1;
	pin AL15 = IOB_S42_0;
	pin AL16 = IOB_S40_0;
	pin AL17 = IOB_S35_0;
	pin AL18 = IOB_S34_3;
	pin AL19 = IOB_S29_3;
	pin AL20 = IOB_S27_3;
	pin AL21 = IOB_S27_2;
	pin AL22 = IOB_S22_2;
	pin AL23 = IOB_S22_3;
	pin AL24 = IOB_S20_2;
	pin AL25 = IOB_S13_3;
	pin AL26 = IOB_S8_2;
	pin AL27 = IOB_S6_3;
	pin AL28 = IOB_S4_2;
	pin AL29 = IOB_S1_1;
	pin AL30 = IOB_S1_0;
	pin AL31 = GND;
	pin AL32 = VCCAUX;
	pin AL33 = IOB_W4_2;
	pin AL34 = IOB_W4_3;
	pin AM1 = GND;
	pin AM2 = GND;
	pin AM3 = VCCAUX;
	pin AM4 = VCCAUX;
	pin AM5 = GT14_GNDA;
	pin AM6 = VCCO4;
	pin AM7 = IOB_S65_0;
	pin AM8 = GT16_GNDA;
	pin AM9 = IOB_S61_0;
	pin AM10 = GND;
	pin AM11 = IOB_S49_0;
	pin AM12 = NC;
	pin AM13 = IOB_S44_0;
	pin AM14 = IOB_S44_1;
	pin AM15 = GT18_GNDA;
	pin AM16 = GND;
	pin AM17 = VCCAUX;
	pin AM18 = VCCAUX;
	pin AM19 = GND;
	pin AM20 = GT19_GNDA;
	pin AM21 = IOB_S25_2;
	pin AM22 = IOB_S25_3;
	pin AM23 = NC;
	pin AM24 = IOB_S20_3;
	pin AM25 = GND;
	pin AM26 = IOB_S8_3;
	pin AM27 = GT21_GNDA;
	pin AM28 = IOB_S4_3;
	pin AM29 = VCCO5;
	pin AM30 = GT23_GNDA;
	pin AM31 = VCCAUX;
	pin AM32 = VCCAUX;
	pin AM33 = GND;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GT14_AVCCAUXRX;
	pin AN3 = GT14_VTRX;
	pin AN4 = GT14_AVCCAUXTX;
	pin AN5 = GT14_VTTX;
	pin AN6 = GT16_AVCCAUXRX;
	pin AN7 = GT16_VTRX;
	pin AN8 = GT16_AVCCAUXTX;
	pin AN9 = GT16_VTTX;
	pin AN10 = NC;
	pin AN11 = NC;
	pin AN12 = NC;
	pin AN13 = NC;
	pin AN14 = GT18_AVCCAUXRX;
	pin AN15 = GT18_VTRX;
	pin AN16 = GT18_AVCCAUXTX;
	pin AN17 = GT18_VTTX;
	pin AN18 = GT19_AVCCAUXRX;
	pin AN19 = GT19_VTRX;
	pin AN20 = GT19_AVCCAUXTX;
	pin AN21 = GT19_VTTX;
	pin AN22 = NC;
	pin AN23 = NC;
	pin AN24 = NC;
	pin AN25 = NC;
	pin AN26 = GT21_AVCCAUXRX;
	pin AN27 = GT21_VTRX;
	pin AN28 = GT21_AVCCAUXTX;
	pin AN29 = GT21_VTTX;
	pin AN30 = GT23_AVCCAUXRX;
	pin AN31 = GT23_VTRX;
	pin AN32 = GT23_AVCCAUXTX;
	pin AN33 = GT23_VTTX;
	pin AN34 = GND;
	pin AP2 = GT14_RXN;
	pin AP3 = GT14_RXP;
	pin AP4 = GT14_TXP;
	pin AP5 = GT14_TXN;
	pin AP6 = GT16_RXN;
	pin AP7 = GT16_RXP;
	pin AP8 = GT16_TXP;
	pin AP9 = GT16_TXN;
	pin AP10 = NC;
	pin AP11 = NC;
	pin AP12 = NC;
	pin AP13 = NC;
	pin AP14 = GT18_RXN;
	pin AP15 = GT18_RXP;
	pin AP16 = GT18_TXP;
	pin AP17 = GT18_TXN;
	pin AP18 = GT19_RXN;
	pin AP19 = GT19_RXP;
	pin AP20 = GT19_TXP;
	pin AP21 = GT19_TXN;
	pin AP22 = NC;
	pin AP23 = NC;
	pin AP24 = NC;
	pin AP25 = NC;
	pin AP26 = GT21_RXN;
	pin AP27 = GT21_RXP;
	pin AP28 = GT21_TXP;
	pin AP29 = GT21_TXN;
	pin AP30 = GT23_RXN;
	pin AP31 = GT23_RXP;
	pin AP32 = GT23_TXP;
	pin AP33 = GT23_TXN;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S29_3;
	vref IOB_S40_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S64_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N29_0;
	vref IOB_N40_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N67_3;
}

// xc2vp40-fg676 xq2vp40-fg676
bond BOND51 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A1 = GND;
	pin A2 = VCCAUX;
	pin A3 = DXP;
	pin A4 = GT4_TXN;
	pin A5 = GT4_TXP;
	pin A6 = GT4_RXP;
	pin A7 = GT4_RXN;
	pin A8 = IOB_N14_2;
	pin A9 = GT6_TXN;
	pin A10 = GT6_TXP;
	pin A11 = GT6_RXP;
	pin A12 = GT6_RXN;
	pin A13 = VCCAUX;
	pin A14 = VCCAUX;
	pin A15 = GT7_TXN;
	pin A16 = GT7_TXP;
	pin A17 = GT7_RXP;
	pin A18 = GT7_RXN;
	pin A19 = IOB_N55_1;
	pin A20 = GT9_TXN;
	pin A21 = GT9_TXP;
	pin A22 = GT9_RXP;
	pin A23 = GT9_RXN;
	pin A24 = VCCBATT;
	pin A25 = VCCAUX;
	pin A26 = GND;
	pin B1 = PROG_B;
	pin B2 = GND;
	pin B3 = HSWAP_EN;
	pin B4 = GT4_VTTX;
	pin B5 = GT4_AVCCAUXTX;
	pin B6 = GT4_VTRX;
	pin B7 = GT4_AVCCAUXRX;
	pin B8 = IOB_N14_3;
	pin B9 = GT6_VTTX;
	pin B10 = GT6_AVCCAUXTX;
	pin B11 = GT6_VTRX;
	pin B12 = GT6_AVCCAUXRX;
	pin B13 = IOB_N34_0;
	pin B14 = IOB_N35_3;
	pin B15 = GT7_VTTX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTRX;
	pin B18 = GT7_AVCCAUXRX;
	pin B19 = IOB_N55_0;
	pin B20 = GT9_VTTX;
	pin B21 = GT9_AVCCAUXTX;
	pin B22 = GT9_VTRX;
	pin B23 = GT9_AVCCAUXRX;
	pin B24 = TMS;
	pin B25 = GND;
	pin B26 = TCK;
	pin C1 = IOB_W88_2;
	pin C2 = IOB_W88_3;
	pin C3 = GND;
	pin C4 = DXN;
	pin C5 = VCCO0;
	pin C6 = GT4_GNDA;
	pin C7 = IOB_N4_0;
	pin C8 = VCCO0;
	pin C9 = IOB_N20_0;
	pin C10 = IOB_N23_1;
	pin C11 = GT6_GNDA;
	pin C12 = IOB_N28_2;
	pin C13 = IOB_N34_1;
	pin C14 = IOB_N35_2;
	pin C15 = IOB_N41_1;
	pin C16 = GT7_GNDA;
	pin C17 = IOB_N46_2;
	pin C18 = IOB_N49_3;
	pin C19 = VCCO1;
	pin C20 = IOB_N65_3;
	pin C21 = GT9_GNDA;
	pin C22 = VCCO1;
	pin C23 = NC;
	pin C24 = GND;
	pin C25 = IOB_E88_3;
	pin C26 = IOB_E88_2;
	pin D1 = IOB_W88_0;
	pin D2 = IOB_W88_1;
	pin D3 = TDI;
	pin D4 = GND;
	pin D5 = IOB_N1_2;
	pin D6 = IOB_N1_0;
	pin D7 = IOB_N4_1;
	pin D8 = GND;
	pin D9 = IOB_N20_1;
	pin D10 = IOB_N23_2;
	pin D11 = VCCO0;
	pin D12 = IOB_N28_3;
	pin D13 = IOB_N34_2;
	pin D14 = IOB_N35_1;
	pin D15 = IOB_N41_0;
	pin D16 = VCCO1;
	pin D17 = IOB_N46_1;
	pin D18 = IOB_N49_2;
	pin D19 = GND;
	pin D20 = IOB_N65_2;
	pin D21 = IOB_N68_3;
	pin D22 = IOB_N68_1;
	pin D23 = GND;
	pin D24 = TDO;
	pin D25 = IOB_E88_1;
	pin D26 = IOB_E88_0;
	pin E1 = IOB_W86_2;
	pin E2 = IOB_W86_3;
	pin E3 = VCCO7;
	pin E4 = IOB_W87_1;
	pin E5 = IOB_N1_3;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N6_0;
	pin E9 = IOB_N19_2;
	pin E10 = IOB_N22_1;
	pin E11 = IOB_N22_0;
	pin E12 = IOB_N27_1;
	pin E13 = IOB_N34_3;
	pin E14 = IOB_N35_0;
	pin E15 = IOB_N42_2;
	pin E16 = IOB_N47_3;
	pin E17 = IOB_N47_2;
	pin E18 = IOB_N50_1;
	pin E19 = IOB_N63_3;
	pin E20 = IOB_N65_1;
	pin E21 = IOB_N68_2;
	pin E22 = IOB_N68_0;
	pin E23 = IOB_E87_1;
	pin E24 = VCCO2;
	pin E25 = IOB_E86_3;
	pin E26 = IOB_E86_2;
	pin F1 = IOB_W68_2;
	pin F2 = IOB_W68_3;
	pin F3 = IOB_W73_0;
	pin F4 = IOB_W73_1;
	pin F5 = IOB_W87_0;
	pin F6 = IOB_W85_1;
	pin F7 = IOB_N2_0;
	pin F8 = IOB_N6_1;
	pin F9 = IOB_N19_3;
	pin F10 = GND;
	pin F11 = IOB_N25_2;
	pin F12 = IOB_N26_2;
	pin F13 = IOB_N27_0;
	pin F14 = IOB_N42_3;
	pin F15 = IOB_N43_1;
	pin F16 = IOB_N44_1;
	pin F17 = GND;
	pin F18 = IOB_N50_0;
	pin F19 = IOB_N63_2;
	pin F20 = IOB_N67_3;
	pin F21 = IOB_E85_1;
	pin F22 = IOB_E87_0;
	pin F23 = IOB_E73_1;
	pin F24 = IOB_E73_0;
	pin F25 = IOB_E68_3;
	pin F26 = IOB_E68_2;
	pin G1 = IOB_W65_0;
	pin G2 = IOB_W65_1;
	pin G3 = IOB_W66_2;
	pin G4 = IOB_W66_3;
	pin G5 = IOB_W68_1;
	pin G6 = IOB_W85_0;
	pin G7 = IOB_N2_1;
	pin G8 = IOB_N5_2;
	pin G9 = IOB_N15_0;
	pin G10 = VCCINT;
	pin G11 = IOB_N23_0;
	pin G12 = IOB_N26_3;
	pin G13 = VCCINT;
	pin G14 = VCCINT;
	pin G15 = IOB_N43_0;
	pin G16 = IOB_N46_3;
	pin G17 = VCCINT;
	pin G18 = IOB_N54_3;
	pin G19 = IOB_N64_1;
	pin G20 = IOB_N67_2;
	pin G21 = IOB_E85_0;
	pin G22 = IOB_E68_1;
	pin G23 = IOB_E66_3;
	pin G24 = IOB_E66_2;
	pin G25 = IOB_E65_1;
	pin G26 = IOB_E65_0;
	pin H1 = IOB_W64_0;
	pin H2 = IOB_W64_1;
	pin H3 = VCCO7;
	pin H4 = GND;
	pin H5 = IOB_W68_0;
	pin H6 = IOB_W64_2;
	pin H7 = IOB_W64_3;
	pin H8 = IOB_N5_3;
	pin H9 = IOB_N15_1;
	pin H10 = IOB_N21_3;
	pin H11 = IOB_N21_2;
	pin H12 = IOB_N25_0;
	pin H13 = IOB_N29_0;
	pin H14 = IOB_N40_3;
	pin H15 = IOB_N44_3;
	pin H16 = IOB_N48_1;
	pin H17 = IOB_N48_0;
	pin H18 = IOB_N54_2;
	pin H19 = IOB_N64_0;
	pin H20 = IOB_E64_3;
	pin H21 = IOB_E64_2;
	pin H22 = IOB_E68_0;
	pin H23 = GND;
	pin H24 = VCCO2;
	pin H25 = IOB_E64_1;
	pin H26 = IOB_E64_0;
	pin J1 = IOB_W60_0;
	pin J2 = IOB_W60_1;
	pin J3 = IOB_W60_2;
	pin J4 = IOB_W60_3;
	pin J5 = IOB_W61_0;
	pin J6 = IOB_W61_1;
	pin J7 = IOB_W62_2;
	pin J8 = IOB_W62_3;
	pin J9 = VCCINT;
	pin J10 = VCCO0;
	pin J11 = VCCO0;
	pin J12 = IOB_N25_1;
	pin J13 = IOB_N29_1;
	pin J14 = IOB_N40_2;
	pin J15 = IOB_N44_2;
	pin J16 = VCCO1;
	pin J17 = VCCO1;
	pin J18 = VCCINT;
	pin J19 = IOB_E62_3;
	pin J20 = IOB_E62_2;
	pin J21 = IOB_E61_1;
	pin J22 = IOB_E61_0;
	pin J23 = IOB_E60_3;
	pin J24 = IOB_E60_2;
	pin J25 = IOB_E60_1;
	pin J26 = IOB_E60_0;
	pin K1 = IOB_W56_0;
	pin K2 = IOB_W56_1;
	pin K3 = IOB_W56_3;
	pin K4 = IOB_W57_0;
	pin K5 = IOB_W57_1;
	pin K6 = GND;
	pin K7 = VCCINT;
	pin K8 = IOB_W58_3;
	pin K9 = VCCO7;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCO0;
	pin K13 = VCCO0;
	pin K14 = VCCO1;
	pin K15 = VCCO1;
	pin K16 = VCCINT;
	pin K17 = VCCINT;
	pin K18 = VCCO2;
	pin K19 = IOB_E58_3;
	pin K20 = VCCINT;
	pin K21 = GND;
	pin K22 = IOB_E57_1;
	pin K23 = IOB_E57_0;
	pin K24 = IOB_E56_3;
	pin K25 = IOB_E56_1;
	pin K26 = IOB_E56_0;
	pin L1 = IOB_W52_2;
	pin L2 = IOB_W52_3;
	pin L3 = IOB_W56_2;
	pin L4 = VCCO7;
	pin L5 = IOB_W53_0;
	pin L6 = IOB_W53_1;
	pin L7 = IOB_W54_3;
	pin L8 = IOB_W58_2;
	pin L9 = VCCO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = VCCO2;
	pin L19 = IOB_E58_2;
	pin L20 = IOB_E54_3;
	pin L21 = IOB_E53_1;
	pin L22 = IOB_E53_0;
	pin L23 = VCCO2;
	pin L24 = IOB_E56_2;
	pin L25 = IOB_E52_3;
	pin L26 = IOB_E52_2;
	pin M1 = IOB_W48_2;
	pin M2 = IOB_W48_3;
	pin M3 = GND;
	pin M4 = IOB_W49_0;
	pin M5 = IOB_W49_1;
	pin M6 = IOB_W50_3;
	pin M7 = IOB_W54_2;
	pin M8 = IOB_W52_0;
	pin M9 = IOB_W52_1;
	pin M10 = VCCO7;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = VCCO2;
	pin M18 = IOB_E52_1;
	pin M19 = IOB_E52_0;
	pin M20 = IOB_E54_2;
	pin M21 = IOB_E50_3;
	pin M22 = IOB_E49_1;
	pin M23 = IOB_E49_0;
	pin M24 = GND;
	pin M25 = IOB_E48_3;
	pin M26 = IOB_E48_2;
	pin N1 = VCCAUX;
	pin N2 = IOB_W45_0;
	pin N3 = IOB_W45_1;
	pin N4 = IOB_W46_2;
	pin N5 = IOB_W46_3;
	pin N6 = IOB_W50_2;
	pin N7 = VCCINT;
	pin N8 = IOB_W48_0;
	pin N9 = IOB_W48_1;
	pin N10 = VCCO7;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = VCCO2;
	pin N18 = IOB_E48_1;
	pin N19 = IOB_E48_0;
	pin N20 = VCCINT;
	pin N21 = IOB_E50_2;
	pin N22 = IOB_E46_3;
	pin N23 = IOB_E46_2;
	pin N24 = IOB_E45_1;
	pin N25 = IOB_E45_0;
	pin N26 = VCCAUX;
	pin P1 = VCCAUX;
	pin P2 = IOB_W44_3;
	pin P3 = IOB_W44_2;
	pin P4 = IOB_W43_3;
	pin P5 = IOB_W43_2;
	pin P6 = IOB_W39_3;
	pin P7 = VCCINT;
	pin P8 = IOB_W42_3;
	pin P9 = IOB_W42_2;
	pin P10 = VCCO6;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = VCCO3;
	pin P18 = IOB_E42_2;
	pin P19 = IOB_E42_3;
	pin P20 = VCCINT;
	pin P21 = IOB_E39_3;
	pin P22 = IOB_E43_2;
	pin P23 = IOB_E43_3;
	pin P24 = IOB_E44_2;
	pin P25 = IOB_E44_3;
	pin P26 = VCCAUX;
	pin R1 = IOB_W41_1;
	pin R2 = IOB_W41_0;
	pin R3 = GND;
	pin R4 = IOB_W40_3;
	pin R5 = IOB_W40_2;
	pin R6 = IOB_W39_2;
	pin R7 = IOB_W35_3;
	pin R8 = IOB_W38_3;
	pin R9 = IOB_W38_2;
	pin R10 = VCCO6;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = VCCO3;
	pin R18 = IOB_E38_2;
	pin R19 = IOB_E38_3;
	pin R20 = IOB_E35_3;
	pin R21 = IOB_E39_2;
	pin R22 = IOB_E40_2;
	pin R23 = IOB_E40_3;
	pin R24 = GND;
	pin R25 = IOB_E41_0;
	pin R26 = IOB_E41_1;
	pin T1 = IOB_W37_1;
	pin T2 = IOB_W37_0;
	pin T3 = IOB_W33_1;
	pin T4 = VCCO6;
	pin T5 = IOB_W36_3;
	pin T6 = IOB_W36_2;
	pin T7 = IOB_W35_2;
	pin T8 = IOB_W31_3;
	pin T9 = VCCO6;
	pin T10 = VCCINT;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = VCCINT;
	pin T18 = VCCO3;
	pin T19 = IOB_E31_3;
	pin T20 = IOB_E35_2;
	pin T21 = IOB_E36_2;
	pin T22 = IOB_E36_3;
	pin T23 = VCCO3;
	pin T24 = IOB_E33_1;
	pin T25 = IOB_E37_0;
	pin T26 = IOB_E37_1;
	pin U1 = IOB_W34_3;
	pin U2 = IOB_W34_2;
	pin U3 = IOB_W33_0;
	pin U4 = IOB_W32_3;
	pin U5 = IOB_W32_2;
	pin U6 = GND;
	pin U7 = VCCINT;
	pin U8 = IOB_W31_2;
	pin U9 = VCCO6;
	pin U10 = VCCINT;
	pin U11 = VCCINT;
	pin U12 = VCCO5;
	pin U13 = VCCO5;
	pin U14 = VCCO4;
	pin U15 = VCCO4;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = VCCO3;
	pin U19 = IOB_E31_2;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = IOB_E32_2;
	pin U23 = IOB_E32_3;
	pin U24 = IOB_E33_0;
	pin U25 = IOB_E34_2;
	pin U26 = IOB_E34_3;
	pin V1 = IOB_W30_3;
	pin V2 = IOB_W30_2;
	pin V3 = IOB_W29_1;
	pin V4 = IOB_W29_0;
	pin V5 = IOB_W28_3;
	pin V6 = IOB_W28_2;
	pin V7 = IOB_W27_3;
	pin V8 = IOB_W27_2;
	pin V9 = VCCINT;
	pin V10 = VCCO5;
	pin V11 = VCCO5;
	pin V12 = IOB_S25_2;
	pin V13 = IOB_S29_2;
	pin V14 = IOB_S40_1;
	pin V15 = IOB_S44_1;
	pin V16 = VCCO4;
	pin V17 = VCCO4;
	pin V18 = VCCINT;
	pin V19 = IOB_E27_2;
	pin V20 = IOB_E27_3;
	pin V21 = IOB_E28_2;
	pin V22 = IOB_E28_3;
	pin V23 = IOB_E29_0;
	pin V24 = IOB_E29_1;
	pin V25 = IOB_E30_2;
	pin V26 = IOB_E30_3;
	pin W1 = IOB_W26_3;
	pin W2 = IOB_W26_2;
	pin W3 = VCCO6;
	pin W4 = GND;
	pin W5 = IOB_W22_3;
	pin W6 = IOB_W25_1;
	pin W7 = IOB_W25_0;
	pin W8 = IOB_S5_0;
	pin W9 = IOB_S15_2;
	pin W10 = IOB_S21_0;
	pin W11 = IOB_S21_1;
	pin W12 = IOB_S25_3;
	pin W13 = IOB_S29_3;
	pin W14 = IOB_S40_0;
	pin W15 = IOB_S44_0;
	pin W16 = IOB_S48_2;
	pin W17 = IOB_S48_3;
	pin W18 = IOB_S54_1;
	pin W19 = IOB_S64_3;
	pin W20 = IOB_E25_0;
	pin W21 = IOB_E25_1;
	pin W22 = IOB_E22_3;
	pin W23 = GND;
	pin W24 = VCCO3;
	pin W25 = IOB_E26_2;
	pin W26 = IOB_E26_3;
	pin Y1 = IOB_W24_3;
	pin Y2 = IOB_W24_2;
	pin Y3 = IOB_W23_3;
	pin Y4 = IOB_W23_2;
	pin Y5 = IOB_W22_2;
	pin Y6 = IOB_W15_3;
	pin Y7 = IOB_S2_2;
	pin Y8 = IOB_S5_1;
	pin Y9 = IOB_S15_3;
	pin Y10 = VCCINT;
	pin Y11 = IOB_S23_3;
	pin Y12 = IOB_S26_0;
	pin Y13 = VCCINT;
	pin Y14 = VCCINT;
	pin Y15 = IOB_S43_3;
	pin Y16 = IOB_S46_0;
	pin Y17 = VCCINT;
	pin Y18 = IOB_S54_0;
	pin Y19 = IOB_S64_2;
	pin Y20 = IOB_S67_1;
	pin Y21 = IOB_E15_3;
	pin Y22 = IOB_E22_2;
	pin Y23 = IOB_E23_2;
	pin Y24 = IOB_E23_3;
	pin Y25 = IOB_E24_2;
	pin Y26 = IOB_E24_3;
	pin AA1 = IOB_W21_1;
	pin AA2 = IOB_W21_0;
	pin AA3 = IOB_W16_3;
	pin AA4 = IOB_W16_2;
	pin AA5 = IOB_W3_3;
	pin AA6 = IOB_W15_2;
	pin AA7 = IOB_S2_3;
	pin AA8 = IOB_S6_2;
	pin AA9 = IOB_S19_0;
	pin AA10 = GND;
	pin AA11 = IOB_S25_1;
	pin AA12 = IOB_S26_1;
	pin AA13 = IOB_S27_3;
	pin AA14 = IOB_S42_0;
	pin AA15 = IOB_S43_2;
	pin AA16 = IOB_S44_2;
	pin AA17 = GND;
	pin AA18 = IOB_S50_3;
	pin AA19 = IOB_S63_1;
	pin AA20 = IOB_S67_0;
	pin AA21 = IOB_E15_2;
	pin AA22 = IOB_E3_3;
	pin AA23 = IOB_E16_2;
	pin AA24 = IOB_E16_3;
	pin AA25 = IOB_E21_0;
	pin AA26 = IOB_E21_1;
	pin AB1 = IOB_W4_3;
	pin AB2 = IOB_W4_2;
	pin AB3 = VCCO6;
	pin AB4 = IOB_W3_2;
	pin AB5 = IOB_S1_0;
	pin AB6 = IOB_S1_2;
	pin AB7 = IOB_S4_1;
	pin AB8 = IOB_S6_3;
	pin AB9 = IOB_S19_1;
	pin AB10 = IOB_S22_2;
	pin AB11 = IOB_S22_3;
	pin AB12 = IOB_S27_2;
	pin AB13 = IOB_S34_0;
	pin AB14 = IOB_S35_3;
	pin AB15 = IOB_S42_1;
	pin AB16 = IOB_S47_0;
	pin AB17 = IOB_S47_1;
	pin AB18 = IOB_S50_2;
	pin AB19 = IOB_S63_0;
	pin AB20 = IOB_S65_2;
	pin AB21 = IOB_S68_1;
	pin AB22 = IOB_S68_3;
	pin AB23 = IOB_E3_2;
	pin AB24 = VCCO3;
	pin AB25 = IOB_E4_2;
	pin AB26 = IOB_E4_3;
	pin AC1 = IOB_W2_3;
	pin AC2 = IOB_W2_2;
	pin AC3 = IOB_W1_3;
	pin AC4 = GND;
	pin AC5 = IOB_S1_1;
	pin AC6 = IOB_S1_3;
	pin AC7 = IOB_S4_2;
	pin AC8 = GND;
	pin AC9 = IOB_S20_2;
	pin AC10 = IOB_S23_1;
	pin AC11 = VCCO5;
	pin AC12 = IOB_S28_0;
	pin AC13 = IOB_S34_1;
	pin AC14 = IOB_S35_2;
	pin AC15 = IOB_S41_3;
	pin AC16 = VCCO4;
	pin AC17 = IOB_S46_2;
	pin AC18 = IOB_S49_1;
	pin AC19 = GND;
	pin AC20 = IOB_S65_1;
	pin AC21 = IOB_S68_0;
	pin AC22 = IOB_S68_2;
	pin AC23 = GND;
	pin AC24 = IOB_E1_3;
	pin AC25 = IOB_E2_2;
	pin AC26 = IOB_E2_3;
	pin AD1 = IOB_W1_1;
	pin AD2 = IOB_W1_2;
	pin AD3 = GND;
	pin AD4 = M2;
	pin AD5 = VCCO5;
	pin AD6 = GT21_GNDA;
	pin AD7 = IOB_S4_3;
	pin AD8 = VCCO5;
	pin AD9 = IOB_S20_3;
	pin AD10 = IOB_S23_2;
	pin AD11 = GT19_GNDA;
	pin AD12 = IOB_S28_1;
	pin AD13 = IOB_S34_2;
	pin AD14 = IOB_S35_1;
	pin AD15 = IOB_S41_2;
	pin AD16 = GT18_GNDA;
	pin AD17 = IOB_S46_1;
	pin AD18 = IOB_S49_0;
	pin AD19 = VCCO4;
	pin AD20 = IOB_S65_0;
	pin AD21 = GT16_GNDA;
	pin AD22 = VCCO4;
	pin AD23 = DONE;
	pin AD24 = GND;
	pin AD25 = IOB_E1_2;
	pin AD26 = IOB_E1_1;
	pin AE1 = IOB_W1_0;
	pin AE2 = GND;
	pin AE3 = M1;
	pin AE4 = GT21_VTTX;
	pin AE5 = GT21_AVCCAUXTX;
	pin AE6 = GT21_VTRX;
	pin AE7 = GT21_AVCCAUXRX;
	pin AE8 = IOB_S14_0;
	pin AE9 = GT19_VTTX;
	pin AE10 = GT19_AVCCAUXTX;
	pin AE11 = GT19_VTRX;
	pin AE12 = GT19_AVCCAUXRX;
	pin AE13 = IOB_S34_3;
	pin AE14 = IOB_S35_0;
	pin AE15 = GT18_VTTX;
	pin AE16 = GT18_AVCCAUXTX;
	pin AE17 = GT18_VTRX;
	pin AE18 = GT18_AVCCAUXRX;
	pin AE19 = IOB_S55_3;
	pin AE20 = GT16_VTTX;
	pin AE21 = GT16_AVCCAUXTX;
	pin AE22 = GT16_VTRX;
	pin AE23 = GT16_AVCCAUXRX;
	pin AE24 = CCLK;
	pin AE25 = GND;
	pin AE26 = IOB_E1_0;
	pin AF1 = GND;
	pin AF2 = VCCAUX;
	pin AF3 = M0;
	pin AF4 = GT21_TXN;
	pin AF5 = GT21_TXP;
	pin AF6 = GT21_RXP;
	pin AF7 = GT21_RXN;
	pin AF8 = IOB_S14_1;
	pin AF9 = GT19_TXN;
	pin AF10 = GT19_TXP;
	pin AF11 = GT19_RXP;
	pin AF12 = GT19_RXN;
	pin AF13 = VCCAUX;
	pin AF14 = VCCAUX;
	pin AF15 = GT18_TXN;
	pin AF16 = GT18_TXP;
	pin AF17 = GT18_RXP;
	pin AF18 = GT18_RXN;
	pin AF19 = IOB_S55_2;
	pin AF20 = GT16_TXN;
	pin AF21 = GT16_TXP;
	pin AF22 = GT16_RXP;
	pin AF23 = GT16_RXN;
	pin AF24 = PWRDWN_B;
	pin AF25 = VCCAUX;
	pin AF26 = GND;
	vref IOB_W2_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S29_3;
	vref IOB_S40_0;
	vref IOB_S42_0;
	vref IOB_S49_0;
	vref IOB_S63_0;
	vref IOB_S64_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N29_0;
	vref IOB_N40_3;
	vref IOB_N42_3;
	vref IOB_N49_3;
	vref IOB_N63_3;
	vref IOB_N67_3;
}

// xc2vp50-ff1148
bond BOND52 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = IOB_E84_2;
	pin A4 = IOB_E85_0;
	pin A5 = GND;
	pin A6 = IOB_E86_2;
	pin A7 = IOB_E87_0;
	pin A8 = VCCAUX;
	pin A9 = GND;
	pin A10 = IOB_N79_2;
	pin A11 = IOB_N75_2;
	pin A12 = IOB_N69_0;
	pin A13 = GND;
	pin A14 = IOB_N60_1;
	pin A15 = IOB_N56_2;
	pin A16 = GND;
	pin A17 = VCCAUX;
	pin A18 = GND;
	pin A19 = GND;
	pin A20 = IOB_N27_1;
	pin A21 = IOB_N23_2;
	pin A22 = GND;
	pin A23 = IOB_N14_3;
	pin A24 = IOB_N8_1;
	pin A25 = IOB_N4_1;
	pin A26 = GND;
	pin A27 = VCCAUX;
	pin A28 = IOB_W87_0;
	pin A29 = IOB_W86_2;
	pin A30 = GND;
	pin A31 = IOB_W85_0;
	pin A32 = IOB_W84_2;
	pin A33 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = IOB_E84_3;
	pin B4 = IOB_E85_1;
	pin B5 = IOB_E82_2;
	pin B6 = IOB_E86_3;
	pin B7 = IOB_E87_1;
	pin B8 = IOB_E88_3;
	pin B9 = IOB_E88_2;
	pin B10 = IOB_N79_3;
	pin B11 = IOB_N75_3;
	pin B12 = IOB_N69_1;
	pin B13 = IOB_N64_0;
	pin B14 = IOB_N60_2;
	pin B15 = IOB_N56_3;
	pin B16 = IOB_N48_0;
	pin B17 = IOB_N42_2;
	pin B18 = IOB_N41_1;
	pin B19 = IOB_N35_3;
	pin B20 = IOB_N27_0;
	pin B21 = IOB_N23_1;
	pin B22 = IOB_N19_3;
	pin B23 = IOB_N14_2;
	pin B24 = IOB_N8_0;
	pin B25 = IOB_N4_0;
	pin B26 = IOB_W88_2;
	pin B27 = IOB_W88_3;
	pin B28 = IOB_W87_1;
	pin B29 = IOB_W86_3;
	pin B30 = IOB_W82_2;
	pin B31 = IOB_W85_1;
	pin B32 = IOB_W84_3;
	pin B33 = GND;
	pin B34 = VCCAUX;
	pin C1 = IOB_E81_1;
	pin C2 = IOB_E81_0;
	pin C3 = GND;
	pin C4 = VCCO2;
	pin C5 = IOB_E82_3;
	pin C6 = IOB_E83_1;
	pin C7 = IOB_E83_0;
	pin C8 = VCCO2;
	pin C9 = IOB_E88_1;
	pin C10 = IOB_N81_2;
	pin C11 = IOB_N76_0;
	pin C12 = IOB_N76_1;
	pin C13 = IOB_N64_1;
	pin C14 = IOB_N61_2;
	pin C15 = IOB_N57_0;
	pin C16 = IOB_N48_1;
	pin C17 = IOB_N42_3;
	pin C18 = IOB_N41_0;
	pin C19 = IOB_N35_2;
	pin C20 = IOB_N26_3;
	pin C21 = IOB_N22_1;
	pin C22 = IOB_N19_2;
	pin C23 = IOB_N7_2;
	pin C24 = IOB_N7_3;
	pin C25 = IOB_N2_1;
	pin C26 = IOB_W88_1;
	pin C27 = VCCO7;
	pin C28 = IOB_W83_0;
	pin C29 = IOB_W83_1;
	pin C30 = IOB_W82_3;
	pin C31 = VCCO7;
	pin C32 = GND;
	pin C33 = IOB_W81_0;
	pin C34 = IOB_W81_1;
	pin D1 = IOB_E76_3;
	pin D2 = IOB_E76_2;
	pin D3 = IOB_E77_0;
	pin D4 = IOB_E78_2;
	pin D5 = IOB_E79_1;
	pin D6 = IOB_E79_0;
	pin D7 = IOB_E80_2;
	pin D8 = IOB_E86_0;
	pin D9 = IOB_E88_0;
	pin D10 = IOB_N81_3;
	pin D11 = VCCO1;
	pin D12 = IOB_N70_2;
	pin D13 = IOB_N70_3;
	pin D14 = IOB_N61_3;
	pin D15 = VCCO1;
	pin D16 = IOB_N57_1;
	pin D17 = IOB_N43_0;
	pin D18 = IOB_N40_3;
	pin D19 = IOB_N26_2;
	pin D20 = VCCO0;
	pin D21 = IOB_N22_0;
	pin D22 = IOB_N13_0;
	pin D23 = IOB_N13_1;
	pin D24 = VCCO0;
	pin D25 = IOB_N2_0;
	pin D26 = IOB_W88_0;
	pin D27 = IOB_W86_0;
	pin D28 = IOB_W80_2;
	pin D29 = IOB_W79_0;
	pin D30 = IOB_W79_1;
	pin D31 = IOB_W78_2;
	pin D32 = IOB_W77_0;
	pin D33 = IOB_W76_2;
	pin D34 = IOB_W76_3;
	pin E1 = GND;
	pin E2 = VCCO2;
	pin E3 = IOB_E77_1;
	pin E4 = IOB_E78_3;
	pin E5 = GND;
	pin E6 = IOB_E75_0;
	pin E7 = IOB_E80_3;
	pin E8 = IOB_E86_1;
	pin E9 = GND;
	pin E10 = IOB_N82_0;
	pin E11 = IOB_N77_2;
	pin E12 = IOB_N71_0;
	pin E13 = GND;
	pin E14 = IOB_N62_0;
	pin E15 = IOB_N58_2;
	pin E16 = GND;
	pin E17 = IOB_N43_1;
	pin E18 = IOB_N40_2;
	pin E19 = GND;
	pin E20 = IOB_N25_1;
	pin E21 = IOB_N21_3;
	pin E22 = GND;
	pin E23 = IOB_N12_3;
	pin E24 = IOB_N6_1;
	pin E25 = IOB_N1_3;
	pin E26 = GND;
	pin E27 = IOB_W86_1;
	pin E28 = IOB_W80_3;
	pin E29 = IOB_W75_0;
	pin E30 = GND;
	pin E31 = IOB_W78_3;
	pin E32 = IOB_W77_1;
	pin E33 = VCCO7;
	pin E34 = GND;
	pin F1 = IOB_E71_1;
	pin F2 = IOB_E71_0;
	pin F3 = IOB_E72_3;
	pin F4 = IOB_E72_2;
	pin F5 = IOB_E73_0;
	pin F6 = IOB_E75_1;
	pin F7 = IOB_E74_3;
	pin F8 = IOB_E74_2;
	pin F9 = TDO;
	pin F10 = IOB_N82_1;
	pin F11 = IOB_N77_3;
	pin F12 = IOB_N71_1;
	pin F13 = IOB_N68_2;
	pin F14 = IOB_N62_1;
	pin F15 = IOB_N58_3;
	pin F16 = IOB_N49_2;
	pin F17 = IOB_N47_2;
	pin F18 = IOB_N36_1;
	pin F19 = IOB_N34_1;
	pin F20 = IOB_N25_0;
	pin F21 = IOB_N21_2;
	pin F22 = IOB_N15_1;
	pin F23 = IOB_N12_2;
	pin F24 = IOB_N6_0;
	pin F25 = IOB_N1_2;
	pin F26 = TDI;
	pin F27 = IOB_W74_2;
	pin F28 = IOB_W74_3;
	pin F29 = IOB_W75_1;
	pin F30 = IOB_W73_0;
	pin F31 = IOB_W72_2;
	pin F32 = IOB_W72_3;
	pin F33 = IOB_W71_0;
	pin F34 = IOB_W71_1;
	pin G1 = IOB_E68_3;
	pin G2 = IOB_E68_2;
	pin G3 = IOB_E69_1;
	pin G4 = VCCO2;
	pin G5 = IOB_E73_1;
	pin G6 = IOB_E70_3;
	pin G7 = IOB_E70_2;
	pin G8 = VCCO2;
	pin G9 = TCK;
	pin G10 = IOB_N79_1;
	pin G11 = IOB_N78_0;
	pin G12 = IOB_N78_1;
	pin G13 = IOB_N68_3;
	pin G14 = IOB_N63_2;
	pin G15 = IOB_N60_3;
	pin G16 = IOB_N49_3;
	pin G17 = IOB_N47_3;
	pin G18 = IOB_N36_0;
	pin G19 = IOB_N34_0;
	pin G20 = IOB_N23_0;
	pin G21 = IOB_N20_1;
	pin G22 = IOB_N15_0;
	pin G23 = IOB_N5_2;
	pin G24 = IOB_N5_3;
	pin G25 = IOB_N4_2;
	pin G26 = PROG_B;
	pin G27 = VCCO7;
	pin G28 = IOB_W70_2;
	pin G29 = IOB_W70_3;
	pin G30 = IOB_W73_1;
	pin G31 = VCCO7;
	pin G32 = IOB_W69_1;
	pin G33 = IOB_W68_2;
	pin G34 = IOB_W68_3;
	pin H1 = VCCAUX;
	pin H2 = IOB_E66_3;
	pin H3 = IOB_E66_2;
	pin H4 = IOB_E69_0;
	pin H5 = IOB_E67_1;
	pin H6 = IOB_E67_0;
	pin H7 = IOB_E84_1;
	pin H8 = IOB_E84_0;
	pin H9 = NC;
	pin H10 = TMS;
	pin H11 = VCCO1;
	pin H12 = IOB_N78_2;
	pin H13 = IOB_N78_3;
	pin H14 = IOB_N63_3;
	pin H15 = VCCO1;
	pin H16 = IOB_N58_1;
	pin H17 = IOB_N48_2;
	pin H18 = IOB_N35_1;
	pin H19 = IOB_N25_2;
	pin H20 = VCCO0;
	pin H21 = IOB_N20_0;
	pin H22 = IOB_N5_0;
	pin H23 = IOB_N5_1;
	pin H24 = VCCO0;
	pin H25 = HSWAP_EN;
	pin H26 = DXN;
	pin H27 = IOB_W84_0;
	pin H28 = IOB_W84_1;
	pin H29 = IOB_W67_0;
	pin H30 = IOB_W67_1;
	pin H31 = IOB_W69_0;
	pin H32 = IOB_W66_2;
	pin H33 = IOB_W66_3;
	pin H34 = VCCAUX;
	pin J1 = GND;
	pin J2 = IOB_E64_3;
	pin J3 = IOB_E64_2;
	pin J4 = IOB_E65_0;
	pin J5 = GND;
	pin J6 = IOB_E80_1;
	pin J7 = IOB_E80_0;
	pin J8 = IOB_E82_0;
	pin J9 = VCCO2;
	pin J10 = VCCBATT;
	pin J11 = IOB_N82_2;
	pin J12 = IOB_N76_2;
	pin J13 = GND;
	pin J14 = IOB_N69_2;
	pin J15 = IOB_N69_3;
	pin J16 = GND;
	pin J17 = IOB_N48_3;
	pin J18 = IOB_N35_0;
	pin J19 = GND;
	pin J20 = IOB_N14_0;
	pin J21 = IOB_N14_1;
	pin J22 = GND;
	pin J23 = IOB_N7_1;
	pin J24 = IOB_N1_1;
	pin J25 = DXP;
	pin J26 = VCCO7;
	pin J27 = IOB_W82_0;
	pin J28 = IOB_W80_0;
	pin J29 = IOB_W80_1;
	pin J30 = GND;
	pin J31 = IOB_W65_0;
	pin J32 = IOB_W64_2;
	pin J33 = IOB_W64_3;
	pin J34 = GND;
	pin K1 = IOB_E61_1;
	pin K2 = IOB_E61_0;
	pin K3 = IOB_E62_2;
	pin K4 = IOB_E65_1;
	pin K5 = IOB_E63_1;
	pin K6 = IOB_E63_0;
	pin K7 = IOB_E76_1;
	pin K8 = IOB_E82_1;
	pin K9 = IOB_E78_0;
	pin K10 = GND;
	pin K11 = IOB_N82_3;
	pin K12 = IOB_N76_3;
	pin K13 = IOB_N71_2;
	pin K14 = IOB_N64_2;
	pin K15 = IOB_N62_2;
	pin K16 = IOB_N57_2;
	pin K17 = IOB_N42_0;
	pin K18 = IOB_N41_3;
	pin K19 = IOB_N26_1;
	pin K20 = IOB_N21_1;
	pin K21 = IOB_N19_1;
	pin K22 = IOB_N12_1;
	pin K23 = IOB_N7_0;
	pin K24 = IOB_N1_0;
	pin K25 = GND;
	pin K26 = IOB_W78_0;
	pin K27 = IOB_W82_1;
	pin K28 = IOB_W76_1;
	pin K29 = IOB_W63_0;
	pin K30 = IOB_W63_1;
	pin K31 = IOB_W65_1;
	pin K32 = IOB_W62_2;
	pin K33 = IOB_W61_0;
	pin K34 = IOB_W61_1;
	pin L1 = IOB_E59_1;
	pin L2 = IOB_E59_0;
	pin L3 = IOB_E62_3;
	pin L4 = VCCO2;
	pin L5 = IOB_E60_3;
	pin L6 = IOB_E60_2;
	pin L7 = IOB_E76_0;
	pin L8 = VCCO2;
	pin L9 = IOB_E78_1;
	pin L10 = IOB_E74_0;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = IOB_N71_3;
	pin L14 = IOB_N64_3;
	pin L15 = IOB_N62_3;
	pin L16 = IOB_N57_3;
	pin L17 = IOB_N42_1;
	pin L18 = IOB_N41_2;
	pin L19 = IOB_N26_0;
	pin L20 = IOB_N21_0;
	pin L21 = IOB_N19_0;
	pin L22 = IOB_N12_0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W74_0;
	pin L26 = IOB_W78_1;
	pin L27 = VCCO7;
	pin L28 = IOB_W76_0;
	pin L29 = IOB_W60_2;
	pin L30 = IOB_W60_3;
	pin L31 = VCCO7;
	pin L32 = IOB_W62_3;
	pin L33 = IOB_W59_0;
	pin L34 = IOB_W59_1;
	pin M1 = IOB_E56_3;
	pin M2 = IOB_E56_2;
	pin M3 = IOB_E57_1;
	pin M4 = IOB_E57_0;
	pin M5 = IOB_E58_3;
	pin M6 = IOB_E58_2;
	pin M7 = IOB_E70_1;
	pin M8 = IOB_E72_1;
	pin M9 = IOB_E72_0;
	pin M10 = IOB_E74_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W74_1;
	pin M26 = IOB_W72_0;
	pin M27 = IOB_W72_1;
	pin M28 = IOB_W70_1;
	pin M29 = IOB_W58_2;
	pin M30 = IOB_W58_3;
	pin M31 = IOB_W57_0;
	pin M32 = IOB_W57_1;
	pin M33 = IOB_W56_2;
	pin M34 = IOB_W56_3;
	pin N1 = GND;
	pin N2 = IOB_E54_3;
	pin N3 = IOB_E54_2;
	pin N4 = IOB_E55_0;
	pin N5 = GND;
	pin N6 = IOB_E66_1;
	pin N7 = IOB_E66_0;
	pin N8 = IOB_E70_0;
	pin N9 = GND;
	pin N10 = IOB_E68_1;
	pin N11 = IOB_E68_0;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = IOB_W68_0;
	pin N25 = IOB_W68_1;
	pin N26 = GND;
	pin N27 = IOB_W70_0;
	pin N28 = IOB_W66_0;
	pin N29 = IOB_W66_1;
	pin N30 = GND;
	pin N31 = IOB_W55_0;
	pin N32 = IOB_W54_2;
	pin N33 = IOB_W54_3;
	pin N34 = GND;
	pin P1 = IOB_E51_1;
	pin P2 = IOB_E51_0;
	pin P3 = IOB_E52_2;
	pin P4 = IOB_E55_1;
	pin P5 = IOB_E53_1;
	pin P6 = IOB_E53_0;
	pin P7 = IOB_E60_1;
	pin P8 = IOB_E60_0;
	pin P9 = IOB_E62_0;
	pin P10 = IOB_E64_1;
	pin P11 = IOB_E64_0;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = IOB_W64_0;
	pin P25 = IOB_W64_1;
	pin P26 = IOB_W62_0;
	pin P27 = IOB_W60_0;
	pin P28 = IOB_W60_1;
	pin P29 = IOB_W53_0;
	pin P30 = IOB_W53_1;
	pin P31 = IOB_W55_1;
	pin P32 = IOB_W52_2;
	pin P33 = IOB_W51_0;
	pin P34 = IOB_W51_1;
	pin R1 = IOB_E49_1;
	pin R2 = IOB_E49_0;
	pin R3 = IOB_E52_3;
	pin R4 = VCCO2;
	pin R5 = IOB_E50_3;
	pin R6 = IOB_E50_2;
	pin R7 = IOB_E56_1;
	pin R8 = VCCO2;
	pin R9 = IOB_E62_1;
	pin R10 = IOB_E58_1;
	pin R11 = IOB_E58_0;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = IOB_W58_0;
	pin R25 = IOB_W58_1;
	pin R26 = IOB_W62_1;
	pin R27 = VCCO7;
	pin R28 = IOB_W56_1;
	pin R29 = IOB_W50_2;
	pin R30 = IOB_W50_3;
	pin R31 = VCCO7;
	pin R32 = IOB_W52_3;
	pin R33 = IOB_W49_0;
	pin R34 = IOB_W49_1;
	pin T1 = GND;
	pin T2 = IOB_E47_0;
	pin T3 = IOB_E48_3;
	pin T4 = IOB_E48_2;
	pin T5 = GND;
	pin T6 = IOB_E52_1;
	pin T7 = IOB_E52_0;
	pin T8 = IOB_E56_0;
	pin T9 = GND;
	pin T10 = IOB_E54_1;
	pin T11 = IOB_E54_0;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W54_0;
	pin T25 = IOB_W54_1;
	pin T26 = GND;
	pin T27 = IOB_W56_0;
	pin T28 = IOB_W52_0;
	pin T29 = IOB_W52_1;
	pin T30 = GND;
	pin T31 = IOB_W48_2;
	pin T32 = IOB_W48_3;
	pin T33 = IOB_W47_0;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E47_1;
	pin U3 = IOB_E45_0;
	pin U4 = IOB_E46_3;
	pin U5 = IOB_E46_2;
	pin U6 = IOB_E46_1;
	pin U7 = IOB_E46_0;
	pin U8 = IOB_E48_1;
	pin U9 = IOB_E48_0;
	pin U10 = IOB_E50_1;
	pin U11 = IOB_E50_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W50_0;
	pin U25 = IOB_W50_1;
	pin U26 = IOB_W48_0;
	pin U27 = IOB_W48_1;
	pin U28 = IOB_W46_0;
	pin U29 = IOB_W46_1;
	pin U30 = IOB_W46_2;
	pin U31 = IOB_W46_3;
	pin U32 = IOB_W45_0;
	pin U33 = IOB_W47_1;
	pin U34 = VCCAUX;
	pin V1 = GND;
	pin V2 = IOB_E42_3;
	pin V3 = IOB_E45_1;
	pin V4 = IOB_E43_1;
	pin V5 = IOB_E43_0;
	pin V6 = IOB_E44_3;
	pin V7 = IOB_E44_2;
	pin V8 = IOB_E41_3;
	pin V9 = IOB_E41_2;
	pin V10 = IOB_E43_3;
	pin V11 = IOB_E43_2;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W43_2;
	pin V25 = IOB_W43_3;
	pin V26 = IOB_W41_2;
	pin V27 = IOB_W41_3;
	pin V28 = IOB_W44_2;
	pin V29 = IOB_W44_3;
	pin V30 = IOB_W43_0;
	pin V31 = IOB_W43_1;
	pin V32 = IOB_W45_1;
	pin V33 = IOB_W42_3;
	pin V34 = GND;
	pin W1 = GND;
	pin W2 = IOB_E42_2;
	pin W3 = IOB_E40_3;
	pin W4 = IOB_E40_2;
	pin W5 = GND;
	pin W6 = IOB_E41_1;
	pin W7 = IOB_E41_0;
	pin W8 = IOB_E37_3;
	pin W9 = GND;
	pin W10 = IOB_E39_3;
	pin W11 = IOB_E39_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W39_2;
	pin W25 = IOB_W39_3;
	pin W26 = GND;
	pin W27 = IOB_W37_3;
	pin W28 = IOB_W41_0;
	pin W29 = IOB_W41_1;
	pin W30 = GND;
	pin W31 = IOB_W40_2;
	pin W32 = IOB_W40_3;
	pin W33 = IOB_W42_2;
	pin W34 = GND;
	pin Y1 = IOB_E37_1;
	pin Y2 = IOB_E37_0;
	pin Y3 = IOB_E38_3;
	pin Y4 = VCCO3;
	pin Y5 = IOB_E39_1;
	pin Y6 = IOB_E39_0;
	pin Y7 = IOB_E37_2;
	pin Y8 = VCCO3;
	pin Y9 = IOB_E33_3;
	pin Y10 = IOB_E35_3;
	pin Y11 = IOB_E35_2;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = IOB_W35_2;
	pin Y25 = IOB_W35_3;
	pin Y26 = IOB_W33_3;
	pin Y27 = VCCO6;
	pin Y28 = IOB_W37_2;
	pin Y29 = IOB_W39_0;
	pin Y30 = IOB_W39_1;
	pin Y31 = VCCO6;
	pin Y32 = IOB_W38_3;
	pin Y33 = IOB_W37_0;
	pin Y34 = IOB_W37_1;
	pin AA1 = IOB_E34_3;
	pin AA2 = IOB_E34_2;
	pin AA3 = IOB_E38_2;
	pin AA4 = IOB_E35_1;
	pin AA5 = IOB_E36_3;
	pin AA6 = IOB_E36_2;
	pin AA7 = IOB_E29_3;
	pin AA8 = IOB_E29_2;
	pin AA9 = IOB_E33_2;
	pin AA10 = IOB_E31_3;
	pin AA11 = IOB_E31_2;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = IOB_W31_2;
	pin AA25 = IOB_W31_3;
	pin AA26 = IOB_W33_2;
	pin AA27 = IOB_W29_2;
	pin AA28 = IOB_W29_3;
	pin AA29 = IOB_W36_2;
	pin AA30 = IOB_W36_3;
	pin AA31 = IOB_W35_1;
	pin AA32 = IOB_W38_2;
	pin AA33 = IOB_W34_2;
	pin AA34 = IOB_W34_3;
	pin AB1 = GND;
	pin AB2 = IOB_E32_3;
	pin AB3 = IOB_E32_2;
	pin AB4 = IOB_E35_0;
	pin AB5 = GND;
	pin AB6 = IOB_E33_1;
	pin AB7 = IOB_E33_0;
	pin AB8 = IOB_E25_3;
	pin AB9 = GND;
	pin AB10 = IOB_E27_3;
	pin AB11 = IOB_E27_2;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = IOB_W27_2;
	pin AB25 = IOB_W27_3;
	pin AB26 = GND;
	pin AB27 = IOB_W25_3;
	pin AB28 = IOB_W33_0;
	pin AB29 = IOB_W33_1;
	pin AB30 = GND;
	pin AB31 = IOB_W35_0;
	pin AB32 = IOB_W32_2;
	pin AB33 = IOB_W32_3;
	pin AB34 = GND;
	pin AC1 = IOB_E29_1;
	pin AC2 = IOB_E29_0;
	pin AC3 = IOB_E30_3;
	pin AC4 = IOB_E30_2;
	pin AC5 = IOB_E31_1;
	pin AC6 = IOB_E31_0;
	pin AC7 = IOB_E25_2;
	pin AC8 = IOB_E21_3;
	pin AC9 = IOB_E21_2;
	pin AC10 = IOB_E23_3;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W23_3;
	pin AC26 = IOB_W21_2;
	pin AC27 = IOB_W21_3;
	pin AC28 = IOB_W25_2;
	pin AC29 = IOB_W31_0;
	pin AC30 = IOB_W31_1;
	pin AC31 = IOB_W30_2;
	pin AC32 = IOB_W30_3;
	pin AC33 = IOB_W29_0;
	pin AC34 = IOB_W29_1;
	pin AD1 = IOB_E26_3;
	pin AD2 = IOB_E26_2;
	pin AD3 = IOB_E27_1;
	pin AD4 = VCCO3;
	pin AD5 = IOB_E28_3;
	pin AD6 = IOB_E28_2;
	pin AD7 = IOB_E17_3;
	pin AD8 = VCCO3;
	pin AD9 = IOB_E19_3;
	pin AD10 = IOB_E23_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = IOB_S71_0;
	pin AD14 = IOB_S64_0;
	pin AD15 = IOB_S62_0;
	pin AD16 = IOB_S57_0;
	pin AD17 = IOB_S42_2;
	pin AD18 = IOB_S41_1;
	pin AD19 = IOB_S26_3;
	pin AD20 = IOB_S21_3;
	pin AD21 = IOB_S19_3;
	pin AD22 = IOB_S12_3;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W23_2;
	pin AD26 = IOB_W19_3;
	pin AD27 = VCCO6;
	pin AD28 = IOB_W17_3;
	pin AD29 = IOB_W28_2;
	pin AD30 = IOB_W28_3;
	pin AD31 = VCCO6;
	pin AD32 = IOB_W27_1;
	pin AD33 = IOB_W26_2;
	pin AD34 = IOB_W26_3;
	pin AE1 = IOB_E23_1;
	pin AE2 = IOB_E23_0;
	pin AE3 = IOB_E27_0;
	pin AE4 = IOB_E24_3;
	pin AE5 = IOB_E25_1;
	pin AE6 = IOB_E25_0;
	pin AE7 = IOB_E17_2;
	pin AE8 = IOB_E15_3;
	pin AE9 = IOB_E19_2;
	pin AE10 = GND;
	pin AE11 = IOB_S82_0;
	pin AE12 = IOB_S76_0;
	pin AE13 = IOB_S71_1;
	pin AE14 = IOB_S64_1;
	pin AE15 = IOB_S62_1;
	pin AE16 = IOB_S57_1;
	pin AE17 = IOB_S42_3;
	pin AE18 = IOB_S41_0;
	pin AE19 = IOB_S26_2;
	pin AE20 = IOB_S21_2;
	pin AE21 = IOB_S19_2;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S7_3;
	pin AE24 = IOB_S1_3;
	pin AE25 = GND;
	pin AE26 = IOB_W19_2;
	pin AE27 = IOB_W15_3;
	pin AE28 = IOB_W17_2;
	pin AE29 = IOB_W25_0;
	pin AE30 = IOB_W25_1;
	pin AE31 = IOB_W24_3;
	pin AE32 = IOB_W27_0;
	pin AE33 = IOB_W23_0;
	pin AE34 = IOB_W23_1;
	pin AF1 = GND;
	pin AF2 = IOB_E21_1;
	pin AF3 = IOB_E21_0;
	pin AF4 = IOB_E24_2;
	pin AF5 = GND;
	pin AF6 = IOB_E22_3;
	pin AF7 = IOB_E22_2;
	pin AF8 = IOB_E15_2;
	pin AF9 = VCCO3;
	pin AF10 = DONE;
	pin AF11 = IOB_S82_1;
	pin AF12 = IOB_S76_1;
	pin AF13 = GND;
	pin AF14 = IOB_S69_1;
	pin AF15 = IOB_S69_0;
	pin AF16 = GND;
	pin AF17 = IOB_S48_0;
	pin AF18 = IOB_S35_3;
	pin AF19 = GND;
	pin AF20 = IOB_S14_3;
	pin AF21 = IOB_S14_2;
	pin AF22 = GND;
	pin AF23 = IOB_S7_2;
	pin AF24 = IOB_S1_2;
	pin AF25 = M2;
	pin AF26 = VCCO6;
	pin AF27 = IOB_W15_2;
	pin AF28 = IOB_W22_2;
	pin AF29 = IOB_W22_3;
	pin AF30 = GND;
	pin AF31 = IOB_W24_2;
	pin AF32 = IOB_W21_0;
	pin AF33 = IOB_W21_1;
	pin AF34 = GND;
	pin AG1 = VCCAUX;
	pin AG2 = IOB_E18_3;
	pin AG3 = IOB_E18_2;
	pin AG4 = IOB_E19_1;
	pin AG5 = IOB_E20_3;
	pin AG6 = IOB_E20_2;
	pin AG7 = IOB_E13_3;
	pin AG8 = IOB_E13_2;
	pin AG9 = CCLK;
	pin AG10 = PWRDWN_B;
	pin AG11 = VCCO4;
	pin AG12 = IOB_S78_1;
	pin AG13 = IOB_S78_0;
	pin AG14 = IOB_S63_0;
	pin AG15 = VCCO4;
	pin AG16 = IOB_S58_2;
	pin AG17 = IOB_S48_1;
	pin AG18 = IOB_S35_2;
	pin AG19 = IOB_S25_1;
	pin AG20 = VCCO5;
	pin AG21 = IOB_S20_3;
	pin AG22 = IOB_S5_3;
	pin AG23 = IOB_S5_2;
	pin AG24 = VCCO5;
	pin AG25 = M0;
	pin AG26 = M1;
	pin AG27 = IOB_W13_2;
	pin AG28 = IOB_W13_3;
	pin AG29 = IOB_W20_2;
	pin AG30 = IOB_W20_3;
	pin AG31 = IOB_W19_1;
	pin AG32 = IOB_W18_2;
	pin AG33 = IOB_W18_3;
	pin AG34 = VCCAUX;
	pin AH1 = IOB_E15_1;
	pin AH2 = IOB_E15_0;
	pin AH3 = IOB_E19_0;
	pin AH4 = VCCO3;
	pin AH5 = IOB_E16_3;
	pin AH6 = IOB_E17_1;
	pin AH7 = IOB_E17_0;
	pin AH8 = VCCO3;
	pin AH9 = IOB_E11_3;
	pin AH10 = IOB_S79_2;
	pin AH11 = IOB_S78_3;
	pin AH12 = IOB_S78_2;
	pin AH13 = IOB_S68_0;
	pin AH14 = IOB_S63_1;
	pin AH15 = IOB_S60_0;
	pin AH16 = IOB_S49_0;
	pin AH17 = IOB_S47_0;
	pin AH18 = IOB_S36_3;
	pin AH19 = IOB_S34_3;
	pin AH20 = IOB_S23_3;
	pin AH21 = IOB_S20_2;
	pin AH22 = IOB_S15_3;
	pin AH23 = IOB_S5_1;
	pin AH24 = IOB_S5_0;
	pin AH25 = IOB_S4_1;
	pin AH26 = IOB_W11_3;
	pin AH27 = VCCO6;
	pin AH28 = IOB_W17_0;
	pin AH29 = IOB_W17_1;
	pin AH30 = IOB_W16_3;
	pin AH31 = VCCO6;
	pin AH32 = IOB_W19_0;
	pin AH33 = IOB_W15_0;
	pin AH34 = IOB_W15_1;
	pin AJ1 = IOB_E12_3;
	pin AJ2 = IOB_E12_2;
	pin AJ3 = IOB_E13_1;
	pin AJ4 = IOB_E13_0;
	pin AJ5 = IOB_E16_2;
	pin AJ6 = IOB_E14_3;
	pin AJ7 = IOB_E9_3;
	pin AJ8 = IOB_E9_2;
	pin AJ9 = IOB_E11_2;
	pin AJ10 = IOB_S82_2;
	pin AJ11 = IOB_S77_0;
	pin AJ12 = IOB_S71_2;
	pin AJ13 = IOB_S68_1;
	pin AJ14 = IOB_S62_2;
	pin AJ15 = IOB_S58_0;
	pin AJ16 = IOB_S49_1;
	pin AJ17 = IOB_S47_1;
	pin AJ18 = IOB_S36_2;
	pin AJ19 = IOB_S34_2;
	pin AJ20 = IOB_S25_3;
	pin AJ21 = IOB_S21_1;
	pin AJ22 = IOB_S15_2;
	pin AJ23 = IOB_S12_1;
	pin AJ24 = IOB_S6_3;
	pin AJ25 = IOB_S1_1;
	pin AJ26 = IOB_W11_2;
	pin AJ27 = IOB_W9_2;
	pin AJ28 = IOB_W9_3;
	pin AJ29 = IOB_W14_3;
	pin AJ30 = IOB_W16_2;
	pin AJ31 = IOB_W13_0;
	pin AJ32 = IOB_W13_1;
	pin AJ33 = IOB_W12_2;
	pin AJ34 = IOB_W12_3;
	pin AK1 = GND;
	pin AK2 = VCCO3;
	pin AK3 = IOB_E9_1;
	pin AK4 = IOB_E10_3;
	pin AK5 = GND;
	pin AK6 = IOB_E14_2;
	pin AK7 = IOB_E11_1;
	pin AK8 = IOB_E7_3;
	pin AK9 = GND;
	pin AK10 = IOB_S82_3;
	pin AK11 = IOB_S77_1;
	pin AK12 = IOB_S71_3;
	pin AK13 = GND;
	pin AK14 = IOB_S62_3;
	pin AK15 = IOB_S58_1;
	pin AK16 = GND;
	pin AK17 = IOB_S43_2;
	pin AK18 = IOB_S40_1;
	pin AK19 = GND;
	pin AK20 = IOB_S25_2;
	pin AK21 = IOB_S21_0;
	pin AK22 = GND;
	pin AK23 = IOB_S12_0;
	pin AK24 = IOB_S6_2;
	pin AK25 = IOB_S1_0;
	pin AK26 = GND;
	pin AK27 = IOB_W7_3;
	pin AK28 = IOB_W11_1;
	pin AK29 = IOB_W14_2;
	pin AK30 = GND;
	pin AK31 = IOB_W10_3;
	pin AK32 = IOB_W9_1;
	pin AK33 = VCCO6;
	pin AK34 = GND;
	pin AL1 = IOB_E7_1;
	pin AL2 = IOB_E7_0;
	pin AL3 = IOB_E9_0;
	pin AL4 = IOB_E10_2;
	pin AL5 = IOB_E8_3;
	pin AL6 = IOB_E8_2;
	pin AL7 = IOB_E11_0;
	pin AL8 = IOB_E7_2;
	pin AL9 = IOB_E5_3;
	pin AL10 = IOB_S81_0;
	pin AL11 = VCCO4;
	pin AL12 = IOB_S70_1;
	pin AL13 = IOB_S70_0;
	pin AL14 = IOB_S61_0;
	pin AL15 = VCCO4;
	pin AL16 = IOB_S57_2;
	pin AL17 = IOB_S43_3;
	pin AL18 = IOB_S40_0;
	pin AL19 = IOB_S26_1;
	pin AL20 = VCCO5;
	pin AL21 = IOB_S22_3;
	pin AL22 = IOB_S13_3;
	pin AL23 = IOB_S13_2;
	pin AL24 = VCCO5;
	pin AL25 = IOB_S2_3;
	pin AL26 = IOB_W5_3;
	pin AL27 = IOB_W7_2;
	pin AL28 = IOB_W11_0;
	pin AL29 = IOB_W8_2;
	pin AL30 = IOB_W8_3;
	pin AL31 = IOB_W10_2;
	pin AL32 = IOB_W9_0;
	pin AL33 = IOB_W7_0;
	pin AL34 = IOB_W7_1;
	pin AM1 = IOB_E4_3;
	pin AM2 = IOB_E4_2;
	pin AM3 = GND;
	pin AM4 = VCCO3;
	pin AM5 = IOB_E5_1;
	pin AM6 = IOB_E6_3;
	pin AM7 = IOB_E6_2;
	pin AM8 = VCCO3;
	pin AM9 = IOB_E5_2;
	pin AM10 = IOB_S81_1;
	pin AM11 = IOB_S76_3;
	pin AM12 = IOB_S76_2;
	pin AM13 = IOB_S64_2;
	pin AM14 = IOB_S61_1;
	pin AM15 = IOB_S57_3;
	pin AM16 = IOB_S48_2;
	pin AM17 = IOB_S42_0;
	pin AM18 = IOB_S41_3;
	pin AM19 = IOB_S35_1;
	pin AM20 = IOB_S26_0;
	pin AM21 = IOB_S22_2;
	pin AM22 = IOB_S19_1;
	pin AM23 = IOB_S7_1;
	pin AM24 = IOB_S7_0;
	pin AM25 = IOB_S2_2;
	pin AM26 = IOB_W5_2;
	pin AM27 = VCCO6;
	pin AM28 = IOB_W6_2;
	pin AM29 = IOB_W6_3;
	pin AM30 = IOB_W5_1;
	pin AM31 = VCCO6;
	pin AM32 = GND;
	pin AM33 = IOB_W4_2;
	pin AM34 = IOB_W4_3;
	pin AN1 = VCCAUX;
	pin AN2 = GND;
	pin AN3 = IOB_E1_1;
	pin AN4 = IOB_E2_3;
	pin AN5 = IOB_E5_0;
	pin AN6 = IOB_E3_1;
	pin AN7 = IOB_E1_3;
	pin AN8 = IOB_E3_3;
	pin AN9 = IOB_E3_2;
	pin AN10 = IOB_S79_0;
	pin AN11 = IOB_S75_0;
	pin AN12 = IOB_S69_2;
	pin AN13 = IOB_S64_3;
	pin AN14 = IOB_S60_1;
	pin AN15 = IOB_S56_0;
	pin AN16 = IOB_S48_3;
	pin AN17 = IOB_S42_1;
	pin AN18 = IOB_S41_2;
	pin AN19 = IOB_S35_0;
	pin AN20 = IOB_S27_3;
	pin AN21 = IOB_S23_2;
	pin AN22 = IOB_S19_0;
	pin AN23 = IOB_S14_1;
	pin AN24 = IOB_S8_3;
	pin AN25 = IOB_S4_3;
	pin AN26 = IOB_W3_2;
	pin AN27 = IOB_W3_3;
	pin AN28 = IOB_W1_3;
	pin AN29 = IOB_W3_1;
	pin AN30 = IOB_W5_0;
	pin AN31 = IOB_W2_3;
	pin AN32 = IOB_W1_1;
	pin AN33 = GND;
	pin AN34 = VCCAUX;
	pin AP2 = VCCAUX;
	pin AP3 = IOB_E1_0;
	pin AP4 = IOB_E2_2;
	pin AP5 = GND;
	pin AP6 = IOB_E3_0;
	pin AP7 = IOB_E1_2;
	pin AP8 = VCCAUX;
	pin AP9 = GND;
	pin AP10 = IOB_S79_1;
	pin AP11 = IOB_S75_1;
	pin AP12 = IOB_S69_3;
	pin AP13 = GND;
	pin AP14 = IOB_S60_2;
	pin AP15 = IOB_S56_1;
	pin AP16 = GND;
	pin AP17 = VCCAUX;
	pin AP18 = GND;
	pin AP19 = GND;
	pin AP20 = IOB_S27_2;
	pin AP21 = IOB_S23_1;
	pin AP22 = GND;
	pin AP23 = IOB_S14_0;
	pin AP24 = IOB_S8_2;
	pin AP25 = IOB_S4_2;
	pin AP26 = GND;
	pin AP27 = VCCAUX;
	pin AP28 = IOB_W1_2;
	pin AP29 = IOB_W3_0;
	pin AP30 = GND;
	pin AP31 = IOB_W2_2;
	pin AP32 = IOB_W1_0;
	pin AP33 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S36_3;
	vref IOB_S47_0;
	vref IOB_S49_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S78_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N36_0;
	vref IOB_N47_3;
	vref IOB_N49_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N81_3;
}

// xc2vp50-ff1152
bond BOND53 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GT11_RXN;
	pin A3 = GT11_RXP;
	pin A4 = GT11_TXP;
	pin A5 = GT11_TXN;
	pin A6 = GT9_RXN;
	pin A7 = GT9_RXP;
	pin A8 = GT9_TXP;
	pin A9 = GT9_TXN;
	pin A10 = GT8_RXN;
	pin A11 = GT8_RXP;
	pin A12 = GT8_TXP;
	pin A13 = GT8_TXN;
	pin A14 = GT7_RXN;
	pin A15 = GT7_RXP;
	pin A16 = GT7_TXP;
	pin A17 = GT7_TXN;
	pin A18 = GT6_RXN;
	pin A19 = GT6_RXP;
	pin A20 = GT6_TXP;
	pin A21 = GT6_TXN;
	pin A22 = GT5_RXN;
	pin A23 = GT5_RXP;
	pin A24 = GT5_TXP;
	pin A25 = GT5_TXN;
	pin A26 = GT4_RXN;
	pin A27 = GT4_RXP;
	pin A28 = GT4_TXP;
	pin A29 = GT4_TXN;
	pin A30 = GT2_RXN;
	pin A31 = GT2_RXP;
	pin A32 = GT2_TXP;
	pin A33 = GT2_TXN;
	pin B1 = GND;
	pin B2 = GT11_AVCCAUXRX;
	pin B3 = GT11_VTRX;
	pin B4 = GT11_AVCCAUXTX;
	pin B5 = GT11_VTTX;
	pin B6 = GT9_AVCCAUXRX;
	pin B7 = GT9_VTRX;
	pin B8 = GT9_AVCCAUXTX;
	pin B9 = GT9_VTTX;
	pin B10 = GT8_AVCCAUXRX;
	pin B11 = GT8_VTRX;
	pin B12 = GT8_AVCCAUXTX;
	pin B13 = GT8_VTTX;
	pin B14 = GT7_AVCCAUXRX;
	pin B15 = GT7_VTRX;
	pin B16 = GT7_AVCCAUXTX;
	pin B17 = GT7_VTTX;
	pin B18 = GT6_AVCCAUXRX;
	pin B19 = GT6_VTRX;
	pin B20 = GT6_AVCCAUXTX;
	pin B21 = GT6_VTTX;
	pin B22 = GT5_AVCCAUXRX;
	pin B23 = GT5_VTRX;
	pin B24 = GT5_AVCCAUXTX;
	pin B25 = GT5_VTTX;
	pin B26 = GT4_AVCCAUXRX;
	pin B27 = GT4_VTRX;
	pin B28 = GT4_AVCCAUXTX;
	pin B29 = GT4_VTTX;
	pin B30 = GT2_AVCCAUXRX;
	pin B31 = GT2_VTRX;
	pin B32 = GT2_AVCCAUXTX;
	pin B33 = GT2_VTTX;
	pin B34 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = VCCAUX;
	pin C4 = VCCAUX;
	pin C5 = GT11_GNDA;
	pin C6 = VCCO1;
	pin C7 = IOB_N76_3;
	pin C8 = GT9_GNDA;
	pin C9 = IOB_N69_3;
	pin C10 = GND;
	pin C11 = IOB_N62_3;
	pin C12 = GT8_GNDA;
	pin C13 = IOB_N58_1;
	pin C14 = IOB_N60_3;
	pin C15 = GT7_GNDA;
	pin C16 = GND;
	pin C17 = VCCAUX;
	pin C18 = VCCAUX;
	pin C19 = GND;
	pin C20 = GT6_GNDA;
	pin C21 = IOB_N23_0;
	pin C22 = IOB_N25_2;
	pin C23 = GT5_GNDA;
	pin C24 = IOB_N21_0;
	pin C25 = GND;
	pin C26 = IOB_N14_0;
	pin C27 = GT4_GNDA;
	pin C28 = IOB_N7_0;
	pin C29 = VCCO0;
	pin C30 = GT2_GNDA;
	pin C31 = VCCAUX;
	pin C32 = VCCAUX;
	pin C33 = GND;
	pin C34 = GND;
	pin D1 = IOB_E88_2;
	pin D2 = IOB_E88_3;
	pin D3 = VCCAUX;
	pin D4 = GND;
	pin D5 = IOB_N78_2;
	pin D6 = IOB_N78_3;
	pin D7 = IOB_N76_2;
	pin D8 = IOB_N71_3;
	pin D9 = IOB_N69_2;
	pin D10 = IOB_N64_3;
	pin D11 = IOB_N62_2;
	pin D12 = IOB_N62_1;
	pin D13 = IOB_N62_0;
	pin D14 = IOB_N57_2;
	pin D15 = IOB_N57_3;
	pin D16 = IOB_N48_3;
	pin D17 = IOB_N42_1;
	pin D18 = IOB_N41_2;
	pin D19 = IOB_N35_0;
	pin D20 = IOB_N26_0;
	pin D21 = IOB_N26_1;
	pin D22 = IOB_N21_3;
	pin D23 = IOB_N21_2;
	pin D24 = IOB_N21_1;
	pin D25 = IOB_N19_0;
	pin D26 = IOB_N14_1;
	pin D27 = IOB_N12_0;
	pin D28 = IOB_N7_1;
	pin D29 = IOB_N5_0;
	pin D30 = IOB_N5_1;
	pin D31 = GND;
	pin D32 = VCCAUX;
	pin D33 = IOB_W88_3;
	pin D34 = IOB_W88_2;
	pin E1 = IOB_E86_2;
	pin E2 = IOB_E86_3;
	pin E3 = IOB_E87_0;
	pin E4 = IOB_E87_1;
	pin E5 = GND;
	pin E6 = IOB_N82_0;
	pin E7 = IOB_N82_1;
	pin E8 = IOB_N71_2;
	pin E9 = IOB_N78_1;
	pin E10 = IOB_N64_2;
	pin E11 = IOB_N76_1;
	pin E12 = GND;
	pin E13 = IOB_N64_1;
	pin E14 = IOB_N60_2;
	pin E15 = VCCO1;
	pin E16 = IOB_N48_2;
	pin E17 = IOB_N42_0;
	pin E18 = IOB_N41_3;
	pin E19 = IOB_N35_1;
	pin E20 = VCCO0;
	pin E21 = IOB_N23_1;
	pin E22 = IOB_N19_2;
	pin E23 = GND;
	pin E24 = IOB_N7_2;
	pin E25 = IOB_N19_1;
	pin E26 = IOB_N5_2;
	pin E27 = IOB_N12_1;
	pin E28 = IOB_N1_2;
	pin E29 = IOB_N1_3;
	pin E30 = GND;
	pin E31 = IOB_W87_1;
	pin E32 = IOB_W87_0;
	pin E33 = IOB_W86_3;
	pin E34 = IOB_W86_2;
	pin F1 = IOB_E78_0;
	pin F2 = IOB_E78_1;
	pin F3 = VCCO2;
	pin F4 = IOB_E85_0;
	pin F5 = IOB_E85_1;
	pin F6 = GND;
	pin F7 = IOB_E88_0;
	pin F8 = IOB_E88_1;
	pin F9 = IOB_N78_0;
	pin F10 = VCCO1;
	pin F11 = IOB_N76_0;
	pin F12 = IOB_N71_1;
	pin F13 = IOB_N64_0;
	pin F14 = IOB_N60_1;
	pin F15 = IOB_N57_1;
	pin F16 = IOB_N48_1;
	pin F17 = IOB_N43_1;
	pin F18 = IOB_N40_2;
	pin F19 = IOB_N35_2;
	pin F20 = IOB_N26_2;
	pin F21 = IOB_N23_2;
	pin F22 = IOB_N19_3;
	pin F23 = IOB_N12_2;
	pin F24 = IOB_N7_3;
	pin F25 = VCCO0;
	pin F26 = IOB_N5_3;
	pin F27 = IOB_W88_1;
	pin F28 = IOB_W88_0;
	pin F29 = GND;
	pin F30 = IOB_W85_1;
	pin F31 = IOB_W85_0;
	pin F32 = VCCO7;
	pin F33 = IOB_W78_1;
	pin F34 = IOB_W78_0;
	pin G1 = IOB_E76_0;
	pin G2 = IOB_E76_1;
	pin G3 = IOB_E79_0;
	pin G4 = IOB_E79_1;
	pin G5 = IOB_E78_2;
	pin G6 = IOB_E78_3;
	pin G7 = GND;
	pin G8 = NC;
	pin G9 = IOB_N82_3;
	pin G10 = IOB_N81_3;
	pin G11 = IOB_N75_3;
	pin G12 = IOB_N71_0;
	pin G13 = IOB_N69_1;
	pin G14 = IOB_N63_3;
	pin G15 = IOB_N57_0;
	pin G16 = IOB_N48_0;
	pin G17 = IOB_N43_0;
	pin G18 = IOB_N40_3;
	pin G19 = IOB_N35_3;
	pin G20 = IOB_N26_3;
	pin G21 = IOB_N20_0;
	pin G22 = IOB_N14_2;
	pin G23 = IOB_N12_3;
	pin G24 = IOB_N8_0;
	pin G25 = IOB_N2_0;
	pin G26 = IOB_N1_0;
	pin G27 = DXN;
	pin G28 = GND;
	pin G29 = IOB_W78_3;
	pin G30 = IOB_W78_2;
	pin G31 = IOB_W79_1;
	pin G32 = IOB_W79_0;
	pin G33 = IOB_W76_1;
	pin G34 = IOB_W76_0;
	pin H1 = IOB_E68_2;
	pin H2 = IOB_E68_3;
	pin H3 = IOB_E73_0;
	pin H4 = IOB_E73_1;
	pin H5 = IOB_E76_2;
	pin H6 = IOB_E76_3;
	pin H7 = TDO;
	pin H8 = GND;
	pin H9 = IOB_N82_2;
	pin H10 = IOB_N81_2;
	pin H11 = IOB_N75_2;
	pin H12 = GND;
	pin H13 = IOB_N69_0;
	pin H14 = IOB_N63_2;
	pin H15 = GND;
	pin H16 = IOB_N56_3;
	pin H17 = IOB_N42_3;
	pin H18 = IOB_N41_0;
	pin H19 = IOB_N27_0;
	pin H20 = GND;
	pin H21 = IOB_N20_1;
	pin H22 = IOB_N14_3;
	pin H23 = GND;
	pin H24 = IOB_N8_1;
	pin H25 = IOB_N2_1;
	pin H26 = IOB_N1_1;
	pin H27 = GND;
	pin H28 = TDI;
	pin H29 = IOB_W76_3;
	pin H30 = IOB_W76_2;
	pin H31 = IOB_W73_1;
	pin H32 = IOB_W73_0;
	pin H33 = IOB_W68_3;
	pin H34 = IOB_W68_2;
	pin J1 = GND;
	pin J2 = IOB_E66_3;
	pin J3 = IOB_E74_2;
	pin J4 = IOB_E74_3;
	pin J5 = IOB_E75_0;
	pin J6 = IOB_E75_1;
	pin J7 = IOB_E86_0;
	pin J8 = IOB_E86_1;
	pin J9 = TCK;
	pin J10 = IOB_N79_1;
	pin J11 = IOB_N79_3;
	pin J12 = IOB_N77_3;
	pin J13 = IOB_N70_3;
	pin J14 = IOB_N68_3;
	pin J15 = IOB_N61_3;
	pin J16 = IOB_N56_2;
	pin J17 = IOB_N42_2;
	pin J18 = IOB_N41_1;
	pin J19 = IOB_N27_1;
	pin J20 = IOB_N22_0;
	pin J21 = IOB_N15_0;
	pin J22 = IOB_N13_0;
	pin J23 = IOB_N6_0;
	pin J24 = IOB_N4_0;
	pin J25 = IOB_N4_2;
	pin J26 = PROG_B;
	pin J27 = IOB_W86_1;
	pin J28 = IOB_W86_0;
	pin J29 = IOB_W75_1;
	pin J30 = IOB_W75_0;
	pin J31 = IOB_W74_3;
	pin J32 = IOB_W74_2;
	pin J33 = IOB_W66_3;
	pin J34 = GND;
	pin K1 = IOB_E64_3;
	pin K2 = IOB_E66_2;
	pin K3 = GND;
	pin K4 = IOB_E67_0;
	pin K5 = IOB_E67_1;
	pin K6 = VCCO2;
	pin K7 = IOB_E74_0;
	pin K8 = IOB_E74_1;
	pin K9 = VCCBATT;
	pin K10 = TMS;
	pin K11 = IOB_N79_2;
	pin K12 = IOB_N77_2;
	pin K13 = IOB_N70_2;
	pin K14 = IOB_N68_2;
	pin K15 = IOB_N61_2;
	pin K16 = IOB_N58_3;
	pin K17 = IOB_N47_3;
	pin K18 = IOB_N36_0;
	pin K19 = IOB_N25_0;
	pin K20 = IOB_N22_1;
	pin K21 = IOB_N15_1;
	pin K22 = IOB_N13_1;
	pin K23 = IOB_N6_1;
	pin K24 = IOB_N4_1;
	pin K25 = HSWAP_EN;
	pin K26 = DXP;
	pin K27 = IOB_W74_1;
	pin K28 = IOB_W74_0;
	pin K29 = VCCO7;
	pin K30 = IOB_W67_1;
	pin K31 = IOB_W67_0;
	pin K32 = GND;
	pin K33 = IOB_W66_2;
	pin K34 = IOB_W64_3;
	pin L1 = IOB_E64_2;
	pin L2 = IOB_E62_3;
	pin L3 = IOB_E61_0;
	pin L4 = IOB_E61_1;
	pin L5 = IOB_E65_0;
	pin L6 = IOB_E65_1;
	pin L7 = IOB_E66_0;
	pin L8 = IOB_E66_1;
	pin L9 = IOB_E77_0;
	pin L10 = IOB_E77_1;
	pin L11 = VCCINT;
	pin L12 = VCCO1;
	pin L13 = VCCO1;
	pin L14 = VCCO1;
	pin L15 = VCCO1;
	pin L16 = IOB_N58_2;
	pin L17 = IOB_N47_2;
	pin L18 = IOB_N36_1;
	pin L19 = IOB_N25_1;
	pin L20 = VCCO0;
	pin L21 = VCCO0;
	pin L22 = VCCO0;
	pin L23 = VCCO0;
	pin L24 = VCCINT;
	pin L25 = IOB_W77_1;
	pin L26 = IOB_W77_0;
	pin L27 = IOB_W66_1;
	pin L28 = IOB_W66_0;
	pin L29 = IOB_W65_1;
	pin L30 = IOB_W65_0;
	pin L31 = IOB_W61_1;
	pin L32 = IOB_W61_0;
	pin L33 = IOB_W62_3;
	pin L34 = IOB_W64_2;
	pin M1 = IOB_E58_3;
	pin M2 = IOB_E62_2;
	pin M3 = IOB_E60_2;
	pin M4 = IOB_E60_3;
	pin M5 = GND;
	pin M6 = IOB_E63_0;
	pin M7 = IOB_E63_1;
	pin M8 = GND;
	pin M9 = IOB_E68_0;
	pin M10 = IOB_E68_1;
	pin M11 = VCCO2;
	pin M12 = VCCINT;
	pin M13 = VCCO1;
	pin M14 = VCCO1;
	pin M15 = VCCO1;
	pin M16 = VCCO1;
	pin M17 = VCCO1;
	pin M18 = VCCO0;
	pin M19 = VCCO0;
	pin M20 = VCCO0;
	pin M21 = VCCO0;
	pin M22 = VCCO0;
	pin M23 = VCCINT;
	pin M24 = VCCO7;
	pin M25 = IOB_W68_1;
	pin M26 = IOB_W68_0;
	pin M27 = GND;
	pin M28 = IOB_W63_1;
	pin M29 = IOB_W63_0;
	pin M30 = GND;
	pin M31 = IOB_W60_3;
	pin M32 = IOB_W60_2;
	pin M33 = IOB_W62_2;
	pin M34 = IOB_W58_3;
	pin N1 = IOB_E58_2;
	pin N2 = IOB_E56_3;
	pin N3 = IOB_E57_0;
	pin N4 = IOB_E57_1;
	pin N5 = IOB_E59_0;
	pin N6 = IOB_E59_1;
	pin N7 = IOB_E62_0;
	pin N8 = IOB_E62_1;
	pin N9 = IOB_E64_0;
	pin N10 = IOB_E64_1;
	pin N11 = VCCO2;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCINT;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = VCCINT;
	pin N20 = VCCINT;
	pin N21 = VCCINT;
	pin N22 = VCCINT;
	pin N23 = VCCO7;
	pin N24 = VCCO7;
	pin N25 = IOB_W64_1;
	pin N26 = IOB_W64_0;
	pin N27 = IOB_W62_1;
	pin N28 = IOB_W62_0;
	pin N29 = IOB_W59_1;
	pin N30 = IOB_W59_0;
	pin N31 = IOB_W57_1;
	pin N32 = IOB_W57_0;
	pin N33 = IOB_W56_3;
	pin N34 = IOB_W58_2;
	pin P1 = IOB_E52_3;
	pin P2 = IOB_E56_2;
	pin P3 = IOB_E54_2;
	pin P4 = IOB_E54_3;
	pin P5 = IOB_E55_0;
	pin P6 = IOB_E55_1;
	pin P7 = IOB_E58_0;
	pin P8 = IOB_E58_1;
	pin P9 = IOB_E60_0;
	pin P10 = IOB_E60_1;
	pin P11 = VCCO2;
	pin P12 = VCCO2;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = VCCO7;
	pin P24 = VCCO7;
	pin P25 = IOB_W60_1;
	pin P26 = IOB_W60_0;
	pin P27 = IOB_W58_1;
	pin P28 = IOB_W58_0;
	pin P29 = IOB_W55_1;
	pin P30 = IOB_W55_0;
	pin P31 = IOB_W54_3;
	pin P32 = IOB_W54_2;
	pin P33 = IOB_W56_2;
	pin P34 = IOB_W52_3;
	pin R1 = IOB_E52_2;
	pin R2 = IOB_E50_3;
	pin R3 = IOB_E51_0;
	pin R4 = IOB_E51_1;
	pin R5 = VCCO2;
	pin R6 = IOB_E53_0;
	pin R7 = IOB_E53_1;
	pin R8 = GND;
	pin R9 = IOB_E56_0;
	pin R10 = IOB_E56_1;
	pin R11 = VCCO2;
	pin R12 = VCCO2;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCINT;
	pin R23 = VCCO7;
	pin R24 = VCCO7;
	pin R25 = IOB_W56_1;
	pin R26 = IOB_W56_0;
	pin R27 = GND;
	pin R28 = IOB_W53_1;
	pin R29 = IOB_W53_0;
	pin R30 = VCCO7;
	pin R31 = IOB_W51_1;
	pin R32 = IOB_W51_0;
	pin R33 = IOB_W50_3;
	pin R34 = IOB_W52_2;
	pin T1 = GND;
	pin T2 = IOB_E50_2;
	pin T3 = IOB_E48_2;
	pin T4 = IOB_E48_3;
	pin T5 = IOB_E49_0;
	pin T6 = IOB_E49_1;
	pin T7 = IOB_E50_0;
	pin T8 = IOB_E50_1;
	pin T9 = IOB_E52_0;
	pin T10 = IOB_E52_1;
	pin T11 = IOB_E54_1;
	pin T12 = VCCO2;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = VCCO7;
	pin T24 = IOB_W54_1;
	pin T25 = IOB_W52_1;
	pin T26 = IOB_W52_0;
	pin T27 = IOB_W50_1;
	pin T28 = IOB_W50_0;
	pin T29 = IOB_W49_1;
	pin T30 = IOB_W49_0;
	pin T31 = IOB_W48_3;
	pin T32 = IOB_W48_2;
	pin T33 = IOB_W50_2;
	pin T34 = GND;
	pin U1 = VCCAUX;
	pin U2 = IOB_E46_3;
	pin U3 = IOB_E45_0;
	pin U4 = IOB_E45_1;
	pin U5 = IOB_E47_0;
	pin U6 = IOB_E47_1;
	pin U7 = IOB_E46_0;
	pin U8 = IOB_E46_1;
	pin U9 = IOB_E48_0;
	pin U10 = IOB_E48_1;
	pin U11 = IOB_E54_0;
	pin U12 = VCCO2;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = VCCINT;
	pin U23 = VCCO7;
	pin U24 = IOB_W54_0;
	pin U25 = IOB_W48_1;
	pin U26 = IOB_W48_0;
	pin U27 = IOB_W46_1;
	pin U28 = IOB_W46_0;
	pin U29 = IOB_W47_1;
	pin U30 = IOB_W47_0;
	pin U31 = IOB_W45_1;
	pin U32 = IOB_W45_0;
	pin U33 = IOB_W46_3;
	pin U34 = VCCAUX;
	pin V1 = VCCAUX;
	pin V2 = IOB_E46_2;
	pin V3 = IOB_E44_3;
	pin V4 = IOB_E44_2;
	pin V5 = IOB_E43_1;
	pin V6 = IOB_E43_0;
	pin V7 = IOB_E43_3;
	pin V8 = IOB_E43_2;
	pin V9 = IOB_E41_3;
	pin V10 = IOB_E41_2;
	pin V11 = IOB_E39_3;
	pin V12 = VCCO3;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = VCCO6;
	pin V24 = IOB_W39_3;
	pin V25 = IOB_W41_2;
	pin V26 = IOB_W41_3;
	pin V27 = IOB_W43_2;
	pin V28 = IOB_W43_3;
	pin V29 = IOB_W43_0;
	pin V30 = IOB_W43_1;
	pin V31 = IOB_W44_2;
	pin V32 = IOB_W44_3;
	pin V33 = IOB_W46_2;
	pin V34 = VCCAUX;
	pin W1 = GND;
	pin W2 = IOB_E42_3;
	pin W3 = IOB_E41_1;
	pin W4 = IOB_E41_0;
	pin W5 = IOB_E39_1;
	pin W6 = IOB_E39_0;
	pin W7 = IOB_E37_3;
	pin W8 = IOB_E37_2;
	pin W9 = IOB_E35_3;
	pin W10 = IOB_E35_2;
	pin W11 = IOB_E39_2;
	pin W12 = VCCO3;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = VCCINT;
	pin W23 = VCCO6;
	pin W24 = IOB_W39_2;
	pin W25 = IOB_W35_2;
	pin W26 = IOB_W35_3;
	pin W27 = IOB_W37_2;
	pin W28 = IOB_W37_3;
	pin W29 = IOB_W39_0;
	pin W30 = IOB_W39_1;
	pin W31 = IOB_W41_0;
	pin W32 = IOB_W41_1;
	pin W33 = IOB_W42_3;
	pin W34 = GND;
	pin Y1 = IOB_E40_3;
	pin Y2 = IOB_E42_2;
	pin Y3 = IOB_E38_3;
	pin Y4 = IOB_E38_2;
	pin Y5 = VCCO3;
	pin Y6 = IOB_E37_1;
	pin Y7 = IOB_E37_0;
	pin Y8 = GND;
	pin Y9 = IOB_E33_3;
	pin Y10 = IOB_E33_2;
	pin Y11 = VCCO3;
	pin Y12 = VCCO3;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = VCCO6;
	pin Y24 = VCCO6;
	pin Y25 = IOB_W33_2;
	pin Y26 = IOB_W33_3;
	pin Y27 = GND;
	pin Y28 = IOB_W37_0;
	pin Y29 = IOB_W37_1;
	pin Y30 = VCCO6;
	pin Y31 = IOB_W38_2;
	pin Y32 = IOB_W38_3;
	pin Y33 = IOB_W42_2;
	pin Y34 = IOB_W40_3;
	pin AA1 = IOB_E40_2;
	pin AA2 = IOB_E36_3;
	pin AA3 = IOB_E35_1;
	pin AA4 = IOB_E35_0;
	pin AA5 = IOB_E33_1;
	pin AA6 = IOB_E33_0;
	pin AA7 = IOB_E31_3;
	pin AA8 = IOB_E31_2;
	pin AA9 = IOB_E29_3;
	pin AA10 = IOB_E29_2;
	pin AA11 = VCCO3;
	pin AA12 = VCCO3;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = VCCINT;
	pin AA23 = VCCO6;
	pin AA24 = VCCO6;
	pin AA25 = IOB_W29_2;
	pin AA26 = IOB_W29_3;
	pin AA27 = IOB_W31_2;
	pin AA28 = IOB_W31_3;
	pin AA29 = IOB_W33_0;
	pin AA30 = IOB_W33_1;
	pin AA31 = IOB_W35_0;
	pin AA32 = IOB_W35_1;
	pin AA33 = IOB_W36_3;
	pin AA34 = IOB_W40_2;
	pin AB1 = IOB_E34_3;
	pin AB2 = IOB_E36_2;
	pin AB3 = IOB_E32_3;
	pin AB4 = IOB_E32_2;
	pin AB5 = IOB_E31_1;
	pin AB6 = IOB_E31_0;
	pin AB7 = IOB_E27_3;
	pin AB8 = IOB_E27_2;
	pin AB9 = IOB_E25_3;
	pin AB10 = IOB_E25_2;
	pin AB11 = VCCO3;
	pin AB12 = VCCO3;
	pin AB13 = VCCINT;
	pin AB14 = VCCINT;
	pin AB15 = VCCINT;
	pin AB16 = VCCINT;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = VCCINT;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = VCCO6;
	pin AB24 = VCCO6;
	pin AB25 = IOB_W25_2;
	pin AB26 = IOB_W25_3;
	pin AB27 = IOB_W27_2;
	pin AB28 = IOB_W27_3;
	pin AB29 = IOB_W31_0;
	pin AB30 = IOB_W31_1;
	pin AB31 = IOB_W32_2;
	pin AB32 = IOB_W32_3;
	pin AB33 = IOB_W36_2;
	pin AB34 = IOB_W34_3;
	pin AC1 = IOB_E34_2;
	pin AC2 = IOB_E30_3;
	pin AC3 = IOB_E29_1;
	pin AC4 = IOB_E29_0;
	pin AC5 = GND;
	pin AC6 = IOB_E27_1;
	pin AC7 = IOB_E27_0;
	pin AC8 = GND;
	pin AC9 = IOB_E21_3;
	pin AC10 = IOB_E21_2;
	pin AC11 = VCCO3;
	pin AC12 = VCCINT;
	pin AC13 = VCCO4;
	pin AC14 = VCCO4;
	pin AC15 = VCCO4;
	pin AC16 = VCCO4;
	pin AC17 = VCCO4;
	pin AC18 = VCCO5;
	pin AC19 = VCCO5;
	pin AC20 = VCCO5;
	pin AC21 = VCCO5;
	pin AC22 = VCCO5;
	pin AC23 = VCCINT;
	pin AC24 = VCCO6;
	pin AC25 = IOB_W21_2;
	pin AC26 = IOB_W21_3;
	pin AC27 = GND;
	pin AC28 = IOB_W27_0;
	pin AC29 = IOB_W27_1;
	pin AC30 = GND;
	pin AC31 = IOB_W29_0;
	pin AC32 = IOB_W29_1;
	pin AC33 = IOB_W30_3;
	pin AC34 = IOB_W34_2;
	pin AD1 = IOB_E28_3;
	pin AD2 = IOB_E30_2;
	pin AD3 = IOB_E26_3;
	pin AD4 = IOB_E26_2;
	pin AD5 = IOB_E25_1;
	pin AD6 = IOB_E25_0;
	pin AD7 = IOB_E23_3;
	pin AD8 = IOB_E23_2;
	pin AD9 = IOB_E13_3;
	pin AD10 = IOB_E13_2;
	pin AD11 = VCCINT;
	pin AD12 = VCCO4;
	pin AD13 = VCCO4;
	pin AD14 = VCCO4;
	pin AD15 = VCCO4;
	pin AD16 = IOB_S60_2;
	pin AD17 = IOB_S48_3;
	pin AD18 = IOB_S35_0;
	pin AD19 = IOB_S23_1;
	pin AD20 = VCCO5;
	pin AD21 = VCCO5;
	pin AD22 = VCCO5;
	pin AD23 = VCCO5;
	pin AD24 = VCCINT;
	pin AD25 = IOB_W13_2;
	pin AD26 = IOB_W13_3;
	pin AD27 = IOB_W23_2;
	pin AD28 = IOB_W23_3;
	pin AD29 = IOB_W25_0;
	pin AD30 = IOB_W25_1;
	pin AD31 = IOB_W26_2;
	pin AD32 = IOB_W26_3;
	pin AD33 = IOB_W30_2;
	pin AD34 = IOB_W28_3;
	pin AE1 = IOB_E28_2;
	pin AE2 = IOB_E24_3;
	pin AE3 = GND;
	pin AE4 = IOB_E23_1;
	pin AE5 = IOB_E23_0;
	pin AE6 = VCCO3;
	pin AE7 = IOB_E15_3;
	pin AE8 = IOB_E15_2;
	pin AE9 = CCLK;
	pin AE10 = DONE;
	pin AE11 = IOB_S78_3;
	pin AE12 = IOB_S76_3;
	pin AE13 = IOB_S69_3;
	pin AE14 = IOB_S64_3;
	pin AE15 = IOB_S62_3;
	pin AE16 = IOB_S60_1;
	pin AE17 = IOB_S48_2;
	pin AE18 = IOB_S35_1;
	pin AE19 = IOB_S23_2;
	pin AE20 = IOB_S21_0;
	pin AE21 = IOB_S19_0;
	pin AE22 = IOB_S14_0;
	pin AE23 = IOB_S7_0;
	pin AE24 = IOB_S5_0;
	pin AE25 = M2;
	pin AE26 = M1;
	pin AE27 = IOB_W15_2;
	pin AE28 = IOB_W15_3;
	pin AE29 = VCCO6;
	pin AE30 = IOB_W23_0;
	pin AE31 = IOB_W23_1;
	pin AE32 = GND;
	pin AE33 = IOB_W24_3;
	pin AE34 = IOB_W28_2;
	pin AF1 = GND;
	pin AF2 = IOB_E24_2;
	pin AF3 = IOB_E21_1;
	pin AF4 = IOB_E21_0;
	pin AF5 = IOB_E15_1;
	pin AF6 = IOB_E15_0;
	pin AF7 = IOB_E11_3;
	pin AF8 = IOB_E11_2;
	pin AF9 = PWRDWN_B;
	pin AF10 = IOB_S79_2;
	pin AF11 = IOB_S78_2;
	pin AF12 = IOB_S76_2;
	pin AF13 = IOB_S69_2;
	pin AF14 = IOB_S64_2;
	pin AF15 = IOB_S62_2;
	pin AF16 = IOB_S57_3;
	pin AF17 = IOB_S43_3;
	pin AF18 = IOB_S40_0;
	pin AF19 = IOB_S26_0;
	pin AF20 = IOB_S21_1;
	pin AF21 = IOB_S19_1;
	pin AF22 = IOB_S14_1;
	pin AF23 = IOB_S7_1;
	pin AF24 = IOB_S5_1;
	pin AF25 = IOB_S4_1;
	pin AF26 = M0;
	pin AF27 = IOB_W11_2;
	pin AF28 = IOB_W11_3;
	pin AF29 = IOB_W15_0;
	pin AF30 = IOB_W15_1;
	pin AF31 = IOB_W21_0;
	pin AF32 = IOB_W21_1;
	pin AF33 = IOB_W24_2;
	pin AF34 = GND;
	pin AG1 = IOB_E22_3;
	pin AG2 = IOB_E22_2;
	pin AG3 = IOB_E14_3;
	pin AG4 = IOB_E14_2;
	pin AG5 = IOB_E10_3;
	pin AG6 = IOB_E10_2;
	pin AG7 = IOB_E3_3;
	pin AG8 = GND;
	pin AG9 = IOB_S82_1;
	pin AG10 = IOB_S78_1;
	pin AG11 = IOB_S71_3;
	pin AG12 = GND;
	pin AG13 = IOB_S69_1;
	pin AG14 = IOB_S62_1;
	pin AG15 = GND;
	pin AG16 = IOB_S57_2;
	pin AG17 = IOB_S43_2;
	pin AG18 = IOB_S40_1;
	pin AG19 = IOB_S26_1;
	pin AG20 = GND;
	pin AG21 = IOB_S21_2;
	pin AG22 = IOB_S14_2;
	pin AG23 = GND;
	pin AG24 = IOB_S12_0;
	pin AG25 = IOB_S5_2;
	pin AG26 = IOB_S1_2;
	pin AG27 = GND;
	pin AG28 = IOB_W3_3;
	pin AG29 = IOB_W10_2;
	pin AG30 = IOB_W10_3;
	pin AG31 = IOB_W14_2;
	pin AG32 = IOB_W14_3;
	pin AG33 = IOB_W22_2;
	pin AG34 = IOB_W22_3;
	pin AH1 = IOB_E16_3;
	pin AH2 = IOB_E16_2;
	pin AH3 = IOB_E13_1;
	pin AH4 = IOB_E13_0;
	pin AH5 = IOB_E3_1;
	pin AH6 = IOB_E3_0;
	pin AH7 = GND;
	pin AH8 = IOB_E3_2;
	pin AH9 = IOB_S82_0;
	pin AH10 = IOB_S78_0;
	pin AH11 = IOB_S71_2;
	pin AH12 = IOB_S71_1;
	pin AH13 = IOB_S69_0;
	pin AH14 = IOB_S62_0;
	pin AH15 = IOB_S57_1;
	pin AH16 = IOB_S48_1;
	pin AH17 = IOB_S42_3;
	pin AH18 = IOB_S41_0;
	pin AH19 = IOB_S35_2;
	pin AH20 = IOB_S26_2;
	pin AH21 = IOB_S21_3;
	pin AH22 = IOB_S14_3;
	pin AH23 = IOB_S12_2;
	pin AH24 = IOB_S12_1;
	pin AH25 = IOB_S5_3;
	pin AH26 = IOB_S1_3;
	pin AH27 = IOB_W3_2;
	pin AH28 = GND;
	pin AH29 = IOB_W3_0;
	pin AH30 = IOB_W3_1;
	pin AH31 = IOB_W13_0;
	pin AH32 = IOB_W13_1;
	pin AH33 = IOB_W16_2;
	pin AH34 = IOB_W16_3;
	pin AJ1 = IOB_E12_3;
	pin AJ2 = IOB_E12_2;
	pin AJ3 = VCCO3;
	pin AJ4 = IOB_E1_1;
	pin AJ5 = IOB_E1_0;
	pin AJ6 = GND;
	pin AJ7 = IOB_E1_3;
	pin AJ8 = IOB_E1_2;
	pin AJ9 = IOB_S76_1;
	pin AJ10 = VCCO4;
	pin AJ11 = IOB_S68_1;
	pin AJ12 = IOB_S71_0;
	pin AJ13 = IOB_S64_1;
	pin AJ14 = IOB_S60_0;
	pin AJ15 = IOB_S57_0;
	pin AJ16 = IOB_S48_0;
	pin AJ17 = IOB_S42_2;
	pin AJ18 = IOB_S41_1;
	pin AJ19 = IOB_S35_3;
	pin AJ20 = IOB_S26_3;
	pin AJ21 = IOB_S23_3;
	pin AJ22 = IOB_S19_2;
	pin AJ23 = IOB_S12_3;
	pin AJ24 = IOB_S15_2;
	pin AJ25 = VCCO5;
	pin AJ26 = IOB_S7_2;
	pin AJ27 = IOB_W1_2;
	pin AJ28 = IOB_W1_3;
	pin AJ29 = GND;
	pin AJ30 = IOB_W1_0;
	pin AJ31 = IOB_W1_1;
	pin AJ32 = VCCO6;
	pin AJ33 = IOB_W12_2;
	pin AJ34 = IOB_W12_3;
	pin AK1 = IOB_E11_1;
	pin AK2 = IOB_E11_0;
	pin AK3 = IOB_E2_3;
	pin AK4 = IOB_E2_2;
	pin AK5 = GND;
	pin AK6 = IOB_S81_1;
	pin AK7 = IOB_S81_0;
	pin AK8 = IOB_S77_1;
	pin AK9 = IOB_S76_0;
	pin AK10 = IOB_S70_1;
	pin AK11 = IOB_S68_0;
	pin AK12 = GND;
	pin AK13 = IOB_S64_0;
	pin AK14 = IOB_S58_2;
	pin AK15 = VCCO4;
	pin AK16 = IOB_S47_1;
	pin AK17 = IOB_S42_1;
	pin AK18 = IOB_S41_2;
	pin AK19 = IOB_S36_2;
	pin AK20 = VCCO5;
	pin AK21 = IOB_S25_1;
	pin AK22 = IOB_S19_3;
	pin AK23 = GND;
	pin AK24 = IOB_S15_3;
	pin AK25 = IOB_S13_2;
	pin AK26 = IOB_S7_3;
	pin AK27 = IOB_S6_2;
	pin AK28 = IOB_S2_3;
	pin AK29 = IOB_S2_2;
	pin AK30 = GND;
	pin AK31 = IOB_W2_2;
	pin AK32 = IOB_W2_3;
	pin AK33 = IOB_W11_0;
	pin AK34 = IOB_W11_1;
	pin AL1 = IOB_E4_3;
	pin AL2 = IOB_E4_2;
	pin AL3 = VCCAUX;
	pin AL4 = GND;
	pin AL5 = IOB_S82_3;
	pin AL6 = IOB_S82_2;
	pin AL7 = IOB_S79_1;
	pin AL8 = IOB_S77_0;
	pin AL9 = IOB_S75_1;
	pin AL10 = IOB_S70_0;
	pin AL11 = IOB_S63_1;
	pin AL12 = IOB_S61_0;
	pin AL13 = IOB_S61_1;
	pin AL14 = IOB_S56_1;
	pin AL15 = IOB_S56_0;
	pin AL16 = IOB_S47_0;
	pin AL17 = IOB_S42_0;
	pin AL18 = IOB_S41_3;
	pin AL19 = IOB_S36_3;
	pin AL20 = IOB_S27_3;
	pin AL21 = IOB_S27_2;
	pin AL22 = IOB_S22_2;
	pin AL23 = IOB_S22_3;
	pin AL24 = IOB_S20_2;
	pin AL25 = IOB_S13_3;
	pin AL26 = IOB_S8_2;
	pin AL27 = IOB_S6_3;
	pin AL28 = IOB_S4_2;
	pin AL29 = IOB_S1_1;
	pin AL30 = IOB_S1_0;
	pin AL31 = GND;
	pin AL32 = VCCAUX;
	pin AL33 = IOB_W4_2;
	pin AL34 = IOB_W4_3;
	pin AM1 = GND;
	pin AM2 = GND;
	pin AM3 = VCCAUX;
	pin AM4 = VCCAUX;
	pin AM5 = GT14_GNDA;
	pin AM6 = VCCO4;
	pin AM7 = IOB_S79_0;
	pin AM8 = GT16_GNDA;
	pin AM9 = IOB_S75_0;
	pin AM10 = GND;
	pin AM11 = IOB_S63_0;
	pin AM12 = GT17_GNDA;
	pin AM13 = IOB_S58_0;
	pin AM14 = IOB_S58_1;
	pin AM15 = GT18_GNDA;
	pin AM16 = GND;
	pin AM17 = VCCAUX;
	pin AM18 = VCCAUX;
	pin AM19 = GND;
	pin AM20 = GT19_GNDA;
	pin AM21 = IOB_S25_2;
	pin AM22 = IOB_S25_3;
	pin AM23 = GT20_GNDA;
	pin AM24 = IOB_S20_3;
	pin AM25 = GND;
	pin AM26 = IOB_S8_3;
	pin AM27 = GT21_GNDA;
	pin AM28 = IOB_S4_3;
	pin AM29 = VCCO5;
	pin AM30 = GT23_GNDA;
	pin AM31 = VCCAUX;
	pin AM32 = VCCAUX;
	pin AM33 = GND;
	pin AM34 = GND;
	pin AN1 = GND;
	pin AN2 = GT14_AVCCAUXRX;
	pin AN3 = GT14_VTRX;
	pin AN4 = GT14_AVCCAUXTX;
	pin AN5 = GT14_VTTX;
	pin AN6 = GT16_AVCCAUXRX;
	pin AN7 = GT16_VTRX;
	pin AN8 = GT16_AVCCAUXTX;
	pin AN9 = GT16_VTTX;
	pin AN10 = GT17_AVCCAUXRX;
	pin AN11 = GT17_VTRX;
	pin AN12 = GT17_AVCCAUXTX;
	pin AN13 = GT17_VTTX;
	pin AN14 = GT18_AVCCAUXRX;
	pin AN15 = GT18_VTRX;
	pin AN16 = GT18_AVCCAUXTX;
	pin AN17 = GT18_VTTX;
	pin AN18 = GT19_AVCCAUXRX;
	pin AN19 = GT19_VTRX;
	pin AN20 = GT19_AVCCAUXTX;
	pin AN21 = GT19_VTTX;
	pin AN22 = GT20_AVCCAUXRX;
	pin AN23 = GT20_VTRX;
	pin AN24 = GT20_AVCCAUXTX;
	pin AN25 = GT20_VTTX;
	pin AN26 = GT21_AVCCAUXRX;
	pin AN27 = GT21_VTRX;
	pin AN28 = GT21_AVCCAUXTX;
	pin AN29 = GT21_VTTX;
	pin AN30 = GT23_AVCCAUXRX;
	pin AN31 = GT23_VTRX;
	pin AN32 = GT23_AVCCAUXTX;
	pin AN33 = GT23_VTTX;
	pin AN34 = GND;
	pin AP2 = GT14_RXN;
	pin AP3 = GT14_RXP;
	pin AP4 = GT14_TXP;
	pin AP5 = GT14_TXN;
	pin AP6 = GT16_RXN;
	pin AP7 = GT16_RXP;
	pin AP8 = GT16_TXP;
	pin AP9 = GT16_TXN;
	pin AP10 = GT17_RXN;
	pin AP11 = GT17_RXP;
	pin AP12 = GT17_TXP;
	pin AP13 = GT17_TXN;
	pin AP14 = GT18_RXN;
	pin AP15 = GT18_RXP;
	pin AP16 = GT18_TXP;
	pin AP17 = GT18_TXN;
	pin AP18 = GT19_RXN;
	pin AP19 = GT19_RXP;
	pin AP20 = GT19_TXP;
	pin AP21 = GT19_TXN;
	pin AP22 = GT20_RXN;
	pin AP23 = GT20_RXP;
	pin AP24 = GT20_TXP;
	pin AP25 = GT20_TXN;
	pin AP26 = GT21_RXN;
	pin AP27 = GT21_RXP;
	pin AP28 = GT21_TXP;
	pin AP29 = GT21_TXN;
	pin AP30 = GT23_RXN;
	pin AP31 = GT23_RXP;
	pin AP32 = GT23_TXP;
	pin AP33 = GT23_TXN;
	vref IOB_W2_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S36_3;
	vref IOB_S47_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S78_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N36_0;
	vref IOB_N47_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N81_3;
}

// xc2vp50-ff1517
bond BOND54 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = GND;
	pin A4 = GT11_RXN;
	pin A5 = GT11_RXP;
	pin A6 = GT11_TXP;
	pin A7 = GT11_TXN;
	pin A8 = GT9_RXN;
	pin A9 = GT9_RXP;
	pin A10 = GT9_TXP;
	pin A11 = GT9_TXN;
	pin A12 = GT8_RXN;
	pin A13 = GT8_RXP;
	pin A14 = GT8_TXP;
	pin A15 = GT8_TXN;
	pin A16 = GT7_RXN;
	pin A17 = GT7_RXP;
	pin A18 = GT7_TXP;
	pin A19 = GT7_TXN;
	pin A20 = VCCAUX;
	pin A21 = GT6_RXN;
	pin A22 = GT6_RXP;
	pin A23 = GT6_TXP;
	pin A24 = GT6_TXN;
	pin A25 = GT5_RXN;
	pin A26 = GT5_RXP;
	pin A27 = GT5_TXP;
	pin A28 = GT5_TXN;
	pin A29 = GT4_RXN;
	pin A30 = GT4_RXP;
	pin A31 = GT4_TXP;
	pin A32 = GT4_TXN;
	pin A33 = GT2_RXN;
	pin A34 = GT2_RXP;
	pin A35 = GT2_TXP;
	pin A36 = GT2_TXN;
	pin A37 = GND;
	pin A38 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = GT11_AVCCAUXRX;
	pin B5 = GT11_VTRX;
	pin B6 = GT11_AVCCAUXTX;
	pin B7 = GT11_VTTX;
	pin B8 = GT9_AVCCAUXRX;
	pin B9 = GT9_VTRX;
	pin B10 = GT9_AVCCAUXTX;
	pin B11 = GT9_VTTX;
	pin B12 = GT8_AVCCAUXRX;
	pin B13 = GT8_VTRX;
	pin B14 = GT8_AVCCAUXTX;
	pin B15 = GT8_VTTX;
	pin B16 = GT7_AVCCAUXRX;
	pin B17 = GT7_VTRX;
	pin B18 = GT7_AVCCAUXTX;
	pin B19 = GT7_VTTX;
	pin B20 = VCCAUX;
	pin B21 = GT6_AVCCAUXRX;
	pin B22 = GT6_VTRX;
	pin B23 = GT6_AVCCAUXTX;
	pin B24 = GT6_VTTX;
	pin B25 = GT5_AVCCAUXRX;
	pin B26 = GT5_VTRX;
	pin B27 = GT5_AVCCAUXTX;
	pin B28 = GT5_VTTX;
	pin B29 = GT4_AVCCAUXRX;
	pin B30 = GT4_VTRX;
	pin B31 = GT4_AVCCAUXTX;
	pin B32 = GT4_VTTX;
	pin B33 = GT2_AVCCAUXRX;
	pin B34 = GT2_VTRX;
	pin B35 = GT2_AVCCAUXTX;
	pin B36 = GT2_VTTX;
	pin B37 = GND;
	pin B38 = GND;
	pin B39 = VCCAUX;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = IOB_E87_1;
	pin C6 = GT11_GNDA;
	pin C7 = IOB_E88_3;
	pin C8 = GND;
	pin C9 = GT9_GNDA;
	pin C10 = IOB_N78_0;
	pin C11 = IOB_N71_0;
	pin C12 = GND;
	pin C13 = GT8_GNDA;
	pin C14 = IOB_N64_0;
	pin C15 = IOB_N61_2;
	pin C16 = GT7_GNDA;
	pin C17 = IOB_N56_2;
	pin C18 = IOB_N49_2;
	pin C19 = IOB_N49_3;
	pin C20 = GND;
	pin C21 = IOB_N36_0;
	pin C22 = IOB_N36_1;
	pin C23 = IOB_N27_1;
	pin C24 = GT6_GNDA;
	pin C25 = IOB_N21_3;
	pin C26 = IOB_N15_1;
	pin C27 = GT5_GNDA;
	pin C28 = GND;
	pin C29 = IOB_N8_1;
	pin C30 = IOB_N5_3;
	pin C31 = GT4_GNDA;
	pin C32 = GND;
	pin C33 = IOB_W88_3;
	pin C34 = GT2_GNDA;
	pin C35 = IOB_W87_1;
	pin C36 = GND;
	pin C37 = GND;
	pin C38 = GND;
	pin C39 = GND;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = GND;
	pin D4 = GND;
	pin D5 = IOB_E87_0;
	pin D6 = IOB_E86_3;
	pin D7 = IOB_E88_2;
	pin D8 = NC;
	pin D9 = IOB_N82_0;
	pin D10 = IOB_N78_1;
	pin D11 = IOB_N71_1;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = IOB_N64_1;
	pin D15 = IOB_N61_3;
	pin D16 = GND;
	pin D17 = IOB_N56_3;
	pin D18 = IOB_N50_0;
	pin D19 = IOB_N43_0;
	pin D20 = IOB_N41_1;
	pin D21 = IOB_N35_3;
	pin D22 = IOB_N33_3;
	pin D23 = IOB_N27_0;
	pin D24 = GND;
	pin D25 = IOB_N21_2;
	pin D26 = IOB_N15_0;
	pin D27 = NC;
	pin D28 = IOB_N13_1;
	pin D29 = IOB_N8_0;
	pin D30 = IOB_N5_2;
	pin D31 = IOB_N1_3;
	pin D32 = PROG_B;
	pin D33 = IOB_W88_2;
	pin D34 = IOB_W86_3;
	pin D35 = IOB_W87_0;
	pin D36 = GND;
	pin D37 = GND;
	pin D38 = NC;
	pin D39 = NC;
	pin E1 = VCCO2;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = VCCO2;
	pin E5 = VCCAUX;
	pin E6 = IOB_E86_2;
	pin E7 = IOB_E85_1;
	pin E8 = TCK;
	pin E9 = IOB_N82_1;
	pin E10 = IOB_N79_2;
	pin E11 = IOB_N75_2;
	pin E12 = NC;
	pin E13 = NC;
	pin E14 = IOB_N68_2;
	pin E15 = IOB_N62_0;
	pin E16 = IOB_N57_0;
	pin E17 = IOB_N57_1;
	pin E18 = IOB_N50_1;
	pin E19 = IOB_N43_1;
	pin E20 = IOB_N41_0;
	pin E21 = IOB_N35_2;
	pin E22 = IOB_N33_2;
	pin E23 = IOB_N29_1;
	pin E24 = IOB_N23_1;
	pin E25 = IOB_N23_2;
	pin E26 = IOB_N14_3;
	pin E27 = NC;
	pin E28 = IOB_N13_0;
	pin E29 = IOB_N7_3;
	pin E30 = IOB_N4_1;
	pin E31 = IOB_N1_2;
	pin E32 = HSWAP_EN;
	pin E33 = IOB_W85_1;
	pin E34 = IOB_W86_2;
	pin E35 = VCCAUX;
	pin E36 = VCCO7;
	pin E37 = NC;
	pin E38 = NC;
	pin E39 = VCCO7;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = VCCAUX;
	pin F7 = IOB_E85_0;
	pin F8 = VCCO2;
	pin F9 = TMS;
	pin F10 = IOB_N79_3;
	pin F11 = IOB_N75_3;
	pin F12 = NC;
	pin F13 = VCCO1;
	pin F14 = IOB_N68_3;
	pin F15 = IOB_N62_1;
	pin F16 = IOB_N58_2;
	pin F17 = VCCO1;
	pin F18 = IOB_N54_2;
	pin F19 = IOB_N47_2;
	pin F20 = IOB_N40_2;
	pin F21 = IOB_N40_3;
	pin F22 = IOB_N29_0;
	pin F23 = VCCO0;
	pin F24 = IOB_N26_3;
	pin F25 = IOB_N20_1;
	pin F26 = IOB_N14_2;
	pin F27 = VCCO0;
	pin F28 = NC;
	pin F29 = IOB_N7_2;
	pin F30 = IOB_N4_0;
	pin F31 = DXN;
	pin F32 = VCCO7;
	pin F33 = IOB_W85_0;
	pin F34 = VCCAUX;
	pin F35 = NC;
	pin F36 = NC;
	pin F37 = NC;
	pin F38 = NC;
	pin F39 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = NC;
	pin G8 = GND;
	pin G9 = IOB_E88_1;
	pin G10 = IOB_N81_2;
	pin G11 = IOB_N76_0;
	pin G12 = GND;
	pin G13 = NC;
	pin G14 = IOB_N69_0;
	pin G15 = IOB_N63_2;
	pin G16 = GND;
	pin G17 = IOB_N58_3;
	pin G18 = IOB_N54_3;
	pin G19 = IOB_N47_3;
	pin G20 = GND;
	pin G21 = IOB_N34_0;
	pin G22 = IOB_N34_1;
	pin G23 = IOB_N26_2;
	pin G24 = GND;
	pin G25 = IOB_N20_0;
	pin G26 = NC;
	pin G27 = NC;
	pin G28 = GND;
	pin G29 = IOB_N6_1;
	pin G30 = IOB_N2_1;
	pin G31 = IOB_W88_1;
	pin G32 = GND;
	pin G33 = NC;
	pin G34 = NC;
	pin G35 = NC;
	pin G36 = NC;
	pin G37 = NC;
	pin G38 = NC;
	pin G39 = NC;
	pin H1 = GND;
	pin H2 = IOB_E83_1;
	pin H3 = IOB_E83_0;
	pin H4 = IOB_E81_1;
	pin H5 = GND;
	pin H6 = IOB_E84_3;
	pin H7 = IOB_E84_2;
	pin H8 = IOB_E86_1;
	pin H9 = IOB_E88_0;
	pin H10 = IOB_N81_3;
	pin H11 = IOB_N76_1;
	pin H12 = IOB_N70_2;
	pin H13 = NC;
	pin H14 = IOB_N69_1;
	pin H15 = IOB_N63_3;
	pin H16 = IOB_N60_1;
	pin H17 = IOB_N60_3;
	pin H18 = IOB_N55_0;
	pin H19 = IOB_N48_0;
	pin H20 = IOB_N33_0;
	pin H21 = IOB_N33_1;
	pin H22 = IOB_N28_3;
	pin H23 = IOB_N25_1;
	pin H24 = IOB_N22_1;
	pin H25 = IOB_N19_3;
	pin H26 = NC;
	pin H27 = NC;
	pin H28 = IOB_N12_3;
	pin H29 = IOB_N6_0;
	pin H30 = IOB_N2_0;
	pin H31 = IOB_W88_0;
	pin H32 = IOB_W86_1;
	pin H33 = IOB_W84_2;
	pin H34 = IOB_W84_3;
	pin H35 = GND;
	pin H36 = IOB_W81_1;
	pin H37 = IOB_W83_0;
	pin H38 = IOB_W83_1;
	pin H39 = GND;
	pin J1 = IOB_E80_3;
	pin J2 = IOB_E80_2;
	pin J3 = IOB_E77_0;
	pin J4 = VCCO2;
	pin J5 = IOB_E81_0;
	pin J6 = IOB_E82_3;
	pin J7 = IOB_E82_2;
	pin J8 = VCCO2;
	pin J9 = IOB_E86_0;
	pin J10 = IOB_N77_2;
	pin J11 = IOB_N77_3;
	pin J12 = IOB_N70_3;
	pin J13 = NC;
	pin J14 = IOB_N71_2;
	pin J15 = NC;
	pin J16 = IOB_N60_2;
	pin J17 = IOB_N58_1;
	pin J18 = IOB_N55_1;
	pin J19 = IOB_N48_1;
	pin J20 = IOB_N42_2;
	pin J21 = IOB_N35_1;
	pin J22 = IOB_N28_2;
	pin J23 = IOB_N25_0;
	pin J24 = IOB_N22_0;
	pin J25 = IOB_N19_2;
	pin J26 = NC;
	pin J27 = NC;
	pin J28 = IOB_N12_2;
	pin J29 = IOB_N5_1;
	pin J30 = IOB_N1_0;
	pin J31 = IOB_W86_0;
	pin J32 = VCCO7;
	pin J33 = IOB_W82_2;
	pin J34 = IOB_W82_3;
	pin J35 = IOB_W81_0;
	pin J36 = VCCO7;
	pin J37 = IOB_W77_0;
	pin J38 = IOB_W80_2;
	pin J39 = IOB_W80_3;
	pin K1 = IOB_E76_3;
	pin K2 = IOB_E76_2;
	pin K3 = IOB_E77_1;
	pin K4 = IOB_E78_3;
	pin K5 = IOB_E78_2;
	pin K6 = IOB_E79_1;
	pin K7 = IOB_E79_0;
	pin K8 = IOB_E84_1;
	pin K9 = IOB_E84_0;
	pin K10 = IOB_N79_1;
	pin K11 = IOB_N82_2;
	pin K12 = IOB_N82_3;
	pin K13 = VCCO1;
	pin K14 = IOB_N71_3;
	pin K15 = NC;
	pin K16 = IOB_N62_2;
	pin K17 = VCCO1;
	pin K18 = IOB_N55_2;
	pin K19 = IOB_N48_2;
	pin K20 = IOB_N42_3;
	pin K21 = IOB_N35_0;
	pin K22 = IOB_N26_1;
	pin K23 = VCCO0;
	pin K24 = IOB_N14_0;
	pin K25 = IOB_N14_1;
	pin K26 = NC;
	pin K27 = VCCO0;
	pin K28 = IOB_N4_2;
	pin K29 = IOB_N5_0;
	pin K30 = IOB_N1_1;
	pin K31 = IOB_W84_0;
	pin K32 = IOB_W84_1;
	pin K33 = IOB_W79_1;
	pin K34 = IOB_W79_0;
	pin K35 = IOB_W78_2;
	pin K36 = IOB_W78_3;
	pin K37 = IOB_W77_1;
	pin K38 = IOB_W76_2;
	pin K39 = IOB_W76_3;
	pin L1 = IOB_E72_3;
	pin L2 = IOB_E72_2;
	pin L3 = IOB_E73_1;
	pin L4 = IOB_E73_0;
	pin L5 = IOB_E74_3;
	pin L6 = IOB_E74_2;
	pin L7 = IOB_E75_1;
	pin L8 = IOB_E75_0;
	pin L9 = IOB_E82_1;
	pin L10 = TDO;
	pin L11 = VCCBATT;
	pin L12 = IOB_N78_2;
	pin L13 = IOB_N78_3;
	pin L14 = NC;
	pin L15 = NC;
	pin L16 = GND;
	pin L17 = IOB_N62_3;
	pin L18 = IOB_N55_3;
	pin L19 = IOB_N48_3;
	pin L20 = GND;
	pin L21 = IOB_N41_3;
	pin L22 = IOB_N26_0;
	pin L23 = IOB_N21_1;
	pin L24 = GND;
	pin L25 = NC;
	pin L26 = NC;
	pin L27 = IOB_N7_0;
	pin L28 = IOB_N7_1;
	pin L29 = DXP;
	pin L30 = TDI;
	pin L31 = IOB_W82_1;
	pin L32 = IOB_W75_0;
	pin L33 = IOB_W75_1;
	pin L34 = IOB_W74_2;
	pin L35 = IOB_W74_3;
	pin L36 = IOB_W73_0;
	pin L37 = IOB_W73_1;
	pin L38 = IOB_W72_2;
	pin L39 = IOB_W72_3;
	pin M1 = GND;
	pin M2 = IOB_E70_3;
	pin M3 = IOB_E70_2;
	pin M4 = IOB_E68_3;
	pin M5 = GND;
	pin M6 = IOB_E71_1;
	pin M7 = IOB_E71_0;
	pin M8 = IOB_E80_1;
	pin M9 = GND;
	pin M10 = IOB_E82_0;
	pin M11 = IOB_E76_1;
	pin M12 = VCCINT;
	pin M13 = IOB_N76_2;
	pin M14 = IOB_N76_3;
	pin M15 = IOB_N69_2;
	pin M16 = IOB_N69_3;
	pin M17 = IOB_N64_2;
	pin M18 = IOB_N57_2;
	pin M19 = IOB_N50_2;
	pin M20 = IOB_N42_0;
	pin M21 = IOB_N41_2;
	pin M22 = IOB_N21_0;
	pin M23 = IOB_N25_2;
	pin M24 = IOB_N19_0;
	pin M25 = IOB_N19_1;
	pin M26 = IOB_N12_0;
	pin M27 = IOB_N12_1;
	pin M28 = VCCINT;
	pin M29 = IOB_W76_1;
	pin M30 = IOB_W82_0;
	pin M31 = GND;
	pin M32 = IOB_W80_1;
	pin M33 = IOB_W71_0;
	pin M34 = IOB_W71_1;
	pin M35 = GND;
	pin M36 = IOB_W68_3;
	pin M37 = IOB_W70_2;
	pin M38 = IOB_W70_3;
	pin M39 = GND;
	pin N1 = IOB_E67_1;
	pin N2 = IOB_E67_0;
	pin N3 = IOB_E64_2;
	pin N4 = VCCO2;
	pin N5 = IOB_E68_2;
	pin N6 = IOB_E69_1;
	pin N7 = IOB_E69_0;
	pin N8 = VCCO2;
	pin N9 = IOB_E80_0;
	pin N10 = IOB_E78_0;
	pin N11 = IOB_E76_0;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCO1;
	pin N15 = VCCO1;
	pin N16 = VCCO1;
	pin N17 = IOB_N64_3;
	pin N18 = IOB_N57_3;
	pin N19 = IOB_N50_3;
	pin N20 = IOB_N42_1;
	pin N21 = IOB_N28_0;
	pin N22 = IOB_N28_1;
	pin N23 = IOB_N23_0;
	pin N24 = VCCO0;
	pin N25 = VCCO0;
	pin N26 = VCCO0;
	pin N27 = VCCINT;
	pin N28 = VCCO7;
	pin N29 = IOB_W76_0;
	pin N30 = IOB_W78_0;
	pin N31 = IOB_W80_0;
	pin N32 = VCCO7;
	pin N33 = IOB_W69_0;
	pin N34 = IOB_W69_1;
	pin N35 = IOB_W68_2;
	pin N36 = VCCO7;
	pin N37 = IOB_W64_2;
	pin N38 = IOB_W67_0;
	pin N39 = IOB_W67_1;
	pin P1 = IOB_E63_1;
	pin P2 = IOB_E63_0;
	pin P3 = IOB_E64_3;
	pin P4 = IOB_E65_1;
	pin P5 = IOB_E65_0;
	pin P6 = IOB_E66_3;
	pin P7 = IOB_E66_2;
	pin P8 = IOB_E74_1;
	pin P9 = IOB_E74_0;
	pin P10 = IOB_E78_1;
	pin P11 = IOB_E72_1;
	pin P12 = IOB_E72_0;
	pin P13 = VCCO2;
	pin P14 = VCCINT;
	pin P15 = VCCO1;
	pin P16 = VCCO1;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = GND;
	pin P21 = VCCO0;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCINT;
	pin P27 = VCCO7;
	pin P28 = IOB_W72_0;
	pin P29 = IOB_W72_1;
	pin P30 = IOB_W78_1;
	pin P31 = IOB_W74_0;
	pin P32 = IOB_W74_1;
	pin P33 = IOB_W66_2;
	pin P34 = IOB_W66_3;
	pin P35 = IOB_W65_0;
	pin P36 = IOB_W65_1;
	pin P37 = IOB_W64_3;
	pin P38 = IOB_W63_0;
	pin P39 = IOB_W63_1;
	pin R1 = IOB_E59_1;
	pin R2 = IOB_E59_0;
	pin R3 = IOB_E60_3;
	pin R4 = IOB_E60_2;
	pin R5 = IOB_E61_1;
	pin R6 = IOB_E61_0;
	pin R7 = IOB_E62_3;
	pin R8 = IOB_E62_2;
	pin R9 = IOB_E70_1;
	pin R10 = IOB_E70_0;
	pin R11 = IOB_E68_1;
	pin R12 = IOB_E68_0;
	pin R13 = IOB_E66_1;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = VCCINT;
	pin R22 = VCCINT;
	pin R23 = VCCINT;
	pin R24 = VCCINT;
	pin R25 = VCCINT;
	pin R26 = VCCO7;
	pin R27 = IOB_W66_1;
	pin R28 = IOB_W68_0;
	pin R29 = IOB_W68_1;
	pin R30 = IOB_W70_0;
	pin R31 = IOB_W70_1;
	pin R32 = IOB_W62_2;
	pin R33 = IOB_W62_3;
	pin R34 = IOB_W61_0;
	pin R35 = IOB_W61_1;
	pin R36 = IOB_W60_2;
	pin R37 = IOB_W60_3;
	pin R38 = IOB_W59_0;
	pin R39 = IOB_W59_1;
	pin T1 = GND;
	pin T2 = IOB_E57_1;
	pin T3 = IOB_E57_0;
	pin T4 = IOB_E55_0;
	pin T5 = GND;
	pin T6 = IOB_E58_3;
	pin T7 = IOB_E58_2;
	pin T8 = IOB_E60_0;
	pin T9 = GND;
	pin T10 = IOB_E64_1;
	pin T11 = IOB_E64_0;
	pin T12 = IOB_E62_1;
	pin T13 = IOB_E66_0;
	pin T14 = VCCO2;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCO7;
	pin T27 = IOB_W66_0;
	pin T28 = IOB_W62_1;
	pin T29 = IOB_W64_0;
	pin T30 = IOB_W64_1;
	pin T31 = GND;
	pin T32 = IOB_W60_0;
	pin T33 = IOB_W58_2;
	pin T34 = IOB_W58_3;
	pin T35 = GND;
	pin T36 = IOB_W55_0;
	pin T37 = IOB_W57_0;
	pin T38 = IOB_W57_1;
	pin T39 = GND;
	pin U1 = IOB_E54_3;
	pin U2 = IOB_E54_2;
	pin U3 = VCCO2;
	pin U4 = IOB_E55_1;
	pin U5 = IOB_E56_3;
	pin U6 = IOB_E56_2;
	pin U7 = VCCO2;
	pin U8 = IOB_E60_1;
	pin U9 = IOB_E58_1;
	pin U10 = IOB_E58_0;
	pin U11 = VCCO2;
	pin U12 = IOB_E62_0;
	pin U13 = IOB_E56_1;
	pin U14 = VCCO2;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = VCCO7;
	pin U27 = IOB_W56_1;
	pin U28 = IOB_W62_0;
	pin U29 = VCCO7;
	pin U30 = IOB_W58_0;
	pin U31 = IOB_W58_1;
	pin U32 = IOB_W60_1;
	pin U33 = VCCO7;
	pin U34 = IOB_W56_2;
	pin U35 = IOB_W56_3;
	pin U36 = IOB_W55_1;
	pin U37 = VCCO7;
	pin U38 = IOB_W54_2;
	pin U39 = IOB_W54_3;
	pin V1 = IOB_E50_3;
	pin V2 = IOB_E50_2;
	pin V3 = IOB_E51_1;
	pin V4 = IOB_E51_0;
	pin V5 = IOB_E52_3;
	pin V6 = IOB_E52_2;
	pin V7 = IOB_E53_1;
	pin V8 = IOB_E53_0;
	pin V9 = IOB_E54_1;
	pin V10 = IOB_E54_0;
	pin V11 = IOB_E52_1;
	pin V12 = IOB_E52_0;
	pin V13 = IOB_E56_0;
	pin V14 = VCCO2;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = VCCO7;
	pin V27 = IOB_W56_0;
	pin V28 = IOB_W52_0;
	pin V29 = IOB_W52_1;
	pin V30 = IOB_W54_0;
	pin V31 = IOB_W54_1;
	pin V32 = IOB_W53_0;
	pin V33 = IOB_W53_1;
	pin V34 = IOB_W52_2;
	pin V35 = IOB_W52_3;
	pin V36 = IOB_W51_0;
	pin V37 = IOB_W51_1;
	pin V38 = IOB_W50_2;
	pin V39 = IOB_W50_3;
	pin W1 = VCCAUX;
	pin W2 = GND;
	pin W3 = IOB_E47_1;
	pin W4 = IOB_E47_0;
	pin W5 = IOB_E48_3;
	pin W6 = IOB_E48_2;
	pin W7 = IOB_E49_1;
	pin W8 = IOB_E49_0;
	pin W9 = IOB_E46_1;
	pin W10 = IOB_E50_1;
	pin W11 = IOB_E50_0;
	pin W12 = IOB_E48_1;
	pin W13 = IOB_E48_0;
	pin W14 = VCCO2;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = VCCINT;
	pin W26 = VCCO7;
	pin W27 = IOB_W48_0;
	pin W28 = IOB_W48_1;
	pin W29 = IOB_W50_0;
	pin W30 = IOB_W50_1;
	pin W31 = IOB_W46_1;
	pin W32 = IOB_W49_0;
	pin W33 = IOB_W49_1;
	pin W34 = IOB_W48_2;
	pin W35 = IOB_W48_3;
	pin W36 = IOB_W47_0;
	pin W37 = IOB_W47_1;
	pin W38 = GND;
	pin W39 = VCCAUX;
	pin Y1 = VCCAUX;
	pin Y2 = VCCAUX;
	pin Y3 = IOB_E45_1;
	pin Y4 = IOB_E45_0;
	pin Y5 = VCCO2;
	pin Y6 = GND;
	pin Y7 = IOB_E46_3;
	pin Y8 = IOB_E46_2;
	pin Y9 = IOB_E46_0;
	pin Y10 = GND;
	pin Y11 = IOB_E43_3;
	pin Y12 = IOB_E43_2;
	pin Y13 = IOB_E41_3;
	pin Y14 = VCCO3;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = VCCO6;
	pin Y27 = IOB_W41_3;
	pin Y28 = IOB_W43_2;
	pin Y29 = IOB_W43_3;
	pin Y30 = GND;
	pin Y31 = IOB_W46_0;
	pin Y32 = IOB_W46_2;
	pin Y33 = IOB_W46_3;
	pin Y34 = GND;
	pin Y35 = VCCO7;
	pin Y36 = IOB_W45_0;
	pin Y37 = IOB_W45_1;
	pin Y38 = VCCAUX;
	pin Y39 = VCCAUX;
	pin AA1 = VCCAUX;
	pin AA2 = GND;
	pin AA3 = IOB_E42_3;
	pin AA4 = IOB_E42_2;
	pin AA5 = IOB_E43_1;
	pin AA6 = IOB_E43_0;
	pin AA7 = IOB_E44_3;
	pin AA8 = IOB_E44_2;
	pin AA9 = IOB_E39_3;
	pin AA10 = IOB_E39_2;
	pin AA11 = IOB_E37_3;
	pin AA12 = IOB_E37_2;
	pin AA13 = IOB_E41_2;
	pin AA14 = VCCO3;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = VCCO6;
	pin AA27 = IOB_W41_2;
	pin AA28 = IOB_W37_2;
	pin AA29 = IOB_W37_3;
	pin AA30 = IOB_W39_2;
	pin AA31 = IOB_W39_3;
	pin AA32 = IOB_W44_2;
	pin AA33 = IOB_W44_3;
	pin AA34 = IOB_W43_0;
	pin AA35 = IOB_W43_1;
	pin AA36 = IOB_W42_2;
	pin AA37 = IOB_W42_3;
	pin AA38 = GND;
	pin AA39 = VCCAUX;
	pin AB1 = IOB_E38_3;
	pin AB2 = IOB_E38_2;
	pin AB3 = IOB_E39_1;
	pin AB4 = IOB_E39_0;
	pin AB5 = IOB_E40_3;
	pin AB6 = IOB_E40_2;
	pin AB7 = IOB_E41_1;
	pin AB8 = IOB_E41_0;
	pin AB9 = IOB_E35_3;
	pin AB10 = IOB_E35_2;
	pin AB11 = IOB_E33_3;
	pin AB12 = IOB_E33_2;
	pin AB13 = IOB_E29_3;
	pin AB14 = VCCO3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = VCCINT;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W29_3;
	pin AB28 = IOB_W33_2;
	pin AB29 = IOB_W33_3;
	pin AB30 = IOB_W35_2;
	pin AB31 = IOB_W35_3;
	pin AB32 = IOB_W41_0;
	pin AB33 = IOB_W41_1;
	pin AB34 = IOB_W40_2;
	pin AB35 = IOB_W40_3;
	pin AB36 = IOB_W39_0;
	pin AB37 = IOB_W39_1;
	pin AB38 = IOB_W38_2;
	pin AB39 = IOB_W38_3;
	pin AC1 = IOB_E36_3;
	pin AC2 = IOB_E36_2;
	pin AC3 = VCCO3;
	pin AC4 = IOB_E34_3;
	pin AC5 = IOB_E37_1;
	pin AC6 = IOB_E37_0;
	pin AC7 = VCCO3;
	pin AC8 = IOB_E35_1;
	pin AC9 = IOB_E31_3;
	pin AC10 = IOB_E31_2;
	pin AC11 = VCCO3;
	pin AC12 = IOB_E25_3;
	pin AC13 = IOB_E29_2;
	pin AC14 = VCCO3;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = VCCO6;
	pin AC27 = IOB_W29_2;
	pin AC28 = IOB_W25_3;
	pin AC29 = VCCO6;
	pin AC30 = IOB_W31_2;
	pin AC31 = IOB_W31_3;
	pin AC32 = IOB_W35_1;
	pin AC33 = VCCO6;
	pin AC34 = IOB_W37_0;
	pin AC35 = IOB_W37_1;
	pin AC36 = IOB_W34_3;
	pin AC37 = VCCO6;
	pin AC38 = IOB_W36_2;
	pin AC39 = IOB_W36_3;
	pin AD1 = GND;
	pin AD2 = IOB_E32_3;
	pin AD3 = IOB_E32_2;
	pin AD4 = IOB_E34_2;
	pin AD5 = GND;
	pin AD6 = IOB_E33_1;
	pin AD7 = IOB_E33_0;
	pin AD8 = IOB_E35_0;
	pin AD9 = GND;
	pin AD10 = IOB_E27_3;
	pin AD11 = IOB_E27_2;
	pin AD12 = IOB_E25_2;
	pin AD13 = IOB_E19_3;
	pin AD14 = VCCO3;
	pin AD15 = VCCINT;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = VCCINT;
	pin AD26 = VCCO6;
	pin AD27 = IOB_W19_3;
	pin AD28 = IOB_W25_2;
	pin AD29 = IOB_W27_2;
	pin AD30 = IOB_W27_3;
	pin AD31 = GND;
	pin AD32 = IOB_W35_0;
	pin AD33 = IOB_W33_0;
	pin AD34 = IOB_W33_1;
	pin AD35 = GND;
	pin AD36 = IOB_W34_2;
	pin AD37 = IOB_W32_2;
	pin AD38 = IOB_W32_3;
	pin AD39 = GND;
	pin AE1 = IOB_E28_3;
	pin AE2 = IOB_E28_2;
	pin AE3 = IOB_E29_1;
	pin AE4 = IOB_E29_0;
	pin AE5 = IOB_E30_3;
	pin AE6 = IOB_E30_2;
	pin AE7 = IOB_E31_1;
	pin AE8 = IOB_E31_0;
	pin AE9 = IOB_E23_3;
	pin AE10 = IOB_E23_2;
	pin AE11 = IOB_E21_3;
	pin AE12 = IOB_E21_2;
	pin AE13 = IOB_E19_2;
	pin AE14 = VCCO3;
	pin AE15 = VCCINT;
	pin AE16 = VCCINT;
	pin AE17 = VCCINT;
	pin AE18 = VCCINT;
	pin AE19 = VCCINT;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = VCCINT;
	pin AE25 = VCCINT;
	pin AE26 = VCCO6;
	pin AE27 = IOB_W19_2;
	pin AE28 = IOB_W21_2;
	pin AE29 = IOB_W21_3;
	pin AE30 = IOB_W23_2;
	pin AE31 = IOB_W23_3;
	pin AE32 = IOB_W31_0;
	pin AE33 = IOB_W31_1;
	pin AE34 = IOB_W30_2;
	pin AE35 = IOB_W30_3;
	pin AE36 = IOB_W29_0;
	pin AE37 = IOB_W29_1;
	pin AE38 = IOB_W28_2;
	pin AE39 = IOB_W28_3;
	pin AF1 = IOB_E25_1;
	pin AF2 = IOB_E25_0;
	pin AF3 = IOB_E23_1;
	pin AF4 = IOB_E26_3;
	pin AF5 = IOB_E26_2;
	pin AF6 = IOB_E27_1;
	pin AF7 = IOB_E27_0;
	pin AF8 = IOB_E17_3;
	pin AF9 = IOB_E17_2;
	pin AF10 = IOB_E15_3;
	pin AF11 = IOB_E13_3;
	pin AF12 = IOB_E13_2;
	pin AF13 = VCCO3;
	pin AF14 = VCCINT;
	pin AF15 = VCCO4;
	pin AF16 = VCCO4;
	pin AF17 = VCCO4;
	pin AF18 = VCCO4;
	pin AF19 = VCCO4;
	pin AF20 = GND;
	pin AF21 = VCCO5;
	pin AF22 = VCCO5;
	pin AF23 = VCCO5;
	pin AF24 = VCCO5;
	pin AF25 = VCCO5;
	pin AF26 = VCCINT;
	pin AF27 = VCCO6;
	pin AF28 = IOB_W13_2;
	pin AF29 = IOB_W13_3;
	pin AF30 = IOB_W15_3;
	pin AF31 = IOB_W17_2;
	pin AF32 = IOB_W17_3;
	pin AF33 = IOB_W27_0;
	pin AF34 = IOB_W27_1;
	pin AF35 = IOB_W26_2;
	pin AF36 = IOB_W26_3;
	pin AF37 = IOB_W23_1;
	pin AF38 = IOB_W25_0;
	pin AF39 = IOB_W25_1;
	pin AG1 = IOB_E22_3;
	pin AG2 = IOB_E22_2;
	pin AG3 = IOB_E23_0;
	pin AG4 = VCCO3;
	pin AG5 = IOB_E20_3;
	pin AG6 = IOB_E24_3;
	pin AG7 = IOB_E24_2;
	pin AG8 = VCCO3;
	pin AG9 = IOB_E11_3;
	pin AG10 = IOB_E15_2;
	pin AG11 = IOB_E9_3;
	pin AG12 = VCCO3;
	pin AG13 = VCCINT;
	pin AG14 = VCCO4;
	pin AG15 = VCCO4;
	pin AG16 = VCCO4;
	pin AG17 = IOB_S64_0;
	pin AG18 = IOB_S57_0;
	pin AG19 = IOB_S50_0;
	pin AG20 = IOB_S42_2;
	pin AG21 = IOB_S28_3;
	pin AG22 = IOB_S28_2;
	pin AG23 = IOB_S23_3;
	pin AG24 = VCCO5;
	pin AG25 = VCCO5;
	pin AG26 = VCCO5;
	pin AG27 = VCCINT;
	pin AG28 = VCCO6;
	pin AG29 = IOB_W9_3;
	pin AG30 = IOB_W15_2;
	pin AG31 = IOB_W11_3;
	pin AG32 = VCCO6;
	pin AG33 = IOB_W24_2;
	pin AG34 = IOB_W24_3;
	pin AG35 = IOB_W20_3;
	pin AG36 = VCCO6;
	pin AG37 = IOB_W23_0;
	pin AG38 = IOB_W22_2;
	pin AG39 = IOB_W22_3;
	pin AH1 = GND;
	pin AH2 = IOB_E19_1;
	pin AH3 = IOB_E19_0;
	pin AH4 = IOB_E20_2;
	pin AH5 = GND;
	pin AH6 = IOB_E21_1;
	pin AH7 = IOB_E21_0;
	pin AH8 = IOB_E11_2;
	pin AH9 = GND;
	pin AH10 = IOB_E7_3;
	pin AH11 = IOB_E9_2;
	pin AH12 = VCCINT;
	pin AH13 = IOB_S76_1;
	pin AH14 = IOB_S76_0;
	pin AH15 = IOB_S69_1;
	pin AH16 = IOB_S69_0;
	pin AH17 = IOB_S64_1;
	pin AH18 = IOB_S57_1;
	pin AH19 = IOB_S50_1;
	pin AH20 = IOB_S42_3;
	pin AH21 = IOB_S41_1;
	pin AH22 = IOB_S21_3;
	pin AH23 = IOB_S25_1;
	pin AH24 = IOB_S19_3;
	pin AH25 = IOB_S19_2;
	pin AH26 = IOB_S12_3;
	pin AH27 = IOB_S12_2;
	pin AH28 = VCCINT;
	pin AH29 = IOB_W9_2;
	pin AH30 = IOB_W7_3;
	pin AH31 = GND;
	pin AH32 = IOB_W11_2;
	pin AH33 = IOB_W21_0;
	pin AH34 = IOB_W21_1;
	pin AH35 = GND;
	pin AH36 = IOB_W20_2;
	pin AH37 = IOB_W19_0;
	pin AH38 = IOB_W19_1;
	pin AH39 = GND;
	pin AJ1 = IOB_E15_1;
	pin AJ2 = IOB_E15_0;
	pin AJ3 = IOB_E16_3;
	pin AJ4 = IOB_E16_2;
	pin AJ5 = IOB_E17_1;
	pin AJ6 = IOB_E17_0;
	pin AJ7 = IOB_E18_3;
	pin AJ8 = IOB_E18_2;
	pin AJ9 = IOB_E7_2;
	pin AJ10 = CCLK;
	pin AJ11 = DONE;
	pin AJ12 = IOB_S78_1;
	pin AJ13 = IOB_S78_0;
	pin AJ14 = NC;
	pin AJ15 = NC;
	pin AJ16 = GND;
	pin AJ17 = IOB_S62_0;
	pin AJ18 = IOB_S55_0;
	pin AJ19 = IOB_S48_0;
	pin AJ20 = GND;
	pin AJ21 = IOB_S41_0;
	pin AJ22 = IOB_S26_3;
	pin AJ23 = IOB_S21_2;
	pin AJ24 = GND;
	pin AJ25 = NC;
	pin AJ26 = NC;
	pin AJ27 = IOB_S7_3;
	pin AJ28 = IOB_S7_2;
	pin AJ29 = M2;
	pin AJ30 = M1;
	pin AJ31 = IOB_W7_2;
	pin AJ32 = IOB_W18_2;
	pin AJ33 = IOB_W18_3;
	pin AJ34 = IOB_W17_0;
	pin AJ35 = IOB_W17_1;
	pin AJ36 = IOB_W16_2;
	pin AJ37 = IOB_W16_3;
	pin AJ38 = IOB_W15_0;
	pin AJ39 = IOB_W15_1;
	pin AK1 = IOB_E12_3;
	pin AK2 = IOB_E12_2;
	pin AK3 = IOB_E10_3;
	pin AK4 = IOB_E13_1;
	pin AK5 = IOB_E13_0;
	pin AK6 = IOB_E14_3;
	pin AK7 = IOB_E14_2;
	pin AK8 = IOB_E5_3;
	pin AK9 = IOB_E5_2;
	pin AK10 = IOB_S79_2;
	pin AK11 = IOB_S82_1;
	pin AK12 = IOB_S82_0;
	pin AK13 = VCCO4;
	pin AK14 = IOB_S71_0;
	pin AK15 = NC;
	pin AK16 = IOB_S62_1;
	pin AK17 = VCCO4;
	pin AK18 = IOB_S55_1;
	pin AK19 = IOB_S48_1;
	pin AK20 = IOB_S42_0;
	pin AK21 = IOB_S35_3;
	pin AK22 = IOB_S26_2;
	pin AK23 = VCCO5;
	pin AK24 = IOB_S14_3;
	pin AK25 = IOB_S14_2;
	pin AK26 = NC;
	pin AK27 = VCCO5;
	pin AK28 = IOB_S4_1;
	pin AK29 = IOB_S5_3;
	pin AK30 = IOB_S1_2;
	pin AK31 = IOB_W5_2;
	pin AK32 = IOB_W5_3;
	pin AK33 = IOB_W14_2;
	pin AK34 = IOB_W14_3;
	pin AK35 = IOB_W13_0;
	pin AK36 = IOB_W13_1;
	pin AK37 = IOB_W10_3;
	pin AK38 = IOB_W12_2;
	pin AK39 = IOB_W12_3;
	pin AL1 = IOB_E9_1;
	pin AL2 = IOB_E9_0;
	pin AL3 = IOB_E10_2;
	pin AL4 = VCCO3;
	pin AL5 = IOB_E7_1;
	pin AL6 = IOB_E11_1;
	pin AL7 = IOB_E11_0;
	pin AL8 = VCCO3;
	pin AL9 = IOB_E3_3;
	pin AL10 = IOB_S77_1;
	pin AL11 = IOB_S77_0;
	pin AL12 = IOB_S70_0;
	pin AL13 = NC;
	pin AL14 = IOB_S71_1;
	pin AL15 = NC;
	pin AL16 = IOB_S60_1;
	pin AL17 = IOB_S58_2;
	pin AL18 = IOB_S55_2;
	pin AL19 = IOB_S48_2;
	pin AL20 = IOB_S42_1;
	pin AL21 = IOB_S35_2;
	pin AL22 = IOB_S28_1;
	pin AL23 = IOB_S25_3;
	pin AL24 = IOB_S22_3;
	pin AL25 = IOB_S19_1;
	pin AL26 = NC;
	pin AL27 = NC;
	pin AL28 = IOB_S12_1;
	pin AL29 = IOB_S5_2;
	pin AL30 = IOB_S1_3;
	pin AL31 = IOB_W3_3;
	pin AL32 = VCCO6;
	pin AL33 = IOB_W11_0;
	pin AL34 = IOB_W11_1;
	pin AL35 = IOB_W7_1;
	pin AL36 = VCCO6;
	pin AL37 = IOB_W10_2;
	pin AL38 = IOB_W9_0;
	pin AL39 = IOB_W9_1;
	pin AM1 = GND;
	pin AM2 = IOB_E6_3;
	pin AM3 = IOB_E6_2;
	pin AM4 = IOB_E7_0;
	pin AM5 = GND;
	pin AM6 = IOB_E8_3;
	pin AM7 = IOB_E8_2;
	pin AM8 = IOB_E3_2;
	pin AM9 = IOB_E2_3;
	pin AM10 = IOB_S81_0;
	pin AM11 = IOB_S76_2;
	pin AM12 = IOB_S70_1;
	pin AM13 = NC;
	pin AM14 = IOB_S69_2;
	pin AM15 = IOB_S63_0;
	pin AM16 = IOB_S60_2;
	pin AM17 = IOB_S60_0;
	pin AM18 = IOB_S55_3;
	pin AM19 = IOB_S48_3;
	pin AM20 = IOB_S33_3;
	pin AM21 = IOB_S33_2;
	pin AM22 = IOB_S28_0;
	pin AM23 = IOB_S25_2;
	pin AM24 = IOB_S22_2;
	pin AM25 = IOB_S19_0;
	pin AM26 = NC;
	pin AM27 = NC;
	pin AM28 = IOB_S12_0;
	pin AM29 = IOB_S6_3;
	pin AM30 = IOB_S2_3;
	pin AM31 = IOB_W2_3;
	pin AM32 = IOB_W3_2;
	pin AM33 = IOB_W8_2;
	pin AM34 = IOB_W8_3;
	pin AM35 = GND;
	pin AM36 = IOB_W7_0;
	pin AM37 = IOB_W6_2;
	pin AM38 = IOB_W6_3;
	pin AM39 = GND;
	pin AN1 = NC;
	pin AN2 = NC;
	pin AN3 = NC;
	pin AN4 = NC;
	pin AN5 = NC;
	pin AN6 = IOB_E5_1;
	pin AN7 = IOB_E5_0;
	pin AN8 = GND;
	pin AN9 = IOB_E2_2;
	pin AN10 = IOB_S81_1;
	pin AN11 = IOB_S76_3;
	pin AN12 = GND;
	pin AN13 = NC;
	pin AN14 = IOB_S69_3;
	pin AN15 = IOB_S63_1;
	pin AN16 = GND;
	pin AN17 = IOB_S58_0;
	pin AN18 = IOB_S54_0;
	pin AN19 = IOB_S47_0;
	pin AN20 = GND;
	pin AN21 = IOB_S34_3;
	pin AN22 = IOB_S34_2;
	pin AN23 = IOB_S26_1;
	pin AN24 = GND;
	pin AN25 = IOB_S20_3;
	pin AN26 = NC;
	pin AN27 = NC;
	pin AN28 = GND;
	pin AN29 = IOB_S6_2;
	pin AN30 = IOB_S2_2;
	pin AN31 = IOB_W2_2;
	pin AN32 = GND;
	pin AN33 = IOB_W5_0;
	pin AN34 = IOB_W5_1;
	pin AN35 = NC;
	pin AN36 = NC;
	pin AN37 = NC;
	pin AN38 = NC;
	pin AN39 = NC;
	pin AP1 = NC;
	pin AP2 = NC;
	pin AP3 = NC;
	pin AP4 = NC;
	pin AP5 = NC;
	pin AP6 = VCCAUX;
	pin AP7 = IOB_E3_1;
	pin AP8 = VCCO3;
	pin AP9 = PWRDWN_B;
	pin AP10 = IOB_S79_0;
	pin AP11 = IOB_S75_0;
	pin AP12 = NC;
	pin AP13 = VCCO4;
	pin AP14 = IOB_S68_0;
	pin AP15 = IOB_S62_2;
	pin AP16 = IOB_S58_1;
	pin AP17 = VCCO4;
	pin AP18 = IOB_S54_1;
	pin AP19 = IOB_S47_1;
	pin AP20 = IOB_S40_1;
	pin AP21 = IOB_S40_0;
	pin AP22 = IOB_S29_3;
	pin AP23 = VCCO5;
	pin AP24 = IOB_S26_0;
	pin AP25 = IOB_S20_2;
	pin AP26 = IOB_S14_1;
	pin AP27 = VCCO5;
	pin AP28 = NC;
	pin AP29 = IOB_S7_1;
	pin AP30 = IOB_S4_3;
	pin AP31 = M0;
	pin AP32 = VCCO6;
	pin AP33 = IOB_W3_1;
	pin AP34 = VCCAUX;
	pin AP35 = NC;
	pin AP36 = NC;
	pin AP37 = NC;
	pin AP38 = NC;
	pin AP39 = NC;
	pin AR1 = VCCO3;
	pin AR2 = NC;
	pin AR3 = NC;
	pin AR4 = VCCO3;
	pin AR5 = VCCAUX;
	pin AR6 = IOB_E4_3;
	pin AR7 = IOB_E3_0;
	pin AR8 = IOB_E1_3;
	pin AR9 = IOB_S82_2;
	pin AR10 = IOB_S79_1;
	pin AR11 = IOB_S75_1;
	pin AR12 = NC;
	pin AR13 = NC;
	pin AR14 = IOB_S68_1;
	pin AR15 = IOB_S62_3;
	pin AR16 = IOB_S57_3;
	pin AR17 = IOB_S57_2;
	pin AR18 = IOB_S50_2;
	pin AR19 = IOB_S43_2;
	pin AR20 = IOB_S41_3;
	pin AR21 = IOB_S35_1;
	pin AR22 = IOB_S33_1;
	pin AR23 = IOB_S29_2;
	pin AR24 = IOB_S23_2;
	pin AR25 = IOB_S23_1;
	pin AR26 = IOB_S14_0;
	pin AR27 = NC;
	pin AR28 = IOB_S13_3;
	pin AR29 = IOB_S7_0;
	pin AR30 = IOB_S4_2;
	pin AR31 = IOB_S1_1;
	pin AR32 = IOB_W1_3;
	pin AR33 = IOB_W3_0;
	pin AR34 = IOB_W4_3;
	pin AR35 = VCCAUX;
	pin AR36 = VCCO6;
	pin AR37 = NC;
	pin AR38 = NC;
	pin AR39 = VCCO6;
	pin AT1 = NC;
	pin AT2 = NC;
	pin AT3 = GND;
	pin AT4 = GND;
	pin AT5 = NC;
	pin AT6 = IOB_E4_2;
	pin AT7 = IOB_E1_1;
	pin AT8 = IOB_E1_2;
	pin AT9 = IOB_S82_3;
	pin AT10 = IOB_S78_2;
	pin AT11 = IOB_S71_2;
	pin AT12 = NC;
	pin AT13 = NC;
	pin AT14 = IOB_S64_2;
	pin AT15 = IOB_S61_0;
	pin AT16 = GND;
	pin AT17 = IOB_S56_0;
	pin AT18 = IOB_S50_3;
	pin AT19 = IOB_S43_3;
	pin AT20 = IOB_S41_2;
	pin AT21 = IOB_S35_0;
	pin AT22 = IOB_S33_0;
	pin AT23 = IOB_S27_3;
	pin AT24 = GND;
	pin AT25 = IOB_S21_1;
	pin AT26 = IOB_S15_3;
	pin AT27 = NC;
	pin AT28 = IOB_S13_2;
	pin AT29 = IOB_S8_3;
	pin AT30 = IOB_S5_1;
	pin AT31 = IOB_S1_0;
	pin AT32 = IOB_W1_2;
	pin AT33 = IOB_W1_1;
	pin AT34 = IOB_W4_2;
	pin AT35 = NC;
	pin AT36 = GND;
	pin AT37 = GND;
	pin AT38 = NC;
	pin AT39 = NC;
	pin AU1 = GND;
	pin AU2 = GND;
	pin AU3 = GND;
	pin AU4 = GND;
	pin AU5 = NC;
	pin AU6 = GT14_GNDA;
	pin AU7 = IOB_E1_0;
	pin AU8 = GND;
	pin AU9 = GT16_GNDA;
	pin AU10 = IOB_S78_3;
	pin AU11 = IOB_S71_3;
	pin AU12 = GND;
	pin AU13 = GT17_GNDA;
	pin AU14 = IOB_S64_3;
	pin AU15 = IOB_S61_1;
	pin AU16 = GT18_GNDA;
	pin AU17 = IOB_S56_1;
	pin AU18 = IOB_S49_1;
	pin AU19 = IOB_S49_0;
	pin AU20 = GND;
	pin AU21 = IOB_S36_3;
	pin AU22 = IOB_S36_2;
	pin AU23 = IOB_S27_2;
	pin AU24 = GT19_GNDA;
	pin AU25 = IOB_S21_0;
	pin AU26 = IOB_S15_2;
	pin AU27 = GT20_GNDA;
	pin AU28 = GND;
	pin AU29 = IOB_S8_2;
	pin AU30 = IOB_S5_0;
	pin AU31 = GT21_GNDA;
	pin AU32 = GND;
	pin AU33 = IOB_W1_0;
	pin AU34 = GT23_GNDA;
	pin AU35 = NC;
	pin AU36 = GND;
	pin AU37 = GND;
	pin AU38 = GND;
	pin AU39 = GND;
	pin AV1 = VCCAUX;
	pin AV2 = GND;
	pin AV3 = GND;
	pin AV4 = GT14_AVCCAUXRX;
	pin AV5 = GT14_VTRX;
	pin AV6 = GT14_AVCCAUXTX;
	pin AV7 = GT14_VTTX;
	pin AV8 = GT16_AVCCAUXRX;
	pin AV9 = GT16_VTRX;
	pin AV10 = GT16_AVCCAUXTX;
	pin AV11 = GT16_VTTX;
	pin AV12 = GT17_AVCCAUXRX;
	pin AV13 = GT17_VTRX;
	pin AV14 = GT17_AVCCAUXTX;
	pin AV15 = GT17_VTTX;
	pin AV16 = GT18_AVCCAUXRX;
	pin AV17 = GT18_VTRX;
	pin AV18 = GT18_AVCCAUXTX;
	pin AV19 = GT18_VTTX;
	pin AV20 = VCCAUX;
	pin AV21 = GT19_AVCCAUXRX;
	pin AV22 = GT19_VTRX;
	pin AV23 = GT19_AVCCAUXTX;
	pin AV24 = GT19_VTTX;
	pin AV25 = GT20_AVCCAUXRX;
	pin AV26 = GT20_VTRX;
	pin AV27 = GT20_AVCCAUXTX;
	pin AV28 = GT20_VTTX;
	pin AV29 = GT21_AVCCAUXRX;
	pin AV30 = GT21_VTRX;
	pin AV31 = GT21_AVCCAUXTX;
	pin AV32 = GT21_VTTX;
	pin AV33 = GT23_AVCCAUXRX;
	pin AV34 = GT23_VTRX;
	pin AV35 = GT23_AVCCAUXTX;
	pin AV36 = GT23_VTTX;
	pin AV37 = GND;
	pin AV38 = GND;
	pin AV39 = VCCAUX;
	pin AW2 = VCCAUX;
	pin AW3 = GND;
	pin AW4 = GT14_RXN;
	pin AW5 = GT14_RXP;
	pin AW6 = GT14_TXP;
	pin AW7 = GT14_TXN;
	pin AW8 = GT16_RXN;
	pin AW9 = GT16_RXP;
	pin AW10 = GT16_TXP;
	pin AW11 = GT16_TXN;
	pin AW12 = GT17_RXN;
	pin AW13 = GT17_RXP;
	pin AW14 = GT17_TXP;
	pin AW15 = GT17_TXN;
	pin AW16 = GT18_RXN;
	pin AW17 = GT18_RXP;
	pin AW18 = GT18_TXP;
	pin AW19 = GT18_TXN;
	pin AW20 = VCCAUX;
	pin AW21 = GT19_RXN;
	pin AW22 = GT19_RXP;
	pin AW23 = GT19_TXP;
	pin AW24 = GT19_TXN;
	pin AW25 = GT20_RXN;
	pin AW26 = GT20_RXP;
	pin AW27 = GT20_TXP;
	pin AW28 = GT20_TXN;
	pin AW29 = GT21_RXN;
	pin AW30 = GT21_RXP;
	pin AW31 = GT21_TXP;
	pin AW32 = GT21_TXN;
	pin AW33 = GT23_RXN;
	pin AW34 = GT23_RXP;
	pin AW35 = GT23_TXP;
	pin AW36 = GT23_TXN;
	pin AW37 = GND;
	pin AW38 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S36_3;
	vref IOB_S47_0;
	vref IOB_S49_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S78_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N36_0;
	vref IOB_N47_3;
	vref IOB_N49_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N81_3;
}

// xc2vp70-ff1517
bond BOND55 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = GND;
	pin A4 = GT11_RXN;
	pin A5 = GT11_RXP;
	pin A6 = GT11_TXP;
	pin A7 = GT11_TXN;
	pin A8 = GT9_RXN;
	pin A9 = GT9_RXP;
	pin A10 = GT9_TXP;
	pin A11 = GT9_TXN;
	pin A12 = GT8_RXN;
	pin A13 = GT8_RXP;
	pin A14 = GT8_TXP;
	pin A15 = GT8_TXN;
	pin A16 = GT7_RXN;
	pin A17 = GT7_RXP;
	pin A18 = GT7_TXP;
	pin A19 = GT7_TXN;
	pin A20 = VCCAUX;
	pin A21 = GT6_RXN;
	pin A22 = GT6_RXP;
	pin A23 = GT6_TXP;
	pin A24 = GT6_TXN;
	pin A25 = GT5_RXN;
	pin A26 = GT5_RXP;
	pin A27 = GT5_TXP;
	pin A28 = GT5_TXN;
	pin A29 = GT4_RXN;
	pin A30 = GT4_RXP;
	pin A31 = GT4_TXP;
	pin A32 = GT4_TXN;
	pin A33 = GT2_RXN;
	pin A34 = GT2_RXP;
	pin A35 = GT2_TXP;
	pin A36 = GT2_TXN;
	pin A37 = GND;
	pin A38 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = GT11_AVCCAUXRX;
	pin B5 = GT11_VTRX;
	pin B6 = GT11_AVCCAUXTX;
	pin B7 = GT11_VTTX;
	pin B8 = GT9_AVCCAUXRX;
	pin B9 = GT9_VTRX;
	pin B10 = GT9_AVCCAUXTX;
	pin B11 = GT9_VTTX;
	pin B12 = GT8_AVCCAUXRX;
	pin B13 = GT8_VTRX;
	pin B14 = GT8_AVCCAUXTX;
	pin B15 = GT8_VTTX;
	pin B16 = GT7_AVCCAUXRX;
	pin B17 = GT7_VTRX;
	pin B18 = GT7_AVCCAUXTX;
	pin B19 = GT7_VTTX;
	pin B20 = VCCAUX;
	pin B21 = GT6_AVCCAUXRX;
	pin B22 = GT6_VTRX;
	pin B23 = GT6_AVCCAUXTX;
	pin B24 = GT6_VTTX;
	pin B25 = GT5_AVCCAUXRX;
	pin B26 = GT5_VTRX;
	pin B27 = GT5_AVCCAUXTX;
	pin B28 = GT5_VTTX;
	pin B29 = GT4_AVCCAUXRX;
	pin B30 = GT4_VTRX;
	pin B31 = GT4_AVCCAUXTX;
	pin B32 = GT4_VTTX;
	pin B33 = GT2_AVCCAUXRX;
	pin B34 = GT2_VTRX;
	pin B35 = GT2_AVCCAUXTX;
	pin B36 = GT2_VTTX;
	pin B37 = GND;
	pin B38 = GND;
	pin B39 = VCCAUX;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = IOB_E103_1;
	pin C6 = GT11_GNDA;
	pin C7 = IOB_E104_3;
	pin C8 = GND;
	pin C9 = GT9_GNDA;
	pin C10 = IOB_N92_0;
	pin C11 = IOB_N85_0;
	pin C12 = GND;
	pin C13 = GT8_GNDA;
	pin C14 = IOB_N71_0;
	pin C15 = IOB_N68_2;
	pin C16 = GT7_GNDA;
	pin C17 = IOB_N63_2;
	pin C18 = IOB_N56_2;
	pin C19 = IOB_N56_3;
	pin C20 = GND;
	pin C21 = IOB_N43_0;
	pin C22 = IOB_N43_1;
	pin C23 = IOB_N34_1;
	pin C24 = GT6_GNDA;
	pin C25 = IOB_N28_3;
	pin C26 = IOB_N22_1;
	pin C27 = GT5_GNDA;
	pin C28 = GND;
	pin C29 = IOB_N8_1;
	pin C30 = IOB_N5_3;
	pin C31 = GT4_GNDA;
	pin C32 = GND;
	pin C33 = IOB_W104_3;
	pin C34 = GT2_GNDA;
	pin C35 = IOB_W103_1;
	pin C36 = GND;
	pin C37 = GND;
	pin C38 = GND;
	pin C39 = GND;
	pin D1 = IOB_E100_3;
	pin D2 = IOB_E100_2;
	pin D3 = GND;
	pin D4 = GND;
	pin D5 = IOB_E103_0;
	pin D6 = IOB_E102_3;
	pin D7 = IOB_E104_2;
	pin D8 = NC;
	pin D9 = IOB_N96_0;
	pin D10 = IOB_N92_1;
	pin D11 = IOB_N85_1;
	pin D12 = IOB_N83_0;
	pin D13 = IOB_N77_2;
	pin D14 = IOB_N71_1;
	pin D15 = IOB_N68_3;
	pin D16 = GND;
	pin D17 = IOB_N63_3;
	pin D18 = IOB_N57_0;
	pin D19 = IOB_N50_0;
	pin D20 = IOB_N48_1;
	pin D21 = IOB_N42_3;
	pin D22 = IOB_N40_3;
	pin D23 = IOB_N34_0;
	pin D24 = GND;
	pin D25 = IOB_N28_2;
	pin D26 = IOB_N22_0;
	pin D27 = IOB_N19_3;
	pin D28 = IOB_N13_1;
	pin D29 = IOB_N8_0;
	pin D30 = IOB_N5_2;
	pin D31 = IOB_N1_3;
	pin D32 = PROG_B;
	pin D33 = IOB_W104_2;
	pin D34 = IOB_W102_3;
	pin D35 = IOB_W103_0;
	pin D36 = GND;
	pin D37 = GND;
	pin D38 = IOB_W100_2;
	pin D39 = IOB_W100_3;
	pin E1 = VCCO2;
	pin E2 = IOB_E99_1;
	pin E3 = IOB_E99_0;
	pin E4 = VCCO2;
	pin E5 = VCCAUX;
	pin E6 = IOB_E102_2;
	pin E7 = IOB_E101_1;
	pin E8 = TCK;
	pin E9 = IOB_N96_1;
	pin E10 = IOB_N93_2;
	pin E11 = IOB_N89_2;
	pin E12 = IOB_N83_1;
	pin E13 = IOB_N77_3;
	pin E14 = IOB_N75_2;
	pin E15 = IOB_N69_0;
	pin E16 = IOB_N64_0;
	pin E17 = IOB_N64_1;
	pin E18 = IOB_N57_1;
	pin E19 = IOB_N50_1;
	pin E20 = IOB_N48_0;
	pin E21 = IOB_N42_2;
	pin E22 = IOB_N40_2;
	pin E23 = IOB_N36_1;
	pin E24 = IOB_N30_1;
	pin E25 = IOB_N30_2;
	pin E26 = IOB_N21_3;
	pin E27 = IOB_N19_2;
	pin E28 = IOB_N13_0;
	pin E29 = IOB_N7_3;
	pin E30 = IOB_N4_1;
	pin E31 = IOB_N1_2;
	pin E32 = HSWAP_EN;
	pin E33 = IOB_W101_1;
	pin E34 = IOB_W102_2;
	pin E35 = VCCAUX;
	pin E36 = VCCO7;
	pin E37 = IOB_W99_0;
	pin E38 = IOB_W99_1;
	pin E39 = VCCO7;
	pin F1 = IOB_E96_3;
	pin F2 = IOB_E96_2;
	pin F3 = IOB_E97_1;
	pin F4 = IOB_E97_0;
	pin F5 = IOB_E98_3;
	pin F6 = VCCAUX;
	pin F7 = IOB_E101_0;
	pin F8 = VCCO2;
	pin F9 = TMS;
	pin F10 = IOB_N93_3;
	pin F11 = IOB_N89_3;
	pin F12 = IOB_N78_0;
	pin F13 = VCCO1;
	pin F14 = IOB_N75_3;
	pin F15 = IOB_N69_1;
	pin F16 = IOB_N65_2;
	pin F17 = VCCO1;
	pin F18 = IOB_N61_2;
	pin F19 = IOB_N54_2;
	pin F20 = IOB_N47_2;
	pin F21 = IOB_N47_3;
	pin F22 = IOB_N36_0;
	pin F23 = VCCO0;
	pin F24 = IOB_N33_3;
	pin F25 = IOB_N27_1;
	pin F26 = IOB_N21_2;
	pin F27 = VCCO0;
	pin F28 = IOB_N15_1;
	pin F29 = IOB_N7_2;
	pin F30 = IOB_N4_0;
	pin F31 = DXN;
	pin F32 = VCCO7;
	pin F33 = IOB_W101_0;
	pin F34 = VCCAUX;
	pin F35 = IOB_W98_3;
	pin F36 = IOB_W97_0;
	pin F37 = IOB_W97_1;
	pin F38 = IOB_W96_2;
	pin F39 = IOB_W96_3;
	pin G1 = IOB_E93_1;
	pin G2 = IOB_E93_0;
	pin G3 = IOB_E94_3;
	pin G4 = IOB_E94_2;
	pin G5 = IOB_E98_2;
	pin G6 = IOB_E95_1;
	pin G7 = IOB_E95_0;
	pin G8 = GND;
	pin G9 = IOB_E104_1;
	pin G10 = IOB_N95_2;
	pin G11 = IOB_N90_0;
	pin G12 = GND;
	pin G13 = IOB_N78_1;
	pin G14 = IOB_N76_0;
	pin G15 = IOB_N70_2;
	pin G16 = GND;
	pin G17 = IOB_N65_3;
	pin G18 = IOB_N61_3;
	pin G19 = IOB_N54_3;
	pin G20 = GND;
	pin G21 = IOB_N41_0;
	pin G22 = IOB_N41_1;
	pin G23 = IOB_N33_2;
	pin G24 = GND;
	pin G25 = IOB_N27_0;
	pin G26 = IOB_N20_1;
	pin G27 = IOB_N15_0;
	pin G28 = GND;
	pin G29 = IOB_N6_1;
	pin G30 = IOB_N2_1;
	pin G31 = IOB_W104_1;
	pin G32 = GND;
	pin G33 = IOB_W95_0;
	pin G34 = IOB_W95_1;
	pin G35 = IOB_W98_2;
	pin G36 = IOB_W94_2;
	pin G37 = IOB_W94_3;
	pin G38 = IOB_W93_0;
	pin G39 = IOB_W93_1;
	pin H1 = GND;
	pin H2 = IOB_E91_1;
	pin H3 = IOB_E91_0;
	pin H4 = IOB_E89_1;
	pin H5 = GND;
	pin H6 = IOB_E92_3;
	pin H7 = IOB_E92_2;
	pin H8 = IOB_E102_1;
	pin H9 = IOB_E104_0;
	pin H10 = IOB_N95_3;
	pin H11 = IOB_N90_1;
	pin H12 = IOB_N84_2;
	pin H13 = IOB_N82_2;
	pin H14 = IOB_N76_1;
	pin H15 = IOB_N70_3;
	pin H16 = IOB_N67_1;
	pin H17 = IOB_N67_3;
	pin H18 = IOB_N62_0;
	pin H19 = IOB_N55_0;
	pin H20 = IOB_N40_0;
	pin H21 = IOB_N40_1;
	pin H22 = IOB_N35_3;
	pin H23 = IOB_N32_1;
	pin H24 = IOB_N29_1;
	pin H25 = IOB_N26_3;
	pin H26 = IOB_N20_0;
	pin H27 = IOB_N14_3;
	pin H28 = IOB_N12_3;
	pin H29 = IOB_N6_0;
	pin H30 = IOB_N2_0;
	pin H31 = IOB_W104_0;
	pin H32 = IOB_W102_1;
	pin H33 = IOB_W92_2;
	pin H34 = IOB_W92_3;
	pin H35 = GND;
	pin H36 = IOB_W89_1;
	pin H37 = IOB_W91_0;
	pin H38 = IOB_W91_1;
	pin H39 = GND;
	pin J1 = IOB_E88_3;
	pin J2 = IOB_E88_2;
	pin J3 = IOB_E85_0;
	pin J4 = VCCO2;
	pin J5 = IOB_E89_0;
	pin J6 = IOB_E90_3;
	pin J7 = IOB_E90_2;
	pin J8 = VCCO2;
	pin J9 = IOB_E102_0;
	pin J10 = IOB_N91_2;
	pin J11 = IOB_N91_3;
	pin J12 = IOB_N84_3;
	pin J13 = IOB_N82_3;
	pin J14 = IOB_N85_2;
	pin J15 = IOB_N78_2;
	pin J16 = IOB_N67_2;
	pin J17 = IOB_N65_1;
	pin J18 = IOB_N62_1;
	pin J19 = IOB_N55_1;
	pin J20 = IOB_N49_2;
	pin J21 = IOB_N42_1;
	pin J22 = IOB_N35_2;
	pin J23 = IOB_N32_0;
	pin J24 = IOB_N29_0;
	pin J25 = IOB_N26_2;
	pin J26 = IOB_N14_1;
	pin J27 = IOB_N14_2;
	pin J28 = IOB_N12_2;
	pin J29 = IOB_N5_1;
	pin J30 = IOB_N1_0;
	pin J31 = IOB_W102_0;
	pin J32 = VCCO7;
	pin J33 = IOB_W90_2;
	pin J34 = IOB_W90_3;
	pin J35 = IOB_W89_0;
	pin J36 = VCCO7;
	pin J37 = IOB_W85_0;
	pin J38 = IOB_W88_2;
	pin J39 = IOB_W88_3;
	pin K1 = IOB_E84_3;
	pin K2 = IOB_E84_2;
	pin K3 = IOB_E85_1;
	pin K4 = IOB_E86_3;
	pin K5 = IOB_E86_2;
	pin K6 = IOB_E87_1;
	pin K7 = IOB_E87_0;
	pin K8 = IOB_E92_1;
	pin K9 = IOB_E92_0;
	pin K10 = IOB_N93_1;
	pin K11 = IOB_N96_2;
	pin K12 = IOB_N96_3;
	pin K13 = VCCO1;
	pin K14 = IOB_N85_3;
	pin K15 = IOB_N78_3;
	pin K16 = IOB_N69_2;
	pin K17 = VCCO1;
	pin K18 = IOB_N62_2;
	pin K19 = IOB_N55_2;
	pin K20 = IOB_N49_3;
	pin K21 = IOB_N42_0;
	pin K22 = IOB_N33_1;
	pin K23 = VCCO0;
	pin K24 = IOB_N21_0;
	pin K25 = IOB_N21_1;
	pin K26 = IOB_N14_0;
	pin K27 = VCCO0;
	pin K28 = IOB_N4_2;
	pin K29 = IOB_N5_0;
	pin K30 = IOB_N1_1;
	pin K31 = IOB_W92_0;
	pin K32 = IOB_W92_1;
	pin K33 = IOB_W87_1;
	pin K34 = IOB_W87_0;
	pin K35 = IOB_W86_2;
	pin K36 = IOB_W86_3;
	pin K37 = IOB_W85_1;
	pin K38 = IOB_W84_2;
	pin K39 = IOB_W84_3;
	pin L1 = IOB_E80_3;
	pin L2 = IOB_E80_2;
	pin L3 = IOB_E81_1;
	pin L4 = IOB_E81_0;
	pin L5 = IOB_E82_3;
	pin L6 = IOB_E82_2;
	pin L7 = IOB_E83_1;
	pin L8 = IOB_E83_0;
	pin L9 = IOB_E90_1;
	pin L10 = TDO;
	pin L11 = VCCBATT;
	pin L12 = IOB_N92_2;
	pin L13 = IOB_N92_3;
	pin L14 = IOB_N83_2;
	pin L15 = IOB_N83_3;
	pin L16 = GND;
	pin L17 = IOB_N69_3;
	pin L18 = IOB_N62_3;
	pin L19 = IOB_N55_3;
	pin L20 = GND;
	pin L21 = IOB_N48_3;
	pin L22 = IOB_N33_0;
	pin L23 = IOB_N28_1;
	pin L24 = GND;
	pin L25 = IOB_N19_0;
	pin L26 = IOB_N19_1;
	pin L27 = IOB_N7_0;
	pin L28 = IOB_N7_1;
	pin L29 = DXP;
	pin L30 = TDI;
	pin L31 = IOB_W90_1;
	pin L32 = IOB_W83_0;
	pin L33 = IOB_W83_1;
	pin L34 = IOB_W82_2;
	pin L35 = IOB_W82_3;
	pin L36 = IOB_W81_0;
	pin L37 = IOB_W81_1;
	pin L38 = IOB_W80_2;
	pin L39 = IOB_W80_3;
	pin M1 = GND;
	pin M2 = IOB_E78_3;
	pin M3 = IOB_E78_2;
	pin M4 = IOB_E76_3;
	pin M5 = GND;
	pin M6 = IOB_E79_1;
	pin M7 = IOB_E79_0;
	pin M8 = IOB_E88_1;
	pin M9 = GND;
	pin M10 = IOB_E90_0;
	pin M11 = IOB_E84_1;
	pin M12 = VCCINT;
	pin M13 = IOB_N90_2;
	pin M14 = IOB_N90_3;
	pin M15 = IOB_N76_2;
	pin M16 = IOB_N76_3;
	pin M17 = IOB_N71_2;
	pin M18 = IOB_N64_2;
	pin M19 = IOB_N57_2;
	pin M20 = IOB_N49_0;
	pin M21 = IOB_N48_2;
	pin M22 = IOB_N28_0;
	pin M23 = IOB_N32_2;
	pin M24 = IOB_N26_0;
	pin M25 = IOB_N26_1;
	pin M26 = IOB_N12_0;
	pin M27 = IOB_N12_1;
	pin M28 = VCCINT;
	pin M29 = IOB_W84_1;
	pin M30 = IOB_W90_0;
	pin M31 = GND;
	pin M32 = IOB_W88_1;
	pin M33 = IOB_W79_0;
	pin M34 = IOB_W79_1;
	pin M35 = GND;
	pin M36 = IOB_W76_3;
	pin M37 = IOB_W78_2;
	pin M38 = IOB_W78_3;
	pin M39 = GND;
	pin N1 = IOB_E75_1;
	pin N2 = IOB_E75_0;
	pin N3 = IOB_E72_2;
	pin N4 = VCCO2;
	pin N5 = IOB_E76_2;
	pin N6 = IOB_E77_1;
	pin N7 = IOB_E77_0;
	pin N8 = VCCO2;
	pin N9 = IOB_E88_0;
	pin N10 = IOB_E86_0;
	pin N11 = IOB_E84_0;
	pin N12 = VCCO2;
	pin N13 = VCCINT;
	pin N14 = VCCO1;
	pin N15 = VCCO1;
	pin N16 = VCCO1;
	pin N17 = IOB_N71_3;
	pin N18 = IOB_N64_3;
	pin N19 = IOB_N57_3;
	pin N20 = IOB_N49_1;
	pin N21 = IOB_N35_0;
	pin N22 = IOB_N35_1;
	pin N23 = IOB_N30_0;
	pin N24 = VCCO0;
	pin N25 = VCCO0;
	pin N26 = VCCO0;
	pin N27 = VCCINT;
	pin N28 = VCCO7;
	pin N29 = IOB_W84_0;
	pin N30 = IOB_W86_0;
	pin N31 = IOB_W88_0;
	pin N32 = VCCO7;
	pin N33 = IOB_W77_0;
	pin N34 = IOB_W77_1;
	pin N35 = IOB_W76_2;
	pin N36 = VCCO7;
	pin N37 = IOB_W72_2;
	pin N38 = IOB_W75_0;
	pin N39 = IOB_W75_1;
	pin P1 = IOB_E71_1;
	pin P2 = IOB_E71_0;
	pin P3 = IOB_E72_3;
	pin P4 = IOB_E73_1;
	pin P5 = IOB_E73_0;
	pin P6 = IOB_E74_3;
	pin P7 = IOB_E74_2;
	pin P8 = IOB_E82_1;
	pin P9 = IOB_E82_0;
	pin P10 = IOB_E86_1;
	pin P11 = IOB_E80_1;
	pin P12 = IOB_E80_0;
	pin P13 = VCCO2;
	pin P14 = VCCINT;
	pin P15 = VCCO1;
	pin P16 = VCCO1;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = GND;
	pin P21 = VCCO0;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCINT;
	pin P27 = VCCO7;
	pin P28 = IOB_W80_0;
	pin P29 = IOB_W80_1;
	pin P30 = IOB_W86_1;
	pin P31 = IOB_W82_0;
	pin P32 = IOB_W82_1;
	pin P33 = IOB_W74_2;
	pin P34 = IOB_W74_3;
	pin P35 = IOB_W73_0;
	pin P36 = IOB_W73_1;
	pin P37 = IOB_W72_3;
	pin P38 = IOB_W71_0;
	pin P39 = IOB_W71_1;
	pin R1 = IOB_E67_1;
	pin R2 = IOB_E67_0;
	pin R3 = IOB_E68_3;
	pin R4 = IOB_E68_2;
	pin R5 = IOB_E69_1;
	pin R6 = IOB_E69_0;
	pin R7 = IOB_E70_3;
	pin R8 = IOB_E70_2;
	pin R9 = IOB_E78_1;
	pin R10 = IOB_E78_0;
	pin R11 = IOB_E76_1;
	pin R12 = IOB_E76_0;
	pin R13 = IOB_E74_1;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = VCCINT;
	pin R20 = VCCINT;
	pin R21 = VCCINT;
	pin R22 = VCCINT;
	pin R23 = VCCINT;
	pin R24 = VCCINT;
	pin R25 = VCCINT;
	pin R26 = VCCO7;
	pin R27 = IOB_W74_1;
	pin R28 = IOB_W76_0;
	pin R29 = IOB_W76_1;
	pin R30 = IOB_W78_0;
	pin R31 = IOB_W78_1;
	pin R32 = IOB_W70_2;
	pin R33 = IOB_W70_3;
	pin R34 = IOB_W69_0;
	pin R35 = IOB_W69_1;
	pin R36 = IOB_W68_2;
	pin R37 = IOB_W68_3;
	pin R38 = IOB_W67_0;
	pin R39 = IOB_W67_1;
	pin T1 = GND;
	pin T2 = IOB_E65_1;
	pin T3 = IOB_E65_0;
	pin T4 = IOB_E63_0;
	pin T5 = GND;
	pin T6 = IOB_E66_3;
	pin T7 = IOB_E66_2;
	pin T8 = IOB_E68_0;
	pin T9 = GND;
	pin T10 = IOB_E72_1;
	pin T11 = IOB_E72_0;
	pin T12 = IOB_E70_1;
	pin T13 = IOB_E74_0;
	pin T14 = VCCO2;
	pin T15 = VCCINT;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = GND;
	pin T23 = GND;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCO7;
	pin T27 = IOB_W74_0;
	pin T28 = IOB_W70_1;
	pin T29 = IOB_W72_0;
	pin T30 = IOB_W72_1;
	pin T31 = GND;
	pin T32 = IOB_W68_0;
	pin T33 = IOB_W66_2;
	pin T34 = IOB_W66_3;
	pin T35 = GND;
	pin T36 = IOB_W63_0;
	pin T37 = IOB_W65_0;
	pin T38 = IOB_W65_1;
	pin T39 = GND;
	pin U1 = IOB_E62_3;
	pin U2 = IOB_E62_2;
	pin U3 = VCCO2;
	pin U4 = IOB_E63_1;
	pin U5 = IOB_E64_3;
	pin U6 = IOB_E64_2;
	pin U7 = VCCO2;
	pin U8 = IOB_E68_1;
	pin U9 = IOB_E66_1;
	pin U10 = IOB_E66_0;
	pin U11 = VCCO2;
	pin U12 = IOB_E70_0;
	pin U13 = IOB_E64_1;
	pin U14 = VCCO2;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = VCCINT;
	pin U26 = VCCO7;
	pin U27 = IOB_W64_1;
	pin U28 = IOB_W70_0;
	pin U29 = VCCO7;
	pin U30 = IOB_W66_0;
	pin U31 = IOB_W66_1;
	pin U32 = IOB_W68_1;
	pin U33 = VCCO7;
	pin U34 = IOB_W64_2;
	pin U35 = IOB_W64_3;
	pin U36 = IOB_W63_1;
	pin U37 = VCCO7;
	pin U38 = IOB_W62_2;
	pin U39 = IOB_W62_3;
	pin V1 = IOB_E58_3;
	pin V2 = IOB_E58_2;
	pin V3 = IOB_E59_1;
	pin V4 = IOB_E59_0;
	pin V5 = IOB_E60_3;
	pin V6 = IOB_E60_2;
	pin V7 = IOB_E61_1;
	pin V8 = IOB_E61_0;
	pin V9 = IOB_E62_1;
	pin V10 = IOB_E62_0;
	pin V11 = IOB_E60_1;
	pin V12 = IOB_E60_0;
	pin V13 = IOB_E64_0;
	pin V14 = VCCO2;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = VCCO7;
	pin V27 = IOB_W64_0;
	pin V28 = IOB_W60_0;
	pin V29 = IOB_W60_1;
	pin V30 = IOB_W62_0;
	pin V31 = IOB_W62_1;
	pin V32 = IOB_W61_0;
	pin V33 = IOB_W61_1;
	pin V34 = IOB_W60_2;
	pin V35 = IOB_W60_3;
	pin V36 = IOB_W59_0;
	pin V37 = IOB_W59_1;
	pin V38 = IOB_W58_2;
	pin V39 = IOB_W58_3;
	pin W1 = VCCAUX;
	pin W2 = GND;
	pin W3 = IOB_E55_1;
	pin W4 = IOB_E55_0;
	pin W5 = IOB_E56_3;
	pin W6 = IOB_E56_2;
	pin W7 = IOB_E57_1;
	pin W8 = IOB_E57_0;
	pin W9 = IOB_E54_1;
	pin W10 = IOB_E58_1;
	pin W11 = IOB_E58_0;
	pin W12 = IOB_E56_1;
	pin W13 = IOB_E56_0;
	pin W14 = VCCO2;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = VCCINT;
	pin W26 = VCCO7;
	pin W27 = IOB_W56_0;
	pin W28 = IOB_W56_1;
	pin W29 = IOB_W58_0;
	pin W30 = IOB_W58_1;
	pin W31 = IOB_W54_1;
	pin W32 = IOB_W57_0;
	pin W33 = IOB_W57_1;
	pin W34 = IOB_W56_2;
	pin W35 = IOB_W56_3;
	pin W36 = IOB_W55_0;
	pin W37 = IOB_W55_1;
	pin W38 = GND;
	pin W39 = VCCAUX;
	pin Y1 = VCCAUX;
	pin Y2 = VCCAUX;
	pin Y3 = IOB_E53_1;
	pin Y4 = IOB_E53_0;
	pin Y5 = VCCO2;
	pin Y6 = GND;
	pin Y7 = IOB_E54_3;
	pin Y8 = IOB_E54_2;
	pin Y9 = IOB_E54_0;
	pin Y10 = GND;
	pin Y11 = IOB_E51_3;
	pin Y12 = IOB_E51_2;
	pin Y13 = IOB_E49_3;
	pin Y14 = VCCO3;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = VCCO6;
	pin Y27 = IOB_W49_3;
	pin Y28 = IOB_W51_2;
	pin Y29 = IOB_W51_3;
	pin Y30 = GND;
	pin Y31 = IOB_W54_0;
	pin Y32 = IOB_W54_2;
	pin Y33 = IOB_W54_3;
	pin Y34 = GND;
	pin Y35 = VCCO7;
	pin Y36 = IOB_W53_0;
	pin Y37 = IOB_W53_1;
	pin Y38 = VCCAUX;
	pin Y39 = VCCAUX;
	pin AA1 = VCCAUX;
	pin AA2 = GND;
	pin AA3 = IOB_E50_3;
	pin AA4 = IOB_E50_2;
	pin AA5 = IOB_E51_1;
	pin AA6 = IOB_E51_0;
	pin AA7 = IOB_E52_3;
	pin AA8 = IOB_E52_2;
	pin AA9 = IOB_E47_3;
	pin AA10 = IOB_E47_2;
	pin AA11 = IOB_E45_3;
	pin AA12 = IOB_E45_2;
	pin AA13 = IOB_E49_2;
	pin AA14 = VCCO3;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = VCCINT;
	pin AA26 = VCCO6;
	pin AA27 = IOB_W49_2;
	pin AA28 = IOB_W45_2;
	pin AA29 = IOB_W45_3;
	pin AA30 = IOB_W47_2;
	pin AA31 = IOB_W47_3;
	pin AA32 = IOB_W52_2;
	pin AA33 = IOB_W52_3;
	pin AA34 = IOB_W51_0;
	pin AA35 = IOB_W51_1;
	pin AA36 = IOB_W50_2;
	pin AA37 = IOB_W50_3;
	pin AA38 = GND;
	pin AA39 = VCCAUX;
	pin AB1 = IOB_E46_3;
	pin AB2 = IOB_E46_2;
	pin AB3 = IOB_E47_1;
	pin AB4 = IOB_E47_0;
	pin AB5 = IOB_E48_3;
	pin AB6 = IOB_E48_2;
	pin AB7 = IOB_E49_1;
	pin AB8 = IOB_E49_0;
	pin AB9 = IOB_E43_3;
	pin AB10 = IOB_E43_2;
	pin AB11 = IOB_E41_3;
	pin AB12 = IOB_E41_2;
	pin AB13 = IOB_E37_3;
	pin AB14 = VCCO3;
	pin AB15 = VCCINT;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = VCCINT;
	pin AB26 = VCCO6;
	pin AB27 = IOB_W37_3;
	pin AB28 = IOB_W41_2;
	pin AB29 = IOB_W41_3;
	pin AB30 = IOB_W43_2;
	pin AB31 = IOB_W43_3;
	pin AB32 = IOB_W49_0;
	pin AB33 = IOB_W49_1;
	pin AB34 = IOB_W48_2;
	pin AB35 = IOB_W48_3;
	pin AB36 = IOB_W47_0;
	pin AB37 = IOB_W47_1;
	pin AB38 = IOB_W46_2;
	pin AB39 = IOB_W46_3;
	pin AC1 = IOB_E44_3;
	pin AC2 = IOB_E44_2;
	pin AC3 = VCCO3;
	pin AC4 = IOB_E42_3;
	pin AC5 = IOB_E45_1;
	pin AC6 = IOB_E45_0;
	pin AC7 = VCCO3;
	pin AC8 = IOB_E43_1;
	pin AC9 = IOB_E39_3;
	pin AC10 = IOB_E39_2;
	pin AC11 = VCCO3;
	pin AC12 = IOB_E33_3;
	pin AC13 = IOB_E37_2;
	pin AC14 = VCCO3;
	pin AC15 = VCCINT;
	pin AC16 = GND;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = VCCO6;
	pin AC27 = IOB_W37_2;
	pin AC28 = IOB_W33_3;
	pin AC29 = VCCO6;
	pin AC30 = IOB_W39_2;
	pin AC31 = IOB_W39_3;
	pin AC32 = IOB_W43_1;
	pin AC33 = VCCO6;
	pin AC34 = IOB_W45_0;
	pin AC35 = IOB_W45_1;
	pin AC36 = IOB_W42_3;
	pin AC37 = VCCO6;
	pin AC38 = IOB_W44_2;
	pin AC39 = IOB_W44_3;
	pin AD1 = GND;
	pin AD2 = IOB_E40_3;
	pin AD3 = IOB_E40_2;
	pin AD4 = IOB_E42_2;
	pin AD5 = GND;
	pin AD6 = IOB_E41_1;
	pin AD7 = IOB_E41_0;
	pin AD8 = IOB_E43_0;
	pin AD9 = GND;
	pin AD10 = IOB_E35_3;
	pin AD11 = IOB_E35_2;
	pin AD12 = IOB_E33_2;
	pin AD13 = IOB_E27_3;
	pin AD14 = VCCO3;
	pin AD15 = VCCINT;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = VCCINT;
	pin AD26 = VCCO6;
	pin AD27 = IOB_W27_3;
	pin AD28 = IOB_W33_2;
	pin AD29 = IOB_W35_2;
	pin AD30 = IOB_W35_3;
	pin AD31 = GND;
	pin AD32 = IOB_W43_0;
	pin AD33 = IOB_W41_0;
	pin AD34 = IOB_W41_1;
	pin AD35 = GND;
	pin AD36 = IOB_W42_2;
	pin AD37 = IOB_W40_2;
	pin AD38 = IOB_W40_3;
	pin AD39 = GND;
	pin AE1 = IOB_E36_3;
	pin AE2 = IOB_E36_2;
	pin AE3 = IOB_E37_1;
	pin AE4 = IOB_E37_0;
	pin AE5 = IOB_E38_3;
	pin AE6 = IOB_E38_2;
	pin AE7 = IOB_E39_1;
	pin AE8 = IOB_E39_0;
	pin AE9 = IOB_E31_3;
	pin AE10 = IOB_E31_2;
	pin AE11 = IOB_E29_3;
	pin AE12 = IOB_E29_2;
	pin AE13 = IOB_E27_2;
	pin AE14 = VCCO3;
	pin AE15 = VCCINT;
	pin AE16 = VCCINT;
	pin AE17 = VCCINT;
	pin AE18 = VCCINT;
	pin AE19 = VCCINT;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = VCCINT;
	pin AE25 = VCCINT;
	pin AE26 = VCCO6;
	pin AE27 = IOB_W27_2;
	pin AE28 = IOB_W29_2;
	pin AE29 = IOB_W29_3;
	pin AE30 = IOB_W31_2;
	pin AE31 = IOB_W31_3;
	pin AE32 = IOB_W39_0;
	pin AE33 = IOB_W39_1;
	pin AE34 = IOB_W38_2;
	pin AE35 = IOB_W38_3;
	pin AE36 = IOB_W37_0;
	pin AE37 = IOB_W37_1;
	pin AE38 = IOB_W36_2;
	pin AE39 = IOB_W36_3;
	pin AF1 = IOB_E33_1;
	pin AF2 = IOB_E33_0;
	pin AF3 = IOB_E31_1;
	pin AF4 = IOB_E34_3;
	pin AF5 = IOB_E34_2;
	pin AF6 = IOB_E35_1;
	pin AF7 = IOB_E35_0;
	pin AF8 = IOB_E25_3;
	pin AF9 = IOB_E25_2;
	pin AF10 = IOB_E23_3;
	pin AF11 = IOB_E21_3;
	pin AF12 = IOB_E21_2;
	pin AF13 = VCCO3;
	pin AF14 = VCCINT;
	pin AF15 = VCCO4;
	pin AF16 = VCCO4;
	pin AF17 = VCCO4;
	pin AF18 = VCCO4;
	pin AF19 = VCCO4;
	pin AF20 = GND;
	pin AF21 = VCCO5;
	pin AF22 = VCCO5;
	pin AF23 = VCCO5;
	pin AF24 = VCCO5;
	pin AF25 = VCCO5;
	pin AF26 = VCCINT;
	pin AF27 = VCCO6;
	pin AF28 = IOB_W21_2;
	pin AF29 = IOB_W21_3;
	pin AF30 = IOB_W23_3;
	pin AF31 = IOB_W25_2;
	pin AF32 = IOB_W25_3;
	pin AF33 = IOB_W35_0;
	pin AF34 = IOB_W35_1;
	pin AF35 = IOB_W34_2;
	pin AF36 = IOB_W34_3;
	pin AF37 = IOB_W31_1;
	pin AF38 = IOB_W33_0;
	pin AF39 = IOB_W33_1;
	pin AG1 = IOB_E30_3;
	pin AG2 = IOB_E30_2;
	pin AG3 = IOB_E31_0;
	pin AG4 = VCCO3;
	pin AG5 = IOB_E28_3;
	pin AG6 = IOB_E32_3;
	pin AG7 = IOB_E32_2;
	pin AG8 = VCCO3;
	pin AG9 = IOB_E19_3;
	pin AG10 = IOB_E23_2;
	pin AG11 = IOB_E17_3;
	pin AG12 = VCCO3;
	pin AG13 = VCCINT;
	pin AG14 = VCCO4;
	pin AG15 = VCCO4;
	pin AG16 = VCCO4;
	pin AG17 = IOB_S71_0;
	pin AG18 = IOB_S64_0;
	pin AG19 = IOB_S57_0;
	pin AG20 = IOB_S49_2;
	pin AG21 = IOB_S35_3;
	pin AG22 = IOB_S35_2;
	pin AG23 = IOB_S30_3;
	pin AG24 = VCCO5;
	pin AG25 = VCCO5;
	pin AG26 = VCCO5;
	pin AG27 = VCCINT;
	pin AG28 = VCCO6;
	pin AG29 = IOB_W17_3;
	pin AG30 = IOB_W23_2;
	pin AG31 = IOB_W19_3;
	pin AG32 = VCCO6;
	pin AG33 = IOB_W32_2;
	pin AG34 = IOB_W32_3;
	pin AG35 = IOB_W28_3;
	pin AG36 = VCCO6;
	pin AG37 = IOB_W31_0;
	pin AG38 = IOB_W30_2;
	pin AG39 = IOB_W30_3;
	pin AH1 = GND;
	pin AH2 = IOB_E27_1;
	pin AH3 = IOB_E27_0;
	pin AH4 = IOB_E28_2;
	pin AH5 = GND;
	pin AH6 = IOB_E29_1;
	pin AH7 = IOB_E29_0;
	pin AH8 = IOB_E19_2;
	pin AH9 = GND;
	pin AH10 = IOB_E15_3;
	pin AH11 = IOB_E17_2;
	pin AH12 = VCCINT;
	pin AH13 = IOB_S90_1;
	pin AH14 = IOB_S90_0;
	pin AH15 = IOB_S76_1;
	pin AH16 = IOB_S76_0;
	pin AH17 = IOB_S71_1;
	pin AH18 = IOB_S64_1;
	pin AH19 = IOB_S57_1;
	pin AH20 = IOB_S49_3;
	pin AH21 = IOB_S48_1;
	pin AH22 = IOB_S28_3;
	pin AH23 = IOB_S32_1;
	pin AH24 = IOB_S26_3;
	pin AH25 = IOB_S26_2;
	pin AH26 = IOB_S12_3;
	pin AH27 = IOB_S12_2;
	pin AH28 = VCCINT;
	pin AH29 = IOB_W17_2;
	pin AH30 = IOB_W15_3;
	pin AH31 = GND;
	pin AH32 = IOB_W19_2;
	pin AH33 = IOB_W29_0;
	pin AH34 = IOB_W29_1;
	pin AH35 = GND;
	pin AH36 = IOB_W28_2;
	pin AH37 = IOB_W27_0;
	pin AH38 = IOB_W27_1;
	pin AH39 = GND;
	pin AJ1 = IOB_E23_1;
	pin AJ2 = IOB_E23_0;
	pin AJ3 = IOB_E24_3;
	pin AJ4 = IOB_E24_2;
	pin AJ5 = IOB_E25_1;
	pin AJ6 = IOB_E25_0;
	pin AJ7 = IOB_E26_3;
	pin AJ8 = IOB_E26_2;
	pin AJ9 = IOB_E15_2;
	pin AJ10 = CCLK;
	pin AJ11 = DONE;
	pin AJ12 = IOB_S92_1;
	pin AJ13 = IOB_S92_0;
	pin AJ14 = IOB_S83_1;
	pin AJ15 = IOB_S83_0;
	pin AJ16 = GND;
	pin AJ17 = IOB_S69_0;
	pin AJ18 = IOB_S62_0;
	pin AJ19 = IOB_S55_0;
	pin AJ20 = GND;
	pin AJ21 = IOB_S48_0;
	pin AJ22 = IOB_S33_3;
	pin AJ23 = IOB_S28_2;
	pin AJ24 = GND;
	pin AJ25 = IOB_S19_3;
	pin AJ26 = IOB_S19_2;
	pin AJ27 = IOB_S7_3;
	pin AJ28 = IOB_S7_2;
	pin AJ29 = M2;
	pin AJ30 = M1;
	pin AJ31 = IOB_W15_2;
	pin AJ32 = IOB_W26_2;
	pin AJ33 = IOB_W26_3;
	pin AJ34 = IOB_W25_0;
	pin AJ35 = IOB_W25_1;
	pin AJ36 = IOB_W24_2;
	pin AJ37 = IOB_W24_3;
	pin AJ38 = IOB_W23_0;
	pin AJ39 = IOB_W23_1;
	pin AK1 = IOB_E20_3;
	pin AK2 = IOB_E20_2;
	pin AK3 = IOB_E18_3;
	pin AK4 = IOB_E21_1;
	pin AK5 = IOB_E21_0;
	pin AK6 = IOB_E22_3;
	pin AK7 = IOB_E22_2;
	pin AK8 = IOB_E13_3;
	pin AK9 = IOB_E13_2;
	pin AK10 = IOB_S93_2;
	pin AK11 = IOB_S96_1;
	pin AK12 = IOB_S96_0;
	pin AK13 = VCCO4;
	pin AK14 = IOB_S85_0;
	pin AK15 = IOB_S78_0;
	pin AK16 = IOB_S69_1;
	pin AK17 = VCCO4;
	pin AK18 = IOB_S62_1;
	pin AK19 = IOB_S55_1;
	pin AK20 = IOB_S49_0;
	pin AK21 = IOB_S42_3;
	pin AK22 = IOB_S33_2;
	pin AK23 = VCCO5;
	pin AK24 = IOB_S21_3;
	pin AK25 = IOB_S21_2;
	pin AK26 = IOB_S14_3;
	pin AK27 = VCCO5;
	pin AK28 = IOB_S4_1;
	pin AK29 = IOB_S5_3;
	pin AK30 = IOB_S1_2;
	pin AK31 = IOB_W13_2;
	pin AK32 = IOB_W13_3;
	pin AK33 = IOB_W22_2;
	pin AK34 = IOB_W22_3;
	pin AK35 = IOB_W21_0;
	pin AK36 = IOB_W21_1;
	pin AK37 = IOB_W18_3;
	pin AK38 = IOB_W20_2;
	pin AK39 = IOB_W20_3;
	pin AL1 = IOB_E17_1;
	pin AL2 = IOB_E17_0;
	pin AL3 = IOB_E18_2;
	pin AL4 = VCCO3;
	pin AL5 = IOB_E15_1;
	pin AL6 = IOB_E19_1;
	pin AL7 = IOB_E19_0;
	pin AL8 = VCCO3;
	pin AL9 = IOB_E3_3;
	pin AL10 = IOB_S91_1;
	pin AL11 = IOB_S91_0;
	pin AL12 = IOB_S84_0;
	pin AL13 = IOB_S82_0;
	pin AL14 = IOB_S85_1;
	pin AL15 = IOB_S78_1;
	pin AL16 = IOB_S67_1;
	pin AL17 = IOB_S65_2;
	pin AL18 = IOB_S62_2;
	pin AL19 = IOB_S55_2;
	pin AL20 = IOB_S49_1;
	pin AL21 = IOB_S42_2;
	pin AL22 = IOB_S35_1;
	pin AL23 = IOB_S32_3;
	pin AL24 = IOB_S29_3;
	pin AL25 = IOB_S26_1;
	pin AL26 = IOB_S14_2;
	pin AL27 = IOB_S14_1;
	pin AL28 = IOB_S12_1;
	pin AL29 = IOB_S5_2;
	pin AL30 = IOB_S1_3;
	pin AL31 = IOB_W3_3;
	pin AL32 = VCCO6;
	pin AL33 = IOB_W19_0;
	pin AL34 = IOB_W19_1;
	pin AL35 = IOB_W15_1;
	pin AL36 = VCCO6;
	pin AL37 = IOB_W18_2;
	pin AL38 = IOB_W17_0;
	pin AL39 = IOB_W17_1;
	pin AM1 = GND;
	pin AM2 = IOB_E14_3;
	pin AM3 = IOB_E14_2;
	pin AM4 = IOB_E15_0;
	pin AM5 = GND;
	pin AM6 = IOB_E16_3;
	pin AM7 = IOB_E16_2;
	pin AM8 = IOB_E3_2;
	pin AM9 = IOB_E2_3;
	pin AM10 = IOB_S95_0;
	pin AM11 = IOB_S90_2;
	pin AM12 = IOB_S84_1;
	pin AM13 = IOB_S82_1;
	pin AM14 = IOB_S76_2;
	pin AM15 = IOB_S70_0;
	pin AM16 = IOB_S67_2;
	pin AM17 = IOB_S67_0;
	pin AM18 = IOB_S62_3;
	pin AM19 = IOB_S55_3;
	pin AM20 = IOB_S40_3;
	pin AM21 = IOB_S40_2;
	pin AM22 = IOB_S35_0;
	pin AM23 = IOB_S32_2;
	pin AM24 = IOB_S29_2;
	pin AM25 = IOB_S26_0;
	pin AM26 = IOB_S20_3;
	pin AM27 = IOB_S14_0;
	pin AM28 = IOB_S12_0;
	pin AM29 = IOB_S6_3;
	pin AM30 = IOB_S2_3;
	pin AM31 = IOB_W2_3;
	pin AM32 = IOB_W3_2;
	pin AM33 = IOB_W16_2;
	pin AM34 = IOB_W16_3;
	pin AM35 = GND;
	pin AM36 = IOB_W15_0;
	pin AM37 = IOB_W14_2;
	pin AM38 = IOB_W14_3;
	pin AM39 = GND;
	pin AN1 = IOB_E11_1;
	pin AN2 = IOB_E11_0;
	pin AN3 = IOB_E12_3;
	pin AN4 = IOB_E12_2;
	pin AN5 = IOB_E10_3;
	pin AN6 = IOB_E13_1;
	pin AN7 = IOB_E13_0;
	pin AN8 = GND;
	pin AN9 = IOB_E2_2;
	pin AN10 = IOB_S95_1;
	pin AN11 = IOB_S90_3;
	pin AN12 = GND;
	pin AN13 = IOB_S78_2;
	pin AN14 = IOB_S76_3;
	pin AN15 = IOB_S70_1;
	pin AN16 = GND;
	pin AN17 = IOB_S65_0;
	pin AN18 = IOB_S61_0;
	pin AN19 = IOB_S54_0;
	pin AN20 = GND;
	pin AN21 = IOB_S41_3;
	pin AN22 = IOB_S41_2;
	pin AN23 = IOB_S33_1;
	pin AN24 = GND;
	pin AN25 = IOB_S27_3;
	pin AN26 = IOB_S20_2;
	pin AN27 = IOB_S15_3;
	pin AN28 = GND;
	pin AN29 = IOB_S6_2;
	pin AN30 = IOB_S2_2;
	pin AN31 = IOB_W2_2;
	pin AN32 = GND;
	pin AN33 = IOB_W13_0;
	pin AN34 = IOB_W13_1;
	pin AN35 = IOB_W10_3;
	pin AN36 = IOB_W12_2;
	pin AN37 = IOB_W12_3;
	pin AN38 = IOB_W11_0;
	pin AN39 = IOB_W11_1;
	pin AP1 = IOB_E8_3;
	pin AP2 = IOB_E8_2;
	pin AP3 = IOB_E9_1;
	pin AP4 = IOB_E9_0;
	pin AP5 = IOB_E10_2;
	pin AP6 = VCCAUX;
	pin AP7 = IOB_E3_1;
	pin AP8 = VCCO3;
	pin AP9 = PWRDWN_B;
	pin AP10 = IOB_S93_0;
	pin AP11 = IOB_S89_0;
	pin AP12 = IOB_S78_3;
	pin AP13 = VCCO4;
	pin AP14 = IOB_S75_0;
	pin AP15 = IOB_S69_2;
	pin AP16 = IOB_S65_1;
	pin AP17 = VCCO4;
	pin AP18 = IOB_S61_1;
	pin AP19 = IOB_S54_1;
	pin AP20 = IOB_S47_1;
	pin AP21 = IOB_S47_0;
	pin AP22 = IOB_S36_3;
	pin AP23 = VCCO5;
	pin AP24 = IOB_S33_0;
	pin AP25 = IOB_S27_2;
	pin AP26 = IOB_S21_1;
	pin AP27 = VCCO5;
	pin AP28 = IOB_S15_2;
	pin AP29 = IOB_S7_1;
	pin AP30 = IOB_S4_3;
	pin AP31 = M0;
	pin AP32 = VCCO6;
	pin AP33 = IOB_W3_1;
	pin AP34 = VCCAUX;
	pin AP35 = IOB_W10_2;
	pin AP36 = IOB_W9_0;
	pin AP37 = IOB_W9_1;
	pin AP38 = IOB_W8_2;
	pin AP39 = IOB_W8_3;
	pin AR1 = VCCO3;
	pin AR2 = IOB_E7_1;
	pin AR3 = IOB_E7_0;
	pin AR4 = VCCO3;
	pin AR5 = VCCAUX;
	pin AR6 = IOB_E4_3;
	pin AR7 = IOB_E3_0;
	pin AR8 = IOB_E1_3;
	pin AR9 = IOB_S96_2;
	pin AR10 = IOB_S93_1;
	pin AR11 = IOB_S89_1;
	pin AR12 = IOB_S83_2;
	pin AR13 = IOB_S77_0;
	pin AR14 = IOB_S75_1;
	pin AR15 = IOB_S69_3;
	pin AR16 = IOB_S64_3;
	pin AR17 = IOB_S64_2;
	pin AR18 = IOB_S57_2;
	pin AR19 = IOB_S50_2;
	pin AR20 = IOB_S48_3;
	pin AR21 = IOB_S42_1;
	pin AR22 = IOB_S40_1;
	pin AR23 = IOB_S36_2;
	pin AR24 = IOB_S30_2;
	pin AR25 = IOB_S30_1;
	pin AR26 = IOB_S21_0;
	pin AR27 = IOB_S19_1;
	pin AR28 = IOB_S13_3;
	pin AR29 = IOB_S7_0;
	pin AR30 = IOB_S4_2;
	pin AR31 = IOB_S1_1;
	pin AR32 = IOB_W1_3;
	pin AR33 = IOB_W3_0;
	pin AR34 = IOB_W4_3;
	pin AR35 = VCCAUX;
	pin AR36 = VCCO6;
	pin AR37 = IOB_W7_0;
	pin AR38 = IOB_W7_1;
	pin AR39 = VCCO6;
	pin AT1 = IOB_E6_3;
	pin AT2 = IOB_E6_2;
	pin AT3 = GND;
	pin AT4 = GND;
	pin AT5 = IOB_E5_1;
	pin AT6 = IOB_E4_2;
	pin AT7 = IOB_E1_1;
	pin AT8 = IOB_E1_2;
	pin AT9 = IOB_S96_3;
	pin AT10 = IOB_S92_2;
	pin AT11 = IOB_S85_2;
	pin AT12 = IOB_S83_3;
	pin AT13 = IOB_S77_1;
	pin AT14 = IOB_S71_2;
	pin AT15 = IOB_S68_0;
	pin AT16 = GND;
	pin AT17 = IOB_S63_0;
	pin AT18 = IOB_S57_3;
	pin AT19 = IOB_S50_3;
	pin AT20 = IOB_S48_2;
	pin AT21 = IOB_S42_0;
	pin AT22 = IOB_S40_0;
	pin AT23 = IOB_S34_3;
	pin AT24 = GND;
	pin AT25 = IOB_S28_1;
	pin AT26 = IOB_S22_3;
	pin AT27 = IOB_S19_0;
	pin AT28 = IOB_S13_2;
	pin AT29 = IOB_S8_3;
	pin AT30 = IOB_S5_1;
	pin AT31 = IOB_S1_0;
	pin AT32 = IOB_W1_2;
	pin AT33 = IOB_W1_1;
	pin AT34 = IOB_W4_2;
	pin AT35 = IOB_W5_1;
	pin AT36 = GND;
	pin AT37 = GND;
	pin AT38 = IOB_W6_2;
	pin AT39 = IOB_W6_3;
	pin AU1 = GND;
	pin AU2 = GND;
	pin AU3 = GND;
	pin AU4 = GND;
	pin AU5 = IOB_E5_0;
	pin AU6 = GT14_GNDA;
	pin AU7 = IOB_E1_0;
	pin AU8 = GND;
	pin AU9 = GT16_GNDA;
	pin AU10 = IOB_S92_3;
	pin AU11 = IOB_S85_3;
	pin AU12 = GND;
	pin AU13 = GT17_GNDA;
	pin AU14 = IOB_S71_3;
	pin AU15 = IOB_S68_1;
	pin AU16 = GT18_GNDA;
	pin AU17 = IOB_S63_1;
	pin AU18 = IOB_S56_1;
	pin AU19 = IOB_S56_0;
	pin AU20 = GND;
	pin AU21 = IOB_S43_3;
	pin AU22 = IOB_S43_2;
	pin AU23 = IOB_S34_2;
	pin AU24 = GT19_GNDA;
	pin AU25 = IOB_S28_0;
	pin AU26 = IOB_S22_2;
	pin AU27 = GT20_GNDA;
	pin AU28 = GND;
	pin AU29 = IOB_S8_2;
	pin AU30 = IOB_S5_0;
	pin AU31 = GT21_GNDA;
	pin AU32 = GND;
	pin AU33 = IOB_W1_0;
	pin AU34 = GT23_GNDA;
	pin AU35 = IOB_W5_0;
	pin AU36 = GND;
	pin AU37 = GND;
	pin AU38 = GND;
	pin AU39 = GND;
	pin AV1 = VCCAUX;
	pin AV2 = GND;
	pin AV3 = GND;
	pin AV4 = GT14_AVCCAUXRX;
	pin AV5 = GT14_VTRX;
	pin AV6 = GT14_AVCCAUXTX;
	pin AV7 = GT14_VTTX;
	pin AV8 = GT16_AVCCAUXRX;
	pin AV9 = GT16_VTRX;
	pin AV10 = GT16_AVCCAUXTX;
	pin AV11 = GT16_VTTX;
	pin AV12 = GT17_AVCCAUXRX;
	pin AV13 = GT17_VTRX;
	pin AV14 = GT17_AVCCAUXTX;
	pin AV15 = GT17_VTTX;
	pin AV16 = GT18_AVCCAUXRX;
	pin AV17 = GT18_VTRX;
	pin AV18 = GT18_AVCCAUXTX;
	pin AV19 = GT18_VTTX;
	pin AV20 = VCCAUX;
	pin AV21 = GT19_AVCCAUXRX;
	pin AV22 = GT19_VTRX;
	pin AV23 = GT19_AVCCAUXTX;
	pin AV24 = GT19_VTTX;
	pin AV25 = GT20_AVCCAUXRX;
	pin AV26 = GT20_VTRX;
	pin AV27 = GT20_AVCCAUXTX;
	pin AV28 = GT20_VTTX;
	pin AV29 = GT21_AVCCAUXRX;
	pin AV30 = GT21_VTRX;
	pin AV31 = GT21_AVCCAUXTX;
	pin AV32 = GT21_VTTX;
	pin AV33 = GT23_AVCCAUXRX;
	pin AV34 = GT23_VTRX;
	pin AV35 = GT23_AVCCAUXTX;
	pin AV36 = GT23_VTTX;
	pin AV37 = GND;
	pin AV38 = GND;
	pin AV39 = VCCAUX;
	pin AW2 = VCCAUX;
	pin AW3 = GND;
	pin AW4 = GT14_RXN;
	pin AW5 = GT14_RXP;
	pin AW6 = GT14_TXP;
	pin AW7 = GT14_TXN;
	pin AW8 = GT16_RXN;
	pin AW9 = GT16_RXP;
	pin AW10 = GT16_TXP;
	pin AW11 = GT16_TXN;
	pin AW12 = GT17_RXN;
	pin AW13 = GT17_RXP;
	pin AW14 = GT17_TXP;
	pin AW15 = GT17_TXN;
	pin AW16 = GT18_RXN;
	pin AW17 = GT18_RXP;
	pin AW18 = GT18_TXP;
	pin AW19 = GT18_TXN;
	pin AW20 = VCCAUX;
	pin AW21 = GT19_RXN;
	pin AW22 = GT19_RXP;
	pin AW23 = GT19_TXP;
	pin AW24 = GT19_TXN;
	pin AW25 = GT20_RXN;
	pin AW26 = GT20_RXP;
	pin AW27 = GT20_TXP;
	pin AW28 = GT20_TXN;
	pin AW29 = GT21_RXN;
	pin AW30 = GT21_RXP;
	pin AW31 = GT21_TXP;
	pin AW32 = GT21_TXN;
	pin AW33 = GT23_RXN;
	pin AW34 = GT23_RXP;
	pin AW35 = GT23_TXP;
	pin AW36 = GT23_TXN;
	pin AW37 = GND;
	pin AW38 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_W90_3;
	vref IOB_W94_3;
	vref IOB_W98_3;
	vref IOB_W102_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_E90_3;
	vref IOB_E94_3;
	vref IOB_E98_3;
	vref IOB_E102_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S41_3;
	vref IOB_S43_3;
	vref IOB_S54_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S84_0;
	vref IOB_S91_0;
	vref IOB_S92_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N41_0;
	vref IOB_N43_0;
	vref IOB_N54_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N84_3;
	vref IOB_N91_3;
	vref IOB_N95_3;
}

// xc2vp70-ff1704 xq2vp70-ff1704 xc2vpx70-ff1704
bond BOND56 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GT11_RXN;
	pin A3 = GT11_RXP;
	pin A4 = GT11_TXP;
	pin A5 = GT11_TXN;
	pin A6 = GT10_RXN;
	pin A7 = GT10_RXP;
	pin A8 = GT10_TXP;
	pin A9 = GT10_TXN;
	pin A10 = GT9_RXN;
	pin A11 = GT9_RXP;
	pin A12 = GT9_TXP;
	pin A13 = GT9_TXN;
	pin A14 = GT8_RXN;
	pin A15 = GT8_RXP;
	pin A16 = GT8_TXP;
	pin A17 = GT8_TXN;
	pin A18 = GT7_RXN;
	pin A19 = GT7_RXP;
	pin A20 = GT7_TXP;
	pin A21 = GT7_TXN;
	pin A22 = GT6_RXN;
	pin A23 = GT6_RXP;
	pin A24 = GT6_TXP;
	pin A25 = GT6_TXN;
	pin A26 = GT5_RXN;
	pin A27 = GT5_RXP;
	pin A28 = GT5_TXP;
	pin A29 = GT5_TXN;
	pin A30 = GT4_RXN;
	pin A31 = GT4_RXP;
	pin A32 = GT4_TXP;
	pin A33 = GT4_TXN;
	pin A34 = GT3_RXN;
	pin A35 = GT3_RXP;
	pin A36 = GT3_TXP;
	pin A37 = GT3_TXN;
	pin A38 = GT2_RXN;
	pin A39 = GT2_RXP;
	pin A40 = GT2_TXP;
	pin A41 = GT2_TXN;
	pin B1 = GND;
	pin B2 = GT11_AVCCAUXRX;
	pin B3 = GT11_VTRX;
	pin B4 = GT11_AVCCAUXTX;
	pin B5 = GT11_VTTX;
	pin B6 = GT10_AVCCAUXRX;
	pin B7 = GT10_VTRX;
	pin B8 = GT10_AVCCAUXTX;
	pin B9 = GT10_VTTX;
	pin B10 = GT9_AVCCAUXRX;
	pin B11 = GT9_VTRX;
	pin B12 = GT9_AVCCAUXTX;
	pin B13 = GT9_VTTX;
	pin B14 = GT8_AVCCAUXRX;
	pin B15 = GT8_VTRX;
	pin B16 = GT8_AVCCAUXTX;
	pin B17 = GT8_VTTX;
	pin B18 = GT7_AVCCAUXRX;
	pin B19 = GT7_VTRX;
	pin B20 = GT7_AVCCAUXTX;
	pin B21 = GT7_VTTX;
	pin B22 = GT6_AVCCAUXRX;
	pin B23 = GT6_VTRX;
	pin B24 = GT6_AVCCAUXTX;
	pin B25 = GT6_VTTX;
	pin B26 = GT5_AVCCAUXRX;
	pin B27 = GT5_VTRX;
	pin B28 = GT5_AVCCAUXTX;
	pin B29 = GT5_VTTX;
	pin B30 = GT4_AVCCAUXRX;
	pin B31 = GT4_VTRX;
	pin B32 = GT4_AVCCAUXTX;
	pin B33 = GT4_VTTX;
	pin B34 = GT3_AVCCAUXRX;
	pin B35 = GT3_VTRX;
	pin B36 = GT3_AVCCAUXTX;
	pin B37 = GT3_VTTX;
	pin B38 = GT2_AVCCAUXRX;
	pin B39 = GT2_VTRX;
	pin B40 = GT2_AVCCAUXTX;
	pin B41 = GT2_VTTX;
	pin B42 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = GT11_GNDA;
	pin C5 = IOB_E104_3;
	pin C6 = IOB_E104_2;
	pin C7 = TDO;
	pin C8 = GT10_GNDA;
	pin C9 = IOB_N95_2;
	pin C10 = IOB_N90_2;
	pin C11 = IOB_N90_3;
	pin C12 = GT9_GNDA;
	pin C13 = IOB_N78_3;
	pin C14 = IOB_N76_2;
	pin C15 = IOB_N76_3;
	pin C16 = GT8_GNDA;
	pin C17 = IOB_N63_3;
	pin C18 = IOB_N63_2;
	pin C19 = IOB_N57_3;
	pin C20 = IOB_N50_0;
	pin C21 = GT7_GNDA;
	pin C22 = GT6_GNDA;
	pin C23 = IOB_N47_3;
	pin C24 = IOB_N40_0;
	pin C25 = IOB_N34_1;
	pin C26 = IOB_N34_0;
	pin C27 = GT5_GNDA;
	pin C28 = IOB_N21_0;
	pin C29 = IOB_N21_1;
	pin C30 = IOB_N19_0;
	pin C31 = GT4_GNDA;
	pin C32 = IOB_N7_0;
	pin C33 = IOB_N7_1;
	pin C34 = IOB_N2_1;
	pin C35 = GT3_GNDA;
	pin C36 = TDI;
	pin C37 = IOB_W104_2;
	pin C38 = IOB_W104_3;
	pin C39 = GT2_GNDA;
	pin C40 = GND;
	pin C41 = GND;
	pin C42 = GND;
	pin D1 = IOB_E101_1;
	pin D2 = IOB_E101_0;
	pin D3 = IOB_E102_1;
	pin D4 = GND;
	pin D5 = VCCAUX;
	pin D6 = IOB_E103_0;
	pin D7 = IOB_E104_0;
	pin D8 = NC;
	pin D9 = IOB_N95_3;
	pin D10 = IOB_N92_3;
	pin D11 = GND;
	pin D12 = IOB_N84_2;
	pin D13 = IOB_N78_2;
	pin D14 = NC;
	pin D15 = GND;
	pin D16 = IOB_N67_3;
	pin D17 = IOB_N65_1;
	pin D18 = VCCO1;
	pin D19 = IOB_N57_2;
	pin D20 = IOB_N50_1;
	pin D21 = VCCAUX;
	pin D22 = VCCAUX;
	pin D23 = IOB_N47_2;
	pin D24 = IOB_N40_1;
	pin D25 = VCCO0;
	pin D26 = IOB_N32_2;
	pin D27 = IOB_N30_0;
	pin D28 = GND;
	pin D29 = NC;
	pin D30 = IOB_N19_1;
	pin D31 = IOB_N13_1;
	pin D32 = GND;
	pin D33 = IOB_N5_0;
	pin D34 = IOB_N2_0;
	pin D35 = DXN;
	pin D36 = IOB_W104_0;
	pin D37 = IOB_W103_0;
	pin D38 = VCCAUX;
	pin D39 = GND;
	pin D40 = IOB_W102_1;
	pin D41 = IOB_W101_0;
	pin D42 = IOB_W101_1;
	pin E1 = IOB_E100_3;
	pin E2 = IOB_E100_2;
	pin E3 = IOB_E102_0;
	pin E4 = VCCAUX;
	pin E5 = GND;
	pin E6 = IOB_E103_1;
	pin E7 = IOB_E104_1;
	pin E8 = VCCBATT;
	pin E9 = IOB_N96_3;
	pin E10 = IOB_N92_2;
	pin E11 = IOB_N90_0;
	pin E12 = IOB_N84_3;
	pin E13 = IOB_N78_0;
	pin E14 = NC;
	pin E15 = IOB_N76_0;
	pin E16 = IOB_N70_2;
	pin E17 = IOB_N64_2;
	pin E18 = IOB_N64_3;
	pin E19 = IOB_N57_0;
	pin E20 = IOB_N54_2;
	pin E21 = GND;
	pin E22 = GND;
	pin E23 = IOB_N43_1;
	pin E24 = IOB_N40_3;
	pin E25 = IOB_N33_0;
	pin E26 = IOB_N33_1;
	pin E27 = IOB_N27_1;
	pin E28 = IOB_N21_3;
	pin E29 = NC;
	pin E30 = IOB_N19_3;
	pin E31 = IOB_N13_0;
	pin E32 = IOB_N7_3;
	pin E33 = IOB_N5_1;
	pin E34 = IOB_N1_0;
	pin E35 = DXP;
	pin E36 = IOB_W104_1;
	pin E37 = IOB_W103_1;
	pin E38 = GND;
	pin E39 = VCCAUX;
	pin E40 = IOB_W102_0;
	pin E41 = IOB_W100_2;
	pin E42 = IOB_W100_3;
	pin F1 = IOB_E99_1;
	pin F2 = IOB_E99_0;
	pin F3 = IOB_E100_0;
	pin F4 = IOB_E100_1;
	pin F5 = VCCO2;
	pin F6 = GND;
	pin F7 = IOB_E102_2;
	pin F8 = TMS;
	pin F9 = IOB_N96_2;
	pin F10 = IOB_N92_0;
	pin F11 = IOB_N90_1;
	pin F12 = IOB_N85_3;
	pin F13 = IOB_N78_1;
	pin F14 = NC;
	pin F15 = IOB_N76_1;
	pin F16 = IOB_N70_3;
	pin F17 = IOB_N67_1;
	pin F18 = GND;
	pin F19 = IOB_N57_1;
	pin F20 = IOB_N54_3;
	pin F21 = IOB_N49_2;
	pin F22 = IOB_N48_1;
	pin F23 = IOB_N43_0;
	pin F24 = IOB_N40_2;
	pin F25 = GND;
	pin F26 = IOB_N30_2;
	pin F27 = IOB_N27_0;
	pin F28 = IOB_N21_2;
	pin F29 = NC;
	pin F30 = IOB_N19_2;
	pin F31 = IOB_N12_0;
	pin F32 = IOB_N7_2;
	pin F33 = IOB_N5_3;
	pin F34 = IOB_N1_1;
	pin F35 = HSWAP_EN;
	pin F36 = IOB_W102_2;
	pin F37 = GND;
	pin F38 = VCCO7;
	pin F39 = IOB_W100_1;
	pin F40 = IOB_W100_0;
	pin F41 = IOB_W99_0;
	pin F42 = IOB_W99_1;
	pin G1 = IOB_E98_0;
	pin G2 = IOB_E98_1;
	pin G3 = IOB_E98_3;
	pin G4 = IOB_E98_2;
	pin G5 = IOB_E97_1;
	pin G6 = IOB_E102_3;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N96_0;
	pin G10 = IOB_N92_1;
	pin G11 = VCCO1;
	pin G12 = IOB_N85_2;
	pin G13 = IOB_N82_2;
	pin G14 = NC;
	pin G15 = VCCO1;
	pin G16 = IOB_N71_3;
	pin G17 = IOB_N67_2;
	pin G18 = IOB_N64_0;
	pin G19 = IOB_N61_2;
	pin G20 = VCCO1;
	pin G21 = IOB_N49_3;
	pin G22 = IOB_N48_0;
	pin G23 = VCCO0;
	pin G24 = IOB_N36_1;
	pin G25 = IOB_N33_3;
	pin G26 = IOB_N30_1;
	pin G27 = IOB_N26_0;
	pin G28 = VCCO0;
	pin G29 = NC;
	pin G30 = IOB_N15_1;
	pin G31 = IOB_N12_1;
	pin G32 = VCCO0;
	pin G33 = IOB_N5_2;
	pin G34 = IOB_N1_3;
	pin G35 = PROG_B;
	pin G36 = GND;
	pin G37 = IOB_W102_3;
	pin G38 = IOB_W97_1;
	pin G39 = IOB_W98_2;
	pin G40 = IOB_W98_3;
	pin G41 = IOB_W98_1;
	pin G42 = IOB_W98_0;
	pin H1 = GND;
	pin H2 = IOB_E96_0;
	pin H3 = IOB_E96_1;
	pin H4 = IOB_E96_3;
	pin H5 = IOB_E96_2;
	pin H6 = IOB_E97_0;
	pin H7 = IOB_E95_1;
	pin H8 = GND;
	pin H9 = IOB_N96_1;
	pin H10 = IOB_N93_2;
	pin H11 = IOB_N91_2;
	pin H12 = IOB_N85_0;
	pin H13 = IOB_N82_3;
	pin H14 = NC;
	pin H15 = NC;
	pin H16 = IOB_N71_2;
	pin H17 = IOB_N68_2;
	pin H18 = IOB_N64_1;
	pin H19 = IOB_N61_3;
	pin H20 = IOB_N55_3;
	pin H21 = GND;
	pin H22 = GND;
	pin H23 = IOB_N42_0;
	pin H24 = IOB_N36_0;
	pin H25 = IOB_N33_2;
	pin H26 = IOB_N29_1;
	pin H27 = IOB_N26_1;
	pin H28 = NC;
	pin H29 = NC;
	pin H30 = IOB_N15_0;
	pin H31 = IOB_N12_3;
	pin H32 = IOB_N6_1;
	pin H33 = IOB_N4_1;
	pin H34 = IOB_N1_2;
	pin H35 = GND;
	pin H36 = IOB_W95_1;
	pin H37 = IOB_W97_0;
	pin H38 = IOB_W96_2;
	pin H39 = IOB_W96_3;
	pin H40 = IOB_W96_1;
	pin H41 = IOB_W96_0;
	pin H42 = GND;
	pin J1 = IOB_E93_1;
	pin J2 = IOB_E93_0;
	pin J3 = VCCO2;
	pin J4 = IOB_E94_0;
	pin J5 = IOB_E94_1;
	pin J6 = IOB_E94_3;
	pin J7 = IOB_E94_2;
	pin J8 = IOB_E95_0;
	pin J9 = GND;
	pin J10 = IOB_N93_3;
	pin J11 = IOB_N91_3;
	pin J12 = IOB_N85_1;
	pin J13 = IOB_N83_2;
	pin J14 = VCCO1;
	pin J15 = NC;
	pin J16 = IOB_N71_0;
	pin J17 = IOB_N68_3;
	pin J18 = VCCO1;
	pin J19 = IOB_N62_2;
	pin J20 = IOB_N55_2;
	pin J21 = IOB_N49_1;
	pin J22 = IOB_N48_2;
	pin J23 = IOB_N42_1;
	pin J24 = IOB_N35_1;
	pin J25 = VCCO0;
	pin J26 = IOB_N29_0;
	pin J27 = IOB_N26_3;
	pin J28 = NC;
	pin J29 = VCCO0;
	pin J30 = IOB_N14_1;
	pin J31 = IOB_N12_2;
	pin J32 = IOB_N6_0;
	pin J33 = IOB_N4_0;
	pin J34 = GND;
	pin J35 = IOB_W95_0;
	pin J36 = IOB_W94_2;
	pin J37 = IOB_W94_3;
	pin J38 = IOB_W94_1;
	pin J39 = IOB_W94_0;
	pin J40 = VCCO7;
	pin J41 = IOB_W93_0;
	pin J42 = IOB_W93_1;
	pin K1 = IOB_E90_2;
	pin K2 = IOB_E90_3;
	pin K3 = IOB_E88_3;
	pin K4 = GND;
	pin K5 = IOB_E92_0;
	pin K6 = IOB_E92_1;
	pin K7 = IOB_E91_0;
	pin K8 = IOB_E91_1;
	pin K9 = IOB_E92_3;
	pin K10 = VCCAUX;
	pin K11 = IOB_N93_1;
	pin K12 = IOB_N89_2;
	pin K13 = IOB_N83_3;
	pin K14 = NC;
	pin K15 = NC;
	pin K16 = IOB_N71_1;
	pin K17 = IOB_N69_3;
	pin K18 = IOB_N65_2;
	pin K19 = IOB_N62_3;
	pin K20 = IOB_N55_0;
	pin K21 = IOB_N49_0;
	pin K22 = IOB_N48_3;
	pin K23 = IOB_N42_3;
	pin K24 = IOB_N35_0;
	pin K25 = IOB_N32_1;
	pin K26 = IOB_N28_0;
	pin K27 = IOB_N26_2;
	pin K28 = NC;
	pin K29 = NC;
	pin K30 = IOB_N14_0;
	pin K31 = IOB_N8_1;
	pin K32 = IOB_N4_2;
	pin K33 = VCCAUX;
	pin K34 = IOB_W92_3;
	pin K35 = IOB_W91_1;
	pin K36 = IOB_W91_0;
	pin K37 = IOB_W92_1;
	pin K38 = IOB_W92_0;
	pin K39 = GND;
	pin K40 = IOB_W88_3;
	pin K41 = IOB_W90_3;
	pin K42 = IOB_W90_2;
	pin L1 = IOB_E87_1;
	pin L2 = IOB_E87_0;
	pin L3 = IOB_E88_2;
	pin L4 = IOB_E88_0;
	pin L5 = IOB_E88_1;
	pin L6 = IOB_E89_1;
	pin L7 = IOB_E89_0;
	pin L8 = IOB_E90_1;
	pin L9 = IOB_E90_0;
	pin L10 = IOB_E92_2;
	pin L11 = VCCAUX;
	pin L12 = IOB_N89_3;
	pin L13 = IOB_N83_0;
	pin L14 = NC;
	pin L15 = NC;
	pin L16 = IOB_N75_2;
	pin L17 = IOB_N69_2;
	pin L18 = IOB_N65_3;
	pin L19 = IOB_N62_0;
	pin L20 = IOB_N55_1;
	pin L21 = GND;
	pin L22 = GND;
	pin L23 = IOB_N42_2;
	pin L24 = IOB_N35_3;
	pin L25 = IOB_N32_0;
	pin L26 = IOB_N28_1;
	pin L27 = IOB_N22_1;
	pin L28 = NC;
	pin L29 = NC;
	pin L30 = IOB_N14_3;
	pin L31 = IOB_N8_0;
	pin L32 = VCCAUX;
	pin L33 = IOB_W92_2;
	pin L34 = IOB_W90_0;
	pin L35 = IOB_W90_1;
	pin L36 = IOB_W89_0;
	pin L37 = IOB_W89_1;
	pin L38 = IOB_W88_1;
	pin L39 = IOB_W88_0;
	pin L40 = IOB_W88_2;
	pin L41 = IOB_W87_0;
	pin L42 = IOB_W87_1;
	pin M1 = GND;
	pin M2 = IOB_E84_3;
	pin M3 = IOB_E84_2;
	pin M4 = IOB_E84_1;
	pin M5 = IOB_E84_0;
	pin M6 = VCCO2;
	pin M7 = IOB_E86_3;
	pin M8 = IOB_E86_2;
	pin M9 = IOB_E85_1;
	pin M10 = IOB_E85_0;
	pin M11 = IOB_E86_1;
	pin M12 = IOB_E86_0;
	pin M13 = IOB_N83_1;
	pin M14 = IOB_N77_3;
	pin M15 = IOB_N77_2;
	pin M16 = IOB_N75_3;
	pin M17 = IOB_N69_1;
	pin M18 = IOB_N69_0;
	pin M19 = IOB_N62_1;
	pin M20 = IOB_N56_3;
	pin M21 = IOB_N56_2;
	pin M22 = IOB_N41_1;
	pin M23 = IOB_N41_0;
	pin M24 = IOB_N35_2;
	pin M25 = IOB_N28_3;
	pin M26 = IOB_N28_2;
	pin M27 = IOB_N22_0;
	pin M28 = IOB_N20_1;
	pin M29 = IOB_N20_0;
	pin M30 = IOB_N14_2;
	pin M31 = IOB_W86_0;
	pin M32 = IOB_W86_1;
	pin M33 = IOB_W85_0;
	pin M34 = IOB_W85_1;
	pin M35 = IOB_W86_2;
	pin M36 = IOB_W86_3;
	pin M37 = VCCO7;
	pin M38 = IOB_W84_0;
	pin M39 = IOB_W84_1;
	pin M40 = IOB_W84_2;
	pin M41 = IOB_W84_3;
	pin M42 = GND;
	pin N1 = IOB_E80_3;
	pin N2 = IOB_E80_2;
	pin N3 = IOB_E81_1;
	pin N4 = IOB_E81_0;
	pin N5 = IOB_E82_3;
	pin N6 = IOB_E82_2;
	pin N7 = IOB_E83_1;
	pin N8 = IOB_E83_0;
	pin N9 = IOB_E82_1;
	pin N10 = IOB_E82_0;
	pin N11 = IOB_E80_1;
	pin N12 = IOB_E80_0;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N29 = GND;
	pin N30 = VCCINT;
	pin N31 = IOB_W80_0;
	pin N32 = IOB_W80_1;
	pin N33 = IOB_W82_0;
	pin N34 = IOB_W82_1;
	pin N35 = IOB_W83_0;
	pin N36 = IOB_W83_1;
	pin N37 = IOB_W82_2;
	pin N38 = IOB_W82_3;
	pin N39 = IOB_W81_0;
	pin N40 = IOB_W81_1;
	pin N41 = IOB_W80_2;
	pin N42 = IOB_W80_3;
	pin P1 = IOB_E76_3;
	pin P2 = IOB_E76_2;
	pin P3 = IOB_E74_3;
	pin P4 = VCCO2;
	pin P5 = IOB_E77_1;
	pin P6 = IOB_E77_0;
	pin P7 = IOB_E78_3;
	pin P8 = IOB_E78_2;
	pin P9 = IOB_E79_1;
	pin P10 = IOB_E79_0;
	pin P11 = IOB_E78_1;
	pin P12 = IOB_E78_0;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = VCCINT;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCO1;
	pin P21 = VCCO1;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCO0;
	pin P27 = VCCINT;
	pin P28 = VCCINT;
	pin P29 = VCCINT;
	pin P30 = GND;
	pin P31 = IOB_W78_0;
	pin P32 = IOB_W78_1;
	pin P33 = IOB_W79_0;
	pin P34 = IOB_W79_1;
	pin P35 = IOB_W78_2;
	pin P36 = IOB_W78_3;
	pin P37 = IOB_W77_0;
	pin P38 = IOB_W77_1;
	pin P39 = VCCO7;
	pin P40 = IOB_W74_3;
	pin P41 = IOB_W76_2;
	pin P42 = IOB_W76_3;
	pin R1 = IOB_E74_1;
	pin R2 = IOB_E74_0;
	pin R3 = IOB_E74_2;
	pin R4 = GND;
	pin R5 = IOB_E75_1;
	pin R6 = IOB_E75_0;
	pin R7 = GND;
	pin R8 = IOB_E72_0;
	pin R9 = IOB_E76_1;
	pin R10 = IOB_E76_0;
	pin R11 = IOB_E73_1;
	pin R12 = IOB_E73_0;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCO1;
	pin R19 = VCCO1;
	pin R20 = VCCO1;
	pin R21 = VCCO1;
	pin R22 = VCCO0;
	pin R23 = VCCO0;
	pin R24 = VCCO0;
	pin R25 = VCCO0;
	pin R26 = VCCINT;
	pin R27 = VCCINT;
	pin R28 = VCCINT;
	pin R29 = VCCO7;
	pin R31 = IOB_W73_0;
	pin R32 = IOB_W73_1;
	pin R33 = IOB_W76_0;
	pin R34 = IOB_W76_1;
	pin R35 = IOB_W72_0;
	pin R36 = GND;
	pin R37 = IOB_W75_0;
	pin R38 = IOB_W75_1;
	pin R39 = GND;
	pin R40 = IOB_W74_2;
	pin R41 = IOB_W74_0;
	pin R42 = IOB_W74_1;
	pin T1 = GND;
	pin T2 = IOB_E70_3;
	pin T3 = IOB_E70_2;
	pin T4 = IOB_E71_1;
	pin T5 = IOB_E71_0;
	pin T6 = IOB_E72_3;
	pin T7 = IOB_E72_2;
	pin T8 = IOB_E72_1;
	pin T9 = VCCO2;
	pin T10 = IOB_E70_1;
	pin T11 = IOB_E70_0;
	pin T12 = IOB_E66_1;
	pin T14 = VCCO2;
	pin T15 = VCCO2;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = VCCINT;
	pin T23 = VCCINT;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCINT;
	pin T27 = VCCINT;
	pin T28 = VCCO7;
	pin T29 = VCCO7;
	pin T31 = IOB_W66_1;
	pin T32 = IOB_W70_0;
	pin T33 = IOB_W70_1;
	pin T34 = VCCO7;
	pin T35 = IOB_W72_1;
	pin T36 = IOB_W72_2;
	pin T37 = IOB_W72_3;
	pin T38 = IOB_W71_0;
	pin T39 = IOB_W71_1;
	pin T40 = IOB_W70_2;
	pin T41 = IOB_W70_3;
	pin T42 = GND;
	pin U1 = IOB_E66_3;
	pin U2 = IOB_E66_2;
	pin U3 = IOB_E67_1;
	pin U4 = IOB_E67_0;
	pin U5 = IOB_E68_3;
	pin U6 = IOB_E68_2;
	pin U7 = IOB_E69_1;
	pin U8 = IOB_E69_0;
	pin U9 = IOB_E68_1;
	pin U10 = IOB_E68_0;
	pin U11 = IOB_E64_1;
	pin U12 = IOB_E66_0;
	pin U14 = VCCO2;
	pin U15 = VCCO2;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = GND;
	pin U26 = VCCINT;
	pin U27 = VCCINT;
	pin U28 = VCCO7;
	pin U29 = VCCO7;
	pin U31 = IOB_W66_0;
	pin U32 = IOB_W64_1;
	pin U33 = IOB_W68_0;
	pin U34 = IOB_W68_1;
	pin U35 = IOB_W69_0;
	pin U36 = IOB_W69_1;
	pin U37 = IOB_W68_2;
	pin U38 = IOB_W68_3;
	pin U39 = IOB_W67_0;
	pin U40 = IOB_W67_1;
	pin U41 = IOB_W66_2;
	pin U42 = IOB_W66_3;
	pin V1 = IOB_E62_3;
	pin V2 = IOB_E62_2;
	pin V3 = VCCO2;
	pin V4 = IOB_E63_1;
	pin V5 = IOB_E63_0;
	pin V6 = GND;
	pin V7 = IOB_E64_3;
	pin V8 = IOB_E64_2;
	pin V9 = GND;
	pin V10 = IOB_E65_1;
	pin V11 = IOB_E65_0;
	pin V12 = IOB_E64_0;
	pin V14 = VCCO2;
	pin V15 = VCCO2;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = GND;
	pin V26 = GND;
	pin V27 = VCCINT;
	pin V28 = VCCO7;
	pin V29 = VCCO7;
	pin V31 = IOB_W64_0;
	pin V32 = IOB_W65_0;
	pin V33 = IOB_W65_1;
	pin V34 = GND;
	pin V35 = IOB_W64_2;
	pin V36 = IOB_W64_3;
	pin V37 = GND;
	pin V38 = IOB_W63_0;
	pin V39 = IOB_W63_1;
	pin V40 = VCCO7;
	pin V41 = IOB_W62_2;
	pin V42 = IOB_W62_3;
	pin W1 = IOB_E58_3;
	pin W2 = IOB_E58_2;
	pin W3 = IOB_E59_1;
	pin W4 = IOB_E59_0;
	pin W5 = IOB_E60_3;
	pin W6 = IOB_E60_2;
	pin W7 = IOB_E61_1;
	pin W8 = IOB_E61_0;
	pin W9 = IOB_E62_1;
	pin W10 = IOB_E62_0;
	pin W11 = IOB_E60_1;
	pin W12 = IOB_E60_0;
	pin W14 = VCCO2;
	pin W15 = VCCO2;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = GND;
	pin W26 = GND;
	pin W27 = VCCINT;
	pin W28 = VCCO7;
	pin W29 = VCCO7;
	pin W31 = IOB_W60_0;
	pin W32 = IOB_W60_1;
	pin W33 = IOB_W62_0;
	pin W34 = IOB_W62_1;
	pin W35 = IOB_W61_0;
	pin W36 = IOB_W61_1;
	pin W37 = IOB_W60_2;
	pin W38 = IOB_W60_3;
	pin W39 = IOB_W59_0;
	pin W40 = IOB_W59_1;
	pin W41 = IOB_W58_2;
	pin W42 = IOB_W58_3;
	pin Y1 = VCCAUX;
	pin Y2 = GND;
	pin Y3 = IOB_E56_3;
	pin Y4 = IOB_E56_2;
	pin Y5 = VCCO2;
	pin Y6 = IOB_E57_1;
	pin Y7 = IOB_E57_0;
	pin Y8 = VCCO2;
	pin Y9 = IOB_E58_1;
	pin Y10 = IOB_E58_0;
	pin Y11 = IOB_E56_1;
	pin Y12 = IOB_E56_0;
	pin Y14 = VCCO2;
	pin Y15 = VCCO2;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = GND;
	pin Y26 = GND;
	pin Y27 = VCCINT;
	pin Y28 = VCCO7;
	pin Y29 = VCCO7;
	pin Y31 = IOB_W56_0;
	pin Y32 = IOB_W56_1;
	pin Y33 = IOB_W58_0;
	pin Y34 = IOB_W58_1;
	pin Y35 = VCCO7;
	pin Y36 = IOB_W57_0;
	pin Y37 = IOB_W57_1;
	pin Y38 = VCCO7;
	pin Y39 = IOB_W56_2;
	pin Y40 = IOB_W56_3;
	pin Y41 = GND;
	pin Y42 = VCCAUX;
	pin AA1 = VCCAUX;
	pin AA2 = VCCAUX;
	pin AA3 = IOB_E53_1;
	pin AA4 = IOB_E53_0;
	pin AA5 = GND;
	pin AA6 = IOB_E54_3;
	pin AA7 = IOB_E54_2;
	pin AA8 = GND;
	pin AA9 = IOB_E55_1;
	pin AA10 = IOB_E55_0;
	pin AA11 = GND;
	pin AA12 = IOB_E54_1;
	pin AA14 = VCCO2;
	pin AA15 = VCCO2;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = GND;
	pin AA26 = GND;
	pin AA27 = VCCINT;
	pin AA28 = VCCO7;
	pin AA29 = VCCO7;
	pin AA31 = IOB_W54_1;
	pin AA32 = GND;
	pin AA33 = IOB_W55_0;
	pin AA34 = IOB_W55_1;
	pin AA35 = GND;
	pin AA36 = IOB_W54_2;
	pin AA37 = IOB_W54_3;
	pin AA38 = GND;
	pin AA39 = IOB_W53_0;
	pin AA40 = IOB_W53_1;
	pin AA41 = VCCAUX;
	pin AA42 = VCCAUX;
	pin AB1 = VCCAUX;
	pin AB2 = VCCAUX;
	pin AB3 = IOB_E52_3;
	pin AB4 = IOB_E52_2;
	pin AB5 = GND;
	pin AB6 = IOB_E51_3;
	pin AB7 = IOB_E51_2;
	pin AB8 = GND;
	pin AB9 = IOB_E51_1;
	pin AB10 = IOB_E51_0;
	pin AB11 = GND;
	pin AB12 = IOB_E54_0;
	pin AB14 = VCCO3;
	pin AB15 = VCCO3;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = GND;
	pin AB26 = GND;
	pin AB27 = VCCINT;
	pin AB28 = VCCO6;
	pin AB29 = VCCO6;
	pin AB31 = IOB_W54_0;
	pin AB32 = GND;
	pin AB33 = IOB_W51_0;
	pin AB34 = IOB_W51_1;
	pin AB35 = GND;
	pin AB36 = IOB_W51_2;
	pin AB37 = IOB_W51_3;
	pin AB38 = GND;
	pin AB39 = IOB_W52_2;
	pin AB40 = IOB_W52_3;
	pin AB41 = VCCAUX;
	pin AB42 = VCCAUX;
	pin AC1 = VCCAUX;
	pin AC2 = GND;
	pin AC3 = IOB_E50_3;
	pin AC4 = IOB_E50_2;
	pin AC5 = VCCO3;
	pin AC6 = IOB_E49_1;
	pin AC7 = IOB_E49_0;
	pin AC8 = VCCO3;
	pin AC9 = IOB_E48_3;
	pin AC10 = IOB_E48_2;
	pin AC11 = IOB_E49_3;
	pin AC12 = IOB_E49_2;
	pin AC14 = VCCO3;
	pin AC15 = VCCO3;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = GND;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = VCCO6;
	pin AC29 = VCCO6;
	pin AC31 = IOB_W49_2;
	pin AC32 = IOB_W49_3;
	pin AC33 = IOB_W48_2;
	pin AC34 = IOB_W48_3;
	pin AC35 = VCCO6;
	pin AC36 = IOB_W49_0;
	pin AC37 = IOB_W49_1;
	pin AC38 = VCCO6;
	pin AC39 = IOB_W50_2;
	pin AC40 = IOB_W50_3;
	pin AC41 = GND;
	pin AC42 = VCCAUX;
	pin AD1 = IOB_E47_1;
	pin AD2 = IOB_E47_0;
	pin AD3 = IOB_E46_3;
	pin AD4 = IOB_E46_2;
	pin AD5 = IOB_E45_1;
	pin AD6 = IOB_E45_0;
	pin AD7 = IOB_E44_3;
	pin AD8 = IOB_E44_2;
	pin AD9 = IOB_E47_3;
	pin AD10 = IOB_E47_2;
	pin AD11 = IOB_E45_3;
	pin AD12 = IOB_E45_2;
	pin AD14 = VCCO3;
	pin AD15 = VCCO3;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = GND;
	pin AD25 = GND;
	pin AD26 = GND;
	pin AD27 = VCCINT;
	pin AD28 = VCCO6;
	pin AD29 = VCCO6;
	pin AD31 = IOB_W45_2;
	pin AD32 = IOB_W45_3;
	pin AD33 = IOB_W47_2;
	pin AD34 = IOB_W47_3;
	pin AD35 = IOB_W44_2;
	pin AD36 = IOB_W44_3;
	pin AD37 = IOB_W45_0;
	pin AD38 = IOB_W45_1;
	pin AD39 = IOB_W46_2;
	pin AD40 = IOB_W46_3;
	pin AD41 = IOB_W47_0;
	pin AD42 = IOB_W47_1;
	pin AE1 = IOB_E43_1;
	pin AE2 = IOB_E43_0;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E42_3;
	pin AE5 = IOB_E42_2;
	pin AE6 = GND;
	pin AE7 = IOB_E41_1;
	pin AE8 = IOB_E41_0;
	pin AE9 = GND;
	pin AE10 = IOB_E43_3;
	pin AE11 = IOB_E43_2;
	pin AE12 = IOB_E41_2;
	pin AE14 = VCCO3;
	pin AE15 = VCCO3;
	pin AE16 = VCCINT;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = GND;
	pin AE20 = GND;
	pin AE21 = GND;
	pin AE22 = GND;
	pin AE23 = GND;
	pin AE24 = GND;
	pin AE25 = GND;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = VCCO6;
	pin AE29 = VCCO6;
	pin AE31 = IOB_W41_2;
	pin AE32 = IOB_W43_2;
	pin AE33 = IOB_W43_3;
	pin AE34 = GND;
	pin AE35 = IOB_W41_0;
	pin AE36 = IOB_W41_1;
	pin AE37 = GND;
	pin AE38 = IOB_W42_2;
	pin AE39 = IOB_W42_3;
	pin AE40 = VCCO6;
	pin AE41 = IOB_W43_0;
	pin AE42 = IOB_W43_1;
	pin AF1 = IOB_E40_3;
	pin AF2 = IOB_E40_2;
	pin AF3 = IOB_E39_1;
	pin AF4 = IOB_E39_0;
	pin AF5 = IOB_E38_3;
	pin AF6 = IOB_E38_2;
	pin AF7 = IOB_E37_3;
	pin AF8 = IOB_E37_2;
	pin AF9 = IOB_E37_1;
	pin AF10 = IOB_E37_0;
	pin AF11 = IOB_E41_3;
	pin AF12 = IOB_E39_2;
	pin AF14 = VCCO3;
	pin AF15 = VCCO3;
	pin AF16 = VCCINT;
	pin AF17 = VCCINT;
	pin AF18 = GND;
	pin AF19 = GND;
	pin AF20 = GND;
	pin AF21 = GND;
	pin AF22 = GND;
	pin AF23 = GND;
	pin AF24 = GND;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = VCCINT;
	pin AF28 = VCCO6;
	pin AF29 = VCCO6;
	pin AF31 = IOB_W39_2;
	pin AF32 = IOB_W41_3;
	pin AF33 = IOB_W37_0;
	pin AF34 = IOB_W37_1;
	pin AF35 = IOB_W37_2;
	pin AF36 = IOB_W37_3;
	pin AF37 = IOB_W38_2;
	pin AF38 = IOB_W38_3;
	pin AF39 = IOB_W39_0;
	pin AF40 = IOB_W39_1;
	pin AF41 = IOB_W40_2;
	pin AF42 = IOB_W40_3;
	pin AG1 = GND;
	pin AG2 = IOB_E36_3;
	pin AG3 = IOB_E36_2;
	pin AG4 = IOB_E35_1;
	pin AG5 = IOB_E35_0;
	pin AG6 = IOB_E34_3;
	pin AG7 = IOB_E34_2;
	pin AG8 = IOB_E33_3;
	pin AG9 = VCCO3;
	pin AG10 = IOB_E35_3;
	pin AG11 = IOB_E35_2;
	pin AG12 = IOB_E39_3;
	pin AG14 = VCCO3;
	pin AG15 = VCCO3;
	pin AG16 = VCCINT;
	pin AG17 = VCCINT;
	pin AG18 = VCCINT;
	pin AG19 = VCCINT;
	pin AG20 = VCCINT;
	pin AG21 = VCCINT;
	pin AG22 = VCCINT;
	pin AG23 = VCCINT;
	pin AG24 = VCCINT;
	pin AG25 = VCCINT;
	pin AG26 = VCCINT;
	pin AG27 = VCCINT;
	pin AG28 = VCCO6;
	pin AG29 = VCCO6;
	pin AG31 = IOB_W39_3;
	pin AG32 = IOB_W35_2;
	pin AG33 = IOB_W35_3;
	pin AG34 = VCCO6;
	pin AG35 = IOB_W33_3;
	pin AG36 = IOB_W34_2;
	pin AG37 = IOB_W34_3;
	pin AG38 = IOB_W35_0;
	pin AG39 = IOB_W35_1;
	pin AG40 = IOB_W36_2;
	pin AG41 = IOB_W36_3;
	pin AG42 = GND;
	pin AH1 = IOB_E33_1;
	pin AH2 = IOB_E33_0;
	pin AH3 = IOB_E32_3;
	pin AH4 = GND;
	pin AH5 = IOB_E31_1;
	pin AH6 = IOB_E31_0;
	pin AH7 = GND;
	pin AH8 = IOB_E33_2;
	pin AH9 = IOB_E30_3;
	pin AH10 = IOB_E30_2;
	pin AH11 = IOB_E31_3;
	pin AH12 = IOB_E31_2;
	pin AH14 = VCCO3;
	pin AH15 = VCCINT;
	pin AH16 = VCCINT;
	pin AH17 = VCCINT;
	pin AH18 = VCCO4;
	pin AH19 = VCCO4;
	pin AH20 = VCCO4;
	pin AH21 = VCCO4;
	pin AH22 = VCCO5;
	pin AH23 = VCCO5;
	pin AH24 = VCCO5;
	pin AH25 = VCCO5;
	pin AH26 = VCCINT;
	pin AH27 = VCCINT;
	pin AH28 = VCCINT;
	pin AH29 = VCCO6;
	pin AH31 = IOB_W31_2;
	pin AH32 = IOB_W31_3;
	pin AH33 = IOB_W30_2;
	pin AH34 = IOB_W30_3;
	pin AH35 = IOB_W33_2;
	pin AH36 = GND;
	pin AH37 = IOB_W31_0;
	pin AH38 = IOB_W31_1;
	pin AH39 = GND;
	pin AH40 = IOB_W32_3;
	pin AH41 = IOB_W33_0;
	pin AH42 = IOB_W33_1;
	pin AJ1 = IOB_E29_1;
	pin AJ2 = IOB_E29_0;
	pin AJ3 = IOB_E32_2;
	pin AJ4 = VCCO3;
	pin AJ5 = IOB_E28_3;
	pin AJ6 = IOB_E28_2;
	pin AJ7 = IOB_E27_1;
	pin AJ8 = IOB_E27_0;
	pin AJ9 = IOB_E27_3;
	pin AJ10 = IOB_E27_2;
	pin AJ11 = IOB_E29_3;
	pin AJ12 = IOB_E29_2;
	pin AJ13 = GND;
	pin AJ14 = VCCINT;
	pin AJ15 = VCCINT;
	pin AJ16 = VCCINT;
	pin AJ17 = VCCO4;
	pin AJ18 = VCCO4;
	pin AJ19 = VCCO4;
	pin AJ20 = VCCO4;
	pin AJ21 = VCCO4;
	pin AJ22 = VCCO5;
	pin AJ23 = VCCO5;
	pin AJ24 = VCCO5;
	pin AJ25 = VCCO5;
	pin AJ26 = VCCO5;
	pin AJ27 = VCCINT;
	pin AJ28 = VCCINT;
	pin AJ29 = VCCINT;
	pin AJ30 = GND;
	pin AJ31 = IOB_W29_2;
	pin AJ32 = IOB_W29_3;
	pin AJ33 = IOB_W27_2;
	pin AJ34 = IOB_W27_3;
	pin AJ35 = IOB_W27_0;
	pin AJ36 = IOB_W27_1;
	pin AJ37 = IOB_W28_2;
	pin AJ38 = IOB_W28_3;
	pin AJ39 = VCCO6;
	pin AJ40 = IOB_W32_2;
	pin AJ41 = IOB_W29_0;
	pin AJ42 = IOB_W29_1;
	pin AK1 = IOB_E26_3;
	pin AK2 = IOB_E26_2;
	pin AK3 = IOB_E25_1;
	pin AK4 = IOB_E25_0;
	pin AK5 = IOB_E24_3;
	pin AK6 = IOB_E24_2;
	pin AK7 = IOB_E23_1;
	pin AK8 = IOB_E23_0;
	pin AK9 = IOB_E23_3;
	pin AK10 = IOB_E23_2;
	pin AK11 = IOB_E25_3;
	pin AK12 = IOB_E25_2;
	pin AK13 = VCCINT;
	pin AK14 = GND;
	pin AK29 = GND;
	pin AK30 = VCCINT;
	pin AK31 = IOB_W25_2;
	pin AK32 = IOB_W25_3;
	pin AK33 = IOB_W23_2;
	pin AK34 = IOB_W23_3;
	pin AK35 = IOB_W23_0;
	pin AK36 = IOB_W23_1;
	pin AK37 = IOB_W24_2;
	pin AK38 = IOB_W24_3;
	pin AK39 = IOB_W25_0;
	pin AK40 = IOB_W25_1;
	pin AK41 = IOB_W26_2;
	pin AK42 = IOB_W26_3;
	pin AL1 = GND;
	pin AL2 = IOB_E22_3;
	pin AL3 = IOB_E22_2;
	pin AL4 = IOB_E21_1;
	pin AL5 = IOB_E21_0;
	pin AL6 = VCCO3;
	pin AL7 = IOB_E20_3;
	pin AL8 = IOB_E20_2;
	pin AL9 = IOB_E19_3;
	pin AL10 = IOB_E19_2;
	pin AL11 = IOB_E21_3;
	pin AL12 = IOB_E21_2;
	pin AL13 = IOB_S83_2;
	pin AL14 = IOB_S77_0;
	pin AL15 = IOB_S77_1;
	pin AL16 = IOB_S75_0;
	pin AL17 = IOB_S69_2;
	pin AL18 = IOB_S69_3;
	pin AL19 = IOB_S62_2;
	pin AL20 = IOB_S56_0;
	pin AL21 = IOB_S56_1;
	pin AL22 = IOB_S41_2;
	pin AL23 = IOB_S41_3;
	pin AL24 = IOB_S35_1;
	pin AL25 = IOB_S28_0;
	pin AL26 = IOB_S28_1;
	pin AL27 = IOB_S22_3;
	pin AL28 = IOB_S20_2;
	pin AL29 = IOB_S20_3;
	pin AL30 = IOB_S14_1;
	pin AL31 = IOB_W21_2;
	pin AL32 = IOB_W21_3;
	pin AL33 = IOB_W19_2;
	pin AL34 = IOB_W19_3;
	pin AL35 = IOB_W20_2;
	pin AL36 = IOB_W20_3;
	pin AL37 = VCCO6;
	pin AL38 = IOB_W21_0;
	pin AL39 = IOB_W21_1;
	pin AL40 = IOB_W22_2;
	pin AL41 = IOB_W22_3;
	pin AL42 = GND;
	pin AM1 = IOB_E19_1;
	pin AM2 = IOB_E19_0;
	pin AM3 = IOB_E18_3;
	pin AM4 = IOB_E17_1;
	pin AM5 = IOB_E17_0;
	pin AM6 = IOB_E16_3;
	pin AM7 = IOB_E16_2;
	pin AM8 = IOB_E17_3;
	pin AM9 = IOB_E17_2;
	pin AM10 = IOB_E15_2;
	pin AM11 = VCCAUX;
	pin AM12 = IOB_S89_0;
	pin AM13 = IOB_S83_3;
	pin AM14 = NC;
	pin AM15 = NC;
	pin AM16 = IOB_S75_1;
	pin AM17 = IOB_S69_1;
	pin AM18 = IOB_S65_0;
	pin AM19 = IOB_S62_3;
	pin AM20 = IOB_S55_2;
	pin AM21 = GND;
	pin AM22 = GND;
	pin AM23 = IOB_S42_1;
	pin AM24 = IOB_S35_0;
	pin AM25 = IOB_S32_3;
	pin AM26 = IOB_S28_2;
	pin AM27 = IOB_S22_2;
	pin AM28 = NC;
	pin AM29 = NC;
	pin AM30 = IOB_S14_0;
	pin AM31 = IOB_S8_3;
	pin AM32 = VCCAUX;
	pin AM33 = IOB_W15_2;
	pin AM34 = IOB_W17_2;
	pin AM35 = IOB_W17_3;
	pin AM36 = IOB_W16_2;
	pin AM37 = IOB_W16_3;
	pin AM38 = IOB_W17_0;
	pin AM39 = IOB_W17_1;
	pin AM40 = IOB_W18_3;
	pin AM41 = IOB_W19_0;
	pin AM42 = IOB_W19_1;
	pin AN1 = IOB_E15_1;
	pin AN2 = IOB_E15_0;
	pin AN3 = IOB_E18_2;
	pin AN4 = GND;
	pin AN5 = IOB_E14_3;
	pin AN6 = IOB_E14_2;
	pin AN7 = IOB_E13_3;
	pin AN8 = IOB_E13_2;
	pin AN9 = IOB_E15_3;
	pin AN10 = VCCAUX;
	pin AN11 = IOB_S93_2;
	pin AN12 = IOB_S89_1;
	pin AN13 = IOB_S83_0;
	pin AN14 = NC;
	pin AN15 = NC;
	pin AN16 = IOB_S71_2;
	pin AN17 = IOB_S69_0;
	pin AN18 = IOB_S65_1;
	pin AN19 = IOB_S62_0;
	pin AN20 = IOB_S55_3;
	pin AN21 = IOB_S49_3;
	pin AN22 = IOB_S48_0;
	pin AN23 = IOB_S42_0;
	pin AN24 = IOB_S35_3;
	pin AN25 = IOB_S32_2;
	pin AN26 = IOB_S28_3;
	pin AN27 = IOB_S26_1;
	pin AN28 = NC;
	pin AN29 = NC;
	pin AN30 = IOB_S14_3;
	pin AN31 = IOB_S8_2;
	pin AN32 = IOB_S4_1;
	pin AN33 = VCCAUX;
	pin AN34 = IOB_W15_3;
	pin AN35 = IOB_W13_2;
	pin AN36 = IOB_W13_3;
	pin AN37 = IOB_W14_2;
	pin AN38 = IOB_W14_3;
	pin AN39 = GND;
	pin AN40 = IOB_W18_2;
	pin AN41 = IOB_W15_0;
	pin AN42 = IOB_W15_1;
	pin AP1 = IOB_E13_1;
	pin AP2 = IOB_E13_0;
	pin AP3 = VCCO3;
	pin AP4 = IOB_E12_3;
	pin AP5 = IOB_E12_2;
	pin AP6 = IOB_E11_1;
	pin AP7 = IOB_E11_0;
	pin AP8 = IOB_E11_2;
	pin AP9 = GND;
	pin AP10 = IOB_S93_0;
	pin AP11 = IOB_S91_0;
	pin AP12 = IOB_S85_2;
	pin AP13 = IOB_S83_1;
	pin AP14 = VCCO4;
	pin AP15 = NC;
	pin AP16 = IOB_S71_3;
	pin AP17 = IOB_S68_0;
	pin AP18 = VCCO4;
	pin AP19 = IOB_S62_1;
	pin AP20 = IOB_S55_1;
	pin AP21 = IOB_S49_2;
	pin AP22 = IOB_S48_1;
	pin AP23 = IOB_S42_2;
	pin AP24 = IOB_S35_2;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S29_3;
	pin AP27 = IOB_S26_0;
	pin AP28 = NC;
	pin AP29 = VCCO5;
	pin AP30 = IOB_S14_2;
	pin AP31 = IOB_S12_1;
	pin AP32 = IOB_S6_3;
	pin AP33 = IOB_S4_3;
	pin AP34 = GND;
	pin AP35 = IOB_W11_2;
	pin AP36 = IOB_W11_0;
	pin AP37 = IOB_W11_1;
	pin AP38 = IOB_W12_2;
	pin AP39 = IOB_W12_3;
	pin AP40 = VCCO6;
	pin AP41 = IOB_W13_0;
	pin AP42 = IOB_W13_1;
	pin AR1 = GND;
	pin AR2 = IOB_E10_3;
	pin AR3 = IOB_E10_2;
	pin AR4 = IOB_E9_1;
	pin AR5 = IOB_E9_0;
	pin AR6 = IOB_E9_2;
	pin AR7 = IOB_E11_3;
	pin AR8 = GND;
	pin AR9 = IOB_S96_2;
	pin AR10 = IOB_S93_1;
	pin AR11 = IOB_S91_1;
	pin AR12 = IOB_S85_3;
	pin AR13 = IOB_S82_0;
	pin AR14 = NC;
	pin AR15 = NC;
	pin AR16 = IOB_S71_1;
	pin AR17 = IOB_S68_1;
	pin AR18 = IOB_S64_2;
	pin AR19 = IOB_S61_0;
	pin AR20 = IOB_S55_0;
	pin AR21 = GND;
	pin AR22 = GND;
	pin AR23 = IOB_S42_3;
	pin AR24 = IOB_S36_3;
	pin AR25 = IOB_S33_1;
	pin AR26 = IOB_S29_2;
	pin AR27 = IOB_S26_2;
	pin AR28 = NC;
	pin AR29 = NC;
	pin AR30 = IOB_S15_3;
	pin AR31 = IOB_S12_0;
	pin AR32 = IOB_S6_2;
	pin AR33 = IOB_S4_2;
	pin AR34 = IOB_S1_1;
	pin AR35 = GND;
	pin AR36 = IOB_W11_3;
	pin AR37 = IOB_W9_2;
	pin AR38 = IOB_W9_0;
	pin AR39 = IOB_W9_1;
	pin AR40 = IOB_W10_2;
	pin AR41 = IOB_W10_3;
	pin AR42 = GND;
	pin AT1 = IOB_E8_3;
	pin AT2 = IOB_E8_2;
	pin AT3 = IOB_E7_3;
	pin AT4 = IOB_E7_2;
	pin AT5 = IOB_E9_3;
	pin AT6 = IOB_E3_1;
	pin AT7 = GND;
	pin AT8 = IOB_E3_3;
	pin AT9 = IOB_S96_3;
	pin AT10 = IOB_S92_2;
	pin AT11 = VCCO4;
	pin AT12 = IOB_S85_1;
	pin AT13 = IOB_S82_1;
	pin AT14 = NC;
	pin AT15 = VCCO4;
	pin AT16 = IOB_S71_0;
	pin AT17 = IOB_S67_1;
	pin AT18 = IOB_S64_3;
	pin AT19 = IOB_S61_1;
	pin AT20 = VCCO4;
	pin AT21 = IOB_S49_0;
	pin AT22 = IOB_S48_3;
	pin AT23 = VCCO5;
	pin AT24 = IOB_S36_2;
	pin AT25 = IOB_S33_0;
	pin AT26 = IOB_S30_2;
	pin AT27 = IOB_S26_3;
	pin AT28 = VCCO5;
	pin AT29 = NC;
	pin AT30 = IOB_S15_2;
	pin AT31 = IOB_S12_2;
	pin AT32 = VCCO5;
	pin AT33 = IOB_S5_1;
	pin AT34 = IOB_S1_0;
	pin AT35 = IOB_W3_3;
	pin AT36 = GND;
	pin AT37 = IOB_W3_1;
	pin AT38 = IOB_W9_3;
	pin AT39 = IOB_W7_2;
	pin AT40 = IOB_W7_3;
	pin AT41 = IOB_W8_2;
	pin AT42 = IOB_W8_3;
	pin AU1 = IOB_E7_1;
	pin AU2 = IOB_E7_0;
	pin AU3 = IOB_E6_3;
	pin AU4 = IOB_E6_2;
	pin AU5 = VCCO3;
	pin AU6 = GND;
	pin AU7 = IOB_E3_0;
	pin AU8 = IOB_E3_2;
	pin AU9 = IOB_S96_1;
	pin AU10 = IOB_S92_3;
	pin AU11 = IOB_S90_2;
	pin AU12 = IOB_S85_0;
	pin AU13 = IOB_S78_2;
	pin AU14 = NC;
	pin AU15 = IOB_S76_2;
	pin AU16 = IOB_S70_0;
	pin AU17 = IOB_S67_2;
	pin AU18 = GND;
	pin AU19 = IOB_S57_2;
	pin AU20 = IOB_S54_0;
	pin AU21 = IOB_S49_1;
	pin AU22 = IOB_S48_2;
	pin AU23 = IOB_S43_3;
	pin AU24 = IOB_S40_1;
	pin AU25 = GND;
	pin AU26 = IOB_S30_1;
	pin AU27 = IOB_S27_3;
	pin AU28 = IOB_S21_1;
	pin AU29 = NC;
	pin AU30 = IOB_S19_1;
	pin AU31 = IOB_S12_3;
	pin AU32 = IOB_S7_1;
	pin AU33 = IOB_S5_0;
	pin AU34 = IOB_S1_2;
	pin AU35 = IOB_W3_2;
	pin AU36 = IOB_W3_0;
	pin AU37 = GND;
	pin AU38 = VCCO6;
	pin AU39 = IOB_W6_2;
	pin AU40 = IOB_W6_3;
	pin AU41 = IOB_W7_0;
	pin AU42 = IOB_W7_1;
	pin AV1 = IOB_E5_1;
	pin AV2 = IOB_E5_0;
	pin AV3 = IOB_E5_3;
	pin AV4 = VCCAUX;
	pin AV5 = GND;
	pin AV6 = IOB_E1_1;
	pin AV7 = IOB_E1_3;
	pin AV8 = PWRDWN_B;
	pin AV9 = IOB_S96_0;
	pin AV10 = IOB_S92_1;
	pin AV11 = IOB_S90_3;
	pin AV12 = IOB_S84_0;
	pin AV13 = IOB_S78_3;
	pin AV14 = NC;
	pin AV15 = IOB_S76_3;
	pin AV16 = IOB_S70_1;
	pin AV17 = IOB_S64_1;
	pin AV18 = IOB_S64_0;
	pin AV19 = IOB_S57_3;
	pin AV20 = IOB_S54_1;
	pin AV21 = GND;
	pin AV22 = GND;
	pin AV23 = IOB_S43_2;
	pin AV24 = IOB_S40_0;
	pin AV25 = IOB_S33_3;
	pin AV26 = IOB_S33_2;
	pin AV27 = IOB_S27_2;
	pin AV28 = IOB_S21_0;
	pin AV29 = NC;
	pin AV30 = IOB_S19_0;
	pin AV31 = IOB_S13_3;
	pin AV32 = IOB_S7_0;
	pin AV33 = IOB_S5_2;
	pin AV34 = IOB_S1_3;
	pin AV35 = M0;
	pin AV36 = IOB_W1_3;
	pin AV37 = IOB_W1_1;
	pin AV38 = GND;
	pin AV39 = VCCAUX;
	pin AV40 = IOB_W5_3;
	pin AV41 = IOB_W5_0;
	pin AV42 = IOB_W5_1;
	pin AW1 = IOB_E4_3;
	pin AW2 = IOB_E4_2;
	pin AW3 = IOB_E5_2;
	pin AW4 = GND;
	pin AW5 = VCCAUX;
	pin AW6 = IOB_E1_0;
	pin AW7 = IOB_E1_2;
	pin AW8 = DONE;
	pin AW9 = IOB_S95_0;
	pin AW10 = IOB_S92_0;
	pin AW11 = GND;
	pin AW12 = IOB_S84_1;
	pin AW13 = IOB_S78_1;
	pin AW14 = NC;
	pin AW15 = GND;
	pin AW16 = IOB_S67_0;
	pin AW17 = IOB_S65_2;
	pin AW18 = VCCO4;
	pin AW19 = IOB_S57_1;
	pin AW20 = IOB_S50_2;
	pin AW21 = VCCAUX;
	pin AW22 = VCCAUX;
	pin AW23 = IOB_S47_1;
	pin AW24 = IOB_S40_2;
	pin AW25 = VCCO5;
	pin AW26 = IOB_S32_1;
	pin AW27 = IOB_S30_3;
	pin AW28 = GND;
	pin AW29 = NC;
	pin AW30 = IOB_S19_2;
	pin AW31 = IOB_S13_2;
	pin AW32 = GND;
	pin AW33 = IOB_S5_3;
	pin AW34 = IOB_S2_3;
	pin AW35 = M2;
	pin AW36 = IOB_W1_2;
	pin AW37 = IOB_W1_0;
	pin AW38 = VCCAUX;
	pin AW39 = GND;
	pin AW40 = IOB_W5_2;
	pin AW41 = IOB_W4_2;
	pin AW42 = IOB_W4_3;
	pin AY1 = GND;
	pin AY2 = GND;
	pin AY3 = GND;
	pin AY4 = GT14_GNDA;
	pin AY5 = IOB_E2_3;
	pin AY6 = IOB_E2_2;
	pin AY7 = CCLK;
	pin AY8 = GT15_GNDA;
	pin AY9 = IOB_S95_1;
	pin AY10 = IOB_S90_1;
	pin AY11 = IOB_S90_0;
	pin AY12 = GT16_GNDA;
	pin AY13 = IOB_S78_0;
	pin AY14 = IOB_S76_1;
	pin AY15 = IOB_S76_0;
	pin AY16 = GT17_GNDA;
	pin AY17 = IOB_S63_0;
	pin AY18 = IOB_S63_1;
	pin AY19 = IOB_S57_0;
	pin AY20 = IOB_S50_3;
	pin AY21 = GT18_GNDA;
	pin AY22 = GT19_GNDA;
	pin AY23 = IOB_S47_0;
	pin AY24 = IOB_S40_3;
	pin AY25 = IOB_S34_2;
	pin AY26 = IOB_S34_3;
	pin AY27 = GT20_GNDA;
	pin AY28 = IOB_S21_3;
	pin AY29 = IOB_S21_2;
	pin AY30 = IOB_S19_3;
	pin AY31 = GT21_GNDA;
	pin AY32 = IOB_S7_3;
	pin AY33 = IOB_S7_2;
	pin AY34 = IOB_S2_2;
	pin AY35 = GT22_GNDA;
	pin AY36 = M1;
	pin AY37 = IOB_W2_2;
	pin AY38 = IOB_W2_3;
	pin AY39 = GT23_GNDA;
	pin AY40 = GND;
	pin AY41 = GND;
	pin AY42 = GND;
	pin BA1 = GND;
	pin BA2 = GT14_AVCCAUXRX;
	pin BA3 = GT14_VTRX;
	pin BA4 = GT14_AVCCAUXTX;
	pin BA5 = GT14_VTTX;
	pin BA6 = GT15_AVCCAUXRX;
	pin BA7 = GT15_VTRX;
	pin BA8 = GT15_AVCCAUXTX;
	pin BA9 = GT15_VTTX;
	pin BA10 = GT16_AVCCAUXRX;
	pin BA11 = GT16_VTRX;
	pin BA12 = GT16_AVCCAUXTX;
	pin BA13 = GT16_VTTX;
	pin BA14 = GT17_AVCCAUXRX;
	pin BA15 = GT17_VTRX;
	pin BA16 = GT17_AVCCAUXTX;
	pin BA17 = GT17_VTTX;
	pin BA18 = GT18_AVCCAUXRX;
	pin BA19 = GT18_VTRX;
	pin BA20 = GT18_AVCCAUXTX;
	pin BA21 = GT18_VTTX;
	pin BA22 = GT19_AVCCAUXRX;
	pin BA23 = GT19_VTRX;
	pin BA24 = GT19_AVCCAUXTX;
	pin BA25 = GT19_VTTX;
	pin BA26 = GT20_AVCCAUXRX;
	pin BA27 = GT20_VTRX;
	pin BA28 = GT20_AVCCAUXTX;
	pin BA29 = GT20_VTTX;
	pin BA30 = GT21_AVCCAUXRX;
	pin BA31 = GT21_VTRX;
	pin BA32 = GT21_AVCCAUXTX;
	pin BA33 = GT21_VTTX;
	pin BA34 = GT22_AVCCAUXRX;
	pin BA35 = GT22_VTRX;
	pin BA36 = GT22_AVCCAUXTX;
	pin BA37 = GT22_VTTX;
	pin BA38 = GT23_AVCCAUXRX;
	pin BA39 = GT23_VTRX;
	pin BA40 = GT23_AVCCAUXTX;
	pin BA41 = GT23_VTTX;
	pin BA42 = GND;
	pin BB2 = GT14_RXN;
	pin BB3 = GT14_RXP;
	pin BB4 = GT14_TXP;
	pin BB5 = GT14_TXN;
	pin BB6 = GT15_RXN;
	pin BB7 = GT15_RXP;
	pin BB8 = GT15_TXP;
	pin BB9 = GT15_TXN;
	pin BB10 = GT16_RXN;
	pin BB11 = GT16_RXP;
	pin BB12 = GT16_TXP;
	pin BB13 = GT16_TXN;
	pin BB14 = GT17_RXN;
	pin BB15 = GT17_RXP;
	pin BB16 = GT17_TXP;
	pin BB17 = GT17_TXN;
	pin BB18 = GT18_RXN;
	pin BB19 = GT18_RXP;
	pin BB20 = GT18_TXP;
	pin BB21 = GT18_TXN;
	pin BB22 = GT19_RXN;
	pin BB23 = GT19_RXP;
	pin BB24 = GT19_TXP;
	pin BB25 = GT19_TXN;
	pin BB26 = GT20_RXN;
	pin BB27 = GT20_RXP;
	pin BB28 = GT20_TXP;
	pin BB29 = GT20_TXN;
	pin BB30 = GT21_RXN;
	pin BB31 = GT21_RXP;
	pin BB32 = GT21_TXP;
	pin BB33 = GT21_TXN;
	pin BB34 = GT22_RXN;
	pin BB35 = GT22_RXP;
	pin BB36 = GT22_TXP;
	pin BB37 = GT22_TXN;
	pin BB38 = GT23_RXN;
	pin BB39 = GT23_RXP;
	pin BB40 = GT23_TXP;
	pin BB41 = GT23_TXN;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_W90_3;
	vref IOB_W94_3;
	vref IOB_W98_3;
	vref IOB_W102_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_E90_3;
	vref IOB_E94_3;
	vref IOB_E98_3;
	vref IOB_E102_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S41_3;
	vref IOB_S43_3;
	vref IOB_S54_0;
	vref IOB_S56_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S84_0;
	vref IOB_S91_0;
	vref IOB_S92_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N41_0;
	vref IOB_N43_0;
	vref IOB_N54_3;
	vref IOB_N56_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N84_3;
	vref IOB_N91_3;
	vref IOB_N95_3;
}

// xc2vp100-ff1696
bond BOND57 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = VCCAUX;
	pin A3 = VCCAUX;
	pin A4 = IOB_E117_0;
	pin A5 = GND;
	pin A6 = IOB_E118_2;
	pin A7 = IOB_E119_0;
	pin A8 = IOB_E120_2;
	pin A9 = GND;
	pin A10 = IOB_N107_2;
	pin A11 = IOB_N104_0;
	pin A12 = VCCAUX;
	pin A13 = GND;
	pin A14 = IOB_N88_1;
	pin A15 = IOB_N83_0;
	pin A16 = NC;
	pin A17 = GND;
	pin A18 = IOB_N72_2;
	pin A19 = IOB_N68_2;
	pin A20 = GND;
	pin A21 = VCCAUX;
	pin A22 = VCCAUX;
	pin A23 = GND;
	pin A24 = IOB_N43_1;
	pin A25 = IOB_N39_1;
	pin A26 = GND;
	pin A27 = NC;
	pin A28 = IOB_N28_3;
	pin A29 = IOB_N23_2;
	pin A30 = GND;
	pin A31 = VCCAUX;
	pin A32 = IOB_N7_3;
	pin A33 = IOB_N4_1;
	pin A34 = GND;
	pin A35 = IOB_W120_2;
	pin A36 = IOB_W119_0;
	pin A37 = IOB_W118_2;
	pin A38 = GND;
	pin A39 = IOB_W117_0;
	pin A40 = VCCAUX;
	pin A41 = VCCAUX;
	pin B1 = VCCAUX;
	pin B2 = GND;
	pin B3 = GND;
	pin B4 = IOB_E117_1;
	pin B5 = IOB_E115_0;
	pin B6 = IOB_E118_3;
	pin B7 = IOB_E119_1;
	pin B8 = IOB_E120_3;
	pin B9 = IOB_E120_0;
	pin B10 = IOB_N107_3;
	pin B11 = IOB_N104_1;
	pin B12 = IOB_N97_0;
	pin B13 = IOB_N92_0;
	pin B14 = IOB_N88_2;
	pin B15 = IOB_N83_1;
	pin B16 = NC;
	pin B17 = NC;
	pin B18 = IOB_N72_3;
	pin B19 = IOB_N68_3;
	pin B20 = IOB_N63_2;
	pin B21 = IOB_N56_2;
	pin B22 = IOB_N55_1;
	pin B23 = IOB_N48_1;
	pin B24 = IOB_N43_0;
	pin B25 = IOB_N39_0;
	pin B26 = NC;
	pin B27 = NC;
	pin B28 = IOB_N28_2;
	pin B29 = IOB_N23_1;
	pin B30 = IOB_N19_3;
	pin B31 = IOB_N14_3;
	pin B32 = IOB_N7_2;
	pin B33 = IOB_N4_0;
	pin B34 = IOB_W120_0;
	pin B35 = IOB_W120_3;
	pin B36 = IOB_W119_1;
	pin B37 = IOB_W118_3;
	pin B38 = IOB_W115_0;
	pin B39 = IOB_W117_1;
	pin B40 = GND;
	pin B41 = GND;
	pin B42 = VCCAUX;
	pin C1 = VCCAUX;
	pin C2 = GND;
	pin C3 = IOB_E113_1;
	pin C4 = IOB_E113_0;
	pin C5 = IOB_E115_1;
	pin C6 = IOB_E114_2;
	pin C7 = IOB_E116_3;
	pin C8 = IOB_E116_2;
	pin C9 = IOB_E120_1;
	pin C10 = IOB_N109_3;
	pin C11 = IOB_N109_2;
	pin C12 = IOB_N97_1;
	pin C13 = IOB_N92_1;
	pin C14 = IOB_N89_3;
	pin C15 = IOB_N84_3;
	pin C16 = IOB_N84_2;
	pin C17 = NC;
	pin C18 = IOB_N74_2;
	pin C19 = IOB_N74_1;
	pin C20 = IOB_N63_3;
	pin C21 = IOB_N56_3;
	pin C22 = IOB_N55_0;
	pin C23 = IOB_N48_0;
	pin C24 = IOB_N37_2;
	pin C25 = IOB_N37_1;
	pin C26 = NC;
	pin C27 = IOB_N27_1;
	pin C28 = IOB_N27_0;
	pin C29 = IOB_N22_0;
	pin C30 = IOB_N19_2;
	pin C31 = IOB_N14_2;
	pin C32 = IOB_N2_1;
	pin C33 = IOB_N2_0;
	pin C34 = IOB_W120_1;
	pin C35 = IOB_W116_2;
	pin C36 = IOB_W116_3;
	pin C37 = IOB_W114_2;
	pin C38 = IOB_W115_1;
	pin C39 = IOB_W113_0;
	pin C40 = IOB_W113_1;
	pin C41 = GND;
	pin C42 = VCCAUX;
	pin D1 = IOB_E112_3;
	pin D2 = IOB_E112_2;
	pin D3 = IOB_E109_0;
	pin D4 = IOB_E110_2;
	pin D5 = IOB_E111_0;
	pin D6 = VCCO2;
	pin D7 = IOB_E114_3;
	pin D8 = IOB_E118_1;
	pin D9 = IOB_E118_0;
	pin D10 = VCCO1;
	pin D11 = IOB_N105_2;
	pin D12 = IOB_N98_3;
	pin D13 = IOB_N98_2;
	pin D14 = VCCO1;
	pin D15 = IOB_N89_2;
	pin D16 = IOB_N77_3;
	pin D17 = IOB_N77_2;
	pin D18 = VCCO1;
	pin D19 = IOB_N69_1;
	pin D20 = IOB_N69_0;
	pin D21 = IOB_N57_0;
	pin D22 = IOB_N54_3;
	pin D23 = IOB_N42_3;
	pin D24 = IOB_N42_2;
	pin D25 = VCCO0;
	pin D26 = IOB_N34_1;
	pin D27 = IOB_N34_0;
	pin D28 = IOB_N22_1;
	pin D29 = VCCO0;
	pin D30 = IOB_N13_1;
	pin D31 = IOB_N13_0;
	pin D32 = IOB_N6_1;
	pin D33 = VCCO0;
	pin D34 = IOB_W118_0;
	pin D35 = IOB_W118_1;
	pin D36 = IOB_W114_3;
	pin D37 = VCCO7;
	pin D38 = IOB_W111_0;
	pin D39 = IOB_W110_2;
	pin D40 = IOB_W109_0;
	pin D41 = IOB_W112_2;
	pin D42 = IOB_W112_3;
	pin E1 = GND;
	pin E2 = IOB_E106_2;
	pin E3 = IOB_E109_1;
	pin E4 = IOB_E110_3;
	pin E5 = GND;
	pin E6 = IOB_E111_1;
	pin E7 = IOB_E107_0;
	pin E8 = IOB_E108_2;
	pin E9 = GND;
	pin E10 = IOB_N110_0;
	pin E11 = IOB_N105_3;
	pin E12 = IOB_N99_0;
	pin E13 = GND;
	pin E14 = IOB_N90_0;
	pin E15 = IOB_N85_0;
	pin E16 = IOB_N78_0;
	pin E17 = GND;
	pin E18 = IOB_N75_2;
	pin E19 = IOB_N70_2;
	pin E20 = GND;
	pin E21 = IOB_N57_1;
	pin E22 = IOB_N54_2;
	pin E23 = GND;
	pin E24 = IOB_N41_1;
	pin E25 = IOB_N36_1;
	pin E26 = GND;
	pin E27 = IOB_N33_3;
	pin E28 = IOB_N26_3;
	pin E29 = IOB_N21_3;
	pin E30 = GND;
	pin E31 = IOB_N12_3;
	pin E32 = IOB_N6_0;
	pin E33 = IOB_N1_3;
	pin E34 = GND;
	pin E35 = IOB_W108_2;
	pin E36 = IOB_W107_0;
	pin E37 = IOB_W111_1;
	pin E38 = GND;
	pin E39 = IOB_W110_3;
	pin E40 = IOB_W109_1;
	pin E41 = IOB_W106_2;
	pin E42 = GND;
	pin F1 = IOB_E105_1;
	pin F2 = IOB_E105_0;
	pin F3 = IOB_E106_3;
	pin F4 = VCCO2;
	pin F5 = IOB_E102_2;
	pin F6 = IOB_E103_0;
	pin F7 = IOB_E107_1;
	pin F8 = IOB_E108_3;
	pin F9 = IOB_E116_0;
	pin F10 = IOB_N110_1;
	pin F11 = IOB_N106_0;
	pin F12 = IOB_N99_1;
	pin F13 = IOB_N96_2;
	pin F14 = IOB_N90_1;
	pin F15 = IOB_N85_1;
	pin F16 = IOB_N78_1;
	pin F17 = NC;
	pin F18 = IOB_N75_3;
	pin F19 = IOB_N70_3;
	pin F20 = IOB_N64_0;
	pin F21 = IOB_N61_2;
	pin F22 = IOB_N50_1;
	pin F23 = IOB_N47_3;
	pin F24 = IOB_N41_0;
	pin F25 = IOB_N36_0;
	pin F26 = NC;
	pin F27 = IOB_N33_2;
	pin F28 = IOB_N26_2;
	pin F29 = IOB_N21_2;
	pin F30 = IOB_N15_1;
	pin F31 = IOB_N12_2;
	pin F32 = IOB_N5_3;
	pin F33 = IOB_N1_2;
	pin F34 = IOB_W116_0;
	pin F35 = IOB_W108_3;
	pin F36 = IOB_W107_1;
	pin F37 = IOB_W103_0;
	pin F38 = IOB_W102_2;
	pin F39 = VCCO7;
	pin F40 = IOB_W106_3;
	pin F41 = IOB_W105_0;
	pin F42 = IOB_W105_1;
	pin G1 = IOB_E100_3;
	pin G2 = IOB_E100_2;
	pin G3 = IOB_E101_1;
	pin G4 = IOB_E101_0;
	pin G5 = IOB_E102_3;
	pin G6 = IOB_E103_1;
	pin G7 = IOB_E104_3;
	pin G8 = IOB_E104_2;
	pin G9 = IOB_E116_1;
	pin G10 = IOB_N107_1;
	pin G11 = IOB_N106_1;
	pin G12 = IOB_N103_3;
	pin G13 = IOB_N96_3;
	pin G14 = IOB_N91_3;
	pin G15 = IOB_N86_3;
	pin G16 = IOB_N86_2;
	pin G17 = NC;
	pin G18 = IOB_N76_1;
	pin G19 = IOB_N76_0;
	pin G20 = IOB_N64_1;
	pin G21 = IOB_N61_3;
	pin G22 = IOB_N50_0;
	pin G23 = IOB_N47_2;
	pin G24 = IOB_N35_3;
	pin G25 = IOB_N35_2;
	pin G26 = NC;
	pin G27 = IOB_N25_1;
	pin G28 = IOB_N25_0;
	pin G29 = IOB_N20_0;
	pin G30 = IOB_N15_0;
	pin G31 = IOB_N8_0;
	pin G32 = IOB_N5_2;
	pin G33 = IOB_N4_2;
	pin G34 = IOB_W116_1;
	pin G35 = IOB_W104_2;
	pin G36 = IOB_W104_3;
	pin G37 = IOB_W103_1;
	pin G38 = IOB_W102_3;
	pin G39 = IOB_W101_0;
	pin G40 = IOB_W101_1;
	pin G41 = IOB_W100_2;
	pin G42 = IOB_W100_3;
	pin H1 = IOB_E94_2;
	pin H2 = IOB_E97_1;
	pin H3 = IOB_E97_0;
	pin H4 = IOB_E98_3;
	pin H5 = IOB_E98_2;
	pin H6 = IOB_E99_1;
	pin H7 = IOB_E99_0;
	pin H8 = IOB_E114_1;
	pin H9 = IOB_E114_0;
	pin H10 = VCCO2;
	pin H11 = IOB_N106_2;
	pin H12 = IOB_N99_2;
	pin H13 = IOB_N103_2;
	pin H14 = VCCO1;
	pin H15 = IOB_N91_2;
	pin H16 = IOB_N82_3;
	pin H17 = IOB_N82_2;
	pin H18 = VCCO1;
	pin H19 = IOB_N71_1;
	pin H20 = IOB_N71_0;
	pin H21 = IOB_N62_0;
	pin H22 = IOB_N49_3;
	pin H23 = IOB_N40_3;
	pin H24 = IOB_N40_2;
	pin H25 = VCCO0;
	pin H26 = IOB_N29_1;
	pin H27 = IOB_N29_0;
	pin H28 = IOB_N20_1;
	pin H29 = VCCO0;
	pin H30 = IOB_N8_1;
	pin H31 = IOB_N12_1;
	pin H32 = IOB_N5_1;
	pin H33 = VCCO7;
	pin H34 = IOB_W114_0;
	pin H35 = IOB_W114_1;
	pin H36 = IOB_W99_0;
	pin H37 = IOB_W99_1;
	pin H38 = IOB_W98_2;
	pin H39 = IOB_W98_3;
	pin H40 = IOB_W97_0;
	pin H41 = IOB_W97_1;
	pin H42 = IOB_W94_2;
	pin J1 = GND;
	pin J2 = IOB_E94_3;
	pin J3 = IOB_E95_1;
	pin J4 = IOB_E95_0;
	pin J5 = GND;
	pin J6 = IOB_E96_3;
	pin J7 = IOB_E96_2;
	pin J8 = IOB_E112_1;
	pin J9 = GND;
	pin J10 = NC;
	pin J11 = IOB_N106_3;
	pin J12 = IOB_N99_3;
	pin J13 = GND;
	pin J14 = IOB_N90_2;
	pin J15 = IOB_N85_2;
	pin J16 = IOB_N78_2;
	pin J17 = GND;
	pin J18 = IOB_N71_2;
	pin J19 = IOB_N69_2;
	pin J20 = GND;
	pin J21 = IOB_N62_1;
	pin J22 = IOB_N49_2;
	pin J23 = GND;
	pin J24 = IOB_N42_1;
	pin J25 = IOB_N40_1;
	pin J26 = GND;
	pin J27 = IOB_N33_1;
	pin J28 = IOB_N26_1;
	pin J29 = IOB_N21_1;
	pin J30 = GND;
	pin J31 = IOB_N12_0;
	pin J32 = IOB_N5_0;
	pin J33 = PROG_B;
	pin J34 = GND;
	pin J35 = IOB_W112_1;
	pin J36 = IOB_W96_2;
	pin J37 = IOB_W96_3;
	pin J38 = GND;
	pin J39 = IOB_W95_0;
	pin J40 = IOB_W95_1;
	pin J41 = IOB_W94_3;
	pin J42 = GND;
	pin K1 = IOB_E92_3;
	pin K2 = IOB_E92_2;
	pin K3 = IOB_E89_0;
	pin K4 = VCCO2;
	pin K5 = IOB_E93_1;
	pin K6 = IOB_E93_0;
	pin K7 = IOB_E91_0;
	pin K8 = VCCO2;
	pin K9 = IOB_E112_0;
	pin K10 = TCK;
	pin K11 = IOB_N110_2;
	pin K12 = IOB_N104_2;
	pin K13 = IOB_N97_2;
	pin K14 = IOB_N90_3;
	pin K15 = IOB_N85_3;
	pin K16 = IOB_N78_3;
	pin K17 = IOB_N76_2;
	pin K18 = IOB_N71_3;
	pin K19 = IOB_N69_3;
	pin K20 = IOB_N62_2;
	pin K21 = IOB_N56_0;
	pin K22 = IOB_N55_3;
	pin K23 = IOB_N49_1;
	pin K24 = IOB_N42_0;
	pin K25 = IOB_N40_0;
	pin K26 = IOB_N35_1;
	pin K27 = IOB_N33_0;
	pin K28 = IOB_N26_0;
	pin K29 = IOB_N21_0;
	pin K30 = IOB_N14_1;
	pin K31 = IOB_N7_1;
	pin K32 = IOB_N1_1;
	pin K33 = HSWAP_EN;
	pin K34 = IOB_W112_0;
	pin K35 = VCCO7;
	pin K36 = IOB_W91_0;
	pin K37 = IOB_W93_0;
	pin K38 = IOB_W93_1;
	pin K39 = VCCO7;
	pin K40 = IOB_W89_0;
	pin K41 = IOB_W92_2;
	pin K42 = IOB_W92_3;
	pin L1 = IOB_E88_3;
	pin L2 = IOB_E88_2;
	pin L3 = IOB_E89_1;
	pin L4 = IOB_E90_3;
	pin L5 = IOB_E90_2;
	pin L6 = IOB_E87_0;
	pin L7 = IOB_E91_1;
	pin L8 = IOB_E110_1;
	pin L9 = IOB_E110_0;
	pin L10 = TMS;
	pin L11 = IOB_N110_3;
	pin L12 = IOB_N104_3;
	pin L13 = IOB_N97_3;
	pin L14 = IOB_N92_2;
	pin L15 = IOB_N88_3;
	pin L16 = IOB_N83_2;
	pin L17 = IOB_N76_3;
	pin L18 = IOB_N72_1;
	pin L19 = IOB_N74_3;
	pin L20 = IOB_N62_3;
	pin L21 = IOB_N56_1;
	pin L22 = IOB_N55_2;
	pin L23 = IOB_N49_0;
	pin L24 = IOB_N37_0;
	pin L25 = IOB_N39_2;
	pin L26 = IOB_N35_0;
	pin L27 = IOB_N28_1;
	pin L28 = IOB_N23_0;
	pin L29 = IOB_N19_1;
	pin L30 = IOB_N14_0;
	pin L31 = IOB_N7_0;
	pin L32 = IOB_N1_0;
	pin L33 = DXN;
	pin L34 = IOB_W110_0;
	pin L35 = IOB_W110_1;
	pin L36 = IOB_W91_1;
	pin L37 = IOB_W87_0;
	pin L38 = IOB_W90_2;
	pin L39 = IOB_W90_3;
	pin L40 = IOB_W89_1;
	pin L41 = IOB_W88_2;
	pin L42 = IOB_W88_3;
	pin M1 = VCCAUX;
	pin M2 = IOB_E82_2;
	pin M3 = IOB_E85_1;
	pin M4 = IOB_E85_0;
	pin M5 = IOB_E86_3;
	pin M6 = IOB_E86_2;
	pin M7 = IOB_E87_1;
	pin M8 = IOB_E108_1;
	pin M9 = IOB_E108_0;
	pin M10 = VCCO2;
	pin M11 = TDO;
	pin M12 = VCCBATT;
	pin M13 = VCCO1;
	pin M14 = IOB_N92_3;
	pin M15 = IOB_N86_1;
	pin M16 = IOB_N83_3;
	pin M17 = NC;
	pin M18 = NC;
	pin M19 = GND;
	pin M20 = IOB_N64_3;
	pin M21 = IOB_N64_2;
	pin M22 = IOB_N47_1;
	pin M23 = IOB_N47_0;
	pin M24 = GND;
	pin M25 = NC;
	pin M26 = NC;
	pin M27 = IOB_N28_0;
	pin M28 = IOB_N25_2;
	pin M29 = IOB_N19_0;
	pin M30 = VCCO0;
	pin M31 = DXP;
	pin M32 = TDI;
	pin M33 = VCCO7;
	pin M34 = IOB_W108_0;
	pin M35 = IOB_W108_1;
	pin M36 = IOB_W87_1;
	pin M37 = IOB_W86_2;
	pin M38 = IOB_W86_3;
	pin M39 = IOB_W85_0;
	pin M40 = IOB_W85_1;
	pin M41 = IOB_W82_2;
	pin M42 = VCCAUX;
	pin N1 = GND;
	pin N2 = IOB_E82_3;
	pin N3 = IOB_E83_1;
	pin N4 = IOB_E83_0;
	pin N5 = GND;
	pin N6 = IOB_E84_3;
	pin N7 = IOB_E84_2;
	pin N8 = IOB_E100_1;
	pin N9 = GND;
	pin N10 = IOB_E104_1;
	pin N11 = IOB_E104_0;
	pin N12 = IOB_E106_1;
	pin N13 = VCCINT;
	pin N30 = VCCINT;
	pin N31 = IOB_W106_1;
	pin N32 = IOB_W104_0;
	pin N33 = IOB_W104_1;
	pin N34 = GND;
	pin N35 = IOB_W100_1;
	pin N36 = IOB_W84_2;
	pin N37 = IOB_W84_3;
	pin N38 = GND;
	pin N39 = IOB_W83_0;
	pin N40 = IOB_W83_1;
	pin N41 = IOB_W82_3;
	pin N42 = GND;
	pin P1 = IOB_E80_3;
	pin P2 = IOB_E80_2;
	pin P3 = IOB_E77_0;
	pin P4 = VCCO2;
	pin P5 = IOB_E79_0;
	pin P6 = IOB_E81_1;
	pin P7 = IOB_E81_0;
	pin P8 = VCCO2;
	pin P9 = IOB_E100_0;
	pin P10 = IOB_E102_1;
	pin P11 = IOB_E102_0;
	pin P12 = IOB_E106_0;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = VCCINT;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCO1;
	pin P21 = VCCO1;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCO0;
	pin P27 = VCCINT;
	pin P28 = VCCINT;
	pin P29 = VCCINT;
	pin P31 = IOB_W106_0;
	pin P32 = IOB_W102_0;
	pin P33 = IOB_W102_1;
	pin P34 = IOB_W100_0;
	pin P35 = VCCO7;
	pin P36 = IOB_W81_0;
	pin P37 = IOB_W81_1;
	pin P38 = IOB_W79_0;
	pin P39 = VCCO7;
	pin P40 = IOB_W77_0;
	pin P41 = IOB_W80_2;
	pin P42 = IOB_W80_3;
	pin R1 = IOB_E76_3;
	pin R2 = IOB_E76_2;
	pin R3 = IOB_E77_1;
	pin R4 = IOB_E78_3;
	pin R5 = IOB_E78_2;
	pin R6 = IOB_E79_1;
	pin R7 = IOB_E75_0;
	pin R8 = IOB_E94_1;
	pin R9 = IOB_E94_0;
	pin R10 = IOB_E96_1;
	pin R11 = IOB_E96_0;
	pin R12 = IOB_E98_1;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCO1;
	pin R19 = VCCO1;
	pin R20 = VCCO1;
	pin R21 = VCCO1;
	pin R22 = VCCO0;
	pin R23 = VCCO0;
	pin R24 = VCCO0;
	pin R25 = VCCO0;
	pin R26 = VCCINT;
	pin R27 = VCCINT;
	pin R28 = VCCINT;
	pin R29 = VCCO7;
	pin R31 = IOB_W98_1;
	pin R32 = IOB_W96_0;
	pin R33 = IOB_W96_1;
	pin R34 = IOB_W94_0;
	pin R35 = IOB_W94_1;
	pin R36 = IOB_W75_0;
	pin R37 = IOB_W79_1;
	pin R38 = IOB_W78_2;
	pin R39 = IOB_W78_3;
	pin R40 = IOB_W77_1;
	pin R41 = IOB_W76_2;
	pin R42 = IOB_W76_3;
	pin T1 = IOB_E73_1;
	pin T2 = IOB_E73_0;
	pin T3 = IOB_E71_0;
	pin T4 = IOB_E74_3;
	pin T5 = IOB_E74_2;
	pin T6 = IOB_E72_2;
	pin T7 = IOB_E75_1;
	pin T8 = IOB_E90_1;
	pin T9 = IOB_E90_0;
	pin T10 = IOB_E92_1;
	pin T11 = IOB_E92_0;
	pin T12 = IOB_E98_0;
	pin T14 = VCCO2;
	pin T15 = VCCO2;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = VCCINT;
	pin T23 = VCCINT;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCINT;
	pin T27 = VCCINT;
	pin T28 = VCCO7;
	pin T29 = VCCO7;
	pin T31 = IOB_W98_0;
	pin T32 = IOB_W92_0;
	pin T33 = IOB_W92_1;
	pin T34 = IOB_W90_0;
	pin T35 = IOB_W90_1;
	pin T36 = IOB_W75_1;
	pin T37 = IOB_W72_2;
	pin T38 = IOB_W74_2;
	pin T39 = IOB_W74_3;
	pin T40 = IOB_W71_0;
	pin T41 = IOB_W73_0;
	pin T42 = IOB_W73_1;
	pin U1 = GND;
	pin U2 = IOB_E70_3;
	pin U3 = IOB_E70_2;
	pin U4 = IOB_E71_1;
	pin U5 = GND;
	pin U6 = IOB_E72_3;
	pin U7 = IOB_E84_1;
	pin U8 = IOB_E84_0;
	pin U9 = GND;
	pin U10 = IOB_E86_1;
	pin U11 = IOB_E86_0;
	pin U12 = IOB_E88_1;
	pin U14 = VCCO2;
	pin U15 = VCCO2;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = GND;
	pin U26 = VCCINT;
	pin U27 = VCCINT;
	pin U28 = VCCO7;
	pin U29 = VCCO7;
	pin U31 = IOB_W88_1;
	pin U32 = IOB_W86_0;
	pin U33 = IOB_W86_1;
	pin U34 = GND;
	pin U35 = IOB_W84_0;
	pin U36 = IOB_W84_1;
	pin U37 = IOB_W72_3;
	pin U38 = GND;
	pin U39 = IOB_W71_1;
	pin U40 = IOB_W70_2;
	pin U41 = IOB_W70_3;
	pin U42 = GND;
	pin V1 = IOB_E68_3;
	pin V2 = IOB_E68_2;
	pin V3 = IOB_E66_2;
	pin V4 = IOB_E69_1;
	pin V5 = IOB_E69_0;
	pin V6 = IOB_E78_1;
	pin V7 = IOB_E78_0;
	pin V8 = IOB_E80_1;
	pin V9 = IOB_E80_0;
	pin V10 = IOB_E82_1;
	pin V11 = IOB_E82_0;
	pin V12 = IOB_E88_0;
	pin V14 = VCCO2;
	pin V15 = VCCO2;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = GND;
	pin V26 = GND;
	pin V27 = VCCINT;
	pin V28 = VCCO7;
	pin V29 = VCCO7;
	pin V31 = IOB_W88_0;
	pin V32 = IOB_W82_0;
	pin V33 = IOB_W82_1;
	pin V34 = IOB_W80_0;
	pin V35 = IOB_W80_1;
	pin V36 = IOB_W78_0;
	pin V37 = IOB_W78_1;
	pin V38 = IOB_W69_0;
	pin V39 = IOB_W69_1;
	pin V40 = IOB_W66_2;
	pin V41 = IOB_W68_2;
	pin V42 = IOB_W68_3;
	pin W1 = IOB_E65_1;
	pin W2 = IOB_E65_0;
	pin W3 = IOB_E66_3;
	pin W4 = VCCO2;
	pin W5 = IOB_E67_1;
	pin W6 = IOB_E67_0;
	pin W7 = IOB_E72_1;
	pin W8 = VCCO2;
	pin W9 = IOB_E74_1;
	pin W10 = IOB_E76_1;
	pin W11 = IOB_E76_0;
	pin W12 = GND;
	pin W14 = VCCO2;
	pin W15 = VCCO2;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = GND;
	pin W26 = GND;
	pin W27 = VCCINT;
	pin W28 = VCCO7;
	pin W29 = VCCO7;
	pin W31 = GND;
	pin W32 = IOB_W76_0;
	pin W33 = IOB_W76_1;
	pin W34 = IOB_W74_1;
	pin W35 = VCCO7;
	pin W36 = IOB_W72_1;
	pin W37 = IOB_W67_0;
	pin W38 = IOB_W67_1;
	pin W39 = VCCO7;
	pin W40 = IOB_W66_3;
	pin W41 = IOB_W65_0;
	pin W42 = IOB_W65_1;
	pin Y1 = GND;
	pin Y2 = IOB_E64_3;
	pin Y3 = IOB_E64_2;
	pin Y4 = IOB_E62_2;
	pin Y5 = GND;
	pin Y6 = IOB_E68_1;
	pin Y7 = IOB_E68_0;
	pin Y8 = IOB_E72_0;
	pin Y9 = GND;
	pin Y10 = IOB_E74_0;
	pin Y11 = IOB_E70_1;
	pin Y12 = IOB_E70_0;
	pin Y14 = VCCO2;
	pin Y15 = VCCO2;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = GND;
	pin Y26 = GND;
	pin Y27 = VCCINT;
	pin Y28 = VCCO7;
	pin Y29 = VCCO7;
	pin Y31 = IOB_W70_0;
	pin Y32 = IOB_W70_1;
	pin Y33 = IOB_W74_0;
	pin Y34 = GND;
	pin Y35 = IOB_W72_0;
	pin Y36 = IOB_W68_0;
	pin Y37 = IOB_W68_1;
	pin Y38 = GND;
	pin Y39 = IOB_W62_2;
	pin Y40 = IOB_W64_2;
	pin Y41 = IOB_W64_3;
	pin Y42 = GND;
	pin AA1 = VCCAUX;
	pin AA2 = IOB_E61_1;
	pin AA3 = IOB_E61_0;
	pin AA4 = IOB_E62_3;
	pin AA5 = IOB_E63_1;
	pin AA6 = IOB_E63_0;
	pin AA7 = IOB_E62_1;
	pin AA8 = IOB_E62_0;
	pin AA9 = IOB_E64_1;
	pin AA10 = IOB_E64_0;
	pin AA11 = IOB_E66_1;
	pin AA12 = IOB_E66_0;
	pin AA14 = VCCO2;
	pin AA15 = VCCO2;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = GND;
	pin AA26 = GND;
	pin AA27 = VCCINT;
	pin AA28 = VCCO7;
	pin AA29 = VCCO7;
	pin AA31 = IOB_W66_0;
	pin AA32 = IOB_W66_1;
	pin AA33 = IOB_W64_0;
	pin AA34 = IOB_W64_1;
	pin AA35 = IOB_W62_0;
	pin AA36 = IOB_W62_1;
	pin AA37 = IOB_W63_0;
	pin AA38 = IOB_W63_1;
	pin AA39 = IOB_W62_3;
	pin AA40 = IOB_W61_0;
	pin AA41 = IOB_W61_1;
	pin AA42 = VCCAUX;
	pin AB1 = VCCAUX;
	pin AB2 = IOB_E59_1;
	pin AB3 = IOB_E59_0;
	pin AB4 = IOB_E58_3;
	pin AB5 = IOB_E60_3;
	pin AB6 = IOB_E60_2;
	pin AB7 = IOB_E55_3;
	pin AB8 = IOB_E55_2;
	pin AB9 = IOB_E57_3;
	pin AB10 = IOB_E57_2;
	pin AB11 = IOB_E59_3;
	pin AB12 = IOB_E59_2;
	pin AB14 = VCCO3;
	pin AB15 = VCCO3;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = GND;
	pin AB26 = GND;
	pin AB27 = VCCINT;
	pin AB28 = VCCO6;
	pin AB29 = VCCO6;
	pin AB31 = IOB_W59_2;
	pin AB32 = IOB_W59_3;
	pin AB33 = IOB_W57_2;
	pin AB34 = IOB_W57_3;
	pin AB35 = IOB_W55_2;
	pin AB36 = IOB_W55_3;
	pin AB37 = IOB_W60_2;
	pin AB38 = IOB_W60_3;
	pin AB39 = IOB_W58_3;
	pin AB40 = IOB_W59_0;
	pin AB41 = IOB_W59_1;
	pin AB42 = VCCAUX;
	pin AC1 = GND;
	pin AC2 = IOB_E57_1;
	pin AC3 = IOB_E57_0;
	pin AC4 = IOB_E58_2;
	pin AC5 = GND;
	pin AC6 = IOB_E51_3;
	pin AC7 = IOB_E51_2;
	pin AC8 = IOB_E45_3;
	pin AC9 = GND;
	pin AC10 = IOB_E47_3;
	pin AC11 = IOB_E53_3;
	pin AC12 = IOB_E53_2;
	pin AC14 = VCCO3;
	pin AC15 = VCCO3;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = GND;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = VCCO6;
	pin AC29 = VCCO6;
	pin AC31 = IOB_W53_2;
	pin AC32 = IOB_W53_3;
	pin AC33 = IOB_W47_3;
	pin AC34 = GND;
	pin AC35 = IOB_W45_3;
	pin AC36 = IOB_W51_2;
	pin AC37 = IOB_W51_3;
	pin AC38 = GND;
	pin AC39 = IOB_W58_2;
	pin AC40 = IOB_W57_0;
	pin AC41 = IOB_W57_1;
	pin AC42 = GND;
	pin AD1 = IOB_E55_1;
	pin AD2 = IOB_E55_0;
	pin AD3 = IOB_E53_1;
	pin AD4 = VCCO3;
	pin AD5 = IOB_E56_3;
	pin AD6 = IOB_E56_2;
	pin AD7 = IOB_E45_2;
	pin AD8 = VCCO3;
	pin AD9 = IOB_E47_2;
	pin AD10 = IOB_E49_3;
	pin AD11 = IOB_E49_2;
	pin AD12 = GND;
	pin AD14 = VCCO3;
	pin AD15 = VCCO3;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = GND;
	pin AD25 = GND;
	pin AD26 = GND;
	pin AD27 = VCCINT;
	pin AD28 = VCCO6;
	pin AD29 = VCCO6;
	pin AD31 = GND;
	pin AD32 = IOB_W49_2;
	pin AD33 = IOB_W49_3;
	pin AD34 = IOB_W47_2;
	pin AD35 = VCCO6;
	pin AD36 = IOB_W45_2;
	pin AD37 = IOB_W56_2;
	pin AD38 = IOB_W56_3;
	pin AD39 = VCCO6;
	pin AD40 = IOB_W53_1;
	pin AD41 = IOB_W55_0;
	pin AD42 = IOB_W55_1;
	pin AE1 = IOB_E52_3;
	pin AE2 = IOB_E52_2;
	pin AE3 = IOB_E53_0;
	pin AE4 = IOB_E54_3;
	pin AE5 = IOB_E54_2;
	pin AE6 = IOB_E39_3;
	pin AE7 = IOB_E39_2;
	pin AE8 = IOB_E41_3;
	pin AE9 = IOB_E41_2;
	pin AE10 = IOB_E43_3;
	pin AE11 = IOB_E43_2;
	pin AE12 = IOB_E37_3;
	pin AE14 = VCCO3;
	pin AE15 = VCCO3;
	pin AE16 = VCCINT;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = GND;
	pin AE20 = GND;
	pin AE21 = GND;
	pin AE22 = GND;
	pin AE23 = GND;
	pin AE24 = GND;
	pin AE25 = GND;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = VCCO6;
	pin AE29 = VCCO6;
	pin AE31 = IOB_W37_3;
	pin AE32 = IOB_W43_2;
	pin AE33 = IOB_W43_3;
	pin AE34 = IOB_W41_2;
	pin AE35 = IOB_W41_3;
	pin AE36 = IOB_W39_2;
	pin AE37 = IOB_W39_3;
	pin AE38 = IOB_W54_2;
	pin AE39 = IOB_W54_3;
	pin AE40 = IOB_W53_0;
	pin AE41 = IOB_W52_2;
	pin AE42 = IOB_W52_3;
	pin AF1 = GND;
	pin AF2 = IOB_E51_1;
	pin AF3 = IOB_E51_0;
	pin AF4 = IOB_E48_3;
	pin AF5 = GND;
	pin AF6 = IOB_E50_3;
	pin AF7 = IOB_E33_3;
	pin AF8 = IOB_E33_2;
	pin AF9 = GND;
	pin AF10 = IOB_E35_3;
	pin AF11 = IOB_E35_2;
	pin AF12 = IOB_E37_2;
	pin AF14 = VCCO3;
	pin AF15 = VCCO3;
	pin AF16 = VCCINT;
	pin AF17 = VCCINT;
	pin AF18 = GND;
	pin AF19 = GND;
	pin AF20 = GND;
	pin AF21 = GND;
	pin AF22 = GND;
	pin AF23 = GND;
	pin AF24 = GND;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = VCCINT;
	pin AF28 = VCCO6;
	pin AF29 = VCCO6;
	pin AF31 = IOB_W37_2;
	pin AF32 = IOB_W35_2;
	pin AF33 = IOB_W35_3;
	pin AF34 = GND;
	pin AF35 = IOB_W33_2;
	pin AF36 = IOB_W33_3;
	pin AF37 = IOB_W50_3;
	pin AF38 = GND;
	pin AF39 = IOB_W48_3;
	pin AF40 = IOB_W51_0;
	pin AF41 = IOB_W51_1;
	pin AF42 = GND;
	pin AG1 = IOB_E47_1;
	pin AG2 = IOB_E47_0;
	pin AG3 = IOB_E48_2;
	pin AG4 = IOB_E49_1;
	pin AG5 = IOB_E49_0;
	pin AG6 = IOB_E50_2;
	pin AG7 = IOB_E46_3;
	pin AG8 = IOB_E29_3;
	pin AG9 = IOB_E29_2;
	pin AG10 = IOB_E31_3;
	pin AG11 = IOB_E31_2;
	pin AG12 = IOB_E27_3;
	pin AG14 = VCCO3;
	pin AG15 = VCCO3;
	pin AG16 = VCCINT;
	pin AG17 = VCCINT;
	pin AG18 = VCCINT;
	pin AG19 = VCCINT;
	pin AG20 = VCCINT;
	pin AG21 = VCCINT;
	pin AG22 = VCCINT;
	pin AG23 = VCCINT;
	pin AG24 = VCCINT;
	pin AG25 = VCCINT;
	pin AG26 = VCCINT;
	pin AG27 = VCCINT;
	pin AG28 = VCCO6;
	pin AG29 = VCCO6;
	pin AG31 = IOB_W27_3;
	pin AG32 = IOB_W31_2;
	pin AG33 = IOB_W31_3;
	pin AG34 = IOB_W29_2;
	pin AG35 = IOB_W29_3;
	pin AG36 = IOB_W46_3;
	pin AG37 = IOB_W50_2;
	pin AG38 = IOB_W49_0;
	pin AG39 = IOB_W49_1;
	pin AG40 = IOB_W48_2;
	pin AG41 = IOB_W47_0;
	pin AG42 = IOB_W47_1;
	pin AH1 = IOB_E44_3;
	pin AH2 = IOB_E44_2;
	pin AH3 = IOB_E41_1;
	pin AH4 = IOB_E45_1;
	pin AH5 = IOB_E45_0;
	pin AH6 = IOB_E42_3;
	pin AH7 = IOB_E46_2;
	pin AH8 = IOB_E23_3;
	pin AH9 = IOB_E23_2;
	pin AH10 = IOB_E25_3;
	pin AH11 = IOB_E25_2;
	pin AH12 = IOB_E27_2;
	pin AH14 = VCCO3;
	pin AH15 = VCCINT;
	pin AH16 = VCCINT;
	pin AH17 = VCCINT;
	pin AH18 = VCCO4;
	pin AH19 = VCCO4;
	pin AH20 = VCCO4;
	pin AH21 = VCCO4;
	pin AH22 = VCCO5;
	pin AH23 = VCCO5;
	pin AH24 = VCCO5;
	pin AH25 = VCCO5;
	pin AH26 = VCCINT;
	pin AH27 = VCCINT;
	pin AH28 = VCCINT;
	pin AH29 = VCCO6;
	pin AH31 = IOB_W27_2;
	pin AH32 = IOB_W25_2;
	pin AH33 = IOB_W25_3;
	pin AH34 = IOB_W23_2;
	pin AH35 = IOB_W23_3;
	pin AH36 = IOB_W46_2;
	pin AH37 = IOB_W42_3;
	pin AH38 = IOB_W45_0;
	pin AH39 = IOB_W45_1;
	pin AH40 = IOB_W41_1;
	pin AH41 = IOB_W44_2;
	pin AH42 = IOB_W44_3;
	pin AJ1 = IOB_E40_3;
	pin AJ2 = IOB_E40_2;
	pin AJ3 = IOB_E41_0;
	pin AJ4 = VCCO3;
	pin AJ5 = IOB_E42_2;
	pin AJ6 = IOB_E43_1;
	pin AJ7 = IOB_E43_0;
	pin AJ8 = VCCO3;
	pin AJ9 = IOB_E15_3;
	pin AJ10 = IOB_E21_3;
	pin AJ11 = IOB_E21_2;
	pin AJ12 = IOB_E19_3;
	pin AJ14 = VCCINT;
	pin AJ15 = VCCINT;
	pin AJ16 = VCCINT;
	pin AJ17 = VCCO4;
	pin AJ18 = VCCO4;
	pin AJ19 = VCCO4;
	pin AJ20 = VCCO4;
	pin AJ21 = VCCO4;
	pin AJ22 = VCCO5;
	pin AJ23 = VCCO5;
	pin AJ24 = VCCO5;
	pin AJ25 = VCCO5;
	pin AJ26 = VCCO5;
	pin AJ27 = VCCINT;
	pin AJ28 = VCCINT;
	pin AJ29 = VCCINT;
	pin AJ31 = IOB_W19_3;
	pin AJ32 = IOB_W21_2;
	pin AJ33 = IOB_W21_3;
	pin AJ34 = IOB_W15_3;
	pin AJ35 = VCCO6;
	pin AJ36 = IOB_W43_0;
	pin AJ37 = IOB_W43_1;
	pin AJ38 = IOB_W42_2;
	pin AJ39 = VCCO6;
	pin AJ40 = IOB_W41_0;
	pin AJ41 = IOB_W40_2;
	pin AJ42 = IOB_W40_3;
	pin AK1 = GND;
	pin AK2 = IOB_E35_1;
	pin AK3 = IOB_E38_3;
	pin AK4 = IOB_E38_2;
	pin AK5 = GND;
	pin AK6 = IOB_E39_1;
	pin AK7 = IOB_E39_0;
	pin AK8 = IOB_E15_2;
	pin AK9 = GND;
	pin AK10 = IOB_E17_3;
	pin AK11 = IOB_E17_2;
	pin AK12 = IOB_E19_2;
	pin AK13 = VCCINT;
	pin AK30 = VCCINT;
	pin AK31 = IOB_W19_2;
	pin AK32 = IOB_W17_2;
	pin AK33 = IOB_W17_3;
	pin AK34 = GND;
	pin AK35 = IOB_W15_2;
	pin AK36 = IOB_W39_0;
	pin AK37 = IOB_W39_1;
	pin AK38 = GND;
	pin AK39 = IOB_W38_2;
	pin AK40 = IOB_W38_3;
	pin AK41 = IOB_W35_1;
	pin AK42 = GND;
	pin AL1 = VCCAUX;
	pin AL2 = IOB_E35_0;
	pin AL3 = IOB_E36_3;
	pin AL4 = IOB_E36_2;
	pin AL5 = IOB_E37_1;
	pin AL6 = IOB_E37_0;
	pin AL7 = IOB_E34_3;
	pin AL8 = IOB_E13_3;
	pin AL9 = IOB_E13_2;
	pin AL10 = VCCO3;
	pin AL11 = IOB_S110_3;
	pin AL12 = IOB_S110_2;
	pin AL13 = VCCO4;
	pin AL14 = IOB_S91_0;
	pin AL15 = IOB_S86_0;
	pin AL16 = IOB_S82_0;
	pin AL17 = NC;
	pin AL18 = NC;
	pin AL19 = GND;
	pin AL20 = IOB_S64_0;
	pin AL21 = IOB_S64_1;
	pin AL22 = IOB_S47_2;
	pin AL23 = IOB_S47_3;
	pin AL24 = GND;
	pin AL25 = NC;
	pin AL26 = NC;
	pin AL27 = IOB_S29_3;
	pin AL28 = IOB_S25_3;
	pin AL29 = IOB_S20_3;
	pin AL30 = VCCO5;
	pin AL31 = IOB_S1_1;
	pin AL32 = IOB_S1_0;
	pin AL33 = VCCO6;
	pin AL34 = IOB_W13_2;
	pin AL35 = IOB_W13_3;
	pin AL36 = IOB_W34_3;
	pin AL37 = IOB_W37_0;
	pin AL38 = IOB_W37_1;
	pin AL39 = IOB_W36_2;
	pin AL40 = IOB_W36_3;
	pin AL41 = IOB_W35_0;
	pin AL42 = VCCAUX;
	pin AM1 = IOB_E32_3;
	pin AM2 = IOB_E32_2;
	pin AM3 = IOB_E29_1;
	pin AM4 = IOB_E33_1;
	pin AM5 = IOB_E33_0;
	pin AM6 = IOB_E34_2;
	pin AM7 = IOB_E31_1;
	pin AM8 = IOB_E11_3;
	pin AM9 = IOB_E11_2;
	pin AM10 = CCLK;
	pin AM11 = IOB_S109_0;
	pin AM12 = IOB_S103_0;
	pin AM13 = IOB_S96_0;
	pin AM14 = IOB_S91_1;
	pin AM15 = IOB_S86_1;
	pin AM16 = IOB_S82_1;
	pin AM17 = IOB_S76_0;
	pin AM18 = IOB_S72_2;
	pin AM19 = IOB_S74_0;
	pin AM20 = IOB_S62_0;
	pin AM21 = IOB_S56_2;
	pin AM22 = IOB_S55_1;
	pin AM23 = IOB_S49_3;
	pin AM24 = IOB_S37_3;
	pin AM25 = IOB_S39_1;
	pin AM26 = IOB_S35_3;
	pin AM27 = IOB_S29_2;
	pin AM28 = IOB_S25_2;
	pin AM29 = IOB_S20_2;
	pin AM30 = IOB_S15_3;
	pin AM31 = IOB_S8_3;
	pin AM32 = IOB_S2_3;
	pin AM33 = M2;
	pin AM34 = IOB_W11_2;
	pin AM35 = IOB_W11_3;
	pin AM36 = IOB_W31_1;
	pin AM37 = IOB_W34_2;
	pin AM38 = IOB_W33_0;
	pin AM39 = IOB_W33_1;
	pin AM40 = IOB_W29_1;
	pin AM41 = IOB_W32_2;
	pin AM42 = IOB_W32_3;
	pin AN1 = IOB_E28_3;
	pin AN2 = IOB_E28_2;
	pin AN3 = IOB_E29_0;
	pin AN4 = VCCO3;
	pin AN5 = IOB_E30_3;
	pin AN6 = IOB_E30_2;
	pin AN7 = IOB_E31_0;
	pin AN8 = VCCO3;
	pin AN9 = IOB_E9_3;
	pin AN10 = DONE;
	pin AN11 = IOB_S109_1;
	pin AN12 = IOB_S103_1;
	pin AN13 = IOB_S96_1;
	pin AN14 = IOB_S89_0;
	pin AN15 = IOB_S84_0;
	pin AN16 = IOB_S77_0;
	pin AN17 = IOB_S76_1;
	pin AN18 = IOB_S71_0;
	pin AN19 = IOB_S69_0;
	pin AN20 = IOB_S62_1;
	pin AN21 = IOB_S56_3;
	pin AN22 = IOB_S55_0;
	pin AN23 = IOB_S49_2;
	pin AN24 = IOB_S42_3;
	pin AN25 = IOB_S40_3;
	pin AN26 = IOB_S35_2;
	pin AN27 = IOB_S34_3;
	pin AN28 = IOB_S27_3;
	pin AN29 = IOB_S22_3;
	pin AN30 = IOB_S15_2;
	pin AN31 = IOB_S8_2;
	pin AN32 = IOB_S2_2;
	pin AN33 = M1;
	pin AN34 = IOB_W9_3;
	pin AN35 = VCCO6;
	pin AN36 = IOB_W31_0;
	pin AN37 = IOB_W30_2;
	pin AN38 = IOB_W30_3;
	pin AN39 = VCCO6;
	pin AN40 = IOB_W29_0;
	pin AN41 = IOB_W28_2;
	pin AN42 = IOB_W28_3;
	pin AP1 = GND;
	pin AP2 = IOB_E22_3;
	pin AP3 = IOB_E26_3;
	pin AP4 = IOB_E26_2;
	pin AP5 = GND;
	pin AP6 = IOB_E27_1;
	pin AP7 = IOB_E27_0;
	pin AP8 = IOB_E9_2;
	pin AP9 = GND;
	pin AP10 = PWRDWN_B;
	pin AP11 = IOB_S105_0;
	pin AP12 = IOB_S98_0;
	pin AP13 = GND;
	pin AP14 = IOB_S89_1;
	pin AP15 = IOB_S84_1;
	pin AP16 = IOB_S77_1;
	pin AP17 = GND;
	pin AP18 = IOB_S71_1;
	pin AP19 = IOB_S69_1;
	pin AP20 = GND;
	pin AP21 = IOB_S62_2;
	pin AP22 = IOB_S49_1;
	pin AP23 = GND;
	pin AP24 = IOB_S42_2;
	pin AP25 = IOB_S40_2;
	pin AP26 = GND;
	pin AP27 = IOB_S34_2;
	pin AP28 = IOB_S27_2;
	pin AP29 = IOB_S22_2;
	pin AP30 = GND;
	pin AP31 = IOB_S13_3;
	pin AP32 = IOB_S6_3;
	pin AP33 = M0;
	pin AP34 = GND;
	pin AP35 = IOB_W9_2;
	pin AP36 = IOB_W27_0;
	pin AP37 = IOB_W27_1;
	pin AP38 = GND;
	pin AP39 = IOB_W26_2;
	pin AP40 = IOB_W26_3;
	pin AP41 = IOB_W22_3;
	pin AP42 = GND;
	pin AR1 = IOB_E22_2;
	pin AR2 = IOB_E23_1;
	pin AR3 = IOB_E23_0;
	pin AR4 = IOB_E24_3;
	pin AR5 = IOB_E24_2;
	pin AR6 = IOB_E25_1;
	pin AR7 = IOB_E25_0;
	pin AR8 = IOB_E7_3;
	pin AR9 = IOB_E7_2;
	pin AR10 = VCCO3;
	pin AR11 = IOB_S105_1;
	pin AR12 = IOB_S98_1;
	pin AR13 = IOB_S99_3;
	pin AR14 = VCCO4;
	pin AR15 = IOB_S90_3;
	pin AR16 = IOB_S78_2;
	pin AR17 = IOB_S78_3;
	pin AR18 = VCCO4;
	pin AR19 = IOB_S71_2;
	pin AR20 = IOB_S71_3;
	pin AR21 = IOB_S62_3;
	pin AR22 = IOB_S49_0;
	pin AR23 = IOB_S40_0;
	pin AR24 = IOB_S40_1;
	pin AR25 = VCCO5;
	pin AR26 = IOB_S33_0;
	pin AR27 = IOB_S33_1;
	pin AR28 = IOB_S21_0;
	pin AR29 = VCCO5;
	pin AR30 = IOB_S12_0;
	pin AR31 = IOB_S13_2;
	pin AR32 = IOB_S6_2;
	pin AR33 = VCCO6;
	pin AR34 = IOB_W7_2;
	pin AR35 = IOB_W7_3;
	pin AR36 = IOB_W25_0;
	pin AR37 = IOB_W25_1;
	pin AR38 = IOB_W24_2;
	pin AR39 = IOB_W24_3;
	pin AR40 = IOB_W23_0;
	pin AR41 = IOB_W23_1;
	pin AR42 = IOB_W22_2;
	pin AT1 = IOB_E19_1;
	pin AT2 = IOB_E19_0;
	pin AT3 = IOB_E20_3;
	pin AT4 = IOB_E20_2;
	pin AT5 = IOB_E17_1;
	pin AT6 = IOB_E18_3;
	pin AT7 = IOB_E21_1;
	pin AT8 = IOB_E21_0;
	pin AT9 = IOB_E5_3;
	pin AT10 = IOB_S107_2;
	pin AT11 = IOB_S106_0;
	pin AT12 = IOB_S99_2;
	pin AT13 = IOB_S92_2;
	pin AT14 = IOB_S90_2;
	pin AT15 = IOB_S85_2;
	pin AT16 = IOB_S85_3;
	pin AT17 = NC;
	pin AT18 = IOB_S76_2;
	pin AT19 = IOB_S76_3;
	pin AT20 = IOB_S64_2;
	pin AT21 = IOB_S61_0;
	pin AT22 = IOB_S50_3;
	pin AT23 = IOB_S47_1;
	pin AT24 = IOB_S35_0;
	pin AT25 = IOB_S35_1;
	pin AT26 = NC;
	pin AT27 = IOB_S26_0;
	pin AT28 = IOB_S26_1;
	pin AT29 = IOB_S21_1;
	pin AT30 = IOB_S19_1;
	pin AT31 = IOB_S12_1;
	pin AT32 = IOB_S5_3;
	pin AT33 = IOB_S4_1;
	pin AT34 = IOB_W5_3;
	pin AT35 = IOB_W21_0;
	pin AT36 = IOB_W21_1;
	pin AT37 = IOB_W18_3;
	pin AT38 = IOB_W17_1;
	pin AT39 = IOB_W20_2;
	pin AT40 = IOB_W20_3;
	pin AT41 = IOB_W19_0;
	pin AT42 = IOB_W19_1;
	pin AU1 = IOB_E16_3;
	pin AU2 = IOB_E16_2;
	pin AU3 = IOB_E13_1;
	pin AU4 = VCCO3;
	pin AU5 = IOB_E17_0;
	pin AU6 = IOB_E18_2;
	pin AU7 = IOB_E14_3;
	pin AU8 = IOB_E15_1;
	pin AU9 = IOB_E5_2;
	pin AU10 = IOB_S110_0;
	pin AU11 = IOB_S106_1;
	pin AU12 = IOB_S99_0;
	pin AU13 = IOB_S92_3;
	pin AU14 = IOB_S90_0;
	pin AU15 = IOB_S85_0;
	pin AU16 = IOB_S78_0;
	pin AU17 = NC;
	pin AU18 = IOB_S75_0;
	pin AU19 = IOB_S70_0;
	pin AU20 = IOB_S64_3;
	pin AU21 = IOB_S61_1;
	pin AU22 = IOB_S50_2;
	pin AU23 = IOB_S47_0;
	pin AU24 = IOB_S41_3;
	pin AU25 = IOB_S36_3;
	pin AU26 = NC;
	pin AU27 = IOB_S33_3;
	pin AU28 = IOB_S26_3;
	pin AU29 = IOB_S21_3;
	pin AU30 = IOB_S19_0;
	pin AU31 = IOB_S12_3;
	pin AU32 = IOB_S5_2;
	pin AU33 = IOB_S1_3;
	pin AU34 = IOB_W5_2;
	pin AU35 = IOB_W15_1;
	pin AU36 = IOB_W14_3;
	pin AU37 = IOB_W18_2;
	pin AU38 = IOB_W17_0;
	pin AU39 = VCCO6;
	pin AU40 = IOB_W13_1;
	pin AU41 = IOB_W16_2;
	pin AU42 = IOB_W16_3;
	pin AV1 = GND;
	pin AV2 = IOB_E13_0;
	pin AV3 = IOB_E10_3;
	pin AV4 = IOB_E11_1;
	pin AV5 = GND;
	pin AV6 = IOB_E12_3;
	pin AV7 = IOB_E14_2;
	pin AV8 = IOB_E15_0;
	pin AV9 = GND;
	pin AV10 = IOB_S110_1;
	pin AV11 = IOB_S104_2;
	pin AV12 = IOB_S99_1;
	pin AV13 = GND;
	pin AV14 = IOB_S90_1;
	pin AV15 = IOB_S85_1;
	pin AV16 = IOB_S78_1;
	pin AV17 = GND;
	pin AV18 = IOB_S75_1;
	pin AV19 = IOB_S70_1;
	pin AV20 = GND;
	pin AV21 = IOB_S57_2;
	pin AV22 = IOB_S54_1;
	pin AV23 = GND;
	pin AV24 = IOB_S41_2;
	pin AV25 = IOB_S36_2;
	pin AV26 = GND;
	pin AV27 = IOB_S33_2;
	pin AV28 = IOB_S26_2;
	pin AV29 = IOB_S21_2;
	pin AV30 = GND;
	pin AV31 = IOB_S12_2;
	pin AV32 = IOB_S7_1;
	pin AV33 = IOB_S1_2;
	pin AV34 = GND;
	pin AV35 = IOB_W15_0;
	pin AV36 = IOB_W14_2;
	pin AV37 = IOB_W12_3;
	pin AV38 = GND;
	pin AV39 = IOB_W11_1;
	pin AV40 = IOB_W10_3;
	pin AV41 = IOB_W13_0;
	pin AV42 = GND;
	pin AW1 = IOB_E9_1;
	pin AW2 = IOB_E9_0;
	pin AW3 = IOB_E10_2;
	pin AW4 = IOB_E11_0;
	pin AW5 = IOB_E12_2;
	pin AW6 = VCCO3;
	pin AW7 = IOB_E7_1;
	pin AW8 = IOB_E3_3;
	pin AW9 = IOB_E3_2;
	pin AW10 = VCCO4;
	pin AW11 = IOB_S104_3;
	pin AW12 = IOB_S97_2;
	pin AW13 = IOB_S97_3;
	pin AW14 = VCCO4;
	pin AW15 = IOB_S88_2;
	pin AW16 = NC;
	pin AW17 = NC;
	pin AW18 = VCCO4;
	pin AW19 = IOB_S69_2;
	pin AW20 = IOB_S69_3;
	pin AW21 = IOB_S57_3;
	pin AW22 = IOB_S54_0;
	pin AW23 = IOB_S42_0;
	pin AW24 = IOB_S42_1;
	pin AW25 = VCCO5;
	pin AW26 = NC;
	pin AW27 = NC;
	pin AW28 = IOB_S23_1;
	pin AW29 = VCCO5;
	pin AW30 = IOB_S14_0;
	pin AW31 = IOB_S14_1;
	pin AW32 = IOB_S7_0;
	pin AW33 = VCCO5;
	pin AW34 = IOB_W3_2;
	pin AW35 = IOB_W3_3;
	pin AW36 = IOB_W7_1;
	pin AW37 = VCCO6;
	pin AW38 = IOB_W12_2;
	pin AW39 = IOB_W11_0;
	pin AW40 = IOB_W10_2;
	pin AW41 = IOB_W9_0;
	pin AW42 = IOB_W9_1;
	pin AY1 = VCCAUX;
	pin AY2 = GND;
	pin AY3 = IOB_E6_3;
	pin AY4 = IOB_E6_2;
	pin AY5 = IOB_E5_1;
	pin AY6 = IOB_E7_0;
	pin AY7 = IOB_E8_3;
	pin AY8 = IOB_E8_2;
	pin AY9 = IOB_E1_3;
	pin AY10 = IOB_S107_0;
	pin AY11 = IOB_S107_1;
	pin AY12 = IOB_S97_0;
	pin AY13 = IOB_S92_0;
	pin AY14 = IOB_S88_1;
	pin AY15 = IOB_S83_2;
	pin AY16 = IOB_S83_3;
	pin AY17 = NC;
	pin AY18 = IOB_S74_1;
	pin AY19 = IOB_S74_2;
	pin AY20 = IOB_S63_0;
	pin AY21 = IOB_S56_0;
	pin AY22 = IOB_S55_3;
	pin AY23 = IOB_S48_3;
	pin AY24 = IOB_S37_1;
	pin AY25 = IOB_S37_2;
	pin AY26 = NC;
	pin AY27 = IOB_S28_0;
	pin AY28 = IOB_S28_1;
	pin AY29 = IOB_S23_2;
	pin AY30 = IOB_S19_3;
	pin AY31 = IOB_S14_3;
	pin AY32 = IOB_S4_2;
	pin AY33 = IOB_S4_3;
	pin AY34 = IOB_W1_3;
	pin AY35 = IOB_W8_2;
	pin AY36 = IOB_W8_3;
	pin AY37 = IOB_W7_0;
	pin AY38 = IOB_W5_1;
	pin AY39 = IOB_W6_2;
	pin AY40 = IOB_W6_3;
	pin AY41 = GND;
	pin AY42 = VCCAUX;
	pin BA1 = VCCAUX;
	pin BA2 = GND;
	pin BA3 = GND;
	pin BA4 = IOB_E1_1;
	pin BA5 = IOB_E5_0;
	pin BA6 = IOB_E2_3;
	pin BA7 = IOB_E3_1;
	pin BA8 = IOB_E4_3;
	pin BA9 = IOB_E1_2;
	pin BA10 = IOB_S106_2;
	pin BA11 = IOB_S104_0;
	pin BA12 = IOB_S97_1;
	pin BA13 = IOB_S92_1;
	pin BA14 = IOB_S86_2;
	pin BA15 = IOB_S83_0;
	pin BA16 = NC;
	pin BA17 = NC;
	pin BA18 = IOB_S72_0;
	pin BA19 = IOB_S68_0;
	pin BA20 = IOB_S63_1;
	pin BA21 = IOB_S56_1;
	pin BA22 = IOB_S55_2;
	pin BA23 = IOB_S48_2;
	pin BA24 = IOB_S43_3;
	pin BA25 = IOB_S39_3;
	pin BA26 = NC;
	pin BA27 = NC;
	pin BA28 = IOB_S28_3;
	pin BA29 = IOB_S25_1;
	pin BA30 = IOB_S19_2;
	pin BA31 = IOB_S14_2;
	pin BA32 = IOB_S7_3;
	pin BA33 = IOB_S5_1;
	pin BA34 = IOB_W1_2;
	pin BA35 = IOB_W4_3;
	pin BA36 = IOB_W3_1;
	pin BA37 = IOB_W2_3;
	pin BA38 = IOB_W5_0;
	pin BA39 = IOB_W1_1;
	pin BA40 = GND;
	pin BA41 = GND;
	pin BA42 = VCCAUX;
	pin BB2 = VCCAUX;
	pin BB3 = VCCAUX;
	pin BB4 = IOB_E1_0;
	pin BB5 = GND;
	pin BB6 = IOB_E2_2;
	pin BB7 = IOB_E3_0;
	pin BB8 = IOB_E4_2;
	pin BB9 = GND;
	pin BB10 = IOB_S106_3;
	pin BB11 = IOB_S104_1;
	pin BB12 = VCCAUX;
	pin BB13 = GND;
	pin BB14 = IOB_S88_0;
	pin BB15 = IOB_S83_1;
	pin BB16 = NC;
	pin BB17 = GND;
	pin BB18 = IOB_S72_1;
	pin BB19 = IOB_S68_1;
	pin BB20 = GND;
	pin BB21 = VCCAUX;
	pin BB22 = VCCAUX;
	pin BB23 = GND;
	pin BB24 = IOB_S43_2;
	pin BB25 = IOB_S39_2;
	pin BB26 = GND;
	pin BB27 = NC;
	pin BB28 = IOB_S28_2;
	pin BB29 = IOB_S23_3;
	pin BB30 = GND;
	pin BB31 = VCCAUX;
	pin BB32 = IOB_S7_2;
	pin BB33 = IOB_S5_0;
	pin BB34 = GND;
	pin BB35 = IOB_W4_2;
	pin BB36 = IOB_W3_0;
	pin BB37 = IOB_W2_2;
	pin BB38 = GND;
	pin BB39 = IOB_W1_0;
	pin BB40 = VCCAUX;
	pin BB41 = VCCAUX;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W14_3;
	vref IOB_W18_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_W90_3;
	vref IOB_W94_3;
	vref IOB_W98_3;
	vref IOB_W102_3;
	vref IOB_W106_3;
	vref IOB_W110_3;
	vref IOB_W114_3;
	vref IOB_W118_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E14_3;
	vref IOB_E18_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_E90_3;
	vref IOB_E94_3;
	vref IOB_E98_3;
	vref IOB_E102_3;
	vref IOB_E106_3;
	vref IOB_E110_3;
	vref IOB_E114_3;
	vref IOB_E118_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S41_3;
	vref IOB_S48_3;
	vref IOB_S50_3;
	vref IOB_S61_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S84_0;
	vref IOB_S91_0;
	vref IOB_S98_0;
	vref IOB_S105_0;
	vref IOB_S106_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N41_0;
	vref IOB_N48_0;
	vref IOB_N50_0;
	vref IOB_N61_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N84_3;
	vref IOB_N91_3;
	vref IOB_N98_3;
	vref IOB_N105_3;
	vref IOB_N109_3;
}

// xc2vp100-ff1704
bond BOND58 {
	bank 0 = 0
	bank 1 = 1
	bank 2 = 2
	bank 3 = 3
	bank 4 = 4
	bank 5 = 5
	bank 6 = 6
	bank 7 = 7
	pin A2 = GT11_RXN;
	pin A3 = GT11_RXP;
	pin A4 = GT11_TXP;
	pin A5 = GT11_TXN;
	pin A6 = GT10_RXN;
	pin A7 = GT10_RXP;
	pin A8 = GT10_TXP;
	pin A9 = GT10_TXN;
	pin A10 = GT9_RXN;
	pin A11 = GT9_RXP;
	pin A12 = GT9_TXP;
	pin A13 = GT9_TXN;
	pin A14 = GT8_RXN;
	pin A15 = GT8_RXP;
	pin A16 = GT8_TXP;
	pin A17 = GT8_TXN;
	pin A18 = GT7_RXN;
	pin A19 = GT7_RXP;
	pin A20 = GT7_TXP;
	pin A21 = GT7_TXN;
	pin A22 = GT6_RXN;
	pin A23 = GT6_RXP;
	pin A24 = GT6_TXP;
	pin A25 = GT6_TXN;
	pin A26 = GT5_RXN;
	pin A27 = GT5_RXP;
	pin A28 = GT5_TXP;
	pin A29 = GT5_TXN;
	pin A30 = GT4_RXN;
	pin A31 = GT4_RXP;
	pin A32 = GT4_TXP;
	pin A33 = GT4_TXN;
	pin A34 = GT3_RXN;
	pin A35 = GT3_RXP;
	pin A36 = GT3_TXP;
	pin A37 = GT3_TXN;
	pin A38 = GT2_RXN;
	pin A39 = GT2_RXP;
	pin A40 = GT2_TXP;
	pin A41 = GT2_TXN;
	pin B1 = GND;
	pin B2 = GT11_AVCCAUXRX;
	pin B3 = GT11_VTRX;
	pin B4 = GT11_AVCCAUXTX;
	pin B5 = GT11_VTTX;
	pin B6 = GT10_AVCCAUXRX;
	pin B7 = GT10_VTRX;
	pin B8 = GT10_AVCCAUXTX;
	pin B9 = GT10_VTTX;
	pin B10 = GT9_AVCCAUXRX;
	pin B11 = GT9_VTRX;
	pin B12 = GT9_AVCCAUXTX;
	pin B13 = GT9_VTTX;
	pin B14 = GT8_AVCCAUXRX;
	pin B15 = GT8_VTRX;
	pin B16 = GT8_AVCCAUXTX;
	pin B17 = GT8_VTTX;
	pin B18 = GT7_AVCCAUXRX;
	pin B19 = GT7_VTRX;
	pin B20 = GT7_AVCCAUXTX;
	pin B21 = GT7_VTTX;
	pin B22 = GT6_AVCCAUXRX;
	pin B23 = GT6_VTRX;
	pin B24 = GT6_AVCCAUXTX;
	pin B25 = GT6_VTTX;
	pin B26 = GT5_AVCCAUXRX;
	pin B27 = GT5_VTRX;
	pin B28 = GT5_AVCCAUXTX;
	pin B29 = GT5_VTTX;
	pin B30 = GT4_AVCCAUXRX;
	pin B31 = GT4_VTRX;
	pin B32 = GT4_AVCCAUXTX;
	pin B33 = GT4_VTTX;
	pin B34 = GT3_AVCCAUXRX;
	pin B35 = GT3_VTRX;
	pin B36 = GT3_AVCCAUXTX;
	pin B37 = GT3_VTTX;
	pin B38 = GT2_AVCCAUXRX;
	pin B39 = GT2_VTRX;
	pin B40 = GT2_AVCCAUXTX;
	pin B41 = GT2_VTTX;
	pin B42 = GND;
	pin C1 = GND;
	pin C2 = GND;
	pin C3 = GND;
	pin C4 = GT11_GNDA;
	pin C5 = IOB_E120_3;
	pin C6 = IOB_E120_2;
	pin C7 = TDO;
	pin C8 = GT10_GNDA;
	pin C9 = IOB_N109_2;
	pin C10 = IOB_N104_2;
	pin C11 = IOB_N104_3;
	pin C12 = GT9_GNDA;
	pin C13 = IOB_N92_3;
	pin C14 = IOB_N83_2;
	pin C15 = IOB_N83_3;
	pin C16 = GT8_GNDA;
	pin C17 = IOB_N70_3;
	pin C18 = IOB_N70_2;
	pin C19 = IOB_N64_3;
	pin C20 = IOB_N57_0;
	pin C21 = GT7_GNDA;
	pin C22 = GT6_GNDA;
	pin C23 = IOB_N54_3;
	pin C24 = IOB_N47_0;
	pin C25 = IOB_N41_1;
	pin C26 = IOB_N41_0;
	pin C27 = GT5_GNDA;
	pin C28 = IOB_N28_0;
	pin C29 = IOB_N28_1;
	pin C30 = IOB_N19_0;
	pin C31 = GT4_GNDA;
	pin C32 = IOB_N7_0;
	pin C33 = IOB_N7_1;
	pin C34 = IOB_N2_1;
	pin C35 = GT3_GNDA;
	pin C36 = TDI;
	pin C37 = IOB_W120_2;
	pin C38 = IOB_W120_3;
	pin C39 = GT2_GNDA;
	pin C40 = GND;
	pin C41 = GND;
	pin C42 = GND;
	pin D1 = IOB_E117_1;
	pin D2 = IOB_E117_0;
	pin D3 = IOB_E118_1;
	pin D4 = GND;
	pin D5 = VCCAUX;
	pin D6 = IOB_E119_0;
	pin D7 = IOB_E120_0;
	pin D8 = NC;
	pin D9 = IOB_N109_3;
	pin D10 = IOB_N106_3;
	pin D11 = GND;
	pin D12 = IOB_N98_2;
	pin D13 = IOB_N92_2;
	pin D14 = IOB_N85_0;
	pin D15 = GND;
	pin D16 = IOB_N74_3;
	pin D17 = IOB_N72_1;
	pin D18 = VCCO1;
	pin D19 = IOB_N64_2;
	pin D20 = IOB_N57_1;
	pin D21 = VCCAUX;
	pin D22 = VCCAUX;
	pin D23 = IOB_N54_2;
	pin D24 = IOB_N47_1;
	pin D25 = VCCO0;
	pin D26 = IOB_N39_2;
	pin D27 = IOB_N37_0;
	pin D28 = GND;
	pin D29 = IOB_N26_3;
	pin D30 = IOB_N19_1;
	pin D31 = IOB_N13_1;
	pin D32 = GND;
	pin D33 = IOB_N5_0;
	pin D34 = IOB_N2_0;
	pin D35 = DXN;
	pin D36 = IOB_W120_0;
	pin D37 = IOB_W119_0;
	pin D38 = VCCAUX;
	pin D39 = GND;
	pin D40 = IOB_W118_1;
	pin D41 = IOB_W117_0;
	pin D42 = IOB_W117_1;
	pin E1 = IOB_E116_3;
	pin E2 = IOB_E116_2;
	pin E3 = IOB_E118_0;
	pin E4 = VCCAUX;
	pin E5 = GND;
	pin E6 = IOB_E119_1;
	pin E7 = IOB_E120_1;
	pin E8 = VCCBATT;
	pin E9 = IOB_N110_3;
	pin E10 = IOB_N106_2;
	pin E11 = IOB_N104_0;
	pin E12 = IOB_N98_3;
	pin E13 = IOB_N92_0;
	pin E14 = IOB_N85_1;
	pin E15 = IOB_N83_0;
	pin E16 = IOB_N77_2;
	pin E17 = IOB_N71_2;
	pin E18 = IOB_N71_3;
	pin E19 = IOB_N64_0;
	pin E20 = IOB_N61_2;
	pin E21 = GND;
	pin E22 = GND;
	pin E23 = IOB_N50_1;
	pin E24 = IOB_N47_3;
	pin E25 = IOB_N40_0;
	pin E26 = IOB_N40_1;
	pin E27 = IOB_N34_1;
	pin E28 = IOB_N28_3;
	pin E29 = IOB_N26_2;
	pin E30 = IOB_N19_3;
	pin E31 = IOB_N13_0;
	pin E32 = IOB_N7_3;
	pin E33 = IOB_N5_1;
	pin E34 = IOB_N1_0;
	pin E35 = DXP;
	pin E36 = IOB_W120_1;
	pin E37 = IOB_W119_1;
	pin E38 = GND;
	pin E39 = VCCAUX;
	pin E40 = IOB_W118_0;
	pin E41 = IOB_W116_2;
	pin E42 = IOB_W116_3;
	pin F1 = IOB_E115_1;
	pin F2 = IOB_E115_0;
	pin F3 = IOB_E116_0;
	pin F4 = IOB_E116_1;
	pin F5 = VCCO2;
	pin F6 = GND;
	pin F7 = IOB_E118_2;
	pin F8 = TMS;
	pin F9 = IOB_N110_2;
	pin F10 = IOB_N106_0;
	pin F11 = IOB_N104_1;
	pin F12 = IOB_N99_3;
	pin F13 = IOB_N92_1;
	pin F14 = IOB_N86_2;
	pin F15 = IOB_N83_1;
	pin F16 = IOB_N77_3;
	pin F17 = IOB_N74_1;
	pin F18 = GND;
	pin F19 = IOB_N64_1;
	pin F20 = IOB_N61_3;
	pin F21 = IOB_N56_2;
	pin F22 = IOB_N55_1;
	pin F23 = IOB_N50_0;
	pin F24 = IOB_N47_2;
	pin F25 = GND;
	pin F26 = IOB_N37_2;
	pin F27 = IOB_N34_0;
	pin F28 = IOB_N28_2;
	pin F29 = IOB_N25_1;
	pin F30 = IOB_N19_2;
	pin F31 = IOB_N12_0;
	pin F32 = IOB_N7_2;
	pin F33 = IOB_N5_3;
	pin F34 = IOB_N1_1;
	pin F35 = HSWAP_EN;
	pin F36 = IOB_W118_2;
	pin F37 = GND;
	pin F38 = VCCO7;
	pin F39 = IOB_W116_1;
	pin F40 = IOB_W116_0;
	pin F41 = IOB_W115_0;
	pin F42 = IOB_W115_1;
	pin G1 = IOB_E114_0;
	pin G2 = IOB_E114_1;
	pin G3 = IOB_E114_3;
	pin G4 = IOB_E114_2;
	pin G5 = IOB_E113_1;
	pin G6 = IOB_E118_3;
	pin G7 = GND;
	pin G8 = TCK;
	pin G9 = IOB_N110_0;
	pin G10 = IOB_N106_1;
	pin G11 = VCCO1;
	pin G12 = IOB_N99_2;
	pin G13 = IOB_N96_2;
	pin G14 = IOB_N86_3;
	pin G15 = VCCO1;
	pin G16 = IOB_N78_3;
	pin G17 = IOB_N74_2;
	pin G18 = IOB_N71_0;
	pin G19 = IOB_N68_2;
	pin G20 = VCCO1;
	pin G21 = IOB_N56_3;
	pin G22 = IOB_N55_0;
	pin G23 = VCCO0;
	pin G24 = IOB_N43_1;
	pin G25 = IOB_N40_3;
	pin G26 = IOB_N37_1;
	pin G27 = IOB_N33_0;
	pin G28 = VCCO0;
	pin G29 = IOB_N25_0;
	pin G30 = IOB_N15_1;
	pin G31 = IOB_N12_1;
	pin G32 = VCCO0;
	pin G33 = IOB_N5_2;
	pin G34 = IOB_N1_3;
	pin G35 = PROG_B;
	pin G36 = GND;
	pin G37 = IOB_W118_3;
	pin G38 = IOB_W113_1;
	pin G39 = IOB_W114_2;
	pin G40 = IOB_W114_3;
	pin G41 = IOB_W114_1;
	pin G42 = IOB_W114_0;
	pin H1 = GND;
	pin H2 = IOB_E112_0;
	pin H3 = IOB_E112_1;
	pin H4 = IOB_E112_3;
	pin H5 = IOB_E112_2;
	pin H6 = IOB_E113_0;
	pin H7 = IOB_E111_1;
	pin H8 = GND;
	pin H9 = IOB_N110_1;
	pin H10 = IOB_N107_2;
	pin H11 = IOB_N105_2;
	pin H12 = IOB_N99_0;
	pin H13 = IOB_N96_3;
	pin H14 = IOB_N86_1;
	pin H15 = IOB_N84_2;
	pin H16 = IOB_N78_2;
	pin H17 = IOB_N75_2;
	pin H18 = IOB_N71_1;
	pin H19 = IOB_N68_3;
	pin H20 = IOB_N62_3;
	pin H21 = GND;
	pin H22 = GND;
	pin H23 = IOB_N49_0;
	pin H24 = IOB_N43_0;
	pin H25 = IOB_N40_2;
	pin H26 = IOB_N36_1;
	pin H27 = IOB_N33_1;
	pin H28 = IOB_N27_1;
	pin H29 = IOB_N25_2;
	pin H30 = IOB_N15_0;
	pin H31 = IOB_N12_3;
	pin H32 = IOB_N6_1;
	pin H33 = IOB_N4_1;
	pin H34 = IOB_N1_2;
	pin H35 = GND;
	pin H36 = IOB_W111_1;
	pin H37 = IOB_W113_0;
	pin H38 = IOB_W112_2;
	pin H39 = IOB_W112_3;
	pin H40 = IOB_W112_1;
	pin H41 = IOB_W112_0;
	pin H42 = GND;
	pin J1 = IOB_E109_1;
	pin J2 = IOB_E109_0;
	pin J3 = VCCO2;
	pin J4 = IOB_E110_0;
	pin J5 = IOB_E110_1;
	pin J6 = IOB_E110_3;
	pin J7 = IOB_E110_2;
	pin J8 = IOB_E111_0;
	pin J9 = GND;
	pin J10 = IOB_N107_3;
	pin J11 = IOB_N105_3;
	pin J12 = IOB_N99_1;
	pin J13 = IOB_N97_2;
	pin J14 = VCCO1;
	pin J15 = IOB_N84_3;
	pin J16 = IOB_N78_0;
	pin J17 = IOB_N75_3;
	pin J18 = VCCO1;
	pin J19 = IOB_N69_2;
	pin J20 = IOB_N62_2;
	pin J21 = IOB_N56_1;
	pin J22 = IOB_N55_2;
	pin J23 = IOB_N49_1;
	pin J24 = IOB_N42_1;
	pin J25 = VCCO0;
	pin J26 = IOB_N36_0;
	pin J27 = IOB_N33_3;
	pin J28 = IOB_N27_0;
	pin J29 = VCCO0;
	pin J30 = IOB_N14_1;
	pin J31 = IOB_N12_2;
	pin J32 = IOB_N6_0;
	pin J33 = IOB_N4_0;
	pin J34 = GND;
	pin J35 = IOB_W111_0;
	pin J36 = IOB_W110_2;
	pin J37 = IOB_W110_3;
	pin J38 = IOB_W110_1;
	pin J39 = IOB_W110_0;
	pin J40 = VCCO7;
	pin J41 = IOB_W109_0;
	pin J42 = IOB_W109_1;
	pin K1 = IOB_E98_2;
	pin K2 = IOB_E98_3;
	pin K3 = IOB_E96_3;
	pin K4 = GND;
	pin K5 = IOB_E100_0;
	pin K6 = IOB_E100_1;
	pin K7 = IOB_E99_0;
	pin K8 = IOB_E99_1;
	pin K9 = IOB_E100_3;
	pin K10 = VCCAUX;
	pin K11 = IOB_N107_1;
	pin K12 = IOB_N103_2;
	pin K13 = IOB_N97_3;
	pin K14 = IOB_N89_2;
	pin K15 = IOB_N85_3;
	pin K16 = IOB_N78_1;
	pin K17 = IOB_N76_3;
	pin K18 = IOB_N72_2;
	pin K19 = IOB_N69_3;
	pin K20 = IOB_N62_0;
	pin K21 = IOB_N56_0;
	pin K22 = IOB_N55_3;
	pin K23 = IOB_N49_3;
	pin K24 = IOB_N42_0;
	pin K25 = IOB_N39_1;
	pin K26 = IOB_N35_0;
	pin K27 = IOB_N33_2;
	pin K28 = IOB_N26_0;
	pin K29 = IOB_N22_1;
	pin K30 = IOB_N14_0;
	pin K31 = IOB_N8_1;
	pin K32 = IOB_N4_2;
	pin K33 = VCCAUX;
	pin K34 = IOB_W100_3;
	pin K35 = IOB_W99_1;
	pin K36 = IOB_W99_0;
	pin K37 = IOB_W100_1;
	pin K38 = IOB_W100_0;
	pin K39 = GND;
	pin K40 = IOB_W96_3;
	pin K41 = IOB_W98_3;
	pin K42 = IOB_W98_2;
	pin L1 = IOB_E95_1;
	pin L2 = IOB_E95_0;
	pin L3 = IOB_E96_2;
	pin L4 = IOB_E96_0;
	pin L5 = IOB_E96_1;
	pin L6 = IOB_E97_1;
	pin L7 = IOB_E97_0;
	pin L8 = IOB_E98_1;
	pin L9 = IOB_E98_0;
	pin L10 = IOB_E100_2;
	pin L11 = VCCAUX;
	pin L12 = IOB_N103_3;
	pin L13 = IOB_N97_0;
	pin L14 = IOB_N89_3;
	pin L15 = IOB_N85_2;
	pin L16 = IOB_N82_2;
	pin L17 = IOB_N76_2;
	pin L18 = IOB_N72_3;
	pin L19 = IOB_N69_0;
	pin L20 = IOB_N62_1;
	pin L21 = GND;
	pin L22 = GND;
	pin L23 = IOB_N49_2;
	pin L24 = IOB_N42_3;
	pin L25 = IOB_N39_0;
	pin L26 = IOB_N35_1;
	pin L27 = IOB_N29_1;
	pin L28 = IOB_N26_1;
	pin L29 = IOB_N22_0;
	pin L30 = IOB_N14_3;
	pin L31 = IOB_N8_0;
	pin L32 = VCCAUX;
	pin L33 = IOB_W100_2;
	pin L34 = IOB_W98_0;
	pin L35 = IOB_W98_1;
	pin L36 = IOB_W97_0;
	pin L37 = IOB_W97_1;
	pin L38 = IOB_W96_1;
	pin L39 = IOB_W96_0;
	pin L40 = IOB_W96_2;
	pin L41 = IOB_W95_0;
	pin L42 = IOB_W95_1;
	pin M1 = GND;
	pin M2 = IOB_E92_3;
	pin M3 = IOB_E92_2;
	pin M4 = IOB_E92_1;
	pin M5 = IOB_E92_0;
	pin M6 = VCCO2;
	pin M7 = IOB_E94_3;
	pin M8 = IOB_E94_2;
	pin M9 = IOB_E93_1;
	pin M10 = IOB_E93_0;
	pin M11 = IOB_E94_1;
	pin M12 = IOB_E94_0;
	pin M13 = IOB_N97_1;
	pin M14 = IOB_N91_3;
	pin M15 = IOB_N91_2;
	pin M16 = IOB_N82_3;
	pin M17 = IOB_N76_1;
	pin M18 = IOB_N76_0;
	pin M19 = IOB_N69_1;
	pin M20 = IOB_N63_3;
	pin M21 = IOB_N63_2;
	pin M22 = IOB_N48_1;
	pin M23 = IOB_N48_0;
	pin M24 = IOB_N42_2;
	pin M25 = IOB_N35_3;
	pin M26 = IOB_N35_2;
	pin M27 = IOB_N29_0;
	pin M28 = IOB_N20_1;
	pin M29 = IOB_N20_0;
	pin M30 = IOB_N14_2;
	pin M31 = IOB_W94_0;
	pin M32 = IOB_W94_1;
	pin M33 = IOB_W93_0;
	pin M34 = IOB_W93_1;
	pin M35 = IOB_W94_2;
	pin M36 = IOB_W94_3;
	pin M37 = VCCO7;
	pin M38 = IOB_W92_0;
	pin M39 = IOB_W92_1;
	pin M40 = IOB_W92_2;
	pin M41 = IOB_W92_3;
	pin M42 = GND;
	pin N1 = IOB_E88_3;
	pin N2 = IOB_E88_2;
	pin N3 = IOB_E89_1;
	pin N4 = IOB_E89_0;
	pin N5 = IOB_E90_3;
	pin N6 = IOB_E90_2;
	pin N7 = IOB_E91_1;
	pin N8 = IOB_E91_0;
	pin N9 = IOB_E90_1;
	pin N10 = IOB_E90_0;
	pin N11 = IOB_E88_1;
	pin N12 = IOB_E88_0;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N29 = GND;
	pin N30 = VCCINT;
	pin N31 = IOB_W88_0;
	pin N32 = IOB_W88_1;
	pin N33 = IOB_W90_0;
	pin N34 = IOB_W90_1;
	pin N35 = IOB_W91_0;
	pin N36 = IOB_W91_1;
	pin N37 = IOB_W90_2;
	pin N38 = IOB_W90_3;
	pin N39 = IOB_W89_0;
	pin N40 = IOB_W89_1;
	pin N41 = IOB_W88_2;
	pin N42 = IOB_W88_3;
	pin P1 = IOB_E84_3;
	pin P2 = IOB_E84_2;
	pin P3 = IOB_E82_3;
	pin P4 = VCCO2;
	pin P5 = IOB_E85_1;
	pin P6 = IOB_E85_0;
	pin P7 = IOB_E86_3;
	pin P8 = IOB_E86_2;
	pin P9 = IOB_E87_1;
	pin P10 = IOB_E87_0;
	pin P11 = IOB_E86_1;
	pin P12 = IOB_E86_0;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = VCCINT;
	pin P16 = VCCINT;
	pin P17 = VCCO1;
	pin P18 = VCCO1;
	pin P19 = VCCO1;
	pin P20 = VCCO1;
	pin P21 = VCCO1;
	pin P22 = VCCO0;
	pin P23 = VCCO0;
	pin P24 = VCCO0;
	pin P25 = VCCO0;
	pin P26 = VCCO0;
	pin P27 = VCCINT;
	pin P28 = VCCINT;
	pin P29 = VCCINT;
	pin P30 = GND;
	pin P31 = IOB_W86_0;
	pin P32 = IOB_W86_1;
	pin P33 = IOB_W87_0;
	pin P34 = IOB_W87_1;
	pin P35 = IOB_W86_2;
	pin P36 = IOB_W86_3;
	pin P37 = IOB_W85_0;
	pin P38 = IOB_W85_1;
	pin P39 = VCCO7;
	pin P40 = IOB_W82_3;
	pin P41 = IOB_W84_2;
	pin P42 = IOB_W84_3;
	pin R1 = IOB_E82_1;
	pin R2 = IOB_E82_0;
	pin R3 = IOB_E82_2;
	pin R4 = GND;
	pin R5 = IOB_E83_1;
	pin R6 = IOB_E83_0;
	pin R7 = GND;
	pin R8 = IOB_E80_0;
	pin R9 = IOB_E84_1;
	pin R10 = IOB_E84_0;
	pin R11 = IOB_E81_1;
	pin R12 = IOB_E81_0;
	pin R14 = VCCO2;
	pin R15 = VCCINT;
	pin R16 = VCCINT;
	pin R17 = VCCINT;
	pin R18 = VCCO1;
	pin R19 = VCCO1;
	pin R20 = VCCO1;
	pin R21 = VCCO1;
	pin R22 = VCCO0;
	pin R23 = VCCO0;
	pin R24 = VCCO0;
	pin R25 = VCCO0;
	pin R26 = VCCINT;
	pin R27 = VCCINT;
	pin R28 = VCCINT;
	pin R29 = VCCO7;
	pin R31 = IOB_W81_0;
	pin R32 = IOB_W81_1;
	pin R33 = IOB_W84_0;
	pin R34 = IOB_W84_1;
	pin R35 = IOB_W80_0;
	pin R36 = GND;
	pin R37 = IOB_W83_0;
	pin R38 = IOB_W83_1;
	pin R39 = GND;
	pin R40 = IOB_W82_2;
	pin R41 = IOB_W82_0;
	pin R42 = IOB_W82_1;
	pin T1 = GND;
	pin T2 = IOB_E78_3;
	pin T3 = IOB_E78_2;
	pin T4 = IOB_E79_1;
	pin T5 = IOB_E79_0;
	pin T6 = IOB_E80_3;
	pin T7 = IOB_E80_2;
	pin T8 = IOB_E80_1;
	pin T9 = VCCO2;
	pin T10 = IOB_E78_1;
	pin T11 = IOB_E78_0;
	pin T12 = IOB_E74_1;
	pin T14 = VCCO2;
	pin T15 = VCCO2;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = VCCINT;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCCINT;
	pin T22 = VCCINT;
	pin T23 = VCCINT;
	pin T24 = VCCINT;
	pin T25 = VCCINT;
	pin T26 = VCCINT;
	pin T27 = VCCINT;
	pin T28 = VCCO7;
	pin T29 = VCCO7;
	pin T31 = IOB_W74_1;
	pin T32 = IOB_W78_0;
	pin T33 = IOB_W78_1;
	pin T34 = VCCO7;
	pin T35 = IOB_W80_1;
	pin T36 = IOB_W80_2;
	pin T37 = IOB_W80_3;
	pin T38 = IOB_W79_0;
	pin T39 = IOB_W79_1;
	pin T40 = IOB_W78_2;
	pin T41 = IOB_W78_3;
	pin T42 = GND;
	pin U1 = IOB_E74_3;
	pin U2 = IOB_E74_2;
	pin U3 = IOB_E75_1;
	pin U4 = IOB_E75_0;
	pin U5 = IOB_E76_3;
	pin U6 = IOB_E76_2;
	pin U7 = IOB_E77_1;
	pin U8 = IOB_E77_0;
	pin U9 = IOB_E76_1;
	pin U10 = IOB_E76_0;
	pin U11 = IOB_E72_1;
	pin U12 = IOB_E74_0;
	pin U14 = VCCO2;
	pin U15 = VCCO2;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = GND;
	pin U22 = GND;
	pin U23 = GND;
	pin U24 = GND;
	pin U25 = GND;
	pin U26 = VCCINT;
	pin U27 = VCCINT;
	pin U28 = VCCO7;
	pin U29 = VCCO7;
	pin U31 = IOB_W74_0;
	pin U32 = IOB_W72_1;
	pin U33 = IOB_W76_0;
	pin U34 = IOB_W76_1;
	pin U35 = IOB_W77_0;
	pin U36 = IOB_W77_1;
	pin U37 = IOB_W76_2;
	pin U38 = IOB_W76_3;
	pin U39 = IOB_W75_0;
	pin U40 = IOB_W75_1;
	pin U41 = IOB_W74_2;
	pin U42 = IOB_W74_3;
	pin V1 = IOB_E70_3;
	pin V2 = IOB_E70_2;
	pin V3 = VCCO2;
	pin V4 = IOB_E71_1;
	pin V5 = IOB_E71_0;
	pin V6 = GND;
	pin V7 = IOB_E72_3;
	pin V8 = IOB_E72_2;
	pin V9 = GND;
	pin V10 = IOB_E73_1;
	pin V11 = IOB_E73_0;
	pin V12 = IOB_E72_0;
	pin V14 = VCCO2;
	pin V15 = VCCO2;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = GND;
	pin V23 = GND;
	pin V24 = GND;
	pin V25 = GND;
	pin V26 = GND;
	pin V27 = VCCINT;
	pin V28 = VCCO7;
	pin V29 = VCCO7;
	pin V31 = IOB_W72_0;
	pin V32 = IOB_W73_0;
	pin V33 = IOB_W73_1;
	pin V34 = GND;
	pin V35 = IOB_W72_2;
	pin V36 = IOB_W72_3;
	pin V37 = GND;
	pin V38 = IOB_W71_0;
	pin V39 = IOB_W71_1;
	pin V40 = VCCO7;
	pin V41 = IOB_W70_2;
	pin V42 = IOB_W70_3;
	pin W1 = IOB_E66_3;
	pin W2 = IOB_E66_2;
	pin W3 = IOB_E67_1;
	pin W4 = IOB_E67_0;
	pin W5 = IOB_E68_3;
	pin W6 = IOB_E68_2;
	pin W7 = IOB_E69_1;
	pin W8 = IOB_E69_0;
	pin W9 = IOB_E70_1;
	pin W10 = IOB_E70_0;
	pin W11 = IOB_E68_1;
	pin W12 = IOB_E68_0;
	pin W14 = VCCO2;
	pin W15 = VCCO2;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = GND;
	pin W22 = GND;
	pin W23 = GND;
	pin W24 = GND;
	pin W25 = GND;
	pin W26 = GND;
	pin W27 = VCCINT;
	pin W28 = VCCO7;
	pin W29 = VCCO7;
	pin W31 = IOB_W68_0;
	pin W32 = IOB_W68_1;
	pin W33 = IOB_W70_0;
	pin W34 = IOB_W70_1;
	pin W35 = IOB_W69_0;
	pin W36 = IOB_W69_1;
	pin W37 = IOB_W68_2;
	pin W38 = IOB_W68_3;
	pin W39 = IOB_W67_0;
	pin W40 = IOB_W67_1;
	pin W41 = IOB_W66_2;
	pin W42 = IOB_W66_3;
	pin Y1 = VCCAUX;
	pin Y2 = GND;
	pin Y3 = IOB_E64_3;
	pin Y4 = IOB_E64_2;
	pin Y5 = VCCO2;
	pin Y6 = IOB_E65_1;
	pin Y7 = IOB_E65_0;
	pin Y8 = VCCO2;
	pin Y9 = IOB_E66_1;
	pin Y10 = IOB_E66_0;
	pin Y11 = IOB_E64_1;
	pin Y12 = IOB_E64_0;
	pin Y14 = VCCO2;
	pin Y15 = VCCO2;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = GND;
	pin Y24 = GND;
	pin Y25 = GND;
	pin Y26 = GND;
	pin Y27 = VCCINT;
	pin Y28 = VCCO7;
	pin Y29 = VCCO7;
	pin Y31 = IOB_W64_0;
	pin Y32 = IOB_W64_1;
	pin Y33 = IOB_W66_0;
	pin Y34 = IOB_W66_1;
	pin Y35 = VCCO7;
	pin Y36 = IOB_W65_0;
	pin Y37 = IOB_W65_1;
	pin Y38 = VCCO7;
	pin Y39 = IOB_W64_2;
	pin Y40 = IOB_W64_3;
	pin Y41 = GND;
	pin Y42 = VCCAUX;
	pin AA1 = VCCAUX;
	pin AA2 = VCCAUX;
	pin AA3 = IOB_E61_1;
	pin AA4 = IOB_E61_0;
	pin AA5 = GND;
	pin AA6 = IOB_E62_3;
	pin AA7 = IOB_E62_2;
	pin AA8 = GND;
	pin AA9 = IOB_E63_1;
	pin AA10 = IOB_E63_0;
	pin AA11 = GND;
	pin AA12 = IOB_E62_1;
	pin AA14 = VCCO2;
	pin AA15 = VCCO2;
	pin AA16 = VCCINT;
	pin AA17 = GND;
	pin AA18 = GND;
	pin AA19 = GND;
	pin AA20 = GND;
	pin AA21 = GND;
	pin AA22 = GND;
	pin AA23 = GND;
	pin AA24 = GND;
	pin AA25 = GND;
	pin AA26 = GND;
	pin AA27 = VCCINT;
	pin AA28 = VCCO7;
	pin AA29 = VCCO7;
	pin AA31 = IOB_W62_1;
	pin AA32 = GND;
	pin AA33 = IOB_W63_0;
	pin AA34 = IOB_W63_1;
	pin AA35 = GND;
	pin AA36 = IOB_W62_2;
	pin AA37 = IOB_W62_3;
	pin AA38 = GND;
	pin AA39 = IOB_W61_0;
	pin AA40 = IOB_W61_1;
	pin AA41 = VCCAUX;
	pin AA42 = VCCAUX;
	pin AB1 = VCCAUX;
	pin AB2 = VCCAUX;
	pin AB3 = IOB_E60_3;
	pin AB4 = IOB_E60_2;
	pin AB5 = GND;
	pin AB6 = IOB_E59_3;
	pin AB7 = IOB_E59_2;
	pin AB8 = GND;
	pin AB9 = IOB_E59_1;
	pin AB10 = IOB_E59_0;
	pin AB11 = GND;
	pin AB12 = IOB_E62_0;
	pin AB14 = VCCO3;
	pin AB15 = VCCO3;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = GND;
	pin AB23 = GND;
	pin AB24 = GND;
	pin AB25 = GND;
	pin AB26 = GND;
	pin AB27 = VCCINT;
	pin AB28 = VCCO6;
	pin AB29 = VCCO6;
	pin AB31 = IOB_W62_0;
	pin AB32 = GND;
	pin AB33 = IOB_W59_0;
	pin AB34 = IOB_W59_1;
	pin AB35 = GND;
	pin AB36 = IOB_W59_2;
	pin AB37 = IOB_W59_3;
	pin AB38 = GND;
	pin AB39 = IOB_W60_2;
	pin AB40 = IOB_W60_3;
	pin AB41 = VCCAUX;
	pin AB42 = VCCAUX;
	pin AC1 = VCCAUX;
	pin AC2 = GND;
	pin AC3 = IOB_E58_3;
	pin AC4 = IOB_E58_2;
	pin AC5 = VCCO3;
	pin AC6 = IOB_E57_1;
	pin AC7 = IOB_E57_0;
	pin AC8 = VCCO3;
	pin AC9 = IOB_E56_3;
	pin AC10 = IOB_E56_2;
	pin AC11 = IOB_E57_3;
	pin AC12 = IOB_E57_2;
	pin AC14 = VCCO3;
	pin AC15 = VCCO3;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = GND;
	pin AC19 = GND;
	pin AC20 = GND;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = GND;
	pin AC24 = GND;
	pin AC25 = GND;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = VCCO6;
	pin AC29 = VCCO6;
	pin AC31 = IOB_W57_2;
	pin AC32 = IOB_W57_3;
	pin AC33 = IOB_W56_2;
	pin AC34 = IOB_W56_3;
	pin AC35 = VCCO6;
	pin AC36 = IOB_W57_0;
	pin AC37 = IOB_W57_1;
	pin AC38 = VCCO6;
	pin AC39 = IOB_W58_2;
	pin AC40 = IOB_W58_3;
	pin AC41 = GND;
	pin AC42 = VCCAUX;
	pin AD1 = IOB_E55_1;
	pin AD2 = IOB_E55_0;
	pin AD3 = IOB_E54_3;
	pin AD4 = IOB_E54_2;
	pin AD5 = IOB_E53_1;
	pin AD6 = IOB_E53_0;
	pin AD7 = IOB_E52_3;
	pin AD8 = IOB_E52_2;
	pin AD9 = IOB_E55_3;
	pin AD10 = IOB_E55_2;
	pin AD11 = IOB_E53_3;
	pin AD12 = IOB_E53_2;
	pin AD14 = VCCO3;
	pin AD15 = VCCO3;
	pin AD16 = VCCINT;
	pin AD17 = GND;
	pin AD18 = GND;
	pin AD19 = GND;
	pin AD20 = GND;
	pin AD21 = GND;
	pin AD22 = GND;
	pin AD23 = GND;
	pin AD24 = GND;
	pin AD25 = GND;
	pin AD26 = GND;
	pin AD27 = VCCINT;
	pin AD28 = VCCO6;
	pin AD29 = VCCO6;
	pin AD31 = IOB_W53_2;
	pin AD32 = IOB_W53_3;
	pin AD33 = IOB_W55_2;
	pin AD34 = IOB_W55_3;
	pin AD35 = IOB_W52_2;
	pin AD36 = IOB_W52_3;
	pin AD37 = IOB_W53_0;
	pin AD38 = IOB_W53_1;
	pin AD39 = IOB_W54_2;
	pin AD40 = IOB_W54_3;
	pin AD41 = IOB_W55_0;
	pin AD42 = IOB_W55_1;
	pin AE1 = IOB_E51_1;
	pin AE2 = IOB_E51_0;
	pin AE3 = VCCO3;
	pin AE4 = IOB_E50_3;
	pin AE5 = IOB_E50_2;
	pin AE6 = GND;
	pin AE7 = IOB_E49_1;
	pin AE8 = IOB_E49_0;
	pin AE9 = GND;
	pin AE10 = IOB_E51_3;
	pin AE11 = IOB_E51_2;
	pin AE12 = IOB_E49_2;
	pin AE14 = VCCO3;
	pin AE15 = VCCO3;
	pin AE16 = VCCINT;
	pin AE17 = GND;
	pin AE18 = GND;
	pin AE19 = GND;
	pin AE20 = GND;
	pin AE21 = GND;
	pin AE22 = GND;
	pin AE23 = GND;
	pin AE24 = GND;
	pin AE25 = GND;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = VCCO6;
	pin AE29 = VCCO6;
	pin AE31 = IOB_W49_2;
	pin AE32 = IOB_W51_2;
	pin AE33 = IOB_W51_3;
	pin AE34 = GND;
	pin AE35 = IOB_W49_0;
	pin AE36 = IOB_W49_1;
	pin AE37 = GND;
	pin AE38 = IOB_W50_2;
	pin AE39 = IOB_W50_3;
	pin AE40 = VCCO6;
	pin AE41 = IOB_W51_0;
	pin AE42 = IOB_W51_1;
	pin AF1 = IOB_E48_3;
	pin AF2 = IOB_E48_2;
	pin AF3 = IOB_E47_1;
	pin AF4 = IOB_E47_0;
	pin AF5 = IOB_E46_3;
	pin AF6 = IOB_E46_2;
	pin AF7 = IOB_E45_3;
	pin AF8 = IOB_E45_2;
	pin AF9 = IOB_E45_1;
	pin AF10 = IOB_E45_0;
	pin AF11 = IOB_E49_3;
	pin AF12 = IOB_E47_2;
	pin AF14 = VCCO3;
	pin AF15 = VCCO3;
	pin AF16 = VCCINT;
	pin AF17 = VCCINT;
	pin AF18 = GND;
	pin AF19 = GND;
	pin AF20 = GND;
	pin AF21 = GND;
	pin AF22 = GND;
	pin AF23 = GND;
	pin AF24 = GND;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = VCCINT;
	pin AF28 = VCCO6;
	pin AF29 = VCCO6;
	pin AF31 = IOB_W47_2;
	pin AF32 = IOB_W49_3;
	pin AF33 = IOB_W45_0;
	pin AF34 = IOB_W45_1;
	pin AF35 = IOB_W45_2;
	pin AF36 = IOB_W45_3;
	pin AF37 = IOB_W46_2;
	pin AF38 = IOB_W46_3;
	pin AF39 = IOB_W47_0;
	pin AF40 = IOB_W47_1;
	pin AF41 = IOB_W48_2;
	pin AF42 = IOB_W48_3;
	pin AG1 = GND;
	pin AG2 = IOB_E44_3;
	pin AG3 = IOB_E44_2;
	pin AG4 = IOB_E43_1;
	pin AG5 = IOB_E43_0;
	pin AG6 = IOB_E42_3;
	pin AG7 = IOB_E42_2;
	pin AG8 = IOB_E41_3;
	pin AG9 = VCCO3;
	pin AG10 = IOB_E43_3;
	pin AG11 = IOB_E43_2;
	pin AG12 = IOB_E47_3;
	pin AG14 = VCCO3;
	pin AG15 = VCCO3;
	pin AG16 = VCCINT;
	pin AG17 = VCCINT;
	pin AG18 = VCCINT;
	pin AG19 = VCCINT;
	pin AG20 = VCCINT;
	pin AG21 = VCCINT;
	pin AG22 = VCCINT;
	pin AG23 = VCCINT;
	pin AG24 = VCCINT;
	pin AG25 = VCCINT;
	pin AG26 = VCCINT;
	pin AG27 = VCCINT;
	pin AG28 = VCCO6;
	pin AG29 = VCCO6;
	pin AG31 = IOB_W47_3;
	pin AG32 = IOB_W43_2;
	pin AG33 = IOB_W43_3;
	pin AG34 = VCCO6;
	pin AG35 = IOB_W41_3;
	pin AG36 = IOB_W42_2;
	pin AG37 = IOB_W42_3;
	pin AG38 = IOB_W43_0;
	pin AG39 = IOB_W43_1;
	pin AG40 = IOB_W44_2;
	pin AG41 = IOB_W44_3;
	pin AG42 = GND;
	pin AH1 = IOB_E41_1;
	pin AH2 = IOB_E41_0;
	pin AH3 = IOB_E40_3;
	pin AH4 = GND;
	pin AH5 = IOB_E39_1;
	pin AH6 = IOB_E39_0;
	pin AH7 = GND;
	pin AH8 = IOB_E41_2;
	pin AH9 = IOB_E38_3;
	pin AH10 = IOB_E38_2;
	pin AH11 = IOB_E39_3;
	pin AH12 = IOB_E39_2;
	pin AH14 = VCCO3;
	pin AH15 = VCCINT;
	pin AH16 = VCCINT;
	pin AH17 = VCCINT;
	pin AH18 = VCCO4;
	pin AH19 = VCCO4;
	pin AH20 = VCCO4;
	pin AH21 = VCCO4;
	pin AH22 = VCCO5;
	pin AH23 = VCCO5;
	pin AH24 = VCCO5;
	pin AH25 = VCCO5;
	pin AH26 = VCCINT;
	pin AH27 = VCCINT;
	pin AH28 = VCCINT;
	pin AH29 = VCCO6;
	pin AH31 = IOB_W39_2;
	pin AH32 = IOB_W39_3;
	pin AH33 = IOB_W38_2;
	pin AH34 = IOB_W38_3;
	pin AH35 = IOB_W41_2;
	pin AH36 = GND;
	pin AH37 = IOB_W39_0;
	pin AH38 = IOB_W39_1;
	pin AH39 = GND;
	pin AH40 = IOB_W40_3;
	pin AH41 = IOB_W41_0;
	pin AH42 = IOB_W41_1;
	pin AJ1 = IOB_E37_1;
	pin AJ2 = IOB_E37_0;
	pin AJ3 = IOB_E40_2;
	pin AJ4 = VCCO3;
	pin AJ5 = IOB_E36_3;
	pin AJ6 = IOB_E36_2;
	pin AJ7 = IOB_E35_1;
	pin AJ8 = IOB_E35_0;
	pin AJ9 = IOB_E35_3;
	pin AJ10 = IOB_E35_2;
	pin AJ11 = IOB_E37_3;
	pin AJ12 = IOB_E37_2;
	pin AJ13 = GND;
	pin AJ14 = VCCINT;
	pin AJ15 = VCCINT;
	pin AJ16 = VCCINT;
	pin AJ17 = VCCO4;
	pin AJ18 = VCCO4;
	pin AJ19 = VCCO4;
	pin AJ20 = VCCO4;
	pin AJ21 = VCCO4;
	pin AJ22 = VCCO5;
	pin AJ23 = VCCO5;
	pin AJ24 = VCCO5;
	pin AJ25 = VCCO5;
	pin AJ26 = VCCO5;
	pin AJ27 = VCCINT;
	pin AJ28 = VCCINT;
	pin AJ29 = VCCINT;
	pin AJ30 = GND;
	pin AJ31 = IOB_W37_2;
	pin AJ32 = IOB_W37_3;
	pin AJ33 = IOB_W35_2;
	pin AJ34 = IOB_W35_3;
	pin AJ35 = IOB_W35_0;
	pin AJ36 = IOB_W35_1;
	pin AJ37 = IOB_W36_2;
	pin AJ38 = IOB_W36_3;
	pin AJ39 = VCCO6;
	pin AJ40 = IOB_W40_2;
	pin AJ41 = IOB_W37_0;
	pin AJ42 = IOB_W37_1;
	pin AK1 = IOB_E34_3;
	pin AK2 = IOB_E34_2;
	pin AK3 = IOB_E33_1;
	pin AK4 = IOB_E33_0;
	pin AK5 = IOB_E32_3;
	pin AK6 = IOB_E32_2;
	pin AK7 = IOB_E31_1;
	pin AK8 = IOB_E31_0;
	pin AK9 = IOB_E31_3;
	pin AK10 = IOB_E31_2;
	pin AK11 = IOB_E33_3;
	pin AK12 = IOB_E33_2;
	pin AK13 = VCCINT;
	pin AK14 = GND;
	pin AK29 = GND;
	pin AK30 = VCCINT;
	pin AK31 = IOB_W33_2;
	pin AK32 = IOB_W33_3;
	pin AK33 = IOB_W31_2;
	pin AK34 = IOB_W31_3;
	pin AK35 = IOB_W31_0;
	pin AK36 = IOB_W31_1;
	pin AK37 = IOB_W32_2;
	pin AK38 = IOB_W32_3;
	pin AK39 = IOB_W33_0;
	pin AK40 = IOB_W33_1;
	pin AK41 = IOB_W34_2;
	pin AK42 = IOB_W34_3;
	pin AL1 = GND;
	pin AL2 = IOB_E30_3;
	pin AL3 = IOB_E30_2;
	pin AL4 = IOB_E29_1;
	pin AL5 = IOB_E29_0;
	pin AL6 = VCCO3;
	pin AL7 = IOB_E28_3;
	pin AL8 = IOB_E28_2;
	pin AL9 = IOB_E27_3;
	pin AL10 = IOB_E27_2;
	pin AL11 = IOB_E29_3;
	pin AL12 = IOB_E29_2;
	pin AL13 = IOB_S97_2;
	pin AL14 = IOB_S91_0;
	pin AL15 = IOB_S91_1;
	pin AL16 = IOB_S82_0;
	pin AL17 = IOB_S76_2;
	pin AL18 = IOB_S76_3;
	pin AL19 = IOB_S69_2;
	pin AL20 = IOB_S63_0;
	pin AL21 = IOB_S63_1;
	pin AL22 = IOB_S48_2;
	pin AL23 = IOB_S48_3;
	pin AL24 = IOB_S42_1;
	pin AL25 = IOB_S35_0;
	pin AL26 = IOB_S35_1;
	pin AL27 = IOB_S29_3;
	pin AL28 = IOB_S20_2;
	pin AL29 = IOB_S20_3;
	pin AL30 = IOB_S14_1;
	pin AL31 = IOB_W29_2;
	pin AL32 = IOB_W29_3;
	pin AL33 = IOB_W27_2;
	pin AL34 = IOB_W27_3;
	pin AL35 = IOB_W28_2;
	pin AL36 = IOB_W28_3;
	pin AL37 = VCCO6;
	pin AL38 = IOB_W29_0;
	pin AL39 = IOB_W29_1;
	pin AL40 = IOB_W30_2;
	pin AL41 = IOB_W30_3;
	pin AL42 = GND;
	pin AM1 = IOB_E27_1;
	pin AM2 = IOB_E27_0;
	pin AM3 = IOB_E26_3;
	pin AM4 = IOB_E25_1;
	pin AM5 = IOB_E25_0;
	pin AM6 = IOB_E24_3;
	pin AM7 = IOB_E24_2;
	pin AM8 = IOB_E25_3;
	pin AM9 = IOB_E25_2;
	pin AM10 = IOB_E23_2;
	pin AM11 = VCCAUX;
	pin AM12 = IOB_S103_0;
	pin AM13 = IOB_S97_3;
	pin AM14 = IOB_S89_0;
	pin AM15 = IOB_S85_1;
	pin AM16 = IOB_S82_1;
	pin AM17 = IOB_S76_1;
	pin AM18 = IOB_S72_0;
	pin AM19 = IOB_S69_3;
	pin AM20 = IOB_S62_2;
	pin AM21 = GND;
	pin AM22 = GND;
	pin AM23 = IOB_S49_1;
	pin AM24 = IOB_S42_0;
	pin AM25 = IOB_S39_3;
	pin AM26 = IOB_S35_2;
	pin AM27 = IOB_S29_2;
	pin AM28 = IOB_S26_2;
	pin AM29 = IOB_S22_3;
	pin AM30 = IOB_S14_0;
	pin AM31 = IOB_S8_3;
	pin AM32 = VCCAUX;
	pin AM33 = IOB_W23_2;
	pin AM34 = IOB_W25_2;
	pin AM35 = IOB_W25_3;
	pin AM36 = IOB_W24_2;
	pin AM37 = IOB_W24_3;
	pin AM38 = IOB_W25_0;
	pin AM39 = IOB_W25_1;
	pin AM40 = IOB_W26_3;
	pin AM41 = IOB_W27_0;
	pin AM42 = IOB_W27_1;
	pin AN1 = IOB_E23_1;
	pin AN2 = IOB_E23_0;
	pin AN3 = IOB_E26_2;
	pin AN4 = GND;
	pin AN5 = IOB_E22_3;
	pin AN6 = IOB_E22_2;
	pin AN7 = IOB_E21_3;
	pin AN8 = IOB_E21_2;
	pin AN9 = IOB_E23_3;
	pin AN10 = VCCAUX;
	pin AN11 = IOB_S107_2;
	pin AN12 = IOB_S103_1;
	pin AN13 = IOB_S97_0;
	pin AN14 = IOB_S89_1;
	pin AN15 = IOB_S85_0;
	pin AN16 = IOB_S78_2;
	pin AN17 = IOB_S76_0;
	pin AN18 = IOB_S72_1;
	pin AN19 = IOB_S69_0;
	pin AN20 = IOB_S62_3;
	pin AN21 = IOB_S56_3;
	pin AN22 = IOB_S55_0;
	pin AN23 = IOB_S49_0;
	pin AN24 = IOB_S42_3;
	pin AN25 = IOB_S39_2;
	pin AN26 = IOB_S35_3;
	pin AN27 = IOB_S33_1;
	pin AN28 = IOB_S26_3;
	pin AN29 = IOB_S22_2;
	pin AN30 = IOB_S14_3;
	pin AN31 = IOB_S8_2;
	pin AN32 = IOB_S4_1;
	pin AN33 = VCCAUX;
	pin AN34 = IOB_W23_3;
	pin AN35 = IOB_W21_2;
	pin AN36 = IOB_W21_3;
	pin AN37 = IOB_W22_2;
	pin AN38 = IOB_W22_3;
	pin AN39 = GND;
	pin AN40 = IOB_W26_2;
	pin AN41 = IOB_W23_0;
	pin AN42 = IOB_W23_1;
	pin AP1 = IOB_E21_1;
	pin AP2 = IOB_E21_0;
	pin AP3 = VCCO3;
	pin AP4 = IOB_E12_3;
	pin AP5 = IOB_E12_2;
	pin AP6 = IOB_E11_1;
	pin AP7 = IOB_E11_0;
	pin AP8 = IOB_E11_2;
	pin AP9 = GND;
	pin AP10 = IOB_S107_0;
	pin AP11 = IOB_S105_0;
	pin AP12 = IOB_S99_2;
	pin AP13 = IOB_S97_1;
	pin AP14 = VCCO4;
	pin AP15 = IOB_S84_0;
	pin AP16 = IOB_S78_3;
	pin AP17 = IOB_S75_0;
	pin AP18 = VCCO4;
	pin AP19 = IOB_S69_1;
	pin AP20 = IOB_S62_1;
	pin AP21 = IOB_S56_2;
	pin AP22 = IOB_S55_1;
	pin AP23 = IOB_S49_2;
	pin AP24 = IOB_S42_2;
	pin AP25 = VCCO5;
	pin AP26 = IOB_S36_3;
	pin AP27 = IOB_S33_0;
	pin AP28 = IOB_S27_3;
	pin AP29 = VCCO5;
	pin AP30 = IOB_S14_2;
	pin AP31 = IOB_S12_1;
	pin AP32 = IOB_S6_3;
	pin AP33 = IOB_S4_3;
	pin AP34 = GND;
	pin AP35 = IOB_W11_2;
	pin AP36 = IOB_W11_0;
	pin AP37 = IOB_W11_1;
	pin AP38 = IOB_W12_2;
	pin AP39 = IOB_W12_3;
	pin AP40 = VCCO6;
	pin AP41 = IOB_W21_0;
	pin AP42 = IOB_W21_1;
	pin AR1 = GND;
	pin AR2 = IOB_E10_3;
	pin AR3 = IOB_E10_2;
	pin AR4 = IOB_E9_1;
	pin AR5 = IOB_E9_0;
	pin AR6 = IOB_E9_2;
	pin AR7 = IOB_E11_3;
	pin AR8 = GND;
	pin AR9 = IOB_S110_2;
	pin AR10 = IOB_S107_1;
	pin AR11 = IOB_S105_1;
	pin AR12 = IOB_S99_3;
	pin AR13 = IOB_S96_0;
	pin AR14 = IOB_S86_2;
	pin AR15 = IOB_S84_1;
	pin AR16 = IOB_S78_1;
	pin AR17 = IOB_S75_1;
	pin AR18 = IOB_S71_2;
	pin AR19 = IOB_S68_0;
	pin AR20 = IOB_S62_0;
	pin AR21 = GND;
	pin AR22 = GND;
	pin AR23 = IOB_S49_3;
	pin AR24 = IOB_S43_3;
	pin AR25 = IOB_S40_1;
	pin AR26 = IOB_S36_2;
	pin AR27 = IOB_S33_2;
	pin AR28 = IOB_S27_2;
	pin AR29 = IOB_S25_1;
	pin AR30 = IOB_S15_3;
	pin AR31 = IOB_S12_0;
	pin AR32 = IOB_S6_2;
	pin AR33 = IOB_S4_2;
	pin AR34 = IOB_S1_1;
	pin AR35 = GND;
	pin AR36 = IOB_W11_3;
	pin AR37 = IOB_W9_2;
	pin AR38 = IOB_W9_0;
	pin AR39 = IOB_W9_1;
	pin AR40 = IOB_W10_2;
	pin AR41 = IOB_W10_3;
	pin AR42 = GND;
	pin AT1 = IOB_E8_3;
	pin AT2 = IOB_E8_2;
	pin AT3 = IOB_E7_3;
	pin AT4 = IOB_E7_2;
	pin AT5 = IOB_E9_3;
	pin AT6 = IOB_E3_1;
	pin AT7 = GND;
	pin AT8 = IOB_E3_3;
	pin AT9 = IOB_S110_3;
	pin AT10 = IOB_S106_2;
	pin AT11 = VCCO4;
	pin AT12 = IOB_S99_1;
	pin AT13 = IOB_S96_1;
	pin AT14 = IOB_S86_0;
	pin AT15 = VCCO4;
	pin AT16 = IOB_S78_0;
	pin AT17 = IOB_S74_1;
	pin AT18 = IOB_S71_3;
	pin AT19 = IOB_S68_1;
	pin AT20 = VCCO4;
	pin AT21 = IOB_S56_0;
	pin AT22 = IOB_S55_3;
	pin AT23 = VCCO5;
	pin AT24 = IOB_S43_2;
	pin AT25 = IOB_S40_0;
	pin AT26 = IOB_S37_2;
	pin AT27 = IOB_S33_3;
	pin AT28 = VCCO5;
	pin AT29 = IOB_S25_3;
	pin AT30 = IOB_S15_2;
	pin AT31 = IOB_S12_2;
	pin AT32 = VCCO5;
	pin AT33 = IOB_S5_1;
	pin AT34 = IOB_S1_0;
	pin AT35 = IOB_W3_3;
	pin AT36 = GND;
	pin AT37 = IOB_W3_1;
	pin AT38 = IOB_W9_3;
	pin AT39 = IOB_W7_2;
	pin AT40 = IOB_W7_3;
	pin AT41 = IOB_W8_2;
	pin AT42 = IOB_W8_3;
	pin AU1 = IOB_E7_1;
	pin AU2 = IOB_E7_0;
	pin AU3 = IOB_E6_3;
	pin AU4 = IOB_E6_2;
	pin AU5 = VCCO3;
	pin AU6 = GND;
	pin AU7 = IOB_E3_0;
	pin AU8 = IOB_E3_2;
	pin AU9 = IOB_S110_1;
	pin AU10 = IOB_S106_3;
	pin AU11 = IOB_S104_2;
	pin AU12 = IOB_S99_0;
	pin AU13 = IOB_S92_2;
	pin AU14 = IOB_S86_1;
	pin AU15 = IOB_S83_2;
	pin AU16 = IOB_S77_0;
	pin AU17 = IOB_S74_2;
	pin AU18 = GND;
	pin AU19 = IOB_S64_2;
	pin AU20 = IOB_S61_0;
	pin AU21 = IOB_S56_1;
	pin AU22 = IOB_S55_2;
	pin AU23 = IOB_S50_3;
	pin AU24 = IOB_S47_1;
	pin AU25 = GND;
	pin AU26 = IOB_S37_1;
	pin AU27 = IOB_S34_3;
	pin AU28 = IOB_S28_1;
	pin AU29 = IOB_S25_2;
	pin AU30 = IOB_S19_1;
	pin AU31 = IOB_S12_3;
	pin AU32 = IOB_S7_1;
	pin AU33 = IOB_S5_0;
	pin AU34 = IOB_S1_2;
	pin AU35 = IOB_W3_2;
	pin AU36 = IOB_W3_0;
	pin AU37 = GND;
	pin AU38 = VCCO6;
	pin AU39 = IOB_W6_2;
	pin AU40 = IOB_W6_3;
	pin AU41 = IOB_W7_0;
	pin AU42 = IOB_W7_1;
	pin AV1 = IOB_E5_1;
	pin AV2 = IOB_E5_0;
	pin AV3 = IOB_E5_3;
	pin AV4 = VCCAUX;
	pin AV5 = GND;
	pin AV6 = IOB_E1_1;
	pin AV7 = IOB_E1_3;
	pin AV8 = PWRDWN_B;
	pin AV9 = IOB_S110_0;
	pin AV10 = IOB_S106_1;
	pin AV11 = IOB_S104_3;
	pin AV12 = IOB_S98_0;
	pin AV13 = IOB_S92_3;
	pin AV14 = IOB_S85_2;
	pin AV15 = IOB_S83_3;
	pin AV16 = IOB_S77_1;
	pin AV17 = IOB_S71_1;
	pin AV18 = IOB_S71_0;
	pin AV19 = IOB_S64_3;
	pin AV20 = IOB_S61_1;
	pin AV21 = GND;
	pin AV22 = GND;
	pin AV23 = IOB_S50_2;
	pin AV24 = IOB_S47_0;
	pin AV25 = IOB_S40_3;
	pin AV26 = IOB_S40_2;
	pin AV27 = IOB_S34_2;
	pin AV28 = IOB_S28_0;
	pin AV29 = IOB_S26_1;
	pin AV30 = IOB_S19_0;
	pin AV31 = IOB_S13_3;
	pin AV32 = IOB_S7_0;
	pin AV33 = IOB_S5_2;
	pin AV34 = IOB_S1_3;
	pin AV35 = M0;
	pin AV36 = IOB_W1_3;
	pin AV37 = IOB_W1_1;
	pin AV38 = GND;
	pin AV39 = VCCAUX;
	pin AV40 = IOB_W5_3;
	pin AV41 = IOB_W5_0;
	pin AV42 = IOB_W5_1;
	pin AW1 = IOB_E4_3;
	pin AW2 = IOB_E4_2;
	pin AW3 = IOB_E5_2;
	pin AW4 = GND;
	pin AW5 = VCCAUX;
	pin AW6 = IOB_E1_0;
	pin AW7 = IOB_E1_2;
	pin AW8 = DONE;
	pin AW9 = IOB_S109_0;
	pin AW10 = IOB_S106_0;
	pin AW11 = GND;
	pin AW12 = IOB_S98_1;
	pin AW13 = IOB_S92_1;
	pin AW14 = IOB_S85_3;
	pin AW15 = GND;
	pin AW16 = IOB_S74_0;
	pin AW17 = IOB_S72_2;
	pin AW18 = VCCO4;
	pin AW19 = IOB_S64_1;
	pin AW20 = IOB_S57_2;
	pin AW21 = VCCAUX;
	pin AW22 = VCCAUX;
	pin AW23 = IOB_S54_1;
	pin AW24 = IOB_S47_2;
	pin AW25 = VCCO5;
	pin AW26 = IOB_S39_1;
	pin AW27 = IOB_S37_3;
	pin AW28 = GND;
	pin AW29 = IOB_S26_0;
	pin AW30 = IOB_S19_2;
	pin AW31 = IOB_S13_2;
	pin AW32 = GND;
	pin AW33 = IOB_S5_3;
	pin AW34 = IOB_S2_3;
	pin AW35 = M2;
	pin AW36 = IOB_W1_2;
	pin AW37 = IOB_W1_0;
	pin AW38 = VCCAUX;
	pin AW39 = GND;
	pin AW40 = IOB_W5_2;
	pin AW41 = IOB_W4_2;
	pin AW42 = IOB_W4_3;
	pin AY1 = GND;
	pin AY2 = GND;
	pin AY3 = GND;
	pin AY4 = GT14_GNDA;
	pin AY5 = IOB_E2_3;
	pin AY6 = IOB_E2_2;
	pin AY7 = CCLK;
	pin AY8 = GT15_GNDA;
	pin AY9 = IOB_S109_1;
	pin AY10 = IOB_S104_1;
	pin AY11 = IOB_S104_0;
	pin AY12 = GT16_GNDA;
	pin AY13 = IOB_S92_0;
	pin AY14 = IOB_S83_1;
	pin AY15 = IOB_S83_0;
	pin AY16 = GT17_GNDA;
	pin AY17 = IOB_S70_0;
	pin AY18 = IOB_S70_1;
	pin AY19 = IOB_S64_0;
	pin AY20 = IOB_S57_3;
	pin AY21 = GT18_GNDA;
	pin AY22 = GT19_GNDA;
	pin AY23 = IOB_S54_0;
	pin AY24 = IOB_S47_3;
	pin AY25 = IOB_S41_2;
	pin AY26 = IOB_S41_3;
	pin AY27 = GT20_GNDA;
	pin AY28 = IOB_S28_3;
	pin AY29 = IOB_S28_2;
	pin AY30 = IOB_S19_3;
	pin AY31 = GT21_GNDA;
	pin AY32 = IOB_S7_3;
	pin AY33 = IOB_S7_2;
	pin AY34 = IOB_S2_2;
	pin AY35 = GT22_GNDA;
	pin AY36 = M1;
	pin AY37 = IOB_W2_2;
	pin AY38 = IOB_W2_3;
	pin AY39 = GT23_GNDA;
	pin AY40 = GND;
	pin AY41 = GND;
	pin AY42 = GND;
	pin BA1 = GND;
	pin BA2 = GT14_AVCCAUXRX;
	pin BA3 = GT14_VTRX;
	pin BA4 = GT14_AVCCAUXTX;
	pin BA5 = GT14_VTTX;
	pin BA6 = GT15_AVCCAUXRX;
	pin BA7 = GT15_VTRX;
	pin BA8 = GT15_AVCCAUXTX;
	pin BA9 = GT15_VTTX;
	pin BA10 = GT16_AVCCAUXRX;
	pin BA11 = GT16_VTRX;
	pin BA12 = GT16_AVCCAUXTX;
	pin BA13 = GT16_VTTX;
	pin BA14 = GT17_AVCCAUXRX;
	pin BA15 = GT17_VTRX;
	pin BA16 = GT17_AVCCAUXTX;
	pin BA17 = GT17_VTTX;
	pin BA18 = GT18_AVCCAUXRX;
	pin BA19 = GT18_VTRX;
	pin BA20 = GT18_AVCCAUXTX;
	pin BA21 = GT18_VTTX;
	pin BA22 = GT19_AVCCAUXRX;
	pin BA23 = GT19_VTRX;
	pin BA24 = GT19_AVCCAUXTX;
	pin BA25 = GT19_VTTX;
	pin BA26 = GT20_AVCCAUXRX;
	pin BA27 = GT20_VTRX;
	pin BA28 = GT20_AVCCAUXTX;
	pin BA29 = GT20_VTTX;
	pin BA30 = GT21_AVCCAUXRX;
	pin BA31 = GT21_VTRX;
	pin BA32 = GT21_AVCCAUXTX;
	pin BA33 = GT21_VTTX;
	pin BA34 = GT22_AVCCAUXRX;
	pin BA35 = GT22_VTRX;
	pin BA36 = GT22_AVCCAUXTX;
	pin BA37 = GT22_VTTX;
	pin BA38 = GT23_AVCCAUXRX;
	pin BA39 = GT23_VTRX;
	pin BA40 = GT23_AVCCAUXTX;
	pin BA41 = GT23_VTTX;
	pin BA42 = GND;
	pin BB2 = GT14_RXN;
	pin BB3 = GT14_RXP;
	pin BB4 = GT14_TXP;
	pin BB5 = GT14_TXN;
	pin BB6 = GT15_RXN;
	pin BB7 = GT15_RXP;
	pin BB8 = GT15_TXP;
	pin BB9 = GT15_TXN;
	pin BB10 = GT16_RXN;
	pin BB11 = GT16_RXP;
	pin BB12 = GT16_TXP;
	pin BB13 = GT16_TXN;
	pin BB14 = GT17_RXN;
	pin BB15 = GT17_RXP;
	pin BB16 = GT17_TXP;
	pin BB17 = GT17_TXN;
	pin BB18 = GT18_RXN;
	pin BB19 = GT18_RXP;
	pin BB20 = GT18_TXP;
	pin BB21 = GT18_TXN;
	pin BB22 = GT19_RXN;
	pin BB23 = GT19_RXP;
	pin BB24 = GT19_TXP;
	pin BB25 = GT19_TXN;
	pin BB26 = GT20_RXN;
	pin BB27 = GT20_RXP;
	pin BB28 = GT20_TXP;
	pin BB29 = GT20_TXN;
	pin BB30 = GT21_RXN;
	pin BB31 = GT21_RXP;
	pin BB32 = GT21_TXP;
	pin BB33 = GT21_TXN;
	pin BB34 = GT22_RXN;
	pin BB35 = GT22_RXP;
	pin BB36 = GT22_TXP;
	pin BB37 = GT22_TXN;
	pin BB38 = GT23_RXN;
	pin BB39 = GT23_RXP;
	pin BB40 = GT23_TXP;
	pin BB41 = GT23_TXN;
	vref IOB_W2_3;
	vref IOB_W6_3;
	vref IOB_W10_3;
	vref IOB_W22_3;
	vref IOB_W26_3;
	vref IOB_W30_3;
	vref IOB_W34_3;
	vref IOB_W38_3;
	vref IOB_W42_3;
	vref IOB_W46_3;
	vref IOB_W50_3;
	vref IOB_W54_3;
	vref IOB_W58_3;
	vref IOB_W62_3;
	vref IOB_W66_3;
	vref IOB_W70_3;
	vref IOB_W74_3;
	vref IOB_W78_3;
	vref IOB_W82_3;
	vref IOB_W86_3;
	vref IOB_W90_3;
	vref IOB_W94_3;
	vref IOB_W98_3;
	vref IOB_W110_3;
	vref IOB_W114_3;
	vref IOB_W118_3;
	vref IOB_E2_3;
	vref IOB_E6_3;
	vref IOB_E10_3;
	vref IOB_E22_3;
	vref IOB_E26_3;
	vref IOB_E30_3;
	vref IOB_E34_3;
	vref IOB_E38_3;
	vref IOB_E42_3;
	vref IOB_E46_3;
	vref IOB_E50_3;
	vref IOB_E54_3;
	vref IOB_E58_3;
	vref IOB_E62_3;
	vref IOB_E66_3;
	vref IOB_E70_3;
	vref IOB_E74_3;
	vref IOB_E78_3;
	vref IOB_E82_3;
	vref IOB_E86_3;
	vref IOB_E90_3;
	vref IOB_E94_3;
	vref IOB_E98_3;
	vref IOB_E110_3;
	vref IOB_E114_3;
	vref IOB_E118_3;
	vref IOB_S5_1;
	vref IOB_S6_3;
	vref IOB_S13_3;
	vref IOB_S20_3;
	vref IOB_S27_3;
	vref IOB_S34_3;
	vref IOB_S41_3;
	vref IOB_S48_3;
	vref IOB_S50_3;
	vref IOB_S61_0;
	vref IOB_S63_0;
	vref IOB_S70_0;
	vref IOB_S77_0;
	vref IOB_S84_0;
	vref IOB_S91_0;
	vref IOB_S98_0;
	vref IOB_S105_0;
	vref IOB_S106_2;
	vref IOB_N2_0;
	vref IOB_N6_0;
	vref IOB_N13_0;
	vref IOB_N20_0;
	vref IOB_N27_0;
	vref IOB_N34_0;
	vref IOB_N41_0;
	vref IOB_N48_0;
	vref IOB_N50_0;
	vref IOB_N61_3;
	vref IOB_N63_3;
	vref IOB_N70_3;
	vref IOB_N77_3;
	vref IOB_N84_3;
	vref IOB_N91_3;
	vref IOB_N98_3;
	vref IOB_N105_3;
	vref IOB_N109_3;
}

device xc2v40 {
	chip CHIP0;
	bond cs144 = BOND0;
	bond fg256 = BOND1;
	speed -4;
	speed -5;
	speed -6;
	combo cs144 -4;
	combo cs144 -5;
	combo cs144 -6;
	combo fg256 -4;
	combo fg256 -5;
	combo fg256 -6;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000000001000000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4056;
}

device xc2v80 {
	chip CHIP1;
	bond cs144 = BOND2;
	bond fg256 = BOND3;
	speed -4;
	speed -5;
	speed -6;
	combo cs144 -4;
	combo cs144 -5;
	combo cs144 -6;
	combo fg256 -4;
	combo fg256 -5;
	combo fg256 -6;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000000010000000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4094;
}

device xc2v250 {
	chip CHIP2;
	bond cs144 = BOND4;
	bond fg256 = BOND5;
	bond fg456 = BOND6;
	speed -4;
	speed -5;
	speed -6;
	combo cs144 -4;
	combo cs144 -5;
	combo cs144 -6;
	combo fg256 -4;
	combo fg256 -5;
	combo fg256 -6;
	combo fg456 -4;
	combo fg456 -5;
	combo fg456 -6;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000000011000000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4092;
}

device xc2v500 {
	chip CHIP3;
	bond fg256 = BOND7;
	bond fg456 = BOND8;
	speed -4;
	speed -5;
	speed -6;
	combo fg256 -4;
	combo fg256 -5;
	combo fg256 -6;
	combo fg456 -4;
	combo fg456 -5;
	combo fg456 -6;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data DCM_V2_VBG_SEL = 0b100;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000000100000000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4128;
}

device xc2v1000 {
	chip CHIP4;
	bond bg575 = BOND9;
	bond ff896 = BOND10;
	bond fg256 = BOND11;
	bond fg456 = BOND12;
	speed -4;
	speed -5;
	speed -6;
	combo bg575 -4;
	combo bg575 -5;
	combo bg575 -6;
	combo ff896 -4;
	combo ff896 -5;
	combo ff896 -6;
	combo fg256 -4;
	combo fg256 -5;
	combo fg256 -6;
	combo fg456 -4;
	combo fg456 -5;
	combo fg456 -6;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000000101000000010010011;
	device_data DOUBLE_GRESTORE = true;
	device_data FREEZE_DCI_NOPS = 0;
}

device xq2v1000 {
	chip CHIP4;
	bond bg575 = BOND9;
	bond fg456 = BOND12;
	speed -4;
	combo bg575 -4;
	combo fg456 -4;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000000101000000010010011;
	device_data DOUBLE_GRESTORE = true;
	device_data FREEZE_DCI_NOPS = 0;
}

device xqr2v1000 {
	chip CHIP4;
	bond bg575 = BOND9;
	speed -4;
	combo bg575 -4;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000000101000000010010011;
	device_data DOUBLE_GRESTORE = true;
	device_data FREEZE_DCI_NOPS = 0;
}

device xc2v1500 {
	chip CHIP5;
	bond bg575 = BOND13;
	bond ff896 = BOND14;
	bond fg676 = BOND15;
	speed -4;
	speed -5;
	speed -6;
	combo bg575 -4;
	combo bg575 -5;
	combo bg575 -6;
	combo ff896 -4;
	combo ff896 -5;
	combo ff896 -6;
	combo fg676 -4;
	combo fg676 -5;
	combo fg676 -6;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000000110000000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4158;
}

device xc2v2000 {
	chip CHIP6;
	bond bf957 = BOND16;
	bond bg575 = BOND17;
	bond ff896 = BOND18;
	bond fg676 = BOND19;
	speed -4;
	speed -5;
	speed -6;
	combo bf957 -4;
	combo bf957 -5;
	combo bf957 -6;
	combo bg575 -4;
	combo bg575 -5;
	combo bg575 -6;
	combo ff896 -4;
	combo ff896 -5;
	combo ff896 -6;
	combo fg676 -4;
	combo fg676 -5;
	combo fg676 -6;
	device_data DCM_DESKEW_ADJUST = 0b1011;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000000111000000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4234;
}

device xc2v3000 {
	chip CHIP7;
	bond bf957 = BOND20;
	bond bg728 = BOND21;
	bond ff1152 = BOND22;
	bond fg676 = BOND23;
	speed -4;
	speed -5;
	speed -6;
	combo bf957 -4;
	combo bf957 -5;
	combo bf957 -6;
	combo bg728 -4;
	combo bg728 -5;
	combo bg728 -6;
	combo ff1152 -4;
	combo ff1152 -5;
	combo ff1152 -6;
	combo fg676 -4;
	combo fg676 -5;
	combo fg676 -6;
	device_data DCM_DESKEW_ADJUST = 0b1100;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000001000000000010010011;
	device_data DOUBLE_GRESTORE = true;
	device_data FREEZE_DCI_NOPS = 0;
}

device xq2v3000 {
	chip CHIP7;
	bond bg728 = BOND21;
	bond cg717 = BOND24;
	speed -4;
	combo bg728 -4;
	combo cg717 -4;
	device_data DCM_DESKEW_ADJUST = 0b1100;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000001000000000010010011;
	device_data DOUBLE_GRESTORE = true;
	device_data FREEZE_DCI_NOPS = 0;
}

device xqr2v3000 {
	chip CHIP7;
	bond cg717 = BOND24;
	speed -4;
	combo cg717 -4;
	device_data DCM_DESKEW_ADJUST = 0b1100;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000001000000000010010011;
	device_data DOUBLE_GRESTORE = true;
	device_data FREEZE_DCI_NOPS = 0;
}

device xc2v4000 {
	chip CHIP8;
	bond bf957 = BOND25;
	bond ff1152 = BOND26;
	bond ff1517 = BOND27;
	speed -4;
	speed -5;
	speed -6;
	combo bf957 -4;
	combo bf957 -5;
	combo bf957 -6;
	combo ff1152 -4;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1517 -4;
	combo ff1517 -5;
	combo ff1517 -6;
	device_data DCM_DESKEW_ADJUST = 0b1100;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000001010000000010010011;
	device_data DOUBLE_GRESTORE = true;
	device_data FREEZE_DCI_NOPS = 0;
}

device xc2v6000 {
	chip CHIP9;
	bond bf957 = BOND28;
	bond ff1152 = BOND29;
	bond ff1517 = BOND30;
	speed -4;
	speed -5;
	speed -6;
	combo bf957 -4;
	combo bf957 -5;
	combo bf957 -6;
	combo ff1152 -4;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1517 -4;
	combo ff1517 -5;
	combo ff1517 -6;
	device_data DCM_DESKEW_ADJUST = 0b1100;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000001100000000010010011;
	device_data DOUBLE_GRESTORE = true;
	device_data FREEZE_DCI_NOPS = 0;
}

device xq2v6000 {
	chip CHIP9;
	bond cf1144 = BOND31;
	speed -4;
	combo cf1144 -4;
	device_data DCM_DESKEW_ADJUST = 0b1100;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000001100000000010010011;
	device_data DOUBLE_GRESTORE = true;
	device_data FREEZE_DCI_NOPS = 0;
}

device xqr2v6000 {
	chip CHIP9;
	bond cf1144 = BOND31;
	speed -4;
	combo cf1144 -4;
	device_data DCM_DESKEW_ADJUST = 0b1100;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000001100000000010010011;
	device_data DOUBLE_GRESTORE = true;
	device_data FREEZE_DCI_NOPS = 0;
}

device xc2v8000 {
	chip CHIP10;
	bond ff1152 = BOND32;
	bond ff1517 = BOND33;
	speed -4;
	speed -5;
	combo ff1152 -4;
	combo ff1152 -5;
	combo ff1517 -4;
	combo ff1517 -5;
	device_data DCM_DESKEW_ADJUST = 0b1101;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001000001110000000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4576;
}

device xc2vp2 {
	chip CHIP11;
	bond ff672 = BOND34;
	bond fg256 = BOND35;
	bond fg456 = BOND36;
	speed -5;
	speed -6;
	speed -7;
	combo ff672 -5;
	combo ff672 -6;
	combo ff672 -7;
	combo fg256 -5;
	combo fg256 -6;
	combo fg256 -7;
	combo fg456 -5;
	combo fg456 -6;
	combo fg456 -7;
	device_data DCM_DESKEW_ADJUST = 0b0110;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001000100110000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4094;
}

device xc2vp4 {
	chip CHIP12;
	bond ff672 = BOND37;
	bond fg256 = BOND38;
	bond fg456 = BOND39;
	speed -5;
	speed -6;
	speed -7;
	combo ff672 -5;
	combo ff672 -6;
	combo ff672 -7;
	combo fg256 -5;
	combo fg256 -6;
	combo fg256 -7;
	combo fg456 -5;
	combo fg456 -6;
	combo fg456 -7;
	device_data DCM_DESKEW_ADJUST = 0b0110;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001000111110000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4134;
}

device xc2vp7 {
	chip CHIP13;
	bond ff672 = BOND40;
	bond ff896 = BOND41;
	bond fg456 = BOND42;
	speed -5;
	speed -6;
	speed -7;
	combo ff672 -5;
	combo ff672 -6;
	combo ff672 -7;
	combo ff896 -5;
	combo ff896 -6;
	combo ff896 -7;
	combo fg456 -5;
	combo fg456 -6;
	combo fg456 -7;
	device_data DCM_DESKEW_ADJUST = 0b0110;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001001001010000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4134;
}

device xc2vp20 {
	chip CHIP14;
	bond ff1152 = BOND43;
	bond ff896 = BOND44;
	bond fg676 = BOND45;
	speed -5;
	speed -6;
	speed -7;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1152 -7;
	combo ff896 -5;
	combo ff896 -6;
	combo ff896 -7;
	combo fg676 -5;
	combo fg676 -6;
	combo fg676 -7;
	device_data DCM_DESKEW_ADJUST = 0b0110;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001001100110000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4234;
}

device xc2vp30 {
	chip CHIP15;
	bond ff1152 = BOND46;
	bond ff896 = BOND47;
	bond fg676 = BOND48;
	speed -5;
	speed -6;
	speed -7;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1152 -7;
	combo ff896 -5;
	combo ff896 -6;
	combo ff896 -7;
	combo fg676 -5;
	combo fg676 -6;
	combo fg676 -7;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001001111110000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4738;
}

device xc2vp40 {
	chip CHIP16;
	bond ff1148 = BOND49;
	bond ff1152 = BOND50;
	bond fg676 = BOND51;
	speed -5;
	speed -6;
	speed -7;
	combo ff1148 -5;
	combo ff1148 -6;
	combo ff1148 -7;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1152 -7;
	combo fg676 -5;
	combo fg676 -6;
	combo fg676 -7;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001010010010000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 226;
}

device xq2vp40 {
	chip CHIP16;
	bond ff1152 = BOND50;
	bond fg676 = BOND51;
	speed -5;
	combo ff1152 -5;
	combo fg676 -5;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001010010010000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 226;
}

device xc2vp50 {
	chip CHIP17;
	bond ff1148 = BOND52;
	bond ff1152 = BOND53;
	bond ff1517 = BOND54;
	speed -5;
	speed -6;
	speed -7;
	combo ff1148 -5;
	combo ff1148 -6;
	combo ff1148 -7;
	combo ff1152 -5;
	combo ff1152 -6;
	combo ff1152 -7;
	combo ff1517 -5;
	combo ff1517 -6;
	combo ff1517 -7;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001010011110000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4294;
}

device xc2vp70 {
	chip CHIP18;
	bond ff1517 = BOND55;
	bond ff1704 = BOND56;
	speed -5;
	speed -6;
	speed -7;
	combo ff1517 -5;
	combo ff1517 -6;
	combo ff1517 -7;
	combo ff1704 -5;
	combo ff1704 -6;
	combo ff1704 -7;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001010111010000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4522;
}

device xq2vp70 {
	chip CHIP18;
	bond ff1704 = BOND56;
	speed -5;
	combo ff1704 -5;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001010111010000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4522;
}

device xc2vp100 {
	chip CHIP19;
	bond ff1696 = BOND57;
	bond ff1704 = BOND58;
	speed -5;
	speed -6;
	combo ff1696 -5;
	combo ff1696 -6;
	combo ff1704 -5;
	combo ff1704 -6;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001001011010110000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 4590;
}

device xc2vpx20 {
	chip CHIP20;
	bond ff896 = BOND44;
	speed -5;
	speed -6;
	speed -7;
	combo ff896 -5;
	combo ff896 -6;
	combo ff896 -7;
	device_data DCM_DESKEW_ADJUST = 0b0110;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001100001100110000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 146;
}

device xc2vpx70 {
	chip CHIP21;
	bond ff1704 = BOND56;
	speed -5;
	speed -6;
	speed -7;
	combo ff1704 -5;
	combo ff1704 -6;
	combo ff1704 -7;
	device_data DCM_DESKEW_ADJUST = 0b0111;
	device_data DCM_V2_VBG_SEL = 0b101;
	device_data DCM_V2_VBG_PD = 0b01;
	device_data IDCODE = 0b00000001100010111010000010010011;
	device_data DOUBLE_GRESTORE = false;
	device_data FREEZE_DCI_NOPS = 266;
}

intdb {
	enum SLICE_CYINIT {
		BX,
		CIN,
	}

	enum SLICE_CY0F {
		CONST_0,
		CONST_1,
		BX,
		F1,
		F2,
		PROD,
	}

	enum SLICE_CY0G {
		CONST_0,
		CONST_1,
		BY,
		G1,
		G2,
		PROD,
	}

	enum SLICE_CYSELF {
		CONST_1,
		F,
	}

	enum SLICE_CYSELG {
		CONST_1,
		G,
	}

	enum SLICE_DIF_MUX {
		ALT,
		BX,
	}

	enum SLICE_DIG_MUX {
		ALT,
		BY,
	}

	enum SLICE_DXMUX {
		BX,
		X,
	}

	enum SLICE_DYMUX {
		BY,
		Y,
	}

	enum SLICE_FXMUX {
		F,
		F5,
		FXOR,
	}

	enum SLICE_GYMUX {
		G,
		FX,
		GXOR,
		SOPOUT,
	}

	enum SLICE_XBMUX {
		FCY,
		FMC15,
	}

	enum SLICE_YBMUX {
		GCY,
		GMC15,
	}

	enum SLICE_SOPEXTSEL {
		CONST_0,
		SOPIN,
	}

	enum RANDOR_MODE {
		AND,
		OR,
	}

	enum BRAM_DATA_WIDTH {
		_1,
		_2,
		_4,
		_9,
		_18,
		_36,
	}

	enum BRAM_WRITE_MODE {
		WRITE_FIRST,
		READ_FIRST,
		NO_CHANGE,
	}

	enum BRAM_WW_VALUE {
		NONE,
		_0,
		_1,
	}

	enum BRAM_RSTTYPE {
		SYNC,
		ASYNC,
	}

	enum MULT_B_INPUT {
		DIRECT,
		CASCADE,
	}

	enum DSP_CARRYINSEL {
		CARRYIN,
		OPMODE5,
	}

	enum IOI_MUX_TSBYPASS {
		GND,
		T,
	}

	enum IOI_MUX_FFI {
		NONE,
		IBUF,
		PAIR_IQ1,
		PAIR_IQ2,
	}

	enum IOI_MUX_MISR_CLOCK {
		NONE,
		OTCLK1,
		OTCLK2,
	}

	enum IOI_MUX_O {
		NONE,
		O1,
		O2,
		FFO1,
		FFO2,
		FFODDR,
	}

	enum IOI_MUX_OCE {
		NONE,
		OCE,
		PCI_CE,
	}

	enum IOI_MUX_T {
		NONE,
		T1,
		T2,
		FFT1,
		FFT2,
		FFTDDR,
	}

	enum IOI_MUX_FFO1 {
		O1,
		PAIR_FFO2,
	}

	enum IOI_MUX_FFO2 {
		O2,
		PAIR_FFO1,
	}

	enum OREG_MUX_O {
		NONE,
		O,
		OQ,
	}

	enum IOB_PULL {
		NONE,
		PULLUP,
		PULLDOWN,
		KEEPER,
	}

	enum IOB_IBUF_MODE {
		NONE,
		VREF,
		DIFF,
		CMOS,
		CMOS_LV,
		CMOS_HV,
		CMOS_VCCINT,
		CMOS_VCCAUX,
		CMOS_VCCO,
		LOOPBACK_O,
		LOOPBACK_T,
	}

	enum IOB_SUSPEND {
		_3STATE,
		_3STATE_PULLUP,
		_3STATE_PULLDOWN,
		_3STATE_KEEPER,
		DRIVE_LAST_VALUE,
	}

	enum IOB_DCI_MODE {
		NONE,
		OUTPUT,
		OUTPUT_HALF,
		TERM_VCC,
		TERM_SPLIT,
	}

	enum DCM_CLKDV_MODE {
		HALF,
		INT,
	}

	enum DCM_FREQUENCY_MODE {
		LOW,
		HIGH,
	}

	enum DCM_DSS_MODE {
		SPREAD_2,
		SPREAD_4,
		SPREAD_6,
		SPREAD_8,
	}

	enum DCM_PS_MODE {
		CLKIN,
		CLKFB,
	}

	enum DCM_TEST_OSC {
		_90,
		_180,
		_270,
		_360,
	}

	enum PCILOGICSE_DELAY {
		NILL,
		LOW,
		MED,
		HIGH,
	}

	enum MISC_TEMP_SENSOR {
		NONE,
		THERM,
		PGATE,
		BG,
		CGATE,
	}

	enum STARTUP_CYCLE {
		_0,
		_1,
		_2,
		_3,
		_4,
		_5,
		_6,
		DONE,
		KEEP,
		NOWAIT,
	}

	enum STARTUP_CLOCK {
		CCLK,
		USERCLK,
		JTAGCLK,
	}

	enum CONFIG_RATE_V2 {
		_4,
		_5,
		_7,
		_8,
		_9,
		_10,
		_13,
		_15,
		_20,
		_26,
		_30,
		_34,
		_41,
		_51,
		_55,
		_60,
		_130,
	}

	enum CONFIG_RATE_S3 {
		_3,
		_6,
		_12,
		_25,
		_50,
		_100,
	}

	enum CONFIG_RATE_S3E {
		_1,
		_3,
		_6,
		_12,
		_25,
		_50,
	}

	enum CONFIG_RATE_S3A {
		_6,
		_1,
		_3,
		_7,
		_8,
		_10,
		_12,
		_13,
		_17,
		_22,
		_25,
		_27,
		_33,
		_44,
		_50,
		_100,
	}

	enum BUSCLK_FREQ {
		_25,
		_50,
		_100,
		_200,
	}

	enum S3_VRDSEL {
		_80,
		_90,
		_95,
		_100,
	}

	enum S3E_VRDSEL {
		_70,
		_80,
		_90,
	}

	enum SECURITY {
		NONE,
		LEVEL1,
		LEVEL2,
		LEVEL3,
	}

	enum SW_CLK {
		INTERNALCLK,
		STARTUPCLK,
	}

	enum GT_DATA_WIDTH {
		_1,
		_2,
		_4,
	}

	enum GT_SEQ_LEN {
		_1,
		_2,
		_3,
		_4,
	}

	enum GT_CHAN_BOND_MODE {
		NONE,
		MASTER,
		SLAVE_1_HOP,
		SLAVE_2_HOPS,
	}

	enum GT_CRC_FORMAT {
		USER_MODE,
		ETHERNET,
		INFINIBAND,
		FIBRE_CHAN,
	}

	enum GT_RX_LOS_INVALID_INCR {
		_1,
		_2,
		_4,
		_8,
		_16,
		_32,
		_64,
		_128,
	}

	enum GT_RX_LOS_THRESHOLD {
		_4,
		_8,
		_16,
		_32,
		_64,
		_128,
		_256,
		_512,
	}

	enum GT_TERMINATION_IMP {
		_50,
		_75,
	}

	enum GT_TX_DIFF_CTRL {
		_400,
		_500,
		_600,
		_700,
		_800,
	}

	enum GT10_ALIGN_COMMA_WORD {
		_1,
		_2,
		_4,
	}

	enum GT10_SEQ_LEN {
		_1,
		_2,
		_3,
		_4,
		_8,
	}

	bel_class SLICE {
		input F1;
		input F2;
		input F3;
		input F4;
		input G1;
		input G2;
		input G3;
		input G4;
		input BX;
		input BY;
		input CLK;
		input SR;
		input CE;
		output X;
		output Y;
		output XQ;
		output YQ;
		output XB;
		output YB;
		attribute F: bitvec[16];
		attribute G: bitvec[16];
		attribute DIF_MUX: SLICE_DIF_MUX;
		attribute DIG_MUX: SLICE_DIG_MUX;
		attribute F_RAM_ENABLE: bool;
		attribute G_RAM_ENABLE: bool;
		attribute F_SHIFT_ENABLE: bool;
		attribute G_SHIFT_ENABLE: bool;
		attribute SLICEWE0USED: bool;
		attribute SLICEWE1USED: bool;
		attribute BYOUTUSED: bool;
		attribute CYINIT: SLICE_CYINIT;
		attribute CY0F: SLICE_CY0F;
		attribute CY0G: SLICE_CY0G;
		attribute CYSELF: SLICE_CYSELF;
		attribute CYSELG: SLICE_CYSELG;
		attribute FFX_INIT: bitvec[1];
		attribute FFY_INIT: bitvec[1];
		attribute FFX_SRVAL: bitvec[1];
		attribute FFY_SRVAL: bitvec[1];
		attribute FF_LATCH: bool;
		attribute FF_REV_ENABLE: bool;
		attribute FF_SR_SYNC: bool;
		attribute FF_SR_ENABLE: bool;
		attribute FXMUX: SLICE_FXMUX;
		attribute GYMUX: SLICE_GYMUX;
		attribute DXMUX: SLICE_DXMUX;
		attribute DYMUX: SLICE_DYMUX;
		attribute XBMUX: SLICE_XBMUX;
		attribute YBMUX: SLICE_YBMUX;
		attribute SOPEXTSEL: SLICE_SOPEXTSEL;
	}

	bel_class TBUF {
		input I;
		input T;
		attribute OUT_A: bool;
		attribute OUT_B: bool;
	}

	bel_class TBUS {
		output OUT;
		attribute JOINER_E: bool;
	}

	bel_class RANDOR_INIT {
		attribute MODE: RANDOR_MODE;
	}

	bel_class RANDOR {
		attribute MODE: RANDOR_MODE;
	}

	bel_class RANDOR_OUT {
		output O;
	}

	bel_class BRAM {
		input CLKA;
		input CLKB;
		input ENA;
		input ENB;
		input RSTA;
		input RSTB;
		input WEA[4];
		input WEB[4];
		input REGCEA;
		input REGCEB;
		input ADDRA[14];
		input ADDRB[14];
		input DIA[32];
		input DIB[32];
		input DIPA[4];
		input DIPB[4];
		output DOA[32];
		output DOB[32];
		output DOPA[4];
		output DOPB[4];
		attribute DATA: bitvec[16384];
		attribute DATAP: bitvec[2048];
		attribute SAVEDATA: bitvec[64];
		attribute INIT_A: bitvec[36];
		attribute INIT_B: bitvec[36];
		attribute SRVAL_A: bitvec[36];
		attribute SRVAL_B: bitvec[36];
		attribute DATA_WIDTH_A: BRAM_DATA_WIDTH;
		attribute DATA_WIDTH_B: BRAM_DATA_WIDTH;
		attribute WRITE_MODE_A: BRAM_WRITE_MODE;
		attribute WRITE_MODE_B: BRAM_WRITE_MODE;
		attribute WDEL_A: bitvec[3];
		attribute WDEL_B: bitvec[3];
		attribute DDEL_A: bitvec[2];
		attribute DDEL_B: bitvec[2];
		attribute WW_VALUE_A: BRAM_WW_VALUE;
		attribute WW_VALUE_B: BRAM_WW_VALUE;
		attribute ENABLE_A: bool;
		attribute ENABLE_B: bool;
		attribute DOA_REG: bool;
		attribute DOB_REG: bool;
		attribute RSTTYPE_A: BRAM_RSTTYPE;
		attribute RSTTYPE_B: BRAM_RSTTYPE;
	}

	bel_class MULT {
		input A[18];
		input B[18];
		input CLK;
		input CEP;
		input RSTP;
		input CEA;
		input RSTA;
		input CEB;
		input RSTB;
		output P[36];
		attribute PREG: bool;
		attribute AREG: bool;
		attribute BREG: bool;
		attribute B_INPUT: MULT_B_INPUT;
		attribute PREG_CLKINVERSION: bool;
	}

	bel_class DSP {
		input A[18];
		input B[18];
		input C[48];
		input D[18];
		input OPMODE[8];
		input CLK;
		input CEA;
		input CEB;
		input CEC;
		input CED;
		input CEOPMODE;
		input CECARRYIN;
		input CEM;
		input CEP;
		input RSTA;
		input RSTB;
		input RSTC;
		input RSTD;
		input RSTOPMODE;
		input RSTCARRYIN;
		input RSTM;
		input RSTP;
		output P[48];
		attribute B_INPUT: MULT_B_INPUT;
		attribute CARRYINSEL: DSP_CARRYINSEL;
		attribute A0REG: bool;
		attribute A1REG: bool;
		attribute B0REG: bool;
		attribute B1REG: bool;
		attribute CREG: bool;
		attribute DREG: bool;
		attribute MREG: bool;
		attribute PREG: bool;
		attribute OPMODEREG: bool;
		attribute CARRYINREG: bool;
		attribute RSTTYPE: BRAM_RSTTYPE;
	}

	bel_class IOI {
		input ICLK1;
		input ICLK2;
		input ICE;
		input O1;
		input O2;
		input T1;
		input T2;
		input OTCLK1;
		input OTCLK2;
		input OCE;
		input TCE;
		input SR;
		input REV;
		input S1;
		input S2;
		input S3;
		output I;
		output IQ1;
		output IQ2;
		output CLKPAD;
		output T;
		pad PAD: inout
		attribute FFI1_INIT: bitvec[1];
		attribute FFI2_INIT: bitvec[1];
		attribute FFI1_SRVAL: bitvec[1];
		attribute FFI2_SRVAL: bitvec[1];
		attribute FFI_LATCH: bool;
		attribute FFI_SR_SYNC: bool;
		attribute FFI_SR_ENABLE: bool;
		attribute FFI_REV_ENABLE: bool;
		attribute I_DELAY_ENABLE: bool;
		attribute I_TSBYPASS_ENABLE: bool;
		attribute IQ_DELAY_ENABLE: bool;
		attribute IQ_TSBYPASS_ENABLE: bool;
		attribute READBACK_I: bitvec[1];
		attribute MUX_TSBYPASS: IOI_MUX_TSBYPASS;
		attribute MUX_FFI: IOI_MUX_FFI;
		attribute DELAY_VARIABLE: bool;
		attribute DELAY_COMMON: bitvec[1];
		attribute IQ_DELAY: bitvec[2];
		attribute I_DELAY: bitvec[3];
		attribute FFO_INIT: bitvec[1];
		attribute FFO1_SRVAL: bitvec[1];
		attribute FFO2_SRVAL: bitvec[1];
		attribute FFO1_LATCH: bool;
		attribute FFO2_LATCH: bool;
		attribute FFO_SR_SYNC: bool;
		attribute FFO_SR_ENABLE: bool;
		attribute FFO_REV_ENABLE: bool;
		attribute MUX_O: IOI_MUX_O;
		attribute MUX_OCE: IOI_MUX_OCE;
		attribute MUX_FFO1: IOI_MUX_FFO1;
		attribute MUX_FFO2: IOI_MUX_FFO2;
		attribute FFT_INIT: bitvec[1];
		attribute FFT1_SRVAL: bitvec[1];
		attribute FFT2_SRVAL: bitvec[1];
		attribute FFT1_LATCH: bool;
		attribute FFT2_LATCH: bool;
		attribute FFT_SR_SYNC: bool;
		attribute FFT_SR_ENABLE: bool;
		attribute FFT_REV_ENABLE: bool;
		attribute MUX_T: IOI_MUX_T;
		attribute MUX_MISR_CLOCK: IOI_MUX_MISR_CLOCK;
		attribute MISR_ENABLE: bool;
		attribute MISR_RESET: bool;
	}

	bel_class IREG {
		input CLK;
		input SR;
		input REV;
		input CE;
		output I;
		output IQ;
		output CLKPAD;
		pad PAD: input
		attribute FF_INIT: bitvec[1];
		attribute FF_SRVAL: bitvec[1];
		attribute FF_LATCH: bool;
		attribute FF_SR_SYNC: bool;
		attribute FF_SR_ENABLE: bool;
		attribute FF_REV_ENABLE: bool;
		attribute O2I_ENABLE: bool;
		attribute O2IQ_ENABLE: bool;
		attribute O2I_O2IQ_ENABLE: bool;
		attribute I_DELAY_ENABLE: bool;
		attribute IQ_DELAY_ENABLE: bool;
		attribute DELAY_ENABLE: bitvec[14];
		attribute READBACK_I: bitvec[1];
	}

	bel_class OREG {
		input O;
		input CLK;
		input SR;
		input REV;
		input CE;
		pad PAD: output
		attribute FF_INIT: bitvec[1];
		attribute FF_SRVAL: bitvec[1];
		attribute FF_LATCH: bool;
		attribute FF_SR_SYNC: bool;
		attribute FF_SR_ENABLE: bool;
		attribute FF_REV_ENABLE: bool;
		attribute MUX_O: OREG_MUX_O;
	}

	bel_class IOB {
		attribute PULL: IOB_PULL;
		attribute VREF: bool;
		attribute VR: bool;
		attribute BREFCLK: bool;
		attribute PCI_CLAMP: bool;
		attribute PCI_INPUT: bool;
		attribute SUSPEND: IOB_SUSPEND;
		attribute IBUF_MODE: IOB_IBUF_MODE;
		attribute DELAY_COMMON: bitvec[1];
		attribute IQ_DELAY: bitvec[2];
		attribute I_DELAY: bitvec[3];
		attribute DELAY_VARIABLE: bool;
		attribute IBUF_ENABLE: bool;
		attribute OUTPUT_ENABLE: bitvec[2];
		attribute DISABLE_GTS: bool;
		attribute DCI_MODE: IOB_DCI_MODE;
		attribute DCIUPDATEMODE_ASREQUIRED: bool;
		attribute OUTPUT_DIFF_GROUP: bitvec[1];
		attribute V2_PDRIVE: bitvec[5];
		attribute V2_NDRIVE: bitvec[5];
		attribute V2_SLEW: bitvec[4];
		attribute V2_OUTPUT_MISC: bitvec[1];
		attribute V2_OUTPUT_DIFF: bitvec[6];
		attribute V2P_PDRIVE: bitvec[4];
		attribute V2P_NDRIVE: bitvec[5];
		attribute V2P_SLEW: bitvec[5];
		attribute V2P_OUTPUT_MISC: bitvec[2];
		attribute V2P_OUTPUT_DIFF: bitvec[4];
		attribute S3_PDRIVE: bitvec[4];
		attribute S3_NDRIVE: bitvec[4];
		attribute S3_SLEW: bitvec[5];
		attribute S3_OUTPUT_MISC: bitvec[2];
		attribute S3_OUTPUT_DIFF: bitvec[3];
		attribute S3E_PDRIVE: bitvec[4];
		attribute S3E_NDRIVE: bitvec[4];
		attribute S3E_SLEW: bitvec[6];
		attribute S3E_OUTPUT_MISC: bitvec[1];
		attribute S3E_OUTPUT_DIFF: bitvec[2];
		attribute S3A_PDRIVE: bitvec[3];
		attribute S3A_NDRIVE: bitvec[3];
		attribute S3A_PSLEW: bitvec[4];
		attribute S3A_NSLEW: bitvec[4];
		attribute S3A_OUTPUT_DIFF: bitvec[4];
	}

	bel_class IBUF {
		attribute ENABLE: bool;
		attribute O2IPAD_ENABLE: bool;
	}

	bel_class OBUF {
		attribute ENABLE: bitvec[2];
		attribute MISR_ENABLE: bool;
	}

	bel_class DCI {
		input DCI_CLK;
		input DCI_RESET;
		input HI_LO_P;
		input HI_LO_N;
		output SCLK;
		output ADDRESS[3];
		output DATA;
		output N_OR_P;
		output UPDATE;
		output IOUPDATE;
		output DCI_DONE;
		attribute ENABLE: bool;
		attribute TEST_ENABLE: bool;
		attribute FORCE_DONE_HIGH: bool;
		attribute V2_PMASK_TERM_SPLIT: bitvec[5];
		attribute V2_NMASK_TERM_SPLIT: bitvec[5];
		attribute V2_PMASK_TERM_VCC: bitvec[5];
		attribute V2_LVDSBIAS: bitvec[9];
		attribute S3_PMASK_TERM_SPLIT: bitvec[4];
		attribute S3_NMASK_TERM_SPLIT: bitvec[4];
		attribute S3_PMASK_TERM_VCC: bitvec[4];
		attribute S3_LVDSBIAS: bitvec[13];
		attribute QUIET: bool;
	}

	bel_class DCIRESET {
		input RST;
		attribute ENABLE: bool;
	}

	bel_class BANK {
		attribute S3E_LVDSBIAS: bitvec[11][2];
		attribute S3A_LVDSBIAS: bitvec[12][2];
	}

	bel_class DCM {
		input CLKIN;
		input CLKFB;
		input RST;
		input PSCLK;
		input PSEN;
		input PSINCDEC;
		input STSADRS[5];
		input FREEZEDLL;
		input FREEZEDFS;
		input DSSEN;
		input CTLMODE;
		input CTLGO;
		input CTLOSC1;
		input CTLOSC2;
		input CTLSEL[3];
		output CLK0;
		output CLK90;
		output CLK180;
		output CLK270;
		output CLK2X;
		output CLK2X180;
		output CLKDV;
		output CLKFX;
		output CLKFX180;
		output CONCUR;
		output LOCKED;
		output PSDONE;
		output STATUS[8];
		attribute OUT_CLK0_ENABLE: bool;
		attribute OUT_CLK90_ENABLE: bool;
		attribute OUT_CLK180_ENABLE: bool;
		attribute OUT_CLK270_ENABLE: bool;
		attribute OUT_CLK2X_ENABLE: bool;
		attribute OUT_CLK2X180_ENABLE: bool;
		attribute OUT_CLKDV_ENABLE: bool;
		attribute OUT_CLKFX_ENABLE: bool;
		attribute OUT_CLKFX180_ENABLE: bool;
		attribute OUT_CONCUR_ENABLE: bool;
		attribute CLKDV_COUNT_MAX: bitvec[4];
		attribute CLKDV_COUNT_FALL: bitvec[4];
		attribute CLKDV_COUNT_FALL_2: bitvec[4];
		attribute CLKDV_PHASE_RISE: bitvec[2];
		attribute CLKDV_PHASE_FALL: bitvec[2];
		attribute CLKDV_MODE: DCM_CLKDV_MODE;
		attribute DESKEW_ADJUST: bitvec[4];
		attribute CLKIN_IOB: bool;
		attribute CLKFB_IOB: bool;
		attribute CLKIN_DIVIDE_BY_2: bool;
		attribute CLK_FEEDBACK_2X: bool;
		attribute DLL_ENABLE: bool;
		attribute DLL_FREQUENCY_MODE: DCM_FREQUENCY_MODE;
		attribute DFS_ENABLE: bool;
		attribute DFS_FEEDBACK: bool;
		attribute DFS_FREQUENCY_MODE: DCM_FREQUENCY_MODE;
		attribute PHASE_SHIFT: bitvec[8];
		attribute PHASE_SHIFT_NEGATIVE: bool;
		attribute PS_ENABLE: bool;
		attribute STARTUP_WAIT: bool;
		attribute V2_REG_COM: bitvec[32];
		attribute V2_REG_DFS: bitvec[32];
		attribute V2_REG_DLLC: bitvec[32];
		attribute V2_REG_DLLS: bitvec[32];
		attribute V2_REG_MISC: bitvec[32];
		attribute S3_REG_MISC: bitvec[12];
		attribute V2_CLKFX_MULTIPLY: bitvec[12];
		attribute V2_CLKFX_DIVIDE: bitvec[12];
		attribute V2_DUTY_CYCLE_CORRECTION: bitvec[4];
		attribute DSS_ENABLE: bool;
		attribute DSS_MODE: DCM_DSS_MODE;
		attribute CLKFB_ENABLE: bool;
		attribute STATUS1_ENABLE: bool;
		attribute STATUS7_ENABLE: bool;
		attribute PL_CENTERED: bool;
		attribute PS_CENTERED: bool;
		attribute PS_MODE: DCM_PS_MODE;
		attribute SEL_PL_DLY: bitvec[2];
		attribute COIN_WINDOW: bitvec[2];
		attribute NON_STOP: bool;
		attribute V2_EN_DUMMY_OSC: bitvec[3];
		attribute EN_DUMMY_OSC_OR_NON_STOP: bool;
		attribute EN_OSC_COARSE: bool;
		attribute FACTORY_JF1: bitvec[8];
		attribute FACTORY_JF2: bitvec[8];
		attribute TEST_ENABLE: bool;
		attribute TEST_OSC: DCM_TEST_OSC;
		attribute ZD2_BY1: bool;
		attribute V2_VBG_SEL: bitvec[3];
		attribute V2_VBG_PD: bitvec[2];
		attribute ZD1_BY1: bool;
		attribute RESET_PS_SEL: bool;
		attribute CFG_DLL_LP: bitvec[3];
		attribute CFG_DLL_PS: bitvec[9];
		attribute S3_EN_DUMMY_OSC: bool;
		attribute EN_OLD_OSCCTL: bool;
		attribute EN_PWCTL: bool;
		attribute EN_RELRST_B: bool;
		attribute EXTENDED_FLUSH_TIME: bool;
		attribute EXTENDED_HALT_TIME: bool;
		attribute EXTENDED_RUN_TIME: bool;
		attribute INVERT_ZD1_CUSTOM: bool;
		attribute LPON_B_DFS: bitvec[2];
		attribute M1D1: bool;
		attribute MIS1: bool;
		attribute SEL_HSYNC_B: bitvec[2];
		attribute SPLY_IDC: bitvec[2];
		attribute TRIM_LP_B: bool;
		attribute VREG_PROBE: bitvec[5];
		attribute PS_VARIABLE: bool;
		attribute S3E_REG_DFS_C: bitvec[3];
		attribute S3E_REG_DFS_S: bitvec[76];
		attribute S3E_REG_DLL_C: bitvec[32];
		attribute S3E_REG_DLL_S: bitvec[32];
		attribute S3E_REG_INTERFACE: bitvec[16];
		attribute S3E_REG_VREG: bitvec[20];
		attribute S3E_CLKFX_MULTIPLY: bitvec[8];
		attribute S3E_CLKFX_DIVIDE: bitvec[8];
		attribute S3E_DUTY_CYCLE_CORRECTION: bool;
		attribute S3E_VBG_SEL: bitvec[4];
		attribute UNK_PERIOD_LF: bitvec[2];
		attribute UNK_PERIOD_NOT_HF: bitvec[1];
	}

	bel_class BUFGMUX {
		input I0;
		input I1;
		input S;
		output O;
		attribute INIT_OUT: bitvec[1];
	}

	bel_class GLOBALSIG_BUFG {
		attribute GWE_ENABLE: bool;
	}

	bel_class GLOBALSIG_HCLK_V2 {
		attribute GWE_GHIGH_S_ENABLE: bool;
		attribute GWE_GHIGH_N_ENABLE: bool;
		attribute GSR_S_ENABLE: bool;
		attribute GSR_N_ENABLE: bool;
	}

	bel_class GLOBALSIG_HCLK_S3 {
		attribute ENABLE: bool;
	}

	bel_class PCILOGIC {
		input FI[4];
		input SI[10];
		output OUT[6];
	}

	bel_class PCILOGICSE {
		input I1;
		input I2;
		input I3;
		attribute ENABLE: bool;
		attribute DELAY: PCILOGICSE_DELAY;
	}

	bel_class STARTUP {
		input CLK;
		input GSR;
		input GTS;
		input MBT;
		attribute USER_GTS_GSR_ENABLE: bool;
		attribute GTS_SYNC: bool;
		attribute GSR_SYNC: bool;
		attribute GWE_SYNC: bool;
	}

	bel_class CAPTURE {
		input CLK;
		input CAP;
	}

	bel_class ICAP {
		input CLK;
		input CE;
		input WRITE;
		input I[8];
		output BUSY;
		output O[8];
		attribute ENABLE: bool;
	}

	bel_class SPI_ACCESS {
		input CLK;
		input CSB;
		input MOSI;
		output MISO;
		attribute ENABLE: bool;
	}

	bel_class PMV {
		input A[6];
		input EN;
		output O;
	}

	bel_class DNA_PORT {
		input CLK;
		input DIN;
		input READ;
		input SHIFT;
		output DOUT;
	}

	bel_class BSCAN {
		input TDO1;
		input TDO2;
		output DRCK1;
		output DRCK2;
		output SEL1;
		output SEL2;
		output TDI;
		output RESET;
		output CAPTURE;
		output SHIFT;
		output UPDATE;
		output TCK;
		output TMS;
		attribute USER_TDO_ENABLE: bitvec[2];
		attribute USERCODE: bitvec[32];
	}

	bel_class JTAGPPC {
		input TDOPPC;
		input TDOTSPPC;
		output TCK;
		output TMS;
		output TDIPPC;
		attribute ENABLE: bool;
	}

	bel_class MISC_SW {
		pad M0: input
		pad M1: input
		pad M2: input
		pad CCLK2: output
		pad MOSI2: output
		attribute M0_PULL: IOB_PULL;
		attribute M1_PULL: IOB_PULL;
		attribute M2_PULL: IOB_PULL;
		attribute CCLK2_PULL: IOB_PULL;
		attribute MOSI2_PULL: IOB_PULL;
		attribute DCI_CLK_ENABLE: bool;
		attribute DCI_ALTVR: bool;
		attribute BCLK_N_DIV2: bitvec[5];
		attribute ZCLK_N_DIV2: bitvec[5];
		attribute DISABLE_BANDGAP: bool;
		attribute DISABLE_VGG_GENERATION: bool;
		attribute RAISE_VGG: bitvec[2];
		attribute DCI_OSC_SEL: bitvec[3];
		attribute GATE_GHIGH: bool;
		attribute SEND_VGG: bitvec[4];
		attribute VGG_ENABLE_OFFCHIP: bool;
		attribute VGG_SENDMAX: bool;
		attribute TEMP_SENSOR: MISC_TEMP_SENSOR;
		attribute UNK_ALWAYS_SET: bitvec[4];
	}

	bel_class MISC_SE {
		pad CCLK: inout
		pad DONE: inout
		pad POWERDOWN_B: input
		pad SUSPEND: input
		attribute CCLK_PULL: IOB_PULL;
		attribute DONE_PULL: IOB_PULL;
		attribute POWERDOWN_PULL: IOB_PULL;
		attribute ABUFF: bitvec[4];
	}

	bel_class MISC_NW {
		pad HSWAPEN: input
		pad PROG_B: input
		pad TDI: input
		pad TMS: input
		attribute HSWAPEN_PULL: IOB_PULL;
		attribute PROG_PULL: IOB_PULL;
		attribute TDI_PULL: IOB_PULL;
		attribute TMS_PULL: IOB_PULL;
		attribute TEST_LL: bool;
	}

	bel_class MISC_NE {
		pad TCK: input
		pad TMS: input
		pad TDO: output
		pad CSO2: output
		pad MISO2: input
		attribute TCK_PULL: IOB_PULL;
		attribute TMS_PULL: IOB_PULL;
		attribute TDO_PULL: IOB_PULL;
		attribute CSO2_PULL: IOB_PULL;
		attribute MISO2_PULL: IOB_PULL;
		attribute TEST_LL: bool;
	}

	bel_class MISC_CNR_S3 {
		attribute MUX_DCI_TEST: bitvec[1];
		attribute DCM_ENABLE: bool;
	}

	bel_class MISR_FC {
		input CLK;
		attribute MISR_CLOCK: bool;
		attribute MISR_RESET: bool;
	}

	bel_class GLOBAL {
		attribute GWE_CYCLE: STARTUP_CYCLE;
		attribute GTS_CYCLE: STARTUP_CYCLE;
		attribute LOCK_CYCLE: STARTUP_CYCLE;
		attribute MATCH_CYCLE: STARTUP_CYCLE;
		attribute DONE_CYCLE: STARTUP_CYCLE;
		attribute STARTUP_CLOCK: STARTUP_CLOCK;
		attribute CONFIG_RATE_V2: CONFIG_RATE_V2;
		attribute CONFIG_RATE_S3: CONFIG_RATE_S3;
		attribute CONFIG_RATE_S3E: CONFIG_RATE_S3E;
		attribute CONFIG_RATE_S3A: CONFIG_RATE_S3A;
		attribute CAPTURE_ONESHOT: bool;
		attribute DRIVE_DONE: bool;
		attribute DONE_PIPE: bool;
		attribute DCM_SHUTDOWN: bool;
		attribute POWERDOWN_STATUS: bool;
		attribute CRC_ENABLE: bool;
		attribute BUSCLK_FREQ: BUSCLK_FREQ;
		attribute S3_VRDSEL: S3_VRDSEL;
		attribute S3E_VRDSEL: S3E_VRDSEL;
		attribute MULTIBOOT_ENABLE: bool;
		attribute GTS_USR_B: bool;
		attribute VGG_TEST: bool;
		attribute BCLK_TEST: bool;
		attribute SECURITY: SECURITY;
		attribute PERSIST: bool;
		attribute ICAP_ENABLE: bool;
		attribute S3A_VRDSEL: bitvec[3];
		attribute SEND_VGG: bitvec[4];
		attribute VGG_ENABLE_OFFCHIP: bool;
		attribute VGG_SENDMAX: bool;
		attribute DRIVE_AWAKE: bool;
		attribute BPI_DIV8: bool;
		attribute ICAP_BYPASS: bool;
		attribute RESET_ON_ERR: bool;
		attribute CONFIG_RATE_DIV: bitvec[10];
		attribute CCLK_DLY: bitvec[2];
		attribute CCLK_SEP: bitvec[2];
		attribute CLK_SWITCH_OPT: bitvec[2];
		attribute HC_CYCLE: bitvec[4];
		attribute TWO_ROUND: bool;
		attribute BRAM_SKIP: bool;
		attribute SW_CLK: SW_CLK;
		attribute EN_PORB: bool;
		attribute EN_SUSPEND: bool;
		attribute EN_SW_GSR: bool;
		attribute SUSPEND_FILTER: bool;
		attribute WAKE_DELAY1: bitvec[3];
		attribute WAKE_DELAY2: bitvec[5];
		attribute SW_GWE_CYCLE: bitvec[10];
		attribute SW_GTS_CYCLE: bitvec[10];
		attribute BOOTVSEL: bitvec[3];
		attribute NEXT_CONFIG_BOOT_MODE: bitvec[3];
		attribute NEXT_CONFIG_NEW_MODE: bool;
		attribute TESTMODE_EN: bool;
		attribute NEXT_CONFIG_ADDR: bitvec[32];
		attribute POST_CRC_EN: bool;
		attribute GLUTMASK: bool;
		attribute POST_CRC_KEEP: bool;
		attribute POST_CRC_FREQ_DIV: bitvec[10];
	}

	bel_class GT {
		input REFCLK;
		input REFCLK2;
		input REFCLKSEL;
		nonroutable input BREFCLK;
		nonroutable input BREFCLK2;
		input POWERDOWN;
		input LOOPBACK[2];
		input RXUSRCLK;
		input RXUSRCLK2;
		input RXRESET;
		input RXPOLARITY;
		input ENPCOMMAALIGN;
		input ENMCOMMAALIGN;
		input TXUSRCLK;
		input TXUSRCLK2;
		input TXRESET;
		input TXPOLARITY;
		input TXINHIBIT;
		input TXDATA[32];
		input TXBYPASS8B10B[4];
		input TXCHARISK[4];
		input TXCHARDISPMODE[4];
		input TXCHARDISPVAL[4];
		input TXFORCECRCERR;
		input CONFIGENABLE;
		input CONFIGIN;
		input ENCHANSYNC;
		input CHBONDI[4];
		output RXRECCLK;
		output RXDATA[32];
		output RXNOTINTABLE[4];
		output RXDISPERR[4];
		output RXCHARISK[4];
		output RXCHARISCOMMA[4];
		output RXRUNDISP[4];
		output RXCOMMADET;
		output RXREALIGN;
		output RXLOSSOFSYNC[2];
		output RXCLKCORCNT[3];
		output RXBUFSTATUS[2];
		output RXCHECKINGCRC;
		output RXCRCERR;
		output TXKERR[4];
		output TXRUNDISP[4];
		output TXBUFERR;
		output CONFIGOUT;
		output CHBONDO[4];
		output CHBONDDONE;
		pad RXP: input
		pad RXN: input
		pad TXP: output
		pad TXN: output
		pad GNDA: power
		pad AVCCAUXRX: power
		pad AVCCAUXTX: power
		pad VTRX: power
		pad VTTX: power
		attribute ENABLE: bool;
		attribute REF_CLK_V_SEL: bitvec[1];
		attribute SERDES_10B: bool;
		attribute TERMINATION_IMP: GT_TERMINATION_IMP;
		attribute ALIGN_COMMA_MSB: bool;
		attribute PCOMMA_DETECT: bool;
		attribute MCOMMA_DETECT: bool;
		attribute COMMA_10B_MASK: bitvec[10];
		attribute PCOMMA_10B_VALUE: bitvec[10];
		attribute MCOMMA_10B_VALUE: bitvec[10];
		attribute DEC_PCOMMA_DETECT: bool;
		attribute DEC_MCOMMA_DETECT: bool;
		attribute DEC_VALID_COMMA_ONLY: bool;
		attribute RX_DATA_WIDTH: GT_DATA_WIDTH;
		attribute RX_BUFFER_USE: bool;
		attribute RX_BUFFER_LIMIT: bitvec[4];
		attribute RX_DECODE_USE: bool;
		attribute RX_CRC_USE: bool;
		attribute RX_LOS_INVALID_INCR: GT_RX_LOS_INVALID_INCR;
		attribute RX_LOS_THRESHOLD: GT_RX_LOS_THRESHOLD;
		attribute RX_LOSS_OF_SYNC_FSM: bool;
		attribute TX_DATA_WIDTH: GT_DATA_WIDTH;
		attribute TX_BUFFER_USE: bool;
		attribute TX_CRC_USE: bool;
		attribute TX_CRC_FORCE_VALUE: bitvec[8];
		attribute TX_DIFF_CTRL: GT_TX_DIFF_CTRL;
		attribute TX_PREEMPHASIS: bitvec[2];
		attribute CRC_FORMAT: GT_CRC_FORMAT;
		attribute CRC_START_OF_PKT: bitvec[8];
		attribute CRC_END_OF_PKT: bitvec[8];
		attribute CLK_CORRECT_USE: bool;
		attribute CLK_COR_INSERT_IDLE_FLAG: bool;
		attribute CLK_COR_KEEP_IDLE: bool;
		attribute CLK_COR_REPEAT_WAIT: bitvec[5];
		attribute CLK_COR_SEQ_LEN: GT_SEQ_LEN;
		attribute CLK_COR_SEQ_2_USE: bool;
		attribute CLK_COR_SEQ_1_1: bitvec[11];
		attribute CLK_COR_SEQ_1_2: bitvec[11];
		attribute CLK_COR_SEQ_1_3: bitvec[11];
		attribute CLK_COR_SEQ_1_4: bitvec[11];
		attribute CLK_COR_SEQ_2_1: bitvec[11];
		attribute CLK_COR_SEQ_2_2: bitvec[11];
		attribute CLK_COR_SEQ_2_3: bitvec[11];
		attribute CLK_COR_SEQ_2_4: bitvec[11];
		attribute CHAN_BOND_MODE: GT_CHAN_BOND_MODE;
		attribute CHAN_BOND_WAIT: bitvec[4];
		attribute CHAN_BOND_OFFSET: bitvec[4];
		attribute CHAN_BOND_LIMIT: bitvec[5];
		attribute CHAN_BOND_ONE_SHOT: bool;
		attribute CHAN_BOND_SEQ_LEN: GT_SEQ_LEN;
		attribute CHAN_BOND_SEQ_2_USE: bool;
		attribute CHAN_BOND_SEQ_1_1: bitvec[11];
		attribute CHAN_BOND_SEQ_1_2: bitvec[11];
		attribute CHAN_BOND_SEQ_1_3: bitvec[11];
		attribute CHAN_BOND_SEQ_1_4: bitvec[11];
		attribute CHAN_BOND_SEQ_2_1: bitvec[11];
		attribute CHAN_BOND_SEQ_2_2: bitvec[11];
		attribute CHAN_BOND_SEQ_2_3: bitvec[11];
		attribute CHAN_BOND_SEQ_2_4: bitvec[11];
		attribute TEST_MODE_1: bool;
		attribute TEST_MODE_2: bool;
		attribute TEST_MODE_3: bool;
		attribute TEST_MODE_4: bool;
		attribute TEST_MODE_5: bool;
		attribute TEST_MODE_6: bool;
	}

	bel_class GT10 {
		input REFCLK;
		input REFCLK2;
		input REFCLKBSEL;
		input REFCLKSEL;
		nonroutable input BREFCLKPIN;
		nonroutable input BREFCLKNIN;
		input POWERDOWN;
		input LOOPBACK[2];
		input RXUSRCLK;
		input RXUSRCLK2;
		input RXRESET;
		input PMARXLOCKSEL[2];
		input RXPOLARITY;
		input RXDATAWIDTH[2];
		input RXINTDATAWIDTH[2];
		input RXDEC8B10BUSE;
		input RXDEC64B66BUSE;
		input RXBLOCKSYNC64B66BUSE;
		input RXDESCRAM64B66BUSE;
		input RXCOMMADETUSE;
		input RXIGNOREBTF;
		input RXSLIDE;
		input ENMCOMMAALIGN;
		input ENPCOMMAALIGN;
		input TXUSRCLK;
		input TXUSRCLK2;
		input TXRESET;
		input TXPOLARITY;
		input TXINHIBIT;
		input TXDATAWIDTH[2];
		input TXINTDATAWIDTH[2];
		input TXDATA[64];
		input TXBYPASS8B10B[8];
		input TXCHARISK[8];
		input TXCHARDISPMODE[8];
		input TXCHARDISPVAL[8];
		input TXFORCECRCERR;
		input TXENC8B10BUSE;
		input TXENC64B66BUSE;
		input TXSCRAM64B66BUSE;
		input TXGEARBOX64B66BUSE;
		input ENCHANSYNC;
		input CHBONDI[5];
		input PMAINIT;
		input PMAREGADDR[6];
		input PMAREGDATAIN[8];
		input PMAREGRW;
		input PMAREGSTROBE;
		input SCANEN;
		input SCANMODE;
		input SCANIN;
		input TESTMEMORY;
		output RXRECCLK;
		output PMARXLOCK;
		output RXDATA[64];
		output RXNOTINTABLE[8];
		output RXDISPERR[8];
		output RXCHARISK[8];
		output RXCHARISCOMMA[8];
		output RXRUNDISP[8];
		output RXCOMMADET;
		output RXREALIGN;
		output RXLOSSOFSYNC[2];
		output RXCLKCORCNT[3];
		output RXBUFSTATUS[2];
		output RXCHECKINGCRC;
		output RXCRCERR;
		output TXOUTCLK;
		output TXKERR[8];
		output TXRUNDISP[8];
		output TXBUFERR;
		output CHBONDO[5];
		output CHBONDDONE;
		output SCANOUT;
		pad RXP: input
		pad RXN: input
		pad TXP: output
		pad TXN: output
		pad GNDA: power
		pad AVCCAUXRX: power
		pad AVCCAUXTX: power
		pad VTRX: power
		pad VTTX: power
		attribute PMA_REG: bitvec[8][16];
		attribute MASTERBIAS: bitvec[2];
		attribute VCODAC: bitvec[6];
		attribute TXDIVRATIO: bitvec[10];
		attribute TXBUSWID: bitvec[1];
		attribute ENDCD: bitvec[1];
		attribute SEL_DAC_TRAN: bitvec[4];
		attribute SEL_DAC_FIX: bitvec[4];
		attribute TXLOOPFILTERC: bitvec[2];
		attribute TXLOOPFILTERR: bitvec[2];
		attribute IBOOST: bitvec[1];
		attribute TXCPI: bitvec[1];
		attribute TXVCODAC: bitvec[1];
		attribute TXVCOGAIN: bitvec[1];
		attribute TXVSEL: bitvec[2];
		attribute TXREG: bitvec[2];
		attribute TXDOWNLEVEL: bitvec[4];
		attribute PRDRVOFF: bitvec[1];
		attribute EMPOFF: bitvec[1];
		attribute SLEW: bitvec[1];
		attribute TXEMPHLEVEL: bitvec[4];
		attribute TXDIGSW: bitvec[1];
		attribute TXANASW: bitvec[1];
		attribute RXDIVRATIO: bitvec[14];
		attribute RXLOOPFILTERC: bitvec[2];
		attribute RXLOOPFILTERR: bitvec[3];
		attribute AFE_FLAT_ENABLE: bitvec[1];
		attribute RXVCOSW: bitvec[1];
		attribute RXCPI: bitvec[2];
		attribute RXVCODAC: bitvec[1];
		attribute RXVCOGAIN: bitvec[1];
		attribute RXVSEL: bitvec[2];
		attribute RXREG: bitvec[2];
		attribute RXFLTCPT: bitvec[5];
		attribute RXVSELCP: bitvec[2];
		attribute VSELAFE: bitvec[2];
		attribute RXFEI: bitvec[2];
		attribute RXFLCPI: bitvec[2];
		attribute RXFER: bitvec[10];
		attribute PMA_REG_0E: bitvec[8];
		attribute BIASEN: bool;
		attribute TXANAEN: bool;
		attribute TXDIGEN: bool;
		attribute RXANAEN: bool;
		attribute PMA_PWR_CNTRL_BIT4: bool;
		attribute TXEN: bool;
		attribute RXEN: bool;
		attribute TXDRVEN: bool;
		attribute RX_BUFFER_USE: bool;
		attribute RX_CRC_USE: bool;
		attribute RX_LOS_INVALID_INCR: GT_RX_LOS_INVALID_INCR;
		attribute RX_LOS_THRESHOLD: GT_RX_LOS_THRESHOLD;
		attribute RX_LOSS_OF_SYNC_FSM: bool;
		attribute TX_BUFFER_USE: bool;
		attribute TX_CRC_FORCE_VALUE: bitvec[8];
		attribute TX_CRC_USE: bool;
		attribute ALIGN_COMMA_WORD: GT10_ALIGN_COMMA_WORD;
		attribute PCOMMA_DETECT: bool;
		attribute MCOMMA_DETECT: bool;
		attribute COMMA_10B_MASK: bitvec[10];
		attribute PCOMMA_10B_VALUE: bitvec[10];
		attribute MCOMMA_10B_VALUE: bitvec[10];
		attribute DEC_PCOMMA_DETECT: bool;
		attribute DEC_MCOMMA_DETECT: bool;
		attribute DEC_VALID_COMMA_ONLY: bool;
		attribute SH_CNT_MAX: bitvec[8];
		attribute SH_INVALID_CNT_MAX: bitvec[8];
		attribute CRC_FORMAT: GT_CRC_FORMAT;
		attribute CRC_START_OF_PKT: bitvec[8];
		attribute CRC_END_OF_PKT: bitvec[8];
		attribute CLK_CORRECT_USE: bool;
		attribute CLK_COR_8B10B_DE: bool;
		attribute CLK_COR_INSERT_IDLE_FLAG: bool;
		attribute CLK_COR_KEEP_IDLE: bool;
		attribute CLK_COR_REPEAT_WAIT: bitvec[5];
		attribute CLK_COR_ADJ_MAX: bitvec[5];
		attribute CLK_COR_MIN_LAT: bitvec[6];
		attribute CLK_COR_MAX_LAT: bitvec[6];
		attribute CLK_COR_SEQ_LEN: GT10_SEQ_LEN;
		attribute CLK_COR_SEQ_2_USE: bool;
		attribute CLK_COR_SEQ_DROP: bool;
		attribute CLK_COR_SEQ_1_MASK: bitvec[4];
		attribute CLK_COR_SEQ_2_MASK: bitvec[4];
		attribute CLK_COR_SEQ_1_1: bitvec[11];
		attribute CLK_COR_SEQ_1_2: bitvec[11];
		attribute CLK_COR_SEQ_1_3: bitvec[11];
		attribute CLK_COR_SEQ_1_4: bitvec[11];
		attribute CLK_COR_SEQ_2_1: bitvec[11];
		attribute CLK_COR_SEQ_2_2: bitvec[11];
		attribute CLK_COR_SEQ_2_3: bitvec[11];
		attribute CLK_COR_SEQ_2_4: bitvec[11];
		attribute CHAN_BOND_MODE: GT_CHAN_BOND_MODE;
		attribute CHAN_BOND_64B66B_SV: bool;
		attribute CHAN_BOND_LIMIT: bitvec[5];
		attribute CHAN_BOND_ONE_SHOT: bool;
		attribute CHAN_BOND_SEQ_LEN: GT10_SEQ_LEN;
		attribute CHAN_BOND_SEQ_2_USE: bool;
		attribute CHAN_BOND_SEQ_1_MASK: bitvec[4];
		attribute CHAN_BOND_SEQ_2_MASK: bitvec[4];
		attribute CHAN_BOND_SEQ_1_1: bitvec[11];
		attribute CHAN_BOND_SEQ_1_2: bitvec[11];
		attribute CHAN_BOND_SEQ_1_3: bitvec[11];
		attribute CHAN_BOND_SEQ_1_4: bitvec[11];
		attribute CHAN_BOND_SEQ_2_1: bitvec[11];
		attribute CHAN_BOND_SEQ_2_2: bitvec[11];
		attribute CHAN_BOND_SEQ_2_3: bitvec[11];
		attribute CHAN_BOND_SEQ_2_4: bitvec[11];
		attribute TEST_MODE_1: bool;
		attribute TEST_MODE_2: bool;
		attribute TEST_MODE_3: bool;
		attribute TEST_MODE_4: bool;
		attribute TEST_MODE_5: bool;
		attribute TEST_MODE_6: bool;
	}

	bel_class PPC405 {
		input CPMC405CLOCK;
		input CPMC405CORECLKINACTIVE;
		input CPMC405CPUCLKEN;
		input CPMC405JTAGCLKEN;
		input CPMC405TIMERCLKEN;
		input CPMC405TIMERTICK;
		input RSTC405RESETCHIP;
		input RSTC405RESETCORE;
		input RSTC405RESETSYS;
		input MCBCPUCLKEN;
		input MCBJTAGEN;
		input MCBTIMEREN;
		input MCPPCRST;
		input PLBCLK;
		input PLBC405DCUADDRACK;
		input PLBC405DCUBUSY;
		input PLBC405DCUERR;
		input PLBC405DCURDDACK;
		input PLBC405DCURDDBUS[0:63];
		input PLBC405DCURDWDADDR[1:3];
		input PLBC405DCUSSIZE1;
		input PLBC405DCUWRDACK;
		input PLBC405ICUADDRACK;
		input PLBC405ICUBUSY;
		input PLBC405ICUERR;
		input PLBC405ICURDDACK;
		input PLBC405ICURDDBUS[0:63];
		input PLBC405ICURDWDADDR[1:3];
		input PLBC405ICUSSIZE1;
		input DCRC405ACK;
		input DCRC405DBUSIN[0:31];
		input EICC405CRITINPUTIRQ;
		input EICC405EXTINPUTIRQ;
		input DBGC405DEBUGHALT;
		input DBGC405EXTBUSHOLDACK;
		input DBGC405UNCONDDEBUGEVENT;
		input JTGC405BNDSCANTDO;
		input JTGC405TCK;
		input JTGC405TDI;
		input JTGC405TMS;
		input JTGC405TRSTNEG;
		input TRCC405TRACEDISABLE;
		input TRCC405TRIGGEREVENTIN;
		input BRAMDSOCMCLK;
		input BRAMDSOCMRDDACK;
		input BRAMDSOCMRDDBUS[0:31];
		input TIEDSOCMDCRADDR[0:7];
		input DSARCVALUE[0:7];
		input DSCNTLVALUE[0:7];
		input BRAMISOCMCLK;
		input BRAMISOCMRDDACK;
		input BRAMISOCMRDDBUS[0:63];
		input TIEISOCMDCRADDR[0:7];
		input ISARCVALUE[0:7];
		input ISCNTLVALUE[0:7];
		input APUC405DCDAPUOP;
		input APUC405DCDCREN;
		input APUC405DCDFORCEALGN;
		input APUC405DCDFORCEBESTEERING;
		input APUC405DCDFPUOP;
		input APUC405DCDGPRWRITE;
		input APUC405DCDLDSTBYTE;
		input APUC405DCDLDSTDW;
		input APUC405DCDLDSTHW;
		input APUC405DCDLDSTQW;
		input APUC405DCDLDSTWD;
		input APUC405DCDLOAD;
		input APUC405DCDPRIVOP;
		input APUC405DCDRAEN;
		input APUC405DCDRBEN;
		input APUC405DCDSTORE;
		input APUC405DCDTRAPBE;
		input APUC405DCDTRAPLE;
		input APUC405DCDUPDATE;
		input APUC405DCDVALIDOP;
		input APUC405DCDXERCAEN;
		input APUC405DCDXEROVEN;
		input APUC405EXCEPTION;
		input APUC405EXEBLOCKINGMCO;
		input APUC405EXEBUSY;
		input APUC405EXECR[0:3];
		input APUC405EXECRFIELD[0:2];
		input APUC405EXELDDEPEND;
		input APUC405EXENONBLOCKINGMCO;
		input APUC405EXERESULT[0:31];
		input APUC405EXEXERCA;
		input APUC405EXEXEROV;
		input APUC405FPUEXCEPTION;
		input APUC405LWBLDDEPEND;
		input APUC405SLEEPREQ;
		input APUC405WBLDDEPEND;
		input LSSDC405ACLK;
		input LSSDC405ARRAYCCLKNEG;
		input LSSDC405BCLK;
		input LSSDC405BISTCCLK;
		input LSSDC405CNTLPOINT;
		input LSSDC405SCANGATE;
		input LSSDC405SCANIN[0:9];
		input LSSDC405TESTEVS;
		input LSSDC405TESTM1;
		input LSSDC405TESTM3;
		input TESTSELI;
		input TIEC405APUDIVEN;
		input TIEC405APUPRESENT;
		input TIEC405DETERMINISTICMULT;
		input TIEC405DISOPERANDFWD;
		input TIEC405MMUEN;
		input TIEC405PVR[0:31];
		input TIERAMTAP1;
		input TIERAMTAP2;
		input TIETAGTAP1;
		input TIETAGTAP2;
		input TIEUTLBTAP1;
		input TIEUTLBTAP2;
		input TSTC405DCRABUSI[0:9];
		input TSTC405DCRDBUSOUTI[0:31];
		input TSTC405DCRREADI;
		input TSTC405DCRWRITEI;
		input TSTCLKINACTI;
		input TSTCPUCLKENI;
		input TSTCPUCLKI;
		input TSTDCRACKI;
		input TSTDCRBUSI[0:31];
		input TSTDSOCMABORTOPI;
		input TSTDSOCMABORTREQI;
		input TSTDSOCMABUSI[0:29];
		input TSTDSOCMBYTEENI[0:3];
		input TSTDSOCMCOMPLETEI;
		input TSTDSOCMDBUSI[0:7];
		input TSTDSOCMDCRACKI;
		input TSTDSOCMHOLDI;
		input TSTDSOCMLOADREQI;
		input TSTDSOCMSTOREREQI;
		input TSTDSOCMWAITI;
		input TSTDSOCMWRDBUSI[0:31];
		input TSTDSOCMXLATEVALIDI;
		input TSTISOCMABORTI;
		input TSTISOCMABUSI[0:29];
		input TSTISOCMHOLDI;
		input TSTISOCMICUREADYI;
		input TSTISOCMRDATAI[0:63];
		input TSTISOCMRDDVALIDI[0:1];
		input TSTISOCMREQPENDI;
		input TSTISOCMXLATEVALIDI;
		input TSTISOPFWDI;
		input TSTJTAGENI;
		input TSTPLBSAMPLECYCLEI;
		input TSTRDDBUSI[0:31];
		input TSTRESETCHIPI;
		input TSTRESETCOREI;
		input TSTRESETSYSI;
		input TSTTIMERENI;
		input TSTTRSTNEGI;
		output C405CPMCORESLEEPREQ;
		output C405CPMMSRCE;
		output C405CPMMSREE;
		output C405CPMTIMERIRQ;
		output C405CPMTIMERRESETREQ;
		output C405RSTCHIPRESETREQ;
		output C405RSTCORERESETREQ;
		output C405RSTSYSRESETREQ;
		output C405PLBDCUABORT;
		output C405PLBDCUABUS[0:31];
		output C405PLBDCUBE[0:7];
		output C405PLBDCUCACHEABLE;
		output C405PLBDCUGUARDED;
		output C405PLBDCUPRIORITY[0:1];
		output C405PLBDCUREQUEST;
		output C405PLBDCURNW;
		output C405PLBDCUSIZE2;
		output C405PLBDCUU0ATTR;
		output C405PLBDCUWRDBUS[0:63];
		output C405PLBDCUWRITETHRU;
		output C405PLBICUABORT;
		output C405PLBICUABUS[0:29];
		output C405PLBICUCACHEABLE;
		output C405PLBICUPRIORITY[0:1];
		output C405PLBICUREQUEST;
		output C405PLBICUSIZE[2:3];
		output C405PLBICUU0ATTR;
		output C405DCRABUS[0:9];
		output C405DCRDBUSOUT[0:31];
		output C405DCRREAD;
		output C405DCRWRITE;
		output C405DBGLOADDATAONAPUDBUS;
		output C405DBGMSRWE;
		output C405DBGSTOPACK;
		output C405DBGWBCOMPLETE;
		output C405DBGWBFULL;
		output C405DBGWBIAR[0:29];
		output C405JTGCAPTUREDR;
		output C405JTGEXTEST;
		output C405JTGPGMOUT;
		output C405JTGSHIFTDR;
		output C405JTGTDO;
		output C405JTGTDOEN;
		output C405JTGUPDATEDR;
		output C405TRCCYCLE;
		output C405TRCEVENEXECUTIONSTATUS[0:1];
		output C405TRCODDEXECUTIONSTATUS[0:1];
		output C405TRCTRACESTATUS[0:3];
		output C405TRCTRIGGEREVENTOUT;
		output C405TRCTRIGGEREVENTTYPE[0:10];
		output C405XXXMACHINECHECK;
		output DSOCMBRAMABUS[8:29];
		output DSOCMBRAMBYTEWRITE[0:3];
		output DSOCMBRAMEN;
		output DSOCMBRAMWRDBUS[0:31];
		output DSOCMBUSY;
		output DSOCMRDADDRVALID;
		output C405DSOCMCACHEABLE;
		output C405DSOCMGUARDED;
		output C405DSOCMSTRINGMULTIPLE;
		output C405DSOCMU0ATTR;
		output ISOCMBRAMEN;
		output ISOCMBRAMEVENWRITEEN;
		output ISOCMBRAMODDWRITEEN;
		output ISOCMBRAMRDABUS[8:28];
		output ISOCMBRAMWRABUS[8:28];
		output ISOCMBRAMWRDBUS[0:31];
		output ISOCMRDADDRVALID;
		output C405ISOCMCACHEABLE;
		output C405ISOCMCONTEXTSYNC;
		output C405ISOCMU0ATTR;
		output C405APUDCDFULL;
		output C405APUDCDHOLD;
		output C405APUDCDINSTRUCTION[0:31];
		output C405APUEXEFLUSH;
		output C405APUEXEHOLD;
		output C405APUEXELOADDBUS[0:31];
		output C405APUEXELOADDVALID;
		output C405APUEXERADATA[0:31];
		output C405APUEXERBDATA[0:31];
		output C405APUEXEWDCNT[0:1];
		output C405APUMSRFE[0:1];
		output C405APUWBBYTEEN[0:3];
		output C405APUWBENDIAN;
		output C405APUWBFLUSH;
		output C405APUWBHOLD;
		output C405APUXERCA;
		output C405LSSDDIAGABISTDONE;
		output C405LSSDDIAGOUT;
		output C405LSSDSCANOUT[0:9];
		output TSTCLKINACTO;
		output TSTCPUCLKENO;
		output TSTCPUCLKO;
		output TSTDCRACKO;
		output TSTDCRBUSO[0:31];
		output TSTDSOCMABORTOPO;
		output TSTDSOCMABORTREQO;
		output TSTDSOCMABUSO[0:29];
		output TSTDSOCMBYTEENO[0:3];
		output TSTDSOCMDBUSO[0:7];
		output TSTDSOCMDCRACKO;
		output TSTDSOCMHOLDO;
		output TSTDSOCMLOADREQO;
		output TSTDSOCMSTOREREQO;
		output TSTDSOCMWAITO;
		output TSTDSOCMWRDBUSO[0:31];
		output TSTDSOCMXLATEVALIDO;
		output TSTISOCMABORTO;
		output TSTISOCMABUSO[0:29];
		output TSTISOCMHOLDO;
		output TSTISOCMICUREADYO;
		output TSTISOCMRDATAO[0:63];
		output TSTISOCMRDDVALIDO[0:1];
		output TSTISOCMREQPENDO;
		output TSTISOCMXLATEVALIDO;
		output TSTISOPFWDO;
		output TSTJTAGENO;
		output TSTOCMCOMPLETEO;
		output TSTPLBSAMPLECYCLEO;
		output TSTRDDBUSO[0:31];
		output TSTRESETCHIPO;
		output TSTRESETCOREO;
		output TSTRESETSYSO;
		output TSTTIMERENO;
		output TSTTRSTNEGO;
	}

	region_slot GLOBAL;
	region_slot HCLK;
	region_slot LEAF;
	region_slot DCM_CLKPAD;
	region_slot DCM_BUS;
	wire PULLUP: pullup;
	wire GCLK_S[0]: regional GLOBAL;
	wire GCLK_S[1]: regional GLOBAL;
	wire GCLK_S[2]: regional GLOBAL;
	wire GCLK_S[3]: regional GLOBAL;
	wire GCLK_S[4]: regional GLOBAL;
	wire GCLK_S[5]: regional GLOBAL;
	wire GCLK_S[6]: regional GLOBAL;
	wire GCLK_S[7]: regional GLOBAL;
	wire GCLK_N[0]: regional GLOBAL;
	wire GCLK_N[1]: regional GLOBAL;
	wire GCLK_N[2]: regional GLOBAL;
	wire GCLK_N[3]: regional GLOBAL;
	wire GCLK_N[4]: regional GLOBAL;
	wire GCLK_N[5]: regional GLOBAL;
	wire GCLK_N[6]: regional GLOBAL;
	wire GCLK_N[7]: regional GLOBAL;
	wire GCLK_ROW[0]: regional HCLK;
	wire GCLK_ROW[1]: regional HCLK;
	wire GCLK_ROW[2]: regional HCLK;
	wire GCLK_ROW[3]: regional HCLK;
	wire GCLK_ROW[4]: regional HCLK;
	wire GCLK_ROW[5]: regional HCLK;
	wire GCLK_ROW[6]: regional HCLK;
	wire GCLK_ROW[7]: regional HCLK;
	wire GCLK[0]: regional LEAF;
	wire GCLK[1]: regional LEAF;
	wire GCLK[2]: regional LEAF;
	wire GCLK[3]: regional LEAF;
	wire GCLK[4]: regional LEAF;
	wire GCLK[5]: regional LEAF;
	wire GCLK[6]: regional LEAF;
	wire GCLK[7]: regional LEAF;
	wire OUT_CLKPAD[0]: bel;
	wire OUT_CLKPAD[1]: bel;
	wire OUT_CLKPAD[2]: bel;
	wire OUT_CLKPAD[3]: bel;
	wire DCM_CLKPAD[0]: regional DCM_CLKPAD;
	wire DCM_CLKPAD[1]: regional DCM_CLKPAD;
	wire DCM_CLKPAD[2]: regional DCM_CLKPAD;
	wire DCM_CLKPAD[3]: regional DCM_CLKPAD;
	wire DCM_CLKPAD[4]: regional DCM_CLKPAD;
	wire DCM_CLKPAD[5]: regional DCM_CLKPAD;
	wire DCM_CLKPAD[6]: regional DCM_CLKPAD;
	wire DCM_CLKPAD[7]: regional DCM_CLKPAD;
	wire DCM_BUS[0]: regional DCM_BUS;
	wire DCM_BUS[1]: regional DCM_BUS;
	wire DCM_BUS[2]: regional DCM_BUS;
	wire DCM_BUS[3]: regional DCM_BUS;
	wire DCM_BUS[4]: regional DCM_BUS;
	wire DCM_BUS[5]: regional DCM_BUS;
	wire DCM_BUS[6]: regional DCM_BUS;
	wire DCM_BUS[7]: regional DCM_BUS;
	wire OMUX[0]: mux;
	wire OMUX[1]: mux;
	wire OMUX[2]: mux;
	wire OMUX[3]: mux;
	wire OMUX[4]: mux;
	wire OMUX[5]: mux;
	wire OMUX[6]: mux;
	wire OMUX[7]: mux;
	wire OMUX[8]: mux;
	wire OMUX[9]: mux;
	wire OMUX[10]: mux;
	wire OMUX[11]: mux;
	wire OMUX[12]: mux;
	wire OMUX[13]: mux;
	wire OMUX[14]: mux;
	wire OMUX[15]: mux;
	wire OMUX_S0: branch N;
	wire OMUX_W1: branch E;
	wire OMUX_WS1: branch N;
	wire OMUX_E2: branch W;
	wire OMUX_S2: branch N;
	wire OMUX_S3: branch N;
	wire OMUX_SE3: branch W;
	wire OMUX_S4: branch N;
	wire OMUX_S5: branch N;
	wire OMUX_SW5: branch E;
	wire OMUX_W6: branch E;
	wire OMUX_E7: branch W;
	wire OMUX_ES7: branch N;
	wire OMUX_E8: branch W;
	wire OMUX_EN8: branch S;
	wire OMUX_W9: branch E;
	wire OMUX_N10: branch S;
	wire OMUX_NW10: branch E;
	wire OMUX_N11: branch S;
	wire OMUX_N12: branch S;
	wire OMUX_NE12: branch W;
	wire OMUX_E13: branch W;
	wire OMUX_N13: branch S;
	wire OMUX_W14: branch E;
	wire OMUX_WN14: branch S;
	wire OMUX_N15: branch S;
	wire DBL_W0[0]: mux;
	wire DBL_W0[1]: mux;
	wire DBL_W0[2]: mux;
	wire DBL_W0[3]: mux;
	wire DBL_W0[4]: mux;
	wire DBL_W0[5]: mux;
	wire DBL_W0[6]: mux;
	wire DBL_W0[7]: mux;
	wire DBL_W0[8]: mux;
	wire DBL_W0[9]: mux;
	wire DBL_W1[0]: branch E;
	wire DBL_W1[1]: branch E;
	wire DBL_W1[2]: branch E;
	wire DBL_W1[3]: branch E;
	wire DBL_W1[4]: branch E;
	wire DBL_W1[5]: branch E;
	wire DBL_W1[6]: branch E;
	wire DBL_W1[7]: branch E;
	wire DBL_W1[8]: branch E;
	wire DBL_W1[9]: branch E;
	wire DBL_W2[0]: branch E;
	wire DBL_W2[1]: branch E;
	wire DBL_W2[2]: branch E;
	wire DBL_W2[3]: branch E;
	wire DBL_W2[4]: branch E;
	wire DBL_W2[5]: branch E;
	wire DBL_W2[6]: branch E;
	wire DBL_W2[7]: branch E;
	wire DBL_W2[8]: branch E;
	wire DBL_W2[9]: branch E;
	wire DBL_W2_N[0]: branch S;
	wire DBL_W2_N[1]: branch S;
	wire DBL_W2_N[2]: branch S;
	wire DBL_W2_N[3]: branch S;
	wire DBL_W2_N[4]: branch S;
	wire DBL_W2_N[5]: branch S;
	wire DBL_W2_N[6]: branch S;
	wire DBL_W2_N[7]: branch S;
	wire DBL_W2_N[8]: branch S;
	wire DBL_W2_N[9]: branch S;
	wire DBL_E0[0]: mux;
	wire DBL_E0[1]: mux;
	wire DBL_E0[2]: mux;
	wire DBL_E0[3]: mux;
	wire DBL_E0[4]: mux;
	wire DBL_E0[5]: mux;
	wire DBL_E0[6]: mux;
	wire DBL_E0[7]: mux;
	wire DBL_E0[8]: mux;
	wire DBL_E0[9]: mux;
	wire DBL_E1[0]: branch W;
	wire DBL_E1[1]: branch W;
	wire DBL_E1[2]: branch W;
	wire DBL_E1[3]: branch W;
	wire DBL_E1[4]: branch W;
	wire DBL_E1[5]: branch W;
	wire DBL_E1[6]: branch W;
	wire DBL_E1[7]: branch W;
	wire DBL_E1[8]: branch W;
	wire DBL_E1[9]: branch W;
	wire DBL_E2[0]: branch W;
	wire DBL_E2[1]: branch W;
	wire DBL_E2[2]: branch W;
	wire DBL_E2[3]: branch W;
	wire DBL_E2[4]: branch W;
	wire DBL_E2[5]: branch W;
	wire DBL_E2[6]: branch W;
	wire DBL_E2[7]: branch W;
	wire DBL_E2[8]: branch W;
	wire DBL_E2[9]: branch W;
	wire DBL_E2_S[0]: branch N;
	wire DBL_E2_S[1]: branch N;
	wire DBL_E2_S[2]: branch N;
	wire DBL_E2_S[3]: branch N;
	wire DBL_E2_S[4]: branch N;
	wire DBL_E2_S[5]: branch N;
	wire DBL_E2_S[6]: branch N;
	wire DBL_E2_S[7]: branch N;
	wire DBL_E2_S[8]: branch N;
	wire DBL_E2_S[9]: branch N;
	wire DBL_S0[0]: mux;
	wire DBL_S0[1]: mux;
	wire DBL_S0[2]: mux;
	wire DBL_S0[3]: mux;
	wire DBL_S0[4]: mux;
	wire DBL_S0[5]: mux;
	wire DBL_S0[6]: mux;
	wire DBL_S0[7]: mux;
	wire DBL_S0[8]: mux;
	wire DBL_S0[9]: mux;
	wire DBL_S1[0]: branch N;
	wire DBL_S1[1]: branch N;
	wire DBL_S1[2]: branch N;
	wire DBL_S1[3]: branch N;
	wire DBL_S1[4]: branch N;
	wire DBL_S1[5]: branch N;
	wire DBL_S1[6]: branch N;
	wire DBL_S1[7]: branch N;
	wire DBL_S1[8]: branch N;
	wire DBL_S1[9]: branch N;
	wire DBL_S2[0]: branch N;
	wire DBL_S2[1]: branch N;
	wire DBL_S2[2]: branch N;
	wire DBL_S2[3]: branch N;
	wire DBL_S2[4]: branch N;
	wire DBL_S2[5]: branch N;
	wire DBL_S2[6]: branch N;
	wire DBL_S2[7]: branch N;
	wire DBL_S2[8]: branch N;
	wire DBL_S2[9]: branch N;
	wire DBL_S3[0]: branch N;
	wire DBL_S3[1]: branch N;
	wire DBL_S3[2]: branch N;
	wire DBL_S3[3]: branch N;
	wire DBL_S3[4]: branch N;
	wire DBL_S3[5]: branch N;
	wire DBL_S3[6]: branch N;
	wire DBL_S3[7]: branch N;
	wire DBL_S3[8]: branch N;
	wire DBL_S3[9]: branch N;
	wire DBL_N0[0]: mux;
	wire DBL_N0[1]: mux;
	wire DBL_N0[2]: mux;
	wire DBL_N0[3]: mux;
	wire DBL_N0[4]: mux;
	wire DBL_N0[5]: mux;
	wire DBL_N0[6]: mux;
	wire DBL_N0[7]: mux;
	wire DBL_N0[8]: mux;
	wire DBL_N0[9]: mux;
	wire DBL_N1[0]: branch S;
	wire DBL_N1[1]: branch S;
	wire DBL_N1[2]: branch S;
	wire DBL_N1[3]: branch S;
	wire DBL_N1[4]: branch S;
	wire DBL_N1[5]: branch S;
	wire DBL_N1[6]: branch S;
	wire DBL_N1[7]: branch S;
	wire DBL_N1[8]: branch S;
	wire DBL_N1[9]: branch S;
	wire DBL_N2[0]: branch S;
	wire DBL_N2[1]: branch S;
	wire DBL_N2[2]: branch S;
	wire DBL_N2[3]: branch S;
	wire DBL_N2[4]: branch S;
	wire DBL_N2[5]: branch S;
	wire DBL_N2[6]: branch S;
	wire DBL_N2[7]: branch S;
	wire DBL_N2[8]: branch S;
	wire DBL_N2[9]: branch S;
	wire DBL_N3[0]: branch S;
	wire DBL_N3[1]: branch S;
	wire DBL_N3[2]: branch S;
	wire DBL_N3[3]: branch S;
	wire DBL_N3[4]: branch S;
	wire DBL_N3[5]: branch S;
	wire DBL_N3[6]: branch S;
	wire DBL_N3[7]: branch S;
	wire DBL_N3[8]: branch S;
	wire DBL_N3[9]: branch S;
	wire HEX_W0[0]: mux;
	wire HEX_W0[1]: mux;
	wire HEX_W0[2]: mux;
	wire HEX_W0[3]: mux;
	wire HEX_W0[4]: mux;
	wire HEX_W0[5]: mux;
	wire HEX_W0[6]: mux;
	wire HEX_W0[7]: mux;
	wire HEX_W0[8]: mux;
	wire HEX_W0[9]: mux;
	wire HEX_W1[0]: branch E;
	wire HEX_W1[1]: branch E;
	wire HEX_W1[2]: branch E;
	wire HEX_W1[3]: branch E;
	wire HEX_W1[4]: branch E;
	wire HEX_W1[5]: branch E;
	wire HEX_W1[6]: branch E;
	wire HEX_W1[7]: branch E;
	wire HEX_W1[8]: branch E;
	wire HEX_W1[9]: branch E;
	wire HEX_W2[0]: branch E;
	wire HEX_W2[1]: branch E;
	wire HEX_W2[2]: branch E;
	wire HEX_W2[3]: branch E;
	wire HEX_W2[4]: branch E;
	wire HEX_W2[5]: branch E;
	wire HEX_W2[6]: branch E;
	wire HEX_W2[7]: branch E;
	wire HEX_W2[8]: branch E;
	wire HEX_W2[9]: branch E;
	wire HEX_W3[0]: branch E;
	wire HEX_W3[1]: branch E;
	wire HEX_W3[2]: branch E;
	wire HEX_W3[3]: branch E;
	wire HEX_W3[4]: branch E;
	wire HEX_W3[5]: branch E;
	wire HEX_W3[6]: branch E;
	wire HEX_W3[7]: branch E;
	wire HEX_W3[8]: branch E;
	wire HEX_W3[9]: branch E;
	wire HEX_W4[0]: branch E;
	wire HEX_W4[1]: branch E;
	wire HEX_W4[2]: branch E;
	wire HEX_W4[3]: branch E;
	wire HEX_W4[4]: branch E;
	wire HEX_W4[5]: branch E;
	wire HEX_W4[6]: branch E;
	wire HEX_W4[7]: branch E;
	wire HEX_W4[8]: branch E;
	wire HEX_W4[9]: branch E;
	wire HEX_W5[0]: branch E;
	wire HEX_W5[1]: branch E;
	wire HEX_W5[2]: branch E;
	wire HEX_W5[3]: branch E;
	wire HEX_W5[4]: branch E;
	wire HEX_W5[5]: branch E;
	wire HEX_W5[6]: branch E;
	wire HEX_W5[7]: branch E;
	wire HEX_W5[8]: branch E;
	wire HEX_W5[9]: branch E;
	wire HEX_W6[0]: branch E;
	wire HEX_W6[1]: branch E;
	wire HEX_W6[2]: branch E;
	wire HEX_W6[3]: branch E;
	wire HEX_W6[4]: branch E;
	wire HEX_W6[5]: branch E;
	wire HEX_W6[6]: branch E;
	wire HEX_W6[7]: branch E;
	wire HEX_W6[8]: branch E;
	wire HEX_W6[9]: branch E;
	wire HEX_W6_N[0]: branch S;
	wire HEX_W6_N[1]: branch S;
	wire HEX_W6_N[2]: branch S;
	wire HEX_W6_N[3]: branch S;
	wire HEX_W6_N[4]: branch S;
	wire HEX_W6_N[5]: branch S;
	wire HEX_W6_N[6]: branch S;
	wire HEX_W6_N[7]: branch S;
	wire HEX_W6_N[8]: branch S;
	wire HEX_W6_N[9]: branch S;
	wire HEX_E0[0]: mux;
	wire HEX_E0[1]: mux;
	wire HEX_E0[2]: mux;
	wire HEX_E0[3]: mux;
	wire HEX_E0[4]: mux;
	wire HEX_E0[5]: mux;
	wire HEX_E0[6]: mux;
	wire HEX_E0[7]: mux;
	wire HEX_E0[8]: mux;
	wire HEX_E0[9]: mux;
	wire HEX_E1[0]: branch W;
	wire HEX_E1[1]: branch W;
	wire HEX_E1[2]: branch W;
	wire HEX_E1[3]: branch W;
	wire HEX_E1[4]: branch W;
	wire HEX_E1[5]: branch W;
	wire HEX_E1[6]: branch W;
	wire HEX_E1[7]: branch W;
	wire HEX_E1[8]: branch W;
	wire HEX_E1[9]: branch W;
	wire HEX_E2[0]: branch W;
	wire HEX_E2[1]: branch W;
	wire HEX_E2[2]: branch W;
	wire HEX_E2[3]: branch W;
	wire HEX_E2[4]: branch W;
	wire HEX_E2[5]: branch W;
	wire HEX_E2[6]: branch W;
	wire HEX_E2[7]: branch W;
	wire HEX_E2[8]: branch W;
	wire HEX_E2[9]: branch W;
	wire HEX_E3[0]: branch W;
	wire HEX_E3[1]: branch W;
	wire HEX_E3[2]: branch W;
	wire HEX_E3[3]: branch W;
	wire HEX_E3[4]: branch W;
	wire HEX_E3[5]: branch W;
	wire HEX_E3[6]: branch W;
	wire HEX_E3[7]: branch W;
	wire HEX_E3[8]: branch W;
	wire HEX_E3[9]: branch W;
	wire HEX_E4[0]: branch W;
	wire HEX_E4[1]: branch W;
	wire HEX_E4[2]: branch W;
	wire HEX_E4[3]: branch W;
	wire HEX_E4[4]: branch W;
	wire HEX_E4[5]: branch W;
	wire HEX_E4[6]: branch W;
	wire HEX_E4[7]: branch W;
	wire HEX_E4[8]: branch W;
	wire HEX_E4[9]: branch W;
	wire HEX_E5[0]: branch W;
	wire HEX_E5[1]: branch W;
	wire HEX_E5[2]: branch W;
	wire HEX_E5[3]: branch W;
	wire HEX_E5[4]: branch W;
	wire HEX_E5[5]: branch W;
	wire HEX_E5[6]: branch W;
	wire HEX_E5[7]: branch W;
	wire HEX_E5[8]: branch W;
	wire HEX_E5[9]: branch W;
	wire HEX_E6[0]: branch W;
	wire HEX_E6[1]: branch W;
	wire HEX_E6[2]: branch W;
	wire HEX_E6[3]: branch W;
	wire HEX_E6[4]: branch W;
	wire HEX_E6[5]: branch W;
	wire HEX_E6[6]: branch W;
	wire HEX_E6[7]: branch W;
	wire HEX_E6[8]: branch W;
	wire HEX_E6[9]: branch W;
	wire HEX_E6_S[0]: branch N;
	wire HEX_E6_S[1]: branch N;
	wire HEX_E6_S[2]: branch N;
	wire HEX_E6_S[3]: branch N;
	wire HEX_E6_S[4]: branch N;
	wire HEX_E6_S[5]: branch N;
	wire HEX_E6_S[6]: branch N;
	wire HEX_E6_S[7]: branch N;
	wire HEX_E6_S[8]: branch N;
	wire HEX_E6_S[9]: branch N;
	wire HEX_S0[0]: mux;
	wire HEX_S0[1]: mux;
	wire HEX_S0[2]: mux;
	wire HEX_S0[3]: mux;
	wire HEX_S0[4]: mux;
	wire HEX_S0[5]: mux;
	wire HEX_S0[6]: mux;
	wire HEX_S0[7]: mux;
	wire HEX_S0[8]: mux;
	wire HEX_S0[9]: mux;
	wire HEX_S1[0]: branch N;
	wire HEX_S1[1]: branch N;
	wire HEX_S1[2]: branch N;
	wire HEX_S1[3]: branch N;
	wire HEX_S1[4]: branch N;
	wire HEX_S1[5]: branch N;
	wire HEX_S1[6]: branch N;
	wire HEX_S1[7]: branch N;
	wire HEX_S1[8]: branch N;
	wire HEX_S1[9]: branch N;
	wire HEX_S2[0]: branch N;
	wire HEX_S2[1]: branch N;
	wire HEX_S2[2]: branch N;
	wire HEX_S2[3]: branch N;
	wire HEX_S2[4]: branch N;
	wire HEX_S2[5]: branch N;
	wire HEX_S2[6]: branch N;
	wire HEX_S2[7]: branch N;
	wire HEX_S2[8]: branch N;
	wire HEX_S2[9]: branch N;
	wire HEX_S3[0]: branch N;
	wire HEX_S3[1]: branch N;
	wire HEX_S3[2]: branch N;
	wire HEX_S3[3]: branch N;
	wire HEX_S3[4]: branch N;
	wire HEX_S3[5]: branch N;
	wire HEX_S3[6]: branch N;
	wire HEX_S3[7]: branch N;
	wire HEX_S3[8]: branch N;
	wire HEX_S3[9]: branch N;
	wire HEX_S4[0]: branch N;
	wire HEX_S4[1]: branch N;
	wire HEX_S4[2]: branch N;
	wire HEX_S4[3]: branch N;
	wire HEX_S4[4]: branch N;
	wire HEX_S4[5]: branch N;
	wire HEX_S4[6]: branch N;
	wire HEX_S4[7]: branch N;
	wire HEX_S4[8]: branch N;
	wire HEX_S4[9]: branch N;
	wire HEX_S5[0]: branch N;
	wire HEX_S5[1]: branch N;
	wire HEX_S5[2]: branch N;
	wire HEX_S5[3]: branch N;
	wire HEX_S5[4]: branch N;
	wire HEX_S5[5]: branch N;
	wire HEX_S5[6]: branch N;
	wire HEX_S5[7]: branch N;
	wire HEX_S5[8]: branch N;
	wire HEX_S5[9]: branch N;
	wire HEX_S6[0]: branch N;
	wire HEX_S6[1]: branch N;
	wire HEX_S6[2]: branch N;
	wire HEX_S6[3]: branch N;
	wire HEX_S6[4]: branch N;
	wire HEX_S6[5]: branch N;
	wire HEX_S6[6]: branch N;
	wire HEX_S6[7]: branch N;
	wire HEX_S6[8]: branch N;
	wire HEX_S6[9]: branch N;
	wire HEX_S7[0]: branch N;
	wire HEX_S7[1]: branch N;
	wire HEX_S7[2]: branch N;
	wire HEX_S7[3]: branch N;
	wire HEX_S7[4]: branch N;
	wire HEX_S7[5]: branch N;
	wire HEX_S7[6]: branch N;
	wire HEX_S7[7]: branch N;
	wire HEX_S7[8]: branch N;
	wire HEX_S7[9]: branch N;
	wire HEX_N0[0]: mux;
	wire HEX_N0[1]: mux;
	wire HEX_N0[2]: mux;
	wire HEX_N0[3]: mux;
	wire HEX_N0[4]: mux;
	wire HEX_N0[5]: mux;
	wire HEX_N0[6]: mux;
	wire HEX_N0[7]: mux;
	wire HEX_N0[8]: mux;
	wire HEX_N0[9]: mux;
	wire HEX_N1[0]: branch S;
	wire HEX_N1[1]: branch S;
	wire HEX_N1[2]: branch S;
	wire HEX_N1[3]: branch S;
	wire HEX_N1[4]: branch S;
	wire HEX_N1[5]: branch S;
	wire HEX_N1[6]: branch S;
	wire HEX_N1[7]: branch S;
	wire HEX_N1[8]: branch S;
	wire HEX_N1[9]: branch S;
	wire HEX_N2[0]: branch S;
	wire HEX_N2[1]: branch S;
	wire HEX_N2[2]: branch S;
	wire HEX_N2[3]: branch S;
	wire HEX_N2[4]: branch S;
	wire HEX_N2[5]: branch S;
	wire HEX_N2[6]: branch S;
	wire HEX_N2[7]: branch S;
	wire HEX_N2[8]: branch S;
	wire HEX_N2[9]: branch S;
	wire HEX_N3[0]: branch S;
	wire HEX_N3[1]: branch S;
	wire HEX_N3[2]: branch S;
	wire HEX_N3[3]: branch S;
	wire HEX_N3[4]: branch S;
	wire HEX_N3[5]: branch S;
	wire HEX_N3[6]: branch S;
	wire HEX_N3[7]: branch S;
	wire HEX_N3[8]: branch S;
	wire HEX_N3[9]: branch S;
	wire HEX_N4[0]: branch S;
	wire HEX_N4[1]: branch S;
	wire HEX_N4[2]: branch S;
	wire HEX_N4[3]: branch S;
	wire HEX_N4[4]: branch S;
	wire HEX_N4[5]: branch S;
	wire HEX_N4[6]: branch S;
	wire HEX_N4[7]: branch S;
	wire HEX_N4[8]: branch S;
	wire HEX_N4[9]: branch S;
	wire HEX_N5[0]: branch S;
	wire HEX_N5[1]: branch S;
	wire HEX_N5[2]: branch S;
	wire HEX_N5[3]: branch S;
	wire HEX_N5[4]: branch S;
	wire HEX_N5[5]: branch S;
	wire HEX_N5[6]: branch S;
	wire HEX_N5[7]: branch S;
	wire HEX_N5[8]: branch S;
	wire HEX_N5[9]: branch S;
	wire HEX_N6[0]: branch S;
	wire HEX_N6[1]: branch S;
	wire HEX_N6[2]: branch S;
	wire HEX_N6[3]: branch S;
	wire HEX_N6[4]: branch S;
	wire HEX_N6[5]: branch S;
	wire HEX_N6[6]: branch S;
	wire HEX_N6[7]: branch S;
	wire HEX_N6[8]: branch S;
	wire HEX_N6[9]: branch S;
	wire HEX_N7[0]: branch S;
	wire HEX_N7[1]: branch S;
	wire HEX_N7[2]: branch S;
	wire HEX_N7[3]: branch S;
	wire HEX_N7[4]: branch S;
	wire HEX_N7[5]: branch S;
	wire HEX_N7[6]: branch S;
	wire HEX_N7[7]: branch S;
	wire HEX_N7[8]: branch S;
	wire HEX_N7[9]: branch S;
	wire LH[0]: multi_branch W;
	wire LH[1]: multi_branch W;
	wire LH[2]: multi_branch W;
	wire LH[3]: multi_branch W;
	wire LH[4]: multi_branch W;
	wire LH[5]: multi_branch W;
	wire LH[6]: multi_branch W;
	wire LH[7]: multi_branch W;
	wire LH[8]: multi_branch W;
	wire LH[9]: multi_branch W;
	wire LH[10]: multi_branch W;
	wire LH[11]: multi_branch W;
	wire LH[12]: multi_branch W;
	wire LH[13]: multi_branch W;
	wire LH[14]: multi_branch W;
	wire LH[15]: multi_branch W;
	wire LH[16]: multi_branch W;
	wire LH[17]: multi_branch W;
	wire LH[18]: multi_branch W;
	wire LH[19]: multi_branch W;
	wire LH[20]: multi_branch W;
	wire LH[21]: multi_branch W;
	wire LH[22]: multi_branch W;
	wire LH[23]: multi_branch W;
	wire LV[0]: multi_branch S;
	wire LV[1]: multi_branch S;
	wire LV[2]: multi_branch S;
	wire LV[3]: multi_branch S;
	wire LV[4]: multi_branch S;
	wire LV[5]: multi_branch S;
	wire LV[6]: multi_branch S;
	wire LV[7]: multi_branch S;
	wire LV[8]: multi_branch S;
	wire LV[9]: multi_branch S;
	wire LV[10]: multi_branch S;
	wire LV[11]: multi_branch S;
	wire LV[12]: multi_branch S;
	wire LV[13]: multi_branch S;
	wire LV[14]: multi_branch S;
	wire LV[15]: multi_branch S;
	wire LV[16]: multi_branch S;
	wire LV[17]: multi_branch S;
	wire LV[18]: multi_branch S;
	wire LV[19]: multi_branch S;
	wire LV[20]: multi_branch S;
	wire LV[21]: multi_branch S;
	wire LV[22]: multi_branch S;
	wire LV[23]: multi_branch S;
	wire IMUX_CLK[0]: mux;
	wire IMUX_CLK[1]: mux;
	wire IMUX_CLK[2]: mux;
	wire IMUX_CLK[3]: mux;
	wire IMUX_CLK_OPTINV[0]: mux;
	wire IMUX_CLK_OPTINV[1]: mux;
	wire IMUX_CLK_OPTINV[2]: mux;
	wire IMUX_CLK_OPTINV[3]: mux;
	wire IMUX_DCM_CLK[0]: mux;
	wire IMUX_DCM_CLK[1]: mux;
	wire IMUX_DCM_CLK[2]: mux;
	wire IMUX_DCM_CLK[3]: mux;
	wire IMUX_DCM_CLK_OPTINV[0]: mux;
	wire IMUX_DCM_CLK_OPTINV[1]: mux;
	wire IMUX_DCM_CLK_OPTINV[2]: mux;
	wire IMUX_DCM_CLK_OPTINV[3]: mux;
	wire IMUX_SR[0]: mux;
	wire IMUX_SR[1]: mux;
	wire IMUX_SR[2]: mux;
	wire IMUX_SR[3]: mux;
	wire IMUX_SR_OPTINV[0]: mux;
	wire IMUX_SR_OPTINV[1]: mux;
	wire IMUX_SR_OPTINV[2]: mux;
	wire IMUX_SR_OPTINV[3]: mux;
	wire IMUX_CE[0]: mux;
	wire IMUX_CE[1]: mux;
	wire IMUX_CE[2]: mux;
	wire IMUX_CE[3]: mux;
	wire IMUX_CE_OPTINV[0]: mux;
	wire IMUX_CE_OPTINV[1]: mux;
	wire IMUX_CE_OPTINV[2]: mux;
	wire IMUX_CE_OPTINV[3]: mux;
	wire IMUX_TI[0]: mux;
	wire IMUX_TI[1]: mux;
	wire IMUX_TI_OPTINV[0]: mux;
	wire IMUX_TI_OPTINV[1]: mux;
	wire IMUX_TS[0]: mux;
	wire IMUX_TS[1]: mux;
	wire IMUX_TS_OPTINV[0]: mux;
	wire IMUX_TS_OPTINV[1]: mux;
	wire IMUX_CLB_F1[0]: mux;
	wire IMUX_CLB_F1[1]: mux;
	wire IMUX_CLB_F1[2]: mux;
	wire IMUX_CLB_F1[3]: mux;
	wire IMUX_CLB_F2[0]: mux;
	wire IMUX_CLB_F2[1]: mux;
	wire IMUX_CLB_F2[2]: mux;
	wire IMUX_CLB_F2[3]: mux;
	wire IMUX_CLB_F3[0]: mux;
	wire IMUX_CLB_F3[1]: mux;
	wire IMUX_CLB_F3[2]: mux;
	wire IMUX_CLB_F3[3]: mux;
	wire IMUX_CLB_F4[0]: mux;
	wire IMUX_CLB_F4[1]: mux;
	wire IMUX_CLB_F4[2]: mux;
	wire IMUX_CLB_F4[3]: mux;
	wire IMUX_CLB_F5[0]: mux;
	wire IMUX_CLB_F5[1]: mux;
	wire IMUX_CLB_F5[2]: mux;
	wire IMUX_CLB_F5[3]: mux;
	wire IMUX_CLB_G1[0]: mux;
	wire IMUX_CLB_G1[1]: mux;
	wire IMUX_CLB_G1[2]: mux;
	wire IMUX_CLB_G1[3]: mux;
	wire IMUX_CLB_G2[0]: mux;
	wire IMUX_CLB_G2[1]: mux;
	wire IMUX_CLB_G2[2]: mux;
	wire IMUX_CLB_G2[3]: mux;
	wire IMUX_CLB_G3[0]: mux;
	wire IMUX_CLB_G3[1]: mux;
	wire IMUX_CLB_G3[2]: mux;
	wire IMUX_CLB_G3[3]: mux;
	wire IMUX_CLB_G4[0]: mux;
	wire IMUX_CLB_G4[1]: mux;
	wire IMUX_CLB_G4[2]: mux;
	wire IMUX_CLB_G4[3]: mux;
	wire IMUX_CLB_G5[0]: mux;
	wire IMUX_CLB_G5[1]: mux;
	wire IMUX_CLB_G5[2]: mux;
	wire IMUX_CLB_G5[3]: mux;
	wire IMUX_CLB_BX[0]: mux;
	wire IMUX_CLB_BX[1]: mux;
	wire IMUX_CLB_BX[2]: mux;
	wire IMUX_CLB_BX[3]: mux;
	wire IMUX_CLB_BY[0]: mux;
	wire IMUX_CLB_BY[1]: mux;
	wire IMUX_CLB_BY[2]: mux;
	wire IMUX_CLB_BY[3]: mux;
	wire IMUX_G0_FAN[0]: mux;
	wire IMUX_G0_FAN[1]: mux;
	wire IMUX_G0_DATA[0]: mux;
	wire IMUX_G0_DATA[1]: mux;
	wire IMUX_G0_DATA[2]: mux;
	wire IMUX_G0_DATA[3]: mux;
	wire IMUX_G0_DATA[4]: mux;
	wire IMUX_G0_DATA[5]: mux;
	wire IMUX_G0_DATA[6]: mux;
	wire IMUX_G0_DATA[7]: mux;
	wire IMUX_G1_FAN[0]: mux;
	wire IMUX_G1_FAN[1]: mux;
	wire IMUX_G1_DATA[0]: mux;
	wire IMUX_G1_DATA[1]: mux;
	wire IMUX_G1_DATA[2]: mux;
	wire IMUX_G1_DATA[3]: mux;
	wire IMUX_G1_DATA[4]: mux;
	wire IMUX_G1_DATA[5]: mux;
	wire IMUX_G1_DATA[6]: mux;
	wire IMUX_G1_DATA[7]: mux;
	wire IMUX_G2_FAN[0]: mux;
	wire IMUX_G2_FAN[1]: mux;
	wire IMUX_G2_DATA[0]: mux;
	wire IMUX_G2_DATA[1]: mux;
	wire IMUX_G2_DATA[2]: mux;
	wire IMUX_G2_DATA[3]: mux;
	wire IMUX_G2_DATA[4]: mux;
	wire IMUX_G2_DATA[5]: mux;
	wire IMUX_G2_DATA[6]: mux;
	wire IMUX_G2_DATA[7]: mux;
	wire IMUX_G3_FAN[0]: mux;
	wire IMUX_G3_FAN[1]: mux;
	wire IMUX_G3_DATA[0]: mux;
	wire IMUX_G3_DATA[1]: mux;
	wire IMUX_G3_DATA[2]: mux;
	wire IMUX_G3_DATA[3]: mux;
	wire IMUX_G3_DATA[4]: mux;
	wire IMUX_G3_DATA[5]: mux;
	wire IMUX_G3_DATA[6]: mux;
	wire IMUX_G3_DATA[7]: mux;
	wire IMUX_IOI_ICLK[0]: mux;
	wire IMUX_IOI_ICLK[1]: mux;
	wire IMUX_IOI_ICLK[2]: mux;
	wire IMUX_IOI_ICLK[3]: mux;
	wire IMUX_IOI_TS1[0]: mux;
	wire IMUX_IOI_TS1[1]: mux;
	wire IMUX_IOI_TS1[2]: mux;
	wire IMUX_IOI_TS1[3]: mux;
	wire IMUX_IOI_TS2[0]: mux;
	wire IMUX_IOI_TS2[1]: mux;
	wire IMUX_IOI_TS2[2]: mux;
	wire IMUX_IOI_TS2[3]: mux;
	wire IMUX_IOI_ICE[0]: mux;
	wire IMUX_IOI_ICE[1]: mux;
	wire IMUX_IOI_ICE[2]: mux;
	wire IMUX_IOI_ICE[3]: mux;
	wire IMUX_IOI_TCE[0]: mux;
	wire IMUX_IOI_TCE[1]: mux;
	wire IMUX_IOI_TCE[2]: mux;
	wire IMUX_IOI_TCE[3]: mux;
	wire IMUX_BRAM_ADDRA[0]: mux;
	wire IMUX_BRAM_ADDRA[1]: mux;
	wire IMUX_BRAM_ADDRA[2]: mux;
	wire IMUX_BRAM_ADDRA[3]: mux;
	wire IMUX_BRAM_ADDRA_S1[0]: branch N;
	wire IMUX_BRAM_ADDRA_S1[1]: branch N;
	wire IMUX_BRAM_ADDRA_S1[2]: branch N;
	wire IMUX_BRAM_ADDRA_S1[3]: branch N;
	wire IMUX_BRAM_ADDRA_S2[0]: branch N;
	wire IMUX_BRAM_ADDRA_S2[1]: branch N;
	wire IMUX_BRAM_ADDRA_S2[2]: branch N;
	wire IMUX_BRAM_ADDRA_S2[3]: branch N;
	wire IMUX_BRAM_ADDRA_S3[0]: branch N;
	wire IMUX_BRAM_ADDRA_S3[1]: branch N;
	wire IMUX_BRAM_ADDRA_S3[2]: branch N;
	wire IMUX_BRAM_ADDRA_S3[3]: branch N;
	wire IMUX_BRAM_ADDRA_S4[0]: branch N;
	wire IMUX_BRAM_ADDRA_S4[1]: branch N;
	wire IMUX_BRAM_ADDRA_S4[2]: branch N;
	wire IMUX_BRAM_ADDRA_S4[3]: branch N;
	wire IMUX_BRAM_ADDRA_S5[0]: branch N;
	wire IMUX_BRAM_ADDRA_S5[1]: branch N;
	wire IMUX_BRAM_ADDRA_S5[2]: branch N;
	wire IMUX_BRAM_ADDRA_S5[3]: branch N;
	wire IMUX_BRAM_ADDRA_N1[0]: branch S;
	wire IMUX_BRAM_ADDRA_N1[1]: branch S;
	wire IMUX_BRAM_ADDRA_N1[2]: branch S;
	wire IMUX_BRAM_ADDRA_N1[3]: branch S;
	wire IMUX_BRAM_ADDRA_N2[0]: branch S;
	wire IMUX_BRAM_ADDRA_N2[1]: branch S;
	wire IMUX_BRAM_ADDRA_N2[2]: branch S;
	wire IMUX_BRAM_ADDRA_N2[3]: branch S;
	wire IMUX_BRAM_ADDRA_N3[0]: branch S;
	wire IMUX_BRAM_ADDRA_N3[1]: branch S;
	wire IMUX_BRAM_ADDRA_N3[2]: branch S;
	wire IMUX_BRAM_ADDRA_N3[3]: branch S;
	wire IMUX_BRAM_ADDRA_N4[0]: branch S;
	wire IMUX_BRAM_ADDRA_N4[1]: branch S;
	wire IMUX_BRAM_ADDRA_N4[2]: branch S;
	wire IMUX_BRAM_ADDRA_N4[3]: branch S;
	wire IMUX_BRAM_ADDRA_N5[0]: branch S;
	wire IMUX_BRAM_ADDRA_N5[1]: branch S;
	wire IMUX_BRAM_ADDRA_N5[2]: branch S;
	wire IMUX_BRAM_ADDRA_N5[3]: branch S;
	wire IMUX_BRAM_ADDRB[0]: mux;
	wire IMUX_BRAM_ADDRB[1]: mux;
	wire IMUX_BRAM_ADDRB[2]: mux;
	wire IMUX_BRAM_ADDRB[3]: mux;
	wire IMUX_BRAM_ADDRB_S1[0]: branch N;
	wire IMUX_BRAM_ADDRB_S1[1]: branch N;
	wire IMUX_BRAM_ADDRB_S1[2]: branch N;
	wire IMUX_BRAM_ADDRB_S1[3]: branch N;
	wire IMUX_BRAM_ADDRB_S2[0]: branch N;
	wire IMUX_BRAM_ADDRB_S2[1]: branch N;
	wire IMUX_BRAM_ADDRB_S2[2]: branch N;
	wire IMUX_BRAM_ADDRB_S2[3]: branch N;
	wire IMUX_BRAM_ADDRB_S3[0]: branch N;
	wire IMUX_BRAM_ADDRB_S3[1]: branch N;
	wire IMUX_BRAM_ADDRB_S3[2]: branch N;
	wire IMUX_BRAM_ADDRB_S3[3]: branch N;
	wire IMUX_BRAM_ADDRB_S4[0]: branch N;
	wire IMUX_BRAM_ADDRB_S4[1]: branch N;
	wire IMUX_BRAM_ADDRB_S4[2]: branch N;
	wire IMUX_BRAM_ADDRB_S4[3]: branch N;
	wire IMUX_BRAM_ADDRB_S5[0]: branch N;
	wire IMUX_BRAM_ADDRB_S5[1]: branch N;
	wire IMUX_BRAM_ADDRB_S5[2]: branch N;
	wire IMUX_BRAM_ADDRB_S5[3]: branch N;
	wire IMUX_BRAM_ADDRB_N1[0]: branch S;
	wire IMUX_BRAM_ADDRB_N1[1]: branch S;
	wire IMUX_BRAM_ADDRB_N1[2]: branch S;
	wire IMUX_BRAM_ADDRB_N1[3]: branch S;
	wire IMUX_BRAM_ADDRB_N2[0]: branch S;
	wire IMUX_BRAM_ADDRB_N2[1]: branch S;
	wire IMUX_BRAM_ADDRB_N2[2]: branch S;
	wire IMUX_BRAM_ADDRB_N2[3]: branch S;
	wire IMUX_BRAM_ADDRB_N3[0]: branch S;
	wire IMUX_BRAM_ADDRB_N3[1]: branch S;
	wire IMUX_BRAM_ADDRB_N3[2]: branch S;
	wire IMUX_BRAM_ADDRB_N3[3]: branch S;
	wire IMUX_BRAM_ADDRB_N4[0]: branch S;
	wire IMUX_BRAM_ADDRB_N4[1]: branch S;
	wire IMUX_BRAM_ADDRB_N4[2]: branch S;
	wire IMUX_BRAM_ADDRB_N4[3]: branch S;
	wire IMUX_BRAM_ADDRB_N5[0]: branch S;
	wire IMUX_BRAM_ADDRB_N5[1]: branch S;
	wire IMUX_BRAM_ADDRB_N5[2]: branch S;
	wire IMUX_BRAM_ADDRB_N5[3]: branch S;
	wire OUT_FAN[0]: bel;
	wire OUT_FAN[1]: bel;
	wire OUT_FAN[2]: bel;
	wire OUT_FAN[3]: bel;
	wire OUT_FAN[4]: bel;
	wire OUT_FAN[5]: bel;
	wire OUT_FAN[6]: bel;
	wire OUT_FAN[7]: bel;
	wire OUT_FAN_BEL[0]: bel;
	wire OUT_FAN_BEL[1]: bel;
	wire OUT_FAN_BEL[2]: bel;
	wire OUT_FAN_BEL[3]: bel;
	wire OUT_FAN_BEL[4]: bel;
	wire OUT_FAN_BEL[5]: bel;
	wire OUT_FAN_BEL[6]: bel;
	wire OUT_FAN_BEL[7]: bel;
	wire OUT_SEC[0]: bel;
	wire OUT_SEC[1]: bel;
	wire OUT_SEC[2]: bel;
	wire OUT_SEC[3]: bel;
	wire OUT_SEC[4]: bel;
	wire OUT_SEC[5]: bel;
	wire OUT_SEC[6]: bel;
	wire OUT_SEC[7]: bel;
	wire OUT_SEC[8]: bel;
	wire OUT_SEC[9]: bel;
	wire OUT_SEC[10]: bel;
	wire OUT_SEC[11]: bel;
	wire OUT_SEC[12]: bel;
	wire OUT_SEC[13]: bel;
	wire OUT_SEC[14]: bel;
	wire OUT_SEC[15]: bel;
	wire OUT_SEC[16]: bel;
	wire OUT_SEC[17]: bel;
	wire OUT_SEC[18]: bel;
	wire OUT_SEC[19]: bel;
	wire OUT_SEC[20]: bel;
	wire OUT_SEC[21]: bel;
	wire OUT_SEC[22]: bel;
	wire OUT_SEC[23]: bel;
	wire OUT_SEC_BEL[0]: bel;
	wire OUT_SEC_BEL[1]: bel;
	wire OUT_SEC_BEL[2]: bel;
	wire OUT_SEC_BEL[3]: bel;
	wire OUT_SEC_BEL[4]: bel;
	wire OUT_SEC_BEL[5]: bel;
	wire OUT_SEC_BEL[6]: bel;
	wire OUT_SEC_BEL[7]: bel;
	wire OUT_SEC_BEL[8]: bel;
	wire OUT_SEC_BEL[9]: bel;
	wire OUT_SEC_BEL[10]: bel;
	wire OUT_SEC_BEL[11]: bel;
	wire OUT_SEC_BEL[12]: bel;
	wire OUT_SEC_BEL[13]: bel;
	wire OUT_SEC_BEL[14]: bel;
	wire OUT_SEC_BEL[15]: bel;
	wire OUT_SEC_BEL[16]: bel;
	wire OUT_SEC_BEL[17]: bel;
	wire OUT_SEC_BEL[18]: bel;
	wire OUT_SEC_BEL[19]: bel;
	wire OUT_SEC_BEL[20]: bel;
	wire OUT_SEC_BEL[21]: bel;
	wire OUT_SEC_BEL[22]: bel;
	wire OUT_SEC_BEL[23]: bel;
	wire OUT_HALF0[0]: bel;
	wire OUT_HALF0[1]: bel;
	wire OUT_HALF0[2]: bel;
	wire OUT_HALF0[3]: bel;
	wire OUT_HALF0[4]: bel;
	wire OUT_HALF0[5]: bel;
	wire OUT_HALF0[6]: bel;
	wire OUT_HALF0[7]: bel;
	wire OUT_HALF0[8]: bel;
	wire OUT_HALF0[9]: bel;
	wire OUT_HALF0[10]: bel;
	wire OUT_HALF0[11]: bel;
	wire OUT_HALF0[12]: bel;
	wire OUT_HALF0[13]: bel;
	wire OUT_HALF0[14]: bel;
	wire OUT_HALF0[15]: bel;
	wire OUT_HALF0[16]: bel;
	wire OUT_HALF0[17]: bel;
	wire OUT_HALF1[0]: bel;
	wire OUT_HALF1[1]: bel;
	wire OUT_HALF1[2]: bel;
	wire OUT_HALF1[3]: bel;
	wire OUT_HALF1[4]: bel;
	wire OUT_HALF1[5]: bel;
	wire OUT_HALF1[6]: bel;
	wire OUT_HALF1[7]: bel;
	wire OUT_HALF1[8]: bel;
	wire OUT_HALF1[9]: bel;
	wire OUT_HALF1[10]: bel;
	wire OUT_HALF1[11]: bel;
	wire OUT_HALF1[12]: bel;
	wire OUT_HALF1[13]: bel;
	wire OUT_HALF1[14]: bel;
	wire OUT_HALF1[15]: bel;
	wire OUT_HALF1[16]: bel;
	wire OUT_HALF1[17]: bel;
	wire OUT_TEST[0]: bel;
	wire OUT_TEST[1]: bel;
	wire OUT_TEST[2]: bel;
	wire OUT_TEST[3]: bel;
	wire OUT_TEST[4]: bel;
	wire OUT_TEST[5]: bel;
	wire OUT_TEST[6]: bel;
	wire OUT_TEST[7]: bel;
	wire OUT_TEST[8]: bel;
	wire OUT_TEST[9]: bel;
	wire OUT_TEST[10]: bel;
	wire OUT_TEST[11]: bel;
	wire OUT_TEST[12]: bel;
	wire OUT_TEST[13]: bel;
	wire OUT_TEST[14]: bel;
	wire OUT_TEST[15]: bel;
	wire OUT_TBUS: bel;
	wire OUT_PCI[0]: bel;
	wire OUT_PCI[1]: bel;
	wire IMUX_BUFG_CLK_INT[0]: mux;
	wire IMUX_BUFG_CLK_INT[1]: mux;
	wire IMUX_BUFG_CLK_INT[2]: mux;
	wire IMUX_BUFG_CLK_INT[3]: mux;
	wire IMUX_BUFG_CLK_INT[4]: mux;
	wire IMUX_BUFG_CLK_INT[5]: mux;
	wire IMUX_BUFG_CLK_INT[6]: mux;
	wire IMUX_BUFG_CLK_INT[7]: mux;
	wire IMUX_BUFG_CLK[0]: mux;
	wire IMUX_BUFG_CLK[1]: mux;
	wire IMUX_BUFG_CLK[2]: mux;
	wire IMUX_BUFG_CLK[3]: mux;
	wire IMUX_BUFG_CLK[4]: mux;
	wire IMUX_BUFG_CLK[5]: mux;
	wire IMUX_BUFG_CLK[6]: mux;
	wire IMUX_BUFG_CLK[7]: mux;
	wire IMUX_BUFG_SEL[0]: mux;
	wire IMUX_BUFG_SEL[1]: mux;
	wire IMUX_BUFG_SEL[2]: mux;
	wire IMUX_BUFG_SEL[3]: mux;
	wire IMUX_BUFG_SEL[4]: mux;
	wire IMUX_BUFG_SEL[5]: mux;
	wire IMUX_BUFG_SEL[6]: mux;
	wire IMUX_BUFG_SEL[7]: mux;

	tile_slot INT {
		bel_slot INT: routing;
		bel_slot PTE2OMUX: routing;

		tile_class INT_CLB {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][0], MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[6][0], MAIN[6][3], MAIN[7][5], MAIN[7][4], MAIN[6][6], MAIN[6][9]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100001000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[7][9], MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[6][2], MAIN[7][3], MAIN[6][5], MAIN[6][4], MAIN[7][6], MAIN[6][7]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100001000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[6][10], MAIN[6][13], MAIN[7][15], MAIN[7][14], MAIN[6][16], MAIN[6][19]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[7][19], MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[6][12], MAIN[7][13], MAIN[6][15], MAIN[6][14], MAIN[7][16], MAIN[6][17]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[7][20], MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[6][20], MAIN[6][23], MAIN[7][25], MAIN[7][24], MAIN[6][26], MAIN[6][29]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[7][29], MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[6][22], MAIN[7][23], MAIN[6][25], MAIN[6][24], MAIN[7][26], MAIN[6][27]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[7][30], MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[6][30], MAIN[6][33], MAIN[7][35], MAIN[7][34], MAIN[6][36], MAIN[6][39]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100000001,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[7][39], MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[6][32], MAIN[7][33], MAIN[6][35], MAIN[6][34], MAIN[7][36], MAIN[6][37]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100000001,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[7][40], MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[6][40], MAIN[6][43], MAIN[7][45], MAIN[7][44], MAIN[6][46], MAIN[6][49]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100000010,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[7][49], MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[6][42], MAIN[7][43], MAIN[6][45], MAIN[6][44], MAIN[7][46], MAIN[6][47]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100000010,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[7][50], MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[6][50], MAIN[6][53], MAIN[7][55], MAIN[7][54], MAIN[6][56], MAIN[6][59]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[7][59], MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[6][52], MAIN[7][53], MAIN[6][55], MAIN[6][54], MAIN[7][56], MAIN[6][57]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[7][60], MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[6][60], MAIN[6][63], MAIN[7][65], MAIN[7][64], MAIN[6][66], MAIN[6][69]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[7][69], MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[6][62], MAIN[7][63], MAIN[6][65], MAIN[6][64], MAIN[7][66], MAIN[6][67]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[7][70], MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[6][70], MAIN[6][73], MAIN[7][75], MAIN[7][74], MAIN[6][76], MAIN[6][79]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100100000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[7][79], MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[6][72], MAIN[7][73], MAIN[6][75], MAIN[6][74], MAIN[7][76], MAIN[6][77]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010000001,
					OUT_FAN[7] = 0b0010000010,
					OUT_SEC[8] = 0b0010001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[11] = 0b0010100000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[16] = 0b0100010000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[19] = 0b1000000010,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					OUT_TBUS = 0b0100100000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					OUT_FAN[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					OUT_FAN[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					OUT_FAN[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					OUT_FAN[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					OUT_FAN[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					OUT_FAN[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[0] @[MAIN[5][41], MAIN[5][42], MAIN[5][40], MAIN[4][42], MAIN[5][49], MAIN[4][47], MAIN[4][43], MAIN[5][45], MAIN[4][45], MAIN[5][43]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[0] @[MAIN[5][65], MAIN[4][65], MAIN[5][67], MAIN[4][67], MAIN[5][63], MAIN[5][64], MAIN[4][64], MAIN[5][62]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TS[0] @[MAIN[4][37], MAIN[5][39], MAIN[5][37], MAIN[5][38], MAIN[5][30], MAIN[4][32], MAIN[5][34], MAIN[4][34], MAIN[4][36]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_TS[1] @[MAIN[4][31], MAIN[5][29], MAIN[5][31], MAIN[5][32], MAIN[4][29], MAIN[4][33], MAIN[5][33], MAIN[5][35], MAIN[4][35]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_CLB_F1[0] @[MAIN[8][71], MAIN[9][69], MAIN[8][69], MAIN[9][71], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69], MAIN[3][71]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0001000000010,
					OMUX_SW5 = 0b0010000000100,
					OMUX_ES7 = 0b0001000001000,
					OMUX_E13 = 0b0001000010000,
					OMUX_W14 = 0b0001000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0010000000010,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0100010000000,
					DBL_W2[7] = 0b1000000000010,
					DBL_W2[8] = 0b0100000010000,
					DBL_W2[9] = 0b0010010000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b1000001000000,
					DBL_E1[9] = 0b0001010000000,
					DBL_E2[8] = 0b0100000001000,
					DBL_E2[9] = 0b0100000000100,
					DBL_S0[8] = 0b0010000001000,
					DBL_S1[8] = 0b0001001000000,
					DBL_S1[9] = 0b1000000100000,
					DBL_S2[8] = 0b1000000010000,
					DBL_S2[9] = 0b1000000001000,
					DBL_N0[7] = 0b0100000000010,
					DBL_N0[9] = 0b1000000000100,
					DBL_N1[7] = 0b0100000100000,
					DBL_N1[8] = 0b1000100000000,
					DBL_N1[9] = 0b0010001000000,
					DBL_N2[7] = 0b1000010000000,
					DBL_N2[8] = 0b0100100000000,
					DBL_N2[9] = 0b0010100000000,
					IMUX_CLB_BY[2] = 0b0001000100000,
					IMUX_CLB_BY[3] = 0b0001100000000,
					OUT_FAN[0] = 0b0010000000001,
					OUT_FAN[7] = 0b1000000000001,
				}
				mux IMUX_CLB_F1[1] @[MAIN[9][12], MAIN[9][14], MAIN[8][14], MAIN[8][12], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14], MAIN[3][12]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0100000000010,
					OMUX_E2 = 0b0100000000100,
					OMUX_EN8 = 0b0001000001000,
					OMUX_N10 = 0b0100000010000,
					OMUX_NW10 = 0b0100000001000,
					DBL_W0[0] = 0b0001000010000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b0010001000000,
					DBL_W2[0] = 0b0010010000000,
					DBL_W2[1] = 0b0001010000000,
					DBL_E0[1] = 0b0001000000010,
					DBL_E1[0] = 0b0010000100000,
					DBL_E1[1] = 0b1000010000000,
					DBL_E1[2] = 0b1000001000000,
					DBL_E2[0] = 0b1000000001000,
					DBL_E2[1] = 0b1000000000010,
					DBL_E2[2] = 0b1000000010000,
					DBL_S0[0] = 0b0001000000100,
					DBL_S0[2] = 0b1000000000100,
					DBL_S1[0] = 0b0100000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b0001001000000,
					DBL_S2[0] = 0b0010000000010,
					DBL_S2[1] = 0b0010000010000,
					DBL_S2[2] = 0b0010000000100,
					DBL_N0[1] = 0b0010000001000,
					DBL_N1[0] = 0b0010100000000,
					DBL_N1[1] = 0b0001000100000,
					DBL_N2[0] = 0b0100010000000,
					DBL_N2[1] = 0b1000100000000,
					IMUX_CLB_BY[0] = 0b0100001000000,
					IMUX_CLB_BY[1] = 0b0100100000000,
					OUT_FAN[3] = 0b1000000000001,
					OUT_FAN[4] = 0b0100000000001,
				}
				mux IMUX_CLB_F1[2] @[MAIN[9][67], MAIN[8][65], MAIN[9][65], MAIN[8][67], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67], MAIN[3][67]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000100,
					OMUX_ES7 = 0b0010000001000,
					OMUX_E13 = 0b0010000010000,
					OMUX_W14 = 0b0010000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0001000000010,
					DBL_W1[7] = 0b0001000100000,
					DBL_W1[8] = 0b1000001000000,
					DBL_W1[9] = 0b1000010000000,
					DBL_W2[7] = 0b0100000000010,
					DBL_W2[8] = 0b1000000010000,
					DBL_W2[9] = 0b0001010000000,
					DBL_E0[9] = 0b0001000010000,
					DBL_E1[8] = 0b0100001000000,
					DBL_E1[9] = 0b0010010000000,
					DBL_E2[8] = 0b1000000001000,
					DBL_E2[9] = 0b1000000000100,
					DBL_S0[8] = 0b0001000001000,
					DBL_S1[8] = 0b0010001000000,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b1000000000010,
					DBL_N0[9] = 0b0100000000100,
					DBL_N1[7] = 0b1000000100000,
					DBL_N1[8] = 0b0100100000000,
					DBL_N1[9] = 0b0001001000000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b1000100000000,
					DBL_N2[9] = 0b0001100000000,
					IMUX_CLB_BY[2] = 0b0010000100000,
					IMUX_CLB_BY[3] = 0b0010100000000,
					OUT_FAN[0] = 0b1000000000001,
					OUT_FAN[7] = 0b0010000000001,
				}
				mux IMUX_CLB_F1[3] @[MAIN[8][8], MAIN[8][10], MAIN[9][10], MAIN[9][8], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8], MAIN[3][8]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0001000000010,
					OMUX_E2 = 0b0001000000100,
					OMUX_EN8 = 0b0100000001000,
					OMUX_N10 = 0b0001000010000,
					OMUX_NW10 = 0b0001000001000,
					DBL_W0[0] = 0b0100000010000,
					DBL_W1[0] = 0b0010000100000,
					DBL_W1[1] = 0b1000001000000,
					DBL_W2[0] = 0b1000010000000,
					DBL_W2[1] = 0b0100010000000,
					DBL_E0[1] = 0b0100000000010,
					DBL_E1[0] = 0b1000000100000,
					DBL_E1[1] = 0b0010010000000,
					DBL_E1[2] = 0b0010001000000,
					DBL_E2[0] = 0b0010000001000,
					DBL_E2[1] = 0b0010000000010,
					DBL_E2[2] = 0b0010000010000,
					DBL_S0[0] = 0b0100000000100,
					DBL_S0[2] = 0b0010000000100,
					DBL_S1[0] = 0b0001000100000,
					DBL_S1[1] = 0b0100100000000,
					DBL_S1[2] = 0b0100001000000,
					DBL_S2[0] = 0b1000000000010,
					DBL_S2[1] = 0b1000000010000,
					DBL_S2[2] = 0b1000000000100,
					DBL_N0[1] = 0b1000000001000,
					DBL_N1[0] = 0b1000100000000,
					DBL_N1[1] = 0b0100000100000,
					DBL_N2[0] = 0b0001010000000,
					DBL_N2[1] = 0b0010100000000,
					IMUX_CLB_BY[0] = 0b0001001000000,
					IMUX_CLB_BY[1] = 0b0001100000000,
					OUT_FAN[3] = 0b0100000000001,
					OUT_FAN[4] = 0b1000000000001,
				}
				mux IMUX_CLB_F2[0] @[MAIN[8][31], MAIN[8][29], MAIN[9][29], MAIN[9][31], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29], MAIN[3][31]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0100000000010,
					OMUX_E7 = 0b0001000000100,
					OMUX_N12 = 0b0001000000010,
					OMUX_NE12 = 0b0001000001000,
					OMUX_WN14 = 0b0001000010000,
					DBL_W0[2] = 0b0010000010000,
					DBL_W0[4] = 0b0100000001000,
					DBL_W1[2] = 0b0100000100000,
					DBL_W1[3] = 0b0010001000000,
					DBL_W1[4] = 0b0010010000000,
					DBL_W2[2] = 0b1000000010000,
					DBL_W2[3] = 0b0010000001000,
					DBL_W2[4] = 0b0100010000000,
					DBL_E0[3] = 0b0100000010000,
					DBL_E1[3] = 0b1000001000000,
					DBL_E1[4] = 0b0001010000000,
					DBL_E2[3] = 0b0010000000100,
					DBL_E2[4] = 0b0010000000010,
					DBL_S0[4] = 0b0100000000100,
					DBL_S1[3] = 0b0001001000000,
					DBL_S1[4] = 0b1000000100000,
					DBL_S2[3] = 0b1000000001000,
					DBL_S2[4] = 0b1000000000100,
					DBL_N0[3] = 0b1000000000010,
					DBL_N1[2] = 0b0010000100000,
					DBL_N1[3] = 0b1000100000000,
					DBL_N1[4] = 0b0100001000000,
					DBL_N2[2] = 0b1000010000000,
					DBL_N2[3] = 0b0010100000000,
					DBL_N2[4] = 0b0100100000000,
					IMUX_CLB_BX[2] = 0b0001100000000,
					IMUX_CLB_BX[3] = 0b0001000100000,
					OUT_FAN[2] = 0b0100000000001,
					OUT_FAN[5] = 0b1000000000001,
				}
				mux IMUX_CLB_F2[1] @[MAIN[9][52], MAIN[8][54], MAIN[9][54], MAIN[8][52], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54], MAIN[3][52]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0001000000100,
					OMUX_SE3 = 0b0010000001000,
					OMUX_E8 = 0b0010000000100,
					OMUX_W9 = 0b0010000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0001000001000,
					DBL_W1[5] = 0b1000000100000,
					DBL_W1[6] = 0b0100001000000,
					DBL_W2[5] = 0b0100010000000,
					DBL_W2[6] = 0b0001010000000,
					DBL_E0[5] = 0b0001000000010,
					DBL_E0[7] = 0b1000000010000,
					DBL_E1[5] = 0b0100000100000,
					DBL_E1[6] = 0b1000010000000,
					DBL_E1[7] = 0b1000001000000,
					DBL_E2[5] = 0b1000000000100,
					DBL_E2[6] = 0b1000000000010,
					DBL_E2[7] = 0b1000000001000,
					DBL_S0[6] = 0b0001000010000,
					DBL_S1[5] = 0b0010000100000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0001001000000,
					DBL_S2[5] = 0b0100000000010,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0100000010000,
					DBL_N0[5] = 0b0100000000100,
					DBL_N1[5] = 0b0100100000000,
					DBL_N1[6] = 0b0001000100000,
					DBL_N2[5] = 0b0010010000000,
					DBL_N2[6] = 0b1000100000000,
					IMUX_CLB_BX[0] = 0b0010100000000,
					IMUX_CLB_BX[1] = 0b0010001000000,
					OUT_FAN[1] = 0b1000000000001,
					OUT_FAN[6] = 0b0010000000001,
				}
				mux IMUX_CLB_F2[2] @[MAIN[9][27], MAIN[9][25], MAIN[8][25], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27], MAIN[3][27]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0001000000010,
					OMUX_E7 = 0b0100000000100,
					OMUX_N12 = 0b0100000000010,
					OMUX_NE12 = 0b0100000001000,
					OMUX_WN14 = 0b0100000010000,
					DBL_W0[2] = 0b1000000010000,
					DBL_W0[4] = 0b0001000001000,
					DBL_W1[2] = 0b0001000100000,
					DBL_W1[3] = 0b1000001000000,
					DBL_W1[4] = 0b1000010000000,
					DBL_W2[2] = 0b0010000010000,
					DBL_W2[3] = 0b1000000001000,
					DBL_W2[4] = 0b0001010000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010001000000,
					DBL_E1[4] = 0b0100010000000,
					DBL_E2[3] = 0b1000000000100,
					DBL_E2[4] = 0b1000000000010,
					DBL_S0[4] = 0b0001000000100,
					DBL_S1[3] = 0b0100001000000,
					DBL_S1[4] = 0b0010000100000,
					DBL_S2[3] = 0b0010000001000,
					DBL_S2[4] = 0b0010000000100,
					DBL_N0[3] = 0b0010000000010,
					DBL_N1[2] = 0b1000000100000,
					DBL_N1[3] = 0b0010100000000,
					DBL_N1[4] = 0b0001001000000,
					DBL_N2[2] = 0b0010010000000,
					DBL_N2[3] = 0b1000100000000,
					DBL_N2[4] = 0b0001100000000,
					IMUX_CLB_BX[2] = 0b0100100000000,
					IMUX_CLB_BX[3] = 0b0100000100000,
					OUT_FAN[2] = 0b1000000000001,
					OUT_FAN[5] = 0b0100000000001,
				}
				mux IMUX_CLB_F2[3] @[MAIN[8][48], MAIN[9][50], MAIN[8][50], MAIN[9][48], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48], MAIN[3][48]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0001000000010,
					OMUX_S3 = 0b0010000000100,
					OMUX_SE3 = 0b0001000001000,
					OMUX_E8 = 0b0001000000100,
					OMUX_W9 = 0b0001000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0010000001000,
					DBL_W1[5] = 0b0100000100000,
					DBL_W1[6] = 0b1000001000000,
					DBL_W2[5] = 0b1000010000000,
					DBL_W2[6] = 0b0010010000000,
					DBL_E0[5] = 0b0010000000010,
					DBL_E0[7] = 0b0100000010000,
					DBL_E1[5] = 0b1000000100000,
					DBL_E1[6] = 0b0100010000000,
					DBL_E1[7] = 0b0100001000000,
					DBL_E2[5] = 0b0100000000100,
					DBL_E2[6] = 0b0100000000010,
					DBL_E2[7] = 0b0100000001000,
					DBL_S0[6] = 0b0010000010000,
					DBL_S1[5] = 0b0001000100000,
					DBL_S1[6] = 0b0010100000000,
					DBL_S1[7] = 0b0010001000000,
					DBL_S2[5] = 0b1000000000010,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b1000000010000,
					DBL_N0[5] = 0b1000000000100,
					DBL_N1[5] = 0b1000100000000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0001010000000,
					DBL_N2[6] = 0b0100100000000,
					IMUX_CLB_BX[0] = 0b0001100000000,
					IMUX_CLB_BX[1] = 0b0001001000000,
					OUT_FAN[1] = 0b0010000000001,
					OUT_FAN[6] = 0b1000000000001,
				}
				mux IMUX_CLB_F3[0] @[MAIN[9][44], MAIN[8][46], MAIN[9][46], MAIN[8][44], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46], MAIN[3][44]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0001000000100,
					OMUX_SE3 = 0b0010000001000,
					OMUX_E8 = 0b0010000000100,
					OMUX_W9 = 0b0010000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0001000001000,
					DBL_W1[5] = 0b1000000100000,
					DBL_W1[6] = 0b0100001000000,
					DBL_W2[5] = 0b0100010000000,
					DBL_W2[6] = 0b0001010000000,
					DBL_E0[5] = 0b0001000000010,
					DBL_E0[7] = 0b1000000010000,
					DBL_E1[5] = 0b0100000100000,
					DBL_E1[6] = 0b1000010000000,
					DBL_E1[7] = 0b1000001000000,
					DBL_E2[5] = 0b1000000000100,
					DBL_E2[6] = 0b1000000000010,
					DBL_E2[7] = 0b1000000001000,
					DBL_S0[6] = 0b0001000010000,
					DBL_S1[5] = 0b0010000100000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0001001000000,
					DBL_S2[5] = 0b0100000000010,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0100000010000,
					DBL_N0[5] = 0b0100000000100,
					DBL_N1[5] = 0b0100100000000,
					DBL_N1[6] = 0b0001000100000,
					DBL_N2[5] = 0b0010010000000,
					DBL_N2[6] = 0b1000100000000,
					IMUX_CLB_BX[0] = 0b0010100000000,
					IMUX_CLB_BX[1] = 0b0010001000000,
					OUT_FAN[1] = 0b1000000000001,
					OUT_FAN[6] = 0b0010000000001,
				}
				mux IMUX_CLB_F3[1] @[MAIN[8][39], MAIN[8][37], MAIN[9][37], MAIN[9][39], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37], MAIN[3][39]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0100000000010,
					OMUX_E7 = 0b0001000000100,
					OMUX_N12 = 0b0001000000010,
					OMUX_NE12 = 0b0001000001000,
					OMUX_WN14 = 0b0001000010000,
					DBL_W0[2] = 0b0010000010000,
					DBL_W0[4] = 0b0100000001000,
					DBL_W1[2] = 0b0100000100000,
					DBL_W1[3] = 0b0010001000000,
					DBL_W1[4] = 0b0010010000000,
					DBL_W2[2] = 0b1000000010000,
					DBL_W2[3] = 0b0010000001000,
					DBL_W2[4] = 0b0100010000000,
					DBL_E0[3] = 0b0100000010000,
					DBL_E1[3] = 0b1000001000000,
					DBL_E1[4] = 0b0001010000000,
					DBL_E2[3] = 0b0010000000100,
					DBL_E2[4] = 0b0010000000010,
					DBL_S0[4] = 0b0100000000100,
					DBL_S1[3] = 0b0001001000000,
					DBL_S1[4] = 0b1000000100000,
					DBL_S2[3] = 0b1000000001000,
					DBL_S2[4] = 0b1000000000100,
					DBL_N0[3] = 0b1000000000010,
					DBL_N1[2] = 0b0010000100000,
					DBL_N1[3] = 0b1000100000000,
					DBL_N1[4] = 0b0100001000000,
					DBL_N2[2] = 0b1000010000000,
					DBL_N2[3] = 0b0010100000000,
					DBL_N2[4] = 0b0100100000000,
					IMUX_CLB_BX[2] = 0b0001100000000,
					IMUX_CLB_BX[3] = 0b0001000100000,
					OUT_FAN[2] = 0b0100000000001,
					OUT_FAN[5] = 0b1000000000001,
				}
				mux IMUX_CLB_F3[2] @[MAIN[8][40], MAIN[9][42], MAIN[8][42], MAIN[9][40], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40], MAIN[3][40]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0001000000010,
					OMUX_S3 = 0b0010000000100,
					OMUX_SE3 = 0b0001000001000,
					OMUX_E8 = 0b0001000000100,
					OMUX_W9 = 0b0001000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0010000001000,
					DBL_W1[5] = 0b0100000100000,
					DBL_W1[6] = 0b1000001000000,
					DBL_W2[5] = 0b1000010000000,
					DBL_W2[6] = 0b0010010000000,
					DBL_E0[5] = 0b0010000000010,
					DBL_E0[7] = 0b0100000010000,
					DBL_E1[5] = 0b1000000100000,
					DBL_E1[6] = 0b0100010000000,
					DBL_E1[7] = 0b0100001000000,
					DBL_E2[5] = 0b0100000000100,
					DBL_E2[6] = 0b0100000000010,
					DBL_E2[7] = 0b0100000001000,
					DBL_S0[6] = 0b0010000010000,
					DBL_S1[5] = 0b0001000100000,
					DBL_S1[6] = 0b0010100000000,
					DBL_S1[7] = 0b0010001000000,
					DBL_S2[5] = 0b1000000000010,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b1000000010000,
					DBL_N0[5] = 0b1000000000100,
					DBL_N1[5] = 0b1000100000000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0001010000000,
					DBL_N2[6] = 0b0100100000000,
					IMUX_CLB_BX[0] = 0b0001100000000,
					IMUX_CLB_BX[1] = 0b0001001000000,
					OUT_FAN[1] = 0b0010000000001,
					OUT_FAN[6] = 0b1000000000001,
				}
				mux IMUX_CLB_F3[3] @[MAIN[9][35], MAIN[9][33], MAIN[8][33], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35], MAIN[3][35]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0001000000010,
					OMUX_E7 = 0b0100000000100,
					OMUX_N12 = 0b0100000000010,
					OMUX_NE12 = 0b0100000001000,
					OMUX_WN14 = 0b0100000010000,
					DBL_W0[2] = 0b1000000010000,
					DBL_W0[4] = 0b0001000001000,
					DBL_W1[2] = 0b0001000100000,
					DBL_W1[3] = 0b1000001000000,
					DBL_W1[4] = 0b1000010000000,
					DBL_W2[2] = 0b0010000010000,
					DBL_W2[3] = 0b1000000001000,
					DBL_W2[4] = 0b0001010000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010001000000,
					DBL_E1[4] = 0b0100010000000,
					DBL_E2[3] = 0b1000000000100,
					DBL_E2[4] = 0b1000000000010,
					DBL_S0[4] = 0b0001000000100,
					DBL_S1[3] = 0b0100001000000,
					DBL_S1[4] = 0b0010000100000,
					DBL_S2[3] = 0b0010000001000,
					DBL_S2[4] = 0b0010000000100,
					DBL_N0[3] = 0b0010000000010,
					DBL_N1[2] = 0b1000000100000,
					DBL_N1[3] = 0b0010100000000,
					DBL_N1[4] = 0b0001001000000,
					DBL_N2[2] = 0b0010010000000,
					DBL_N2[3] = 0b1000100000000,
					DBL_N2[4] = 0b0001100000000,
					IMUX_CLB_BX[2] = 0b0100100000000,
					IMUX_CLB_BX[3] = 0b0100000100000,
					OUT_FAN[2] = 0b1000000000001,
					OUT_FAN[5] = 0b0100000000001,
				}
				mux IMUX_CLB_F4[0] @[MAIN[9][4], MAIN[9][6], MAIN[8][6], MAIN[8][4], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6], MAIN[3][4]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0100000000010,
					OMUX_E2 = 0b0100000000100,
					OMUX_EN8 = 0b0001000001000,
					OMUX_N10 = 0b0100000010000,
					OMUX_NW10 = 0b0100000001000,
					DBL_W0[0] = 0b0001000010000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b0010001000000,
					DBL_W2[0] = 0b0010010000000,
					DBL_W2[1] = 0b0001010000000,
					DBL_E0[1] = 0b0001000000010,
					DBL_E1[0] = 0b0010000100000,
					DBL_E1[1] = 0b1000010000000,
					DBL_E1[2] = 0b1000001000000,
					DBL_E2[0] = 0b1000000001000,
					DBL_E2[1] = 0b1000000000010,
					DBL_E2[2] = 0b1000000010000,
					DBL_S0[0] = 0b0001000000100,
					DBL_S0[2] = 0b1000000000100,
					DBL_S1[0] = 0b0100000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b0001001000000,
					DBL_S2[0] = 0b0010000000010,
					DBL_S2[1] = 0b0010000010000,
					DBL_S2[2] = 0b0010000000100,
					DBL_N0[1] = 0b0010000001000,
					DBL_N1[0] = 0b0010100000000,
					DBL_N1[1] = 0b0001000100000,
					DBL_N2[0] = 0b0100010000000,
					DBL_N2[1] = 0b1000100000000,
					IMUX_CLB_BY[0] = 0b0100001000000,
					IMUX_CLB_BY[1] = 0b0100100000000,
					OUT_FAN[3] = 0b1000000000001,
					OUT_FAN[4] = 0b0100000000001,
				}
				mux IMUX_CLB_F4[1] @[MAIN[8][79], MAIN[9][77], MAIN[8][77], MAIN[9][79], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77], MAIN[3][79]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0001000000010,
					OMUX_SW5 = 0b0010000000100,
					OMUX_ES7 = 0b0001000001000,
					OMUX_E13 = 0b0001000010000,
					OMUX_W14 = 0b0001000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0010000000010,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0100010000000,
					DBL_W2[7] = 0b1000000000010,
					DBL_W2[8] = 0b0100000010000,
					DBL_W2[9] = 0b0010010000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b1000001000000,
					DBL_E1[9] = 0b0001010000000,
					DBL_E2[8] = 0b0100000001000,
					DBL_E2[9] = 0b0100000000100,
					DBL_S0[8] = 0b0010000001000,
					DBL_S1[8] = 0b0001001000000,
					DBL_S1[9] = 0b1000000100000,
					DBL_S2[8] = 0b1000000010000,
					DBL_S2[9] = 0b1000000001000,
					DBL_N0[7] = 0b0100000000010,
					DBL_N0[9] = 0b1000000000100,
					DBL_N1[7] = 0b0100000100000,
					DBL_N1[8] = 0b1000100000000,
					DBL_N1[9] = 0b0010001000000,
					DBL_N2[7] = 0b1000010000000,
					DBL_N2[8] = 0b0100100000000,
					DBL_N2[9] = 0b0010100000000,
					IMUX_CLB_BY[2] = 0b0001000100000,
					IMUX_CLB_BY[3] = 0b0001100000000,
					OUT_FAN[0] = 0b0010000000001,
					OUT_FAN[7] = 0b1000000000001,
				}
				mux IMUX_CLB_F4[2] @[MAIN[8][0], MAIN[8][2], MAIN[9][2], MAIN[9][0], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0], MAIN[3][0]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0001000000010,
					OMUX_E2 = 0b0001000000100,
					OMUX_EN8 = 0b0100000001000,
					OMUX_N10 = 0b0001000010000,
					OMUX_NW10 = 0b0001000001000,
					DBL_W0[0] = 0b0100000010000,
					DBL_W1[0] = 0b0010000100000,
					DBL_W1[1] = 0b1000001000000,
					DBL_W2[0] = 0b1000010000000,
					DBL_W2[1] = 0b0100010000000,
					DBL_E0[1] = 0b0100000000010,
					DBL_E1[0] = 0b1000000100000,
					DBL_E1[1] = 0b0010010000000,
					DBL_E1[2] = 0b0010001000000,
					DBL_E2[0] = 0b0010000001000,
					DBL_E2[1] = 0b0010000000010,
					DBL_E2[2] = 0b0010000010000,
					DBL_S0[0] = 0b0100000000100,
					DBL_S0[2] = 0b0010000000100,
					DBL_S1[0] = 0b0001000100000,
					DBL_S1[1] = 0b0100100000000,
					DBL_S1[2] = 0b0100001000000,
					DBL_S2[0] = 0b1000000000010,
					DBL_S2[1] = 0b1000000010000,
					DBL_S2[2] = 0b1000000000100,
					DBL_N0[1] = 0b1000000001000,
					DBL_N1[0] = 0b1000100000000,
					DBL_N1[1] = 0b0100000100000,
					DBL_N2[0] = 0b0001010000000,
					DBL_N2[1] = 0b0010100000000,
					IMUX_CLB_BY[0] = 0b0001001000000,
					IMUX_CLB_BY[1] = 0b0001100000000,
					OUT_FAN[3] = 0b0100000000001,
					OUT_FAN[4] = 0b1000000000001,
				}
				mux IMUX_CLB_F4[3] @[MAIN[9][75], MAIN[8][73], MAIN[9][73], MAIN[8][75], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75], MAIN[3][75]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000100,
					OMUX_ES7 = 0b0010000001000,
					OMUX_E13 = 0b0010000010000,
					OMUX_W14 = 0b0010000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0001000000010,
					DBL_W1[7] = 0b0001000100000,
					DBL_W1[8] = 0b1000001000000,
					DBL_W1[9] = 0b1000010000000,
					DBL_W2[7] = 0b0100000000010,
					DBL_W2[8] = 0b1000000010000,
					DBL_W2[9] = 0b0001010000000,
					DBL_E0[9] = 0b0001000010000,
					DBL_E1[8] = 0b0100001000000,
					DBL_E1[9] = 0b0010010000000,
					DBL_E2[8] = 0b1000000001000,
					DBL_E2[9] = 0b1000000000100,
					DBL_S0[8] = 0b0001000001000,
					DBL_S1[8] = 0b0010001000000,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b1000000000010,
					DBL_N0[9] = 0b0100000000100,
					DBL_N1[7] = 0b1000000100000,
					DBL_N1[8] = 0b0100100000000,
					DBL_N1[9] = 0b0001001000000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b1000100000000,
					DBL_N2[9] = 0b0001100000000,
					IMUX_CLB_BY[2] = 0b0010000100000,
					IMUX_CLB_BY[3] = 0b0010100000000,
					OUT_FAN[0] = 0b1000000000001,
					OUT_FAN[7] = 0b0010000000001,
				}
				mux IMUX_CLB_G1[0] @[MAIN[9][68], MAIN[8][70], MAIN[9][70], MAIN[8][68], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68], MAIN[3][68]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000100,
					OMUX_ES7 = 0b0010000001000,
					OMUX_E13 = 0b0010000010000,
					OMUX_W14 = 0b0010000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0001000000010,
					DBL_W1[7] = 0b0001000100000,
					DBL_W1[8] = 0b1000001000000,
					DBL_W1[9] = 0b1000010000000,
					DBL_W2[7] = 0b0100000000010,
					DBL_W2[8] = 0b1000000010000,
					DBL_W2[9] = 0b0001010000000,
					DBL_E0[9] = 0b0001000010000,
					DBL_E1[8] = 0b0100001000000,
					DBL_E1[9] = 0b0010010000000,
					DBL_E2[8] = 0b1000000001000,
					DBL_E2[9] = 0b1000000000100,
					DBL_S0[8] = 0b0001000001000,
					DBL_S1[8] = 0b0010001000000,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b1000000000010,
					DBL_N0[9] = 0b0100000000100,
					DBL_N1[7] = 0b1000000100000,
					DBL_N1[8] = 0b0100100000000,
					DBL_N1[9] = 0b0001001000000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b1000100000000,
					DBL_N2[9] = 0b0001100000000,
					IMUX_CLB_BY[2] = 0b0010000100000,
					IMUX_CLB_BY[3] = 0b0010100000000,
					OUT_FAN[0] = 0b1000000000001,
					OUT_FAN[7] = 0b0010000000001,
				}
				mux IMUX_CLB_G1[1] @[MAIN[8][15], MAIN[8][13], MAIN[9][13], MAIN[9][15], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15], MAIN[3][15]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0001000000010,
					OMUX_E2 = 0b0001000000100,
					OMUX_EN8 = 0b0100000001000,
					OMUX_N10 = 0b0001000010000,
					OMUX_NW10 = 0b0001000001000,
					DBL_W0[0] = 0b0100000010000,
					DBL_W1[0] = 0b0010000100000,
					DBL_W1[1] = 0b1000001000000,
					DBL_W2[0] = 0b1000010000000,
					DBL_W2[1] = 0b0100010000000,
					DBL_E0[1] = 0b0100000000010,
					DBL_E1[0] = 0b1000000100000,
					DBL_E1[1] = 0b0010010000000,
					DBL_E1[2] = 0b0010001000000,
					DBL_E2[0] = 0b0010000001000,
					DBL_E2[1] = 0b0010000000010,
					DBL_E2[2] = 0b0010000010000,
					DBL_S0[0] = 0b0100000000100,
					DBL_S0[2] = 0b0010000000100,
					DBL_S1[0] = 0b0001000100000,
					DBL_S1[1] = 0b0100100000000,
					DBL_S1[2] = 0b0100001000000,
					DBL_S2[0] = 0b1000000000010,
					DBL_S2[1] = 0b1000000010000,
					DBL_S2[2] = 0b1000000000100,
					DBL_N0[1] = 0b1000000001000,
					DBL_N1[0] = 0b1000100000000,
					DBL_N1[1] = 0b0100000100000,
					DBL_N2[0] = 0b0001010000000,
					DBL_N2[1] = 0b0010100000000,
					IMUX_CLB_BY[0] = 0b0001001000000,
					IMUX_CLB_BY[1] = 0b0001100000000,
					OUT_FAN[3] = 0b0100000000001,
					OUT_FAN[4] = 0b1000000000001,
				}
				mux IMUX_CLB_G1[2] @[MAIN[8][64], MAIN[9][66], MAIN[8][66], MAIN[9][64], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66], MAIN[3][64]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0001000000010,
					OMUX_SW5 = 0b0010000000100,
					OMUX_ES7 = 0b0001000001000,
					OMUX_E13 = 0b0001000010000,
					OMUX_W14 = 0b0001000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0010000000010,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0100010000000,
					DBL_W2[7] = 0b1000000000010,
					DBL_W2[8] = 0b0100000010000,
					DBL_W2[9] = 0b0010010000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b1000001000000,
					DBL_E1[9] = 0b0001010000000,
					DBL_E2[8] = 0b0100000001000,
					DBL_E2[9] = 0b0100000000100,
					DBL_S0[8] = 0b0010000001000,
					DBL_S1[8] = 0b0001001000000,
					DBL_S1[9] = 0b1000000100000,
					DBL_S2[8] = 0b1000000010000,
					DBL_S2[9] = 0b1000000001000,
					DBL_N0[7] = 0b0100000000010,
					DBL_N0[9] = 0b1000000000100,
					DBL_N1[7] = 0b0100000100000,
					DBL_N1[8] = 0b1000100000000,
					DBL_N1[9] = 0b0010001000000,
					DBL_N2[7] = 0b1000010000000,
					DBL_N2[8] = 0b0100100000000,
					DBL_N2[9] = 0b0010100000000,
					IMUX_CLB_BY[2] = 0b0001000100000,
					IMUX_CLB_BY[3] = 0b0001100000000,
					OUT_FAN[0] = 0b0010000000001,
					OUT_FAN[7] = 0b1000000000001,
				}
				mux IMUX_CLB_G1[3] @[MAIN[9][11], MAIN[9][9], MAIN[8][9], MAIN[8][11], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9], MAIN[3][11]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0100000000010,
					OMUX_E2 = 0b0100000000100,
					OMUX_EN8 = 0b0001000001000,
					OMUX_N10 = 0b0100000010000,
					OMUX_NW10 = 0b0100000001000,
					DBL_W0[0] = 0b0001000010000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b0010001000000,
					DBL_W2[0] = 0b0010010000000,
					DBL_W2[1] = 0b0001010000000,
					DBL_E0[1] = 0b0001000000010,
					DBL_E1[0] = 0b0010000100000,
					DBL_E1[1] = 0b1000010000000,
					DBL_E1[2] = 0b1000001000000,
					DBL_E2[0] = 0b1000000001000,
					DBL_E2[1] = 0b1000000000010,
					DBL_E2[2] = 0b1000000010000,
					DBL_S0[0] = 0b0001000000100,
					DBL_S0[2] = 0b1000000000100,
					DBL_S1[0] = 0b0100000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b0001001000000,
					DBL_S2[0] = 0b0010000000010,
					DBL_S2[1] = 0b0010000010000,
					DBL_S2[2] = 0b0010000000100,
					DBL_N0[1] = 0b0010000001000,
					DBL_N1[0] = 0b0010100000000,
					DBL_N1[1] = 0b0001000100000,
					DBL_N2[0] = 0b0100010000000,
					DBL_N2[1] = 0b1000100000000,
					IMUX_CLB_BY[0] = 0b0100001000000,
					IMUX_CLB_BY[1] = 0b0100100000000,
					OUT_FAN[3] = 0b1000000000001,
					OUT_FAN[4] = 0b0100000000001,
				}
				mux IMUX_CLB_G2[0] @[MAIN[9][28], MAIN[9][30], MAIN[8][30], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28], MAIN[3][28]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0001000000010,
					OMUX_E7 = 0b0100000000100,
					OMUX_N12 = 0b0100000000010,
					OMUX_NE12 = 0b0100000001000,
					OMUX_WN14 = 0b0100000010000,
					DBL_W0[2] = 0b1000000010000,
					DBL_W0[4] = 0b0001000001000,
					DBL_W1[2] = 0b0001000100000,
					DBL_W1[3] = 0b1000001000000,
					DBL_W1[4] = 0b1000010000000,
					DBL_W2[2] = 0b0010000010000,
					DBL_W2[3] = 0b1000000001000,
					DBL_W2[4] = 0b0001010000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010001000000,
					DBL_E1[4] = 0b0100010000000,
					DBL_E2[3] = 0b1000000000100,
					DBL_E2[4] = 0b1000000000010,
					DBL_S0[4] = 0b0001000000100,
					DBL_S1[3] = 0b0100001000000,
					DBL_S1[4] = 0b0010000100000,
					DBL_S2[3] = 0b0010000001000,
					DBL_S2[4] = 0b0010000000100,
					DBL_N0[3] = 0b0010000000010,
					DBL_N1[2] = 0b1000000100000,
					DBL_N1[3] = 0b0010100000000,
					DBL_N1[4] = 0b0001001000000,
					DBL_N2[2] = 0b0010010000000,
					DBL_N2[3] = 0b1000100000000,
					DBL_N2[4] = 0b0001100000000,
					IMUX_CLB_BX[2] = 0b0100100000000,
					IMUX_CLB_BX[3] = 0b0100000100000,
					OUT_FAN[2] = 0b1000000000001,
					OUT_FAN[5] = 0b0100000000001,
				}
				mux IMUX_CLB_G2[1] @[MAIN[8][55], MAIN[9][53], MAIN[8][53], MAIN[9][55], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55], MAIN[3][55]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0001000000010,
					OMUX_S3 = 0b0010000000100,
					OMUX_SE3 = 0b0001000001000,
					OMUX_E8 = 0b0001000000100,
					OMUX_W9 = 0b0001000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0010000001000,
					DBL_W1[5] = 0b0100000100000,
					DBL_W1[6] = 0b1000001000000,
					DBL_W2[5] = 0b1000010000000,
					DBL_W2[6] = 0b0010010000000,
					DBL_E0[5] = 0b0010000000010,
					DBL_E0[7] = 0b0100000010000,
					DBL_E1[5] = 0b1000000100000,
					DBL_E1[6] = 0b0100010000000,
					DBL_E1[7] = 0b0100001000000,
					DBL_E2[5] = 0b0100000000100,
					DBL_E2[6] = 0b0100000000010,
					DBL_E2[7] = 0b0100000001000,
					DBL_S0[6] = 0b0010000010000,
					DBL_S1[5] = 0b0001000100000,
					DBL_S1[6] = 0b0010100000000,
					DBL_S1[7] = 0b0010001000000,
					DBL_S2[5] = 0b1000000000010,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b1000000010000,
					DBL_N0[5] = 0b1000000000100,
					DBL_N1[5] = 0b1000100000000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0001010000000,
					DBL_N2[6] = 0b0100100000000,
					IMUX_CLB_BX[0] = 0b0001100000000,
					IMUX_CLB_BX[1] = 0b0001001000000,
					OUT_FAN[1] = 0b0010000000001,
					OUT_FAN[6] = 0b1000000000001,
				}
				mux IMUX_CLB_G2[2] @[MAIN[8][24], MAIN[8][26], MAIN[9][26], MAIN[9][24], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26], MAIN[3][24]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0100000000010,
					OMUX_E7 = 0b0001000000100,
					OMUX_N12 = 0b0001000000010,
					OMUX_NE12 = 0b0001000001000,
					OMUX_WN14 = 0b0001000010000,
					DBL_W0[2] = 0b0010000010000,
					DBL_W0[4] = 0b0100000001000,
					DBL_W1[2] = 0b0100000100000,
					DBL_W1[3] = 0b0010001000000,
					DBL_W1[4] = 0b0010010000000,
					DBL_W2[2] = 0b1000000010000,
					DBL_W2[3] = 0b0010000001000,
					DBL_W2[4] = 0b0100010000000,
					DBL_E0[3] = 0b0100000010000,
					DBL_E1[3] = 0b1000001000000,
					DBL_E1[4] = 0b0001010000000,
					DBL_E2[3] = 0b0010000000100,
					DBL_E2[4] = 0b0010000000010,
					DBL_S0[4] = 0b0100000000100,
					DBL_S1[3] = 0b0001001000000,
					DBL_S1[4] = 0b1000000100000,
					DBL_S2[3] = 0b1000000001000,
					DBL_S2[4] = 0b1000000000100,
					DBL_N0[3] = 0b1000000000010,
					DBL_N1[2] = 0b0010000100000,
					DBL_N1[3] = 0b1000100000000,
					DBL_N1[4] = 0b0100001000000,
					DBL_N2[2] = 0b1000010000000,
					DBL_N2[3] = 0b0010100000000,
					DBL_N2[4] = 0b0100100000000,
					IMUX_CLB_BX[2] = 0b0001100000000,
					IMUX_CLB_BX[3] = 0b0001000100000,
					OUT_FAN[2] = 0b0100000000001,
					OUT_FAN[5] = 0b1000000000001,
				}
				mux IMUX_CLB_G2[3] @[MAIN[9][51], MAIN[8][49], MAIN[9][49], MAIN[8][51], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49], MAIN[3][51]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0001000000100,
					OMUX_SE3 = 0b0010000001000,
					OMUX_E8 = 0b0010000000100,
					OMUX_W9 = 0b0010000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0001000001000,
					DBL_W1[5] = 0b1000000100000,
					DBL_W1[6] = 0b0100001000000,
					DBL_W2[5] = 0b0100010000000,
					DBL_W2[6] = 0b0001010000000,
					DBL_E0[5] = 0b0001000000010,
					DBL_E0[7] = 0b1000000010000,
					DBL_E1[5] = 0b0100000100000,
					DBL_E1[6] = 0b1000010000000,
					DBL_E1[7] = 0b1000001000000,
					DBL_E2[5] = 0b1000000000100,
					DBL_E2[6] = 0b1000000000010,
					DBL_E2[7] = 0b1000000001000,
					DBL_S0[6] = 0b0001000010000,
					DBL_S1[5] = 0b0010000100000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0001001000000,
					DBL_S2[5] = 0b0100000000010,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0100000010000,
					DBL_N0[5] = 0b0100000000100,
					DBL_N1[5] = 0b0100100000000,
					DBL_N1[6] = 0b0001000100000,
					DBL_N2[5] = 0b0010010000000,
					DBL_N2[6] = 0b1000100000000,
					IMUX_CLB_BX[0] = 0b0010100000000,
					IMUX_CLB_BX[1] = 0b0010001000000,
					OUT_FAN[1] = 0b1000000000001,
					OUT_FAN[6] = 0b0010000000001,
				}
				mux IMUX_CLB_G3[0] @[MAIN[8][47], MAIN[9][45], MAIN[8][45], MAIN[9][47], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47], MAIN[3][47]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0001000000010,
					OMUX_S3 = 0b0010000000100,
					OMUX_SE3 = 0b0001000001000,
					OMUX_E8 = 0b0001000000100,
					OMUX_W9 = 0b0001000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0010000001000,
					DBL_W1[5] = 0b0100000100000,
					DBL_W1[6] = 0b1000001000000,
					DBL_W2[5] = 0b1000010000000,
					DBL_W2[6] = 0b0010010000000,
					DBL_E0[5] = 0b0010000000010,
					DBL_E0[7] = 0b0100000010000,
					DBL_E1[5] = 0b1000000100000,
					DBL_E1[6] = 0b0100010000000,
					DBL_E1[7] = 0b0100001000000,
					DBL_E2[5] = 0b0100000000100,
					DBL_E2[6] = 0b0100000000010,
					DBL_E2[7] = 0b0100000001000,
					DBL_S0[6] = 0b0010000010000,
					DBL_S1[5] = 0b0001000100000,
					DBL_S1[6] = 0b0010100000000,
					DBL_S1[7] = 0b0010001000000,
					DBL_S2[5] = 0b1000000000010,
					DBL_S2[6] = 0b1000000001000,
					DBL_S2[7] = 0b1000000010000,
					DBL_N0[5] = 0b1000000000100,
					DBL_N1[5] = 0b1000100000000,
					DBL_N1[6] = 0b0010000100000,
					DBL_N2[5] = 0b0001010000000,
					DBL_N2[6] = 0b0100100000000,
					IMUX_CLB_BX[0] = 0b0001100000000,
					IMUX_CLB_BX[1] = 0b0001001000000,
					OUT_FAN[1] = 0b0010000000001,
					OUT_FAN[6] = 0b1000000000001,
				}
				mux IMUX_CLB_G3[1] @[MAIN[9][36], MAIN[9][38], MAIN[8][38], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36], MAIN[3][36]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0001000000010,
					OMUX_E7 = 0b0100000000100,
					OMUX_N12 = 0b0100000000010,
					OMUX_NE12 = 0b0100000001000,
					OMUX_WN14 = 0b0100000010000,
					DBL_W0[2] = 0b1000000010000,
					DBL_W0[4] = 0b0001000001000,
					DBL_W1[2] = 0b0001000100000,
					DBL_W1[3] = 0b1000001000000,
					DBL_W1[4] = 0b1000010000000,
					DBL_W2[2] = 0b0010000010000,
					DBL_W2[3] = 0b1000000001000,
					DBL_W2[4] = 0b0001010000000,
					DBL_E0[3] = 0b0001000010000,
					DBL_E1[3] = 0b0010001000000,
					DBL_E1[4] = 0b0100010000000,
					DBL_E2[3] = 0b1000000000100,
					DBL_E2[4] = 0b1000000000010,
					DBL_S0[4] = 0b0001000000100,
					DBL_S1[3] = 0b0100001000000,
					DBL_S1[4] = 0b0010000100000,
					DBL_S2[3] = 0b0010000001000,
					DBL_S2[4] = 0b0010000000100,
					DBL_N0[3] = 0b0010000000010,
					DBL_N1[2] = 0b1000000100000,
					DBL_N1[3] = 0b0010100000000,
					DBL_N1[4] = 0b0001001000000,
					DBL_N2[2] = 0b0010010000000,
					DBL_N2[3] = 0b1000100000000,
					DBL_N2[4] = 0b0001100000000,
					IMUX_CLB_BX[2] = 0b0100100000000,
					IMUX_CLB_BX[3] = 0b0100000100000,
					OUT_FAN[2] = 0b1000000000001,
					OUT_FAN[5] = 0b0100000000001,
				}
				mux IMUX_CLB_G3[2] @[MAIN[9][43], MAIN[8][41], MAIN[9][41], MAIN[8][43], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41], MAIN[3][43]] {
					PULLUP = 0b0000000000000,
					OMUX[9] = 0b0001000000001,
					OMUX_WS1 = 0b0010000000010,
					OMUX_S3 = 0b0001000000100,
					OMUX_SE3 = 0b0010000001000,
					OMUX_E8 = 0b0010000000100,
					OMUX_W9 = 0b0010000010000,
					OMUX_N11 = 0b0100000000001,
					DBL_W0[6] = 0b0001000001000,
					DBL_W1[5] = 0b1000000100000,
					DBL_W1[6] = 0b0100001000000,
					DBL_W2[5] = 0b0100010000000,
					DBL_W2[6] = 0b0001010000000,
					DBL_E0[5] = 0b0001000000010,
					DBL_E0[7] = 0b1000000010000,
					DBL_E1[5] = 0b0100000100000,
					DBL_E1[6] = 0b1000010000000,
					DBL_E1[7] = 0b1000001000000,
					DBL_E2[5] = 0b1000000000100,
					DBL_E2[6] = 0b1000000000010,
					DBL_E2[7] = 0b1000000001000,
					DBL_S0[6] = 0b0001000010000,
					DBL_S1[5] = 0b0010000100000,
					DBL_S1[6] = 0b0001100000000,
					DBL_S1[7] = 0b0001001000000,
					DBL_S2[5] = 0b0100000000010,
					DBL_S2[6] = 0b0100000001000,
					DBL_S2[7] = 0b0100000010000,
					DBL_N0[5] = 0b0100000000100,
					DBL_N1[5] = 0b0100100000000,
					DBL_N1[6] = 0b0001000100000,
					DBL_N2[5] = 0b0010010000000,
					DBL_N2[6] = 0b1000100000000,
					IMUX_CLB_BX[0] = 0b0010100000000,
					IMUX_CLB_BX[1] = 0b0010001000000,
					OUT_FAN[1] = 0b1000000000001,
					OUT_FAN[6] = 0b0010000000001,
				}
				mux IMUX_CLB_G3[3] @[MAIN[8][32], MAIN[8][34], MAIN[9][34], MAIN[9][32], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34], MAIN[3][32]] {
					PULLUP = 0b0000000000000,
					OMUX[6] = 0b0001000000001,
					OMUX_S4 = 0b0010000000001,
					OMUX_W6 = 0b0100000000010,
					OMUX_E7 = 0b0001000000100,
					OMUX_N12 = 0b0001000000010,
					OMUX_NE12 = 0b0001000001000,
					OMUX_WN14 = 0b0001000010000,
					DBL_W0[2] = 0b0010000010000,
					DBL_W0[4] = 0b0100000001000,
					DBL_W1[2] = 0b0100000100000,
					DBL_W1[3] = 0b0010001000000,
					DBL_W1[4] = 0b0010010000000,
					DBL_W2[2] = 0b1000000010000,
					DBL_W2[3] = 0b0010000001000,
					DBL_W2[4] = 0b0100010000000,
					DBL_E0[3] = 0b0100000010000,
					DBL_E1[3] = 0b1000001000000,
					DBL_E1[4] = 0b0001010000000,
					DBL_E2[3] = 0b0010000000100,
					DBL_E2[4] = 0b0010000000010,
					DBL_S0[4] = 0b0100000000100,
					DBL_S1[3] = 0b0001001000000,
					DBL_S1[4] = 0b1000000100000,
					DBL_S2[3] = 0b1000000001000,
					DBL_S2[4] = 0b1000000000100,
					DBL_N0[3] = 0b1000000000010,
					DBL_N1[2] = 0b0010000100000,
					DBL_N1[3] = 0b1000100000000,
					DBL_N1[4] = 0b0100001000000,
					DBL_N2[2] = 0b1000010000000,
					DBL_N2[3] = 0b0010100000000,
					DBL_N2[4] = 0b0100100000000,
					IMUX_CLB_BX[2] = 0b0001100000000,
					IMUX_CLB_BX[3] = 0b0001000100000,
					OUT_FAN[2] = 0b0100000000001,
					OUT_FAN[5] = 0b1000000000001,
				}
				mux IMUX_CLB_G4[0] @[MAIN[8][7], MAIN[8][5], MAIN[9][5], MAIN[9][7], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7], MAIN[3][7]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0001000000010,
					OMUX_E2 = 0b0001000000100,
					OMUX_EN8 = 0b0100000001000,
					OMUX_N10 = 0b0001000010000,
					OMUX_NW10 = 0b0001000001000,
					DBL_W0[0] = 0b0100000010000,
					DBL_W1[0] = 0b0010000100000,
					DBL_W1[1] = 0b1000001000000,
					DBL_W2[0] = 0b1000010000000,
					DBL_W2[1] = 0b0100010000000,
					DBL_E0[1] = 0b0100000000010,
					DBL_E1[0] = 0b1000000100000,
					DBL_E1[1] = 0b0010010000000,
					DBL_E1[2] = 0b0010001000000,
					DBL_E2[0] = 0b0010000001000,
					DBL_E2[1] = 0b0010000000010,
					DBL_E2[2] = 0b0010000010000,
					DBL_S0[0] = 0b0100000000100,
					DBL_S0[2] = 0b0010000000100,
					DBL_S1[0] = 0b0001000100000,
					DBL_S1[1] = 0b0100100000000,
					DBL_S1[2] = 0b0100001000000,
					DBL_S2[0] = 0b1000000000010,
					DBL_S2[1] = 0b1000000010000,
					DBL_S2[2] = 0b1000000000100,
					DBL_N0[1] = 0b1000000001000,
					DBL_N1[0] = 0b1000100000000,
					DBL_N1[1] = 0b0100000100000,
					DBL_N2[0] = 0b0001010000000,
					DBL_N2[1] = 0b0010100000000,
					IMUX_CLB_BY[0] = 0b0001001000000,
					IMUX_CLB_BY[1] = 0b0001100000000,
					OUT_FAN[3] = 0b0100000000001,
					OUT_FAN[4] = 0b1000000000001,
				}
				mux IMUX_CLB_G4[1] @[MAIN[9][76], MAIN[8][78], MAIN[9][78], MAIN[8][76], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76], MAIN[3][76]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0010000000010,
					OMUX_SW5 = 0b0001000000100,
					OMUX_ES7 = 0b0010000001000,
					OMUX_E13 = 0b0010000010000,
					OMUX_W14 = 0b0010000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0001000000010,
					DBL_W1[7] = 0b0001000100000,
					DBL_W1[8] = 0b1000001000000,
					DBL_W1[9] = 0b1000010000000,
					DBL_W2[7] = 0b0100000000010,
					DBL_W2[8] = 0b1000000010000,
					DBL_W2[9] = 0b0001010000000,
					DBL_E0[9] = 0b0001000010000,
					DBL_E1[8] = 0b0100001000000,
					DBL_E1[9] = 0b0010010000000,
					DBL_E2[8] = 0b1000000001000,
					DBL_E2[9] = 0b1000000000100,
					DBL_S0[8] = 0b0001000001000,
					DBL_S1[8] = 0b0010001000000,
					DBL_S1[9] = 0b0100000100000,
					DBL_S2[8] = 0b0100000010000,
					DBL_S2[9] = 0b0100000001000,
					DBL_N0[7] = 0b1000000000010,
					DBL_N0[9] = 0b0100000000100,
					DBL_N1[7] = 0b1000000100000,
					DBL_N1[8] = 0b0100100000000,
					DBL_N1[9] = 0b0001001000000,
					DBL_N2[7] = 0b0100010000000,
					DBL_N2[8] = 0b1000100000000,
					DBL_N2[9] = 0b0001100000000,
					IMUX_CLB_BY[2] = 0b0010000100000,
					IMUX_CLB_BY[3] = 0b0010100000000,
					OUT_FAN[0] = 0b1000000000001,
					OUT_FAN[7] = 0b0010000000001,
				}
				mux IMUX_CLB_G4[2] @[MAIN[9][3], MAIN[9][1], MAIN[8][1], MAIN[8][3], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1], MAIN[3][3]] {
					PULLUP = 0b0000000000000,
					OMUX[2] = 0b0001000000001,
					OMUX_S0 = 0b0010000000001,
					OMUX_W1 = 0b0100000000010,
					OMUX_E2 = 0b0100000000100,
					OMUX_EN8 = 0b0001000001000,
					OMUX_N10 = 0b0100000010000,
					OMUX_NW10 = 0b0100000001000,
					DBL_W0[0] = 0b0001000010000,
					DBL_W1[0] = 0b1000000100000,
					DBL_W1[1] = 0b0010001000000,
					DBL_W2[0] = 0b0010010000000,
					DBL_W2[1] = 0b0001010000000,
					DBL_E0[1] = 0b0001000000010,
					DBL_E1[0] = 0b0010000100000,
					DBL_E1[1] = 0b1000010000000,
					DBL_E1[2] = 0b1000001000000,
					DBL_E2[0] = 0b1000000001000,
					DBL_E2[1] = 0b1000000000010,
					DBL_E2[2] = 0b1000000010000,
					DBL_S0[0] = 0b0001000000100,
					DBL_S0[2] = 0b1000000000100,
					DBL_S1[0] = 0b0100000100000,
					DBL_S1[1] = 0b0001100000000,
					DBL_S1[2] = 0b0001001000000,
					DBL_S2[0] = 0b0010000000010,
					DBL_S2[1] = 0b0010000010000,
					DBL_S2[2] = 0b0010000000100,
					DBL_N0[1] = 0b0010000001000,
					DBL_N1[0] = 0b0010100000000,
					DBL_N1[1] = 0b0001000100000,
					DBL_N2[0] = 0b0100010000000,
					DBL_N2[1] = 0b1000100000000,
					IMUX_CLB_BY[0] = 0b0100001000000,
					IMUX_CLB_BY[1] = 0b0100100000000,
					OUT_FAN[3] = 0b1000000000001,
					OUT_FAN[4] = 0b0100000000001,
				}
				mux IMUX_CLB_G4[3] @[MAIN[8][72], MAIN[9][74], MAIN[8][74], MAIN[9][72], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74], MAIN[3][72]] {
					PULLUP = 0b0000000000000,
					OMUX[13] = 0b0001000000001,
					OMUX_S5 = 0b0001000000010,
					OMUX_SW5 = 0b0010000000100,
					OMUX_ES7 = 0b0001000001000,
					OMUX_E13 = 0b0001000010000,
					OMUX_W14 = 0b0001000000100,
					OMUX_N15 = 0b0100000000001,
					DBL_W0[8] = 0b0010000000010,
					DBL_W1[7] = 0b0010000100000,
					DBL_W1[8] = 0b0100001000000,
					DBL_W1[9] = 0b0100010000000,
					DBL_W2[7] = 0b1000000000010,
					DBL_W2[8] = 0b0100000010000,
					DBL_W2[9] = 0b0010010000000,
					DBL_E0[9] = 0b0010000010000,
					DBL_E1[8] = 0b1000001000000,
					DBL_E1[9] = 0b0001010000000,
					DBL_E2[8] = 0b0100000001000,
					DBL_E2[9] = 0b0100000000100,
					DBL_S0[8] = 0b0010000001000,
					DBL_S1[8] = 0b0001001000000,
					DBL_S1[9] = 0b1000000100000,
					DBL_S2[8] = 0b1000000010000,
					DBL_S2[9] = 0b1000000001000,
					DBL_N0[7] = 0b0100000000010,
					DBL_N0[9] = 0b1000000000100,
					DBL_N1[7] = 0b0100000100000,
					DBL_N1[8] = 0b1000100000000,
					DBL_N1[9] = 0b0010001000000,
					DBL_N2[7] = 0b1000010000000,
					DBL_N2[8] = 0b0100100000000,
					DBL_N2[9] = 0b0010100000000,
					IMUX_CLB_BY[2] = 0b0001000100000,
					IMUX_CLB_BY[3] = 0b0001100000000,
					OUT_FAN[0] = 0b0010000000001,
					OUT_FAN[7] = 0b1000000000001,
				}
				mux IMUX_CLB_BX[0] @[MAIN[9][16], MAIN[9][19], MAIN[3][19], MAIN[3][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_CLB_BY[0] = 0b000100100000,
					IMUX_CLB_BY[1] = 0b000110000000,
				}
				mux IMUX_CLB_BX[1] @[MAIN[9][63], MAIN[9][60], MAIN[3][60], MAIN[3][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_CLB_BY[2] = 0b000100010000,
					IMUX_CLB_BY[3] = 0b000110000000,
				}
				mux IMUX_CLB_BX[2] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_CLB_BY[0] = 0b000100100000,
					IMUX_CLB_BY[1] = 0b000110000000,
				}
				mux IMUX_CLB_BX[3] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_CLB_BY[2] = 0b000100010000,
					IMUX_CLB_BY[3] = 0b000110000000,
				}
				mux IMUX_CLB_BY[0] @[MAIN[9][23], MAIN[9][20], MAIN[3][23], MAIN[3][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_CLB_BX[2] = 0b001010000000,
					IMUX_CLB_BX[3] = 0b001000010000,
				}
				mux IMUX_CLB_BY[1] @[MAIN[9][56], MAIN[9][59], MAIN[3][59], MAIN[3][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_CLB_BX[0] = 0b000110000000,
					IMUX_CLB_BX[1] = 0b000100100000,
				}
				mux IMUX_CLB_BY[2] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_CLB_BX[2] = 0b001010000000,
					IMUX_CLB_BX[3] = 0b001000010000,
				}
				mux IMUX_CLB_BY[3] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_CLB_BX[0] = 0b000110000000,
					IMUX_CLB_BX[1] = 0b000100100000,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[4][41];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[4][63];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
				proginv IMUX_TS_OPTINV[0] = IMUX_TS[0] @MAIN[4][38];
				proginv IMUX_TS_OPTINV[1] = IMUX_TS[1] @MAIN[4][30];
			}
		}

		tile_class INT_IOI {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][0], MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[6][0], MAIN[6][3], MAIN[7][5], MAIN[7][4], MAIN[6][6], MAIN[6][9]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[7][9], MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[6][2], MAIN[7][3], MAIN[6][5], MAIN[6][4], MAIN[7][6], MAIN[6][7]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[6][10], MAIN[6][13], MAIN[7][15], MAIN[7][14], MAIN[6][16], MAIN[6][19]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[7][19], MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[6][12], MAIN[7][13], MAIN[6][15], MAIN[6][14], MAIN[7][16], MAIN[6][17]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[7][20], MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[6][20], MAIN[6][23], MAIN[7][25], MAIN[7][24], MAIN[6][26], MAIN[6][29]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[7][29], MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[6][22], MAIN[7][23], MAIN[6][25], MAIN[6][24], MAIN[7][26], MAIN[6][27]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[7][30], MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[6][30], MAIN[6][33], MAIN[7][35], MAIN[7][34], MAIN[6][36], MAIN[6][39]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[7][39], MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[6][32], MAIN[7][33], MAIN[6][35], MAIN[6][34], MAIN[7][36], MAIN[6][37]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[7][40], MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[6][40], MAIN[6][43], MAIN[7][45], MAIN[7][44], MAIN[6][46], MAIN[6][49]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[7][49], MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[6][42], MAIN[7][43], MAIN[6][45], MAIN[6][44], MAIN[7][46], MAIN[6][47]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[7][50], MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[6][50], MAIN[6][53], MAIN[7][55], MAIN[7][54], MAIN[6][56], MAIN[6][59]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[7][59], MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[6][52], MAIN[7][53], MAIN[6][55], MAIN[6][54], MAIN[7][56], MAIN[6][57]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[7][60], MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[6][60], MAIN[6][63], MAIN[7][65], MAIN[7][64], MAIN[6][66], MAIN[6][69]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[7][69], MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[6][62], MAIN[7][63], MAIN[6][65], MAIN[6][64], MAIN[7][66], MAIN[6][67]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[7][70], MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[6][70], MAIN[6][73], MAIN[7][75], MAIN[7][74], MAIN[6][76], MAIN[6][79]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[7][79], MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[6][72], MAIN[7][73], MAIN[6][75], MAIN[6][74], MAIN[7][76], MAIN[6][77]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_SEC[9] = 0b0010000100,
					OUT_SEC[10] = 0b0010010000,
					OUT_SEC[12] = 0b0100000001,
					OUT_SEC[13] = 0b0100000010,
					OUT_SEC[14] = 0b0100001000,
					OUT_SEC[15] = 0b0100000100,
					OUT_SEC[17] = 0b0100100000,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[20] = 0b1000001000,
					OUT_SEC[21] = 0b1000000100,
					OUT_SEC[22] = 0b1000010000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[0] @[MAIN[5][41], MAIN[5][42], MAIN[5][40], MAIN[4][42], MAIN[5][49], MAIN[4][47], MAIN[4][43], MAIN[5][45], MAIN[4][45], MAIN[5][43]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[0] @[MAIN[5][65], MAIN[4][65], MAIN[5][67], MAIN[4][67], MAIN[5][63], MAIN[5][64], MAIN[4][64], MAIN[5][62]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_ICLK[0] @[MAIN[5][19], MAIN[5][20], MAIN[5][18], MAIN[4][20], MAIN[5][27], MAIN[4][25], MAIN[4][21], MAIN[5][23], MAIN[4][23], MAIN[5][21]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[3] = 0b1000000100,
					DBL_W2[3] = 0b1000001000,
					DBL_E0[3] = 0b1000010000,
					DBL_E1[3] = 0b1000000010,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b0100000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_ICLK[1] @[MAIN[5][25], MAIN[5][26], MAIN[5][28], MAIN[4][26], MAIN[4][28], MAIN[4][24], MAIN[4][22], MAIN[5][24], MAIN[5][22], MAIN[4][18]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[3] = 0b1000000100,
					DBL_W2[3] = 0b1000001000,
					DBL_E0[3] = 0b1000010000,
					DBL_E1[3] = 0b1000000010,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b0100000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_ICLK[2] @[MAIN[5][32], MAIN[5][31], MAIN[5][29], MAIN[4][31], MAIN[4][29], MAIN[4][33], MAIN[4][35], MAIN[5][33], MAIN[5][35], MAIN[4][39]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[4] = 0b1000001000,
					DBL_W2[4] = 0b0100000010,
					DBL_E0[4] = 0b1000000100,
					DBL_E1[4] = 0b1000010000,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b1000000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_ICLK[3] @[MAIN[5][38], MAIN[5][37], MAIN[5][39], MAIN[4][37], MAIN[5][30], MAIN[4][32], MAIN[4][36], MAIN[5][34], MAIN[4][34], MAIN[5][36]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[4] = 0b1000001000,
					DBL_W2[4] = 0b0100000010,
					DBL_E0[4] = 0b1000000100,
					DBL_E1[4] = 0b1000010000,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b1000000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_TS1[0] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[13][5], MAIN[12][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS1[1] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[13][4], MAIN[12][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS1[2] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[13][2], MAIN[12][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS1[3] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[13][3], MAIN[12][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS2[0] @[MAIN[9][33], MAIN[9][34], MAIN[8][34], MAIN[8][33], MAIN[10][32], MAIN[12][32], MAIN[13][34], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_TS2[1] @[MAIN[9][32], MAIN[9][35], MAIN[8][35], MAIN[8][32], MAIN[10][33], MAIN[12][33], MAIN[13][35], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_TS2[2] @[MAIN[9][38], MAIN[9][37], MAIN[8][37], MAIN[8][38], MAIN[10][39], MAIN[12][39], MAIN[13][37], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_TS2[3] @[MAIN[9][39], MAIN[9][36], MAIN[8][36], MAIN[8][39], MAIN[10][38], MAIN[12][38], MAIN[13][36], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_ICE[0] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[13][45], MAIN[12][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][47], MAIN[12][45]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_ICE[1] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[13][44], MAIN[12][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][46], MAIN[12][44]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_ICE[2] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[13][42], MAIN[12][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][40], MAIN[12][42]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_ICE[3] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[13][43], MAIN[12][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][41], MAIN[12][43]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_TCE[0] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[12][72], MAIN[13][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][74], MAIN[12][74]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_TCE[1] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[12][73], MAIN[13][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][75], MAIN[12][75]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_TCE[2] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[12][79], MAIN[13][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][77], MAIN[12][77]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_TCE[3] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[12][78], MAIN[13][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][76], MAIN[12][76]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[4][41];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[4][63];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
			}
		}

		tile_class INT_IOI_CLK_S {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][0], MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][5], MAIN[6][0], MAIN[7][4], MAIN[6][6], MAIN[6][9]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[1] @[MAIN[7][9], MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[6][5], MAIN[6][2], MAIN[6][4], MAIN[7][6], MAIN[6][7]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[2] @[MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][15], MAIN[6][10], MAIN[7][14], MAIN[6][16], MAIN[6][19]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[3] @[MAIN[7][19], MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[6][15], MAIN[6][12], MAIN[6][14], MAIN[7][16], MAIN[6][17]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[4] @[MAIN[7][20], MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][25], MAIN[6][20], MAIN[7][24], MAIN[6][26], MAIN[6][29]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[5] @[MAIN[7][29], MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[6][25], MAIN[6][22], MAIN[6][24], MAIN[7][26], MAIN[6][27]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[6] @[MAIN[7][30], MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][35], MAIN[6][30], MAIN[7][34], MAIN[6][36], MAIN[6][39]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[7] @[MAIN[7][39], MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[6][35], MAIN[6][32], MAIN[6][34], MAIN[7][36], MAIN[6][37]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[8] @[MAIN[7][40], MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][45], MAIN[6][40], MAIN[7][44], MAIN[6][46], MAIN[6][49]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[9] @[MAIN[7][49], MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[6][45], MAIN[6][42], MAIN[6][44], MAIN[7][46], MAIN[6][47]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[10] @[MAIN[7][50], MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][55], MAIN[6][50], MAIN[7][54], MAIN[6][56], MAIN[6][59]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[11] @[MAIN[7][59], MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[6][55], MAIN[6][52], MAIN[6][54], MAIN[7][56], MAIN[6][57]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[12] @[MAIN[7][60], MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][65], MAIN[6][60], MAIN[7][64], MAIN[6][66], MAIN[6][69]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[13] @[MAIN[7][69], MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[6][65], MAIN[6][62], MAIN[6][64], MAIN[7][66], MAIN[6][67]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[14] @[MAIN[7][70], MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][75], MAIN[6][70], MAIN[7][74], MAIN[6][76], MAIN[6][79]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux OMUX[15] @[MAIN[7][79], MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[6][75], MAIN[6][72], MAIN[6][74], MAIN[7][76], MAIN[6][77]] {
					OUT_FAN[0] = 0b000100001,
					OUT_FAN[1] = 0b000100010,
					OUT_FAN[2] = 0b000100100,
					OUT_SEC[9] = 0b001000100,
					OUT_SEC[12] = 0b010000001,
					OUT_SEC[15] = 0b010000100,
					OUT_SEC[17] = 0b010001000,
					OUT_SEC[20] = 0b100010000,
					OUT_SEC[21] = 0b100000100,
					off = 0b000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20], MAIN[20][22], MAIN[20][21], MAIN[20][20]] {
					OMUX[4] = 0b0001001,
					OMUX[6] = 0b0001010,
					OMUX_WN14 = 0b0010100,
					HEX_W6[0] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_S3[2] = 0b0010010,
					HEX_S6[4] = 0b0100001,
					HEX_N3[2] = 0b1000010,
					HEX_N6[1] = 0b1000001,
					LH[6] = 0b0100010,
					LH[18] = 0b0010001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[0] @[MAIN[5][41], MAIN[5][42], MAIN[5][40], MAIN[4][42], MAIN[5][49], MAIN[4][47], MAIN[4][43], MAIN[5][45], MAIN[4][45], MAIN[5][43]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_CE[0] @[MAIN[5][65], MAIN[4][65], MAIN[5][67], MAIN[4][67], MAIN[5][63], MAIN[5][64], MAIN[4][64], MAIN[5][62]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_IOI_ICLK[0] @[MAIN[5][19], MAIN[5][20], MAIN[5][18], MAIN[4][20], MAIN[5][27], MAIN[4][25], MAIN[4][21], MAIN[5][23], MAIN[4][23], MAIN[5][21]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[3] = 0b1000000100,
					DBL_W2[3] = 0b1000001000,
					DBL_E0[3] = 0b1000010000,
					DBL_E1[3] = 0b1000000010,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b0100000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_ICLK[1] @[MAIN[5][25], MAIN[5][26], MAIN[5][28], MAIN[4][26], MAIN[4][28], MAIN[4][24], MAIN[4][22], MAIN[5][24], MAIN[5][22], MAIN[4][18]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[3] = 0b1000000100,
					DBL_W2[3] = 0b1000001000,
					DBL_E0[3] = 0b1000010000,
					DBL_E1[3] = 0b1000000010,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b0100000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_TS1[0] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[13][5], MAIN[12][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS1[1] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[13][4], MAIN[12][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS2[0] @[MAIN[9][33], MAIN[9][34], MAIN[8][34], MAIN[8][33], MAIN[10][32], MAIN[12][32], MAIN[13][34], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_TS2[1] @[MAIN[9][32], MAIN[9][35], MAIN[8][35], MAIN[8][32], MAIN[10][33], MAIN[12][33], MAIN[13][35], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_ICE[0] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[13][45], MAIN[12][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][47], MAIN[12][45]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_ICE[1] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[13][44], MAIN[12][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][46], MAIN[12][44]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_TCE[0] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[12][72], MAIN[13][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][74], MAIN[12][74]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_TCE[1] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[12][73], MAIN[13][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][75], MAIN[12][75]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[4][41];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[4][63];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
			}
		}

		tile_class INT_IOI_CLK_N {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][0], MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[6][0], MAIN[6][6], MAIN[6][3], MAIN[7][5], MAIN[7][4], MAIN[6][9]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[7][9], MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[6][2], MAIN[7][6], MAIN[7][3], MAIN[6][5], MAIN[6][4], MAIN[6][7]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[6][10], MAIN[6][16], MAIN[6][13], MAIN[7][15], MAIN[7][14], MAIN[6][19]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[7][19], MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[6][12], MAIN[7][16], MAIN[7][13], MAIN[6][15], MAIN[6][14], MAIN[6][17]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[7][20], MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[6][20], MAIN[6][26], MAIN[6][23], MAIN[7][25], MAIN[7][24], MAIN[6][29]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[7][29], MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[6][22], MAIN[7][26], MAIN[7][23], MAIN[6][25], MAIN[6][24], MAIN[6][27]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[7][30], MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[6][30], MAIN[6][36], MAIN[6][33], MAIN[7][35], MAIN[7][34], MAIN[6][39]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[7][39], MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[6][32], MAIN[7][36], MAIN[7][33], MAIN[6][35], MAIN[6][34], MAIN[6][37]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[7][40], MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[6][40], MAIN[6][46], MAIN[6][43], MAIN[7][45], MAIN[7][44], MAIN[6][49]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[7][49], MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[6][42], MAIN[7][46], MAIN[7][43], MAIN[6][45], MAIN[6][44], MAIN[6][47]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[7][50], MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[6][50], MAIN[6][56], MAIN[6][53], MAIN[7][55], MAIN[7][54], MAIN[6][59]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[7][59], MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[6][52], MAIN[7][56], MAIN[7][53], MAIN[6][55], MAIN[6][54], MAIN[6][57]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[7][60], MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[6][60], MAIN[6][66], MAIN[6][63], MAIN[7][65], MAIN[7][64], MAIN[6][69]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[7][69], MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[6][62], MAIN[7][66], MAIN[7][63], MAIN[6][65], MAIN[6][64], MAIN[6][67]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[7][70], MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[6][70], MAIN[6][76], MAIN[6][73], MAIN[7][75], MAIN[7][74], MAIN[6][79]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[7][79], MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[6][72], MAIN[7][76], MAIN[7][73], MAIN[6][75], MAIN[6][74], MAIN[6][77]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[2] = 0b0001000010,
					OUT_FAN[3] = 0b0001000100,
					OUT_SEC[10] = 0b0010001000,
					OUT_SEC[13] = 0b0100010000,
					OUT_SEC[14] = 0b0100000100,
					OUT_SEC[18] = 0b1000000001,
					OUT_SEC[22] = 0b1000001000,
					OUT_SEC[23] = 0b1000100000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_ICLK[2] @[MAIN[5][32], MAIN[5][31], MAIN[5][29], MAIN[4][31], MAIN[4][29], MAIN[4][33], MAIN[4][35], MAIN[5][33], MAIN[5][35], MAIN[4][39]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[4] = 0b1000001000,
					DBL_W2[4] = 0b0100000010,
					DBL_E0[4] = 0b1000000100,
					DBL_E1[4] = 0b1000010000,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b1000000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_ICLK[3] @[MAIN[5][38], MAIN[5][37], MAIN[5][39], MAIN[4][37], MAIN[5][30], MAIN[4][32], MAIN[4][36], MAIN[5][34], MAIN[4][34], MAIN[5][36]] {
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[4] = 0b1000001000,
					DBL_W2[4] = 0b0100000010,
					DBL_E0[4] = 0b1000000100,
					DBL_E1[4] = 0b1000010000,
					HEX_S1[3] = 0b1000100000,
					HEX_S2[3] = 0b0100100000,
					HEX_S3[3] = 0b0010000010,
					HEX_S4[3] = 0b0001100000,
					HEX_S5[3] = 0b0100010000,
					HEX_S6[3] = 0b0010001000,
					HEX_N0[3] = 0b0001001000,
					HEX_N1[3] = 0b0010010000,
					HEX_N2[3] = 0b1000000010,
					HEX_N3[3] = 0b0001010000,
					HEX_N4[3] = 0b0010100000,
					HEX_N5[3] = 0b0100000100,
					off = 0b0000000000,
				}
				mux IMUX_IOI_TS1[2] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[13][2], MAIN[12][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS1[3] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[13][3], MAIN[12][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3]] {
					PULLUP = 0b000000000000,
					OMUX_NW10 = 0b000100000001,
					DBL_W0[0] = 0b001000000010,
					DBL_W1[0] = 0b010000000100,
					DBL_W1[1] = 0b100000001000,
					DBL_W2[1] = 0b001000010000,
					DBL_E0[1] = 0b001000100000,
					DBL_E1[0] = 0b100000000100,
					DBL_E1[1] = 0b010000010000,
					DBL_E2[0] = 0b010000000001,
					DBL_S0[0] = 0b001001000000,
					DBL_S1[0] = 0b000100000100,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000001000,
					DBL_S2[0] = 0b100000100000,
					DBL_N0[1] = 0b100000000001,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000000100,
					DBL_N2[0] = 0b000100010000,
					HEX_S1[1] = 0b010001000000,
					HEX_S2[1] = 0b000101000000,
					HEX_S3[1] = 0b100000010000,
					HEX_S4[1] = 0b010000100000,
					HEX_S5[1] = 0b010000001000,
					HEX_S6[1] = 0b010000000010,
					HEX_N0[1] = 0b001000000001,
					HEX_N1[1] = 0b100000000010,
					HEX_N2[1] = 0b000100100000,
					HEX_N3[1] = 0b010010000000,
					HEX_N4[1] = 0b000100000010,
					HEX_N5[1] = 0b100001000000,
					IMUX_G1_FAN[0] = 0b000100001000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_IOI_TS2[2] @[MAIN[9][38], MAIN[9][37], MAIN[8][37], MAIN[8][38], MAIN[10][39], MAIN[12][39], MAIN[13][37], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_TS2[3] @[MAIN[9][39], MAIN[9][36], MAIN[8][36], MAIN[8][39], MAIN[10][38], MAIN[12][38], MAIN[13][36], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_N12 = 0b000100000001,
					DBL_W0[4] = 0b001000000010,
					DBL_W1[2] = 0b001000000100,
					DBL_W1[3] = 0b010000001000,
					DBL_W1[4] = 0b010000010000,
					DBL_W2[4] = 0b001000010000,
					DBL_E0[3] = 0b001000100000,
					DBL_E1[3] = 0b100000001000,
					DBL_E1[4] = 0b000100010000,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b001001000000,
					DBL_S1[3] = 0b000100001000,
					DBL_S1[4] = 0b100000000100,
					DBL_S2[4] = 0b100001000000,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b001000001000,
					DBL_N2[4] = 0b001010000000,
					HEX_S1[4] = 0b100000100000,
					HEX_S2[4] = 0b000100000010,
					HEX_S3[4] = 0b010001000000,
					HEX_S4[4] = 0b010000000010,
					HEX_S5[4] = 0b010000000100,
					HEX_S6[4] = 0b100000010000,
					HEX_N0[4] = 0b010010000000,
					HEX_N1[4] = 0b010000100000,
					HEX_N2[4] = 0b100000000010,
					HEX_N3[4] = 0b000101000000,
					HEX_N4[4] = 0b001000000001,
					HEX_N5[4] = 0b000100100000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100000100,
				}
				mux IMUX_IOI_ICE[2] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[13][42], MAIN[12][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][40], MAIN[12][42]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_ICE[3] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[13][43], MAIN[12][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][41], MAIN[12][43]] {
					PULLUP = 0b000000000000,
					OMUX_E8 = 0b000100000001,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000000100,
					DBL_W1[6] = 0b100000001000,
					DBL_W2[6] = 0b001000010000,
					DBL_E0[5] = 0b001000100000,
					DBL_E1[5] = 0b100000000100,
					DBL_E1[6] = 0b010000010000,
					DBL_E2[5] = 0b010000000001,
					DBL_S0[6] = 0b001001000000,
					DBL_S1[5] = 0b000100000100,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000001000,
					DBL_S2[5] = 0b100000100000,
					DBL_N0[5] = 0b100000000001,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000000100,
					DBL_N2[5] = 0b000100010000,
					HEX_S1[5] = 0b010000000010,
					HEX_S2[5] = 0b010000001000,
					HEX_S3[5] = 0b000101000000,
					HEX_S4[5] = 0b010001000000,
					HEX_S5[5] = 0b010010000000,
					HEX_S6[5] = 0b000100000010,
					HEX_N0[5] = 0b100000000010,
					HEX_N1[5] = 0b100000010000,
					HEX_N2[5] = 0b001000000001,
					HEX_N3[5] = 0b100001000000,
					HEX_N4[5] = 0b000100100000,
					HEX_N5[5] = 0b010000100000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100001000,
				}
				mux IMUX_IOI_TCE[2] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[12][79], MAIN[13][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][77], MAIN[12][77]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_IOI_TCE[3] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[12][78], MAIN[13][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][76], MAIN[12][76]] {
					PULLUP = 0b000000000000,
					OMUX_W14 = 0b000100000001,
					DBL_W0[8] = 0b001000000010,
					DBL_W1[7] = 0b001000000100,
					DBL_W1[8] = 0b010000001000,
					DBL_W1[9] = 0b010000010000,
					DBL_W2[9] = 0b001000010000,
					DBL_E0[9] = 0b001000100000,
					DBL_E1[8] = 0b100000001000,
					DBL_E1[9] = 0b000100010000,
					DBL_E2[9] = 0b010000000001,
					DBL_S0[8] = 0b001001000000,
					DBL_S1[8] = 0b000100001000,
					DBL_S1[9] = 0b100000000100,
					DBL_S2[9] = 0b100001000000,
					DBL_N0[9] = 0b100000000001,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000001000,
					DBL_N2[9] = 0b001010000000,
					HEX_S1[8] = 0b010000000010,
					HEX_S2[8] = 0b000100000010,
					HEX_S3[8] = 0b010001000000,
					HEX_S4[8] = 0b000100100000,
					HEX_S5[8] = 0b000101000000,
					HEX_S6[8] = 0b100000010000,
					HEX_N0[8] = 0b010010000000,
					HEX_N1[8] = 0b010000000100,
					HEX_N2[8] = 0b100000000010,
					HEX_N3[8] = 0b001000000001,
					HEX_N4[8] = 0b100000100000,
					HEX_N5[8] = 0b010000100000,
					IMUX_G1_FAN[1] = 0b000100000100,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
			}
		}

		tile_class INT_BRAM {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[7][0], MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[6][3], MAIN[6][0], MAIN[6][6], MAIN[6][9], MAIN[7][5], MAIN[7][4]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[7][9], MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][3], MAIN[6][2], MAIN[7][6], MAIN[6][7], MAIN[6][5], MAIN[6][4]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[7][10], MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[6][13], MAIN[6][10], MAIN[6][16], MAIN[6][19], MAIN[7][15], MAIN[7][14]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[7][19], MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][13], MAIN[6][12], MAIN[7][16], MAIN[6][17], MAIN[6][15], MAIN[6][14]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[7][20], MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[6][23], MAIN[6][20], MAIN[6][26], MAIN[6][29], MAIN[7][25], MAIN[7][24]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[7][29], MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][23], MAIN[6][22], MAIN[7][26], MAIN[6][27], MAIN[6][25], MAIN[6][24]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[7][30], MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[6][33], MAIN[6][30], MAIN[6][36], MAIN[6][39], MAIN[7][35], MAIN[7][34]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[7][39], MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][33], MAIN[6][32], MAIN[7][36], MAIN[6][37], MAIN[6][35], MAIN[6][34]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF0[8] = 0b0010000010,
					OUT_HALF0[9] = 0b0010000001,
					OUT_HALF0[10] = 0b0010100000,
					OUT_HALF0[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[7][40], MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[6][43], MAIN[6][40], MAIN[6][46], MAIN[6][49], MAIN[7][45], MAIN[7][44]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[7][49], MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][43], MAIN[6][42], MAIN[7][46], MAIN[6][47], MAIN[6][45], MAIN[6][44]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[7][50], MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[6][53], MAIN[6][50], MAIN[6][56], MAIN[6][59], MAIN[7][55], MAIN[7][54]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[7][59], MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][53], MAIN[6][52], MAIN[7][56], MAIN[6][57], MAIN[6][55], MAIN[6][54]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[7][60], MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[6][63], MAIN[6][60], MAIN[6][66], MAIN[6][69], MAIN[7][65], MAIN[7][64]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[7][69], MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][63], MAIN[6][62], MAIN[7][66], MAIN[6][67], MAIN[6][65], MAIN[6][64]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[7][70], MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[6][73], MAIN[6][70], MAIN[6][76], MAIN[6][79], MAIN[7][75], MAIN[7][74]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[7][79], MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][73], MAIN[6][72], MAIN[7][76], MAIN[6][77], MAIN[6][75], MAIN[6][74]] {
					OUT_FAN[0] = 0b0001000001,
					OUT_FAN[1] = 0b0001000010,
					OUT_FAN[2] = 0b0001000100,
					OUT_FAN[3] = 0b0001001000,
					OUT_FAN[4] = 0b0001010000,
					OUT_FAN[5] = 0b0001100000,
					OUT_FAN[6] = 0b0010001000,
					OUT_FAN[7] = 0b0010000100,
					OUT_SEC[12] = 0b0100000100,
					OUT_SEC[13] = 0b0100001000,
					OUT_SEC[15] = 0b0100000001,
					OUT_SEC[16] = 0b0100100000,
					OUT_SEC[17] = 0b0100010000,
					OUT_SEC[18] = 0b1000000100,
					OUT_SEC[19] = 0b1000001000,
					OUT_SEC[20] = 0b1000000010,
					OUT_SEC[21] = 0b1000000001,
					OUT_SEC[22] = 0b1000100000,
					OUT_SEC[23] = 0b1000010000,
					OUT_HALF1[8] = 0b0010000010,
					OUT_HALF1[9] = 0b0010000001,
					OUT_HALF1[10] = 0b0010100000,
					OUT_HALF1[11] = 0b0010010000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					OUT_FAN[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					OUT_FAN[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					OUT_FAN[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					OUT_FAN[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					OUT_FAN[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					OUT_FAN[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TS[0] @[MAIN[4][37], MAIN[5][39], MAIN[5][37], MAIN[5][38], MAIN[5][30], MAIN[4][32], MAIN[5][34], MAIN[4][34], MAIN[4][36]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_TS[1] @[MAIN[4][31], MAIN[5][29], MAIN[5][31], MAIN[5][32], MAIN[4][29], MAIN[4][33], MAIN[5][33], MAIN[5][35], MAIN[4][35]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					OUT_FAN[2] = 0b010000100000,
					OUT_FAN[5] = 0b010010000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					OUT_FAN[3] = 0b010000010000,
					OUT_FAN[4] = 0b010010000000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					OUT_FAN[0] = 0b010000100000,
					OUT_FAN[7] = 0b010010000000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					OUT_FAN[1] = 0b010000010000,
					OUT_FAN[6] = 0b010010000000,
				}
				mux IMUX_BRAM_ADDRA[0] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[12][2], MAIN[13][0], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_N10 = 0b000100000100,
					OMUX_NW10 = 0b000100001000,
					DBL_W0[0] = 0b001000000100,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000001000,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000000100,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000000100,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000001000,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					IMUX_BRAM_ADDRA_S4[0] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[0] = 0b010000100000,
					IMUX_BRAM_ADDRB_S4[0] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[0] = 0b001000001000,
				}
				mux IMUX_BRAM_ADDRA[1] @[MAIN[9][38], MAIN[8][37], MAIN[9][37], MAIN[8][38], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][37], MAIN[12][39]] {
					PULLUP = 0b000000000000,
					OMUX_E7 = 0b000100000001,
					OMUX_N12 = 0b000100000010,
					OMUX_NE12 = 0b000100000100,
					OMUX_WN14 = 0b000100001000,
					DBL_W0[2] = 0b001000001000,
					DBL_W0[4] = 0b010000000100,
					DBL_W1[2] = 0b010000010000,
					DBL_W1[3] = 0b001000100000,
					DBL_W1[4] = 0b001001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b001000000100,
					DBL_W2[4] = 0b010001000000,
					DBL_E0[3] = 0b010000001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b000101000000,
					DBL_E2[3] = 0b001000000001,
					DBL_E2[4] = 0b001000000010,
					DBL_S0[4] = 0b010000000001,
					DBL_S1[3] = 0b000100100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000001,
					DBL_N0[3] = 0b100000000010,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b010000100000,
					DBL_N2[4] = 0b010010000000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100010000,
					IMUX_BRAM_ADDRA_S4[1] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[1] = 0b001000010000,
					IMUX_BRAM_ADDRB_S4[1] = 0b001010000000,
					IMUX_BRAM_ADDRB_N4[1] = 0b010000000010,
				}
				mux IMUX_BRAM_ADDRA[2] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[12][42], MAIN[13][40], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_SE3 = 0b000100000010,
					OMUX_E8 = 0b000100000100,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000100,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000010,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000010,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000100,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					IMUX_BRAM_ADDRA_S4[2] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[2] = 0b010000100000,
					IMUX_BRAM_ADDRB_S4[2] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[2] = 0b001000000100,
				}
				mux IMUX_BRAM_ADDRA[3] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[12][77], MAIN[13][79], MAIN[12][79], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_ES7 = 0b000100000010,
					OMUX_E13 = 0b000100000100,
					OMUX_W14 = 0b000100001000,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000000100,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000000100,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000010,
					DBL_E2[9] = 0b010000001000,
					DBL_S0[8] = 0b001000000010,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000000100,
					DBL_S2[9] = 0b100000000010,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000001000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					IMUX_BRAM_ADDRA_S4[3] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[3] = 0b010000010000,
					IMUX_BRAM_ADDRB_S4[3] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[3] = 0b001000001000,
				}
				mux IMUX_BRAM_ADDRB[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[12][3], MAIN[13][1], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_N10 = 0b000100000100,
					OMUX_NW10 = 0b000100001000,
					DBL_W0[0] = 0b001000000100,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E2[0] = 0b010000001000,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000000100,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000000100,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000001000,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					IMUX_BRAM_ADDRA_S4[0] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[0] = 0b010000100000,
					IMUX_BRAM_ADDRB_S4[0] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[0] = 0b001000001000,
				}
				mux IMUX_BRAM_ADDRB[1] @[MAIN[9][39], MAIN[8][36], MAIN[9][36], MAIN[8][39], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][36], MAIN[12][38]] {
					PULLUP = 0b000000000000,
					OMUX_E7 = 0b000100000001,
					OMUX_N12 = 0b000100000010,
					OMUX_NE12 = 0b000100000100,
					OMUX_WN14 = 0b000100001000,
					DBL_W0[2] = 0b001000001000,
					DBL_W0[4] = 0b010000000100,
					DBL_W1[2] = 0b010000010000,
					DBL_W1[3] = 0b001000100000,
					DBL_W1[4] = 0b001001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b001000000100,
					DBL_W2[4] = 0b010001000000,
					DBL_E0[3] = 0b010000001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b000101000000,
					DBL_E2[3] = 0b001000000001,
					DBL_E2[4] = 0b001000000010,
					DBL_S0[4] = 0b010000000001,
					DBL_S1[3] = 0b000100100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000001,
					DBL_N0[3] = 0b100000000010,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b010000100000,
					DBL_N2[4] = 0b010010000000,
					IMUX_G0_FAN[1] = 0b000110000000,
					IMUX_G3_FAN[1] = 0b000100010000,
					IMUX_BRAM_ADDRA_S4[1] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[1] = 0b001000010000,
					IMUX_BRAM_ADDRB_S4[1] = 0b001010000000,
					IMUX_BRAM_ADDRB_N4[1] = 0b010000000010,
				}
				mux IMUX_BRAM_ADDRB[2] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[12][43], MAIN[13][41], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_SE3 = 0b000100000010,
					OMUX_E8 = 0b000100000100,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000010,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E2[5] = 0b010000000100,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000010,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000010,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000100,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					IMUX_BRAM_ADDRA_S4[2] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[2] = 0b010000100000,
					IMUX_BRAM_ADDRB_S4[2] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[2] = 0b001000000100,
				}
				mux IMUX_BRAM_ADDRB[3] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[12][76], MAIN[13][78], MAIN[12][78], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_ES7 = 0b000100000010,
					OMUX_E13 = 0b000100000100,
					OMUX_W14 = 0b000100001000,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000000100,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000000100,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000010,
					DBL_E2[9] = 0b010000001000,
					DBL_S0[8] = 0b001000000010,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000000100,
					DBL_S2[9] = 0b100000000010,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000001000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					IMUX_BRAM_ADDRA_S4[3] = 0b100001000000,
					IMUX_BRAM_ADDRA_N4[3] = 0b010000010000,
					IMUX_BRAM_ADDRB_S4[3] = 0b010010000000,
					IMUX_BRAM_ADDRB_N4[3] = 0b001000001000,
				}
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TS_OPTINV[0] = IMUX_TS[0] @MAIN[4][38];
				proginv IMUX_TS_OPTINV[1] = IMUX_TS[1] @MAIN[4][30];
			}
		}

		tile_class INT_DCM_V2 {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][0], MAIN[6][0], MAIN[6][3], MAIN[7][4], MAIN[7][5], MAIN[6][6], MAIN[6][9]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][9], MAIN[6][2], MAIN[7][3], MAIN[6][4], MAIN[6][5], MAIN[7][6], MAIN[6][7]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][10], MAIN[6][10], MAIN[6][13], MAIN[7][14], MAIN[7][15], MAIN[6][16], MAIN[6][19]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][19], MAIN[6][12], MAIN[7][13], MAIN[6][14], MAIN[6][15], MAIN[7][16], MAIN[6][17]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][20], MAIN[6][20], MAIN[6][23], MAIN[7][24], MAIN[7][25], MAIN[6][26], MAIN[6][29]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][29], MAIN[6][22], MAIN[7][23], MAIN[6][24], MAIN[6][25], MAIN[7][26], MAIN[6][27]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][30], MAIN[6][36], MAIN[6][39], MAIN[6][30], MAIN[6][33], MAIN[7][34], MAIN[7][35]] {
					IMUX_G1_DATA[0] = 0b0001000001,
					IMUX_G1_DATA[1] = 0b0001000010,
					IMUX_G1_DATA[2] = 0b0001000100,
					IMUX_G1_DATA[3] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF0[14] = 0b1000001000,
					OUT_HALF0[15] = 0b1000000100,
					OUT_HALF0[16] = 0b1000000010,
					OUT_HALF0[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][39], MAIN[7][36], MAIN[6][37], MAIN[6][32], MAIN[7][33], MAIN[6][34], MAIN[6][35]] {
					IMUX_G1_DATA[0] = 0b0001000001,
					IMUX_G1_DATA[1] = 0b0001000010,
					IMUX_G1_DATA[2] = 0b0001000100,
					IMUX_G1_DATA[3] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF0[14] = 0b1000001000,
					OUT_HALF0[15] = 0b1000000100,
					OUT_HALF0[16] = 0b1000000010,
					OUT_HALF0[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][40], MAIN[6][40], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[6][46], MAIN[6][49]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][49], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][46], MAIN[6][47]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][50], MAIN[6][59], MAIN[6][50], MAIN[6][53], MAIN[7][54], MAIN[7][55], MAIN[6][56]] {
					IMUX_DCM_CLK[2] = 0b0001000001,
					IMUX_G2_DATA[4] = 0b0001000010,
					IMUX_G2_DATA[5] = 0b0001000100,
					IMUX_G2_DATA[6] = 0b0001001000,
					IMUX_G2_DATA[7] = 0b0001010000,
					OUT_SEC[2] = 0b0010000010,
					OUT_SEC[3] = 0b0010000100,
					OUT_SEC[4] = 0b0010001000,
					OUT_SEC[5] = 0b0010010000,
					OUT_SEC[6] = 0b0100100000,
					OUT_SEC[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000010,
					OUT_SEC[9] = 0b0100000100,
					OUT_SEC[10] = 0b0100001000,
					OUT_SEC[11] = 0b0100010000,
					OUT_SEC[12] = 0b1000100000,
					OUT_SEC[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000010000,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000000100,
					OUT_HALF1[17] = 0b1000000010,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][59], MAIN[6][57], MAIN[6][52], MAIN[7][53], MAIN[6][54], MAIN[6][55], MAIN[7][56]] {
					IMUX_DCM_CLK[2] = 0b0001000001,
					IMUX_G2_DATA[4] = 0b0001000010,
					IMUX_G2_DATA[5] = 0b0001000100,
					IMUX_G2_DATA[6] = 0b0001001000,
					IMUX_G2_DATA[7] = 0b0001010000,
					OUT_SEC[2] = 0b0010000010,
					OUT_SEC[3] = 0b0010000100,
					OUT_SEC[4] = 0b0010001000,
					OUT_SEC[5] = 0b0010010000,
					OUT_SEC[6] = 0b0100100000,
					OUT_SEC[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000010,
					OUT_SEC[9] = 0b0100000100,
					OUT_SEC[10] = 0b0100001000,
					OUT_SEC[11] = 0b0100010000,
					OUT_SEC[12] = 0b1000100000,
					OUT_SEC[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000010000,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000000100,
					OUT_HALF1[17] = 0b1000000010,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[6][66], MAIN[6][69], MAIN[6][60], MAIN[6][63], MAIN[7][64], MAIN[7][65]] {
					IMUX_G3_DATA[4] = 0b0001000001,
					IMUX_G3_DATA[5] = 0b0001000010,
					IMUX_G3_DATA[6] = 0b0001000100,
					IMUX_G3_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][69], MAIN[7][66], MAIN[6][67], MAIN[6][62], MAIN[7][63], MAIN[6][64], MAIN[6][65]] {
					IMUX_G3_DATA[4] = 0b0001000001,
					IMUX_G3_DATA[5] = 0b0001000010,
					IMUX_G3_DATA[6] = 0b0001000100,
					IMUX_G3_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][70], MAIN[6][70], MAIN[6][73], MAIN[7][74], MAIN[7][75], MAIN[6][76], MAIN[6][79]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][79], MAIN[6][72], MAIN[7][73], MAIN[6][74], MAIN[6][75], MAIN[7][76], MAIN[6][77]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20], MAIN[20][22], MAIN[20][21], MAIN[20][20]] {
					OMUX[4] = 0b0001001,
					OMUX[6] = 0b0001010,
					OMUX_WN14 = 0b0010100,
					HEX_W6[0] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_S3[2] = 0b0010010,
					HEX_S6[4] = 0b0100001,
					HEX_N3[2] = 0b1000010,
					HEX_N6[1] = 0b1000001,
					LH[6] = 0b0100010,
					LH[18] = 0b0010001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_DCM_CLK[0] @[MAIN[5][38], MAIN[5][39], MAIN[5][37], MAIN[4][39], MAIN[5][40], MAIN[5][42], MAIN[4][42], MAIN[4][40], MAIN[4][46], MAIN[5][48], MAIN[4][44], MAIN[5][44]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[1] @[MAIN[5][46], MAIN[5][47], MAIN[5][49], MAIN[4][47], MAIN[4][37], MAIN[4][41], MAIN[5][43], MAIN[5][41], MAIN[4][45], MAIN[4][49], MAIN[5][45], MAIN[4][43]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[2] @[MAIN[5][53], MAIN[5][52], MAIN[5][50], MAIN[4][52], MAIN[4][62], MAIN[4][58], MAIN[5][56], MAIN[5][58], MAIN[4][54], MAIN[4][50], MAIN[5][54], MAIN[4][56]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[6] = 0b100000010000,
					DBL_W2[6] = 0b100000100000,
					DBL_E0[6] = 0b100001000000,
					DBL_E1[6] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001001000000,
					HEX_S3[6] = 0b001000100000,
					HEX_S4[6] = 0b000110000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000100010000,
					HEX_N0[6] = 0b000101000000,
					HEX_N1[6] = 0b010010000000,
					HEX_N2[6] = 0b001010000000,
					HEX_N3[6] = 0b000100100000,
					HEX_N4[6] = 0b010001000000,
					HEX_N5[6] = 0b001000010000,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[1] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[0] @[MAIN[9][39], MAIN[9][36], MAIN[8][39], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[1] @[MAIN[9][38], MAIN[9][37], MAIN[8][38], MAIN[8][37], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[2] @[MAIN[9][32], MAIN[9][35], MAIN[8][32], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[3] @[MAIN[9][33], MAIN[9][34], MAIN[8][33], MAIN[8][34], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[0] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[1] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[0] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[1] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_DCM_CLK_OPTINV[0] = IMUX_DCM_CLK[0] @MAIN[4][38];
				proginv IMUX_DCM_CLK_OPTINV[1] = IMUX_DCM_CLK[1] @MAIN[4][48];
				proginv IMUX_DCM_CLK_OPTINV[2] = IMUX_DCM_CLK[2] @MAIN[4][51];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
			}
		}

		tile_class INT_DCM_V2P {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][0], MAIN[6][0], MAIN[6][3], MAIN[7][4], MAIN[7][5], MAIN[6][6], MAIN[6][9]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][9], MAIN[6][2], MAIN[7][3], MAIN[6][4], MAIN[6][5], MAIN[7][6], MAIN[6][7]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][10], MAIN[6][10], MAIN[6][13], MAIN[7][14], MAIN[7][15], MAIN[6][16], MAIN[6][19]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][19], MAIN[6][12], MAIN[7][13], MAIN[6][14], MAIN[6][15], MAIN[7][16], MAIN[6][17]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][20], MAIN[6][20], MAIN[6][23], MAIN[7][24], MAIN[7][25], MAIN[6][26], MAIN[6][29]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][29], MAIN[6][22], MAIN[7][23], MAIN[6][24], MAIN[6][25], MAIN[7][26], MAIN[6][27]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000100000,
					OUT_HALF0[15] = 0b1000010000,
					OUT_HALF0[16] = 0b1000001000,
					OUT_HALF0[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][30], MAIN[6][36], MAIN[6][39], MAIN[6][30], MAIN[6][33], MAIN[7][34], MAIN[7][35]] {
					IMUX_G1_DATA[0] = 0b0001000001,
					IMUX_G1_DATA[1] = 0b0001000010,
					IMUX_G1_DATA[2] = 0b0001000100,
					IMUX_G1_DATA[3] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF0[14] = 0b1000001000,
					OUT_HALF0[15] = 0b1000000100,
					OUT_HALF0[16] = 0b1000000010,
					OUT_HALF0[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][39], MAIN[7][36], MAIN[6][37], MAIN[6][32], MAIN[7][33], MAIN[6][34], MAIN[6][35]] {
					IMUX_G1_DATA[0] = 0b0001000001,
					IMUX_G1_DATA[1] = 0b0001000010,
					IMUX_G1_DATA[2] = 0b0001000100,
					IMUX_G1_DATA[3] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF0[14] = 0b1000001000,
					OUT_HALF0[15] = 0b1000000100,
					OUT_HALF0[16] = 0b1000000010,
					OUT_HALF0[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][40], MAIN[6][40], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[6][46], MAIN[6][49]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][49], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][46], MAIN[6][47]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][50], MAIN[6][56], MAIN[6][59], MAIN[6][50], MAIN[6][53], MAIN[7][54], MAIN[7][55]] {
					IMUX_G2_DATA[4] = 0b0001000001,
					IMUX_G2_DATA[5] = 0b0001000010,
					IMUX_G2_DATA[6] = 0b0001000100,
					IMUX_G2_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][59], MAIN[7][56], MAIN[6][57], MAIN[6][52], MAIN[7][53], MAIN[6][54], MAIN[6][55]] {
					IMUX_G2_DATA[4] = 0b0001000001,
					IMUX_G2_DATA[5] = 0b0001000010,
					IMUX_G2_DATA[6] = 0b0001000100,
					IMUX_G2_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[6][66], MAIN[6][69], MAIN[6][60], MAIN[6][63], MAIN[7][64], MAIN[7][65]] {
					IMUX_G3_DATA[4] = 0b0001000001,
					IMUX_G3_DATA[5] = 0b0001000010,
					IMUX_G3_DATA[6] = 0b0001000100,
					IMUX_G3_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][69], MAIN[7][66], MAIN[6][67], MAIN[6][62], MAIN[7][63], MAIN[6][64], MAIN[6][65]] {
					IMUX_G3_DATA[4] = 0b0001000001,
					IMUX_G3_DATA[5] = 0b0001000010,
					IMUX_G3_DATA[6] = 0b0001000100,
					IMUX_G3_DATA[7] = 0b0001001000,
					OUT_SEC[2] = 0b0010000001,
					OUT_SEC[3] = 0b0010000010,
					OUT_SEC[4] = 0b0010000100,
					OUT_SEC[5] = 0b0010001000,
					OUT_SEC[6] = 0b0100010000,
					OUT_SEC[7] = 0b0100100000,
					OUT_SEC[8] = 0b0100000001,
					OUT_SEC[9] = 0b0100000010,
					OUT_SEC[10] = 0b0100000100,
					OUT_SEC[11] = 0b0100001000,
					OUT_SEC[12] = 0b1000010000,
					OUT_SEC[13] = 0b1000100000,
					OUT_HALF1[14] = 0b1000001000,
					OUT_HALF1[15] = 0b1000000100,
					OUT_HALF1[16] = 0b1000000010,
					OUT_HALF1[17] = 0b1000000001,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][70], MAIN[6][70], MAIN[6][73], MAIN[7][74], MAIN[7][75], MAIN[6][76], MAIN[6][79]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][79], MAIN[6][72], MAIN[7][73], MAIN[6][74], MAIN[6][75], MAIN[7][76], MAIN[6][77]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_SEC[2] = 0b0010000100,
					OUT_SEC[3] = 0b0010001000,
					OUT_SEC[4] = 0b0010010000,
					OUT_SEC[5] = 0b0010100000,
					OUT_SEC[6] = 0b0100000001,
					OUT_SEC[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000100000,
					OUT_HALF1[15] = 0b1000010000,
					OUT_HALF1[16] = 0b1000001000,
					OUT_HALF1[17] = 0b1000000100,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20], MAIN[20][22], MAIN[20][21], MAIN[20][20]] {
					OMUX[4] = 0b0001001,
					OMUX[6] = 0b0001010,
					OMUX_WN14 = 0b0010100,
					HEX_W6[0] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_S3[2] = 0b0010010,
					HEX_S6[4] = 0b0100001,
					HEX_N3[2] = 0b1000010,
					HEX_N6[1] = 0b1000001,
					LH[6] = 0b0100010,
					LH[18] = 0b0010001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_DCM_CLK[0] @[MAIN[5][38], MAIN[5][39], MAIN[5][37], MAIN[4][39], MAIN[5][40], MAIN[5][42], MAIN[4][42], MAIN[4][40], MAIN[4][46], MAIN[5][48], MAIN[4][44], MAIN[5][44]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[1] @[MAIN[5][46], MAIN[5][47], MAIN[5][49], MAIN[4][47], MAIN[4][37], MAIN[4][41], MAIN[5][43], MAIN[5][41], MAIN[4][45], MAIN[4][49], MAIN[5][45], MAIN[4][43]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[2] @[MAIN[5][53], MAIN[5][52], MAIN[5][50], MAIN[4][52], MAIN[4][62], MAIN[4][58], MAIN[5][56], MAIN[5][58], MAIN[4][54], MAIN[4][50], MAIN[5][54], MAIN[4][56]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[6] = 0b100000010000,
					DBL_W2[6] = 0b100000100000,
					DBL_E0[6] = 0b100001000000,
					DBL_E1[6] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001001000000,
					HEX_S3[6] = 0b001000100000,
					HEX_S4[6] = 0b000110000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000100010000,
					HEX_N0[6] = 0b000101000000,
					HEX_N1[6] = 0b010010000000,
					HEX_N2[6] = 0b001010000000,
					HEX_N3[6] = 0b000100100000,
					HEX_N4[6] = 0b010001000000,
					HEX_N5[6] = 0b001000010000,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[1] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[0] @[MAIN[9][39], MAIN[9][36], MAIN[8][39], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[1] @[MAIN[9][38], MAIN[9][37], MAIN[8][38], MAIN[8][37], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[2] @[MAIN[9][32], MAIN[9][35], MAIN[8][32], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[3] @[MAIN[9][33], MAIN[9][34], MAIN[8][33], MAIN[8][34], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[0] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[1] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[0] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[1] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_DCM_CLK_OPTINV[0] = IMUX_DCM_CLK[0] @MAIN[4][38];
				proginv IMUX_DCM_CLK_OPTINV[1] = IMUX_DCM_CLK[1] @MAIN[4][48];
				proginv IMUX_DCM_CLK_OPTINV[2] = IMUX_DCM_CLK[2] @MAIN[4][51];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
			}
		}

		tile_class INT_CNR {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][0], MAIN[6][0], MAIN[6][3], MAIN[7][4], MAIN[7][5], MAIN[6][6], MAIN[6][9]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][9], MAIN[6][2], MAIN[7][3], MAIN[6][4], MAIN[6][5], MAIN[7][6], MAIN[6][7]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][10], MAIN[6][10], MAIN[6][13], MAIN[7][14], MAIN[7][15], MAIN[6][16], MAIN[6][19]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][19], MAIN[6][12], MAIN[7][13], MAIN[6][14], MAIN[6][15], MAIN[7][16], MAIN[6][17]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][20], MAIN[6][20], MAIN[6][23], MAIN[7][24], MAIN[7][25], MAIN[6][26], MAIN[6][29]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][29], MAIN[6][22], MAIN[7][23], MAIN[6][24], MAIN[6][25], MAIN[7][26], MAIN[6][27]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][30], MAIN[6][30], MAIN[6][33], MAIN[7][34], MAIN[7][35], MAIN[6][36], MAIN[6][39]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][39], MAIN[6][32], MAIN[7][33], MAIN[6][34], MAIN[6][35], MAIN[7][36], MAIN[6][37]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF0[8] = 0b0100000100,
					OUT_HALF0[9] = 0b0100001000,
					OUT_HALF0[10] = 0b0100010000,
					OUT_HALF0[11] = 0b0100100000,
					OUT_HALF0[12] = 0b1000000001,
					OUT_HALF0[13] = 0b1000000010,
					OUT_HALF0[14] = 0b1000000100,
					OUT_HALF0[15] = 0b1000001000,
					OUT_HALF0[16] = 0b1000010000,
					OUT_HALF0[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][40], MAIN[6][40], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[6][46], MAIN[6][49]] {
					IMUX_CLK[0] = 0b0001000001,
					IMUX_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000001,
					OUT_HALF1[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][49], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][46], MAIN[6][47]] {
					IMUX_CLK[0] = 0b0001000001,
					IMUX_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000001,
					OUT_HALF1[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][50], MAIN[6][50], MAIN[6][53], MAIN[7][54], MAIN[7][55], MAIN[6][59], MAIN[6][56]] {
					IMUX_CLK[2] = 0b0001000001,
					IMUX_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000010,
					OUT_HALF1[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][59], MAIN[6][52], MAIN[7][53], MAIN[6][54], MAIN[6][55], MAIN[6][57], MAIN[7][56]] {
					IMUX_CLK[2] = 0b0001000001,
					IMUX_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000010,
					OUT_HALF1[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[6][60], MAIN[6][63], MAIN[7][64], MAIN[7][65], MAIN[6][69], MAIN[6][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000010,
					OUT_HALF1[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][69], MAIN[6][62], MAIN[7][63], MAIN[6][64], MAIN[6][65], MAIN[6][67], MAIN[7][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000010,
					OUT_HALF1[13] = 0b1000000001,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][70], MAIN[6][70], MAIN[6][73], MAIN[7][74], MAIN[7][75], MAIN[6][76], MAIN[6][79]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000001,
					OUT_HALF1[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][79], MAIN[6][72], MAIN[7][73], MAIN[6][74], MAIN[6][75], MAIN[7][76], MAIN[6][77]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010001000,
					OUT_FAN[3] = 0b0010000100,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_HALF1[8] = 0b0100000100,
					OUT_HALF1[9] = 0b0100001000,
					OUT_HALF1[10] = 0b0100010000,
					OUT_HALF1[11] = 0b0100100000,
					OUT_HALF1[12] = 0b1000000001,
					OUT_HALF1[13] = 0b1000000010,
					OUT_HALF1[14] = 0b1000000100,
					OUT_HALF1[15] = 0b1000001000,
					OUT_HALF1[16] = 0b1000010000,
					OUT_HALF1[17] = 0b1000100000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					OUT_FAN[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					OUT_FAN[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					OUT_FAN[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					OUT_FAN[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					OUT_FAN[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					OUT_FAN[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[0] @[MAIN[5][41], MAIN[5][42], MAIN[5][40], MAIN[4][42], MAIN[5][49], MAIN[4][47], MAIN[4][43], MAIN[5][45], MAIN[4][45], MAIN[5][43]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[0] @[MAIN[5][65], MAIN[4][65], MAIN[5][67], MAIN[4][67], MAIN[5][63], MAIN[5][64], MAIN[4][64], MAIN[5][62]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TS[0] @[MAIN[4][37], MAIN[5][39], MAIN[5][37], MAIN[5][38], MAIN[5][30], MAIN[4][32], MAIN[5][34], MAIN[4][34], MAIN[4][36]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_TS[1] @[MAIN[4][31], MAIN[5][29], MAIN[5][31], MAIN[5][32], MAIN[4][29], MAIN[4][33], MAIN[5][33], MAIN[5][35], MAIN[4][35]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_DATA[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[1] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_DATA[0] @[MAIN[9][39], MAIN[9][36], MAIN[8][39], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[1] @[MAIN[9][38], MAIN[9][37], MAIN[8][38], MAIN[8][37], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[2] @[MAIN[9][32], MAIN[9][35], MAIN[8][32], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[3] @[MAIN[9][33], MAIN[9][34], MAIN[8][33], MAIN[8][34], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_DATA[0] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[1] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_DATA[0] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[1] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[4][41];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[4][63];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
				proginv IMUX_TS_OPTINV[0] = IMUX_TS[0] @MAIN[4][38];
				proginv IMUX_TS_OPTINV[1] = IMUX_TS[1] @MAIN[4][30];
			}
		}

		tile_class INT_PPC {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][0], MAIN[6][0], MAIN[6][3], MAIN[7][4], MAIN[7][5], MAIN[6][6], MAIN[6][9]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[0] = 0b1000100000,
					OUT_TEST[1] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][9], MAIN[6][2], MAIN[7][3], MAIN[6][4], MAIN[6][5], MAIN[7][6], MAIN[6][7]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[0] = 0b1000100000,
					OUT_TEST[1] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][10], MAIN[6][10], MAIN[6][13], MAIN[7][14], MAIN[7][15], MAIN[6][16], MAIN[6][19]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[2] = 0b1000100000,
					OUT_TEST[3] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][19], MAIN[6][12], MAIN[7][13], MAIN[6][14], MAIN[6][15], MAIN[7][16], MAIN[6][17]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[2] = 0b1000100000,
					OUT_TEST[3] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][20], MAIN[6][20], MAIN[6][23], MAIN[7][24], MAIN[7][25], MAIN[6][26], MAIN[6][29]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[4] = 0b1000100000,
					OUT_TEST[5] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][29], MAIN[6][22], MAIN[7][23], MAIN[6][24], MAIN[6][25], MAIN[7][26], MAIN[6][27]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[4] = 0b1000100000,
					OUT_TEST[5] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][30], MAIN[6][30], MAIN[6][33], MAIN[7][34], MAIN[7][35], MAIN[6][36], MAIN[6][39]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[6] = 0b1000100000,
					OUT_TEST[7] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][39], MAIN[6][32], MAIN[7][33], MAIN[6][34], MAIN[6][35], MAIN[7][36], MAIN[6][37]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[6] = 0b1000100000,
					OUT_TEST[7] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][40], MAIN[6][40], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[6][46], MAIN[6][49]] {
					IMUX_CLK[0] = 0b0001000001,
					IMUX_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[8] = 0b1000100000,
					OUT_TEST[9] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][49], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][46], MAIN[6][47]] {
					IMUX_CLK[0] = 0b0001000001,
					IMUX_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[8] = 0b1000100000,
					OUT_TEST[9] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][50], MAIN[6][50], MAIN[6][53], MAIN[7][54], MAIN[7][55], MAIN[6][59], MAIN[6][56]] {
					IMUX_CLK[2] = 0b0001000001,
					IMUX_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[10] = 0b1000100000,
					OUT_TEST[11] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][59], MAIN[6][52], MAIN[7][53], MAIN[6][54], MAIN[6][55], MAIN[6][57], MAIN[7][56]] {
					IMUX_CLK[2] = 0b0001000001,
					IMUX_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[10] = 0b1000100000,
					OUT_TEST[11] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[6][60], MAIN[6][63], MAIN[7][64], MAIN[7][65], MAIN[6][69], MAIN[6][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[12] = 0b1000100000,
					OUT_TEST[13] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][69], MAIN[6][62], MAIN[7][63], MAIN[6][64], MAIN[6][65], MAIN[6][67], MAIN[7][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[12] = 0b1000100000,
					OUT_TEST[13] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][70], MAIN[6][70], MAIN[6][73], MAIN[7][74], MAIN[7][75], MAIN[6][76], MAIN[6][79]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[14] = 0b1000100000,
					OUT_TEST[15] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][79], MAIN[6][72], MAIN[7][73], MAIN[6][74], MAIN[6][75], MAIN[7][76], MAIN[6][77]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[14] = 0b1000100000,
					OUT_TEST[15] = 0b1000010000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					OUT_FAN[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					OUT_FAN[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					OUT_FAN[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					OUT_FAN[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					OUT_FAN[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					OUT_FAN[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_CLK[0] @[MAIN[5][41], MAIN[5][42], MAIN[5][40], MAIN[4][42], MAIN[5][49], MAIN[4][47], MAIN[4][43], MAIN[5][45], MAIN[4][45], MAIN[5][43]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[1] @[MAIN[5][47], MAIN[5][48], MAIN[5][50], MAIN[4][48], MAIN[4][50], MAIN[4][46], MAIN[4][44], MAIN[5][46], MAIN[5][44], MAIN[4][40]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[5] = 0b1000000010,
					DBL_W2[5] = 0b1000010000,
					DBL_E0[5] = 0b1000000100,
					DBL_E1[5] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[2] @[MAIN[5][54], MAIN[5][53], MAIN[5][51], MAIN[4][53], MAIN[4][51], MAIN[4][55], MAIN[4][57], MAIN[5][55], MAIN[5][57], MAIN[4][61]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_CLK[3] @[MAIN[5][60], MAIN[5][59], MAIN[5][61], MAIN[4][59], MAIN[5][52], MAIN[4][54], MAIN[4][58], MAIN[5][56], MAIN[4][56], MAIN[5][58]] {
					PULLUP = 0b0000000000,
					GCLK[0] = 0b0001000001,
					GCLK[1] = 0b0001000010,
					GCLK[2] = 0b0001000100,
					GCLK[3] = 0b0010000001,
					GCLK[4] = 0b0010000100,
					GCLK[5] = 0b0100000001,
					GCLK[6] = 0b0100001000,
					GCLK[7] = 0b1000000001,
					DBL_W1[6] = 0b1000010000,
					DBL_W2[6] = 0b1000000010,
					DBL_E0[6] = 0b1000000100,
					DBL_E1[6] = 0b1000001000,
					HEX_S1[6] = 0b1000100000,
					HEX_S2[6] = 0b0100100000,
					HEX_S3[6] = 0b0010000010,
					HEX_S4[6] = 0b0001100000,
					HEX_S5[6] = 0b0100010000,
					HEX_S6[6] = 0b0010001000,
					HEX_N0[6] = 0b0001001000,
					HEX_N1[6] = 0b0010010000,
					HEX_N2[6] = 0b0100000010,
					HEX_N3[6] = 0b0001010000,
					HEX_N4[6] = 0b0010100000,
					HEX_N5[6] = 0b0100000100,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[0] @[MAIN[5][65], MAIN[4][65], MAIN[5][67], MAIN[4][67], MAIN[5][63], MAIN[5][64], MAIN[4][64], MAIN[5][62]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[1] @[MAIN[4][62], MAIN[4][66], MAIN[4][70], MAIN[5][66], MAIN[5][69], MAIN[5][70], MAIN[4][68], MAIN[5][68]] {
					PULLUP = 0b00000000,
					DBL_W1[8] = 0b00010001,
					DBL_W2[8] = 0b00100001,
					DBL_E0[8] = 0b01000010,
					DBL_E1[8] = 0b10000010,
					HEX_S1[9] = 0b01000001,
					HEX_S2[9] = 0b01000100,
					HEX_S3[9] = 0b00101000,
					HEX_S4[9] = 0b00100100,
					HEX_S5[9] = 0b01001000,
					HEX_S6[9] = 0b00100010,
					HEX_N0[9] = 0b00010010,
					HEX_N1[9] = 0b10001000,
					HEX_N2[9] = 0b00010100,
					HEX_N3[9] = 0b00011000,
					HEX_N4[9] = 0b10000100,
					HEX_N5[9] = 0b10000001,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TS[0] @[MAIN[4][37], MAIN[5][39], MAIN[5][37], MAIN[5][38], MAIN[5][30], MAIN[4][32], MAIN[5][34], MAIN[4][34], MAIN[4][36]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_TS[1] @[MAIN[4][31], MAIN[5][29], MAIN[5][31], MAIN[5][32], MAIN[4][29], MAIN[4][33], MAIN[5][33], MAIN[5][35], MAIN[4][35]] {
					PULLUP = 0b000000000,
					DBL_W1[4] = 0b000100001,
					DBL_W2[4] = 0b001000010,
					DBL_E0[4] = 0b000100100,
					DBL_E1[4] = 0b000101000,
					HEX_S1[3] = 0b000110000,
					HEX_S2[3] = 0b001010000,
					HEX_S3[3] = 0b010000010,
					HEX_S4[3] = 0b100010000,
					HEX_S5[3] = 0b001001000,
					HEX_S6[3] = 0b010000001,
					HEX_N0[3] = 0b100000001,
					HEX_N1[3] = 0b010001000,
					HEX_N2[3] = 0b000100010,
					HEX_N3[3] = 0b100001000,
					HEX_N4[3] = 0b010010000,
					HEX_N5[3] = 0b001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_DATA[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[1] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_DATA[0] @[MAIN[9][39], MAIN[9][36], MAIN[8][39], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[1] @[MAIN[9][38], MAIN[9][37], MAIN[8][38], MAIN[8][37], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[2] @[MAIN[9][32], MAIN[9][35], MAIN[8][32], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[3] @[MAIN[9][33], MAIN[9][34], MAIN[8][33], MAIN[8][34], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_DATA[0] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[1] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_DATA[0] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[1] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_CLK_OPTINV[0] = IMUX_CLK[0] @MAIN[4][41];
				proginv IMUX_CLK_OPTINV[1] = IMUX_CLK[1] @MAIN[4][49];
				proginv IMUX_CLK_OPTINV[2] = IMUX_CLK[2] @MAIN[4][52];
				proginv IMUX_CLK_OPTINV[3] = IMUX_CLK[3] @MAIN[4][60];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[0] = IMUX_CE[0] @!MAIN[4][63];
				proginv IMUX_CE_OPTINV[1] = IMUX_CE[1] @!MAIN[4][69];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
				proginv IMUX_TS_OPTINV[0] = IMUX_TS[0] @MAIN[4][38];
				proginv IMUX_TS_OPTINV[1] = IMUX_TS[1] @MAIN[4][30];
			}
		}

		tile_class INT_GT_CLKPAD {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox INT {
				mux OMUX[0] @[MAIN[6][1], MAIN[7][2], MAIN[7][1], MAIN[7][0], MAIN[6][0], MAIN[6][3], MAIN[7][4], MAIN[7][5], MAIN[6][6], MAIN[6][9]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[0] = 0b1000100000,
					OUT_TEST[1] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[1] @[MAIN[6][8], MAIN[7][7], MAIN[7][8], MAIN[7][9], MAIN[6][2], MAIN[7][3], MAIN[6][4], MAIN[6][5], MAIN[7][6], MAIN[6][7]] {
					IMUX_SR[0] = 0b0001000001,
					IMUX_SR[2] = 0b0001000010,
					IMUX_G0_DATA[0] = 0b0001000100,
					IMUX_G0_DATA[1] = 0b0001001000,
					IMUX_G0_DATA[2] = 0b0001010000,
					IMUX_G0_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[0] = 0b1000100000,
					OUT_TEST[1] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[2] @[MAIN[6][11], MAIN[7][12], MAIN[7][11], MAIN[7][10], MAIN[6][10], MAIN[6][13], MAIN[7][14], MAIN[7][15], MAIN[6][16], MAIN[6][19]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[2] = 0b1000100000,
					OUT_TEST[3] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[3] @[MAIN[6][18], MAIN[7][17], MAIN[7][18], MAIN[7][19], MAIN[6][12], MAIN[7][13], MAIN[6][14], MAIN[6][15], MAIN[7][16], MAIN[6][17]] {
					IMUX_SR[1] = 0b0001000001,
					IMUX_SR[3] = 0b0001000010,
					IMUX_G0_DATA[4] = 0b0001000100,
					IMUX_G0_DATA[5] = 0b0001001000,
					IMUX_G0_DATA[6] = 0b0001010000,
					IMUX_G0_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[2] = 0b1000100000,
					OUT_TEST[3] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[4] @[MAIN[6][21], MAIN[7][22], MAIN[7][21], MAIN[7][20], MAIN[6][20], MAIN[6][23], MAIN[7][24], MAIN[7][25], MAIN[6][26], MAIN[6][29]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[4] = 0b1000100000,
					OUT_TEST[5] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[5] @[MAIN[6][28], MAIN[7][27], MAIN[7][28], MAIN[7][29], MAIN[6][22], MAIN[7][23], MAIN[6][24], MAIN[6][25], MAIN[7][26], MAIN[6][27]] {
					IMUX_TI[0] = 0b0001000001,
					IMUX_TI[1] = 0b0001000010,
					IMUX_G1_DATA[4] = 0b0001000100,
					IMUX_G1_DATA[5] = 0b0001001000,
					IMUX_G1_DATA[6] = 0b0001010000,
					IMUX_G1_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[4] = 0b1000100000,
					OUT_TEST[5] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[6] @[MAIN[6][31], MAIN[7][32], MAIN[7][31], MAIN[7][30], MAIN[6][30], MAIN[6][33], MAIN[7][34], MAIN[7][35], MAIN[6][36], MAIN[6][39]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[6] = 0b1000100000,
					OUT_TEST[7] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[7] @[MAIN[6][38], MAIN[7][37], MAIN[7][38], MAIN[7][39], MAIN[6][32], MAIN[7][33], MAIN[6][34], MAIN[6][35], MAIN[7][36], MAIN[6][37]] {
					IMUX_TS[0] = 0b0001000001,
					IMUX_TS[1] = 0b0001000010,
					IMUX_G1_DATA[0] = 0b0001000100,
					IMUX_G1_DATA[1] = 0b0001001000,
					IMUX_G1_DATA[2] = 0b0001010000,
					IMUX_G1_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[6] = 0b1000100000,
					OUT_TEST[7] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[8] @[MAIN[6][41], MAIN[7][42], MAIN[7][41], MAIN[7][40], MAIN[6][40], MAIN[6][43], MAIN[7][44], MAIN[7][45], MAIN[6][46], MAIN[6][49]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[8] = 0b1000100000,
					OUT_TEST[9] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[9] @[MAIN[6][48], MAIN[7][47], MAIN[7][48], MAIN[7][49], MAIN[6][42], MAIN[7][43], MAIN[6][44], MAIN[6][45], MAIN[7][46], MAIN[6][47]] {
					IMUX_DCM_CLK[0] = 0b0001000001,
					IMUX_DCM_CLK[1] = 0b0001000010,
					IMUX_G2_DATA[0] = 0b0001000100,
					IMUX_G2_DATA[1] = 0b0001001000,
					IMUX_G2_DATA[2] = 0b0001010000,
					IMUX_G2_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[8] = 0b1000100000,
					OUT_TEST[9] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[10] @[MAIN[6][51], MAIN[7][52], MAIN[7][51], MAIN[7][50], MAIN[6][50], MAIN[6][53], MAIN[7][54], MAIN[7][55], MAIN[6][59], MAIN[6][56]] {
					IMUX_DCM_CLK[2] = 0b0001000001,
					IMUX_DCM_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[10] = 0b1000100000,
					OUT_TEST[11] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[11] @[MAIN[6][58], MAIN[7][57], MAIN[7][58], MAIN[7][59], MAIN[6][52], MAIN[7][53], MAIN[6][54], MAIN[6][55], MAIN[6][57], MAIN[7][56]] {
					IMUX_DCM_CLK[2] = 0b0001000001,
					IMUX_DCM_CLK[3] = 0b0001000010,
					IMUX_G2_DATA[4] = 0b0001000100,
					IMUX_G2_DATA[5] = 0b0001001000,
					IMUX_G2_DATA[6] = 0b0001010000,
					IMUX_G2_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[10] = 0b1000100000,
					OUT_TEST[11] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[12] @[MAIN[6][61], MAIN[7][62], MAIN[7][61], MAIN[7][60], MAIN[6][60], MAIN[6][63], MAIN[7][64], MAIN[7][65], MAIN[6][69], MAIN[6][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[12] = 0b1000100000,
					OUT_TEST[13] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[13] @[MAIN[6][68], MAIN[7][67], MAIN[7][68], MAIN[7][69], MAIN[6][62], MAIN[7][63], MAIN[6][64], MAIN[6][65], MAIN[6][67], MAIN[7][66]] {
					IMUX_CE[0] = 0b0001000001,
					IMUX_CE[1] = 0b0001000010,
					IMUX_G3_DATA[4] = 0b0001000100,
					IMUX_G3_DATA[5] = 0b0001001000,
					IMUX_G3_DATA[6] = 0b0001010000,
					IMUX_G3_DATA[7] = 0b0001100000,
					OUT_FAN[0] = 0b0010000010,
					OUT_FAN[1] = 0b0010000001,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000010,
					OUT_FAN[7] = 0b0100000001,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000010,
					OUT_SEC[13] = 0b1000000001,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[12] = 0b1000100000,
					OUT_TEST[13] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[14] @[MAIN[6][71], MAIN[7][72], MAIN[7][71], MAIN[7][70], MAIN[6][70], MAIN[6][73], MAIN[7][74], MAIN[7][75], MAIN[6][76], MAIN[6][79]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[14] = 0b1000100000,
					OUT_TEST[15] = 0b1000010000,
					off = 0b0000000000,
				}
				mux OMUX[15] @[MAIN[6][78], MAIN[7][77], MAIN[7][78], MAIN[7][79], MAIN[6][72], MAIN[7][73], MAIN[6][74], MAIN[6][75], MAIN[7][76], MAIN[6][77]] {
					IMUX_CE[2] = 0b0001000001,
					IMUX_CE[3] = 0b0001000010,
					IMUX_G3_DATA[0] = 0b0001000100,
					IMUX_G3_DATA[1] = 0b0001001000,
					IMUX_G3_DATA[2] = 0b0001010000,
					IMUX_G3_DATA[3] = 0b0001100000,
					OUT_FAN[0] = 0b0010000001,
					OUT_FAN[1] = 0b0010000010,
					OUT_FAN[2] = 0b0010000100,
					OUT_FAN[3] = 0b0010001000,
					OUT_FAN[4] = 0b0010010000,
					OUT_FAN[5] = 0b0010100000,
					OUT_FAN[6] = 0b0100000001,
					OUT_FAN[7] = 0b0100000010,
					OUT_SEC[8] = 0b0100000100,
					OUT_SEC[9] = 0b0100001000,
					OUT_SEC[10] = 0b0100010000,
					OUT_SEC[11] = 0b0100100000,
					OUT_SEC[12] = 0b1000000001,
					OUT_SEC[13] = 0b1000000010,
					OUT_SEC[14] = 0b1000000100,
					OUT_SEC[15] = 0b1000001000,
					OUT_TEST[14] = 0b1000100000,
					OUT_TEST[15] = 0b1000010000,
					off = 0b0000000000,
				}
				mux DBL_W0[0] @[MAIN[16][5], MAIN[16][6], MAIN[17][6], MAIN[17][5], MAIN[15][7], MAIN[14][5], MAIN[14][4], MAIN[15][6]] {
					OMUX_S0 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[0] = 0b01000001,
					DBL_W2_N[8] = 0b10000001,
					DBL_S1[0] = 0b10000010,
					DBL_S2[2] = 0b10000100,
					DBL_N1[0] = 0b10001000,
					DBL_N3[9] = 0b01001000,
					HEX_W6[0] = 0b00101000,
					HEX_E6[0] = 0b00010010,
					HEX_S3[0] = 0b01000100,
					HEX_S6[1] = 0b00100010,
					HEX_N3[0] = 0b01000010,
					HEX_N6[0] = 0b00011000,
					OUT_FAN[3] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[1] @[MAIN[16][13], MAIN[16][14], MAIN[17][14], MAIN[17][13], MAIN[15][15], MAIN[14][13], MAIN[14][12], MAIN[15][14]] {
					OMUX[2] = 0b00010001,
					OMUX_W1 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2_N[9] = 0b10000001,
					DBL_S1[1] = 0b10000010,
					DBL_S2[3] = 0b10000100,
					DBL_N1[1] = 0b10001000,
					DBL_N2[0] = 0b01001000,
					HEX_W6[1] = 0b00101000,
					HEX_E6[1] = 0b00010010,
					HEX_S3[1] = 0b01000100,
					HEX_S6[2] = 0b00100010,
					HEX_N3[1] = 0b01000010,
					HEX_N6[1] = 0b00011000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[5] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[2] @[MAIN[15][23], MAIN[14][20], MAIN[15][22], MAIN[14][21], MAIN[16][22], MAIN[16][21], MAIN[17][22], MAIN[17][21]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_WN14 = 0b00100010,
					DBL_W2[0] = 0b00100100,
					DBL_W2[2] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[3] @[MAIN[16][30], MAIN[16][29], MAIN[17][30], MAIN[17][29], MAIN[15][31], MAIN[14][29], MAIN[14][28], MAIN[15][30]] {
					OMUX_W6 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W2[1] = 0b01000001,
					DBL_W2[3] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00101000,
					HEX_E6[3] = 0b00010010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00100010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00011000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_W0[4] @[MAIN[16][38], MAIN[16][37], MAIN[17][38], MAIN[17][37], MAIN[15][39], MAIN[14][37], MAIN[14][36], MAIN[15][38]] {
					OMUX_WS1 = 0b00010001,
					OMUX_N12 = 0b00100001,
					DBL_W2[2] = 0b01000001,
					DBL_W2[4] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[5] @[MAIN[16][46], MAIN[16][45], MAIN[17][46], MAIN[17][45], MAIN[15][47], MAIN[14][45], MAIN[14][44], MAIN[15][46]] {
					OMUX_S3 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W2[3] = 0b01000001,
					DBL_W2[5] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00101000,
					HEX_E6[5] = 0b00010010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00100010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00011000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[6] @[MAIN[15][55], MAIN[14][52], MAIN[15][54], MAIN[14][53], MAIN[16][54], MAIN[16][53], MAIN[17][53], MAIN[17][54]] {
					OMUX[11] = 0b00010001,
					OMUX_SW5 = 0b00100010,
					OMUX_W9 = 0b00100001,
					DBL_W2[4] = 0b00100100,
					DBL_W2[6] = 0b00101000,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b00010100,
					DBL_N1[6] = 0b10000100,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b10000001,
					HEX_E6[6] = 0b01000010,
					HEX_S3[6] = 0b00011000,
					HEX_S6[7] = 0b01000001,
					HEX_N3[6] = 0b01001000,
					HEX_N6[6] = 0b10000010,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_W0[7] @[MAIN[16][62], MAIN[16][61], MAIN[17][61], MAIN[17][62], MAIN[15][63], MAIN[14][61], MAIN[14][60], MAIN[15][62]] {
					OMUX[9] = 0b00010001,
					OMUX_WS1 = 0b00100001,
					DBL_W2[5] = 0b01000001,
					DBL_W2[7] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[8] @[MAIN[16][70], MAIN[16][69], MAIN[17][69], MAIN[17][70], MAIN[15][71], MAIN[14][69], MAIN[14][68], MAIN[15][70]] {
					OMUX[13] = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W2[6] = 0b01000001,
					DBL_W2[8] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_W0[9] @[MAIN[15][79], MAIN[14][76], MAIN[14][77], MAIN[15][78], MAIN[16][78], MAIN[16][77], MAIN[17][77], MAIN[17][78]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_S0 = 0b00100001,
					OMUX_SW5 = 0b00010010,
					DBL_W2[7] = 0b00010100,
					DBL_W2[9] = 0b00011000,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b00100100,
					DBL_N1[9] = 0b10000100,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b10000001,
					HEX_E6[9] = 0b01000010,
					HEX_S3[9] = 0b00101000,
					HEX_S7[0] = 0b01000001,
					HEX_N3[9] = 0b01001000,
					HEX_N6[9] = 0b10000010,
					off = 0b00000000,
				}
				mux DBL_E0[0] @[MAIN[17][7], MAIN[17][4], MAIN[16][4], MAIN[16][7], MAIN[15][5], MAIN[14][7], MAIN[15][4], MAIN[14][6]] {
					OMUX_E2 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[0] = 0b01000001,
					DBL_E2[2] = 0b10000001,
					DBL_S1[0] = 0b01000010,
					DBL_S2[2] = 0b01000100,
					DBL_N1[0] = 0b01001000,
					DBL_N3[9] = 0b10001000,
					HEX_W6[0] = 0b00011000,
					HEX_E6[0] = 0b00100010,
					HEX_S3[0] = 0b10000100,
					HEX_S6[1] = 0b00010010,
					HEX_N3[0] = 0b10000010,
					HEX_N6[0] = 0b00101000,
					OUT_FAN[3] = 0b00100100,
					OUT_FAN[4] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[1] @[MAIN[17][15], MAIN[17][12], MAIN[16][12], MAIN[16][15], MAIN[15][13], MAIN[14][15], MAIN[15][12], MAIN[14][14]] {
					OMUX_S4 = 0b00010001,
					OMUX_N10 = 0b00100001,
					DBL_E2[1] = 0b01000001,
					DBL_E2[3] = 0b10000001,
					DBL_S1[1] = 0b01000010,
					DBL_S2[3] = 0b01000100,
					DBL_N1[1] = 0b01001000,
					DBL_N2[0] = 0b10001000,
					HEX_W6[1] = 0b00011000,
					HEX_E6[1] = 0b00100010,
					HEX_S3[1] = 0b10000100,
					HEX_S6[2] = 0b00010010,
					HEX_N3[1] = 0b10000010,
					HEX_N6[1] = 0b00101000,
					OUT_FAN[2] = 0b00100100,
					OUT_FAN[5] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[2] @[MAIN[15][21], MAIN[15][20], MAIN[14][22], MAIN[14][23], MAIN[17][23], MAIN[17][20], MAIN[16][23], MAIN[16][20]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_E2[2] = 0b00100100,
					DBL_E2[4] = 0b00101000,
					DBL_S1[2] = 0b01000100,
					DBL_S2[4] = 0b00010100,
					DBL_N1[2] = 0b10000100,
					DBL_N2[1] = 0b10001000,
					HEX_W6[2] = 0b10000010,
					HEX_E6[2] = 0b01000001,
					HEX_S3[2] = 0b00011000,
					HEX_S6[3] = 0b01000010,
					HEX_N3[2] = 0b01001000,
					HEX_N6[2] = 0b10000001,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[3] @[MAIN[17][31], MAIN[17][28], MAIN[16][28], MAIN[16][31], MAIN[15][29], MAIN[14][31], MAIN[15][28], MAIN[14][30]] {
					OMUX_SE3 = 0b00010001,
					OMUX_EN8 = 0b00100001,
					DBL_E2[3] = 0b01000001,
					DBL_E2[5] = 0b10000001,
					DBL_S1[3] = 0b01000010,
					DBL_S2[5] = 0b01000100,
					DBL_N1[3] = 0b01001000,
					DBL_N2[2] = 0b10001000,
					HEX_W6[3] = 0b00011000,
					HEX_E6[3] = 0b00100010,
					HEX_S3[3] = 0b10000100,
					HEX_S6[4] = 0b00010010,
					HEX_N3[3] = 0b10000010,
					HEX_N6[3] = 0b00101000,
					OUT_FAN[2] = 0b00010100,
					OUT_FAN[4] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[4] @[MAIN[17][39], MAIN[17][36], MAIN[16][39], MAIN[16][36], MAIN[15][37], MAIN[14][39], MAIN[15][36], MAIN[14][38]] {
					OMUX_E7 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_E2[4] = 0b01000001,
					DBL_E2[6] = 0b10000001,
					DBL_S1[4] = 0b01000010,
					DBL_S2[6] = 0b01000100,
					DBL_N1[4] = 0b01001000,
					DBL_N2[3] = 0b10001000,
					HEX_W6[4] = 0b00101000,
					HEX_E6[4] = 0b00010010,
					HEX_S3[4] = 0b10000100,
					HEX_S6[5] = 0b00100010,
					HEX_N3[4] = 0b10000010,
					HEX_N6[4] = 0b00011000,
					OUT_FAN[5] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[5] @[MAIN[17][47], MAIN[17][44], MAIN[16][44], MAIN[16][47], MAIN[15][45], MAIN[14][47], MAIN[15][44], MAIN[14][46]] {
					OMUX_ES7 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_E2[5] = 0b01000001,
					DBL_E2[7] = 0b10000001,
					DBL_S1[5] = 0b01000010,
					DBL_S2[7] = 0b01000100,
					DBL_N1[5] = 0b01001000,
					DBL_N2[4] = 0b10001000,
					HEX_W6[5] = 0b00011000,
					HEX_E6[5] = 0b00100010,
					HEX_S3[5] = 0b10000100,
					HEX_S6[6] = 0b00010010,
					HEX_N3[5] = 0b10000010,
					HEX_N6[5] = 0b00101000,
					OUT_FAN[1] = 0b00100100,
					OUT_FAN[7] = 0b00010100,
					off = 0b00000000,
				}
				mux DBL_E0[6] @[MAIN[17][55], MAIN[17][52], MAIN[16][55], MAIN[16][52], MAIN[15][53], MAIN[15][52], MAIN[14][55], MAIN[14][54]] {
					OMUX[9] = 0b00010001,
					OMUX[11] = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_E2[6] = 0b01000001,
					DBL_E2[8] = 0b10000001,
					DBL_S1[6] = 0b01000100,
					DBL_S2[8] = 0b01000010,
					DBL_N1[6] = 0b01001000,
					DBL_N2[5] = 0b10001000,
					HEX_W6[6] = 0b00101000,
					HEX_E6[6] = 0b00010100,
					HEX_S3[6] = 0b10000010,
					HEX_S6[7] = 0b00100100,
					HEX_N3[6] = 0b10000100,
					HEX_N6[6] = 0b00011000,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_E0[7] @[MAIN[17][63], MAIN[17][60], MAIN[16][60], MAIN[16][63], MAIN[15][61], MAIN[14][63], MAIN[15][60], MAIN[14][62]] {
					OMUX_S5 = 0b00010001,
					OMUX_N11 = 0b00100001,
					DBL_E2[7] = 0b01000001,
					DBL_E2[9] = 0b10000001,
					DBL_S1[7] = 0b01000010,
					DBL_S2[9] = 0b01000100,
					DBL_N1[7] = 0b01001000,
					DBL_N2[6] = 0b10001000,
					HEX_W6[7] = 0b00011000,
					HEX_E6[7] = 0b00100010,
					HEX_S3[7] = 0b10000100,
					HEX_S6[8] = 0b00010010,
					HEX_N3[7] = 0b10000010,
					HEX_N6[7] = 0b00101000,
					OUT_FAN[1] = 0b00010100,
					OUT_FAN[6] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[8] @[MAIN[17][71], MAIN[17][68], MAIN[16][68], MAIN[16][71], MAIN[15][69], MAIN[14][71], MAIN[15][68], MAIN[14][70]] {
					OMUX_ES7 = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_E2[8] = 0b01000001,
					DBL_E2_S[0] = 0b10000001,
					DBL_S1[8] = 0b01000010,
					DBL_S3[0] = 0b01000100,
					DBL_N1[8] = 0b01001000,
					DBL_N2[7] = 0b10001000,
					HEX_W6[8] = 0b00011000,
					HEX_E6[8] = 0b00100010,
					HEX_S3[8] = 0b10000100,
					HEX_S6[9] = 0b00010010,
					HEX_N3[8] = 0b10000010,
					HEX_N6[8] = 0b00101000,
					OUT_FAN[0] = 0b00010100,
					OUT_FAN[7] = 0b00100100,
					off = 0b00000000,
				}
				mux DBL_E0[9] @[MAIN[17][79], MAIN[17][76], MAIN[16][79], MAIN[16][76], MAIN[15][77], MAIN[15][76], MAIN[14][78], MAIN[14][79]] {
					OMUX[15] = 0b00010001,
					OMUX_S0 = 0b00100001,
					OMUX_S2 = 0b00100010,
					OMUX_N15 = 0b00010010,
					DBL_E2[9] = 0b01000010,
					DBL_E2_S[1] = 0b10000010,
					DBL_S1[9] = 0b01000100,
					DBL_S3[1] = 0b01000001,
					DBL_N1[9] = 0b01001000,
					DBL_N2[8] = 0b10001000,
					HEX_W6[9] = 0b00101000,
					HEX_E6[9] = 0b00010100,
					HEX_S3[9] = 0b10000001,
					HEX_S7[0] = 0b00100100,
					HEX_N3[9] = 0b10000100,
					HEX_N6[9] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[0] @[MAIN[15][0], MAIN[15][1], MAIN[14][2], MAIN[14][3], MAIN[17][3], MAIN[17][0], MAIN[16][3], MAIN[16][0]] {
					OMUX[0] = 0b00010001,
					OMUX[2] = 0b00100001,
					OMUX_S0 = 0b00100010,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_S2[0] = 0b00100100,
					DBL_S2[2] = 0b00101000,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[1] @[MAIN[17][11], MAIN[17][8], MAIN[16][8], MAIN[16][11], MAIN[14][11], MAIN[15][8], MAIN[15][9], MAIN[14][10]] {
					OMUX[2] = 0b00010001,
					OMUX_E2 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_S2[1] = 0b01000001,
					DBL_S2[3] = 0b10000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[2] @[MAIN[15][16], MAIN[15][17], MAIN[14][18], MAIN[14][19], MAIN[17][19], MAIN[17][16], MAIN[16][16], MAIN[16][19]] {
					OMUX[4] = 0b00010001,
					OMUX[6] = 0b00100001,
					OMUX_S4 = 0b00100010,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_S2[2] = 0b00100100,
					DBL_S2[4] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[3] @[MAIN[17][27], MAIN[17][24], MAIN[16][27], MAIN[16][24], MAIN[14][27], MAIN[15][24], MAIN[15][25], MAIN[14][26]] {
					OMUX[6] = 0b00010001,
					OMUX_W6 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_S2[3] = 0b01000001,
					DBL_S2[5] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00010010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00100100,
					HEX_S6[3] = 0b00010100,
					HEX_N6[3] = 0b00100010,
					OUT_FAN[3] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[4] @[MAIN[17][35], MAIN[17][32], MAIN[16][32], MAIN[16][35], MAIN[14][35], MAIN[15][32], MAIN[15][33], MAIN[14][34]] {
					OMUX_WS1 = 0b00010001,
					OMUX_SE3 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_S2[4] = 0b01000001,
					DBL_S2[6] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_S0[5] @[MAIN[17][43], MAIN[17][40], MAIN[16][40], MAIN[16][43], MAIN[14][43], MAIN[15][40], MAIN[15][41], MAIN[14][42]] {
					OMUX_S3 = 0b00010001,
					OMUX_E8 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_S2[5] = 0b01000001,
					DBL_S2[7] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00100010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00010100,
					HEX_S6[5] = 0b00100100,
					HEX_N6[5] = 0b00010010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[6] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[6] @[MAIN[17][51], MAIN[17][48], MAIN[16][48], MAIN[16][51], MAIN[14][51], MAIN[15][48], MAIN[15][49], MAIN[14][50]] {
					OMUX_SW5 = 0b00010001,
					OMUX_ES7 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_S2[6] = 0b01000001,
					DBL_S2[8] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[7] @[MAIN[15][56], MAIN[15][57], MAIN[14][58], MAIN[14][59], MAIN[17][59], MAIN[17][56], MAIN[16][59], MAIN[16][56]] {
					OMUX[11] = 0b00010001,
					OMUX_WS1 = 0b00100010,
					OMUX_SE3 = 0b00100001,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_S2[7] = 0b00100100,
					DBL_S2[9] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_S0[8] @[MAIN[17][67], MAIN[17][64], MAIN[16][67], MAIN[16][64], MAIN[14][67], MAIN[15][64], MAIN[15][65], MAIN[14][66]] {
					OMUX_S5 = 0b00010001,
					OMUX_W14 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_S2[8] = 0b01000001,
					DBL_S3[0] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_S0[9] @[MAIN[15][72], MAIN[15][73], MAIN[14][74], MAIN[14][75], MAIN[17][75], MAIN[17][72], MAIN[16][72], MAIN[16][75]] {
					OMUX[15] = 0b00010001,
					OMUX_SW5 = 0b00100001,
					OMUX_ES7 = 0b00100010,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b01001000,
					DBL_E1[9] = 0b10000100,
					DBL_E2_S[0] = 0b00010100,
					DBL_S2[9] = 0b00100100,
					DBL_S3[1] = 0b00101000,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b01000010,
					HEX_E3[9] = 0b00011000,
					HEX_E6[9] = 0b10000001,
					HEX_S6[9] = 0b10000010,
					HEX_N6[9] = 0b01000001,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[0] @[MAIN[14][0], MAIN[15][3], MAIN[15][2], MAIN[14][1], MAIN[16][2], MAIN[16][1], MAIN[17][2], MAIN[17][1]] {
					OMUX[0] = 0b00010001,
					OMUX_EN8 = 0b00100010,
					OMUX_N13 = 0b00100001,
					DBL_W1[0] = 0b01000100,
					DBL_W2_N[8] = 0b01001000,
					DBL_E1[0] = 0b10000100,
					DBL_E2[1] = 0b00010100,
					DBL_N2[0] = 0b00101000,
					DBL_N3[8] = 0b00100100,
					HEX_W3[0] = 0b10001000,
					HEX_W6_N[9] = 0b01000001,
					HEX_E3[0] = 0b00011000,
					HEX_E6[0] = 0b10000010,
					HEX_S6[0] = 0b10000001,
					HEX_N6[0] = 0b01000010,
					OUT_FAN[3] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[1] @[MAIN[16][10], MAIN[16][9], MAIN[17][9], MAIN[17][10], MAIN[14][9], MAIN[14][8], MAIN[15][11], MAIN[15][10]] {
					OMUX_N10 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[1] = 0b01000010,
					DBL_W2_N[9] = 0b10000010,
					DBL_E1[1] = 0b01000100,
					DBL_E2[2] = 0b01001000,
					DBL_N2[1] = 0b10000001,
					DBL_N3[9] = 0b01000001,
					HEX_W3[1] = 0b10000100,
					HEX_W6[0] = 0b00100010,
					HEX_E3[1] = 0b10001000,
					HEX_E6[1] = 0b00010100,
					HEX_S6[1] = 0b00100100,
					HEX_N6[1] = 0b00010010,
					OUT_FAN[2] = 0b00011000,
					OUT_FAN[4] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[2] @[MAIN[14][16], MAIN[15][19], MAIN[15][18], MAIN[14][17], MAIN[16][18], MAIN[16][17], MAIN[17][17], MAIN[17][18]] {
					OMUX[4] = 0b00010001,
					OMUX_W1 = 0b00100010,
					OMUX_NE12 = 0b00100001,
					DBL_W1[2] = 0b01000100,
					DBL_W2[0] = 0b01001000,
					DBL_E1[2] = 0b10000100,
					DBL_E2[3] = 0b00010100,
					DBL_N2[0] = 0b00100100,
					DBL_N2[2] = 0b00101000,
					HEX_W3[2] = 0b10001000,
					HEX_W6[1] = 0b01000010,
					HEX_E3[2] = 0b00011000,
					HEX_E6[2] = 0b10000001,
					HEX_S6[2] = 0b10000010,
					HEX_N6[2] = 0b01000001,
					OUT_FAN[5] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[3] @[MAIN[16][26], MAIN[16][25], MAIN[17][25], MAIN[17][26], MAIN[14][25], MAIN[14][24], MAIN[15][27], MAIN[15][26]] {
					OMUX_EN8 = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[3] = 0b01000010,
					DBL_W2[1] = 0b10000010,
					DBL_E1[3] = 0b01000100,
					DBL_E2[4] = 0b01001000,
					DBL_N2[1] = 0b01000001,
					DBL_N2[3] = 0b10000001,
					HEX_W3[3] = 0b10000100,
					HEX_W6[2] = 0b00100010,
					HEX_E3[3] = 0b10001000,
					HEX_E6[3] = 0b00010100,
					HEX_S6[3] = 0b00100100,
					HEX_N6[3] = 0b00010010,
					OUT_FAN[3] = 0b00101000,
					OUT_FAN[4] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[4] @[MAIN[16][34], MAIN[16][33], MAIN[17][33], MAIN[17][34], MAIN[14][33], MAIN[14][32], MAIN[15][35], MAIN[15][34]] {
					OMUX_E7 = 0b00010001,
					OMUX_NW10 = 0b00100001,
					DBL_W1[4] = 0b01000010,
					DBL_W2[2] = 0b10000010,
					DBL_E1[4] = 0b01000100,
					DBL_E2[5] = 0b01001000,
					DBL_N2[2] = 0b01000001,
					DBL_N2[4] = 0b10000001,
					HEX_W3[4] = 0b10000100,
					HEX_W6[3] = 0b00100010,
					HEX_E3[4] = 0b10001000,
					HEX_E6[4] = 0b00010100,
					HEX_S6[4] = 0b00100100,
					HEX_N6[4] = 0b00010010,
					OUT_FAN[2] = 0b00101000,
					OUT_FAN[5] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[5] @[MAIN[16][42], MAIN[16][41], MAIN[17][42], MAIN[17][41], MAIN[14][41], MAIN[14][40], MAIN[15][43], MAIN[15][42]] {
					OMUX_N12 = 0b00010001,
					OMUX_NE12 = 0b00100001,
					DBL_W1[5] = 0b01000010,
					DBL_W2[3] = 0b10000010,
					DBL_E1[5] = 0b01000100,
					DBL_E2[6] = 0b01001000,
					DBL_N2[3] = 0b01000001,
					DBL_N2[5] = 0b10000001,
					HEX_W3[5] = 0b10000100,
					HEX_W6[4] = 0b00010010,
					HEX_E3[5] = 0b10001000,
					HEX_E6[5] = 0b00100100,
					HEX_S6[5] = 0b00010100,
					HEX_N6[5] = 0b00100010,
					OUT_FAN[1] = 0b00101000,
					OUT_FAN[6] = 0b00011000,
					off = 0b00000000,
				}
				mux DBL_N0[6] @[MAIN[16][50], MAIN[16][49], MAIN[17][49], MAIN[17][50], MAIN[14][49], MAIN[14][48], MAIN[15][51], MAIN[15][50]] {
					OMUX[9] = 0b00010001,
					OMUX_WN14 = 0b00100001,
					DBL_W1[6] = 0b01000010,
					DBL_W2[4] = 0b10000010,
					DBL_E1[6] = 0b01000100,
					DBL_E2[7] = 0b01001000,
					DBL_N2[4] = 0b01000001,
					DBL_N2[6] = 0b10000001,
					HEX_W3[6] = 0b10000100,
					HEX_W6[5] = 0b00100010,
					HEX_E3[6] = 0b10001000,
					HEX_E6[6] = 0b00010100,
					HEX_S6[6] = 0b00100100,
					HEX_N6[6] = 0b00010010,
					OUT_FAN[0] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[7] @[MAIN[14][56], MAIN[15][59], MAIN[15][58], MAIN[14][57], MAIN[16][58], MAIN[16][57], MAIN[17][58], MAIN[17][57]] {
					OMUX[11] = 0b00010001,
					OMUX_W9 = 0b00100001,
					OMUX_N11 = 0b00100010,
					DBL_W1[7] = 0b01000100,
					DBL_W2[5] = 0b01001000,
					DBL_E1[7] = 0b10000100,
					DBL_E2[8] = 0b00010100,
					DBL_N2[5] = 0b00100100,
					DBL_N2[7] = 0b00101000,
					HEX_W3[7] = 0b10001000,
					HEX_W6[6] = 0b01000001,
					HEX_E3[7] = 0b00011000,
					HEX_E6[7] = 0b10000010,
					HEX_S6[7] = 0b10000001,
					HEX_N6[7] = 0b01000010,
					OUT_FAN[6] = 0b00010010,
					off = 0b00000000,
				}
				mux DBL_N0[8] @[MAIN[16][66], MAIN[16][65], MAIN[17][66], MAIN[17][65], MAIN[14][65], MAIN[14][64], MAIN[15][67], MAIN[15][66]] {
					OMUX[9] = 0b00010001,
					OMUX_E13 = 0b00100001,
					DBL_W1[8] = 0b01000010,
					DBL_W2[6] = 0b10000010,
					DBL_E1[8] = 0b01000100,
					DBL_E2[9] = 0b01001000,
					DBL_N2[6] = 0b01000001,
					DBL_N2[8] = 0b10000001,
					HEX_W3[8] = 0b10000100,
					HEX_W6[7] = 0b00010010,
					HEX_E3[8] = 0b10001000,
					HEX_E6[8] = 0b00100100,
					HEX_S6[8] = 0b00010100,
					HEX_N6[8] = 0b00100010,
					OUT_FAN[1] = 0b00011000,
					OUT_FAN[7] = 0b00101000,
					off = 0b00000000,
				}
				mux DBL_N0[9] @[MAIN[16][74], MAIN[16][73], MAIN[17][74], MAIN[17][73], MAIN[14][72], MAIN[15][75], MAIN[14][73], MAIN[15][74]] {
					OMUX[13] = 0b00010001,
					OMUX[15] = 0b00100010,
					OMUX_N15 = 0b00100001,
					DBL_W1[9] = 0b01000100,
					DBL_W2[7] = 0b10000100,
					DBL_E1[9] = 0b01001000,
					DBL_E2_S[0] = 0b01000010,
					DBL_N2[7] = 0b01000001,
					DBL_N2[9] = 0b10000001,
					HEX_W3[9] = 0b10001000,
					HEX_W6[8] = 0b00010100,
					HEX_E3[9] = 0b10000010,
					HEX_E6[9] = 0b00101000,
					HEX_S6[9] = 0b00011000,
					HEX_N6[9] = 0b00100100,
					OUT_FAN[0] = 0b00010010,
					off = 0b00000000,
				}
				mux HEX_W0[0] @[MAIN[20][4], MAIN[20][6], MAIN[20][5], MAIN[18][4], MAIN[19][6], MAIN[18][6], MAIN[19][4]] {
					OMUX_S0 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[0] = 0b0100100,
					HEX_W6_N[8] = 0b0101000,
					HEX_S3[0] = 0b0010010,
					HEX_S6[2] = 0b1001000,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1000100,
					LH[6] = 0b0011000,
					LH[18] = 0b1000010,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[1] @[MAIN[21][12], MAIN[20][15], MAIN[21][14], MAIN[18][13], MAIN[19][15], MAIN[18][15], MAIN[19][13]] {
					OMUX[2] = 0b0010001,
					OMUX_W1 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6_N[9] = 0b0011000,
					HEX_S3[1] = 0b0100100,
					HEX_S6[3] = 0b1001000,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1000100,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b1000001,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[2] @[MAIN[20][22], MAIN[20][21], MAIN[20][20], MAIN[19][22], MAIN[18][20], MAIN[18][22], MAIN[19][20]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_WN14 = 0b1000010,
					HEX_W6[0] = 0b1000100,
					HEX_W6[2] = 0b1001000,
					HEX_S3[2] = 0b0100010,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0101000,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100100,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[3] @[MAIN[21][28], MAIN[20][31], MAIN[21][30], MAIN[19][31], MAIN[18][29], MAIN[18][31], MAIN[19][29]] {
					OMUX_W6 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W6[1] = 0b0010100,
					HEX_W6[3] = 0b0011000,
					HEX_S3[3] = 0b0101000,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0100100,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[4] @[MAIN[20][36], MAIN[20][38], MAIN[20][37], MAIN[19][38], MAIN[18][36], MAIN[18][38], MAIN[19][36]] {
					OMUX_WS1 = 0b0010001,
					OMUX_N12 = 0b0100010,
					HEX_W6[2] = 0b0100100,
					HEX_W6[4] = 0b0101000,
					HEX_S3[4] = 0b0010010,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0011000,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0010100,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_W0[5] @[MAIN[21][44], MAIN[20][47], MAIN[21][46], MAIN[19][47], MAIN[18][45], MAIN[18][47], MAIN[19][45]] {
					OMUX_S3 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W6[3] = 0b0010100,
					HEX_W6[5] = 0b0011000,
					HEX_S3[5] = 0b0101000,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0100100,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100001,
					LH[12] = 0b1000010,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_W0[6] @[MAIN[20][52], MAIN[20][53], MAIN[20][54], MAIN[19][54], MAIN[18][52], MAIN[18][54], MAIN[19][52]] {
					OMUX[11] = 0b0010001,
					OMUX_SW5 = 0b0100001,
					OMUX_W9 = 0b0010010,
					HEX_W6[4] = 0b0010100,
					HEX_W6[6] = 0b0011000,
					HEX_S3[6] = 0b0100010,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0101000,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_W0[7] @[MAIN[21][60], MAIN[21][62], MAIN[20][63], MAIN[19][63], MAIN[18][61], MAIN[19][61], MAIN[18][63]] {
					OMUX[9] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					HEX_W6[5] = 0b0100100,
					HEX_W6[7] = 0b0101000,
					HEX_S3[7] = 0b0011000,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0010100,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0010010,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0100001,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[8] @[MAIN[20][68], MAIN[20][69], MAIN[20][70], MAIN[19][70], MAIN[18][68], MAIN[19][68], MAIN[18][70]] {
					OMUX[13] = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W6[6] = 0b0010100,
					HEX_W6[8] = 0b0011000,
					HEX_S3[8] = 0b0100001,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0101000,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0100100,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_W0[9] @[MAIN[21][78], MAIN[21][76], MAIN[20][79], MAIN[19][79], MAIN[18][77], MAIN[19][77], MAIN[18][79]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0100010,
					OMUX_S0 = 0b1000001,
					OMUX_SW5 = 0b1000010,
					HEX_W6[7] = 0b1000100,
					HEX_W6[9] = 0b1001000,
					HEX_S3[9] = 0b0011000,
					HEX_S7[1] = 0b0100100,
					HEX_N3[9] = 0b0010100,
					HEX_N6[8] = 0b0101000,
					LH[0] = 0b0010010,
					LH[12] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[0] @[MAIN[21][4], MAIN[21][6], MAIN[20][7], MAIN[19][7], MAIN[18][5], MAIN[19][5], MAIN[18][7]] {
					OMUX_E2 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[0] = 0b0100100,
					HEX_E6[2] = 0b0101000,
					HEX_S3[0] = 0b0011000,
					HEX_S6[2] = 0b1000100,
					HEX_N3[0] = 0b0010100,
					HEX_N7[9] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_E0[1] @[MAIN[20][12], MAIN[20][13], MAIN[20][14], MAIN[19][14], MAIN[18][12], MAIN[19][12], MAIN[18][14]] {
					OMUX_S4 = 0b0010001,
					OMUX_N10 = 0b0100010,
					HEX_E6[1] = 0b0010100,
					HEX_E6[3] = 0b0011000,
					HEX_S3[1] = 0b0100001,
					HEX_S6[3] = 0b1000100,
					HEX_N3[1] = 0b0101000,
					HEX_N6[0] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[2] @[MAIN[21][22], MAIN[20][23], MAIN[21][20], MAIN[19][23], MAIN[18][21], MAIN[18][23], MAIN[19][21]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100010,
					OMUX_NE12 = 0b1000001,
					HEX_E6[2] = 0b1000100,
					HEX_E6[4] = 0b1001000,
					HEX_S3[2] = 0b0101000,
					HEX_S6[4] = 0b0010100,
					HEX_N3[2] = 0b0100100,
					HEX_N6[1] = 0b0011000,
					LH[6] = 0b0100001,
					LH[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[3] @[MAIN[20][28], MAIN[20][29], MAIN[20][30], MAIN[19][30], MAIN[18][28], MAIN[19][28], MAIN[18][30]] {
					OMUX_SE3 = 0b0010001,
					OMUX_EN8 = 0b0100010,
					HEX_E6[3] = 0b0010100,
					HEX_E6[5] = 0b0011000,
					HEX_S3[3] = 0b0100001,
					HEX_S6[5] = 0b1000100,
					HEX_N3[3] = 0b0101000,
					HEX_N6[2] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[4] @[MAIN[21][36], MAIN[20][39], MAIN[21][38], MAIN[19][39], MAIN[18][37], MAIN[18][39], MAIN[19][37]] {
					OMUX_E7 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_E6[4] = 0b0010100,
					HEX_E6[6] = 0b0011000,
					HEX_S3[4] = 0b0101000,
					HEX_S6[6] = 0b1000100,
					HEX_N3[4] = 0b0100100,
					HEX_N6[3] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[5] = 0b1000001,
					OUT_FAN[6] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[5] @[MAIN[20][44], MAIN[20][45], MAIN[20][46], MAIN[19][46], MAIN[18][44], MAIN[19][44], MAIN[18][46]] {
					OMUX_ES7 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_E6[5] = 0b0010100,
					HEX_E6[7] = 0b0011000,
					HEX_S3[5] = 0b0100001,
					HEX_S6[7] = 0b1000100,
					HEX_N3[5] = 0b0101000,
					HEX_N6[4] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b1000010,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_E0[6] @[MAIN[21][52], MAIN[20][55], MAIN[21][54], MAIN[19][55], MAIN[18][53], MAIN[18][55], MAIN[19][53]] {
					OMUX[9] = 0b0010001,
					OMUX[11] = 0b0010010,
					OMUX_SE3 = 0b0100010,
					HEX_E6[6] = 0b0010100,
					HEX_E6[8] = 0b0011000,
					HEX_S3[6] = 0b0101000,
					HEX_S6[8] = 0b1000100,
					HEX_N3[6] = 0b0100100,
					HEX_N6[5] = 0b1001000,
					LH[6] = 0b0100001,
					LH[18] = 0b1000010,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_E0[7] @[MAIN[20][60], MAIN[20][61], MAIN[20][62], MAIN[19][62], MAIN[18][60], MAIN[19][60], MAIN[18][62]] {
					OMUX_S5 = 0b0010001,
					OMUX_N11 = 0b0100010,
					HEX_E6[7] = 0b0010100,
					HEX_E6[9] = 0b0011000,
					HEX_S3[7] = 0b0100001,
					HEX_S6[9] = 0b1000100,
					HEX_N3[7] = 0b0101000,
					HEX_N6[6] = 0b1001000,
					LH[0] = 0b0100100,
					LH[12] = 0b1000001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[8] @[MAIN[21][68], MAIN[21][70], MAIN[20][71], MAIN[19][71], MAIN[18][69], MAIN[19][69], MAIN[18][71]] {
					OMUX_ES7 = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_E6[8] = 0b0100100,
					HEX_E6_S[0] = 0b0101000,
					HEX_S3[8] = 0b0011000,
					HEX_S7[0] = 0b1000100,
					HEX_N3[8] = 0b0010100,
					HEX_N6[7] = 0b1001000,
					LH[6] = 0b0010010,
					LH[18] = 0b1000001,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_E0[9] @[MAIN[20][77], MAIN[20][78], MAIN[20][76], MAIN[19][78], MAIN[18][76], MAIN[18][78], MAIN[19][76]] {
					OMUX[15] = 0b0010001,
					OMUX_S0 = 0b0100001,
					OMUX_S2 = 0b0100010,
					OMUX_N15 = 0b1000001,
					HEX_E6[9] = 0b0100100,
					HEX_E6_S[1] = 0b0101000,
					HEX_S3[9] = 0b1000010,
					HEX_S7[1] = 0b0010100,
					HEX_N3[9] = 0b1001000,
					HEX_N6[8] = 0b0011000,
					LH[0] = 0b1000100,
					LH[12] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[0] @[MAIN[20][3], MAIN[21][2], MAIN[21][0], MAIN[19][3], MAIN[18][1], MAIN[18][3], MAIN[19][1]] {
					OMUX[0] = 0b0010001,
					OMUX[2] = 0b0100001,
					OMUX_S0 = 0b1000010,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0011000,
					HEX_E3[0] = 0b1001000,
					HEX_E6[1] = 0b0010100,
					HEX_S6[0] = 0b0100100,
					HEX_S6[2] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1000001,
					OUT_FAN[3] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_S0[1] @[MAIN[20][8], MAIN[20][9], MAIN[20][10], MAIN[18][8], MAIN[19][10], MAIN[19][8], MAIN[18][10]] {
					OMUX[2] = 0b0010001,
					OMUX_E2 = 0b0100010,
					HEX_W3[1] = 0b0100100,
					HEX_W6_N[9] = 0b1000100,
					HEX_E3[1] = 0b0100001,
					HEX_E6[2] = 0b1001000,
					HEX_S6[1] = 0b0011000,
					HEX_S6[3] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[2] = 0b0010010,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[2] @[MAIN[21][16], MAIN[20][19], MAIN[21][18], MAIN[19][19], MAIN[18][17], MAIN[19][17], MAIN[18][19]] {
					OMUX[4] = 0b0010001,
					OMUX[6] = 0b0100001,
					OMUX_S4 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1001000,
					HEX_E3[2] = 0b0101000,
					HEX_E6[3] = 0b1000100,
					HEX_S6[2] = 0b0010100,
					HEX_S6[4] = 0b0011000,
					LV[0] = 0b1000001,
					LV[12] = 0b0100010,
					OUT_FAN[5] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[3] @[MAIN[20][24], MAIN[20][26], MAIN[20][25], MAIN[18][24], MAIN[19][26], MAIN[18][26], MAIN[19][24]] {
					OMUX[6] = 0b0010001,
					OMUX_W6 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1000100,
					HEX_E3[3] = 0b0010010,
					HEX_E6[4] = 0b1001000,
					HEX_S6[3] = 0b0101000,
					HEX_S6[5] = 0b0100100,
					LV[6] = 0b1000010,
					LV[18] = 0b0011000,
					OUT_FAN[3] = 0b1000001,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[4] @[MAIN[21][32], MAIN[21][34], MAIN[20][35], MAIN[19][35], MAIN[18][33], MAIN[19][33], MAIN[18][35]] {
					OMUX_WS1 = 0b0010001,
					OMUX_SE3 = 0b0100010,
					HEX_W3[4] = 0b0010100,
					HEX_W6[2] = 0b1001000,
					HEX_E3[4] = 0b0011000,
					HEX_E6[5] = 0b1000100,
					HEX_S6[4] = 0b0100100,
					HEX_S6[6] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[5] @[MAIN[20][40], MAIN[20][41], MAIN[20][42], MAIN[18][40], MAIN[19][42], MAIN[19][40], MAIN[18][42]] {
					OMUX_S3 = 0b0010001,
					OMUX_E8 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1000100,
					HEX_E3[5] = 0b0100001,
					HEX_E6[6] = 0b1001000,
					HEX_S6[5] = 0b0011000,
					HEX_S6[7] = 0b0010100,
					LV[6] = 0b1000001,
					LV[18] = 0b0101000,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[6] @[MAIN[21][48], MAIN[21][50], MAIN[20][51], MAIN[19][51], MAIN[18][49], MAIN[19][49], MAIN[18][51]] {
					OMUX_SW5 = 0b0010001,
					OMUX_ES7 = 0b0100010,
					HEX_W3[6] = 0b0010100,
					HEX_W6[4] = 0b1001000,
					HEX_E3[6] = 0b0011000,
					HEX_E6[7] = 0b1000100,
					HEX_S6[6] = 0b0100100,
					HEX_S6[8] = 0b0101000,
					LV[0] = 0b1000001,
					LV[12] = 0b0010010,
					OUT_FAN[0] = 0b0100001,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_S0[7] @[MAIN[20][57], MAIN[20][58], MAIN[20][56], MAIN[18][56], MAIN[19][58], MAIN[18][58], MAIN[19][56]] {
					OMUX[11] = 0b0010001,
					OMUX_WS1 = 0b0100010,
					OMUX_SE3 = 0b1000001,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0010100,
					HEX_E3[7] = 0b1000010,
					HEX_E6[8] = 0b0011000,
					HEX_S6[7] = 0b0101000,
					HEX_S6[9] = 0b0100100,
					LV[6] = 0b0010010,
					LV[18] = 0b1001000,
					OUT_FAN[6] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_S0[8] @[MAIN[21][64], MAIN[20][67], MAIN[21][66], MAIN[19][67], MAIN[18][65], MAIN[18][67], MAIN[19][65]] {
					OMUX_S5 = 0b0010001,
					OMUX_W14 = 0b0100010,
					HEX_W3[8] = 0b0100100,
					HEX_W6[6] = 0b1001000,
					HEX_E3[8] = 0b0101000,
					HEX_E6[9] = 0b1000100,
					HEX_S6[8] = 0b0010100,
					HEX_S7[0] = 0b0011000,
					LV[0] = 0b1000010,
					LV[12] = 0b0100001,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_S0[9] @[MAIN[20][72], MAIN[20][73], MAIN[20][74], MAIN[18][72], MAIN[19][74], MAIN[18][74], MAIN[19][72]] {
					OMUX[15] = 0b0010001,
					OMUX_SW5 = 0b0010010,
					OMUX_ES7 = 0b0100001,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1000100,
					HEX_E3[9] = 0b0100010,
					HEX_E6_S[0] = 0b1001000,
					HEX_S6[9] = 0b0011000,
					HEX_S7[1] = 0b0010100,
					LV[6] = 0b1000010,
					LV[18] = 0b0101000,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[0] @[MAIN[20][1], MAIN[20][2], MAIN[20][0], MAIN[18][0], MAIN[19][2], MAIN[18][2], MAIN[19][0]] {
					OMUX[0] = 0b0010001,
					OMUX_EN8 = 0b0100010,
					OMUX_N13 = 0b1000001,
					HEX_W3[0] = 0b1000100,
					HEX_W6_N[8] = 0b0010100,
					HEX_E3[0] = 0b1000010,
					HEX_E6[1] = 0b0011000,
					HEX_N6[0] = 0b0100100,
					HEX_N7[8] = 0b0101000,
					LV[0] = 0b0010010,
					LV[12] = 0b1001000,
					OUT_FAN[3] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[1] @[MAIN[21][8], MAIN[21][10], MAIN[20][11], MAIN[19][11], MAIN[18][9], MAIN[19][9], MAIN[18][11]] {
					OMUX_N10 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[1] = 0b0010100,
					HEX_W6_N[9] = 0b1001000,
					HEX_E3[1] = 0b0011000,
					HEX_E6[2] = 0b1000100,
					HEX_N6[1] = 0b0101000,
					HEX_N7[9] = 0b0100100,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[2] = 0b0100001,
					OUT_FAN[4] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[2] @[MAIN[20][16], MAIN[20][17], MAIN[20][18], MAIN[18][16], MAIN[19][18], MAIN[18][18], MAIN[19][16]] {
					OMUX[4] = 0b0010001,
					OMUX_W1 = 0b0100001,
					OMUX_NE12 = 0b0010010,
					HEX_W3[2] = 0b0100100,
					HEX_W6[0] = 0b1000100,
					HEX_E3[2] = 0b0100010,
					HEX_E6[3] = 0b1001000,
					HEX_N6[0] = 0b0011000,
					HEX_N6[2] = 0b0010100,
					LV[0] = 0b1000010,
					LV[12] = 0b0101000,
					OUT_FAN[5] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[3] @[MAIN[21][24], MAIN[21][26], MAIN[20][27], MAIN[19][27], MAIN[18][25], MAIN[19][25], MAIN[18][27]] {
					OMUX_EN8 = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[3] = 0b0010100,
					HEX_W6[1] = 0b1001000,
					HEX_E3[3] = 0b0011000,
					HEX_E6[4] = 0b1000100,
					HEX_N6[1] = 0b0100100,
					HEX_N6[3] = 0b0101000,
					LV[6] = 0b1000001,
					LV[18] = 0b0010010,
					OUT_FAN[3] = 0b1000010,
					OUT_FAN[4] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[4] @[MAIN[20][32], MAIN[20][33], MAIN[20][34], MAIN[18][32], MAIN[19][34], MAIN[19][32], MAIN[18][34]] {
					OMUX_E7 = 0b0010001,
					OMUX_NW10 = 0b0100010,
					HEX_W3[4] = 0b0100100,
					HEX_W6[2] = 0b1000100,
					HEX_E3[4] = 0b0100001,
					HEX_E6[5] = 0b1001000,
					HEX_N6[2] = 0b0011000,
					HEX_N6[4] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[2] = 0b1000010,
					OUT_FAN[5] = 0b0010010,
					off = 0b0000000,
				}
				mux HEX_N0[5] @[MAIN[21][40], MAIN[20][43], MAIN[21][42], MAIN[19][43], MAIN[18][41], MAIN[18][43], MAIN[19][41]] {
					OMUX_N12 = 0b0010001,
					OMUX_NE12 = 0b0100010,
					HEX_W3[5] = 0b0100100,
					HEX_W6[3] = 0b1001000,
					HEX_E3[5] = 0b0101000,
					HEX_E6[6] = 0b1000100,
					HEX_N6[3] = 0b0010100,
					HEX_N6[5] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[1] = 0b0010010,
					OUT_FAN[6] = 0b1000001,
					off = 0b0000000,
				}
				mux HEX_N0[6] @[MAIN[20][48], MAIN[20][49], MAIN[20][50], MAIN[18][48], MAIN[19][50], MAIN[19][48], MAIN[18][50]] {
					OMUX[9] = 0b0010001,
					OMUX_WN14 = 0b0100010,
					HEX_W3[6] = 0b0100100,
					HEX_W6[4] = 0b1000100,
					HEX_E3[6] = 0b0100001,
					HEX_E6[7] = 0b1001000,
					HEX_N6[4] = 0b0011000,
					HEX_N6[6] = 0b0010100,
					LV[0] = 0b1000001,
					LV[12] = 0b0101000,
					OUT_FAN[0] = 0b0010010,
					OUT_FAN[7] = 0b1000010,
					off = 0b0000000,
				}
				mux HEX_N0[7] @[MAIN[20][59], MAIN[21][58], MAIN[21][56], MAIN[19][59], MAIN[18][57], MAIN[18][59], MAIN[19][57]] {
					OMUX[11] = 0b0010001,
					OMUX_W9 = 0b0100001,
					OMUX_N11 = 0b1000010,
					HEX_W3[7] = 0b1000100,
					HEX_W6[5] = 0b0011000,
					HEX_E3[7] = 0b1001000,
					HEX_E6[8] = 0b0010100,
					HEX_N6[5] = 0b0100100,
					HEX_N6[7] = 0b0101000,
					LV[6] = 0b0010010,
					LV[18] = 0b1000001,
					OUT_FAN[6] = 0b0100010,
					off = 0b0000000,
				}
				mux HEX_N0[8] @[MAIN[20][64], MAIN[20][66], MAIN[20][65], MAIN[18][64], MAIN[19][66], MAIN[18][66], MAIN[19][64]] {
					OMUX[9] = 0b0010001,
					OMUX_E13 = 0b0100010,
					HEX_W3[8] = 0b0010100,
					HEX_W6[6] = 0b1000100,
					HEX_E3[8] = 0b0010010,
					HEX_E6[9] = 0b1001000,
					HEX_N6[6] = 0b0101000,
					HEX_N6[8] = 0b0100100,
					LV[0] = 0b1000010,
					LV[12] = 0b0011000,
					OUT_FAN[1] = 0b1000001,
					OUT_FAN[7] = 0b0100001,
					off = 0b0000000,
				}
				mux HEX_N0[9] @[MAIN[21][72], MAIN[20][75], MAIN[21][74], MAIN[19][75], MAIN[18][73], MAIN[18][75], MAIN[19][73]] {
					OMUX[13] = 0b0010001,
					OMUX[15] = 0b0010010,
					OMUX_N15 = 0b0100010,
					HEX_W3[9] = 0b0100100,
					HEX_W6[7] = 0b1001000,
					HEX_E3[9] = 0b0101000,
					HEX_E6_S[0] = 0b1000100,
					HEX_N6[7] = 0b0010100,
					HEX_N6[9] = 0b0011000,
					LV[6] = 0b1000010,
					LV[18] = 0b0100001,
					OUT_FAN[0] = 0b1000001,
					off = 0b0000000,
				}
				mux LH[0] @[MAIN[21][47], MAIN[21][49], MAIN[21][51]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[6] @[MAIN[21][31], MAIN[21][33], MAIN[21][29]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LH[12] @[MAIN[21][41], MAIN[21][45], MAIN[21][43]] {
					OMUX[11] = 0b111,
					OMUX_S4 = 0b011,
					DBL_W1[5] = 0b001,
					DBL_E1[6] = 0b101,
					off = 0b000,
				}
				mux LH[18] @[MAIN[21][39], MAIN[21][37], MAIN[21][35]] {
					OMUX[4] = 0b001,
					OMUX_N15 = 0b011,
					DBL_W1[3] = 0b111,
					DBL_E1[4] = 0b101,
					off = 0b000,
				}
				mux LV[0] @[MAIN[21][7], MAIN[21][9], MAIN[21][19], MAIN[21][25], MAIN[21][21], MAIN[21][11], MAIN[21][5]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[6] @[MAIN[21][73], MAIN[21][61], MAIN[21][55], MAIN[21][69], MAIN[21][71], MAIN[21][65], MAIN[21][75]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux LV[12] @[MAIN[21][13], MAIN[21][1], MAIN[21][27], MAIN[21][23], MAIN[21][17], MAIN[21][3], MAIN[21][15]] {
					OMUX[0] = 0b1000011,
					OMUX_E2 = 0b0000101,
					DBL_W1[1] = 0b0001001,
					DBL_E1[2] = 0b1010001,
					HEX_E1[1] = 0b0000011,
					HEX_E2[1] = 0b1000101,
					HEX_E3[1] = 0b1100001,
					HEX_E4[1] = 0b0100001,
					HEX_E5[1] = 0b1001001,
					HEX_E6[1] = 0b0010001,
					off = 0b0000000,
				}
				mux LV[18] @[MAIN[21][67], MAIN[21][53], MAIN[21][57], MAIN[21][77], MAIN[21][59], MAIN[21][79], MAIN[21][63]] {
					OMUX[15] = 0b1000011,
					OMUX_W9 = 0b0000011,
					DBL_W1[7] = 0b0000101,
					DBL_E1[8] = 0b1001001,
					HEX_W0[7] = 0b1010001,
					HEX_W1[7] = 0b1100001,
					HEX_W2[7] = 0b1000101,
					HEX_W3[7] = 0b0010001,
					HEX_W4[7] = 0b0100001,
					HEX_W5[7] = 0b0001001,
					off = 0b0000000,
				}
				mux IMUX_DCM_CLK[0] @[MAIN[5][38], MAIN[5][39], MAIN[5][37], MAIN[4][39], MAIN[5][40], MAIN[5][42], MAIN[4][42], MAIN[4][40], MAIN[4][46], MAIN[5][48], MAIN[4][44], MAIN[5][44]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[1] @[MAIN[5][46], MAIN[5][47], MAIN[5][49], MAIN[4][47], MAIN[4][37], MAIN[4][41], MAIN[5][43], MAIN[5][41], MAIN[4][45], MAIN[4][49], MAIN[5][45], MAIN[4][43]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[5] = 0b100000010000,
					DBL_W2[5] = 0b100000100000,
					DBL_E0[5] = 0b100001000000,
					DBL_E1[5] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001000010000,
					HEX_S3[6] = 0b000110000000,
					HEX_S4[6] = 0b001010000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000101000000,
					HEX_N0[6] = 0b000100100000,
					HEX_N1[6] = 0b001000100000,
					HEX_N2[6] = 0b010010000000,
					HEX_N3[6] = 0b000100010000,
					HEX_N4[6] = 0b001001000000,
					HEX_N5[6] = 0b010001000000,
				}
				mux IMUX_DCM_CLK[2] @[MAIN[5][53], MAIN[5][52], MAIN[5][50], MAIN[4][52], MAIN[4][62], MAIN[4][58], MAIN[5][56], MAIN[5][58], MAIN[4][54], MAIN[4][50], MAIN[5][54], MAIN[4][56]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[6] = 0b100000010000,
					DBL_W2[6] = 0b100000100000,
					DBL_E0[6] = 0b100001000000,
					DBL_E1[6] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001001000000,
					HEX_S3[6] = 0b001000100000,
					HEX_S4[6] = 0b000110000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000100010000,
					HEX_N0[6] = 0b000101000000,
					HEX_N1[6] = 0b010010000000,
					HEX_N2[6] = 0b001010000000,
					HEX_N3[6] = 0b000100100000,
					HEX_N4[6] = 0b010001000000,
					HEX_N5[6] = 0b001000010000,
				}
				mux IMUX_DCM_CLK[3] @[MAIN[5][61], MAIN[5][60], MAIN[5][62], MAIN[4][60], MAIN[5][59], MAIN[5][57], MAIN[4][57], MAIN[4][59], MAIN[4][53], MAIN[5][51], MAIN[4][55], MAIN[5][55]] {
					PULLUP = 0b000000000000,
					GCLK[0] = 0b000100000001,
					GCLK[1] = 0b000100000010,
					GCLK[2] = 0b001000000001,
					GCLK[3] = 0b001000000010,
					GCLK[4] = 0b010000000001,
					GCLK[5] = 0b010000000010,
					GCLK[6] = 0b100000000010,
					GCLK[7] = 0b100000000001,
					DCM_CLKPAD[0] = 0b000100000100,
					DCM_CLKPAD[1] = 0b000100001000,
					DCM_CLKPAD[2] = 0b001000000100,
					DCM_CLKPAD[3] = 0b001000001000,
					DCM_CLKPAD[4] = 0b010000000100,
					DCM_CLKPAD[5] = 0b010000001000,
					DCM_CLKPAD[6] = 0b100000000100,
					DCM_CLKPAD[7] = 0b100000001000,
					DBL_W1[6] = 0b100000010000,
					DBL_W2[6] = 0b100000100000,
					DBL_E0[6] = 0b100001000000,
					DBL_E1[6] = 0b100010000000,
					HEX_S1[6] = 0b010000010000,
					HEX_S2[6] = 0b001001000000,
					HEX_S3[6] = 0b001000100000,
					HEX_S4[6] = 0b000110000000,
					HEX_S5[6] = 0b010000100000,
					HEX_S6[6] = 0b000100010000,
					HEX_N0[6] = 0b000101000000,
					HEX_N1[6] = 0b010010000000,
					HEX_N2[6] = 0b001010000000,
					HEX_N3[6] = 0b000100100000,
					HEX_N4[6] = 0b010001000000,
					HEX_N5[6] = 0b001000010000,
				}
				mux IMUX_SR[0] @[MAIN[5][3], MAIN[4][3], MAIN[5][5], MAIN[4][5], MAIN[5][1], MAIN[5][2], MAIN[4][2], MAIN[5][0]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[1] @[MAIN[4][12], MAIN[5][12], MAIN[5][14], MAIN[4][14], MAIN[5][16], MAIN[5][15], MAIN[5][17], MAIN[4][15]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_SR[2] @[MAIN[4][0], MAIN[4][4], MAIN[4][8], MAIN[5][4], MAIN[5][7], MAIN[5][8], MAIN[4][6], MAIN[5][6]] {
					PULLUP = 0b00000000,
					DBL_W1[0] = 0b00010001,
					DBL_W2[0] = 0b00100001,
					DBL_E0[0] = 0b01000010,
					DBL_E1[0] = 0b10000010,
					HEX_S1[0] = 0b00100100,
					HEX_S2[0] = 0b01000100,
					HEX_S3[0] = 0b10000001,
					HEX_S4[0] = 0b00011000,
					HEX_S5[0] = 0b00100010,
					HEX_S6[0] = 0b10001000,
					HEX_N0[0] = 0b01001000,
					HEX_N1[0] = 0b00010010,
					HEX_N2[0] = 0b01000001,
					HEX_N3[0] = 0b00101000,
					HEX_N4[0] = 0b10000100,
					HEX_N5[0] = 0b00010100,
				}
				mux IMUX_SR[3] @[MAIN[5][13], MAIN[4][9], MAIN[4][17], MAIN[4][13], MAIN[5][10], MAIN[5][9], MAIN[5][11], MAIN[4][11]] {
					PULLUP = 0b00000000,
					DBL_W1[1] = 0b00010001,
					DBL_W2[1] = 0b00100001,
					DBL_E0[1] = 0b01000010,
					DBL_E1[1] = 0b10000010,
					HEX_S1[0] = 0b01000100,
					HEX_S2[0] = 0b00010100,
					HEX_S3[0] = 0b00100010,
					HEX_S4[0] = 0b10001000,
					HEX_S5[0] = 0b01000001,
					HEX_S6[0] = 0b00101000,
					HEX_N0[0] = 0b00011000,
					HEX_N1[0] = 0b10000001,
					HEX_N2[0] = 0b00010010,
					HEX_N3[0] = 0b01001000,
					HEX_N4[0] = 0b00100100,
					HEX_N5[0] = 0b10000100,
				}
				mux IMUX_CE[2] @[MAIN[5][75], MAIN[4][71], MAIN[4][79], MAIN[4][75], MAIN[5][72], MAIN[5][71], MAIN[5][73], MAIN[4][73]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_CE[3] @[MAIN[4][74], MAIN[5][74], MAIN[5][76], MAIN[4][76], MAIN[5][78], MAIN[5][77], MAIN[5][79], MAIN[4][77]] {
					PULLUP = 0b00000000,
					DBL_W1[9] = 0b00010001,
					DBL_W2[9] = 0b00100001,
					DBL_E0[9] = 0b01000010,
					DBL_E1[9] = 0b10000010,
					HEX_S1[9] = 0b00010010,
					HEX_S2[9] = 0b00010100,
					HEX_S3[9] = 0b01001000,
					HEX_S4[9] = 0b01000100,
					HEX_S5[9] = 0b00011000,
					HEX_S6[9] = 0b01000001,
					HEX_N0[9] = 0b10000001,
					HEX_N1[9] = 0b00101000,
					HEX_N2[9] = 0b10000100,
					HEX_N3[9] = 0b10001000,
					HEX_N4[9] = 0b00100100,
					HEX_N5[9] = 0b00100010,
				}
				mux IMUX_TI[0] @[MAIN[5][18], MAIN[5][19], MAIN[4][20], MAIN[5][20], MAIN[5][27], MAIN[4][25], MAIN[4][23], MAIN[5][23], MAIN[4][21], MAIN[5][21]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_TI[1] @[MAIN[5][28], MAIN[5][25], MAIN[4][26], MAIN[5][26], MAIN[4][28], MAIN[4][24], MAIN[5][22], MAIN[5][24], MAIN[4][22], MAIN[4][18]] {
					PULLUP = 0b0000000000,
					OMUX[2] = 0b0001000001,
					OMUX[3] = 0b0001000010,
					OMUX[4] = 0b0010000001,
					OMUX[5] = 0b0100000001,
					DBL_W1[2] = 0b0010000100,
					DBL_W1[3] = 0b0100000100,
					DBL_W2[2] = 0b0010001000,
					DBL_W2[3] = 0b0100000010,
					DBL_E0[2] = 0b1000000001,
					DBL_E0[3] = 0b0100010000,
					DBL_E1[2] = 0b1000000100,
					DBL_E1[3] = 0b0100001000,
					HEX_S1[3] = 0b0100100000,
					HEX_S2[3] = 0b0001100000,
					HEX_S3[3] = 0b1000001000,
					HEX_S4[3] = 0b0010100000,
					HEX_S5[3] = 0b0001010000,
					HEX_S6[3] = 0b1000000010,
					HEX_N0[3] = 0b0010000010,
					HEX_N1[3] = 0b1000010000,
					HEX_N2[3] = 0b0001001000,
					HEX_N3[3] = 0b0010010000,
					HEX_N4[3] = 0b1000100000,
					HEX_N5[3] = 0b0001000100,
				}
				mux IMUX_G0_FAN[0] @[MAIN[9][16], MAIN[9][19], MAIN[8][19], MAIN[8][16], MAIN[10][17], MAIN[10][19], MAIN[11][19], MAIN[11][17], MAIN[13][17], MAIN[12][19], MAIN[13][19], MAIN[12][17]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_FAN[1] @[MAIN[9][17], MAIN[9][18], MAIN[8][18], MAIN[8][17], MAIN[10][16], MAIN[10][18], MAIN[11][18], MAIN[11][16], MAIN[13][16], MAIN[12][18], MAIN[13][18], MAIN[12][16]] {
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G0_DATA[0] @[MAIN[9][0], MAIN[9][3], MAIN[8][3], MAIN[8][0], MAIN[10][1], MAIN[10][3], MAIN[11][3], MAIN[11][1], MAIN[13][1], MAIN[12][3], MAIN[13][3], MAIN[12][1]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[1] @[MAIN[9][1], MAIN[9][2], MAIN[8][2], MAIN[8][1], MAIN[10][0], MAIN[10][2], MAIN[11][2], MAIN[11][0], MAIN[13][0], MAIN[12][2], MAIN[13][2], MAIN[12][0]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[2] @[MAIN[9][7], MAIN[9][4], MAIN[8][4], MAIN[8][7], MAIN[10][6], MAIN[10][4], MAIN[11][4], MAIN[11][6], MAIN[13][6], MAIN[12][4], MAIN[13][4], MAIN[12][6]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[3] @[MAIN[9][6], MAIN[9][5], MAIN[8][5], MAIN[8][6], MAIN[10][7], MAIN[10][5], MAIN[11][5], MAIN[11][7], MAIN[13][7], MAIN[12][5], MAIN[13][5], MAIN[12][7]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[4] @[MAIN[9][8], MAIN[9][11], MAIN[8][11], MAIN[8][8], MAIN[10][9], MAIN[10][11], MAIN[11][11], MAIN[11][9], MAIN[13][9], MAIN[12][11], MAIN[13][11], MAIN[12][9]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[5] @[MAIN[9][9], MAIN[9][10], MAIN[8][10], MAIN[8][9], MAIN[10][8], MAIN[10][10], MAIN[11][10], MAIN[11][8], MAIN[13][8], MAIN[12][10], MAIN[13][10], MAIN[12][8]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[6] @[MAIN[9][15], MAIN[9][12], MAIN[8][12], MAIN[8][15], MAIN[10][14], MAIN[10][12], MAIN[11][12], MAIN[11][14], MAIN[13][14], MAIN[12][12], MAIN[13][12], MAIN[12][14]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G0_DATA[7] @[MAIN[9][14], MAIN[9][13], MAIN[8][13], MAIN[8][14], MAIN[10][15], MAIN[10][13], MAIN[11][13], MAIN[11][15], MAIN[13][15], MAIN[12][13], MAIN[13][13], MAIN[12][15]] {
					PULLUP = 0b000000000000,
					OMUX_W1 = 0b000100000001,
					OMUX_E2 = 0b000100000010,
					OMUX_EN8 = 0b001000000100,
					OMUX_N10 = 0b000100001000,
					OMUX_NW10 = 0b000100000100,
					DBL_W0[0] = 0b001000001000,
					DBL_W1[0] = 0b010000010000,
					DBL_W1[1] = 0b100000100000,
					DBL_W2[0] = 0b100001000000,
					DBL_W2[1] = 0b001001000000,
					DBL_E0[1] = 0b001000000001,
					DBL_E1[0] = 0b100000010000,
					DBL_E1[1] = 0b010001000000,
					DBL_E1[2] = 0b010000100000,
					DBL_E2[0] = 0b010000000100,
					DBL_E2[1] = 0b010000000001,
					DBL_E2[2] = 0b010000001000,
					DBL_S0[0] = 0b001000000010,
					DBL_S0[2] = 0b010000000010,
					DBL_S1[0] = 0b000100010000,
					DBL_S1[1] = 0b001010000000,
					DBL_S1[2] = 0b001000100000,
					DBL_S2[0] = 0b100000000001,
					DBL_S2[1] = 0b100000001000,
					DBL_S2[2] = 0b100000000010,
					DBL_N0[1] = 0b100000000100,
					DBL_N1[0] = 0b100010000000,
					DBL_N1[1] = 0b001000010000,
					DBL_N2[0] = 0b000101000000,
					DBL_N2[1] = 0b010010000000,
					IMUX_G1_FAN[0] = 0b000100100000,
					IMUX_G2_FAN[0] = 0b000110000000,
				}
				mux IMUX_G1_FAN[0] @[MAIN[9][23], MAIN[9][20], MAIN[8][23], MAIN[8][20], MAIN[10][22], MAIN[10][20], MAIN[11][22], MAIN[11][20], MAIN[13][20], MAIN[13][22], MAIN[12][22], MAIN[12][20]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_FAN[1] @[MAIN[9][22], MAIN[9][21], MAIN[8][22], MAIN[8][21], MAIN[10][23], MAIN[10][21], MAIN[11][23], MAIN[11][21], MAIN[13][21], MAIN[13][23], MAIN[12][23], MAIN[12][21]] {
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
					off = 0b000000000000,
				}
				mux IMUX_G1_DATA[0] @[MAIN[9][39], MAIN[9][36], MAIN[8][39], MAIN[8][36], MAIN[10][38], MAIN[10][36], MAIN[11][38], MAIN[11][36], MAIN[13][36], MAIN[13][38], MAIN[12][38], MAIN[12][36]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[1] @[MAIN[9][38], MAIN[9][37], MAIN[8][38], MAIN[8][37], MAIN[10][39], MAIN[10][37], MAIN[11][39], MAIN[11][37], MAIN[13][37], MAIN[13][39], MAIN[12][39], MAIN[12][37]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[2] @[MAIN[9][32], MAIN[9][35], MAIN[8][32], MAIN[8][35], MAIN[10][33], MAIN[10][35], MAIN[11][33], MAIN[11][35], MAIN[13][35], MAIN[13][33], MAIN[12][33], MAIN[12][35]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[3] @[MAIN[9][33], MAIN[9][34], MAIN[8][33], MAIN[8][34], MAIN[10][32], MAIN[10][34], MAIN[11][32], MAIN[11][34], MAIN[13][34], MAIN[13][32], MAIN[12][32], MAIN[12][34]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[4] @[MAIN[9][31], MAIN[9][28], MAIN[8][31], MAIN[8][28], MAIN[10][30], MAIN[10][28], MAIN[11][30], MAIN[11][28], MAIN[13][28], MAIN[13][30], MAIN[12][30], MAIN[12][28]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[5] @[MAIN[9][30], MAIN[9][29], MAIN[8][30], MAIN[8][29], MAIN[10][31], MAIN[10][29], MAIN[11][31], MAIN[11][29], MAIN[13][29], MAIN[13][31], MAIN[12][31], MAIN[12][29]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[6] @[MAIN[9][24], MAIN[9][27], MAIN[8][24], MAIN[8][27], MAIN[10][25], MAIN[10][27], MAIN[11][25], MAIN[11][27], MAIN[13][27], MAIN[13][25], MAIN[12][25], MAIN[12][27]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G1_DATA[7] @[MAIN[9][25], MAIN[9][26], MAIN[8][25], MAIN[8][26], MAIN[10][24], MAIN[10][26], MAIN[11][24], MAIN[11][26], MAIN[13][26], MAIN[13][24], MAIN[12][24], MAIN[12][26]] {
					PULLUP = 0b000000000000,
					OMUX_W6 = 0b000100000001,
					OMUX_E7 = 0b001000000010,
					OMUX_N12 = 0b001000000001,
					OMUX_NE12 = 0b001000000100,
					OMUX_WN14 = 0b001000001000,
					DBL_W0[2] = 0b010000001000,
					DBL_W0[4] = 0b000100000100,
					DBL_W1[2] = 0b000100010000,
					DBL_W1[3] = 0b010000100000,
					DBL_W1[4] = 0b010001000000,
					DBL_W2[2] = 0b100000001000,
					DBL_W2[3] = 0b010000000100,
					DBL_W2[4] = 0b000101000000,
					DBL_E0[3] = 0b000100001000,
					DBL_E1[3] = 0b100000100000,
					DBL_E1[4] = 0b001001000000,
					DBL_E2[3] = 0b010000000010,
					DBL_E2[4] = 0b010000000001,
					DBL_S0[4] = 0b000100000010,
					DBL_S1[3] = 0b001000100000,
					DBL_S1[4] = 0b100000010000,
					DBL_S2[3] = 0b100000000100,
					DBL_S2[4] = 0b100000000010,
					DBL_N0[3] = 0b100000000001,
					DBL_N1[2] = 0b010000010000,
					DBL_N1[3] = 0b100010000000,
					DBL_N1[4] = 0b000100100000,
					DBL_N2[2] = 0b100001000000,
					DBL_N2[3] = 0b010010000000,
					DBL_N2[4] = 0b000110000000,
					IMUX_G0_FAN[1] = 0b001010000000,
					IMUX_G3_FAN[1] = 0b001000010000,
				}
				mux IMUX_G2_FAN[0] @[MAIN[9][56], MAIN[9][59], MAIN[8][59], MAIN[8][56], MAIN[10][57], MAIN[10][59], MAIN[11][59], MAIN[11][57], MAIN[13][59], MAIN[13][57], MAIN[12][59], MAIN[12][57]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_FAN[1] @[MAIN[9][57], MAIN[9][58], MAIN[8][58], MAIN[8][57], MAIN[10][56], MAIN[10][58], MAIN[11][58], MAIN[11][56], MAIN[13][58], MAIN[13][56], MAIN[12][58], MAIN[12][56]] {
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
					off = 0b000000000000,
				}
				mux IMUX_G2_DATA[0] @[MAIN[9][40], MAIN[9][43], MAIN[8][43], MAIN[8][40], MAIN[10][41], MAIN[10][43], MAIN[11][43], MAIN[11][41], MAIN[13][43], MAIN[13][41], MAIN[12][43], MAIN[12][41]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[1] @[MAIN[9][41], MAIN[9][42], MAIN[8][42], MAIN[8][41], MAIN[10][40], MAIN[10][42], MAIN[11][42], MAIN[11][40], MAIN[13][42], MAIN[13][40], MAIN[12][42], MAIN[12][40]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[2] @[MAIN[9][47], MAIN[9][44], MAIN[8][44], MAIN[8][47], MAIN[10][46], MAIN[10][44], MAIN[11][44], MAIN[11][46], MAIN[13][44], MAIN[13][46], MAIN[12][44], MAIN[12][46]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[3] @[MAIN[9][46], MAIN[9][45], MAIN[8][45], MAIN[8][46], MAIN[10][47], MAIN[10][45], MAIN[11][45], MAIN[11][47], MAIN[13][45], MAIN[13][47], MAIN[12][45], MAIN[12][47]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[4] @[MAIN[9][48], MAIN[9][51], MAIN[8][51], MAIN[8][48], MAIN[10][49], MAIN[10][51], MAIN[11][51], MAIN[11][49], MAIN[13][51], MAIN[13][49], MAIN[12][51], MAIN[12][49]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[5] @[MAIN[9][49], MAIN[9][50], MAIN[8][50], MAIN[8][49], MAIN[10][48], MAIN[10][50], MAIN[11][50], MAIN[11][48], MAIN[13][50], MAIN[13][48], MAIN[12][50], MAIN[12][48]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[6] @[MAIN[9][55], MAIN[9][52], MAIN[8][52], MAIN[8][55], MAIN[10][54], MAIN[10][52], MAIN[11][52], MAIN[11][54], MAIN[13][52], MAIN[13][54], MAIN[12][52], MAIN[12][54]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G2_DATA[7] @[MAIN[9][54], MAIN[9][53], MAIN[8][53], MAIN[8][54], MAIN[10][55], MAIN[10][53], MAIN[11][53], MAIN[11][55], MAIN[13][53], MAIN[13][55], MAIN[12][53], MAIN[12][55]] {
					PULLUP = 0b000000000000,
					OMUX_WS1 = 0b000100000001,
					OMUX_S3 = 0b001000000010,
					OMUX_SE3 = 0b000100000100,
					OMUX_E8 = 0b000100000010,
					OMUX_W9 = 0b000100001000,
					DBL_W0[6] = 0b001000000100,
					DBL_W1[5] = 0b010000010000,
					DBL_W1[6] = 0b100000100000,
					DBL_W2[5] = 0b100001000000,
					DBL_W2[6] = 0b001001000000,
					DBL_E0[5] = 0b001000000001,
					DBL_E0[7] = 0b010000001000,
					DBL_E1[5] = 0b100000010000,
					DBL_E1[6] = 0b010001000000,
					DBL_E1[7] = 0b010000100000,
					DBL_E2[5] = 0b010000000010,
					DBL_E2[6] = 0b010000000001,
					DBL_E2[7] = 0b010000000100,
					DBL_S0[6] = 0b001000001000,
					DBL_S1[5] = 0b000100010000,
					DBL_S1[6] = 0b001010000000,
					DBL_S1[7] = 0b001000100000,
					DBL_S2[5] = 0b100000000001,
					DBL_S2[6] = 0b100000000100,
					DBL_S2[7] = 0b100000001000,
					DBL_N0[5] = 0b100000000010,
					DBL_N1[5] = 0b100010000000,
					DBL_N1[6] = 0b001000010000,
					DBL_N2[5] = 0b000101000000,
					DBL_N2[6] = 0b010010000000,
					IMUX_G0_FAN[0] = 0b000110000000,
					IMUX_G3_FAN[0] = 0b000100100000,
				}
				mux IMUX_G3_FAN[0] @[MAIN[9][63], MAIN[9][60], MAIN[8][60], MAIN[8][63], MAIN[10][62], MAIN[10][60], MAIN[11][62], MAIN[11][60], MAIN[13][62], MAIN[12][62], MAIN[12][60], MAIN[13][60]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_FAN[1] @[MAIN[9][62], MAIN[9][61], MAIN[8][61], MAIN[8][62], MAIN[10][63], MAIN[10][61], MAIN[11][63], MAIN[11][61], MAIN[13][63], MAIN[12][63], MAIN[12][61], MAIN[13][61]] {
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
					off = 0b000000000000,
				}
				mux IMUX_G3_DATA[0] @[MAIN[9][79], MAIN[9][76], MAIN[8][76], MAIN[8][79], MAIN[10][78], MAIN[10][76], MAIN[11][78], MAIN[11][76], MAIN[13][78], MAIN[12][78], MAIN[12][76], MAIN[13][76]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[1] @[MAIN[9][78], MAIN[9][77], MAIN[8][77], MAIN[8][78], MAIN[10][79], MAIN[10][77], MAIN[11][79], MAIN[11][77], MAIN[13][79], MAIN[12][79], MAIN[12][77], MAIN[13][77]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[2] @[MAIN[9][72], MAIN[9][75], MAIN[8][75], MAIN[8][72], MAIN[10][73], MAIN[10][75], MAIN[11][73], MAIN[11][75], MAIN[13][73], MAIN[12][73], MAIN[12][75], MAIN[13][75]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[3] @[MAIN[9][73], MAIN[9][74], MAIN[8][74], MAIN[8][73], MAIN[10][72], MAIN[10][74], MAIN[11][72], MAIN[11][74], MAIN[13][72], MAIN[12][72], MAIN[12][74], MAIN[13][74]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[4] @[MAIN[9][71], MAIN[9][68], MAIN[8][68], MAIN[8][71], MAIN[10][70], MAIN[10][68], MAIN[11][70], MAIN[11][68], MAIN[13][70], MAIN[12][70], MAIN[12][68], MAIN[13][68]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[5] @[MAIN[9][70], MAIN[9][69], MAIN[8][69], MAIN[8][70], MAIN[10][71], MAIN[10][69], MAIN[11][71], MAIN[11][69], MAIN[13][71], MAIN[12][71], MAIN[12][69], MAIN[13][69]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[6] @[MAIN[9][64], MAIN[9][67], MAIN[8][67], MAIN[8][64], MAIN[10][65], MAIN[10][67], MAIN[11][65], MAIN[11][67], MAIN[13][65], MAIN[12][65], MAIN[12][67], MAIN[13][67]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				mux IMUX_G3_DATA[7] @[MAIN[9][65], MAIN[9][66], MAIN[8][66], MAIN[8][65], MAIN[10][64], MAIN[10][66], MAIN[11][64], MAIN[11][66], MAIN[13][64], MAIN[12][64], MAIN[12][66], MAIN[13][66]] {
					PULLUP = 0b000000000000,
					OMUX_S5 = 0b000100000001,
					OMUX_SW5 = 0b001000000010,
					OMUX_ES7 = 0b000100000100,
					OMUX_E13 = 0b000100001000,
					OMUX_W14 = 0b000100000010,
					DBL_W0[8] = 0b001000000001,
					DBL_W1[7] = 0b001000010000,
					DBL_W1[8] = 0b010000100000,
					DBL_W1[9] = 0b010001000000,
					DBL_W2[7] = 0b100000000001,
					DBL_W2[8] = 0b010000001000,
					DBL_W2[9] = 0b001001000000,
					DBL_E0[9] = 0b001000001000,
					DBL_E1[8] = 0b100000100000,
					DBL_E1[9] = 0b000101000000,
					DBL_E2[8] = 0b010000000100,
					DBL_E2[9] = 0b010000000010,
					DBL_S0[8] = 0b001000000100,
					DBL_S1[8] = 0b000100100000,
					DBL_S1[9] = 0b100000010000,
					DBL_S2[8] = 0b100000001000,
					DBL_S2[9] = 0b100000000100,
					DBL_N0[7] = 0b010000000001,
					DBL_N0[9] = 0b100000000010,
					DBL_N1[7] = 0b010000010000,
					DBL_N1[8] = 0b100010000000,
					DBL_N1[9] = 0b001000100000,
					DBL_N2[7] = 0b100001000000,
					DBL_N2[8] = 0b010010000000,
					DBL_N2[9] = 0b001010000000,
					IMUX_G1_FAN[1] = 0b000100010000,
					IMUX_G2_FAN[1] = 0b000110000000,
				}
				proginv IMUX_DCM_CLK_OPTINV[0] = IMUX_DCM_CLK[0] @MAIN[4][38];
				proginv IMUX_DCM_CLK_OPTINV[1] = IMUX_DCM_CLK[1] @MAIN[4][48];
				proginv IMUX_DCM_CLK_OPTINV[2] = IMUX_DCM_CLK[2] @MAIN[4][51];
				proginv IMUX_DCM_CLK_OPTINV[3] = IMUX_DCM_CLK[3] @MAIN[4][61];
				proginv IMUX_SR_OPTINV[0] = IMUX_SR[0] @!MAIN[4][1];
				proginv IMUX_SR_OPTINV[1] = IMUX_SR[1] @!MAIN[4][16];
				proginv IMUX_SR_OPTINV[2] = IMUX_SR[2] @!MAIN[4][7];
				proginv IMUX_SR_OPTINV[3] = IMUX_SR[3] @!MAIN[4][10];
				proginv IMUX_CE_OPTINV[2] = IMUX_CE[2] @!MAIN[4][72];
				proginv IMUX_CE_OPTINV[3] = IMUX_CE[3] @!MAIN[4][78];
				proginv IMUX_TI_OPTINV[0] = IMUX_TI[0] @!MAIN[4][19];
				proginv IMUX_TI_OPTINV[1] = IMUX_TI[1] @!MAIN[4][27];
			}
		}
	}

	tile_slot INTF {
		bel_slot INTF_TESTMUX: routing;

		tile_class INTF_GT_S0 {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[3][35]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_GT_S123 {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[3][3]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_GT_S_CLKPAD {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[3][34]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_GT_N0 {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[0][35]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_GT_N123 {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[0][3]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_GT_N_CLKPAD {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[0][34]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}

		tile_class INTF_PPC {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			test_mux INTF_TESTMUX @[MAIN[3][40]] {
				primary = 0b0,
				test_group 0 = 0b1,
			} {
				OUT_FAN[0] = OUT_FAN_BEL[0] || [IMUX_G0_DATA[4]];
				OUT_FAN[1] = OUT_FAN_BEL[1] || [IMUX_G1_DATA[4]];
				OUT_FAN[2] = OUT_FAN_BEL[2] || [IMUX_G2_DATA[4]];
				OUT_FAN[3] = OUT_FAN_BEL[3] || [IMUX_G3_DATA[4]];
				OUT_FAN[4] = OUT_FAN_BEL[4] || [IMUX_G0_DATA[5]];
				OUT_FAN[5] = OUT_FAN_BEL[5] || [IMUX_G1_DATA[5]];
				OUT_FAN[6] = OUT_FAN_BEL[6] || [IMUX_G2_DATA[5]];
				OUT_FAN[7] = OUT_FAN_BEL[7] || [IMUX_G3_DATA[5]];
				OUT_SEC[8] = OUT_SEC_BEL[8] || [IMUX_G3_DATA[7]];
				OUT_SEC[9] = OUT_SEC_BEL[9] || [IMUX_G2_DATA[7]];
				OUT_SEC[10] = OUT_SEC_BEL[10] || [IMUX_G1_DATA[7]];
				OUT_SEC[11] = OUT_SEC_BEL[11] || [IMUX_G0_DATA[7]];
				OUT_SEC[12] = OUT_SEC_BEL[12] || [IMUX_G3_DATA[6]];
				OUT_SEC[13] = OUT_SEC_BEL[13] || [IMUX_G2_DATA[6]];
				OUT_SEC[14] = OUT_SEC_BEL[14] || [IMUX_G1_DATA[6]];
				OUT_SEC[15] = OUT_SEC_BEL[15] || [IMUX_G0_DATA[6]];
			}
		}
	}

	tile_slot BEL {
		bel_slot SLICE[0]: SLICE;
		bel_slot SLICE[1]: SLICE;
		bel_slot SLICE[2]: SLICE;
		bel_slot SLICE[3]: SLICE;
		bel_slot TBUF[0]: TBUF;
		bel_slot TBUF[1]: TBUF;
		bel_slot TBUS: TBUS;
		bel_slot IOI[0]: IOI;
		bel_slot IOI[1]: IOI;
		bel_slot IOI[2]: IOI;
		bel_slot IOI[3]: IOI;
		bel_slot IREG[0]: IREG;
		bel_slot IREG[1]: IREG;
		bel_slot IREG[2]: IREG;
		bel_slot IREG[3]: IREG;
		bel_slot OREG[0]: OREG;
		bel_slot OREG[1]: OREG;
		bel_slot OREG[2]: OREG;
		bel_slot OREG[3]: OREG;
		bel_slot BRAM: BRAM;
		bel_slot MULT: MULT;
		bel_slot MULT_INT: routing;
		bel_slot DSP: DSP;
		bel_slot DSP_TESTMUX: routing;
		bel_slot DCM: DCM;
		bel_slot DCM_INT: routing;
		bel_slot GT: GT;
		bel_slot GT10: GT10;
		bel_slot PPC405: PPC405;
		bel_slot DCI[0]: DCI;
		bel_slot DCI[1]: DCI;
		bel_slot DCIRESET[0]: DCIRESET;
		bel_slot DCIRESET[1]: DCIRESET;
		bel_slot STARTUP: STARTUP;
		bel_slot CAPTURE: CAPTURE;
		bel_slot ICAP: ICAP;
		bel_slot SPI_ACCESS: SPI_ACCESS;
		bel_slot PMV: PMV;
		bel_slot DNA_PORT: DNA_PORT;
		bel_slot BSCAN: BSCAN;
		bel_slot JTAGPPC: JTAGPPC;
		bel_slot RANDOR_OUT: RANDOR_OUT;
		bel_slot MISC_CNR_S3: MISC_CNR_S3;
		bel_slot MISR_FC: MISR_FC;
		bel_slot MISC_SW: MISC_SW;
		bel_slot MISC_SE: MISC_SE;
		bel_slot MISC_NW: MISC_NW;
		bel_slot MISC_NE: MISC_NE;
		bel_slot BANK: BANK;

		tile_class CLB {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			bel SLICE[0] {
				input F1 = IMUX_CLB_F1[0];
				input F2 = IMUX_CLB_F2[0];
				input F3 = IMUX_CLB_F3[0];
				input F4 = IMUX_CLB_F4[0];
				input G1 = IMUX_CLB_G1[0];
				input G2 = IMUX_CLB_G2[0];
				input G3 = IMUX_CLB_G3[0];
				input G4 = IMUX_CLB_G4[0];
				input BX = ^IMUX_CLB_BX[0] @MAIN[8][16];
				input BY = ^IMUX_CLB_BY[0] @MAIN[8][23];
				input CLK = IMUX_CLK_OPTINV[0];
				input SR = IMUX_SR_OPTINV[0];
				input CE = IMUX_CE_OPTINV[0];
				output X = OUT_FAN[0];
				output Y = OUT_FAN[4];
				output XQ = OUT_SEC[20];
				output YQ = OUT_SEC[15];
				output XB = OUT_SEC[17];
				output YB = OUT_SEC[8];
				attribute F @[!MAIN[1][0], !MAIN[1][1], !MAIN[1][2], !MAIN[1][3], !MAIN[1][4], !MAIN[1][5], !MAIN[1][6], !MAIN[1][7], !MAIN[1][8], !MAIN[1][9], !MAIN[1][10], !MAIN[1][11], !MAIN[1][12], !MAIN[1][13], !MAIN[1][14], !MAIN[1][15]];
				attribute G @[!MAIN[1][39], !MAIN[1][38], !MAIN[1][37], !MAIN[1][36], !MAIN[1][35], !MAIN[1][34], !MAIN[1][33], !MAIN[1][32], !MAIN[1][31], !MAIN[1][30], !MAIN[1][29], !MAIN[1][28], !MAIN[1][27], !MAIN[1][26], !MAIN[1][25], !MAIN[1][24]];
				attribute DIF_MUX @[MAIN[0][1]] {
					ALT = 0b0,
					BX = 0b1,
				}
				attribute DIG_MUX @[MAIN[0][38]] {
					ALT = 0b0,
					BY = 0b1,
				}
				attribute F_RAM_ENABLE @MAIN[1][18];
				attribute G_RAM_ENABLE @MAIN[1][20];
				attribute F_SHIFT_ENABLE @MAIN[1][16];
				attribute G_SHIFT_ENABLE @MAIN[1][21];
				attribute SLICEWE0USED @MAIN[0][17];
				attribute BYOUTUSED @MAIN[0][22];
				attribute CYINIT @[MAIN[0][2]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[0][9], MAIN[0][10], MAIN[0][13]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BX = 0b000,
					F1 = 0b101,
					F2 = 0b001,
					PROD = 0b010,
				}
				attribute CY0G @[MAIN[0][30], MAIN[0][29], MAIN[0][26]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BY = 0b000,
					G1 = 0b101,
					G2 = 0b001,
					PROD = 0b010,
				}
				attribute CYSELF @[MAIN[0][5]] {
					CONST_1 = 0b0,
					F = 0b1,
				}
				attribute CYSELG @[MAIN[0][18]] {
					CONST_1 = 0b0,
					G = 0b1,
				}
				attribute FFX_INIT @[!MAIN[1][17]];
				attribute FFY_INIT @[!MAIN[2][17]];
				attribute FFX_SRVAL @[!MAIN[0][0]];
				attribute FFY_SRVAL @[!MAIN[0][15]];
				attribute FF_LATCH @MAIN[0][4];
				attribute FF_REV_ENABLE @MAIN[0][11];
				attribute FF_SR_SYNC @MAIN[0][16];
				attribute FF_SR_ENABLE @!MAIN[1][22];
				attribute FXMUX @[MAIN[0][14], MAIN[0][6]] {
					F = 0b00,
					F5 = 0b01,
					FXOR = 0b11,
				}
				attribute GYMUX @[MAIN[0][25], MAIN[0][33]] {
					G = 0b00,
					FX = 0b01,
					GXOR = 0b11,
					SOPOUT = 0b10,
				}
				attribute DXMUX @[MAIN[0][3]] {
					BX = 0b0,
					X = 0b1,
				}
				attribute DYMUX @[MAIN[0][12]] {
					BY = 0b0,
					Y = 0b1,
				}
				attribute XBMUX @[MAIN[0][21]] {
					FCY = 0b0,
					FMC15 = 0b1,
				}
				attribute YBMUX @[MAIN[0][34]] {
					GCY = 0b0,
					GMC15 = 0b1,
				}
				attribute SOPEXTSEL @[MAIN[0][32]] {
					CONST_0 = 0b0,
					SOPIN = 0b1,
				}
			}

			bel SLICE[1] {
				input F1 = IMUX_CLB_F1[1];
				input F2 = IMUX_CLB_F2[1];
				input F3 = IMUX_CLB_F3[1];
				input F4 = IMUX_CLB_F4[1];
				input G1 = IMUX_CLB_G1[1];
				input G2 = IMUX_CLB_G2[1];
				input G3 = IMUX_CLB_G3[1];
				input G4 = IMUX_CLB_G4[1];
				input BX = ^IMUX_CLB_BX[1] @MAIN[8][63];
				input BY = ^IMUX_CLB_BY[1] @MAIN[8][56];
				input CLK = IMUX_CLK_OPTINV[1];
				input SR = IMUX_SR_OPTINV[1];
				input CE = IMUX_CE_OPTINV[1];
				output X = OUT_FAN[1];
				output Y = OUT_FAN[5];
				output XQ = OUT_SEC[21];
				output YQ = OUT_SEC[16];
				output XB = OUT_SEC[12];
				output YB = OUT_SEC[9];
				attribute F @[!MAIN[1][40], !MAIN[1][41], !MAIN[1][42], !MAIN[1][43], !MAIN[1][44], !MAIN[1][45], !MAIN[1][46], !MAIN[1][47], !MAIN[1][48], !MAIN[1][49], !MAIN[1][50], !MAIN[1][51], !MAIN[1][52], !MAIN[1][53], !MAIN[1][54], !MAIN[1][55]];
				attribute G @[!MAIN[1][79], !MAIN[1][78], !MAIN[1][77], !MAIN[1][76], !MAIN[1][75], !MAIN[1][74], !MAIN[1][73], !MAIN[1][72], !MAIN[1][71], !MAIN[1][70], !MAIN[1][69], !MAIN[1][68], !MAIN[1][67], !MAIN[1][66], !MAIN[1][65], !MAIN[1][64]];
				attribute DIF_MUX @[MAIN[0][41]] {
					ALT = 0b0,
					BX = 0b1,
				}
				attribute DIG_MUX @[MAIN[0][78]] {
					ALT = 0b0,
					BY = 0b1,
				}
				attribute F_RAM_ENABLE @MAIN[1][58];
				attribute G_RAM_ENABLE @MAIN[1][60];
				attribute F_SHIFT_ENABLE @MAIN[1][56];
				attribute G_SHIFT_ENABLE @MAIN[1][61];
				attribute SLICEWE0USED @MAIN[0][57];
				attribute BYOUTUSED @MAIN[0][62];
				attribute CYINIT @[MAIN[0][42]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[0][49], MAIN[0][50], MAIN[0][53]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BX = 0b000,
					F1 = 0b101,
					F2 = 0b001,
					PROD = 0b010,
				}
				attribute CY0G @[MAIN[0][70], MAIN[0][69], MAIN[0][66]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BY = 0b000,
					G1 = 0b101,
					G2 = 0b001,
					PROD = 0b010,
				}
				attribute CYSELF @[MAIN[0][45]] {
					CONST_1 = 0b0,
					F = 0b1,
				}
				attribute CYSELG @[MAIN[0][58]] {
					CONST_1 = 0b0,
					G = 0b1,
				}
				attribute FFX_INIT @[!MAIN[1][57]];
				attribute FFY_INIT @[!MAIN[2][57]];
				attribute FFX_SRVAL @[!MAIN[0][40]];
				attribute FFY_SRVAL @[!MAIN[0][55]];
				attribute FF_LATCH @MAIN[0][44];
				attribute FF_REV_ENABLE @MAIN[0][51];
				attribute FF_SR_SYNC @MAIN[0][56];
				attribute FF_SR_ENABLE @!MAIN[1][62];
				attribute FXMUX @[MAIN[0][54], MAIN[0][46]] {
					F = 0b00,
					F5 = 0b01,
					FXOR = 0b11,
				}
				attribute GYMUX @[MAIN[0][65], MAIN[0][73]] {
					G = 0b00,
					FX = 0b01,
					GXOR = 0b11,
					SOPOUT = 0b10,
				}
				attribute DXMUX @[MAIN[0][43]] {
					BX = 0b0,
					X = 0b1,
				}
				attribute DYMUX @[MAIN[0][52]] {
					BY = 0b0,
					Y = 0b1,
				}
				attribute XBMUX @[MAIN[0][61]] {
					FCY = 0b0,
					FMC15 = 0b1,
				}
				attribute YBMUX @[MAIN[0][74]] {
					GCY = 0b0,
					GMC15 = 0b1,
				}
				attribute SOPEXTSEL @[MAIN[0][72]] {
					CONST_0 = 0b0,
					SOPIN = 0b1,
				}
			}

			bel SLICE[2] {
				input F1 = IMUX_CLB_F1[2];
				input F2 = IMUX_CLB_F2[2];
				input F3 = IMUX_CLB_F3[2];
				input F4 = IMUX_CLB_F4[2];
				input G1 = IMUX_CLB_G1[2];
				input G2 = IMUX_CLB_G2[2];
				input G3 = IMUX_CLB_G3[2];
				input G4 = IMUX_CLB_G4[2];
				input BX = ^IMUX_CLB_BX[2] @MAIN[8][19];
				input BY = ^IMUX_CLB_BY[2] @MAIN[8][20];
				input CLK = IMUX_CLK_OPTINV[2];
				input SR = IMUX_SR_OPTINV[2];
				input CE = IMUX_CE_OPTINV[2];
				output X = OUT_FAN[2];
				output Y = OUT_FAN[6];
				output XQ = OUT_SEC[22];
				output YQ = OUT_SEC[18];
				output XB = OUT_SEC[13];
				output YB = OUT_SEC[11];
				attribute F @[!MAIN[2][0], !MAIN[2][1], !MAIN[2][2], !MAIN[2][3], !MAIN[2][4], !MAIN[2][5], !MAIN[2][6], !MAIN[2][7], !MAIN[2][8], !MAIN[2][9], !MAIN[2][10], !MAIN[2][11], !MAIN[2][12], !MAIN[2][13], !MAIN[2][14], !MAIN[2][15]];
				attribute G @[!MAIN[2][39], !MAIN[2][38], !MAIN[2][37], !MAIN[2][36], !MAIN[2][35], !MAIN[2][34], !MAIN[2][33], !MAIN[2][32], !MAIN[2][31], !MAIN[2][30], !MAIN[2][29], !MAIN[2][28], !MAIN[2][27], !MAIN[2][26], !MAIN[2][25], !MAIN[2][24]];
				attribute DIF_MUX @[MAIN[3][1]] {
					ALT = 0b0,
					BX = 0b1,
				}
				attribute DIG_MUX @[MAIN[3][38]] {
					ALT = 0b0,
					BY = 0b1,
				}
				attribute F_RAM_ENABLE @MAIN[2][18];
				attribute G_RAM_ENABLE @MAIN[2][20];
				attribute F_SHIFT_ENABLE @MAIN[2][16];
				attribute G_SHIFT_ENABLE @MAIN[2][21];
				attribute SLICEWE0USED @MAIN[3][17];
				attribute BYOUTUSED @MAIN[3][22];
				attribute CYINIT @[MAIN[3][2]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[3][9], MAIN[3][10], MAIN[3][13]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BX = 0b000,
					F1 = 0b101,
					F2 = 0b001,
					PROD = 0b010,
				}
				attribute CY0G @[MAIN[3][30], MAIN[3][29], MAIN[3][26]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BY = 0b000,
					G1 = 0b101,
					G2 = 0b001,
					PROD = 0b010,
				}
				attribute CYSELF @[MAIN[3][5]] {
					CONST_1 = 0b0,
					F = 0b1,
				}
				attribute CYSELG @[MAIN[3][18]] {
					CONST_1 = 0b0,
					G = 0b1,
				}
				attribute FFX_INIT @[!MAIN[1][19]];
				attribute FFY_INIT @[!MAIN[2][19]];
				attribute FFX_SRVAL @[!MAIN[0][39]];
				attribute FFY_SRVAL @[!MAIN[0][24]];
				attribute FF_LATCH @MAIN[0][35];
				attribute FF_REV_ENABLE @MAIN[0][28];
				attribute FF_SR_SYNC @MAIN[0][23];
				attribute FF_SR_ENABLE @!MAIN[2][22];
				attribute FXMUX @[MAIN[3][14], MAIN[3][6]] {
					F = 0b00,
					F5 = 0b01,
					FXOR = 0b11,
				}
				attribute GYMUX @[MAIN[3][25], MAIN[3][33]] {
					G = 0b00,
					FX = 0b01,
					GXOR = 0b11,
					SOPOUT = 0b10,
				}
				attribute DXMUX @[MAIN[0][36]] {
					BX = 0b0,
					X = 0b1,
				}
				attribute DYMUX @[MAIN[0][27]] {
					BY = 0b0,
					Y = 0b1,
				}
				attribute XBMUX @[MAIN[3][21]] {
					FCY = 0b0,
					FMC15 = 0b1,
				}
				attribute YBMUX @[MAIN[3][34]] {
					GCY = 0b0,
					GMC15 = 0b1,
				}
				attribute SOPEXTSEL @[MAIN[0][31]] {
					CONST_0 = 0b0,
					SOPIN = 0b1,
				}
			}

			bel SLICE[3] {
				input F1 = IMUX_CLB_F1[3];
				input F2 = IMUX_CLB_F2[3];
				input F3 = IMUX_CLB_F3[3];
				input F4 = IMUX_CLB_F4[3];
				input G1 = IMUX_CLB_G1[3];
				input G2 = IMUX_CLB_G2[3];
				input G3 = IMUX_CLB_G3[3];
				input G4 = IMUX_CLB_G4[3];
				input BX = ^IMUX_CLB_BX[3] @MAIN[8][60];
				input BY = ^IMUX_CLB_BY[3] @MAIN[8][59];
				input CLK = IMUX_CLK_OPTINV[3];
				input SR = IMUX_SR_OPTINV[3];
				input CE = IMUX_CE_OPTINV[3];
				output X = OUT_FAN[3];
				output Y = OUT_FAN[7];
				output XQ = OUT_SEC[23];
				output YQ = OUT_SEC[19];
				output XB = OUT_SEC[14];
				output YB = OUT_SEC[10];
				attribute F @[!MAIN[2][40], !MAIN[2][41], !MAIN[2][42], !MAIN[2][43], !MAIN[2][44], !MAIN[2][45], !MAIN[2][46], !MAIN[2][47], !MAIN[2][48], !MAIN[2][49], !MAIN[2][50], !MAIN[2][51], !MAIN[2][52], !MAIN[2][53], !MAIN[2][54], !MAIN[2][55]];
				attribute G @[!MAIN[2][79], !MAIN[2][78], !MAIN[2][77], !MAIN[2][76], !MAIN[2][75], !MAIN[2][74], !MAIN[2][73], !MAIN[2][72], !MAIN[2][71], !MAIN[2][70], !MAIN[2][69], !MAIN[2][68], !MAIN[2][67], !MAIN[2][66], !MAIN[2][65], !MAIN[2][64]];
				attribute DIF_MUX @[MAIN[3][41]] {
					ALT = 0b0,
					BX = 0b1,
				}
				attribute DIG_MUX @[MAIN[3][78]] {
					ALT = 0b0,
					BY = 0b1,
				}
				attribute F_RAM_ENABLE @MAIN[2][58];
				attribute G_RAM_ENABLE @MAIN[2][60];
				attribute F_SHIFT_ENABLE @MAIN[2][56];
				attribute G_SHIFT_ENABLE @MAIN[2][61];
				attribute SLICEWE0USED @MAIN[3][57];
				attribute BYOUTUSED @MAIN[3][62];
				attribute CYINIT @[MAIN[3][42]] {
					BX = 0b0,
					CIN = 0b1,
				}
				attribute CY0F @[MAIN[3][49], MAIN[3][50], MAIN[3][53]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BX = 0b000,
					F1 = 0b101,
					F2 = 0b001,
					PROD = 0b010,
				}
				attribute CY0G @[MAIN[3][70], MAIN[3][69], MAIN[3][66]] {
					CONST_0 = 0b111,
					CONST_1 = 0b011,
					BY = 0b000,
					G1 = 0b101,
					G2 = 0b001,
					PROD = 0b010,
				}
				attribute CYSELF @[MAIN[3][45]] {
					CONST_1 = 0b0,
					F = 0b1,
				}
				attribute CYSELG @[MAIN[3][58]] {
					CONST_1 = 0b0,
					G = 0b1,
				}
				attribute FFX_INIT @[!MAIN[1][59]];
				attribute FFY_INIT @[!MAIN[2][59]];
				attribute FFX_SRVAL @[!MAIN[0][79]];
				attribute FFY_SRVAL @[!MAIN[0][64]];
				attribute FF_LATCH @MAIN[0][75];
				attribute FF_REV_ENABLE @MAIN[0][68];
				attribute FF_SR_SYNC @MAIN[0][63];
				attribute FF_SR_ENABLE @!MAIN[2][62];
				attribute FXMUX @[MAIN[3][54], MAIN[3][46]] {
					F = 0b00,
					F5 = 0b01,
					FXOR = 0b11,
				}
				attribute GYMUX @[MAIN[3][65], MAIN[3][73]] {
					G = 0b00,
					FX = 0b01,
					GXOR = 0b11,
					SOPOUT = 0b10,
				}
				attribute DXMUX @[MAIN[0][76]] {
					BX = 0b0,
					X = 0b1,
				}
				attribute DYMUX @[MAIN[0][67]] {
					BY = 0b0,
					Y = 0b1,
				}
				attribute XBMUX @[MAIN[3][61]] {
					FCY = 0b0,
					FMC15 = 0b1,
				}
				attribute YBMUX @[MAIN[3][74]] {
					GCY = 0b0,
					GMC15 = 0b1,
				}
				attribute SOPEXTSEL @[MAIN[0][71]] {
					CONST_0 = 0b0,
					SOPIN = 0b1,
				}
			}

			bel TBUF[0] {
				input I = IMUX_TI_OPTINV[0];
				input T = IMUX_TS_OPTINV[0];
				attribute OUT_A @MAIN[0][19];
				attribute OUT_B @MAIN[0][59];
			}

			bel TBUF[1] {
				input I = IMUX_TI_OPTINV[1];
				input T = IMUX_TS_OPTINV[1];
				attribute OUT_A @MAIN[0][20];
				attribute OUT_B @MAIN[0][37];
			}

			bel TBUS {
				output OUT = OUT_TBUS;
				attribute JOINER_E @MAIN[0][60];
			}

			// wire IMUX_CLK_OPTINV[0]             SLICE[0].CLK
			// wire IMUX_CLK_OPTINV[1]             SLICE[1].CLK
			// wire IMUX_CLK_OPTINV[2]             SLICE[2].CLK
			// wire IMUX_CLK_OPTINV[3]             SLICE[3].CLK
			// wire IMUX_SR_OPTINV[0]              SLICE[0].SR
			// wire IMUX_SR_OPTINV[1]              SLICE[1].SR
			// wire IMUX_SR_OPTINV[2]              SLICE[2].SR
			// wire IMUX_SR_OPTINV[3]              SLICE[3].SR
			// wire IMUX_CE_OPTINV[0]              SLICE[0].CE
			// wire IMUX_CE_OPTINV[1]              SLICE[1].CE
			// wire IMUX_CE_OPTINV[2]              SLICE[2].CE
			// wire IMUX_CE_OPTINV[3]              SLICE[3].CE
			// wire IMUX_TI_OPTINV[0]              TBUF[0].I
			// wire IMUX_TI_OPTINV[1]              TBUF[1].I
			// wire IMUX_TS_OPTINV[0]              TBUF[0].T
			// wire IMUX_TS_OPTINV[1]              TBUF[1].T
			// wire IMUX_CLB_F1[0]                 SLICE[0].F1
			// wire IMUX_CLB_F1[1]                 SLICE[1].F1
			// wire IMUX_CLB_F1[2]                 SLICE[2].F1
			// wire IMUX_CLB_F1[3]                 SLICE[3].F1
			// wire IMUX_CLB_F2[0]                 SLICE[0].F2
			// wire IMUX_CLB_F2[1]                 SLICE[1].F2
			// wire IMUX_CLB_F2[2]                 SLICE[2].F2
			// wire IMUX_CLB_F2[3]                 SLICE[3].F2
			// wire IMUX_CLB_F3[0]                 SLICE[0].F3
			// wire IMUX_CLB_F3[1]                 SLICE[1].F3
			// wire IMUX_CLB_F3[2]                 SLICE[2].F3
			// wire IMUX_CLB_F3[3]                 SLICE[3].F3
			// wire IMUX_CLB_F4[0]                 SLICE[0].F4
			// wire IMUX_CLB_F4[1]                 SLICE[1].F4
			// wire IMUX_CLB_F4[2]                 SLICE[2].F4
			// wire IMUX_CLB_F4[3]                 SLICE[3].F4
			// wire IMUX_CLB_G1[0]                 SLICE[0].G1
			// wire IMUX_CLB_G1[1]                 SLICE[1].G1
			// wire IMUX_CLB_G1[2]                 SLICE[2].G1
			// wire IMUX_CLB_G1[3]                 SLICE[3].G1
			// wire IMUX_CLB_G2[0]                 SLICE[0].G2
			// wire IMUX_CLB_G2[1]                 SLICE[1].G2
			// wire IMUX_CLB_G2[2]                 SLICE[2].G2
			// wire IMUX_CLB_G2[3]                 SLICE[3].G2
			// wire IMUX_CLB_G3[0]                 SLICE[0].G3
			// wire IMUX_CLB_G3[1]                 SLICE[1].G3
			// wire IMUX_CLB_G3[2]                 SLICE[2].G3
			// wire IMUX_CLB_G3[3]                 SLICE[3].G3
			// wire IMUX_CLB_G4[0]                 SLICE[0].G4
			// wire IMUX_CLB_G4[1]                 SLICE[1].G4
			// wire IMUX_CLB_G4[2]                 SLICE[2].G4
			// wire IMUX_CLB_G4[3]                 SLICE[3].G4
			// wire IMUX_CLB_BX[0]                 SLICE[0].BX
			// wire IMUX_CLB_BX[1]                 SLICE[1].BX
			// wire IMUX_CLB_BX[2]                 SLICE[2].BX
			// wire IMUX_CLB_BX[3]                 SLICE[3].BX
			// wire IMUX_CLB_BY[0]                 SLICE[0].BY
			// wire IMUX_CLB_BY[1]                 SLICE[1].BY
			// wire IMUX_CLB_BY[2]                 SLICE[2].BY
			// wire IMUX_CLB_BY[3]                 SLICE[3].BY
			// wire OUT_FAN[0]                     SLICE[0].X
			// wire OUT_FAN[1]                     SLICE[1].X
			// wire OUT_FAN[2]                     SLICE[2].X
			// wire OUT_FAN[3]                     SLICE[3].X
			// wire OUT_FAN[4]                     SLICE[0].Y
			// wire OUT_FAN[5]                     SLICE[1].Y
			// wire OUT_FAN[6]                     SLICE[2].Y
			// wire OUT_FAN[7]                     SLICE[3].Y
			// wire OUT_SEC[8]                     SLICE[0].YB
			// wire OUT_SEC[9]                     SLICE[1].YB
			// wire OUT_SEC[10]                    SLICE[3].YB
			// wire OUT_SEC[11]                    SLICE[2].YB
			// wire OUT_SEC[12]                    SLICE[1].XB
			// wire OUT_SEC[13]                    SLICE[2].XB
			// wire OUT_SEC[14]                    SLICE[3].XB
			// wire OUT_SEC[15]                    SLICE[0].YQ
			// wire OUT_SEC[16]                    SLICE[1].YQ
			// wire OUT_SEC[17]                    SLICE[0].XB
			// wire OUT_SEC[18]                    SLICE[2].YQ
			// wire OUT_SEC[19]                    SLICE[3].YQ
			// wire OUT_SEC[20]                    SLICE[0].XQ
			// wire OUT_SEC[21]                    SLICE[1].XQ
			// wire OUT_SEC[22]                    SLICE[2].XQ
			// wire OUT_SEC[23]                    SLICE[3].XQ
			// wire OUT_TBUS                       TBUS.OUT
		}

		tile_class IOI {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			bel IOI[0] {
				input ICLK1 = ^IMUX_IOI_ICLK[1] @!MAIN[3][8];
				input ICLK2 = ^IMUX_IOI_ICLK[0] @!MAIN[3][0];
				input ICE = ^IMUX_IOI_ICE[0] @!MAIN[3][6];
				input O1 = ^IMUX_G0_DATA[7] @MAIN[3][11];
				input O2 = ^IMUX_G0_DATA[6] @MAIN[3][13];
				input T1 = ^IMUX_IOI_TS1[0] @MAIN[3][15];
				input T2 = ^IMUX_IOI_TS2[0] @MAIN[3][17];
				input OTCLK1 = ^IMUX_CLK_OPTINV[1] @!MAIN[3][19];
				input OTCLK2 = ^IMUX_CLK_OPTINV[0] @!MAIN[3][9];
				input OCE = IMUX_CE_OPTINV[1];
				input TCE = ^IMUX_IOI_TCE[0] @!MAIN[3][4];
				input SR = IMUX_SR_OPTINV[2];
				input REV = ^IMUX_G0_DATA[5] @!MAIN[3][2];
				output I = OUT_FAN[0];
				output IQ1 = OUT_SEC[20];
				output IQ2 = OUT_SEC[15];
				output CLKPAD = OUT_CLKPAD[0];
				output T = OUT_SEC[17];
				attribute FFI1_INIT @[!MAIN[1][9]];
				attribute FFI2_INIT @[!MAIN[1][13]];
				attribute FFI1_SRVAL @[!MAIN[0][2]];
				attribute FFI2_SRVAL @[!MAIN[0][20]];
				attribute FFI_LATCH @MAIN[0][16];
				attribute FFI_SR_SYNC @MAIN[0][13];
				attribute FFI_SR_ENABLE @MAIN[1][2];
				attribute FFI_REV_ENABLE @MAIN[1][3];
				attribute I_DELAY_ENABLE @MAIN[0][4];
				attribute I_TSBYPASS_ENABLE @MAIN[0][6];
				attribute IQ_DELAY_ENABLE @MAIN[0][11];
				attribute IQ_TSBYPASS_ENABLE @MAIN[0][9];
				attribute READBACK_I @[MAIN[2][13]];
				attribute MUX_TSBYPASS @[MAIN[0][3]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[2][17]];
				attribute FFO1_SRVAL @[!MAIN[3][1]];
				attribute FFO2_SRVAL @[!MAIN[3][18]];
				attribute FFO1_LATCH @MAIN[3][7];
				attribute FFO2_LATCH @MAIN[3][14];
				attribute FFO_SR_SYNC @MAIN[0][10];
				attribute FFO_SR_ENABLE @MAIN[2][5];
				attribute FFO_REV_ENABLE @MAIN[2][4];
				attribute MUX_O @[MAIN[3][12], MAIN[3][3], MAIN[3][10], MAIN[3][5]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[1][17]];
				attribute FFT1_SRVAL @[!MAIN[0][5]];
				attribute FFT2_SRVAL @[!MAIN[0][19]];
				attribute FFT1_LATCH @MAIN[0][34];
				attribute FFT2_LATCH @MAIN[0][17];
				attribute FFT_SR_SYNC @MAIN[0][12];
				attribute FFT_SR_ENABLE @MAIN[1][5];
				attribute FFT_REV_ENABLE @MAIN[1][4];
				attribute MUX_T @[MAIN[0][14], MAIN[0][8], MAIN[0][15], MAIN[0][7]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			bel IOI[1] {
				input ICLK1 = ^IMUX_IOI_ICLK[1] @!MAIN[3][28];
				input ICLK2 = ^IMUX_IOI_ICLK[0] @!MAIN[3][20];
				input ICE = ^IMUX_IOI_ICE[1] @!MAIN[3][26];
				input O1 = ^IMUX_G1_DATA[7] @MAIN[3][31];
				input O2 = ^IMUX_G1_DATA[6] @MAIN[3][33];
				input T1 = ^IMUX_IOI_TS1[1] @MAIN[3][35];
				input T2 = ^IMUX_IOI_TS2[1] @MAIN[3][37];
				input OTCLK1 = ^IMUX_CLK_OPTINV[1] @!MAIN[3][39];
				input OTCLK2 = ^IMUX_CLK_OPTINV[0] @!MAIN[3][29];
				input OCE = IMUX_CE_OPTINV[0];
				input TCE = ^IMUX_IOI_TCE[1] @!MAIN[3][24];
				input SR = IMUX_SR_OPTINV[0];
				input REV = ^IMUX_G1_DATA[5] @!MAIN[3][22];
				output I = OUT_FAN[1];
				output IQ1 = OUT_SEC[21];
				output IQ2 = OUT_SEC[9];
				output CLKPAD = OUT_CLKPAD[1];
				output T = OUT_SEC[12];
				attribute FFI1_INIT @[!MAIN[1][29]];
				attribute FFI2_INIT @[!MAIN[1][33]];
				attribute FFI1_SRVAL @[!MAIN[0][21]];
				attribute FFI2_SRVAL @[!MAIN[0][39]];
				attribute FFI_LATCH @MAIN[0][35];
				attribute FFI_SR_SYNC @MAIN[0][32];
				attribute FFI_SR_ENABLE @MAIN[1][21];
				attribute FFI_REV_ENABLE @MAIN[1][22];
				attribute I_DELAY_ENABLE @MAIN[0][24];
				attribute I_TSBYPASS_ENABLE @MAIN[0][26];
				attribute IQ_DELAY_ENABLE @MAIN[0][31];
				attribute IQ_TSBYPASS_ENABLE @MAIN[0][29];
				attribute READBACK_I @[MAIN[2][33]];
				attribute MUX_TSBYPASS @[MAIN[0][23]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[2][37]];
				attribute FFO1_SRVAL @[!MAIN[3][21]];
				attribute FFO2_SRVAL @[!MAIN[3][38]];
				attribute FFO1_LATCH @MAIN[3][27];
				attribute FFO2_LATCH @MAIN[3][34];
				attribute FFO_SR_SYNC @MAIN[0][28];
				attribute FFO_SR_ENABLE @MAIN[2][24];
				attribute FFO_REV_ENABLE @MAIN[2][23];
				attribute MUX_O @[MAIN[3][32], MAIN[3][23], MAIN[3][30], MAIN[3][25]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[1][37]];
				attribute FFT1_SRVAL @[!MAIN[0][22]];
				attribute FFT2_SRVAL @[!MAIN[0][38]];
				attribute FFT1_LATCH @MAIN[0][18];
				attribute FFT2_LATCH @MAIN[0][37];
				attribute FFT_SR_SYNC @MAIN[0][30];
				attribute FFT_SR_ENABLE @MAIN[1][24];
				attribute FFT_REV_ENABLE @MAIN[1][23];
				attribute MUX_T @[MAIN[0][33], MAIN[0][27], MAIN[0][36], MAIN[0][25]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			bel IOI[2] {
				input ICLK1 = ^IMUX_IOI_ICLK[3] @!MAIN[3][48];
				input ICLK2 = ^IMUX_IOI_ICLK[2] @!MAIN[3][40];
				input ICE = ^IMUX_IOI_ICE[2] @!MAIN[3][46];
				input O1 = ^IMUX_G2_DATA[7] @MAIN[3][51];
				input O2 = ^IMUX_G2_DATA[6] @MAIN[3][53];
				input T1 = ^IMUX_IOI_TS1[2] @MAIN[3][55];
				input T2 = ^IMUX_IOI_TS2[2] @MAIN[3][57];
				input OTCLK1 = ^IMUX_CLK_OPTINV[3] @!MAIN[3][59];
				input OTCLK2 = ^IMUX_CLK_OPTINV[2] @!MAIN[3][49];
				input OCE = IMUX_CE_OPTINV[3];
				input TCE = ^IMUX_IOI_TCE[2] @!MAIN[3][44];
				input SR = IMUX_SR_OPTINV[1];
				input REV = ^IMUX_G2_DATA[5] @!MAIN[3][42];
				output I = OUT_FAN[2];
				output IQ1 = OUT_SEC[22];
				output IQ2 = OUT_SEC[18];
				output CLKPAD = OUT_CLKPAD[2];
				output T = OUT_SEC[13];
				attribute FFI1_INIT @[!MAIN[1][49]];
				attribute FFI2_INIT @[!MAIN[1][53]];
				attribute FFI1_SRVAL @[!MAIN[0][40]];
				attribute FFI2_SRVAL @[!MAIN[0][58]];
				attribute FFI_LATCH @MAIN[0][54];
				attribute FFI_SR_SYNC @MAIN[0][52];
				attribute FFI_SR_ENABLE @MAIN[1][40];
				attribute FFI_REV_ENABLE @MAIN[1][41];
				attribute I_DELAY_ENABLE @MAIN[0][44];
				attribute I_TSBYPASS_ENABLE @MAIN[0][46];
				attribute IQ_DELAY_ENABLE @MAIN[0][51];
				attribute IQ_TSBYPASS_ENABLE @MAIN[0][49];
				attribute READBACK_I @[MAIN[2][53]];
				attribute MUX_TSBYPASS @[MAIN[0][43]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[2][55]];
				attribute FFO1_SRVAL @[!MAIN[3][41]];
				attribute FFO2_SRVAL @[!MAIN[3][58]];
				attribute FFO1_LATCH @MAIN[3][47];
				attribute FFO2_LATCH @MAIN[3][54];
				attribute FFO_SR_SYNC @MAIN[0][48];
				attribute FFO_SR_ENABLE @MAIN[2][43];
				attribute FFO_REV_ENABLE @MAIN[2][42];
				attribute MUX_O @[MAIN[3][52], MAIN[3][43], MAIN[3][50], MAIN[3][45]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[1][55]];
				attribute FFT1_SRVAL @[!MAIN[0][42]];
				attribute FFT2_SRVAL @[!MAIN[0][57]];
				attribute FFT1_LATCH @MAIN[0][41];
				attribute FFT2_LATCH @MAIN[0][56];
				attribute FFT_SR_SYNC @MAIN[0][50];
				attribute FFT_SR_ENABLE @MAIN[1][43];
				attribute FFT_REV_ENABLE @MAIN[1][42];
				attribute MUX_T @[MAIN[0][53], MAIN[0][47], MAIN[0][55], MAIN[0][45]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			bel IOI[3] {
				input ICLK1 = ^IMUX_IOI_ICLK[3] @!MAIN[3][68];
				input ICLK2 = ^IMUX_IOI_ICLK[2] @!MAIN[3][60];
				input ICE = ^IMUX_IOI_ICE[3] @!MAIN[3][66];
				input O1 = ^IMUX_G3_DATA[7] @MAIN[3][71];
				input O2 = ^IMUX_G3_DATA[6] @MAIN[3][73];
				input T1 = ^IMUX_IOI_TS1[3] @MAIN[3][75];
				input T2 = ^IMUX_IOI_TS2[3] @MAIN[3][77];
				input OTCLK1 = ^IMUX_CLK_OPTINV[3] @!MAIN[3][79];
				input OTCLK2 = ^IMUX_CLK_OPTINV[2] @!MAIN[3][69];
				input OCE = IMUX_CE_OPTINV[2];
				input TCE = ^IMUX_IOI_TCE[3] @!MAIN[3][64];
				input SR = IMUX_SR_OPTINV[3];
				input REV = ^IMUX_G3_DATA[5] @!MAIN[3][62];
				output I = OUT_FAN[3];
				output IQ1 = OUT_SEC[23];
				output IQ2 = OUT_SEC[10];
				output CLKPAD = OUT_CLKPAD[3];
				output T = OUT_SEC[14];
				attribute FFI1_INIT @[!MAIN[1][69]];
				attribute FFI2_INIT @[!MAIN[1][73]];
				attribute FFI1_SRVAL @[!MAIN[0][59]];
				attribute FFI2_SRVAL @[!MAIN[0][77]];
				attribute FFI_LATCH @MAIN[0][73];
				attribute FFI_SR_SYNC @MAIN[0][70];
				attribute FFI_SR_ENABLE @MAIN[1][59];
				attribute FFI_REV_ENABLE @MAIN[1][60];
				attribute I_DELAY_ENABLE @MAIN[0][64];
				attribute I_TSBYPASS_ENABLE @MAIN[0][66];
				attribute IQ_DELAY_ENABLE @MAIN[0][71];
				attribute IQ_TSBYPASS_ENABLE @MAIN[0][69];
				attribute READBACK_I @[MAIN[2][73]];
				attribute MUX_TSBYPASS @[MAIN[0][63]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[2][75]];
				attribute FFO1_SRVAL @[!MAIN[3][61]];
				attribute FFO2_SRVAL @[!MAIN[3][78]];
				attribute FFO1_LATCH @MAIN[3][67];
				attribute FFO2_LATCH @MAIN[3][74];
				attribute FFO_SR_SYNC @MAIN[0][67];
				attribute FFO_SR_ENABLE @MAIN[2][62];
				attribute FFO_REV_ENABLE @MAIN[2][61];
				attribute MUX_O @[MAIN[3][72], MAIN[3][63], MAIN[3][70], MAIN[3][65]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[1][75]];
				attribute FFT1_SRVAL @[!MAIN[0][60]];
				attribute FFT2_SRVAL @[!MAIN[0][76]];
				attribute FFT1_LATCH @MAIN[0][62];
				attribute FFT2_LATCH @MAIN[0][75];
				attribute FFT_SR_SYNC @MAIN[0][68];
				attribute FFT_SR_ENABLE @MAIN[1][62];
				attribute FFT_REV_ENABLE @MAIN[1][61];
				attribute MUX_T @[MAIN[0][72], MAIN[0][65], MAIN[0][74], MAIN[0][61]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			// wire OUT_CLKPAD[0]                  IOI[0].CLKPAD
			// wire OUT_CLKPAD[1]                  IOI[1].CLKPAD
			// wire OUT_CLKPAD[2]                  IOI[2].CLKPAD
			// wire OUT_CLKPAD[3]                  IOI[3].CLKPAD
			// wire IMUX_CLK_OPTINV[0]             IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_CLK_OPTINV[1]             IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_CLK_OPTINV[2]             IOI[2].OTCLK2 IOI[3].OTCLK2
			// wire IMUX_CLK_OPTINV[3]             IOI[2].OTCLK1 IOI[3].OTCLK1
			// wire IMUX_SR_OPTINV[0]              IOI[1].SR
			// wire IMUX_SR_OPTINV[1]              IOI[2].SR
			// wire IMUX_SR_OPTINV[2]              IOI[0].SR
			// wire IMUX_SR_OPTINV[3]              IOI[3].SR
			// wire IMUX_CE_OPTINV[0]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[0].OCE
			// wire IMUX_CE_OPTINV[2]              IOI[3].OCE
			// wire IMUX_CE_OPTINV[3]              IOI[2].OCE
			// wire IMUX_G0_DATA[5]                IOI[0].REV
			// wire IMUX_G0_DATA[6]                IOI[0].O2
			// wire IMUX_G0_DATA[7]                IOI[0].O1
			// wire IMUX_G1_DATA[5]                IOI[1].REV
			// wire IMUX_G1_DATA[6]                IOI[1].O2
			// wire IMUX_G1_DATA[7]                IOI[1].O1
			// wire IMUX_G2_DATA[5]                IOI[2].REV
			// wire IMUX_G2_DATA[6]                IOI[2].O2
			// wire IMUX_G2_DATA[7]                IOI[2].O1
			// wire IMUX_G3_DATA[5]                IOI[3].REV
			// wire IMUX_G3_DATA[6]                IOI[3].O2
			// wire IMUX_G3_DATA[7]                IOI[3].O1
			// wire IMUX_IOI_ICLK[0]               IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOI_ICLK[1]               IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOI_ICLK[2]               IOI[2].ICLK2 IOI[3].ICLK2
			// wire IMUX_IOI_ICLK[3]               IOI[2].ICLK1 IOI[3].ICLK1
			// wire IMUX_IOI_TS1[0]                IOI[0].T1
			// wire IMUX_IOI_TS1[1]                IOI[1].T1
			// wire IMUX_IOI_TS1[2]                IOI[2].T1
			// wire IMUX_IOI_TS1[3]                IOI[3].T1
			// wire IMUX_IOI_TS2[0]                IOI[0].T2
			// wire IMUX_IOI_TS2[1]                IOI[1].T2
			// wire IMUX_IOI_TS2[2]                IOI[2].T2
			// wire IMUX_IOI_TS2[3]                IOI[3].T2
			// wire IMUX_IOI_ICE[0]                IOI[0].ICE
			// wire IMUX_IOI_ICE[1]                IOI[1].ICE
			// wire IMUX_IOI_ICE[2]                IOI[2].ICE
			// wire IMUX_IOI_ICE[3]                IOI[3].ICE
			// wire IMUX_IOI_TCE[0]                IOI[0].TCE
			// wire IMUX_IOI_TCE[1]                IOI[1].TCE
			// wire IMUX_IOI_TCE[2]                IOI[2].TCE
			// wire IMUX_IOI_TCE[3]                IOI[3].TCE
			// wire OUT_FAN[0]                     IOI[0].I
			// wire OUT_FAN[1]                     IOI[1].I
			// wire OUT_FAN[2]                     IOI[2].I
			// wire OUT_FAN[3]                     IOI[3].I
			// wire OUT_SEC[9]                     IOI[1].IQ2
			// wire OUT_SEC[10]                    IOI[3].IQ2
			// wire OUT_SEC[12]                    IOI[1].T
			// wire OUT_SEC[13]                    IOI[2].T
			// wire OUT_SEC[14]                    IOI[3].T
			// wire OUT_SEC[15]                    IOI[0].IQ2
			// wire OUT_SEC[17]                    IOI[0].T
			// wire OUT_SEC[18]                    IOI[2].IQ2
			// wire OUT_SEC[20]                    IOI[0].IQ1
			// wire OUT_SEC[21]                    IOI[1].IQ1
			// wire OUT_SEC[22]                    IOI[2].IQ1
			// wire OUT_SEC[23]                    IOI[3].IQ1
		}

		tile_class IOI_CLK_S {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			bel IOI[0] {
				input ICLK1 = ^IMUX_IOI_ICLK[1] @!MAIN[3][8];
				input ICLK2 = ^IMUX_IOI_ICLK[0] @!MAIN[3][0];
				input ICE = ^IMUX_IOI_ICE[0] @!MAIN[3][6];
				input O1 = ^IMUX_G0_DATA[7] @MAIN[3][11];
				input O2 = ^IMUX_G0_DATA[6] @MAIN[3][13];
				input T1 = ^IMUX_IOI_TS1[0] @MAIN[3][15];
				input T2 = ^IMUX_IOI_TS2[0] @MAIN[3][17];
				input OTCLK1 = ^IMUX_CLK_OPTINV[1] @!MAIN[3][19];
				input OTCLK2 = ^IMUX_CLK_OPTINV[0] @!MAIN[3][9];
				input OCE = IMUX_CE_OPTINV[1];
				input TCE = ^IMUX_IOI_TCE[0] @!MAIN[3][4];
				input SR = IMUX_SR_OPTINV[2];
				input REV = ^IMUX_G0_DATA[5] @!MAIN[3][2];
				output I = OUT_FAN[0];
				output IQ1 = OUT_SEC[20];
				output IQ2 = OUT_SEC[15];
				output CLKPAD = OUT_CLKPAD[0];
				output T = OUT_SEC[17];
				attribute FFI1_INIT @[!MAIN[1][9]];
				attribute FFI2_INIT @[!MAIN[1][13]];
				attribute FFI1_SRVAL @[!MAIN[0][2]];
				attribute FFI2_SRVAL @[!MAIN[0][20]];
				attribute FFI_LATCH @MAIN[0][16];
				attribute FFI_SR_SYNC @MAIN[0][13];
				attribute FFI_SR_ENABLE @MAIN[1][2];
				attribute FFI_REV_ENABLE @MAIN[1][3];
				attribute I_DELAY_ENABLE @MAIN[0][4];
				attribute I_TSBYPASS_ENABLE @MAIN[0][6];
				attribute IQ_DELAY_ENABLE @MAIN[0][11];
				attribute IQ_TSBYPASS_ENABLE @MAIN[0][9];
				attribute READBACK_I @[MAIN[2][13]];
				attribute MUX_TSBYPASS @[MAIN[0][3]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[2][17]];
				attribute FFO1_SRVAL @[!MAIN[3][1]];
				attribute FFO2_SRVAL @[!MAIN[3][18]];
				attribute FFO1_LATCH @MAIN[3][7];
				attribute FFO2_LATCH @MAIN[3][14];
				attribute FFO_SR_SYNC @MAIN[0][10];
				attribute FFO_SR_ENABLE @MAIN[2][5];
				attribute FFO_REV_ENABLE @MAIN[2][4];
				attribute MUX_O @[MAIN[3][12], MAIN[3][3], MAIN[3][10], MAIN[3][5]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[1][17]];
				attribute FFT1_SRVAL @[!MAIN[0][5]];
				attribute FFT2_SRVAL @[!MAIN[0][19]];
				attribute FFT1_LATCH @MAIN[0][34];
				attribute FFT2_LATCH @MAIN[0][17];
				attribute FFT_SR_SYNC @MAIN[0][12];
				attribute FFT_SR_ENABLE @MAIN[1][5];
				attribute FFT_REV_ENABLE @MAIN[1][4];
				attribute MUX_T @[MAIN[0][14], MAIN[0][8], MAIN[0][15], MAIN[0][7]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			bel IOI[1] {
				input ICLK1 = ^IMUX_IOI_ICLK[1] @!MAIN[3][28];
				input ICLK2 = ^IMUX_IOI_ICLK[0] @!MAIN[3][20];
				input ICE = ^IMUX_IOI_ICE[1] @!MAIN[3][26];
				input O1 = ^IMUX_G1_DATA[7] @MAIN[3][31];
				input O2 = ^IMUX_G1_DATA[6] @MAIN[3][33];
				input T1 = ^IMUX_IOI_TS1[1] @MAIN[3][35];
				input T2 = ^IMUX_IOI_TS2[1] @MAIN[3][37];
				input OTCLK1 = ^IMUX_CLK_OPTINV[1] @!MAIN[3][39];
				input OTCLK2 = ^IMUX_CLK_OPTINV[0] @!MAIN[3][29];
				input OCE = IMUX_CE_OPTINV[0];
				input TCE = ^IMUX_IOI_TCE[1] @!MAIN[3][24];
				input SR = IMUX_SR_OPTINV[0];
				input REV = ^IMUX_G1_DATA[5] @!MAIN[3][22];
				output I = OUT_FAN[1];
				output IQ1 = OUT_SEC[21];
				output IQ2 = OUT_SEC[9];
				output CLKPAD = OUT_CLKPAD[1];
				output T = OUT_SEC[12];
				attribute FFI1_INIT @[!MAIN[1][29]];
				attribute FFI2_INIT @[!MAIN[1][33]];
				attribute FFI1_SRVAL @[!MAIN[0][21]];
				attribute FFI2_SRVAL @[!MAIN[0][39]];
				attribute FFI_LATCH @MAIN[0][35];
				attribute FFI_SR_SYNC @MAIN[0][32];
				attribute FFI_SR_ENABLE @MAIN[1][21];
				attribute FFI_REV_ENABLE @MAIN[1][22];
				attribute I_DELAY_ENABLE @MAIN[0][24];
				attribute I_TSBYPASS_ENABLE @MAIN[0][26];
				attribute IQ_DELAY_ENABLE @MAIN[0][31];
				attribute IQ_TSBYPASS_ENABLE @MAIN[0][29];
				attribute READBACK_I @[MAIN[2][33]];
				attribute MUX_TSBYPASS @[MAIN[0][23]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[2][37]];
				attribute FFO1_SRVAL @[!MAIN[3][21]];
				attribute FFO2_SRVAL @[!MAIN[3][38]];
				attribute FFO1_LATCH @MAIN[3][27];
				attribute FFO2_LATCH @MAIN[3][34];
				attribute FFO_SR_SYNC @MAIN[0][28];
				attribute FFO_SR_ENABLE @MAIN[2][24];
				attribute FFO_REV_ENABLE @MAIN[2][23];
				attribute MUX_O @[MAIN[3][32], MAIN[3][23], MAIN[3][30], MAIN[3][25]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[1][37]];
				attribute FFT1_SRVAL @[!MAIN[0][22]];
				attribute FFT2_SRVAL @[!MAIN[0][38]];
				attribute FFT1_LATCH @MAIN[0][18];
				attribute FFT2_LATCH @MAIN[0][37];
				attribute FFT_SR_SYNC @MAIN[0][30];
				attribute FFT_SR_ENABLE @MAIN[1][24];
				attribute FFT_REV_ENABLE @MAIN[1][23];
				attribute MUX_T @[MAIN[0][33], MAIN[0][27], MAIN[0][36], MAIN[0][25]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			bel IOI[2] {
				output I = OUT_FAN[2];
			}

			bel IOI[3] {
			}

			// wire OUT_CLKPAD[0]                  IOI[0].CLKPAD
			// wire OUT_CLKPAD[1]                  IOI[1].CLKPAD
			// wire IMUX_CLK_OPTINV[0]             IOI[0].OTCLK2 IOI[1].OTCLK2
			// wire IMUX_CLK_OPTINV[1]             IOI[0].OTCLK1 IOI[1].OTCLK1
			// wire IMUX_SR_OPTINV[0]              IOI[1].SR
			// wire IMUX_SR_OPTINV[2]              IOI[0].SR
			// wire IMUX_CE_OPTINV[0]              IOI[1].OCE
			// wire IMUX_CE_OPTINV[1]              IOI[0].OCE
			// wire IMUX_G0_DATA[5]                IOI[0].REV
			// wire IMUX_G0_DATA[6]                IOI[0].O2
			// wire IMUX_G0_DATA[7]                IOI[0].O1
			// wire IMUX_G1_DATA[5]                IOI[1].REV
			// wire IMUX_G1_DATA[6]                IOI[1].O2
			// wire IMUX_G1_DATA[7]                IOI[1].O1
			// wire IMUX_IOI_ICLK[0]               IOI[0].ICLK2 IOI[1].ICLK2
			// wire IMUX_IOI_ICLK[1]               IOI[0].ICLK1 IOI[1].ICLK1
			// wire IMUX_IOI_TS1[0]                IOI[0].T1
			// wire IMUX_IOI_TS1[1]                IOI[1].T1
			// wire IMUX_IOI_TS2[0]                IOI[0].T2
			// wire IMUX_IOI_TS2[1]                IOI[1].T2
			// wire IMUX_IOI_ICE[0]                IOI[0].ICE
			// wire IMUX_IOI_ICE[1]                IOI[1].ICE
			// wire IMUX_IOI_TCE[0]                IOI[0].TCE
			// wire IMUX_IOI_TCE[1]                IOI[1].TCE
			// wire OUT_FAN[0]                     IOI[0].I
			// wire OUT_FAN[1]                     IOI[1].I
			// wire OUT_FAN[2]                     IOI[2].I
			// wire OUT_SEC[9]                     IOI[1].IQ2
			// wire OUT_SEC[12]                    IOI[1].T
			// wire OUT_SEC[15]                    IOI[0].IQ2
			// wire OUT_SEC[17]                    IOI[0].T
			// wire OUT_SEC[20]                    IOI[0].IQ1
			// wire OUT_SEC[21]                    IOI[1].IQ1
		}

		tile_class IOI_CLK_N {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);

			bel IOI[0] {
				output I = OUT_FAN[0];
			}

			bel IOI[1] {
			}

			bel IOI[2] {
				input ICLK1 = ^IMUX_IOI_ICLK[3] @!MAIN[3][48];
				input ICLK2 = ^IMUX_IOI_ICLK[2] @!MAIN[3][40];
				input ICE = ^IMUX_IOI_ICE[2] @!MAIN[3][46];
				input O1 = ^IMUX_G2_DATA[7] @MAIN[3][51];
				input O2 = ^IMUX_G2_DATA[6] @MAIN[3][53];
				input T1 = ^IMUX_IOI_TS1[2] @MAIN[3][55];
				input T2 = ^IMUX_IOI_TS2[2] @MAIN[3][57];
				input OTCLK1 = ^IMUX_CLK_OPTINV[3] @!MAIN[3][59];
				input OTCLK2 = ^IMUX_CLK_OPTINV[2] @!MAIN[3][49];
				input OCE = IMUX_CE_OPTINV[3];
				input TCE = ^IMUX_IOI_TCE[2] @!MAIN[3][44];
				input SR = IMUX_SR_OPTINV[1];
				input REV = ^IMUX_G2_DATA[5] @!MAIN[3][42];
				output I = OUT_FAN[2];
				output IQ1 = OUT_SEC[22];
				output IQ2 = OUT_SEC[18];
				output CLKPAD = OUT_CLKPAD[2];
				output T = OUT_SEC[13];
				attribute FFI1_INIT @[!MAIN[1][49]];
				attribute FFI2_INIT @[!MAIN[1][53]];
				attribute FFI1_SRVAL @[!MAIN[0][40]];
				attribute FFI2_SRVAL @[!MAIN[0][58]];
				attribute FFI_LATCH @MAIN[0][54];
				attribute FFI_SR_SYNC @MAIN[0][52];
				attribute FFI_SR_ENABLE @MAIN[1][40];
				attribute FFI_REV_ENABLE @MAIN[1][41];
				attribute I_DELAY_ENABLE @MAIN[0][44];
				attribute I_TSBYPASS_ENABLE @MAIN[0][46];
				attribute IQ_DELAY_ENABLE @MAIN[0][51];
				attribute IQ_TSBYPASS_ENABLE @MAIN[0][49];
				attribute READBACK_I @[MAIN[2][53]];
				attribute MUX_TSBYPASS @[MAIN[0][43]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[2][55]];
				attribute FFO1_SRVAL @[!MAIN[3][41]];
				attribute FFO2_SRVAL @[!MAIN[3][58]];
				attribute FFO1_LATCH @MAIN[3][47];
				attribute FFO2_LATCH @MAIN[3][54];
				attribute FFO_SR_SYNC @MAIN[0][48];
				attribute FFO_SR_ENABLE @MAIN[2][43];
				attribute FFO_REV_ENABLE @MAIN[2][42];
				attribute MUX_O @[MAIN[3][52], MAIN[3][43], MAIN[3][50], MAIN[3][45]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[1][55]];
				attribute FFT1_SRVAL @[!MAIN[0][42]];
				attribute FFT2_SRVAL @[!MAIN[0][57]];
				attribute FFT1_LATCH @MAIN[0][41];
				attribute FFT2_LATCH @MAIN[0][56];
				attribute FFT_SR_SYNC @MAIN[0][50];
				attribute FFT_SR_ENABLE @MAIN[1][43];
				attribute FFT_REV_ENABLE @MAIN[1][42];
				attribute MUX_T @[MAIN[0][53], MAIN[0][47], MAIN[0][55], MAIN[0][45]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			bel IOI[3] {
				input ICLK1 = ^IMUX_IOI_ICLK[3] @!MAIN[3][68];
				input ICLK2 = ^IMUX_IOI_ICLK[2] @!MAIN[3][60];
				input ICE = ^IMUX_IOI_ICE[3] @!MAIN[3][66];
				input O1 = ^IMUX_G3_DATA[7] @MAIN[3][71];
				input O2 = ^IMUX_G3_DATA[6] @MAIN[3][73];
				input T1 = ^IMUX_IOI_TS1[3] @MAIN[3][75];
				input T2 = ^IMUX_IOI_TS2[3] @MAIN[3][77];
				input OTCLK1 = ^IMUX_CLK_OPTINV[3] @!MAIN[3][79];
				input OTCLK2 = ^IMUX_CLK_OPTINV[2] @!MAIN[3][69];
				input OCE = IMUX_CE_OPTINV[2];
				input TCE = ^IMUX_IOI_TCE[3] @!MAIN[3][64];
				input SR = IMUX_SR_OPTINV[3];
				input REV = ^IMUX_G3_DATA[5] @!MAIN[3][62];
				output I = OUT_FAN[3];
				output IQ1 = OUT_SEC[23];
				output IQ2 = OUT_SEC[10];
				output CLKPAD = OUT_CLKPAD[3];
				output T = OUT_SEC[14];
				attribute FFI1_INIT @[!MAIN[1][69]];
				attribute FFI2_INIT @[!MAIN[1][73]];
				attribute FFI1_SRVAL @[!MAIN[0][59]];
				attribute FFI2_SRVAL @[!MAIN[0][77]];
				attribute FFI_LATCH @MAIN[0][73];
				attribute FFI_SR_SYNC @MAIN[0][70];
				attribute FFI_SR_ENABLE @MAIN[1][59];
				attribute FFI_REV_ENABLE @MAIN[1][60];
				attribute I_DELAY_ENABLE @MAIN[0][64];
				attribute I_TSBYPASS_ENABLE @MAIN[0][66];
				attribute IQ_DELAY_ENABLE @MAIN[0][71];
				attribute IQ_TSBYPASS_ENABLE @MAIN[0][69];
				attribute READBACK_I @[MAIN[2][73]];
				attribute MUX_TSBYPASS @[MAIN[0][63]] {
					GND = 0b1,
					T = 0b0,
				}
				attribute FFO_INIT @[!MAIN[2][75]];
				attribute FFO1_SRVAL @[!MAIN[3][61]];
				attribute FFO2_SRVAL @[!MAIN[3][78]];
				attribute FFO1_LATCH @MAIN[3][67];
				attribute FFO2_LATCH @MAIN[3][74];
				attribute FFO_SR_SYNC @MAIN[0][67];
				attribute FFO_SR_ENABLE @MAIN[2][62];
				attribute FFO_REV_ENABLE @MAIN[2][61];
				attribute MUX_O @[MAIN[3][72], MAIN[3][63], MAIN[3][70], MAIN[3][65]] {
					NONE = 0b0000,
					O1 = 0b0001,
					O2 = 0b0010,
					FFO1 = 0b0100,
					FFO2 = 0b1000,
					FFODDR = 0b1100,
				}
				attribute FFT_INIT @[!MAIN[1][75]];
				attribute FFT1_SRVAL @[!MAIN[0][60]];
				attribute FFT2_SRVAL @[!MAIN[0][76]];
				attribute FFT1_LATCH @MAIN[0][62];
				attribute FFT2_LATCH @MAIN[0][75];
				attribute FFT_SR_SYNC @MAIN[0][68];
				attribute FFT_SR_ENABLE @MAIN[1][62];
				attribute FFT_REV_ENABLE @MAIN[1][61];
				attribute MUX_T @[MAIN[0][72], MAIN[0][65], MAIN[0][74], MAIN[0][61]] {
					NONE = 0b0000,
					T1 = 0b0001,
					T2 = 0b0010,
					FFT1 = 0b0100,
					FFT2 = 0b1000,
					FFTDDR = 0b1100,
				}
			}

			// wire OUT_CLKPAD[2]                  IOI[2].CLKPAD
			// wire OUT_CLKPAD[3]                  IOI[3].CLKPAD
			// wire IMUX_CLK_OPTINV[2]             IOI[2].OTCLK2 IOI[3].OTCLK2
			// wire IMUX_CLK_OPTINV[3]             IOI[2].OTCLK1 IOI[3].OTCLK1
			// wire IMUX_SR_OPTINV[1]              IOI[2].SR
			// wire IMUX_SR_OPTINV[3]              IOI[3].SR
			// wire IMUX_CE_OPTINV[2]              IOI[3].OCE
			// wire IMUX_CE_OPTINV[3]              IOI[2].OCE
			// wire IMUX_G2_DATA[5]                IOI[2].REV
			// wire IMUX_G2_DATA[6]                IOI[2].O2
			// wire IMUX_G2_DATA[7]                IOI[2].O1
			// wire IMUX_G3_DATA[5]                IOI[3].REV
			// wire IMUX_G3_DATA[6]                IOI[3].O2
			// wire IMUX_G3_DATA[7]                IOI[3].O1
			// wire IMUX_IOI_ICLK[2]               IOI[2].ICLK2 IOI[3].ICLK2
			// wire IMUX_IOI_ICLK[3]               IOI[2].ICLK1 IOI[3].ICLK1
			// wire IMUX_IOI_TS1[2]                IOI[2].T1
			// wire IMUX_IOI_TS1[3]                IOI[3].T1
			// wire IMUX_IOI_TS2[2]                IOI[2].T2
			// wire IMUX_IOI_TS2[3]                IOI[3].T2
			// wire IMUX_IOI_ICE[2]                IOI[2].ICE
			// wire IMUX_IOI_ICE[3]                IOI[3].ICE
			// wire IMUX_IOI_TCE[2]                IOI[2].TCE
			// wire IMUX_IOI_TCE[3]                IOI[3].TCE
			// wire OUT_FAN[0]                     IOI[0].I
			// wire OUT_FAN[2]                     IOI[2].I
			// wire OUT_FAN[3]                     IOI[3].I
			// wire OUT_SEC[10]                    IOI[3].IQ2
			// wire OUT_SEC[13]                    IOI[2].T
			// wire OUT_SEC[14]                    IOI[3].T
			// wire OUT_SEC[18]                    IOI[2].IQ2
			// wire OUT_SEC[22]                    IOI[2].IQ1
			// wire OUT_SEC[23]                    IOI[3].IQ1
		}

		tile_class BRAM {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN[0]: Vertical (rev 22, rev 80);
			bitrect MAIN[1]: Vertical (rev 22, rev 80);
			bitrect MAIN[2]: Vertical (rev 22, rev 80);
			bitrect MAIN[3]: Vertical (rev 22, rev 80);
			bitrect DATA: Vertical (rev 64, rev 320);

			bel BRAM {
				input CLKA = CELL[1].IMUX_CLK_OPTINV[2];
				input CLKB = CELL[1].IMUX_CLK_OPTINV[3];
				input ENA = CELL[1].IMUX_CE_OPTINV[2];
				input ENB = CELL[1].IMUX_CE_OPTINV[3];
				input RSTA = CELL[2].IMUX_SR_OPTINV[0];
				input RSTB = CELL[2].IMUX_SR_OPTINV[1];
				input WEA[0] = CELL[2].IMUX_TS_OPTINV[0];
				input WEB[0] = CELL[2].IMUX_TS_OPTINV[1];
				input ADDRA[0] = CELL[0].IMUX_BRAM_ADDRA[0];
				input ADDRA[1] = CELL[0].IMUX_BRAM_ADDRA[1];
				input ADDRA[2] = CELL[0].IMUX_BRAM_ADDRA[2];
				input ADDRA[3] = CELL[0].IMUX_BRAM_ADDRA[3];
				input ADDRA[4] = CELL[1].IMUX_BRAM_ADDRA[0];
				input ADDRA[5] = CELL[1].IMUX_BRAM_ADDRA[1];
				input ADDRA[6] = CELL[1].IMUX_BRAM_ADDRA[2];
				input ADDRA[7] = CELL[1].IMUX_BRAM_ADDRA[3];
				input ADDRA[8] = CELL[2].IMUX_BRAM_ADDRA[0];
				input ADDRA[9] = CELL[2].IMUX_BRAM_ADDRA[1];
				input ADDRA[10] = CELL[2].IMUX_BRAM_ADDRA[2];
				input ADDRA[11] = CELL[2].IMUX_BRAM_ADDRA[3];
				input ADDRA[12] = CELL[3].IMUX_BRAM_ADDRA[0];
				input ADDRA[13] = CELL[3].IMUX_BRAM_ADDRA[1];
				input ADDRB[0] = CELL[0].IMUX_BRAM_ADDRB[0];
				input ADDRB[1] = CELL[0].IMUX_BRAM_ADDRB[1];
				input ADDRB[2] = CELL[0].IMUX_BRAM_ADDRB[2];
				input ADDRB[3] = CELL[0].IMUX_BRAM_ADDRB[3];
				input ADDRB[4] = CELL[1].IMUX_BRAM_ADDRB[0];
				input ADDRB[5] = CELL[1].IMUX_BRAM_ADDRB[1];
				input ADDRB[6] = CELL[1].IMUX_BRAM_ADDRB[2];
				input ADDRB[7] = CELL[1].IMUX_BRAM_ADDRB[3];
				input ADDRB[8] = CELL[2].IMUX_BRAM_ADDRB[0];
				input ADDRB[9] = CELL[2].IMUX_BRAM_ADDRB[1];
				input ADDRB[10] = CELL[2].IMUX_BRAM_ADDRB[2];
				input ADDRB[11] = CELL[2].IMUX_BRAM_ADDRB[3];
				input ADDRB[12] = CELL[3].IMUX_BRAM_ADDRB[0];
				input ADDRB[13] = CELL[3].IMUX_BRAM_ADDRB[1];
				input DIA[0] = CELL[0].IMUX_G0_DATA[6];
				input DIA[1] = CELL[0].IMUX_G1_DATA[6];
				input DIA[2] = CELL[0].IMUX_G2_DATA[6];
				input DIA[3] = CELL[0].IMUX_G3_DATA[6];
				input DIA[4] = CELL[1].IMUX_G0_DATA[6];
				input DIA[5] = CELL[1].IMUX_G1_DATA[6];
				input DIA[6] = CELL[1].IMUX_G2_DATA[6];
				input DIA[7] = CELL[1].IMUX_G3_DATA[6];
				input DIA[8] = CELL[2].IMUX_G0_DATA[6];
				input DIA[9] = CELL[2].IMUX_G1_DATA[6];
				input DIA[10] = CELL[2].IMUX_G2_DATA[6];
				input DIA[11] = CELL[2].IMUX_G3_DATA[6];
				input DIA[12] = CELL[3].IMUX_G0_DATA[6];
				input DIA[13] = CELL[3].IMUX_G1_DATA[6];
				input DIA[14] = CELL[3].IMUX_G2_DATA[6];
				input DIA[15] = CELL[3].IMUX_G3_DATA[6];
				input DIA[16] = CELL[0].IMUX_G0_DATA[7];
				input DIA[17] = CELL[0].IMUX_G1_DATA[7];
				input DIA[18] = CELL[0].IMUX_G2_DATA[7];
				input DIA[19] = CELL[0].IMUX_G3_DATA[7];
				input DIA[20] = CELL[1].IMUX_G0_DATA[7];
				input DIA[21] = CELL[1].IMUX_G1_DATA[7];
				input DIA[22] = CELL[1].IMUX_G2_DATA[7];
				input DIA[23] = CELL[1].IMUX_G3_DATA[7];
				input DIA[24] = CELL[2].IMUX_G0_DATA[7];
				input DIA[25] = CELL[2].IMUX_G1_DATA[7];
				input DIA[26] = CELL[2].IMUX_G2_DATA[7];
				input DIA[27] = CELL[2].IMUX_G3_DATA[7];
				input DIA[28] = CELL[3].IMUX_G0_DATA[7];
				input DIA[29] = CELL[3].IMUX_G1_DATA[7];
				input DIA[30] = CELL[3].IMUX_G2_DATA[7];
				input DIA[31] = CELL[3].IMUX_G3_DATA[7];
				input DIB[0] = CELL[0].IMUX_G0_DATA[4];
				input DIB[1] = CELL[0].IMUX_G1_DATA[4];
				input DIB[2] = CELL[0].IMUX_G2_DATA[4];
				input DIB[3] = CELL[0].IMUX_G3_DATA[4];
				input DIB[4] = CELL[1].IMUX_G0_DATA[4];
				input DIB[5] = CELL[1].IMUX_G1_DATA[4];
				input DIB[6] = CELL[1].IMUX_G2_DATA[4];
				input DIB[7] = CELL[1].IMUX_G3_DATA[4];
				input DIB[8] = CELL[2].IMUX_G0_DATA[4];
				input DIB[9] = CELL[2].IMUX_G1_DATA[4];
				input DIB[10] = CELL[2].IMUX_G2_DATA[4];
				input DIB[11] = CELL[2].IMUX_G3_DATA[4];
				input DIB[12] = CELL[3].IMUX_G0_DATA[4];
				input DIB[13] = CELL[3].IMUX_G1_DATA[4];
				input DIB[14] = CELL[3].IMUX_G2_DATA[4];
				input DIB[15] = CELL[3].IMUX_G3_DATA[4];
				input DIB[16] = CELL[0].IMUX_G0_DATA[5];
				input DIB[17] = CELL[0].IMUX_G1_DATA[5];
				input DIB[18] = CELL[0].IMUX_G2_DATA[5];
				input DIB[19] = CELL[0].IMUX_G3_DATA[5];
				input DIB[20] = CELL[1].IMUX_G0_DATA[5];
				input DIB[21] = CELL[1].IMUX_G1_DATA[5];
				input DIB[22] = CELL[1].IMUX_G2_DATA[5];
				input DIB[23] = CELL[1].IMUX_G3_DATA[5];
				input DIB[24] = CELL[2].IMUX_G0_DATA[5];
				input DIB[25] = CELL[2].IMUX_G1_DATA[5];
				input DIB[26] = CELL[2].IMUX_G2_DATA[5];
				input DIB[27] = CELL[2].IMUX_G3_DATA[5];
				input DIB[28] = CELL[3].IMUX_G0_DATA[5];
				input DIB[29] = CELL[3].IMUX_G1_DATA[5];
				input DIB[30] = CELL[3].IMUX_G2_DATA[5];
				input DIB[31] = CELL[3].IMUX_G3_DATA[5];
				input DIPA[0] = CELL[0].IMUX_G0_DATA[3];
				input DIPA[1] = CELL[2].IMUX_G0_DATA[3];
				input DIPA[2] = CELL[1].IMUX_G0_DATA[3];
				input DIPA[3] = CELL[3].IMUX_G0_DATA[3];
				input DIPB[0] = CELL[0].IMUX_G0_DATA[2];
				input DIPB[1] = CELL[2].IMUX_G0_DATA[2];
				input DIPB[2] = CELL[1].IMUX_G0_DATA[2];
				input DIPB[3] = CELL[3].IMUX_G0_DATA[2];
				output DOA[0] = CELL[0].OUT_FAN[2];
				output DOA[1] = CELL[0].OUT_FAN[3];
				output DOA[2] = CELL[0].OUT_FAN[0];
				output DOA[3] = CELL[0].OUT_FAN[1];
				output DOA[4] = CELL[1].OUT_FAN[2];
				output DOA[5] = CELL[1].OUT_FAN[3];
				output DOA[6] = CELL[1].OUT_FAN[0];
				output DOA[7] = CELL[1].OUT_FAN[1];
				output DOA[8] = CELL[2].OUT_FAN[2];
				output DOA[9] = CELL[2].OUT_FAN[3];
				output DOA[10] = CELL[2].OUT_FAN[0];
				output DOA[11] = CELL[2].OUT_FAN[1];
				output DOA[12] = CELL[3].OUT_FAN[2];
				output DOA[13] = CELL[3].OUT_FAN[3];
				output DOA[14] = CELL[3].OUT_FAN[0];
				output DOA[15] = CELL[3].OUT_FAN[1];
				output DOA[16] = CELL[0].OUT_HALF0[8];
				output DOA[17] = CELL[0].OUT_HALF0[9];
				output DOA[18] = CELL[0].OUT_HALF0[11];
				output DOA[19] = CELL[0].OUT_HALF0[10];
				output DOA[20] = CELL[1].OUT_HALF0[8];
				output DOA[21] = CELL[1].OUT_HALF0[9];
				output DOA[22] = CELL[1].OUT_HALF0[11];
				output DOA[23] = CELL[1].OUT_HALF0[10];
				output DOA[24] = CELL[2].OUT_HALF0[8];
				output DOA[25] = CELL[2].OUT_HALF0[9];
				output DOA[26] = CELL[2].OUT_HALF0[11];
				output DOA[27] = CELL[2].OUT_HALF0[10];
				output DOA[28] = CELL[3].OUT_HALF0[8];
				output DOA[29] = CELL[3].OUT_HALF0[9];
				output DOA[30] = CELL[3].OUT_HALF0[11];
				output DOA[31] = CELL[3].OUT_HALF0[10];
				output DOB[0] = CELL[0].OUT_FAN[5];
				output DOB[1] = CELL[0].OUT_FAN[4];
				output DOB[2] = CELL[0].OUT_FAN[7];
				output DOB[3] = CELL[0].OUT_FAN[6];
				output DOB[4] = CELL[1].OUT_FAN[5];
				output DOB[5] = CELL[1].OUT_FAN[4];
				output DOB[6] = CELL[1].OUT_FAN[7];
				output DOB[7] = CELL[1].OUT_FAN[6];
				output DOB[8] = CELL[2].OUT_FAN[5];
				output DOB[9] = CELL[2].OUT_FAN[4];
				output DOB[10] = CELL[2].OUT_FAN[7];
				output DOB[11] = CELL[2].OUT_FAN[6];
				output DOB[12] = CELL[3].OUT_FAN[5];
				output DOB[13] = CELL[3].OUT_FAN[4];
				output DOB[14] = CELL[3].OUT_FAN[7];
				output DOB[15] = CELL[3].OUT_FAN[6];
				output DOB[16] = CELL[0].OUT_HALF1[8];
				output DOB[17] = CELL[0].OUT_HALF1[9];
				output DOB[18] = CELL[0].OUT_HALF1[11];
				output DOB[19] = CELL[0].OUT_HALF1[10];
				output DOB[20] = CELL[1].OUT_HALF1[8];
				output DOB[21] = CELL[1].OUT_HALF1[9];
				output DOB[22] = CELL[1].OUT_HALF1[11];
				output DOB[23] = CELL[1].OUT_HALF1[10];
				output DOB[24] = CELL[2].OUT_HALF1[8];
				output DOB[25] = CELL[2].OUT_HALF1[9];
				output DOB[26] = CELL[2].OUT_HALF1[11];
				output DOB[27] = CELL[2].OUT_HALF1[10];
				output DOB[28] = CELL[3].OUT_HALF1[8];
				output DOB[29] = CELL[3].OUT_HALF1[9];
				output DOB[30] = CELL[3].OUT_HALF1[11];
				output DOB[31] = CELL[3].OUT_HALF1[10];
				output DOPA[0] = CELL[0].OUT_SEC[12];
				output DOPA[1] = CELL[2].OUT_SEC[12];
				output DOPA[2] = CELL[1].OUT_SEC[12];
				output DOPA[3] = CELL[3].OUT_SEC[12];
				output DOPB[0] = CELL[0].OUT_SEC[13];
				output DOPB[1] = CELL[2].OUT_SEC[13];
				output DOPB[2] = CELL[1].OUT_SEC[13];
				output DOPB[3] = CELL[3].OUT_SEC[13];
				attribute DATA @[DATA[63][319], DATA[63][303], DATA[63][287], DATA[63][271], DATA[63][239], DATA[63][223], DATA[63][207], DATA[63][191], DATA[63][143], DATA[63][127], DATA[63][111], DATA[63][95], DATA[63][63], DATA[63][47], DATA[63][31], DATA[63][15], DATA[63][304], DATA[63][288], DATA[63][272], DATA[63][256], DATA[63][224], DATA[63][208], DATA[63][192], DATA[63][176], DATA[63][128], DATA[63][112], DATA[63][96], DATA[63][80], DATA[63][48], DATA[63][32], DATA[63][16], DATA[63][0], DATA[63][318], DATA[63][302], DATA[63][286], DATA[63][270], DATA[63][238], DATA[63][222], DATA[63][206], DATA[63][190], DATA[63][142], DATA[63][126], DATA[63][110], DATA[63][94], DATA[63][62], DATA[63][46], DATA[63][30], DATA[63][14], DATA[63][305], DATA[63][289], DATA[63][273], DATA[63][257], DATA[63][225], DATA[63][209], DATA[63][193], DATA[63][177], DATA[63][129], DATA[63][113], DATA[63][97], DATA[63][81], DATA[63][49], DATA[63][33], DATA[63][17], DATA[63][1], DATA[63][317], DATA[63][301], DATA[63][285], DATA[63][269], DATA[63][237], DATA[63][221], DATA[63][205], DATA[63][189], DATA[63][141], DATA[63][125], DATA[63][109], DATA[63][93], DATA[63][61], DATA[63][45], DATA[63][29], DATA[63][13], DATA[63][306], DATA[63][290], DATA[63][274], DATA[63][258], DATA[63][226], DATA[63][210], DATA[63][194], DATA[63][178], DATA[63][130], DATA[63][114], DATA[63][98], DATA[63][82], DATA[63][50], DATA[63][34], DATA[63][18], DATA[63][2], DATA[63][316], DATA[63][300], DATA[63][284], DATA[63][268], DATA[63][236], DATA[63][220], DATA[63][204], DATA[63][188], DATA[63][140], DATA[63][124], DATA[63][108], DATA[63][92], DATA[63][60], DATA[63][44], DATA[63][28], DATA[63][12], DATA[63][307], DATA[63][291], DATA[63][275], DATA[63][259], DATA[63][227], DATA[63][211], DATA[63][195], DATA[63][179], DATA[63][131], DATA[63][115], DATA[63][99], DATA[63][83], DATA[63][51], DATA[63][35], DATA[63][19], DATA[63][3], DATA[63][312], DATA[63][296], DATA[63][280], DATA[63][264], DATA[63][232], DATA[63][216], DATA[63][200], DATA[63][184], DATA[63][136], DATA[63][120], DATA[63][104], DATA[63][88], DATA[63][56], DATA[63][40], DATA[63][24], DATA[63][8], DATA[63][311], DATA[63][295], DATA[63][279], DATA[63][263], DATA[63][231], DATA[63][215], DATA[63][199], DATA[63][183], DATA[63][135], DATA[63][119], DATA[63][103], DATA[63][87], DATA[63][55], DATA[63][39], DATA[63][23], DATA[63][7], DATA[63][313], DATA[63][297], DATA[63][281], DATA[63][265], DATA[63][233], DATA[63][217], DATA[63][201], DATA[63][185], DATA[63][137], DATA[63][121], DATA[63][105], DATA[63][89], DATA[63][57], DATA[63][41], DATA[63][25], DATA[63][9], DATA[63][310], DATA[63][294], DATA[63][278], DATA[63][262], DATA[63][230], DATA[63][214], DATA[63][198], DATA[63][182], DATA[63][134], DATA[63][118], DATA[63][102], DATA[63][86], DATA[63][54], DATA[63][38], DATA[63][22], DATA[63][6], DATA[63][314], DATA[63][298], DATA[63][282], DATA[63][266], DATA[63][234], DATA[63][218], DATA[63][202], DATA[63][186], DATA[63][138], DATA[63][122], DATA[63][106], DATA[63][90], DATA[63][58], DATA[63][42], DATA[63][26], DATA[63][10], DATA[63][309], DATA[63][293], DATA[63][277], DATA[63][261], DATA[63][229], DATA[63][213], DATA[63][197], DATA[63][181], DATA[63][133], DATA[63][117], DATA[63][101], DATA[63][85], DATA[63][53], DATA[63][37], DATA[63][21], DATA[63][5], DATA[63][315], DATA[63][299], DATA[63][283], DATA[63][267], DATA[63][235], DATA[63][219], DATA[63][203], DATA[63][187], DATA[63][139], DATA[63][123], DATA[63][107], DATA[63][91], DATA[63][59], DATA[63][43], DATA[63][27], DATA[63][11], DATA[63][308], DATA[63][292], DATA[63][276], DATA[63][260], DATA[63][228], DATA[63][212], DATA[63][196], DATA[63][180], DATA[63][132], DATA[63][116], DATA[63][100], DATA[63][84], DATA[63][52], DATA[63][36], DATA[63][20], DATA[63][4], DATA[62][319], DATA[62][303], DATA[62][287], DATA[62][271], DATA[62][239], DATA[62][223], DATA[62][207], DATA[62][191], DATA[62][143], DATA[62][127], DATA[62][111], DATA[62][95], DATA[62][63], DATA[62][47], DATA[62][31], DATA[62][15], DATA[62][304], DATA[62][288], DATA[62][272], DATA[62][256], DATA[62][224], DATA[62][208], DATA[62][192], DATA[62][176], DATA[62][128], DATA[62][112], DATA[62][96], DATA[62][80], DATA[62][48], DATA[62][32], DATA[62][16], DATA[62][0], DATA[62][318], DATA[62][302], DATA[62][286], DATA[62][270], DATA[62][238], DATA[62][222], DATA[62][206], DATA[62][190], DATA[62][142], DATA[62][126], DATA[62][110], DATA[62][94], DATA[62][62], DATA[62][46], DATA[62][30], DATA[62][14], DATA[62][305], DATA[62][289], DATA[62][273], DATA[62][257], DATA[62][225], DATA[62][209], DATA[62][193], DATA[62][177], DATA[62][129], DATA[62][113], DATA[62][97], DATA[62][81], DATA[62][49], DATA[62][33], DATA[62][17], DATA[62][1], DATA[62][317], DATA[62][301], DATA[62][285], DATA[62][269], DATA[62][237], DATA[62][221], DATA[62][205], DATA[62][189], DATA[62][141], DATA[62][125], DATA[62][109], DATA[62][93], DATA[62][61], DATA[62][45], DATA[62][29], DATA[62][13], DATA[62][306], DATA[62][290], DATA[62][274], DATA[62][258], DATA[62][226], DATA[62][210], DATA[62][194], DATA[62][178], DATA[62][130], DATA[62][114], DATA[62][98], DATA[62][82], DATA[62][50], DATA[62][34], DATA[62][18], DATA[62][2], DATA[62][316], DATA[62][300], DATA[62][284], DATA[62][268], DATA[62][236], DATA[62][220], DATA[62][204], DATA[62][188], DATA[62][140], DATA[62][124], DATA[62][108], DATA[62][92], DATA[62][60], DATA[62][44], DATA[62][28], DATA[62][12], DATA[62][307], DATA[62][291], DATA[62][275], DATA[62][259], DATA[62][227], DATA[62][211], DATA[62][195], DATA[62][179], DATA[62][131], DATA[62][115], DATA[62][99], DATA[62][83], DATA[62][51], DATA[62][35], DATA[62][19], DATA[62][3], DATA[62][312], DATA[62][296], DATA[62][280], DATA[62][264], DATA[62][232], DATA[62][216], DATA[62][200], DATA[62][184], DATA[62][136], DATA[62][120], DATA[62][104], DATA[62][88], DATA[62][56], DATA[62][40], DATA[62][24], DATA[62][8], DATA[62][311], DATA[62][295], DATA[62][279], DATA[62][263], DATA[62][231], DATA[62][215], DATA[62][199], DATA[62][183], DATA[62][135], DATA[62][119], DATA[62][103], DATA[62][87], DATA[62][55], DATA[62][39], DATA[62][23], DATA[62][7], DATA[62][313], DATA[62][297], DATA[62][281], DATA[62][265], DATA[62][233], DATA[62][217], DATA[62][201], DATA[62][185], DATA[62][137], DATA[62][121], DATA[62][105], DATA[62][89], DATA[62][57], DATA[62][41], DATA[62][25], DATA[62][9], DATA[62][310], DATA[62][294], DATA[62][278], DATA[62][262], DATA[62][230], DATA[62][214], DATA[62][198], DATA[62][182], DATA[62][134], DATA[62][118], DATA[62][102], DATA[62][86], DATA[62][54], DATA[62][38], DATA[62][22], DATA[62][6], DATA[62][314], DATA[62][298], DATA[62][282], DATA[62][266], DATA[62][234], DATA[62][218], DATA[62][202], DATA[62][186], DATA[62][138], DATA[62][122], DATA[62][106], DATA[62][90], DATA[62][58], DATA[62][42], DATA[62][26], DATA[62][10], DATA[62][309], DATA[62][293], DATA[62][277], DATA[62][261], DATA[62][229], DATA[62][213], DATA[62][197], DATA[62][181], DATA[62][133], DATA[62][117], DATA[62][101], DATA[62][85], DATA[62][53], DATA[62][37], DATA[62][21], DATA[62][5], DATA[62][315], DATA[62][299], DATA[62][283], DATA[62][267], DATA[62][235], DATA[62][219], DATA[62][203], DATA[62][187], DATA[62][139], DATA[62][123], DATA[62][107], DATA[62][91], DATA[62][59], DATA[62][43], DATA[62][27], DATA[62][11], DATA[62][308], DATA[62][292], DATA[62][276], DATA[62][260], DATA[62][228], DATA[62][212], DATA[62][196], DATA[62][180], DATA[62][132], DATA[62][116], DATA[62][100], DATA[62][84], DATA[62][52], DATA[62][36], DATA[62][20], DATA[62][4], DATA[61][319], DATA[61][303], DATA[61][287], DATA[61][271], DATA[61][239], DATA[61][223], DATA[61][207], DATA[61][191], DATA[61][143], DATA[61][127], DATA[61][111], DATA[61][95], DATA[61][63], DATA[61][47], DATA[61][31], DATA[61][15], DATA[61][304], DATA[61][288], DATA[61][272], DATA[61][256], DATA[61][224], DATA[61][208], DATA[61][192], DATA[61][176], DATA[61][128], DATA[61][112], DATA[61][96], DATA[61][80], DATA[61][48], DATA[61][32], DATA[61][16], DATA[61][0], DATA[61][318], DATA[61][302], DATA[61][286], DATA[61][270], DATA[61][238], DATA[61][222], DATA[61][206], DATA[61][190], DATA[61][142], DATA[61][126], DATA[61][110], DATA[61][94], DATA[61][62], DATA[61][46], DATA[61][30], DATA[61][14], DATA[61][305], DATA[61][289], DATA[61][273], DATA[61][257], DATA[61][225], DATA[61][209], DATA[61][193], DATA[61][177], DATA[61][129], DATA[61][113], DATA[61][97], DATA[61][81], DATA[61][49], DATA[61][33], DATA[61][17], DATA[61][1], DATA[61][317], DATA[61][301], DATA[61][285], DATA[61][269], DATA[61][237], DATA[61][221], DATA[61][205], DATA[61][189], DATA[61][141], DATA[61][125], DATA[61][109], DATA[61][93], DATA[61][61], DATA[61][45], DATA[61][29], DATA[61][13], DATA[61][306], DATA[61][290], DATA[61][274], DATA[61][258], DATA[61][226], DATA[61][210], DATA[61][194], DATA[61][178], DATA[61][130], DATA[61][114], DATA[61][98], DATA[61][82], DATA[61][50], DATA[61][34], DATA[61][18], DATA[61][2], DATA[61][316], DATA[61][300], DATA[61][284], DATA[61][268], DATA[61][236], DATA[61][220], DATA[61][204], DATA[61][188], DATA[61][140], DATA[61][124], DATA[61][108], DATA[61][92], DATA[61][60], DATA[61][44], DATA[61][28], DATA[61][12], DATA[61][307], DATA[61][291], DATA[61][275], DATA[61][259], DATA[61][227], DATA[61][211], DATA[61][195], DATA[61][179], DATA[61][131], DATA[61][115], DATA[61][99], DATA[61][83], DATA[61][51], DATA[61][35], DATA[61][19], DATA[61][3], DATA[61][312], DATA[61][296], DATA[61][280], DATA[61][264], DATA[61][232], DATA[61][216], DATA[61][200], DATA[61][184], DATA[61][136], DATA[61][120], DATA[61][104], DATA[61][88], DATA[61][56], DATA[61][40], DATA[61][24], DATA[61][8], DATA[61][311], DATA[61][295], DATA[61][279], DATA[61][263], DATA[61][231], DATA[61][215], DATA[61][199], DATA[61][183], DATA[61][135], DATA[61][119], DATA[61][103], DATA[61][87], DATA[61][55], DATA[61][39], DATA[61][23], DATA[61][7], DATA[61][313], DATA[61][297], DATA[61][281], DATA[61][265], DATA[61][233], DATA[61][217], DATA[61][201], DATA[61][185], DATA[61][137], DATA[61][121], DATA[61][105], DATA[61][89], DATA[61][57], DATA[61][41], DATA[61][25], DATA[61][9], DATA[61][310], DATA[61][294], DATA[61][278], DATA[61][262], DATA[61][230], DATA[61][214], DATA[61][198], DATA[61][182], DATA[61][134], DATA[61][118], DATA[61][102], DATA[61][86], DATA[61][54], DATA[61][38], DATA[61][22], DATA[61][6], DATA[61][314], DATA[61][298], DATA[61][282], DATA[61][266], DATA[61][234], DATA[61][218], DATA[61][202], DATA[61][186], DATA[61][138], DATA[61][122], DATA[61][106], DATA[61][90], DATA[61][58], DATA[61][42], DATA[61][26], DATA[61][10], DATA[61][309], DATA[61][293], DATA[61][277], DATA[61][261], DATA[61][229], DATA[61][213], DATA[61][197], DATA[61][181], DATA[61][133], DATA[61][117], DATA[61][101], DATA[61][85], DATA[61][53], DATA[61][37], DATA[61][21], DATA[61][5], DATA[61][315], DATA[61][299], DATA[61][283], DATA[61][267], DATA[61][235], DATA[61][219], DATA[61][203], DATA[61][187], DATA[61][139], DATA[61][123], DATA[61][107], DATA[61][91], DATA[61][59], DATA[61][43], DATA[61][27], DATA[61][11], DATA[61][308], DATA[61][292], DATA[61][276], DATA[61][260], DATA[61][228], DATA[61][212], DATA[61][196], DATA[61][180], DATA[61][132], DATA[61][116], DATA[61][100], DATA[61][84], DATA[61][52], DATA[61][36], DATA[61][20], DATA[61][4], DATA[60][319], DATA[60][303], DATA[60][287], DATA[60][271], DATA[60][239], DATA[60][223], DATA[60][207], DATA[60][191], DATA[60][143], DATA[60][127], DATA[60][111], DATA[60][95], DATA[60][63], DATA[60][47], DATA[60][31], DATA[60][15], DATA[60][304], DATA[60][288], DATA[60][272], DATA[60][256], DATA[60][224], DATA[60][208], DATA[60][192], DATA[60][176], DATA[60][128], DATA[60][112], DATA[60][96], DATA[60][80], DATA[60][48], DATA[60][32], DATA[60][16], DATA[60][0], DATA[60][318], DATA[60][302], DATA[60][286], DATA[60][270], DATA[60][238], DATA[60][222], DATA[60][206], DATA[60][190], DATA[60][142], DATA[60][126], DATA[60][110], DATA[60][94], DATA[60][62], DATA[60][46], DATA[60][30], DATA[60][14], DATA[60][305], DATA[60][289], DATA[60][273], DATA[60][257], DATA[60][225], DATA[60][209], DATA[60][193], DATA[60][177], DATA[60][129], DATA[60][113], DATA[60][97], DATA[60][81], DATA[60][49], DATA[60][33], DATA[60][17], DATA[60][1], DATA[60][317], DATA[60][301], DATA[60][285], DATA[60][269], DATA[60][237], DATA[60][221], DATA[60][205], DATA[60][189], DATA[60][141], DATA[60][125], DATA[60][109], DATA[60][93], DATA[60][61], DATA[60][45], DATA[60][29], DATA[60][13], DATA[60][306], DATA[60][290], DATA[60][274], DATA[60][258], DATA[60][226], DATA[60][210], DATA[60][194], DATA[60][178], DATA[60][130], DATA[60][114], DATA[60][98], DATA[60][82], DATA[60][50], DATA[60][34], DATA[60][18], DATA[60][2], DATA[60][316], DATA[60][300], DATA[60][284], DATA[60][268], DATA[60][236], DATA[60][220], DATA[60][204], DATA[60][188], DATA[60][140], DATA[60][124], DATA[60][108], DATA[60][92], DATA[60][60], DATA[60][44], DATA[60][28], DATA[60][12], DATA[60][307], DATA[60][291], DATA[60][275], DATA[60][259], DATA[60][227], DATA[60][211], DATA[60][195], DATA[60][179], DATA[60][131], DATA[60][115], DATA[60][99], DATA[60][83], DATA[60][51], DATA[60][35], DATA[60][19], DATA[60][3], DATA[60][312], DATA[60][296], DATA[60][280], DATA[60][264], DATA[60][232], DATA[60][216], DATA[60][200], DATA[60][184], DATA[60][136], DATA[60][120], DATA[60][104], DATA[60][88], DATA[60][56], DATA[60][40], DATA[60][24], DATA[60][8], DATA[60][311], DATA[60][295], DATA[60][279], DATA[60][263], DATA[60][231], DATA[60][215], DATA[60][199], DATA[60][183], DATA[60][135], DATA[60][119], DATA[60][103], DATA[60][87], DATA[60][55], DATA[60][39], DATA[60][23], DATA[60][7], DATA[60][313], DATA[60][297], DATA[60][281], DATA[60][265], DATA[60][233], DATA[60][217], DATA[60][201], DATA[60][185], DATA[60][137], DATA[60][121], DATA[60][105], DATA[60][89], DATA[60][57], DATA[60][41], DATA[60][25], DATA[60][9], DATA[60][310], DATA[60][294], DATA[60][278], DATA[60][262], DATA[60][230], DATA[60][214], DATA[60][198], DATA[60][182], DATA[60][134], DATA[60][118], DATA[60][102], DATA[60][86], DATA[60][54], DATA[60][38], DATA[60][22], DATA[60][6], DATA[60][314], DATA[60][298], DATA[60][282], DATA[60][266], DATA[60][234], DATA[60][218], DATA[60][202], DATA[60][186], DATA[60][138], DATA[60][122], DATA[60][106], DATA[60][90], DATA[60][58], DATA[60][42], DATA[60][26], DATA[60][10], DATA[60][309], DATA[60][293], DATA[60][277], DATA[60][261], DATA[60][229], DATA[60][213], DATA[60][197], DATA[60][181], DATA[60][133], DATA[60][117], DATA[60][101], DATA[60][85], DATA[60][53], DATA[60][37], DATA[60][21], DATA[60][5], DATA[60][315], DATA[60][299], DATA[60][283], DATA[60][267], DATA[60][235], DATA[60][219], DATA[60][203], DATA[60][187], DATA[60][139], DATA[60][123], DATA[60][107], DATA[60][91], DATA[60][59], DATA[60][43], DATA[60][27], DATA[60][11], DATA[60][308], DATA[60][292], DATA[60][276], DATA[60][260], DATA[60][228], DATA[60][212], DATA[60][196], DATA[60][180], DATA[60][132], DATA[60][116], DATA[60][100], DATA[60][84], DATA[60][52], DATA[60][36], DATA[60][20], DATA[60][4], DATA[59][319], DATA[59][303], DATA[59][287], DATA[59][271], DATA[59][239], DATA[59][223], DATA[59][207], DATA[59][191], DATA[59][143], DATA[59][127], DATA[59][111], DATA[59][95], DATA[59][63], DATA[59][47], DATA[59][31], DATA[59][15], DATA[59][304], DATA[59][288], DATA[59][272], DATA[59][256], DATA[59][224], DATA[59][208], DATA[59][192], DATA[59][176], DATA[59][128], DATA[59][112], DATA[59][96], DATA[59][80], DATA[59][48], DATA[59][32], DATA[59][16], DATA[59][0], DATA[59][318], DATA[59][302], DATA[59][286], DATA[59][270], DATA[59][238], DATA[59][222], DATA[59][206], DATA[59][190], DATA[59][142], DATA[59][126], DATA[59][110], DATA[59][94], DATA[59][62], DATA[59][46], DATA[59][30], DATA[59][14], DATA[59][305], DATA[59][289], DATA[59][273], DATA[59][257], DATA[59][225], DATA[59][209], DATA[59][193], DATA[59][177], DATA[59][129], DATA[59][113], DATA[59][97], DATA[59][81], DATA[59][49], DATA[59][33], DATA[59][17], DATA[59][1], DATA[59][317], DATA[59][301], DATA[59][285], DATA[59][269], DATA[59][237], DATA[59][221], DATA[59][205], DATA[59][189], DATA[59][141], DATA[59][125], DATA[59][109], DATA[59][93], DATA[59][61], DATA[59][45], DATA[59][29], DATA[59][13], DATA[59][306], DATA[59][290], DATA[59][274], DATA[59][258], DATA[59][226], DATA[59][210], DATA[59][194], DATA[59][178], DATA[59][130], DATA[59][114], DATA[59][98], DATA[59][82], DATA[59][50], DATA[59][34], DATA[59][18], DATA[59][2], DATA[59][316], DATA[59][300], DATA[59][284], DATA[59][268], DATA[59][236], DATA[59][220], DATA[59][204], DATA[59][188], DATA[59][140], DATA[59][124], DATA[59][108], DATA[59][92], DATA[59][60], DATA[59][44], DATA[59][28], DATA[59][12], DATA[59][307], DATA[59][291], DATA[59][275], DATA[59][259], DATA[59][227], DATA[59][211], DATA[59][195], DATA[59][179], DATA[59][131], DATA[59][115], DATA[59][99], DATA[59][83], DATA[59][51], DATA[59][35], DATA[59][19], DATA[59][3], DATA[59][312], DATA[59][296], DATA[59][280], DATA[59][264], DATA[59][232], DATA[59][216], DATA[59][200], DATA[59][184], DATA[59][136], DATA[59][120], DATA[59][104], DATA[59][88], DATA[59][56], DATA[59][40], DATA[59][24], DATA[59][8], DATA[59][311], DATA[59][295], DATA[59][279], DATA[59][263], DATA[59][231], DATA[59][215], DATA[59][199], DATA[59][183], DATA[59][135], DATA[59][119], DATA[59][103], DATA[59][87], DATA[59][55], DATA[59][39], DATA[59][23], DATA[59][7], DATA[59][313], DATA[59][297], DATA[59][281], DATA[59][265], DATA[59][233], DATA[59][217], DATA[59][201], DATA[59][185], DATA[59][137], DATA[59][121], DATA[59][105], DATA[59][89], DATA[59][57], DATA[59][41], DATA[59][25], DATA[59][9], DATA[59][310], DATA[59][294], DATA[59][278], DATA[59][262], DATA[59][230], DATA[59][214], DATA[59][198], DATA[59][182], DATA[59][134], DATA[59][118], DATA[59][102], DATA[59][86], DATA[59][54], DATA[59][38], DATA[59][22], DATA[59][6], DATA[59][314], DATA[59][298], DATA[59][282], DATA[59][266], DATA[59][234], DATA[59][218], DATA[59][202], DATA[59][186], DATA[59][138], DATA[59][122], DATA[59][106], DATA[59][90], DATA[59][58], DATA[59][42], DATA[59][26], DATA[59][10], DATA[59][309], DATA[59][293], DATA[59][277], DATA[59][261], DATA[59][229], DATA[59][213], DATA[59][197], DATA[59][181], DATA[59][133], DATA[59][117], DATA[59][101], DATA[59][85], DATA[59][53], DATA[59][37], DATA[59][21], DATA[59][5], DATA[59][315], DATA[59][299], DATA[59][283], DATA[59][267], DATA[59][235], DATA[59][219], DATA[59][203], DATA[59][187], DATA[59][139], DATA[59][123], DATA[59][107], DATA[59][91], DATA[59][59], DATA[59][43], DATA[59][27], DATA[59][11], DATA[59][308], DATA[59][292], DATA[59][276], DATA[59][260], DATA[59][228], DATA[59][212], DATA[59][196], DATA[59][180], DATA[59][132], DATA[59][116], DATA[59][100], DATA[59][84], DATA[59][52], DATA[59][36], DATA[59][20], DATA[59][4], DATA[58][319], DATA[58][303], DATA[58][287], DATA[58][271], DATA[58][239], DATA[58][223], DATA[58][207], DATA[58][191], DATA[58][143], DATA[58][127], DATA[58][111], DATA[58][95], DATA[58][63], DATA[58][47], DATA[58][31], DATA[58][15], DATA[58][304], DATA[58][288], DATA[58][272], DATA[58][256], DATA[58][224], DATA[58][208], DATA[58][192], DATA[58][176], DATA[58][128], DATA[58][112], DATA[58][96], DATA[58][80], DATA[58][48], DATA[58][32], DATA[58][16], DATA[58][0], DATA[58][318], DATA[58][302], DATA[58][286], DATA[58][270], DATA[58][238], DATA[58][222], DATA[58][206], DATA[58][190], DATA[58][142], DATA[58][126], DATA[58][110], DATA[58][94], DATA[58][62], DATA[58][46], DATA[58][30], DATA[58][14], DATA[58][305], DATA[58][289], DATA[58][273], DATA[58][257], DATA[58][225], DATA[58][209], DATA[58][193], DATA[58][177], DATA[58][129], DATA[58][113], DATA[58][97], DATA[58][81], DATA[58][49], DATA[58][33], DATA[58][17], DATA[58][1], DATA[58][317], DATA[58][301], DATA[58][285], DATA[58][269], DATA[58][237], DATA[58][221], DATA[58][205], DATA[58][189], DATA[58][141], DATA[58][125], DATA[58][109], DATA[58][93], DATA[58][61], DATA[58][45], DATA[58][29], DATA[58][13], DATA[58][306], DATA[58][290], DATA[58][274], DATA[58][258], DATA[58][226], DATA[58][210], DATA[58][194], DATA[58][178], DATA[58][130], DATA[58][114], DATA[58][98], DATA[58][82], DATA[58][50], DATA[58][34], DATA[58][18], DATA[58][2], DATA[58][316], DATA[58][300], DATA[58][284], DATA[58][268], DATA[58][236], DATA[58][220], DATA[58][204], DATA[58][188], DATA[58][140], DATA[58][124], DATA[58][108], DATA[58][92], DATA[58][60], DATA[58][44], DATA[58][28], DATA[58][12], DATA[58][307], DATA[58][291], DATA[58][275], DATA[58][259], DATA[58][227], DATA[58][211], DATA[58][195], DATA[58][179], DATA[58][131], DATA[58][115], DATA[58][99], DATA[58][83], DATA[58][51], DATA[58][35], DATA[58][19], DATA[58][3], DATA[58][312], DATA[58][296], DATA[58][280], DATA[58][264], DATA[58][232], DATA[58][216], DATA[58][200], DATA[58][184], DATA[58][136], DATA[58][120], DATA[58][104], DATA[58][88], DATA[58][56], DATA[58][40], DATA[58][24], DATA[58][8], DATA[58][311], DATA[58][295], DATA[58][279], DATA[58][263], DATA[58][231], DATA[58][215], DATA[58][199], DATA[58][183], DATA[58][135], DATA[58][119], DATA[58][103], DATA[58][87], DATA[58][55], DATA[58][39], DATA[58][23], DATA[58][7], DATA[58][313], DATA[58][297], DATA[58][281], DATA[58][265], DATA[58][233], DATA[58][217], DATA[58][201], DATA[58][185], DATA[58][137], DATA[58][121], DATA[58][105], DATA[58][89], DATA[58][57], DATA[58][41], DATA[58][25], DATA[58][9], DATA[58][310], DATA[58][294], DATA[58][278], DATA[58][262], DATA[58][230], DATA[58][214], DATA[58][198], DATA[58][182], DATA[58][134], DATA[58][118], DATA[58][102], DATA[58][86], DATA[58][54], DATA[58][38], DATA[58][22], DATA[58][6], DATA[58][314], DATA[58][298], DATA[58][282], DATA[58][266], DATA[58][234], DATA[58][218], DATA[58][202], DATA[58][186], DATA[58][138], DATA[58][122], DATA[58][106], DATA[58][90], DATA[58][58], DATA[58][42], DATA[58][26], DATA[58][10], DATA[58][309], DATA[58][293], DATA[58][277], DATA[58][261], DATA[58][229], DATA[58][213], DATA[58][197], DATA[58][181], DATA[58][133], DATA[58][117], DATA[58][101], DATA[58][85], DATA[58][53], DATA[58][37], DATA[58][21], DATA[58][5], DATA[58][315], DATA[58][299], DATA[58][283], DATA[58][267], DATA[58][235], DATA[58][219], DATA[58][203], DATA[58][187], DATA[58][139], DATA[58][123], DATA[58][107], DATA[58][91], DATA[58][59], DATA[58][43], DATA[58][27], DATA[58][11], DATA[58][308], DATA[58][292], DATA[58][276], DATA[58][260], DATA[58][228], DATA[58][212], DATA[58][196], DATA[58][180], DATA[58][132], DATA[58][116], DATA[58][100], DATA[58][84], DATA[58][52], DATA[58][36], DATA[58][20], DATA[58][4], DATA[57][319], DATA[57][303], DATA[57][287], DATA[57][271], DATA[57][239], DATA[57][223], DATA[57][207], DATA[57][191], DATA[57][143], DATA[57][127], DATA[57][111], DATA[57][95], DATA[57][63], DATA[57][47], DATA[57][31], DATA[57][15], DATA[57][304], DATA[57][288], DATA[57][272], DATA[57][256], DATA[57][224], DATA[57][208], DATA[57][192], DATA[57][176], DATA[57][128], DATA[57][112], DATA[57][96], DATA[57][80], DATA[57][48], DATA[57][32], DATA[57][16], DATA[57][0], DATA[57][318], DATA[57][302], DATA[57][286], DATA[57][270], DATA[57][238], DATA[57][222], DATA[57][206], DATA[57][190], DATA[57][142], DATA[57][126], DATA[57][110], DATA[57][94], DATA[57][62], DATA[57][46], DATA[57][30], DATA[57][14], DATA[57][305], DATA[57][289], DATA[57][273], DATA[57][257], DATA[57][225], DATA[57][209], DATA[57][193], DATA[57][177], DATA[57][129], DATA[57][113], DATA[57][97], DATA[57][81], DATA[57][49], DATA[57][33], DATA[57][17], DATA[57][1], DATA[57][317], DATA[57][301], DATA[57][285], DATA[57][269], DATA[57][237], DATA[57][221], DATA[57][205], DATA[57][189], DATA[57][141], DATA[57][125], DATA[57][109], DATA[57][93], DATA[57][61], DATA[57][45], DATA[57][29], DATA[57][13], DATA[57][306], DATA[57][290], DATA[57][274], DATA[57][258], DATA[57][226], DATA[57][210], DATA[57][194], DATA[57][178], DATA[57][130], DATA[57][114], DATA[57][98], DATA[57][82], DATA[57][50], DATA[57][34], DATA[57][18], DATA[57][2], DATA[57][316], DATA[57][300], DATA[57][284], DATA[57][268], DATA[57][236], DATA[57][220], DATA[57][204], DATA[57][188], DATA[57][140], DATA[57][124], DATA[57][108], DATA[57][92], DATA[57][60], DATA[57][44], DATA[57][28], DATA[57][12], DATA[57][307], DATA[57][291], DATA[57][275], DATA[57][259], DATA[57][227], DATA[57][211], DATA[57][195], DATA[57][179], DATA[57][131], DATA[57][115], DATA[57][99], DATA[57][83], DATA[57][51], DATA[57][35], DATA[57][19], DATA[57][3], DATA[57][312], DATA[57][296], DATA[57][280], DATA[57][264], DATA[57][232], DATA[57][216], DATA[57][200], DATA[57][184], DATA[57][136], DATA[57][120], DATA[57][104], DATA[57][88], DATA[57][56], DATA[57][40], DATA[57][24], DATA[57][8], DATA[57][311], DATA[57][295], DATA[57][279], DATA[57][263], DATA[57][231], DATA[57][215], DATA[57][199], DATA[57][183], DATA[57][135], DATA[57][119], DATA[57][103], DATA[57][87], DATA[57][55], DATA[57][39], DATA[57][23], DATA[57][7], DATA[57][313], DATA[57][297], DATA[57][281], DATA[57][265], DATA[57][233], DATA[57][217], DATA[57][201], DATA[57][185], DATA[57][137], DATA[57][121], DATA[57][105], DATA[57][89], DATA[57][57], DATA[57][41], DATA[57][25], DATA[57][9], DATA[57][310], DATA[57][294], DATA[57][278], DATA[57][262], DATA[57][230], DATA[57][214], DATA[57][198], DATA[57][182], DATA[57][134], DATA[57][118], DATA[57][102], DATA[57][86], DATA[57][54], DATA[57][38], DATA[57][22], DATA[57][6], DATA[57][314], DATA[57][298], DATA[57][282], DATA[57][266], DATA[57][234], DATA[57][218], DATA[57][202], DATA[57][186], DATA[57][138], DATA[57][122], DATA[57][106], DATA[57][90], DATA[57][58], DATA[57][42], DATA[57][26], DATA[57][10], DATA[57][309], DATA[57][293], DATA[57][277], DATA[57][261], DATA[57][229], DATA[57][213], DATA[57][197], DATA[57][181], DATA[57][133], DATA[57][117], DATA[57][101], DATA[57][85], DATA[57][53], DATA[57][37], DATA[57][21], DATA[57][5], DATA[57][315], DATA[57][299], DATA[57][283], DATA[57][267], DATA[57][235], DATA[57][219], DATA[57][203], DATA[57][187], DATA[57][139], DATA[57][123], DATA[57][107], DATA[57][91], DATA[57][59], DATA[57][43], DATA[57][27], DATA[57][11], DATA[57][308], DATA[57][292], DATA[57][276], DATA[57][260], DATA[57][228], DATA[57][212], DATA[57][196], DATA[57][180], DATA[57][132], DATA[57][116], DATA[57][100], DATA[57][84], DATA[57][52], DATA[57][36], DATA[57][20], DATA[57][4], DATA[56][319], DATA[56][303], DATA[56][287], DATA[56][271], DATA[56][239], DATA[56][223], DATA[56][207], DATA[56][191], DATA[56][143], DATA[56][127], DATA[56][111], DATA[56][95], DATA[56][63], DATA[56][47], DATA[56][31], DATA[56][15], DATA[56][304], DATA[56][288], DATA[56][272], DATA[56][256], DATA[56][224], DATA[56][208], DATA[56][192], DATA[56][176], DATA[56][128], DATA[56][112], DATA[56][96], DATA[56][80], DATA[56][48], DATA[56][32], DATA[56][16], DATA[56][0], DATA[56][318], DATA[56][302], DATA[56][286], DATA[56][270], DATA[56][238], DATA[56][222], DATA[56][206], DATA[56][190], DATA[56][142], DATA[56][126], DATA[56][110], DATA[56][94], DATA[56][62], DATA[56][46], DATA[56][30], DATA[56][14], DATA[56][305], DATA[56][289], DATA[56][273], DATA[56][257], DATA[56][225], DATA[56][209], DATA[56][193], DATA[56][177], DATA[56][129], DATA[56][113], DATA[56][97], DATA[56][81], DATA[56][49], DATA[56][33], DATA[56][17], DATA[56][1], DATA[56][317], DATA[56][301], DATA[56][285], DATA[56][269], DATA[56][237], DATA[56][221], DATA[56][205], DATA[56][189], DATA[56][141], DATA[56][125], DATA[56][109], DATA[56][93], DATA[56][61], DATA[56][45], DATA[56][29], DATA[56][13], DATA[56][306], DATA[56][290], DATA[56][274], DATA[56][258], DATA[56][226], DATA[56][210], DATA[56][194], DATA[56][178], DATA[56][130], DATA[56][114], DATA[56][98], DATA[56][82], DATA[56][50], DATA[56][34], DATA[56][18], DATA[56][2], DATA[56][316], DATA[56][300], DATA[56][284], DATA[56][268], DATA[56][236], DATA[56][220], DATA[56][204], DATA[56][188], DATA[56][140], DATA[56][124], DATA[56][108], DATA[56][92], DATA[56][60], DATA[56][44], DATA[56][28], DATA[56][12], DATA[56][307], DATA[56][291], DATA[56][275], DATA[56][259], DATA[56][227], DATA[56][211], DATA[56][195], DATA[56][179], DATA[56][131], DATA[56][115], DATA[56][99], DATA[56][83], DATA[56][51], DATA[56][35], DATA[56][19], DATA[56][3], DATA[56][312], DATA[56][296], DATA[56][280], DATA[56][264], DATA[56][232], DATA[56][216], DATA[56][200], DATA[56][184], DATA[56][136], DATA[56][120], DATA[56][104], DATA[56][88], DATA[56][56], DATA[56][40], DATA[56][24], DATA[56][8], DATA[56][311], DATA[56][295], DATA[56][279], DATA[56][263], DATA[56][231], DATA[56][215], DATA[56][199], DATA[56][183], DATA[56][135], DATA[56][119], DATA[56][103], DATA[56][87], DATA[56][55], DATA[56][39], DATA[56][23], DATA[56][7], DATA[56][313], DATA[56][297], DATA[56][281], DATA[56][265], DATA[56][233], DATA[56][217], DATA[56][201], DATA[56][185], DATA[56][137], DATA[56][121], DATA[56][105], DATA[56][89], DATA[56][57], DATA[56][41], DATA[56][25], DATA[56][9], DATA[56][310], DATA[56][294], DATA[56][278], DATA[56][262], DATA[56][230], DATA[56][214], DATA[56][198], DATA[56][182], DATA[56][134], DATA[56][118], DATA[56][102], DATA[56][86], DATA[56][54], DATA[56][38], DATA[56][22], DATA[56][6], DATA[56][314], DATA[56][298], DATA[56][282], DATA[56][266], DATA[56][234], DATA[56][218], DATA[56][202], DATA[56][186], DATA[56][138], DATA[56][122], DATA[56][106], DATA[56][90], DATA[56][58], DATA[56][42], DATA[56][26], DATA[56][10], DATA[56][309], DATA[56][293], DATA[56][277], DATA[56][261], DATA[56][229], DATA[56][213], DATA[56][197], DATA[56][181], DATA[56][133], DATA[56][117], DATA[56][101], DATA[56][85], DATA[56][53], DATA[56][37], DATA[56][21], DATA[56][5], DATA[56][315], DATA[56][299], DATA[56][283], DATA[56][267], DATA[56][235], DATA[56][219], DATA[56][203], DATA[56][187], DATA[56][139], DATA[56][123], DATA[56][107], DATA[56][91], DATA[56][59], DATA[56][43], DATA[56][27], DATA[56][11], DATA[56][308], DATA[56][292], DATA[56][276], DATA[56][260], DATA[56][228], DATA[56][212], DATA[56][196], DATA[56][180], DATA[56][132], DATA[56][116], DATA[56][100], DATA[56][84], DATA[56][52], DATA[56][36], DATA[56][20], DATA[56][4], DATA[55][319], DATA[55][303], DATA[55][287], DATA[55][271], DATA[55][239], DATA[55][223], DATA[55][207], DATA[55][191], DATA[55][143], DATA[55][127], DATA[55][111], DATA[55][95], DATA[55][63], DATA[55][47], DATA[55][31], DATA[55][15], DATA[55][304], DATA[55][288], DATA[55][272], DATA[55][256], DATA[55][224], DATA[55][208], DATA[55][192], DATA[55][176], DATA[55][128], DATA[55][112], DATA[55][96], DATA[55][80], DATA[55][48], DATA[55][32], DATA[55][16], DATA[55][0], DATA[55][318], DATA[55][302], DATA[55][286], DATA[55][270], DATA[55][238], DATA[55][222], DATA[55][206], DATA[55][190], DATA[55][142], DATA[55][126], DATA[55][110], DATA[55][94], DATA[55][62], DATA[55][46], DATA[55][30], DATA[55][14], DATA[55][305], DATA[55][289], DATA[55][273], DATA[55][257], DATA[55][225], DATA[55][209], DATA[55][193], DATA[55][177], DATA[55][129], DATA[55][113], DATA[55][97], DATA[55][81], DATA[55][49], DATA[55][33], DATA[55][17], DATA[55][1], DATA[55][317], DATA[55][301], DATA[55][285], DATA[55][269], DATA[55][237], DATA[55][221], DATA[55][205], DATA[55][189], DATA[55][141], DATA[55][125], DATA[55][109], DATA[55][93], DATA[55][61], DATA[55][45], DATA[55][29], DATA[55][13], DATA[55][306], DATA[55][290], DATA[55][274], DATA[55][258], DATA[55][226], DATA[55][210], DATA[55][194], DATA[55][178], DATA[55][130], DATA[55][114], DATA[55][98], DATA[55][82], DATA[55][50], DATA[55][34], DATA[55][18], DATA[55][2], DATA[55][316], DATA[55][300], DATA[55][284], DATA[55][268], DATA[55][236], DATA[55][220], DATA[55][204], DATA[55][188], DATA[55][140], DATA[55][124], DATA[55][108], DATA[55][92], DATA[55][60], DATA[55][44], DATA[55][28], DATA[55][12], DATA[55][307], DATA[55][291], DATA[55][275], DATA[55][259], DATA[55][227], DATA[55][211], DATA[55][195], DATA[55][179], DATA[55][131], DATA[55][115], DATA[55][99], DATA[55][83], DATA[55][51], DATA[55][35], DATA[55][19], DATA[55][3], DATA[55][312], DATA[55][296], DATA[55][280], DATA[55][264], DATA[55][232], DATA[55][216], DATA[55][200], DATA[55][184], DATA[55][136], DATA[55][120], DATA[55][104], DATA[55][88], DATA[55][56], DATA[55][40], DATA[55][24], DATA[55][8], DATA[55][311], DATA[55][295], DATA[55][279], DATA[55][263], DATA[55][231], DATA[55][215], DATA[55][199], DATA[55][183], DATA[55][135], DATA[55][119], DATA[55][103], DATA[55][87], DATA[55][55], DATA[55][39], DATA[55][23], DATA[55][7], DATA[55][313], DATA[55][297], DATA[55][281], DATA[55][265], DATA[55][233], DATA[55][217], DATA[55][201], DATA[55][185], DATA[55][137], DATA[55][121], DATA[55][105], DATA[55][89], DATA[55][57], DATA[55][41], DATA[55][25], DATA[55][9], DATA[55][310], DATA[55][294], DATA[55][278], DATA[55][262], DATA[55][230], DATA[55][214], DATA[55][198], DATA[55][182], DATA[55][134], DATA[55][118], DATA[55][102], DATA[55][86], DATA[55][54], DATA[55][38], DATA[55][22], DATA[55][6], DATA[55][314], DATA[55][298], DATA[55][282], DATA[55][266], DATA[55][234], DATA[55][218], DATA[55][202], DATA[55][186], DATA[55][138], DATA[55][122], DATA[55][106], DATA[55][90], DATA[55][58], DATA[55][42], DATA[55][26], DATA[55][10], DATA[55][309], DATA[55][293], DATA[55][277], DATA[55][261], DATA[55][229], DATA[55][213], DATA[55][197], DATA[55][181], DATA[55][133], DATA[55][117], DATA[55][101], DATA[55][85], DATA[55][53], DATA[55][37], DATA[55][21], DATA[55][5], DATA[55][315], DATA[55][299], DATA[55][283], DATA[55][267], DATA[55][235], DATA[55][219], DATA[55][203], DATA[55][187], DATA[55][139], DATA[55][123], DATA[55][107], DATA[55][91], DATA[55][59], DATA[55][43], DATA[55][27], DATA[55][11], DATA[55][308], DATA[55][292], DATA[55][276], DATA[55][260], DATA[55][228], DATA[55][212], DATA[55][196], DATA[55][180], DATA[55][132], DATA[55][116], DATA[55][100], DATA[55][84], DATA[55][52], DATA[55][36], DATA[55][20], DATA[55][4], DATA[54][319], DATA[54][303], DATA[54][287], DATA[54][271], DATA[54][239], DATA[54][223], DATA[54][207], DATA[54][191], DATA[54][143], DATA[54][127], DATA[54][111], DATA[54][95], DATA[54][63], DATA[54][47], DATA[54][31], DATA[54][15], DATA[54][304], DATA[54][288], DATA[54][272], DATA[54][256], DATA[54][224], DATA[54][208], DATA[54][192], DATA[54][176], DATA[54][128], DATA[54][112], DATA[54][96], DATA[54][80], DATA[54][48], DATA[54][32], DATA[54][16], DATA[54][0], DATA[54][318], DATA[54][302], DATA[54][286], DATA[54][270], DATA[54][238], DATA[54][222], DATA[54][206], DATA[54][190], DATA[54][142], DATA[54][126], DATA[54][110], DATA[54][94], DATA[54][62], DATA[54][46], DATA[54][30], DATA[54][14], DATA[54][305], DATA[54][289], DATA[54][273], DATA[54][257], DATA[54][225], DATA[54][209], DATA[54][193], DATA[54][177], DATA[54][129], DATA[54][113], DATA[54][97], DATA[54][81], DATA[54][49], DATA[54][33], DATA[54][17], DATA[54][1], DATA[54][317], DATA[54][301], DATA[54][285], DATA[54][269], DATA[54][237], DATA[54][221], DATA[54][205], DATA[54][189], DATA[54][141], DATA[54][125], DATA[54][109], DATA[54][93], DATA[54][61], DATA[54][45], DATA[54][29], DATA[54][13], DATA[54][306], DATA[54][290], DATA[54][274], DATA[54][258], DATA[54][226], DATA[54][210], DATA[54][194], DATA[54][178], DATA[54][130], DATA[54][114], DATA[54][98], DATA[54][82], DATA[54][50], DATA[54][34], DATA[54][18], DATA[54][2], DATA[54][316], DATA[54][300], DATA[54][284], DATA[54][268], DATA[54][236], DATA[54][220], DATA[54][204], DATA[54][188], DATA[54][140], DATA[54][124], DATA[54][108], DATA[54][92], DATA[54][60], DATA[54][44], DATA[54][28], DATA[54][12], DATA[54][307], DATA[54][291], DATA[54][275], DATA[54][259], DATA[54][227], DATA[54][211], DATA[54][195], DATA[54][179], DATA[54][131], DATA[54][115], DATA[54][99], DATA[54][83], DATA[54][51], DATA[54][35], DATA[54][19], DATA[54][3], DATA[54][312], DATA[54][296], DATA[54][280], DATA[54][264], DATA[54][232], DATA[54][216], DATA[54][200], DATA[54][184], DATA[54][136], DATA[54][120], DATA[54][104], DATA[54][88], DATA[54][56], DATA[54][40], DATA[54][24], DATA[54][8], DATA[54][311], DATA[54][295], DATA[54][279], DATA[54][263], DATA[54][231], DATA[54][215], DATA[54][199], DATA[54][183], DATA[54][135], DATA[54][119], DATA[54][103], DATA[54][87], DATA[54][55], DATA[54][39], DATA[54][23], DATA[54][7], DATA[54][313], DATA[54][297], DATA[54][281], DATA[54][265], DATA[54][233], DATA[54][217], DATA[54][201], DATA[54][185], DATA[54][137], DATA[54][121], DATA[54][105], DATA[54][89], DATA[54][57], DATA[54][41], DATA[54][25], DATA[54][9], DATA[54][310], DATA[54][294], DATA[54][278], DATA[54][262], DATA[54][230], DATA[54][214], DATA[54][198], DATA[54][182], DATA[54][134], DATA[54][118], DATA[54][102], DATA[54][86], DATA[54][54], DATA[54][38], DATA[54][22], DATA[54][6], DATA[54][314], DATA[54][298], DATA[54][282], DATA[54][266], DATA[54][234], DATA[54][218], DATA[54][202], DATA[54][186], DATA[54][138], DATA[54][122], DATA[54][106], DATA[54][90], DATA[54][58], DATA[54][42], DATA[54][26], DATA[54][10], DATA[54][309], DATA[54][293], DATA[54][277], DATA[54][261], DATA[54][229], DATA[54][213], DATA[54][197], DATA[54][181], DATA[54][133], DATA[54][117], DATA[54][101], DATA[54][85], DATA[54][53], DATA[54][37], DATA[54][21], DATA[54][5], DATA[54][315], DATA[54][299], DATA[54][283], DATA[54][267], DATA[54][235], DATA[54][219], DATA[54][203], DATA[54][187], DATA[54][139], DATA[54][123], DATA[54][107], DATA[54][91], DATA[54][59], DATA[54][43], DATA[54][27], DATA[54][11], DATA[54][308], DATA[54][292], DATA[54][276], DATA[54][260], DATA[54][228], DATA[54][212], DATA[54][196], DATA[54][180], DATA[54][132], DATA[54][116], DATA[54][100], DATA[54][84], DATA[54][52], DATA[54][36], DATA[54][20], DATA[54][4], DATA[53][319], DATA[53][303], DATA[53][287], DATA[53][271], DATA[53][239], DATA[53][223], DATA[53][207], DATA[53][191], DATA[53][143], DATA[53][127], DATA[53][111], DATA[53][95], DATA[53][63], DATA[53][47], DATA[53][31], DATA[53][15], DATA[53][304], DATA[53][288], DATA[53][272], DATA[53][256], DATA[53][224], DATA[53][208], DATA[53][192], DATA[53][176], DATA[53][128], DATA[53][112], DATA[53][96], DATA[53][80], DATA[53][48], DATA[53][32], DATA[53][16], DATA[53][0], DATA[53][318], DATA[53][302], DATA[53][286], DATA[53][270], DATA[53][238], DATA[53][222], DATA[53][206], DATA[53][190], DATA[53][142], DATA[53][126], DATA[53][110], DATA[53][94], DATA[53][62], DATA[53][46], DATA[53][30], DATA[53][14], DATA[53][305], DATA[53][289], DATA[53][273], DATA[53][257], DATA[53][225], DATA[53][209], DATA[53][193], DATA[53][177], DATA[53][129], DATA[53][113], DATA[53][97], DATA[53][81], DATA[53][49], DATA[53][33], DATA[53][17], DATA[53][1], DATA[53][317], DATA[53][301], DATA[53][285], DATA[53][269], DATA[53][237], DATA[53][221], DATA[53][205], DATA[53][189], DATA[53][141], DATA[53][125], DATA[53][109], DATA[53][93], DATA[53][61], DATA[53][45], DATA[53][29], DATA[53][13], DATA[53][306], DATA[53][290], DATA[53][274], DATA[53][258], DATA[53][226], DATA[53][210], DATA[53][194], DATA[53][178], DATA[53][130], DATA[53][114], DATA[53][98], DATA[53][82], DATA[53][50], DATA[53][34], DATA[53][18], DATA[53][2], DATA[53][316], DATA[53][300], DATA[53][284], DATA[53][268], DATA[53][236], DATA[53][220], DATA[53][204], DATA[53][188], DATA[53][140], DATA[53][124], DATA[53][108], DATA[53][92], DATA[53][60], DATA[53][44], DATA[53][28], DATA[53][12], DATA[53][307], DATA[53][291], DATA[53][275], DATA[53][259], DATA[53][227], DATA[53][211], DATA[53][195], DATA[53][179], DATA[53][131], DATA[53][115], DATA[53][99], DATA[53][83], DATA[53][51], DATA[53][35], DATA[53][19], DATA[53][3], DATA[53][312], DATA[53][296], DATA[53][280], DATA[53][264], DATA[53][232], DATA[53][216], DATA[53][200], DATA[53][184], DATA[53][136], DATA[53][120], DATA[53][104], DATA[53][88], DATA[53][56], DATA[53][40], DATA[53][24], DATA[53][8], DATA[53][311], DATA[53][295], DATA[53][279], DATA[53][263], DATA[53][231], DATA[53][215], DATA[53][199], DATA[53][183], DATA[53][135], DATA[53][119], DATA[53][103], DATA[53][87], DATA[53][55], DATA[53][39], DATA[53][23], DATA[53][7], DATA[53][313], DATA[53][297], DATA[53][281], DATA[53][265], DATA[53][233], DATA[53][217], DATA[53][201], DATA[53][185], DATA[53][137], DATA[53][121], DATA[53][105], DATA[53][89], DATA[53][57], DATA[53][41], DATA[53][25], DATA[53][9], DATA[53][310], DATA[53][294], DATA[53][278], DATA[53][262], DATA[53][230], DATA[53][214], DATA[53][198], DATA[53][182], DATA[53][134], DATA[53][118], DATA[53][102], DATA[53][86], DATA[53][54], DATA[53][38], DATA[53][22], DATA[53][6], DATA[53][314], DATA[53][298], DATA[53][282], DATA[53][266], DATA[53][234], DATA[53][218], DATA[53][202], DATA[53][186], DATA[53][138], DATA[53][122], DATA[53][106], DATA[53][90], DATA[53][58], DATA[53][42], DATA[53][26], DATA[53][10], DATA[53][309], DATA[53][293], DATA[53][277], DATA[53][261], DATA[53][229], DATA[53][213], DATA[53][197], DATA[53][181], DATA[53][133], DATA[53][117], DATA[53][101], DATA[53][85], DATA[53][53], DATA[53][37], DATA[53][21], DATA[53][5], DATA[53][315], DATA[53][299], DATA[53][283], DATA[53][267], DATA[53][235], DATA[53][219], DATA[53][203], DATA[53][187], DATA[53][139], DATA[53][123], DATA[53][107], DATA[53][91], DATA[53][59], DATA[53][43], DATA[53][27], DATA[53][11], DATA[53][308], DATA[53][292], DATA[53][276], DATA[53][260], DATA[53][228], DATA[53][212], DATA[53][196], DATA[53][180], DATA[53][132], DATA[53][116], DATA[53][100], DATA[53][84], DATA[53][52], DATA[53][36], DATA[53][20], DATA[53][4], DATA[52][319], DATA[52][303], DATA[52][287], DATA[52][271], DATA[52][239], DATA[52][223], DATA[52][207], DATA[52][191], DATA[52][143], DATA[52][127], DATA[52][111], DATA[52][95], DATA[52][63], DATA[52][47], DATA[52][31], DATA[52][15], DATA[52][304], DATA[52][288], DATA[52][272], DATA[52][256], DATA[52][224], DATA[52][208], DATA[52][192], DATA[52][176], DATA[52][128], DATA[52][112], DATA[52][96], DATA[52][80], DATA[52][48], DATA[52][32], DATA[52][16], DATA[52][0], DATA[52][318], DATA[52][302], DATA[52][286], DATA[52][270], DATA[52][238], DATA[52][222], DATA[52][206], DATA[52][190], DATA[52][142], DATA[52][126], DATA[52][110], DATA[52][94], DATA[52][62], DATA[52][46], DATA[52][30], DATA[52][14], DATA[52][305], DATA[52][289], DATA[52][273], DATA[52][257], DATA[52][225], DATA[52][209], DATA[52][193], DATA[52][177], DATA[52][129], DATA[52][113], DATA[52][97], DATA[52][81], DATA[52][49], DATA[52][33], DATA[52][17], DATA[52][1], DATA[52][317], DATA[52][301], DATA[52][285], DATA[52][269], DATA[52][237], DATA[52][221], DATA[52][205], DATA[52][189], DATA[52][141], DATA[52][125], DATA[52][109], DATA[52][93], DATA[52][61], DATA[52][45], DATA[52][29], DATA[52][13], DATA[52][306], DATA[52][290], DATA[52][274], DATA[52][258], DATA[52][226], DATA[52][210], DATA[52][194], DATA[52][178], DATA[52][130], DATA[52][114], DATA[52][98], DATA[52][82], DATA[52][50], DATA[52][34], DATA[52][18], DATA[52][2], DATA[52][316], DATA[52][300], DATA[52][284], DATA[52][268], DATA[52][236], DATA[52][220], DATA[52][204], DATA[52][188], DATA[52][140], DATA[52][124], DATA[52][108], DATA[52][92], DATA[52][60], DATA[52][44], DATA[52][28], DATA[52][12], DATA[52][307], DATA[52][291], DATA[52][275], DATA[52][259], DATA[52][227], DATA[52][211], DATA[52][195], DATA[52][179], DATA[52][131], DATA[52][115], DATA[52][99], DATA[52][83], DATA[52][51], DATA[52][35], DATA[52][19], DATA[52][3], DATA[52][312], DATA[52][296], DATA[52][280], DATA[52][264], DATA[52][232], DATA[52][216], DATA[52][200], DATA[52][184], DATA[52][136], DATA[52][120], DATA[52][104], DATA[52][88], DATA[52][56], DATA[52][40], DATA[52][24], DATA[52][8], DATA[52][311], DATA[52][295], DATA[52][279], DATA[52][263], DATA[52][231], DATA[52][215], DATA[52][199], DATA[52][183], DATA[52][135], DATA[52][119], DATA[52][103], DATA[52][87], DATA[52][55], DATA[52][39], DATA[52][23], DATA[52][7], DATA[52][313], DATA[52][297], DATA[52][281], DATA[52][265], DATA[52][233], DATA[52][217], DATA[52][201], DATA[52][185], DATA[52][137], DATA[52][121], DATA[52][105], DATA[52][89], DATA[52][57], DATA[52][41], DATA[52][25], DATA[52][9], DATA[52][310], DATA[52][294], DATA[52][278], DATA[52][262], DATA[52][230], DATA[52][214], DATA[52][198], DATA[52][182], DATA[52][134], DATA[52][118], DATA[52][102], DATA[52][86], DATA[52][54], DATA[52][38], DATA[52][22], DATA[52][6], DATA[52][314], DATA[52][298], DATA[52][282], DATA[52][266], DATA[52][234], DATA[52][218], DATA[52][202], DATA[52][186], DATA[52][138], DATA[52][122], DATA[52][106], DATA[52][90], DATA[52][58], DATA[52][42], DATA[52][26], DATA[52][10], DATA[52][309], DATA[52][293], DATA[52][277], DATA[52][261], DATA[52][229], DATA[52][213], DATA[52][197], DATA[52][181], DATA[52][133], DATA[52][117], DATA[52][101], DATA[52][85], DATA[52][53], DATA[52][37], DATA[52][21], DATA[52][5], DATA[52][315], DATA[52][299], DATA[52][283], DATA[52][267], DATA[52][235], DATA[52][219], DATA[52][203], DATA[52][187], DATA[52][139], DATA[52][123], DATA[52][107], DATA[52][91], DATA[52][59], DATA[52][43], DATA[52][27], DATA[52][11], DATA[52][308], DATA[52][292], DATA[52][276], DATA[52][260], DATA[52][228], DATA[52][212], DATA[52][196], DATA[52][180], DATA[52][132], DATA[52][116], DATA[52][100], DATA[52][84], DATA[52][52], DATA[52][36], DATA[52][20], DATA[52][4], DATA[51][319], DATA[51][303], DATA[51][287], DATA[51][271], DATA[51][239], DATA[51][223], DATA[51][207], DATA[51][191], DATA[51][143], DATA[51][127], DATA[51][111], DATA[51][95], DATA[51][63], DATA[51][47], DATA[51][31], DATA[51][15], DATA[51][304], DATA[51][288], DATA[51][272], DATA[51][256], DATA[51][224], DATA[51][208], DATA[51][192], DATA[51][176], DATA[51][128], DATA[51][112], DATA[51][96], DATA[51][80], DATA[51][48], DATA[51][32], DATA[51][16], DATA[51][0], DATA[51][318], DATA[51][302], DATA[51][286], DATA[51][270], DATA[51][238], DATA[51][222], DATA[51][206], DATA[51][190], DATA[51][142], DATA[51][126], DATA[51][110], DATA[51][94], DATA[51][62], DATA[51][46], DATA[51][30], DATA[51][14], DATA[51][305], DATA[51][289], DATA[51][273], DATA[51][257], DATA[51][225], DATA[51][209], DATA[51][193], DATA[51][177], DATA[51][129], DATA[51][113], DATA[51][97], DATA[51][81], DATA[51][49], DATA[51][33], DATA[51][17], DATA[51][1], DATA[51][317], DATA[51][301], DATA[51][285], DATA[51][269], DATA[51][237], DATA[51][221], DATA[51][205], DATA[51][189], DATA[51][141], DATA[51][125], DATA[51][109], DATA[51][93], DATA[51][61], DATA[51][45], DATA[51][29], DATA[51][13], DATA[51][306], DATA[51][290], DATA[51][274], DATA[51][258], DATA[51][226], DATA[51][210], DATA[51][194], DATA[51][178], DATA[51][130], DATA[51][114], DATA[51][98], DATA[51][82], DATA[51][50], DATA[51][34], DATA[51][18], DATA[51][2], DATA[51][316], DATA[51][300], DATA[51][284], DATA[51][268], DATA[51][236], DATA[51][220], DATA[51][204], DATA[51][188], DATA[51][140], DATA[51][124], DATA[51][108], DATA[51][92], DATA[51][60], DATA[51][44], DATA[51][28], DATA[51][12], DATA[51][307], DATA[51][291], DATA[51][275], DATA[51][259], DATA[51][227], DATA[51][211], DATA[51][195], DATA[51][179], DATA[51][131], DATA[51][115], DATA[51][99], DATA[51][83], DATA[51][51], DATA[51][35], DATA[51][19], DATA[51][3], DATA[51][312], DATA[51][296], DATA[51][280], DATA[51][264], DATA[51][232], DATA[51][216], DATA[51][200], DATA[51][184], DATA[51][136], DATA[51][120], DATA[51][104], DATA[51][88], DATA[51][56], DATA[51][40], DATA[51][24], DATA[51][8], DATA[51][311], DATA[51][295], DATA[51][279], DATA[51][263], DATA[51][231], DATA[51][215], DATA[51][199], DATA[51][183], DATA[51][135], DATA[51][119], DATA[51][103], DATA[51][87], DATA[51][55], DATA[51][39], DATA[51][23], DATA[51][7], DATA[51][313], DATA[51][297], DATA[51][281], DATA[51][265], DATA[51][233], DATA[51][217], DATA[51][201], DATA[51][185], DATA[51][137], DATA[51][121], DATA[51][105], DATA[51][89], DATA[51][57], DATA[51][41], DATA[51][25], DATA[51][9], DATA[51][310], DATA[51][294], DATA[51][278], DATA[51][262], DATA[51][230], DATA[51][214], DATA[51][198], DATA[51][182], DATA[51][134], DATA[51][118], DATA[51][102], DATA[51][86], DATA[51][54], DATA[51][38], DATA[51][22], DATA[51][6], DATA[51][314], DATA[51][298], DATA[51][282], DATA[51][266], DATA[51][234], DATA[51][218], DATA[51][202], DATA[51][186], DATA[51][138], DATA[51][122], DATA[51][106], DATA[51][90], DATA[51][58], DATA[51][42], DATA[51][26], DATA[51][10], DATA[51][309], DATA[51][293], DATA[51][277], DATA[51][261], DATA[51][229], DATA[51][213], DATA[51][197], DATA[51][181], DATA[51][133], DATA[51][117], DATA[51][101], DATA[51][85], DATA[51][53], DATA[51][37], DATA[51][21], DATA[51][5], DATA[51][315], DATA[51][299], DATA[51][283], DATA[51][267], DATA[51][235], DATA[51][219], DATA[51][203], DATA[51][187], DATA[51][139], DATA[51][123], DATA[51][107], DATA[51][91], DATA[51][59], DATA[51][43], DATA[51][27], DATA[51][11], DATA[51][308], DATA[51][292], DATA[51][276], DATA[51][260], DATA[51][228], DATA[51][212], DATA[51][196], DATA[51][180], DATA[51][132], DATA[51][116], DATA[51][100], DATA[51][84], DATA[51][52], DATA[51][36], DATA[51][20], DATA[51][4], DATA[50][319], DATA[50][303], DATA[50][287], DATA[50][271], DATA[50][239], DATA[50][223], DATA[50][207], DATA[50][191], DATA[50][143], DATA[50][127], DATA[50][111], DATA[50][95], DATA[50][63], DATA[50][47], DATA[50][31], DATA[50][15], DATA[50][304], DATA[50][288], DATA[50][272], DATA[50][256], DATA[50][224], DATA[50][208], DATA[50][192], DATA[50][176], DATA[50][128], DATA[50][112], DATA[50][96], DATA[50][80], DATA[50][48], DATA[50][32], DATA[50][16], DATA[50][0], DATA[50][318], DATA[50][302], DATA[50][286], DATA[50][270], DATA[50][238], DATA[50][222], DATA[50][206], DATA[50][190], DATA[50][142], DATA[50][126], DATA[50][110], DATA[50][94], DATA[50][62], DATA[50][46], DATA[50][30], DATA[50][14], DATA[50][305], DATA[50][289], DATA[50][273], DATA[50][257], DATA[50][225], DATA[50][209], DATA[50][193], DATA[50][177], DATA[50][129], DATA[50][113], DATA[50][97], DATA[50][81], DATA[50][49], DATA[50][33], DATA[50][17], DATA[50][1], DATA[50][317], DATA[50][301], DATA[50][285], DATA[50][269], DATA[50][237], DATA[50][221], DATA[50][205], DATA[50][189], DATA[50][141], DATA[50][125], DATA[50][109], DATA[50][93], DATA[50][61], DATA[50][45], DATA[50][29], DATA[50][13], DATA[50][306], DATA[50][290], DATA[50][274], DATA[50][258], DATA[50][226], DATA[50][210], DATA[50][194], DATA[50][178], DATA[50][130], DATA[50][114], DATA[50][98], DATA[50][82], DATA[50][50], DATA[50][34], DATA[50][18], DATA[50][2], DATA[50][316], DATA[50][300], DATA[50][284], DATA[50][268], DATA[50][236], DATA[50][220], DATA[50][204], DATA[50][188], DATA[50][140], DATA[50][124], DATA[50][108], DATA[50][92], DATA[50][60], DATA[50][44], DATA[50][28], DATA[50][12], DATA[50][307], DATA[50][291], DATA[50][275], DATA[50][259], DATA[50][227], DATA[50][211], DATA[50][195], DATA[50][179], DATA[50][131], DATA[50][115], DATA[50][99], DATA[50][83], DATA[50][51], DATA[50][35], DATA[50][19], DATA[50][3], DATA[50][312], DATA[50][296], DATA[50][280], DATA[50][264], DATA[50][232], DATA[50][216], DATA[50][200], DATA[50][184], DATA[50][136], DATA[50][120], DATA[50][104], DATA[50][88], DATA[50][56], DATA[50][40], DATA[50][24], DATA[50][8], DATA[50][311], DATA[50][295], DATA[50][279], DATA[50][263], DATA[50][231], DATA[50][215], DATA[50][199], DATA[50][183], DATA[50][135], DATA[50][119], DATA[50][103], DATA[50][87], DATA[50][55], DATA[50][39], DATA[50][23], DATA[50][7], DATA[50][313], DATA[50][297], DATA[50][281], DATA[50][265], DATA[50][233], DATA[50][217], DATA[50][201], DATA[50][185], DATA[50][137], DATA[50][121], DATA[50][105], DATA[50][89], DATA[50][57], DATA[50][41], DATA[50][25], DATA[50][9], DATA[50][310], DATA[50][294], DATA[50][278], DATA[50][262], DATA[50][230], DATA[50][214], DATA[50][198], DATA[50][182], DATA[50][134], DATA[50][118], DATA[50][102], DATA[50][86], DATA[50][54], DATA[50][38], DATA[50][22], DATA[50][6], DATA[50][314], DATA[50][298], DATA[50][282], DATA[50][266], DATA[50][234], DATA[50][218], DATA[50][202], DATA[50][186], DATA[50][138], DATA[50][122], DATA[50][106], DATA[50][90], DATA[50][58], DATA[50][42], DATA[50][26], DATA[50][10], DATA[50][309], DATA[50][293], DATA[50][277], DATA[50][261], DATA[50][229], DATA[50][213], DATA[50][197], DATA[50][181], DATA[50][133], DATA[50][117], DATA[50][101], DATA[50][85], DATA[50][53], DATA[50][37], DATA[50][21], DATA[50][5], DATA[50][315], DATA[50][299], DATA[50][283], DATA[50][267], DATA[50][235], DATA[50][219], DATA[50][203], DATA[50][187], DATA[50][139], DATA[50][123], DATA[50][107], DATA[50][91], DATA[50][59], DATA[50][43], DATA[50][27], DATA[50][11], DATA[50][308], DATA[50][292], DATA[50][276], DATA[50][260], DATA[50][228], DATA[50][212], DATA[50][196], DATA[50][180], DATA[50][132], DATA[50][116], DATA[50][100], DATA[50][84], DATA[50][52], DATA[50][36], DATA[50][20], DATA[50][4], DATA[49][319], DATA[49][303], DATA[49][287], DATA[49][271], DATA[49][239], DATA[49][223], DATA[49][207], DATA[49][191], DATA[49][143], DATA[49][127], DATA[49][111], DATA[49][95], DATA[49][63], DATA[49][47], DATA[49][31], DATA[49][15], DATA[49][304], DATA[49][288], DATA[49][272], DATA[49][256], DATA[49][224], DATA[49][208], DATA[49][192], DATA[49][176], DATA[49][128], DATA[49][112], DATA[49][96], DATA[49][80], DATA[49][48], DATA[49][32], DATA[49][16], DATA[49][0], DATA[49][318], DATA[49][302], DATA[49][286], DATA[49][270], DATA[49][238], DATA[49][222], DATA[49][206], DATA[49][190], DATA[49][142], DATA[49][126], DATA[49][110], DATA[49][94], DATA[49][62], DATA[49][46], DATA[49][30], DATA[49][14], DATA[49][305], DATA[49][289], DATA[49][273], DATA[49][257], DATA[49][225], DATA[49][209], DATA[49][193], DATA[49][177], DATA[49][129], DATA[49][113], DATA[49][97], DATA[49][81], DATA[49][49], DATA[49][33], DATA[49][17], DATA[49][1], DATA[49][317], DATA[49][301], DATA[49][285], DATA[49][269], DATA[49][237], DATA[49][221], DATA[49][205], DATA[49][189], DATA[49][141], DATA[49][125], DATA[49][109], DATA[49][93], DATA[49][61], DATA[49][45], DATA[49][29], DATA[49][13], DATA[49][306], DATA[49][290], DATA[49][274], DATA[49][258], DATA[49][226], DATA[49][210], DATA[49][194], DATA[49][178], DATA[49][130], DATA[49][114], DATA[49][98], DATA[49][82], DATA[49][50], DATA[49][34], DATA[49][18], DATA[49][2], DATA[49][316], DATA[49][300], DATA[49][284], DATA[49][268], DATA[49][236], DATA[49][220], DATA[49][204], DATA[49][188], DATA[49][140], DATA[49][124], DATA[49][108], DATA[49][92], DATA[49][60], DATA[49][44], DATA[49][28], DATA[49][12], DATA[49][307], DATA[49][291], DATA[49][275], DATA[49][259], DATA[49][227], DATA[49][211], DATA[49][195], DATA[49][179], DATA[49][131], DATA[49][115], DATA[49][99], DATA[49][83], DATA[49][51], DATA[49][35], DATA[49][19], DATA[49][3], DATA[49][312], DATA[49][296], DATA[49][280], DATA[49][264], DATA[49][232], DATA[49][216], DATA[49][200], DATA[49][184], DATA[49][136], DATA[49][120], DATA[49][104], DATA[49][88], DATA[49][56], DATA[49][40], DATA[49][24], DATA[49][8], DATA[49][311], DATA[49][295], DATA[49][279], DATA[49][263], DATA[49][231], DATA[49][215], DATA[49][199], DATA[49][183], DATA[49][135], DATA[49][119], DATA[49][103], DATA[49][87], DATA[49][55], DATA[49][39], DATA[49][23], DATA[49][7], DATA[49][313], DATA[49][297], DATA[49][281], DATA[49][265], DATA[49][233], DATA[49][217], DATA[49][201], DATA[49][185], DATA[49][137], DATA[49][121], DATA[49][105], DATA[49][89], DATA[49][57], DATA[49][41], DATA[49][25], DATA[49][9], DATA[49][310], DATA[49][294], DATA[49][278], DATA[49][262], DATA[49][230], DATA[49][214], DATA[49][198], DATA[49][182], DATA[49][134], DATA[49][118], DATA[49][102], DATA[49][86], DATA[49][54], DATA[49][38], DATA[49][22], DATA[49][6], DATA[49][314], DATA[49][298], DATA[49][282], DATA[49][266], DATA[49][234], DATA[49][218], DATA[49][202], DATA[49][186], DATA[49][138], DATA[49][122], DATA[49][106], DATA[49][90], DATA[49][58], DATA[49][42], DATA[49][26], DATA[49][10], DATA[49][309], DATA[49][293], DATA[49][277], DATA[49][261], DATA[49][229], DATA[49][213], DATA[49][197], DATA[49][181], DATA[49][133], DATA[49][117], DATA[49][101], DATA[49][85], DATA[49][53], DATA[49][37], DATA[49][21], DATA[49][5], DATA[49][315], DATA[49][299], DATA[49][283], DATA[49][267], DATA[49][235], DATA[49][219], DATA[49][203], DATA[49][187], DATA[49][139], DATA[49][123], DATA[49][107], DATA[49][91], DATA[49][59], DATA[49][43], DATA[49][27], DATA[49][11], DATA[49][308], DATA[49][292], DATA[49][276], DATA[49][260], DATA[49][228], DATA[49][212], DATA[49][196], DATA[49][180], DATA[49][132], DATA[49][116], DATA[49][100], DATA[49][84], DATA[49][52], DATA[49][36], DATA[49][20], DATA[49][4], DATA[48][319], DATA[48][303], DATA[48][287], DATA[48][271], DATA[48][239], DATA[48][223], DATA[48][207], DATA[48][191], DATA[48][143], DATA[48][127], DATA[48][111], DATA[48][95], DATA[48][63], DATA[48][47], DATA[48][31], DATA[48][15], DATA[48][304], DATA[48][288], DATA[48][272], DATA[48][256], DATA[48][224], DATA[48][208], DATA[48][192], DATA[48][176], DATA[48][128], DATA[48][112], DATA[48][96], DATA[48][80], DATA[48][48], DATA[48][32], DATA[48][16], DATA[48][0], DATA[48][318], DATA[48][302], DATA[48][286], DATA[48][270], DATA[48][238], DATA[48][222], DATA[48][206], DATA[48][190], DATA[48][142], DATA[48][126], DATA[48][110], DATA[48][94], DATA[48][62], DATA[48][46], DATA[48][30], DATA[48][14], DATA[48][305], DATA[48][289], DATA[48][273], DATA[48][257], DATA[48][225], DATA[48][209], DATA[48][193], DATA[48][177], DATA[48][129], DATA[48][113], DATA[48][97], DATA[48][81], DATA[48][49], DATA[48][33], DATA[48][17], DATA[48][1], DATA[48][317], DATA[48][301], DATA[48][285], DATA[48][269], DATA[48][237], DATA[48][221], DATA[48][205], DATA[48][189], DATA[48][141], DATA[48][125], DATA[48][109], DATA[48][93], DATA[48][61], DATA[48][45], DATA[48][29], DATA[48][13], DATA[48][306], DATA[48][290], DATA[48][274], DATA[48][258], DATA[48][226], DATA[48][210], DATA[48][194], DATA[48][178], DATA[48][130], DATA[48][114], DATA[48][98], DATA[48][82], DATA[48][50], DATA[48][34], DATA[48][18], DATA[48][2], DATA[48][316], DATA[48][300], DATA[48][284], DATA[48][268], DATA[48][236], DATA[48][220], DATA[48][204], DATA[48][188], DATA[48][140], DATA[48][124], DATA[48][108], DATA[48][92], DATA[48][60], DATA[48][44], DATA[48][28], DATA[48][12], DATA[48][307], DATA[48][291], DATA[48][275], DATA[48][259], DATA[48][227], DATA[48][211], DATA[48][195], DATA[48][179], DATA[48][131], DATA[48][115], DATA[48][99], DATA[48][83], DATA[48][51], DATA[48][35], DATA[48][19], DATA[48][3], DATA[48][312], DATA[48][296], DATA[48][280], DATA[48][264], DATA[48][232], DATA[48][216], DATA[48][200], DATA[48][184], DATA[48][136], DATA[48][120], DATA[48][104], DATA[48][88], DATA[48][56], DATA[48][40], DATA[48][24], DATA[48][8], DATA[48][311], DATA[48][295], DATA[48][279], DATA[48][263], DATA[48][231], DATA[48][215], DATA[48][199], DATA[48][183], DATA[48][135], DATA[48][119], DATA[48][103], DATA[48][87], DATA[48][55], DATA[48][39], DATA[48][23], DATA[48][7], DATA[48][313], DATA[48][297], DATA[48][281], DATA[48][265], DATA[48][233], DATA[48][217], DATA[48][201], DATA[48][185], DATA[48][137], DATA[48][121], DATA[48][105], DATA[48][89], DATA[48][57], DATA[48][41], DATA[48][25], DATA[48][9], DATA[48][310], DATA[48][294], DATA[48][278], DATA[48][262], DATA[48][230], DATA[48][214], DATA[48][198], DATA[48][182], DATA[48][134], DATA[48][118], DATA[48][102], DATA[48][86], DATA[48][54], DATA[48][38], DATA[48][22], DATA[48][6], DATA[48][314], DATA[48][298], DATA[48][282], DATA[48][266], DATA[48][234], DATA[48][218], DATA[48][202], DATA[48][186], DATA[48][138], DATA[48][122], DATA[48][106], DATA[48][90], DATA[48][58], DATA[48][42], DATA[48][26], DATA[48][10], DATA[48][309], DATA[48][293], DATA[48][277], DATA[48][261], DATA[48][229], DATA[48][213], DATA[48][197], DATA[48][181], DATA[48][133], DATA[48][117], DATA[48][101], DATA[48][85], DATA[48][53], DATA[48][37], DATA[48][21], DATA[48][5], DATA[48][315], DATA[48][299], DATA[48][283], DATA[48][267], DATA[48][235], DATA[48][219], DATA[48][203], DATA[48][187], DATA[48][139], DATA[48][123], DATA[48][107], DATA[48][91], DATA[48][59], DATA[48][43], DATA[48][27], DATA[48][11], DATA[48][308], DATA[48][292], DATA[48][276], DATA[48][260], DATA[48][228], DATA[48][212], DATA[48][196], DATA[48][180], DATA[48][132], DATA[48][116], DATA[48][100], DATA[48][84], DATA[48][52], DATA[48][36], DATA[48][20], DATA[48][4], DATA[47][319], DATA[47][303], DATA[47][287], DATA[47][271], DATA[47][239], DATA[47][223], DATA[47][207], DATA[47][191], DATA[47][143], DATA[47][127], DATA[47][111], DATA[47][95], DATA[47][63], DATA[47][47], DATA[47][31], DATA[47][15], DATA[47][304], DATA[47][288], DATA[47][272], DATA[47][256], DATA[47][224], DATA[47][208], DATA[47][192], DATA[47][176], DATA[47][128], DATA[47][112], DATA[47][96], DATA[47][80], DATA[47][48], DATA[47][32], DATA[47][16], DATA[47][0], DATA[47][318], DATA[47][302], DATA[47][286], DATA[47][270], DATA[47][238], DATA[47][222], DATA[47][206], DATA[47][190], DATA[47][142], DATA[47][126], DATA[47][110], DATA[47][94], DATA[47][62], DATA[47][46], DATA[47][30], DATA[47][14], DATA[47][305], DATA[47][289], DATA[47][273], DATA[47][257], DATA[47][225], DATA[47][209], DATA[47][193], DATA[47][177], DATA[47][129], DATA[47][113], DATA[47][97], DATA[47][81], DATA[47][49], DATA[47][33], DATA[47][17], DATA[47][1], DATA[47][317], DATA[47][301], DATA[47][285], DATA[47][269], DATA[47][237], DATA[47][221], DATA[47][205], DATA[47][189], DATA[47][141], DATA[47][125], DATA[47][109], DATA[47][93], DATA[47][61], DATA[47][45], DATA[47][29], DATA[47][13], DATA[47][306], DATA[47][290], DATA[47][274], DATA[47][258], DATA[47][226], DATA[47][210], DATA[47][194], DATA[47][178], DATA[47][130], DATA[47][114], DATA[47][98], DATA[47][82], DATA[47][50], DATA[47][34], DATA[47][18], DATA[47][2], DATA[47][316], DATA[47][300], DATA[47][284], DATA[47][268], DATA[47][236], DATA[47][220], DATA[47][204], DATA[47][188], DATA[47][140], DATA[47][124], DATA[47][108], DATA[47][92], DATA[47][60], DATA[47][44], DATA[47][28], DATA[47][12], DATA[47][307], DATA[47][291], DATA[47][275], DATA[47][259], DATA[47][227], DATA[47][211], DATA[47][195], DATA[47][179], DATA[47][131], DATA[47][115], DATA[47][99], DATA[47][83], DATA[47][51], DATA[47][35], DATA[47][19], DATA[47][3], DATA[47][312], DATA[47][296], DATA[47][280], DATA[47][264], DATA[47][232], DATA[47][216], DATA[47][200], DATA[47][184], DATA[47][136], DATA[47][120], DATA[47][104], DATA[47][88], DATA[47][56], DATA[47][40], DATA[47][24], DATA[47][8], DATA[47][311], DATA[47][295], DATA[47][279], DATA[47][263], DATA[47][231], DATA[47][215], DATA[47][199], DATA[47][183], DATA[47][135], DATA[47][119], DATA[47][103], DATA[47][87], DATA[47][55], DATA[47][39], DATA[47][23], DATA[47][7], DATA[47][313], DATA[47][297], DATA[47][281], DATA[47][265], DATA[47][233], DATA[47][217], DATA[47][201], DATA[47][185], DATA[47][137], DATA[47][121], DATA[47][105], DATA[47][89], DATA[47][57], DATA[47][41], DATA[47][25], DATA[47][9], DATA[47][310], DATA[47][294], DATA[47][278], DATA[47][262], DATA[47][230], DATA[47][214], DATA[47][198], DATA[47][182], DATA[47][134], DATA[47][118], DATA[47][102], DATA[47][86], DATA[47][54], DATA[47][38], DATA[47][22], DATA[47][6], DATA[47][314], DATA[47][298], DATA[47][282], DATA[47][266], DATA[47][234], DATA[47][218], DATA[47][202], DATA[47][186], DATA[47][138], DATA[47][122], DATA[47][106], DATA[47][90], DATA[47][58], DATA[47][42], DATA[47][26], DATA[47][10], DATA[47][309], DATA[47][293], DATA[47][277], DATA[47][261], DATA[47][229], DATA[47][213], DATA[47][197], DATA[47][181], DATA[47][133], DATA[47][117], DATA[47][101], DATA[47][85], DATA[47][53], DATA[47][37], DATA[47][21], DATA[47][5], DATA[47][315], DATA[47][299], DATA[47][283], DATA[47][267], DATA[47][235], DATA[47][219], DATA[47][203], DATA[47][187], DATA[47][139], DATA[47][123], DATA[47][107], DATA[47][91], DATA[47][59], DATA[47][43], DATA[47][27], DATA[47][11], DATA[47][308], DATA[47][292], DATA[47][276], DATA[47][260], DATA[47][228], DATA[47][212], DATA[47][196], DATA[47][180], DATA[47][132], DATA[47][116], DATA[47][100], DATA[47][84], DATA[47][52], DATA[47][36], DATA[47][20], DATA[47][4], DATA[46][319], DATA[46][303], DATA[46][287], DATA[46][271], DATA[46][239], DATA[46][223], DATA[46][207], DATA[46][191], DATA[46][143], DATA[46][127], DATA[46][111], DATA[46][95], DATA[46][63], DATA[46][47], DATA[46][31], DATA[46][15], DATA[46][304], DATA[46][288], DATA[46][272], DATA[46][256], DATA[46][224], DATA[46][208], DATA[46][192], DATA[46][176], DATA[46][128], DATA[46][112], DATA[46][96], DATA[46][80], DATA[46][48], DATA[46][32], DATA[46][16], DATA[46][0], DATA[46][318], DATA[46][302], DATA[46][286], DATA[46][270], DATA[46][238], DATA[46][222], DATA[46][206], DATA[46][190], DATA[46][142], DATA[46][126], DATA[46][110], DATA[46][94], DATA[46][62], DATA[46][46], DATA[46][30], DATA[46][14], DATA[46][305], DATA[46][289], DATA[46][273], DATA[46][257], DATA[46][225], DATA[46][209], DATA[46][193], DATA[46][177], DATA[46][129], DATA[46][113], DATA[46][97], DATA[46][81], DATA[46][49], DATA[46][33], DATA[46][17], DATA[46][1], DATA[46][317], DATA[46][301], DATA[46][285], DATA[46][269], DATA[46][237], DATA[46][221], DATA[46][205], DATA[46][189], DATA[46][141], DATA[46][125], DATA[46][109], DATA[46][93], DATA[46][61], DATA[46][45], DATA[46][29], DATA[46][13], DATA[46][306], DATA[46][290], DATA[46][274], DATA[46][258], DATA[46][226], DATA[46][210], DATA[46][194], DATA[46][178], DATA[46][130], DATA[46][114], DATA[46][98], DATA[46][82], DATA[46][50], DATA[46][34], DATA[46][18], DATA[46][2], DATA[46][316], DATA[46][300], DATA[46][284], DATA[46][268], DATA[46][236], DATA[46][220], DATA[46][204], DATA[46][188], DATA[46][140], DATA[46][124], DATA[46][108], DATA[46][92], DATA[46][60], DATA[46][44], DATA[46][28], DATA[46][12], DATA[46][307], DATA[46][291], DATA[46][275], DATA[46][259], DATA[46][227], DATA[46][211], DATA[46][195], DATA[46][179], DATA[46][131], DATA[46][115], DATA[46][99], DATA[46][83], DATA[46][51], DATA[46][35], DATA[46][19], DATA[46][3], DATA[46][312], DATA[46][296], DATA[46][280], DATA[46][264], DATA[46][232], DATA[46][216], DATA[46][200], DATA[46][184], DATA[46][136], DATA[46][120], DATA[46][104], DATA[46][88], DATA[46][56], DATA[46][40], DATA[46][24], DATA[46][8], DATA[46][311], DATA[46][295], DATA[46][279], DATA[46][263], DATA[46][231], DATA[46][215], DATA[46][199], DATA[46][183], DATA[46][135], DATA[46][119], DATA[46][103], DATA[46][87], DATA[46][55], DATA[46][39], DATA[46][23], DATA[46][7], DATA[46][313], DATA[46][297], DATA[46][281], DATA[46][265], DATA[46][233], DATA[46][217], DATA[46][201], DATA[46][185], DATA[46][137], DATA[46][121], DATA[46][105], DATA[46][89], DATA[46][57], DATA[46][41], DATA[46][25], DATA[46][9], DATA[46][310], DATA[46][294], DATA[46][278], DATA[46][262], DATA[46][230], DATA[46][214], DATA[46][198], DATA[46][182], DATA[46][134], DATA[46][118], DATA[46][102], DATA[46][86], DATA[46][54], DATA[46][38], DATA[46][22], DATA[46][6], DATA[46][314], DATA[46][298], DATA[46][282], DATA[46][266], DATA[46][234], DATA[46][218], DATA[46][202], DATA[46][186], DATA[46][138], DATA[46][122], DATA[46][106], DATA[46][90], DATA[46][58], DATA[46][42], DATA[46][26], DATA[46][10], DATA[46][309], DATA[46][293], DATA[46][277], DATA[46][261], DATA[46][229], DATA[46][213], DATA[46][197], DATA[46][181], DATA[46][133], DATA[46][117], DATA[46][101], DATA[46][85], DATA[46][53], DATA[46][37], DATA[46][21], DATA[46][5], DATA[46][315], DATA[46][299], DATA[46][283], DATA[46][267], DATA[46][235], DATA[46][219], DATA[46][203], DATA[46][187], DATA[46][139], DATA[46][123], DATA[46][107], DATA[46][91], DATA[46][59], DATA[46][43], DATA[46][27], DATA[46][11], DATA[46][308], DATA[46][292], DATA[46][276], DATA[46][260], DATA[46][228], DATA[46][212], DATA[46][196], DATA[46][180], DATA[46][132], DATA[46][116], DATA[46][100], DATA[46][84], DATA[46][52], DATA[46][36], DATA[46][20], DATA[46][4], DATA[45][319], DATA[45][303], DATA[45][287], DATA[45][271], DATA[45][239], DATA[45][223], DATA[45][207], DATA[45][191], DATA[45][143], DATA[45][127], DATA[45][111], DATA[45][95], DATA[45][63], DATA[45][47], DATA[45][31], DATA[45][15], DATA[45][304], DATA[45][288], DATA[45][272], DATA[45][256], DATA[45][224], DATA[45][208], DATA[45][192], DATA[45][176], DATA[45][128], DATA[45][112], DATA[45][96], DATA[45][80], DATA[45][48], DATA[45][32], DATA[45][16], DATA[45][0], DATA[45][318], DATA[45][302], DATA[45][286], DATA[45][270], DATA[45][238], DATA[45][222], DATA[45][206], DATA[45][190], DATA[45][142], DATA[45][126], DATA[45][110], DATA[45][94], DATA[45][62], DATA[45][46], DATA[45][30], DATA[45][14], DATA[45][305], DATA[45][289], DATA[45][273], DATA[45][257], DATA[45][225], DATA[45][209], DATA[45][193], DATA[45][177], DATA[45][129], DATA[45][113], DATA[45][97], DATA[45][81], DATA[45][49], DATA[45][33], DATA[45][17], DATA[45][1], DATA[45][317], DATA[45][301], DATA[45][285], DATA[45][269], DATA[45][237], DATA[45][221], DATA[45][205], DATA[45][189], DATA[45][141], DATA[45][125], DATA[45][109], DATA[45][93], DATA[45][61], DATA[45][45], DATA[45][29], DATA[45][13], DATA[45][306], DATA[45][290], DATA[45][274], DATA[45][258], DATA[45][226], DATA[45][210], DATA[45][194], DATA[45][178], DATA[45][130], DATA[45][114], DATA[45][98], DATA[45][82], DATA[45][50], DATA[45][34], DATA[45][18], DATA[45][2], DATA[45][316], DATA[45][300], DATA[45][284], DATA[45][268], DATA[45][236], DATA[45][220], DATA[45][204], DATA[45][188], DATA[45][140], DATA[45][124], DATA[45][108], DATA[45][92], DATA[45][60], DATA[45][44], DATA[45][28], DATA[45][12], DATA[45][307], DATA[45][291], DATA[45][275], DATA[45][259], DATA[45][227], DATA[45][211], DATA[45][195], DATA[45][179], DATA[45][131], DATA[45][115], DATA[45][99], DATA[45][83], DATA[45][51], DATA[45][35], DATA[45][19], DATA[45][3], DATA[45][312], DATA[45][296], DATA[45][280], DATA[45][264], DATA[45][232], DATA[45][216], DATA[45][200], DATA[45][184], DATA[45][136], DATA[45][120], DATA[45][104], DATA[45][88], DATA[45][56], DATA[45][40], DATA[45][24], DATA[45][8], DATA[45][311], DATA[45][295], DATA[45][279], DATA[45][263], DATA[45][231], DATA[45][215], DATA[45][199], DATA[45][183], DATA[45][135], DATA[45][119], DATA[45][103], DATA[45][87], DATA[45][55], DATA[45][39], DATA[45][23], DATA[45][7], DATA[45][313], DATA[45][297], DATA[45][281], DATA[45][265], DATA[45][233], DATA[45][217], DATA[45][201], DATA[45][185], DATA[45][137], DATA[45][121], DATA[45][105], DATA[45][89], DATA[45][57], DATA[45][41], DATA[45][25], DATA[45][9], DATA[45][310], DATA[45][294], DATA[45][278], DATA[45][262], DATA[45][230], DATA[45][214], DATA[45][198], DATA[45][182], DATA[45][134], DATA[45][118], DATA[45][102], DATA[45][86], DATA[45][54], DATA[45][38], DATA[45][22], DATA[45][6], DATA[45][314], DATA[45][298], DATA[45][282], DATA[45][266], DATA[45][234], DATA[45][218], DATA[45][202], DATA[45][186], DATA[45][138], DATA[45][122], DATA[45][106], DATA[45][90], DATA[45][58], DATA[45][42], DATA[45][26], DATA[45][10], DATA[45][309], DATA[45][293], DATA[45][277], DATA[45][261], DATA[45][229], DATA[45][213], DATA[45][197], DATA[45][181], DATA[45][133], DATA[45][117], DATA[45][101], DATA[45][85], DATA[45][53], DATA[45][37], DATA[45][21], DATA[45][5], DATA[45][315], DATA[45][299], DATA[45][283], DATA[45][267], DATA[45][235], DATA[45][219], DATA[45][203], DATA[45][187], DATA[45][139], DATA[45][123], DATA[45][107], DATA[45][91], DATA[45][59], DATA[45][43], DATA[45][27], DATA[45][11], DATA[45][308], DATA[45][292], DATA[45][276], DATA[45][260], DATA[45][228], DATA[45][212], DATA[45][196], DATA[45][180], DATA[45][132], DATA[45][116], DATA[45][100], DATA[45][84], DATA[45][52], DATA[45][36], DATA[45][20], DATA[45][4], DATA[44][319], DATA[44][303], DATA[44][287], DATA[44][271], DATA[44][239], DATA[44][223], DATA[44][207], DATA[44][191], DATA[44][143], DATA[44][127], DATA[44][111], DATA[44][95], DATA[44][63], DATA[44][47], DATA[44][31], DATA[44][15], DATA[44][304], DATA[44][288], DATA[44][272], DATA[44][256], DATA[44][224], DATA[44][208], DATA[44][192], DATA[44][176], DATA[44][128], DATA[44][112], DATA[44][96], DATA[44][80], DATA[44][48], DATA[44][32], DATA[44][16], DATA[44][0], DATA[44][318], DATA[44][302], DATA[44][286], DATA[44][270], DATA[44][238], DATA[44][222], DATA[44][206], DATA[44][190], DATA[44][142], DATA[44][126], DATA[44][110], DATA[44][94], DATA[44][62], DATA[44][46], DATA[44][30], DATA[44][14], DATA[44][305], DATA[44][289], DATA[44][273], DATA[44][257], DATA[44][225], DATA[44][209], DATA[44][193], DATA[44][177], DATA[44][129], DATA[44][113], DATA[44][97], DATA[44][81], DATA[44][49], DATA[44][33], DATA[44][17], DATA[44][1], DATA[44][317], DATA[44][301], DATA[44][285], DATA[44][269], DATA[44][237], DATA[44][221], DATA[44][205], DATA[44][189], DATA[44][141], DATA[44][125], DATA[44][109], DATA[44][93], DATA[44][61], DATA[44][45], DATA[44][29], DATA[44][13], DATA[44][306], DATA[44][290], DATA[44][274], DATA[44][258], DATA[44][226], DATA[44][210], DATA[44][194], DATA[44][178], DATA[44][130], DATA[44][114], DATA[44][98], DATA[44][82], DATA[44][50], DATA[44][34], DATA[44][18], DATA[44][2], DATA[44][316], DATA[44][300], DATA[44][284], DATA[44][268], DATA[44][236], DATA[44][220], DATA[44][204], DATA[44][188], DATA[44][140], DATA[44][124], DATA[44][108], DATA[44][92], DATA[44][60], DATA[44][44], DATA[44][28], DATA[44][12], DATA[44][307], DATA[44][291], DATA[44][275], DATA[44][259], DATA[44][227], DATA[44][211], DATA[44][195], DATA[44][179], DATA[44][131], DATA[44][115], DATA[44][99], DATA[44][83], DATA[44][51], DATA[44][35], DATA[44][19], DATA[44][3], DATA[44][312], DATA[44][296], DATA[44][280], DATA[44][264], DATA[44][232], DATA[44][216], DATA[44][200], DATA[44][184], DATA[44][136], DATA[44][120], DATA[44][104], DATA[44][88], DATA[44][56], DATA[44][40], DATA[44][24], DATA[44][8], DATA[44][311], DATA[44][295], DATA[44][279], DATA[44][263], DATA[44][231], DATA[44][215], DATA[44][199], DATA[44][183], DATA[44][135], DATA[44][119], DATA[44][103], DATA[44][87], DATA[44][55], DATA[44][39], DATA[44][23], DATA[44][7], DATA[44][313], DATA[44][297], DATA[44][281], DATA[44][265], DATA[44][233], DATA[44][217], DATA[44][201], DATA[44][185], DATA[44][137], DATA[44][121], DATA[44][105], DATA[44][89], DATA[44][57], DATA[44][41], DATA[44][25], DATA[44][9], DATA[44][310], DATA[44][294], DATA[44][278], DATA[44][262], DATA[44][230], DATA[44][214], DATA[44][198], DATA[44][182], DATA[44][134], DATA[44][118], DATA[44][102], DATA[44][86], DATA[44][54], DATA[44][38], DATA[44][22], DATA[44][6], DATA[44][314], DATA[44][298], DATA[44][282], DATA[44][266], DATA[44][234], DATA[44][218], DATA[44][202], DATA[44][186], DATA[44][138], DATA[44][122], DATA[44][106], DATA[44][90], DATA[44][58], DATA[44][42], DATA[44][26], DATA[44][10], DATA[44][309], DATA[44][293], DATA[44][277], DATA[44][261], DATA[44][229], DATA[44][213], DATA[44][197], DATA[44][181], DATA[44][133], DATA[44][117], DATA[44][101], DATA[44][85], DATA[44][53], DATA[44][37], DATA[44][21], DATA[44][5], DATA[44][315], DATA[44][299], DATA[44][283], DATA[44][267], DATA[44][235], DATA[44][219], DATA[44][203], DATA[44][187], DATA[44][139], DATA[44][123], DATA[44][107], DATA[44][91], DATA[44][59], DATA[44][43], DATA[44][27], DATA[44][11], DATA[44][308], DATA[44][292], DATA[44][276], DATA[44][260], DATA[44][228], DATA[44][212], DATA[44][196], DATA[44][180], DATA[44][132], DATA[44][116], DATA[44][100], DATA[44][84], DATA[44][52], DATA[44][36], DATA[44][20], DATA[44][4], DATA[43][319], DATA[43][303], DATA[43][287], DATA[43][271], DATA[43][239], DATA[43][223], DATA[43][207], DATA[43][191], DATA[43][143], DATA[43][127], DATA[43][111], DATA[43][95], DATA[43][63], DATA[43][47], DATA[43][31], DATA[43][15], DATA[43][304], DATA[43][288], DATA[43][272], DATA[43][256], DATA[43][224], DATA[43][208], DATA[43][192], DATA[43][176], DATA[43][128], DATA[43][112], DATA[43][96], DATA[43][80], DATA[43][48], DATA[43][32], DATA[43][16], DATA[43][0], DATA[43][318], DATA[43][302], DATA[43][286], DATA[43][270], DATA[43][238], DATA[43][222], DATA[43][206], DATA[43][190], DATA[43][142], DATA[43][126], DATA[43][110], DATA[43][94], DATA[43][62], DATA[43][46], DATA[43][30], DATA[43][14], DATA[43][305], DATA[43][289], DATA[43][273], DATA[43][257], DATA[43][225], DATA[43][209], DATA[43][193], DATA[43][177], DATA[43][129], DATA[43][113], DATA[43][97], DATA[43][81], DATA[43][49], DATA[43][33], DATA[43][17], DATA[43][1], DATA[43][317], DATA[43][301], DATA[43][285], DATA[43][269], DATA[43][237], DATA[43][221], DATA[43][205], DATA[43][189], DATA[43][141], DATA[43][125], DATA[43][109], DATA[43][93], DATA[43][61], DATA[43][45], DATA[43][29], DATA[43][13], DATA[43][306], DATA[43][290], DATA[43][274], DATA[43][258], DATA[43][226], DATA[43][210], DATA[43][194], DATA[43][178], DATA[43][130], DATA[43][114], DATA[43][98], DATA[43][82], DATA[43][50], DATA[43][34], DATA[43][18], DATA[43][2], DATA[43][316], DATA[43][300], DATA[43][284], DATA[43][268], DATA[43][236], DATA[43][220], DATA[43][204], DATA[43][188], DATA[43][140], DATA[43][124], DATA[43][108], DATA[43][92], DATA[43][60], DATA[43][44], DATA[43][28], DATA[43][12], DATA[43][307], DATA[43][291], DATA[43][275], DATA[43][259], DATA[43][227], DATA[43][211], DATA[43][195], DATA[43][179], DATA[43][131], DATA[43][115], DATA[43][99], DATA[43][83], DATA[43][51], DATA[43][35], DATA[43][19], DATA[43][3], DATA[43][312], DATA[43][296], DATA[43][280], DATA[43][264], DATA[43][232], DATA[43][216], DATA[43][200], DATA[43][184], DATA[43][136], DATA[43][120], DATA[43][104], DATA[43][88], DATA[43][56], DATA[43][40], DATA[43][24], DATA[43][8], DATA[43][311], DATA[43][295], DATA[43][279], DATA[43][263], DATA[43][231], DATA[43][215], DATA[43][199], DATA[43][183], DATA[43][135], DATA[43][119], DATA[43][103], DATA[43][87], DATA[43][55], DATA[43][39], DATA[43][23], DATA[43][7], DATA[43][313], DATA[43][297], DATA[43][281], DATA[43][265], DATA[43][233], DATA[43][217], DATA[43][201], DATA[43][185], DATA[43][137], DATA[43][121], DATA[43][105], DATA[43][89], DATA[43][57], DATA[43][41], DATA[43][25], DATA[43][9], DATA[43][310], DATA[43][294], DATA[43][278], DATA[43][262], DATA[43][230], DATA[43][214], DATA[43][198], DATA[43][182], DATA[43][134], DATA[43][118], DATA[43][102], DATA[43][86], DATA[43][54], DATA[43][38], DATA[43][22], DATA[43][6], DATA[43][314], DATA[43][298], DATA[43][282], DATA[43][266], DATA[43][234], DATA[43][218], DATA[43][202], DATA[43][186], DATA[43][138], DATA[43][122], DATA[43][106], DATA[43][90], DATA[43][58], DATA[43][42], DATA[43][26], DATA[43][10], DATA[43][309], DATA[43][293], DATA[43][277], DATA[43][261], DATA[43][229], DATA[43][213], DATA[43][197], DATA[43][181], DATA[43][133], DATA[43][117], DATA[43][101], DATA[43][85], DATA[43][53], DATA[43][37], DATA[43][21], DATA[43][5], DATA[43][315], DATA[43][299], DATA[43][283], DATA[43][267], DATA[43][235], DATA[43][219], DATA[43][203], DATA[43][187], DATA[43][139], DATA[43][123], DATA[43][107], DATA[43][91], DATA[43][59], DATA[43][43], DATA[43][27], DATA[43][11], DATA[43][308], DATA[43][292], DATA[43][276], DATA[43][260], DATA[43][228], DATA[43][212], DATA[43][196], DATA[43][180], DATA[43][132], DATA[43][116], DATA[43][100], DATA[43][84], DATA[43][52], DATA[43][36], DATA[43][20], DATA[43][4], DATA[42][319], DATA[42][303], DATA[42][287], DATA[42][271], DATA[42][239], DATA[42][223], DATA[42][207], DATA[42][191], DATA[42][143], DATA[42][127], DATA[42][111], DATA[42][95], DATA[42][63], DATA[42][47], DATA[42][31], DATA[42][15], DATA[42][304], DATA[42][288], DATA[42][272], DATA[42][256], DATA[42][224], DATA[42][208], DATA[42][192], DATA[42][176], DATA[42][128], DATA[42][112], DATA[42][96], DATA[42][80], DATA[42][48], DATA[42][32], DATA[42][16], DATA[42][0], DATA[42][318], DATA[42][302], DATA[42][286], DATA[42][270], DATA[42][238], DATA[42][222], DATA[42][206], DATA[42][190], DATA[42][142], DATA[42][126], DATA[42][110], DATA[42][94], DATA[42][62], DATA[42][46], DATA[42][30], DATA[42][14], DATA[42][305], DATA[42][289], DATA[42][273], DATA[42][257], DATA[42][225], DATA[42][209], DATA[42][193], DATA[42][177], DATA[42][129], DATA[42][113], DATA[42][97], DATA[42][81], DATA[42][49], DATA[42][33], DATA[42][17], DATA[42][1], DATA[42][317], DATA[42][301], DATA[42][285], DATA[42][269], DATA[42][237], DATA[42][221], DATA[42][205], DATA[42][189], DATA[42][141], DATA[42][125], DATA[42][109], DATA[42][93], DATA[42][61], DATA[42][45], DATA[42][29], DATA[42][13], DATA[42][306], DATA[42][290], DATA[42][274], DATA[42][258], DATA[42][226], DATA[42][210], DATA[42][194], DATA[42][178], DATA[42][130], DATA[42][114], DATA[42][98], DATA[42][82], DATA[42][50], DATA[42][34], DATA[42][18], DATA[42][2], DATA[42][316], DATA[42][300], DATA[42][284], DATA[42][268], DATA[42][236], DATA[42][220], DATA[42][204], DATA[42][188], DATA[42][140], DATA[42][124], DATA[42][108], DATA[42][92], DATA[42][60], DATA[42][44], DATA[42][28], DATA[42][12], DATA[42][307], DATA[42][291], DATA[42][275], DATA[42][259], DATA[42][227], DATA[42][211], DATA[42][195], DATA[42][179], DATA[42][131], DATA[42][115], DATA[42][99], DATA[42][83], DATA[42][51], DATA[42][35], DATA[42][19], DATA[42][3], DATA[42][312], DATA[42][296], DATA[42][280], DATA[42][264], DATA[42][232], DATA[42][216], DATA[42][200], DATA[42][184], DATA[42][136], DATA[42][120], DATA[42][104], DATA[42][88], DATA[42][56], DATA[42][40], DATA[42][24], DATA[42][8], DATA[42][311], DATA[42][295], DATA[42][279], DATA[42][263], DATA[42][231], DATA[42][215], DATA[42][199], DATA[42][183], DATA[42][135], DATA[42][119], DATA[42][103], DATA[42][87], DATA[42][55], DATA[42][39], DATA[42][23], DATA[42][7], DATA[42][313], DATA[42][297], DATA[42][281], DATA[42][265], DATA[42][233], DATA[42][217], DATA[42][201], DATA[42][185], DATA[42][137], DATA[42][121], DATA[42][105], DATA[42][89], DATA[42][57], DATA[42][41], DATA[42][25], DATA[42][9], DATA[42][310], DATA[42][294], DATA[42][278], DATA[42][262], DATA[42][230], DATA[42][214], DATA[42][198], DATA[42][182], DATA[42][134], DATA[42][118], DATA[42][102], DATA[42][86], DATA[42][54], DATA[42][38], DATA[42][22], DATA[42][6], DATA[42][314], DATA[42][298], DATA[42][282], DATA[42][266], DATA[42][234], DATA[42][218], DATA[42][202], DATA[42][186], DATA[42][138], DATA[42][122], DATA[42][106], DATA[42][90], DATA[42][58], DATA[42][42], DATA[42][26], DATA[42][10], DATA[42][309], DATA[42][293], DATA[42][277], DATA[42][261], DATA[42][229], DATA[42][213], DATA[42][197], DATA[42][181], DATA[42][133], DATA[42][117], DATA[42][101], DATA[42][85], DATA[42][53], DATA[42][37], DATA[42][21], DATA[42][5], DATA[42][315], DATA[42][299], DATA[42][283], DATA[42][267], DATA[42][235], DATA[42][219], DATA[42][203], DATA[42][187], DATA[42][139], DATA[42][123], DATA[42][107], DATA[42][91], DATA[42][59], DATA[42][43], DATA[42][27], DATA[42][11], DATA[42][308], DATA[42][292], DATA[42][276], DATA[42][260], DATA[42][228], DATA[42][212], DATA[42][196], DATA[42][180], DATA[42][132], DATA[42][116], DATA[42][100], DATA[42][84], DATA[42][52], DATA[42][36], DATA[42][20], DATA[42][4], DATA[41][319], DATA[41][303], DATA[41][287], DATA[41][271], DATA[41][239], DATA[41][223], DATA[41][207], DATA[41][191], DATA[41][143], DATA[41][127], DATA[41][111], DATA[41][95], DATA[41][63], DATA[41][47], DATA[41][31], DATA[41][15], DATA[41][304], DATA[41][288], DATA[41][272], DATA[41][256], DATA[41][224], DATA[41][208], DATA[41][192], DATA[41][176], DATA[41][128], DATA[41][112], DATA[41][96], DATA[41][80], DATA[41][48], DATA[41][32], DATA[41][16], DATA[41][0], DATA[41][318], DATA[41][302], DATA[41][286], DATA[41][270], DATA[41][238], DATA[41][222], DATA[41][206], DATA[41][190], DATA[41][142], DATA[41][126], DATA[41][110], DATA[41][94], DATA[41][62], DATA[41][46], DATA[41][30], DATA[41][14], DATA[41][305], DATA[41][289], DATA[41][273], DATA[41][257], DATA[41][225], DATA[41][209], DATA[41][193], DATA[41][177], DATA[41][129], DATA[41][113], DATA[41][97], DATA[41][81], DATA[41][49], DATA[41][33], DATA[41][17], DATA[41][1], DATA[41][317], DATA[41][301], DATA[41][285], DATA[41][269], DATA[41][237], DATA[41][221], DATA[41][205], DATA[41][189], DATA[41][141], DATA[41][125], DATA[41][109], DATA[41][93], DATA[41][61], DATA[41][45], DATA[41][29], DATA[41][13], DATA[41][306], DATA[41][290], DATA[41][274], DATA[41][258], DATA[41][226], DATA[41][210], DATA[41][194], DATA[41][178], DATA[41][130], DATA[41][114], DATA[41][98], DATA[41][82], DATA[41][50], DATA[41][34], DATA[41][18], DATA[41][2], DATA[41][316], DATA[41][300], DATA[41][284], DATA[41][268], DATA[41][236], DATA[41][220], DATA[41][204], DATA[41][188], DATA[41][140], DATA[41][124], DATA[41][108], DATA[41][92], DATA[41][60], DATA[41][44], DATA[41][28], DATA[41][12], DATA[41][307], DATA[41][291], DATA[41][275], DATA[41][259], DATA[41][227], DATA[41][211], DATA[41][195], DATA[41][179], DATA[41][131], DATA[41][115], DATA[41][99], DATA[41][83], DATA[41][51], DATA[41][35], DATA[41][19], DATA[41][3], DATA[41][312], DATA[41][296], DATA[41][280], DATA[41][264], DATA[41][232], DATA[41][216], DATA[41][200], DATA[41][184], DATA[41][136], DATA[41][120], DATA[41][104], DATA[41][88], DATA[41][56], DATA[41][40], DATA[41][24], DATA[41][8], DATA[41][311], DATA[41][295], DATA[41][279], DATA[41][263], DATA[41][231], DATA[41][215], DATA[41][199], DATA[41][183], DATA[41][135], DATA[41][119], DATA[41][103], DATA[41][87], DATA[41][55], DATA[41][39], DATA[41][23], DATA[41][7], DATA[41][313], DATA[41][297], DATA[41][281], DATA[41][265], DATA[41][233], DATA[41][217], DATA[41][201], DATA[41][185], DATA[41][137], DATA[41][121], DATA[41][105], DATA[41][89], DATA[41][57], DATA[41][41], DATA[41][25], DATA[41][9], DATA[41][310], DATA[41][294], DATA[41][278], DATA[41][262], DATA[41][230], DATA[41][214], DATA[41][198], DATA[41][182], DATA[41][134], DATA[41][118], DATA[41][102], DATA[41][86], DATA[41][54], DATA[41][38], DATA[41][22], DATA[41][6], DATA[41][314], DATA[41][298], DATA[41][282], DATA[41][266], DATA[41][234], DATA[41][218], DATA[41][202], DATA[41][186], DATA[41][138], DATA[41][122], DATA[41][106], DATA[41][90], DATA[41][58], DATA[41][42], DATA[41][26], DATA[41][10], DATA[41][309], DATA[41][293], DATA[41][277], DATA[41][261], DATA[41][229], DATA[41][213], DATA[41][197], DATA[41][181], DATA[41][133], DATA[41][117], DATA[41][101], DATA[41][85], DATA[41][53], DATA[41][37], DATA[41][21], DATA[41][5], DATA[41][315], DATA[41][299], DATA[41][283], DATA[41][267], DATA[41][235], DATA[41][219], DATA[41][203], DATA[41][187], DATA[41][139], DATA[41][123], DATA[41][107], DATA[41][91], DATA[41][59], DATA[41][43], DATA[41][27], DATA[41][11], DATA[41][308], DATA[41][292], DATA[41][276], DATA[41][260], DATA[41][228], DATA[41][212], DATA[41][196], DATA[41][180], DATA[41][132], DATA[41][116], DATA[41][100], DATA[41][84], DATA[41][52], DATA[41][36], DATA[41][20], DATA[41][4], DATA[40][319], DATA[40][303], DATA[40][287], DATA[40][271], DATA[40][239], DATA[40][223], DATA[40][207], DATA[40][191], DATA[40][143], DATA[40][127], DATA[40][111], DATA[40][95], DATA[40][63], DATA[40][47], DATA[40][31], DATA[40][15], DATA[40][304], DATA[40][288], DATA[40][272], DATA[40][256], DATA[40][224], DATA[40][208], DATA[40][192], DATA[40][176], DATA[40][128], DATA[40][112], DATA[40][96], DATA[40][80], DATA[40][48], DATA[40][32], DATA[40][16], DATA[40][0], DATA[40][318], DATA[40][302], DATA[40][286], DATA[40][270], DATA[40][238], DATA[40][222], DATA[40][206], DATA[40][190], DATA[40][142], DATA[40][126], DATA[40][110], DATA[40][94], DATA[40][62], DATA[40][46], DATA[40][30], DATA[40][14], DATA[40][305], DATA[40][289], DATA[40][273], DATA[40][257], DATA[40][225], DATA[40][209], DATA[40][193], DATA[40][177], DATA[40][129], DATA[40][113], DATA[40][97], DATA[40][81], DATA[40][49], DATA[40][33], DATA[40][17], DATA[40][1], DATA[40][317], DATA[40][301], DATA[40][285], DATA[40][269], DATA[40][237], DATA[40][221], DATA[40][205], DATA[40][189], DATA[40][141], DATA[40][125], DATA[40][109], DATA[40][93], DATA[40][61], DATA[40][45], DATA[40][29], DATA[40][13], DATA[40][306], DATA[40][290], DATA[40][274], DATA[40][258], DATA[40][226], DATA[40][210], DATA[40][194], DATA[40][178], DATA[40][130], DATA[40][114], DATA[40][98], DATA[40][82], DATA[40][50], DATA[40][34], DATA[40][18], DATA[40][2], DATA[40][316], DATA[40][300], DATA[40][284], DATA[40][268], DATA[40][236], DATA[40][220], DATA[40][204], DATA[40][188], DATA[40][140], DATA[40][124], DATA[40][108], DATA[40][92], DATA[40][60], DATA[40][44], DATA[40][28], DATA[40][12], DATA[40][307], DATA[40][291], DATA[40][275], DATA[40][259], DATA[40][227], DATA[40][211], DATA[40][195], DATA[40][179], DATA[40][131], DATA[40][115], DATA[40][99], DATA[40][83], DATA[40][51], DATA[40][35], DATA[40][19], DATA[40][3], DATA[40][312], DATA[40][296], DATA[40][280], DATA[40][264], DATA[40][232], DATA[40][216], DATA[40][200], DATA[40][184], DATA[40][136], DATA[40][120], DATA[40][104], DATA[40][88], DATA[40][56], DATA[40][40], DATA[40][24], DATA[40][8], DATA[40][311], DATA[40][295], DATA[40][279], DATA[40][263], DATA[40][231], DATA[40][215], DATA[40][199], DATA[40][183], DATA[40][135], DATA[40][119], DATA[40][103], DATA[40][87], DATA[40][55], DATA[40][39], DATA[40][23], DATA[40][7], DATA[40][313], DATA[40][297], DATA[40][281], DATA[40][265], DATA[40][233], DATA[40][217], DATA[40][201], DATA[40][185], DATA[40][137], DATA[40][121], DATA[40][105], DATA[40][89], DATA[40][57], DATA[40][41], DATA[40][25], DATA[40][9], DATA[40][310], DATA[40][294], DATA[40][278], DATA[40][262], DATA[40][230], DATA[40][214], DATA[40][198], DATA[40][182], DATA[40][134], DATA[40][118], DATA[40][102], DATA[40][86], DATA[40][54], DATA[40][38], DATA[40][22], DATA[40][6], DATA[40][314], DATA[40][298], DATA[40][282], DATA[40][266], DATA[40][234], DATA[40][218], DATA[40][202], DATA[40][186], DATA[40][138], DATA[40][122], DATA[40][106], DATA[40][90], DATA[40][58], DATA[40][42], DATA[40][26], DATA[40][10], DATA[40][309], DATA[40][293], DATA[40][277], DATA[40][261], DATA[40][229], DATA[40][213], DATA[40][197], DATA[40][181], DATA[40][133], DATA[40][117], DATA[40][101], DATA[40][85], DATA[40][53], DATA[40][37], DATA[40][21], DATA[40][5], DATA[40][315], DATA[40][299], DATA[40][283], DATA[40][267], DATA[40][235], DATA[40][219], DATA[40][203], DATA[40][187], DATA[40][139], DATA[40][123], DATA[40][107], DATA[40][91], DATA[40][59], DATA[40][43], DATA[40][27], DATA[40][11], DATA[40][308], DATA[40][292], DATA[40][276], DATA[40][260], DATA[40][228], DATA[40][212], DATA[40][196], DATA[40][180], DATA[40][132], DATA[40][116], DATA[40][100], DATA[40][84], DATA[40][52], DATA[40][36], DATA[40][20], DATA[40][4], DATA[39][319], DATA[39][303], DATA[39][287], DATA[39][271], DATA[39][239], DATA[39][223], DATA[39][207], DATA[39][191], DATA[39][143], DATA[39][127], DATA[39][111], DATA[39][95], DATA[39][63], DATA[39][47], DATA[39][31], DATA[39][15], DATA[39][304], DATA[39][288], DATA[39][272], DATA[39][256], DATA[39][224], DATA[39][208], DATA[39][192], DATA[39][176], DATA[39][128], DATA[39][112], DATA[39][96], DATA[39][80], DATA[39][48], DATA[39][32], DATA[39][16], DATA[39][0], DATA[39][318], DATA[39][302], DATA[39][286], DATA[39][270], DATA[39][238], DATA[39][222], DATA[39][206], DATA[39][190], DATA[39][142], DATA[39][126], DATA[39][110], DATA[39][94], DATA[39][62], DATA[39][46], DATA[39][30], DATA[39][14], DATA[39][305], DATA[39][289], DATA[39][273], DATA[39][257], DATA[39][225], DATA[39][209], DATA[39][193], DATA[39][177], DATA[39][129], DATA[39][113], DATA[39][97], DATA[39][81], DATA[39][49], DATA[39][33], DATA[39][17], DATA[39][1], DATA[39][317], DATA[39][301], DATA[39][285], DATA[39][269], DATA[39][237], DATA[39][221], DATA[39][205], DATA[39][189], DATA[39][141], DATA[39][125], DATA[39][109], DATA[39][93], DATA[39][61], DATA[39][45], DATA[39][29], DATA[39][13], DATA[39][306], DATA[39][290], DATA[39][274], DATA[39][258], DATA[39][226], DATA[39][210], DATA[39][194], DATA[39][178], DATA[39][130], DATA[39][114], DATA[39][98], DATA[39][82], DATA[39][50], DATA[39][34], DATA[39][18], DATA[39][2], DATA[39][316], DATA[39][300], DATA[39][284], DATA[39][268], DATA[39][236], DATA[39][220], DATA[39][204], DATA[39][188], DATA[39][140], DATA[39][124], DATA[39][108], DATA[39][92], DATA[39][60], DATA[39][44], DATA[39][28], DATA[39][12], DATA[39][307], DATA[39][291], DATA[39][275], DATA[39][259], DATA[39][227], DATA[39][211], DATA[39][195], DATA[39][179], DATA[39][131], DATA[39][115], DATA[39][99], DATA[39][83], DATA[39][51], DATA[39][35], DATA[39][19], DATA[39][3], DATA[39][312], DATA[39][296], DATA[39][280], DATA[39][264], DATA[39][232], DATA[39][216], DATA[39][200], DATA[39][184], DATA[39][136], DATA[39][120], DATA[39][104], DATA[39][88], DATA[39][56], DATA[39][40], DATA[39][24], DATA[39][8], DATA[39][311], DATA[39][295], DATA[39][279], DATA[39][263], DATA[39][231], DATA[39][215], DATA[39][199], DATA[39][183], DATA[39][135], DATA[39][119], DATA[39][103], DATA[39][87], DATA[39][55], DATA[39][39], DATA[39][23], DATA[39][7], DATA[39][313], DATA[39][297], DATA[39][281], DATA[39][265], DATA[39][233], DATA[39][217], DATA[39][201], DATA[39][185], DATA[39][137], DATA[39][121], DATA[39][105], DATA[39][89], DATA[39][57], DATA[39][41], DATA[39][25], DATA[39][9], DATA[39][310], DATA[39][294], DATA[39][278], DATA[39][262], DATA[39][230], DATA[39][214], DATA[39][198], DATA[39][182], DATA[39][134], DATA[39][118], DATA[39][102], DATA[39][86], DATA[39][54], DATA[39][38], DATA[39][22], DATA[39][6], DATA[39][314], DATA[39][298], DATA[39][282], DATA[39][266], DATA[39][234], DATA[39][218], DATA[39][202], DATA[39][186], DATA[39][138], DATA[39][122], DATA[39][106], DATA[39][90], DATA[39][58], DATA[39][42], DATA[39][26], DATA[39][10], DATA[39][309], DATA[39][293], DATA[39][277], DATA[39][261], DATA[39][229], DATA[39][213], DATA[39][197], DATA[39][181], DATA[39][133], DATA[39][117], DATA[39][101], DATA[39][85], DATA[39][53], DATA[39][37], DATA[39][21], DATA[39][5], DATA[39][315], DATA[39][299], DATA[39][283], DATA[39][267], DATA[39][235], DATA[39][219], DATA[39][203], DATA[39][187], DATA[39][139], DATA[39][123], DATA[39][107], DATA[39][91], DATA[39][59], DATA[39][43], DATA[39][27], DATA[39][11], DATA[39][308], DATA[39][292], DATA[39][276], DATA[39][260], DATA[39][228], DATA[39][212], DATA[39][196], DATA[39][180], DATA[39][132], DATA[39][116], DATA[39][100], DATA[39][84], DATA[39][52], DATA[39][36], DATA[39][20], DATA[39][4], DATA[38][319], DATA[38][303], DATA[38][287], DATA[38][271], DATA[38][239], DATA[38][223], DATA[38][207], DATA[38][191], DATA[38][143], DATA[38][127], DATA[38][111], DATA[38][95], DATA[38][63], DATA[38][47], DATA[38][31], DATA[38][15], DATA[38][304], DATA[38][288], DATA[38][272], DATA[38][256], DATA[38][224], DATA[38][208], DATA[38][192], DATA[38][176], DATA[38][128], DATA[38][112], DATA[38][96], DATA[38][80], DATA[38][48], DATA[38][32], DATA[38][16], DATA[38][0], DATA[38][318], DATA[38][302], DATA[38][286], DATA[38][270], DATA[38][238], DATA[38][222], DATA[38][206], DATA[38][190], DATA[38][142], DATA[38][126], DATA[38][110], DATA[38][94], DATA[38][62], DATA[38][46], DATA[38][30], DATA[38][14], DATA[38][305], DATA[38][289], DATA[38][273], DATA[38][257], DATA[38][225], DATA[38][209], DATA[38][193], DATA[38][177], DATA[38][129], DATA[38][113], DATA[38][97], DATA[38][81], DATA[38][49], DATA[38][33], DATA[38][17], DATA[38][1], DATA[38][317], DATA[38][301], DATA[38][285], DATA[38][269], DATA[38][237], DATA[38][221], DATA[38][205], DATA[38][189], DATA[38][141], DATA[38][125], DATA[38][109], DATA[38][93], DATA[38][61], DATA[38][45], DATA[38][29], DATA[38][13], DATA[38][306], DATA[38][290], DATA[38][274], DATA[38][258], DATA[38][226], DATA[38][210], DATA[38][194], DATA[38][178], DATA[38][130], DATA[38][114], DATA[38][98], DATA[38][82], DATA[38][50], DATA[38][34], DATA[38][18], DATA[38][2], DATA[38][316], DATA[38][300], DATA[38][284], DATA[38][268], DATA[38][236], DATA[38][220], DATA[38][204], DATA[38][188], DATA[38][140], DATA[38][124], DATA[38][108], DATA[38][92], DATA[38][60], DATA[38][44], DATA[38][28], DATA[38][12], DATA[38][307], DATA[38][291], DATA[38][275], DATA[38][259], DATA[38][227], DATA[38][211], DATA[38][195], DATA[38][179], DATA[38][131], DATA[38][115], DATA[38][99], DATA[38][83], DATA[38][51], DATA[38][35], DATA[38][19], DATA[38][3], DATA[38][312], DATA[38][296], DATA[38][280], DATA[38][264], DATA[38][232], DATA[38][216], DATA[38][200], DATA[38][184], DATA[38][136], DATA[38][120], DATA[38][104], DATA[38][88], DATA[38][56], DATA[38][40], DATA[38][24], DATA[38][8], DATA[38][311], DATA[38][295], DATA[38][279], DATA[38][263], DATA[38][231], DATA[38][215], DATA[38][199], DATA[38][183], DATA[38][135], DATA[38][119], DATA[38][103], DATA[38][87], DATA[38][55], DATA[38][39], DATA[38][23], DATA[38][7], DATA[38][313], DATA[38][297], DATA[38][281], DATA[38][265], DATA[38][233], DATA[38][217], DATA[38][201], DATA[38][185], DATA[38][137], DATA[38][121], DATA[38][105], DATA[38][89], DATA[38][57], DATA[38][41], DATA[38][25], DATA[38][9], DATA[38][310], DATA[38][294], DATA[38][278], DATA[38][262], DATA[38][230], DATA[38][214], DATA[38][198], DATA[38][182], DATA[38][134], DATA[38][118], DATA[38][102], DATA[38][86], DATA[38][54], DATA[38][38], DATA[38][22], DATA[38][6], DATA[38][314], DATA[38][298], DATA[38][282], DATA[38][266], DATA[38][234], DATA[38][218], DATA[38][202], DATA[38][186], DATA[38][138], DATA[38][122], DATA[38][106], DATA[38][90], DATA[38][58], DATA[38][42], DATA[38][26], DATA[38][10], DATA[38][309], DATA[38][293], DATA[38][277], DATA[38][261], DATA[38][229], DATA[38][213], DATA[38][197], DATA[38][181], DATA[38][133], DATA[38][117], DATA[38][101], DATA[38][85], DATA[38][53], DATA[38][37], DATA[38][21], DATA[38][5], DATA[38][315], DATA[38][299], DATA[38][283], DATA[38][267], DATA[38][235], DATA[38][219], DATA[38][203], DATA[38][187], DATA[38][139], DATA[38][123], DATA[38][107], DATA[38][91], DATA[38][59], DATA[38][43], DATA[38][27], DATA[38][11], DATA[38][308], DATA[38][292], DATA[38][276], DATA[38][260], DATA[38][228], DATA[38][212], DATA[38][196], DATA[38][180], DATA[38][132], DATA[38][116], DATA[38][100], DATA[38][84], DATA[38][52], DATA[38][36], DATA[38][20], DATA[38][4], DATA[37][319], DATA[37][303], DATA[37][287], DATA[37][271], DATA[37][239], DATA[37][223], DATA[37][207], DATA[37][191], DATA[37][143], DATA[37][127], DATA[37][111], DATA[37][95], DATA[37][63], DATA[37][47], DATA[37][31], DATA[37][15], DATA[37][304], DATA[37][288], DATA[37][272], DATA[37][256], DATA[37][224], DATA[37][208], DATA[37][192], DATA[37][176], DATA[37][128], DATA[37][112], DATA[37][96], DATA[37][80], DATA[37][48], DATA[37][32], DATA[37][16], DATA[37][0], DATA[37][318], DATA[37][302], DATA[37][286], DATA[37][270], DATA[37][238], DATA[37][222], DATA[37][206], DATA[37][190], DATA[37][142], DATA[37][126], DATA[37][110], DATA[37][94], DATA[37][62], DATA[37][46], DATA[37][30], DATA[37][14], DATA[37][305], DATA[37][289], DATA[37][273], DATA[37][257], DATA[37][225], DATA[37][209], DATA[37][193], DATA[37][177], DATA[37][129], DATA[37][113], DATA[37][97], DATA[37][81], DATA[37][49], DATA[37][33], DATA[37][17], DATA[37][1], DATA[37][317], DATA[37][301], DATA[37][285], DATA[37][269], DATA[37][237], DATA[37][221], DATA[37][205], DATA[37][189], DATA[37][141], DATA[37][125], DATA[37][109], DATA[37][93], DATA[37][61], DATA[37][45], DATA[37][29], DATA[37][13], DATA[37][306], DATA[37][290], DATA[37][274], DATA[37][258], DATA[37][226], DATA[37][210], DATA[37][194], DATA[37][178], DATA[37][130], DATA[37][114], DATA[37][98], DATA[37][82], DATA[37][50], DATA[37][34], DATA[37][18], DATA[37][2], DATA[37][316], DATA[37][300], DATA[37][284], DATA[37][268], DATA[37][236], DATA[37][220], DATA[37][204], DATA[37][188], DATA[37][140], DATA[37][124], DATA[37][108], DATA[37][92], DATA[37][60], DATA[37][44], DATA[37][28], DATA[37][12], DATA[37][307], DATA[37][291], DATA[37][275], DATA[37][259], DATA[37][227], DATA[37][211], DATA[37][195], DATA[37][179], DATA[37][131], DATA[37][115], DATA[37][99], DATA[37][83], DATA[37][51], DATA[37][35], DATA[37][19], DATA[37][3], DATA[37][312], DATA[37][296], DATA[37][280], DATA[37][264], DATA[37][232], DATA[37][216], DATA[37][200], DATA[37][184], DATA[37][136], DATA[37][120], DATA[37][104], DATA[37][88], DATA[37][56], DATA[37][40], DATA[37][24], DATA[37][8], DATA[37][311], DATA[37][295], DATA[37][279], DATA[37][263], DATA[37][231], DATA[37][215], DATA[37][199], DATA[37][183], DATA[37][135], DATA[37][119], DATA[37][103], DATA[37][87], DATA[37][55], DATA[37][39], DATA[37][23], DATA[37][7], DATA[37][313], DATA[37][297], DATA[37][281], DATA[37][265], DATA[37][233], DATA[37][217], DATA[37][201], DATA[37][185], DATA[37][137], DATA[37][121], DATA[37][105], DATA[37][89], DATA[37][57], DATA[37][41], DATA[37][25], DATA[37][9], DATA[37][310], DATA[37][294], DATA[37][278], DATA[37][262], DATA[37][230], DATA[37][214], DATA[37][198], DATA[37][182], DATA[37][134], DATA[37][118], DATA[37][102], DATA[37][86], DATA[37][54], DATA[37][38], DATA[37][22], DATA[37][6], DATA[37][314], DATA[37][298], DATA[37][282], DATA[37][266], DATA[37][234], DATA[37][218], DATA[37][202], DATA[37][186], DATA[37][138], DATA[37][122], DATA[37][106], DATA[37][90], DATA[37][58], DATA[37][42], DATA[37][26], DATA[37][10], DATA[37][309], DATA[37][293], DATA[37][277], DATA[37][261], DATA[37][229], DATA[37][213], DATA[37][197], DATA[37][181], DATA[37][133], DATA[37][117], DATA[37][101], DATA[37][85], DATA[37][53], DATA[37][37], DATA[37][21], DATA[37][5], DATA[37][315], DATA[37][299], DATA[37][283], DATA[37][267], DATA[37][235], DATA[37][219], DATA[37][203], DATA[37][187], DATA[37][139], DATA[37][123], DATA[37][107], DATA[37][91], DATA[37][59], DATA[37][43], DATA[37][27], DATA[37][11], DATA[37][308], DATA[37][292], DATA[37][276], DATA[37][260], DATA[37][228], DATA[37][212], DATA[37][196], DATA[37][180], DATA[37][132], DATA[37][116], DATA[37][100], DATA[37][84], DATA[37][52], DATA[37][36], DATA[37][20], DATA[37][4], DATA[36][319], DATA[36][303], DATA[36][287], DATA[36][271], DATA[36][239], DATA[36][223], DATA[36][207], DATA[36][191], DATA[36][143], DATA[36][127], DATA[36][111], DATA[36][95], DATA[36][63], DATA[36][47], DATA[36][31], DATA[36][15], DATA[36][304], DATA[36][288], DATA[36][272], DATA[36][256], DATA[36][224], DATA[36][208], DATA[36][192], DATA[36][176], DATA[36][128], DATA[36][112], DATA[36][96], DATA[36][80], DATA[36][48], DATA[36][32], DATA[36][16], DATA[36][0], DATA[36][318], DATA[36][302], DATA[36][286], DATA[36][270], DATA[36][238], DATA[36][222], DATA[36][206], DATA[36][190], DATA[36][142], DATA[36][126], DATA[36][110], DATA[36][94], DATA[36][62], DATA[36][46], DATA[36][30], DATA[36][14], DATA[36][305], DATA[36][289], DATA[36][273], DATA[36][257], DATA[36][225], DATA[36][209], DATA[36][193], DATA[36][177], DATA[36][129], DATA[36][113], DATA[36][97], DATA[36][81], DATA[36][49], DATA[36][33], DATA[36][17], DATA[36][1], DATA[36][317], DATA[36][301], DATA[36][285], DATA[36][269], DATA[36][237], DATA[36][221], DATA[36][205], DATA[36][189], DATA[36][141], DATA[36][125], DATA[36][109], DATA[36][93], DATA[36][61], DATA[36][45], DATA[36][29], DATA[36][13], DATA[36][306], DATA[36][290], DATA[36][274], DATA[36][258], DATA[36][226], DATA[36][210], DATA[36][194], DATA[36][178], DATA[36][130], DATA[36][114], DATA[36][98], DATA[36][82], DATA[36][50], DATA[36][34], DATA[36][18], DATA[36][2], DATA[36][316], DATA[36][300], DATA[36][284], DATA[36][268], DATA[36][236], DATA[36][220], DATA[36][204], DATA[36][188], DATA[36][140], DATA[36][124], DATA[36][108], DATA[36][92], DATA[36][60], DATA[36][44], DATA[36][28], DATA[36][12], DATA[36][307], DATA[36][291], DATA[36][275], DATA[36][259], DATA[36][227], DATA[36][211], DATA[36][195], DATA[36][179], DATA[36][131], DATA[36][115], DATA[36][99], DATA[36][83], DATA[36][51], DATA[36][35], DATA[36][19], DATA[36][3], DATA[36][312], DATA[36][296], DATA[36][280], DATA[36][264], DATA[36][232], DATA[36][216], DATA[36][200], DATA[36][184], DATA[36][136], DATA[36][120], DATA[36][104], DATA[36][88], DATA[36][56], DATA[36][40], DATA[36][24], DATA[36][8], DATA[36][311], DATA[36][295], DATA[36][279], DATA[36][263], DATA[36][231], DATA[36][215], DATA[36][199], DATA[36][183], DATA[36][135], DATA[36][119], DATA[36][103], DATA[36][87], DATA[36][55], DATA[36][39], DATA[36][23], DATA[36][7], DATA[36][313], DATA[36][297], DATA[36][281], DATA[36][265], DATA[36][233], DATA[36][217], DATA[36][201], DATA[36][185], DATA[36][137], DATA[36][121], DATA[36][105], DATA[36][89], DATA[36][57], DATA[36][41], DATA[36][25], DATA[36][9], DATA[36][310], DATA[36][294], DATA[36][278], DATA[36][262], DATA[36][230], DATA[36][214], DATA[36][198], DATA[36][182], DATA[36][134], DATA[36][118], DATA[36][102], DATA[36][86], DATA[36][54], DATA[36][38], DATA[36][22], DATA[36][6], DATA[36][314], DATA[36][298], DATA[36][282], DATA[36][266], DATA[36][234], DATA[36][218], DATA[36][202], DATA[36][186], DATA[36][138], DATA[36][122], DATA[36][106], DATA[36][90], DATA[36][58], DATA[36][42], DATA[36][26], DATA[36][10], DATA[36][309], DATA[36][293], DATA[36][277], DATA[36][261], DATA[36][229], DATA[36][213], DATA[36][197], DATA[36][181], DATA[36][133], DATA[36][117], DATA[36][101], DATA[36][85], DATA[36][53], DATA[36][37], DATA[36][21], DATA[36][5], DATA[36][315], DATA[36][299], DATA[36][283], DATA[36][267], DATA[36][235], DATA[36][219], DATA[36][203], DATA[36][187], DATA[36][139], DATA[36][123], DATA[36][107], DATA[36][91], DATA[36][59], DATA[36][43], DATA[36][27], DATA[36][11], DATA[36][308], DATA[36][292], DATA[36][276], DATA[36][260], DATA[36][228], DATA[36][212], DATA[36][196], DATA[36][180], DATA[36][132], DATA[36][116], DATA[36][100], DATA[36][84], DATA[36][52], DATA[36][36], DATA[36][20], DATA[36][4], DATA[35][319], DATA[35][303], DATA[35][287], DATA[35][271], DATA[35][239], DATA[35][223], DATA[35][207], DATA[35][191], DATA[35][143], DATA[35][127], DATA[35][111], DATA[35][95], DATA[35][63], DATA[35][47], DATA[35][31], DATA[35][15], DATA[35][304], DATA[35][288], DATA[35][272], DATA[35][256], DATA[35][224], DATA[35][208], DATA[35][192], DATA[35][176], DATA[35][128], DATA[35][112], DATA[35][96], DATA[35][80], DATA[35][48], DATA[35][32], DATA[35][16], DATA[35][0], DATA[35][318], DATA[35][302], DATA[35][286], DATA[35][270], DATA[35][238], DATA[35][222], DATA[35][206], DATA[35][190], DATA[35][142], DATA[35][126], DATA[35][110], DATA[35][94], DATA[35][62], DATA[35][46], DATA[35][30], DATA[35][14], DATA[35][305], DATA[35][289], DATA[35][273], DATA[35][257], DATA[35][225], DATA[35][209], DATA[35][193], DATA[35][177], DATA[35][129], DATA[35][113], DATA[35][97], DATA[35][81], DATA[35][49], DATA[35][33], DATA[35][17], DATA[35][1], DATA[35][317], DATA[35][301], DATA[35][285], DATA[35][269], DATA[35][237], DATA[35][221], DATA[35][205], DATA[35][189], DATA[35][141], DATA[35][125], DATA[35][109], DATA[35][93], DATA[35][61], DATA[35][45], DATA[35][29], DATA[35][13], DATA[35][306], DATA[35][290], DATA[35][274], DATA[35][258], DATA[35][226], DATA[35][210], DATA[35][194], DATA[35][178], DATA[35][130], DATA[35][114], DATA[35][98], DATA[35][82], DATA[35][50], DATA[35][34], DATA[35][18], DATA[35][2], DATA[35][316], DATA[35][300], DATA[35][284], DATA[35][268], DATA[35][236], DATA[35][220], DATA[35][204], DATA[35][188], DATA[35][140], DATA[35][124], DATA[35][108], DATA[35][92], DATA[35][60], DATA[35][44], DATA[35][28], DATA[35][12], DATA[35][307], DATA[35][291], DATA[35][275], DATA[35][259], DATA[35][227], DATA[35][211], DATA[35][195], DATA[35][179], DATA[35][131], DATA[35][115], DATA[35][99], DATA[35][83], DATA[35][51], DATA[35][35], DATA[35][19], DATA[35][3], DATA[35][312], DATA[35][296], DATA[35][280], DATA[35][264], DATA[35][232], DATA[35][216], DATA[35][200], DATA[35][184], DATA[35][136], DATA[35][120], DATA[35][104], DATA[35][88], DATA[35][56], DATA[35][40], DATA[35][24], DATA[35][8], DATA[35][311], DATA[35][295], DATA[35][279], DATA[35][263], DATA[35][231], DATA[35][215], DATA[35][199], DATA[35][183], DATA[35][135], DATA[35][119], DATA[35][103], DATA[35][87], DATA[35][55], DATA[35][39], DATA[35][23], DATA[35][7], DATA[35][313], DATA[35][297], DATA[35][281], DATA[35][265], DATA[35][233], DATA[35][217], DATA[35][201], DATA[35][185], DATA[35][137], DATA[35][121], DATA[35][105], DATA[35][89], DATA[35][57], DATA[35][41], DATA[35][25], DATA[35][9], DATA[35][310], DATA[35][294], DATA[35][278], DATA[35][262], DATA[35][230], DATA[35][214], DATA[35][198], DATA[35][182], DATA[35][134], DATA[35][118], DATA[35][102], DATA[35][86], DATA[35][54], DATA[35][38], DATA[35][22], DATA[35][6], DATA[35][314], DATA[35][298], DATA[35][282], DATA[35][266], DATA[35][234], DATA[35][218], DATA[35][202], DATA[35][186], DATA[35][138], DATA[35][122], DATA[35][106], DATA[35][90], DATA[35][58], DATA[35][42], DATA[35][26], DATA[35][10], DATA[35][309], DATA[35][293], DATA[35][277], DATA[35][261], DATA[35][229], DATA[35][213], DATA[35][197], DATA[35][181], DATA[35][133], DATA[35][117], DATA[35][101], DATA[35][85], DATA[35][53], DATA[35][37], DATA[35][21], DATA[35][5], DATA[35][315], DATA[35][299], DATA[35][283], DATA[35][267], DATA[35][235], DATA[35][219], DATA[35][203], DATA[35][187], DATA[35][139], DATA[35][123], DATA[35][107], DATA[35][91], DATA[35][59], DATA[35][43], DATA[35][27], DATA[35][11], DATA[35][308], DATA[35][292], DATA[35][276], DATA[35][260], DATA[35][228], DATA[35][212], DATA[35][196], DATA[35][180], DATA[35][132], DATA[35][116], DATA[35][100], DATA[35][84], DATA[35][52], DATA[35][36], DATA[35][20], DATA[35][4], DATA[34][319], DATA[34][303], DATA[34][287], DATA[34][271], DATA[34][239], DATA[34][223], DATA[34][207], DATA[34][191], DATA[34][143], DATA[34][127], DATA[34][111], DATA[34][95], DATA[34][63], DATA[34][47], DATA[34][31], DATA[34][15], DATA[34][304], DATA[34][288], DATA[34][272], DATA[34][256], DATA[34][224], DATA[34][208], DATA[34][192], DATA[34][176], DATA[34][128], DATA[34][112], DATA[34][96], DATA[34][80], DATA[34][48], DATA[34][32], DATA[34][16], DATA[34][0], DATA[34][318], DATA[34][302], DATA[34][286], DATA[34][270], DATA[34][238], DATA[34][222], DATA[34][206], DATA[34][190], DATA[34][142], DATA[34][126], DATA[34][110], DATA[34][94], DATA[34][62], DATA[34][46], DATA[34][30], DATA[34][14], DATA[34][305], DATA[34][289], DATA[34][273], DATA[34][257], DATA[34][225], DATA[34][209], DATA[34][193], DATA[34][177], DATA[34][129], DATA[34][113], DATA[34][97], DATA[34][81], DATA[34][49], DATA[34][33], DATA[34][17], DATA[34][1], DATA[34][317], DATA[34][301], DATA[34][285], DATA[34][269], DATA[34][237], DATA[34][221], DATA[34][205], DATA[34][189], DATA[34][141], DATA[34][125], DATA[34][109], DATA[34][93], DATA[34][61], DATA[34][45], DATA[34][29], DATA[34][13], DATA[34][306], DATA[34][290], DATA[34][274], DATA[34][258], DATA[34][226], DATA[34][210], DATA[34][194], DATA[34][178], DATA[34][130], DATA[34][114], DATA[34][98], DATA[34][82], DATA[34][50], DATA[34][34], DATA[34][18], DATA[34][2], DATA[34][316], DATA[34][300], DATA[34][284], DATA[34][268], DATA[34][236], DATA[34][220], DATA[34][204], DATA[34][188], DATA[34][140], DATA[34][124], DATA[34][108], DATA[34][92], DATA[34][60], DATA[34][44], DATA[34][28], DATA[34][12], DATA[34][307], DATA[34][291], DATA[34][275], DATA[34][259], DATA[34][227], DATA[34][211], DATA[34][195], DATA[34][179], DATA[34][131], DATA[34][115], DATA[34][99], DATA[34][83], DATA[34][51], DATA[34][35], DATA[34][19], DATA[34][3], DATA[34][312], DATA[34][296], DATA[34][280], DATA[34][264], DATA[34][232], DATA[34][216], DATA[34][200], DATA[34][184], DATA[34][136], DATA[34][120], DATA[34][104], DATA[34][88], DATA[34][56], DATA[34][40], DATA[34][24], DATA[34][8], DATA[34][311], DATA[34][295], DATA[34][279], DATA[34][263], DATA[34][231], DATA[34][215], DATA[34][199], DATA[34][183], DATA[34][135], DATA[34][119], DATA[34][103], DATA[34][87], DATA[34][55], DATA[34][39], DATA[34][23], DATA[34][7], DATA[34][313], DATA[34][297], DATA[34][281], DATA[34][265], DATA[34][233], DATA[34][217], DATA[34][201], DATA[34][185], DATA[34][137], DATA[34][121], DATA[34][105], DATA[34][89], DATA[34][57], DATA[34][41], DATA[34][25], DATA[34][9], DATA[34][310], DATA[34][294], DATA[34][278], DATA[34][262], DATA[34][230], DATA[34][214], DATA[34][198], DATA[34][182], DATA[34][134], DATA[34][118], DATA[34][102], DATA[34][86], DATA[34][54], DATA[34][38], DATA[34][22], DATA[34][6], DATA[34][314], DATA[34][298], DATA[34][282], DATA[34][266], DATA[34][234], DATA[34][218], DATA[34][202], DATA[34][186], DATA[34][138], DATA[34][122], DATA[34][106], DATA[34][90], DATA[34][58], DATA[34][42], DATA[34][26], DATA[34][10], DATA[34][309], DATA[34][293], DATA[34][277], DATA[34][261], DATA[34][229], DATA[34][213], DATA[34][197], DATA[34][181], DATA[34][133], DATA[34][117], DATA[34][101], DATA[34][85], DATA[34][53], DATA[34][37], DATA[34][21], DATA[34][5], DATA[34][315], DATA[34][299], DATA[34][283], DATA[34][267], DATA[34][235], DATA[34][219], DATA[34][203], DATA[34][187], DATA[34][139], DATA[34][123], DATA[34][107], DATA[34][91], DATA[34][59], DATA[34][43], DATA[34][27], DATA[34][11], DATA[34][308], DATA[34][292], DATA[34][276], DATA[34][260], DATA[34][228], DATA[34][212], DATA[34][196], DATA[34][180], DATA[34][132], DATA[34][116], DATA[34][100], DATA[34][84], DATA[34][52], DATA[34][36], DATA[34][20], DATA[34][4], DATA[33][319], DATA[33][303], DATA[33][287], DATA[33][271], DATA[33][239], DATA[33][223], DATA[33][207], DATA[33][191], DATA[33][143], DATA[33][127], DATA[33][111], DATA[33][95], DATA[33][63], DATA[33][47], DATA[33][31], DATA[33][15], DATA[33][304], DATA[33][288], DATA[33][272], DATA[33][256], DATA[33][224], DATA[33][208], DATA[33][192], DATA[33][176], DATA[33][128], DATA[33][112], DATA[33][96], DATA[33][80], DATA[33][48], DATA[33][32], DATA[33][16], DATA[33][0], DATA[33][318], DATA[33][302], DATA[33][286], DATA[33][270], DATA[33][238], DATA[33][222], DATA[33][206], DATA[33][190], DATA[33][142], DATA[33][126], DATA[33][110], DATA[33][94], DATA[33][62], DATA[33][46], DATA[33][30], DATA[33][14], DATA[33][305], DATA[33][289], DATA[33][273], DATA[33][257], DATA[33][225], DATA[33][209], DATA[33][193], DATA[33][177], DATA[33][129], DATA[33][113], DATA[33][97], DATA[33][81], DATA[33][49], DATA[33][33], DATA[33][17], DATA[33][1], DATA[33][317], DATA[33][301], DATA[33][285], DATA[33][269], DATA[33][237], DATA[33][221], DATA[33][205], DATA[33][189], DATA[33][141], DATA[33][125], DATA[33][109], DATA[33][93], DATA[33][61], DATA[33][45], DATA[33][29], DATA[33][13], DATA[33][306], DATA[33][290], DATA[33][274], DATA[33][258], DATA[33][226], DATA[33][210], DATA[33][194], DATA[33][178], DATA[33][130], DATA[33][114], DATA[33][98], DATA[33][82], DATA[33][50], DATA[33][34], DATA[33][18], DATA[33][2], DATA[33][316], DATA[33][300], DATA[33][284], DATA[33][268], DATA[33][236], DATA[33][220], DATA[33][204], DATA[33][188], DATA[33][140], DATA[33][124], DATA[33][108], DATA[33][92], DATA[33][60], DATA[33][44], DATA[33][28], DATA[33][12], DATA[33][307], DATA[33][291], DATA[33][275], DATA[33][259], DATA[33][227], DATA[33][211], DATA[33][195], DATA[33][179], DATA[33][131], DATA[33][115], DATA[33][99], DATA[33][83], DATA[33][51], DATA[33][35], DATA[33][19], DATA[33][3], DATA[33][312], DATA[33][296], DATA[33][280], DATA[33][264], DATA[33][232], DATA[33][216], DATA[33][200], DATA[33][184], DATA[33][136], DATA[33][120], DATA[33][104], DATA[33][88], DATA[33][56], DATA[33][40], DATA[33][24], DATA[33][8], DATA[33][311], DATA[33][295], DATA[33][279], DATA[33][263], DATA[33][231], DATA[33][215], DATA[33][199], DATA[33][183], DATA[33][135], DATA[33][119], DATA[33][103], DATA[33][87], DATA[33][55], DATA[33][39], DATA[33][23], DATA[33][7], DATA[33][313], DATA[33][297], DATA[33][281], DATA[33][265], DATA[33][233], DATA[33][217], DATA[33][201], DATA[33][185], DATA[33][137], DATA[33][121], DATA[33][105], DATA[33][89], DATA[33][57], DATA[33][41], DATA[33][25], DATA[33][9], DATA[33][310], DATA[33][294], DATA[33][278], DATA[33][262], DATA[33][230], DATA[33][214], DATA[33][198], DATA[33][182], DATA[33][134], DATA[33][118], DATA[33][102], DATA[33][86], DATA[33][54], DATA[33][38], DATA[33][22], DATA[33][6], DATA[33][314], DATA[33][298], DATA[33][282], DATA[33][266], DATA[33][234], DATA[33][218], DATA[33][202], DATA[33][186], DATA[33][138], DATA[33][122], DATA[33][106], DATA[33][90], DATA[33][58], DATA[33][42], DATA[33][26], DATA[33][10], DATA[33][309], DATA[33][293], DATA[33][277], DATA[33][261], DATA[33][229], DATA[33][213], DATA[33][197], DATA[33][181], DATA[33][133], DATA[33][117], DATA[33][101], DATA[33][85], DATA[33][53], DATA[33][37], DATA[33][21], DATA[33][5], DATA[33][315], DATA[33][299], DATA[33][283], DATA[33][267], DATA[33][235], DATA[33][219], DATA[33][203], DATA[33][187], DATA[33][139], DATA[33][123], DATA[33][107], DATA[33][91], DATA[33][59], DATA[33][43], DATA[33][27], DATA[33][11], DATA[33][308], DATA[33][292], DATA[33][276], DATA[33][260], DATA[33][228], DATA[33][212], DATA[33][196], DATA[33][180], DATA[33][132], DATA[33][116], DATA[33][100], DATA[33][84], DATA[33][52], DATA[33][36], DATA[33][20], DATA[33][4], DATA[32][319], DATA[32][303], DATA[32][287], DATA[32][271], DATA[32][239], DATA[32][223], DATA[32][207], DATA[32][191], DATA[32][143], DATA[32][127], DATA[32][111], DATA[32][95], DATA[32][63], DATA[32][47], DATA[32][31], DATA[32][15], DATA[32][304], DATA[32][288], DATA[32][272], DATA[32][256], DATA[32][224], DATA[32][208], DATA[32][192], DATA[32][176], DATA[32][128], DATA[32][112], DATA[32][96], DATA[32][80], DATA[32][48], DATA[32][32], DATA[32][16], DATA[32][0], DATA[32][318], DATA[32][302], DATA[32][286], DATA[32][270], DATA[32][238], DATA[32][222], DATA[32][206], DATA[32][190], DATA[32][142], DATA[32][126], DATA[32][110], DATA[32][94], DATA[32][62], DATA[32][46], DATA[32][30], DATA[32][14], DATA[32][305], DATA[32][289], DATA[32][273], DATA[32][257], DATA[32][225], DATA[32][209], DATA[32][193], DATA[32][177], DATA[32][129], DATA[32][113], DATA[32][97], DATA[32][81], DATA[32][49], DATA[32][33], DATA[32][17], DATA[32][1], DATA[32][317], DATA[32][301], DATA[32][285], DATA[32][269], DATA[32][237], DATA[32][221], DATA[32][205], DATA[32][189], DATA[32][141], DATA[32][125], DATA[32][109], DATA[32][93], DATA[32][61], DATA[32][45], DATA[32][29], DATA[32][13], DATA[32][306], DATA[32][290], DATA[32][274], DATA[32][258], DATA[32][226], DATA[32][210], DATA[32][194], DATA[32][178], DATA[32][130], DATA[32][114], DATA[32][98], DATA[32][82], DATA[32][50], DATA[32][34], DATA[32][18], DATA[32][2], DATA[32][316], DATA[32][300], DATA[32][284], DATA[32][268], DATA[32][236], DATA[32][220], DATA[32][204], DATA[32][188], DATA[32][140], DATA[32][124], DATA[32][108], DATA[32][92], DATA[32][60], DATA[32][44], DATA[32][28], DATA[32][12], DATA[32][307], DATA[32][291], DATA[32][275], DATA[32][259], DATA[32][227], DATA[32][211], DATA[32][195], DATA[32][179], DATA[32][131], DATA[32][115], DATA[32][99], DATA[32][83], DATA[32][51], DATA[32][35], DATA[32][19], DATA[32][3], DATA[32][312], DATA[32][296], DATA[32][280], DATA[32][264], DATA[32][232], DATA[32][216], DATA[32][200], DATA[32][184], DATA[32][136], DATA[32][120], DATA[32][104], DATA[32][88], DATA[32][56], DATA[32][40], DATA[32][24], DATA[32][8], DATA[32][311], DATA[32][295], DATA[32][279], DATA[32][263], DATA[32][231], DATA[32][215], DATA[32][199], DATA[32][183], DATA[32][135], DATA[32][119], DATA[32][103], DATA[32][87], DATA[32][55], DATA[32][39], DATA[32][23], DATA[32][7], DATA[32][313], DATA[32][297], DATA[32][281], DATA[32][265], DATA[32][233], DATA[32][217], DATA[32][201], DATA[32][185], DATA[32][137], DATA[32][121], DATA[32][105], DATA[32][89], DATA[32][57], DATA[32][41], DATA[32][25], DATA[32][9], DATA[32][310], DATA[32][294], DATA[32][278], DATA[32][262], DATA[32][230], DATA[32][214], DATA[32][198], DATA[32][182], DATA[32][134], DATA[32][118], DATA[32][102], DATA[32][86], DATA[32][54], DATA[32][38], DATA[32][22], DATA[32][6], DATA[32][314], DATA[32][298], DATA[32][282], DATA[32][266], DATA[32][234], DATA[32][218], DATA[32][202], DATA[32][186], DATA[32][138], DATA[32][122], DATA[32][106], DATA[32][90], DATA[32][58], DATA[32][42], DATA[32][26], DATA[32][10], DATA[32][309], DATA[32][293], DATA[32][277], DATA[32][261], DATA[32][229], DATA[32][213], DATA[32][197], DATA[32][181], DATA[32][133], DATA[32][117], DATA[32][101], DATA[32][85], DATA[32][53], DATA[32][37], DATA[32][21], DATA[32][5], DATA[32][315], DATA[32][299], DATA[32][283], DATA[32][267], DATA[32][235], DATA[32][219], DATA[32][203], DATA[32][187], DATA[32][139], DATA[32][123], DATA[32][107], DATA[32][91], DATA[32][59], DATA[32][43], DATA[32][27], DATA[32][11], DATA[32][308], DATA[32][292], DATA[32][276], DATA[32][260], DATA[32][228], DATA[32][212], DATA[32][196], DATA[32][180], DATA[32][132], DATA[32][116], DATA[32][100], DATA[32][84], DATA[32][52], DATA[32][36], DATA[32][20], DATA[32][4], DATA[31][319], DATA[31][303], DATA[31][287], DATA[31][271], DATA[31][239], DATA[31][223], DATA[31][207], DATA[31][191], DATA[31][143], DATA[31][127], DATA[31][111], DATA[31][95], DATA[31][63], DATA[31][47], DATA[31][31], DATA[31][15], DATA[31][304], DATA[31][288], DATA[31][272], DATA[31][256], DATA[31][224], DATA[31][208], DATA[31][192], DATA[31][176], DATA[31][128], DATA[31][112], DATA[31][96], DATA[31][80], DATA[31][48], DATA[31][32], DATA[31][16], DATA[31][0], DATA[31][318], DATA[31][302], DATA[31][286], DATA[31][270], DATA[31][238], DATA[31][222], DATA[31][206], DATA[31][190], DATA[31][142], DATA[31][126], DATA[31][110], DATA[31][94], DATA[31][62], DATA[31][46], DATA[31][30], DATA[31][14], DATA[31][305], DATA[31][289], DATA[31][273], DATA[31][257], DATA[31][225], DATA[31][209], DATA[31][193], DATA[31][177], DATA[31][129], DATA[31][113], DATA[31][97], DATA[31][81], DATA[31][49], DATA[31][33], DATA[31][17], DATA[31][1], DATA[31][317], DATA[31][301], DATA[31][285], DATA[31][269], DATA[31][237], DATA[31][221], DATA[31][205], DATA[31][189], DATA[31][141], DATA[31][125], DATA[31][109], DATA[31][93], DATA[31][61], DATA[31][45], DATA[31][29], DATA[31][13], DATA[31][306], DATA[31][290], DATA[31][274], DATA[31][258], DATA[31][226], DATA[31][210], DATA[31][194], DATA[31][178], DATA[31][130], DATA[31][114], DATA[31][98], DATA[31][82], DATA[31][50], DATA[31][34], DATA[31][18], DATA[31][2], DATA[31][316], DATA[31][300], DATA[31][284], DATA[31][268], DATA[31][236], DATA[31][220], DATA[31][204], DATA[31][188], DATA[31][140], DATA[31][124], DATA[31][108], DATA[31][92], DATA[31][60], DATA[31][44], DATA[31][28], DATA[31][12], DATA[31][307], DATA[31][291], DATA[31][275], DATA[31][259], DATA[31][227], DATA[31][211], DATA[31][195], DATA[31][179], DATA[31][131], DATA[31][115], DATA[31][99], DATA[31][83], DATA[31][51], DATA[31][35], DATA[31][19], DATA[31][3], DATA[31][312], DATA[31][296], DATA[31][280], DATA[31][264], DATA[31][232], DATA[31][216], DATA[31][200], DATA[31][184], DATA[31][136], DATA[31][120], DATA[31][104], DATA[31][88], DATA[31][56], DATA[31][40], DATA[31][24], DATA[31][8], DATA[31][311], DATA[31][295], DATA[31][279], DATA[31][263], DATA[31][231], DATA[31][215], DATA[31][199], DATA[31][183], DATA[31][135], DATA[31][119], DATA[31][103], DATA[31][87], DATA[31][55], DATA[31][39], DATA[31][23], DATA[31][7], DATA[31][313], DATA[31][297], DATA[31][281], DATA[31][265], DATA[31][233], DATA[31][217], DATA[31][201], DATA[31][185], DATA[31][137], DATA[31][121], DATA[31][105], DATA[31][89], DATA[31][57], DATA[31][41], DATA[31][25], DATA[31][9], DATA[31][310], DATA[31][294], DATA[31][278], DATA[31][262], DATA[31][230], DATA[31][214], DATA[31][198], DATA[31][182], DATA[31][134], DATA[31][118], DATA[31][102], DATA[31][86], DATA[31][54], DATA[31][38], DATA[31][22], DATA[31][6], DATA[31][314], DATA[31][298], DATA[31][282], DATA[31][266], DATA[31][234], DATA[31][218], DATA[31][202], DATA[31][186], DATA[31][138], DATA[31][122], DATA[31][106], DATA[31][90], DATA[31][58], DATA[31][42], DATA[31][26], DATA[31][10], DATA[31][309], DATA[31][293], DATA[31][277], DATA[31][261], DATA[31][229], DATA[31][213], DATA[31][197], DATA[31][181], DATA[31][133], DATA[31][117], DATA[31][101], DATA[31][85], DATA[31][53], DATA[31][37], DATA[31][21], DATA[31][5], DATA[31][315], DATA[31][299], DATA[31][283], DATA[31][267], DATA[31][235], DATA[31][219], DATA[31][203], DATA[31][187], DATA[31][139], DATA[31][123], DATA[31][107], DATA[31][91], DATA[31][59], DATA[31][43], DATA[31][27], DATA[31][11], DATA[31][308], DATA[31][292], DATA[31][276], DATA[31][260], DATA[31][228], DATA[31][212], DATA[31][196], DATA[31][180], DATA[31][132], DATA[31][116], DATA[31][100], DATA[31][84], DATA[31][52], DATA[31][36], DATA[31][20], DATA[31][4], DATA[30][319], DATA[30][303], DATA[30][287], DATA[30][271], DATA[30][239], DATA[30][223], DATA[30][207], DATA[30][191], DATA[30][143], DATA[30][127], DATA[30][111], DATA[30][95], DATA[30][63], DATA[30][47], DATA[30][31], DATA[30][15], DATA[30][304], DATA[30][288], DATA[30][272], DATA[30][256], DATA[30][224], DATA[30][208], DATA[30][192], DATA[30][176], DATA[30][128], DATA[30][112], DATA[30][96], DATA[30][80], DATA[30][48], DATA[30][32], DATA[30][16], DATA[30][0], DATA[30][318], DATA[30][302], DATA[30][286], DATA[30][270], DATA[30][238], DATA[30][222], DATA[30][206], DATA[30][190], DATA[30][142], DATA[30][126], DATA[30][110], DATA[30][94], DATA[30][62], DATA[30][46], DATA[30][30], DATA[30][14], DATA[30][305], DATA[30][289], DATA[30][273], DATA[30][257], DATA[30][225], DATA[30][209], DATA[30][193], DATA[30][177], DATA[30][129], DATA[30][113], DATA[30][97], DATA[30][81], DATA[30][49], DATA[30][33], DATA[30][17], DATA[30][1], DATA[30][317], DATA[30][301], DATA[30][285], DATA[30][269], DATA[30][237], DATA[30][221], DATA[30][205], DATA[30][189], DATA[30][141], DATA[30][125], DATA[30][109], DATA[30][93], DATA[30][61], DATA[30][45], DATA[30][29], DATA[30][13], DATA[30][306], DATA[30][290], DATA[30][274], DATA[30][258], DATA[30][226], DATA[30][210], DATA[30][194], DATA[30][178], DATA[30][130], DATA[30][114], DATA[30][98], DATA[30][82], DATA[30][50], DATA[30][34], DATA[30][18], DATA[30][2], DATA[30][316], DATA[30][300], DATA[30][284], DATA[30][268], DATA[30][236], DATA[30][220], DATA[30][204], DATA[30][188], DATA[30][140], DATA[30][124], DATA[30][108], DATA[30][92], DATA[30][60], DATA[30][44], DATA[30][28], DATA[30][12], DATA[30][307], DATA[30][291], DATA[30][275], DATA[30][259], DATA[30][227], DATA[30][211], DATA[30][195], DATA[30][179], DATA[30][131], DATA[30][115], DATA[30][99], DATA[30][83], DATA[30][51], DATA[30][35], DATA[30][19], DATA[30][3], DATA[30][312], DATA[30][296], DATA[30][280], DATA[30][264], DATA[30][232], DATA[30][216], DATA[30][200], DATA[30][184], DATA[30][136], DATA[30][120], DATA[30][104], DATA[30][88], DATA[30][56], DATA[30][40], DATA[30][24], DATA[30][8], DATA[30][311], DATA[30][295], DATA[30][279], DATA[30][263], DATA[30][231], DATA[30][215], DATA[30][199], DATA[30][183], DATA[30][135], DATA[30][119], DATA[30][103], DATA[30][87], DATA[30][55], DATA[30][39], DATA[30][23], DATA[30][7], DATA[30][313], DATA[30][297], DATA[30][281], DATA[30][265], DATA[30][233], DATA[30][217], DATA[30][201], DATA[30][185], DATA[30][137], DATA[30][121], DATA[30][105], DATA[30][89], DATA[30][57], DATA[30][41], DATA[30][25], DATA[30][9], DATA[30][310], DATA[30][294], DATA[30][278], DATA[30][262], DATA[30][230], DATA[30][214], DATA[30][198], DATA[30][182], DATA[30][134], DATA[30][118], DATA[30][102], DATA[30][86], DATA[30][54], DATA[30][38], DATA[30][22], DATA[30][6], DATA[30][314], DATA[30][298], DATA[30][282], DATA[30][266], DATA[30][234], DATA[30][218], DATA[30][202], DATA[30][186], DATA[30][138], DATA[30][122], DATA[30][106], DATA[30][90], DATA[30][58], DATA[30][42], DATA[30][26], DATA[30][10], DATA[30][309], DATA[30][293], DATA[30][277], DATA[30][261], DATA[30][229], DATA[30][213], DATA[30][197], DATA[30][181], DATA[30][133], DATA[30][117], DATA[30][101], DATA[30][85], DATA[30][53], DATA[30][37], DATA[30][21], DATA[30][5], DATA[30][315], DATA[30][299], DATA[30][283], DATA[30][267], DATA[30][235], DATA[30][219], DATA[30][203], DATA[30][187], DATA[30][139], DATA[30][123], DATA[30][107], DATA[30][91], DATA[30][59], DATA[30][43], DATA[30][27], DATA[30][11], DATA[30][308], DATA[30][292], DATA[30][276], DATA[30][260], DATA[30][228], DATA[30][212], DATA[30][196], DATA[30][180], DATA[30][132], DATA[30][116], DATA[30][100], DATA[30][84], DATA[30][52], DATA[30][36], DATA[30][20], DATA[30][4], DATA[29][319], DATA[29][303], DATA[29][287], DATA[29][271], DATA[29][239], DATA[29][223], DATA[29][207], DATA[29][191], DATA[29][143], DATA[29][127], DATA[29][111], DATA[29][95], DATA[29][63], DATA[29][47], DATA[29][31], DATA[29][15], DATA[29][304], DATA[29][288], DATA[29][272], DATA[29][256], DATA[29][224], DATA[29][208], DATA[29][192], DATA[29][176], DATA[29][128], DATA[29][112], DATA[29][96], DATA[29][80], DATA[29][48], DATA[29][32], DATA[29][16], DATA[29][0], DATA[29][318], DATA[29][302], DATA[29][286], DATA[29][270], DATA[29][238], DATA[29][222], DATA[29][206], DATA[29][190], DATA[29][142], DATA[29][126], DATA[29][110], DATA[29][94], DATA[29][62], DATA[29][46], DATA[29][30], DATA[29][14], DATA[29][305], DATA[29][289], DATA[29][273], DATA[29][257], DATA[29][225], DATA[29][209], DATA[29][193], DATA[29][177], DATA[29][129], DATA[29][113], DATA[29][97], DATA[29][81], DATA[29][49], DATA[29][33], DATA[29][17], DATA[29][1], DATA[29][317], DATA[29][301], DATA[29][285], DATA[29][269], DATA[29][237], DATA[29][221], DATA[29][205], DATA[29][189], DATA[29][141], DATA[29][125], DATA[29][109], DATA[29][93], DATA[29][61], DATA[29][45], DATA[29][29], DATA[29][13], DATA[29][306], DATA[29][290], DATA[29][274], DATA[29][258], DATA[29][226], DATA[29][210], DATA[29][194], DATA[29][178], DATA[29][130], DATA[29][114], DATA[29][98], DATA[29][82], DATA[29][50], DATA[29][34], DATA[29][18], DATA[29][2], DATA[29][316], DATA[29][300], DATA[29][284], DATA[29][268], DATA[29][236], DATA[29][220], DATA[29][204], DATA[29][188], DATA[29][140], DATA[29][124], DATA[29][108], DATA[29][92], DATA[29][60], DATA[29][44], DATA[29][28], DATA[29][12], DATA[29][307], DATA[29][291], DATA[29][275], DATA[29][259], DATA[29][227], DATA[29][211], DATA[29][195], DATA[29][179], DATA[29][131], DATA[29][115], DATA[29][99], DATA[29][83], DATA[29][51], DATA[29][35], DATA[29][19], DATA[29][3], DATA[29][312], DATA[29][296], DATA[29][280], DATA[29][264], DATA[29][232], DATA[29][216], DATA[29][200], DATA[29][184], DATA[29][136], DATA[29][120], DATA[29][104], DATA[29][88], DATA[29][56], DATA[29][40], DATA[29][24], DATA[29][8], DATA[29][311], DATA[29][295], DATA[29][279], DATA[29][263], DATA[29][231], DATA[29][215], DATA[29][199], DATA[29][183], DATA[29][135], DATA[29][119], DATA[29][103], DATA[29][87], DATA[29][55], DATA[29][39], DATA[29][23], DATA[29][7], DATA[29][313], DATA[29][297], DATA[29][281], DATA[29][265], DATA[29][233], DATA[29][217], DATA[29][201], DATA[29][185], DATA[29][137], DATA[29][121], DATA[29][105], DATA[29][89], DATA[29][57], DATA[29][41], DATA[29][25], DATA[29][9], DATA[29][310], DATA[29][294], DATA[29][278], DATA[29][262], DATA[29][230], DATA[29][214], DATA[29][198], DATA[29][182], DATA[29][134], DATA[29][118], DATA[29][102], DATA[29][86], DATA[29][54], DATA[29][38], DATA[29][22], DATA[29][6], DATA[29][314], DATA[29][298], DATA[29][282], DATA[29][266], DATA[29][234], DATA[29][218], DATA[29][202], DATA[29][186], DATA[29][138], DATA[29][122], DATA[29][106], DATA[29][90], DATA[29][58], DATA[29][42], DATA[29][26], DATA[29][10], DATA[29][309], DATA[29][293], DATA[29][277], DATA[29][261], DATA[29][229], DATA[29][213], DATA[29][197], DATA[29][181], DATA[29][133], DATA[29][117], DATA[29][101], DATA[29][85], DATA[29][53], DATA[29][37], DATA[29][21], DATA[29][5], DATA[29][315], DATA[29][299], DATA[29][283], DATA[29][267], DATA[29][235], DATA[29][219], DATA[29][203], DATA[29][187], DATA[29][139], DATA[29][123], DATA[29][107], DATA[29][91], DATA[29][59], DATA[29][43], DATA[29][27], DATA[29][11], DATA[29][308], DATA[29][292], DATA[29][276], DATA[29][260], DATA[29][228], DATA[29][212], DATA[29][196], DATA[29][180], DATA[29][132], DATA[29][116], DATA[29][100], DATA[29][84], DATA[29][52], DATA[29][36], DATA[29][20], DATA[29][4], DATA[28][319], DATA[28][303], DATA[28][287], DATA[28][271], DATA[28][239], DATA[28][223], DATA[28][207], DATA[28][191], DATA[28][143], DATA[28][127], DATA[28][111], DATA[28][95], DATA[28][63], DATA[28][47], DATA[28][31], DATA[28][15], DATA[28][304], DATA[28][288], DATA[28][272], DATA[28][256], DATA[28][224], DATA[28][208], DATA[28][192], DATA[28][176], DATA[28][128], DATA[28][112], DATA[28][96], DATA[28][80], DATA[28][48], DATA[28][32], DATA[28][16], DATA[28][0], DATA[28][318], DATA[28][302], DATA[28][286], DATA[28][270], DATA[28][238], DATA[28][222], DATA[28][206], DATA[28][190], DATA[28][142], DATA[28][126], DATA[28][110], DATA[28][94], DATA[28][62], DATA[28][46], DATA[28][30], DATA[28][14], DATA[28][305], DATA[28][289], DATA[28][273], DATA[28][257], DATA[28][225], DATA[28][209], DATA[28][193], DATA[28][177], DATA[28][129], DATA[28][113], DATA[28][97], DATA[28][81], DATA[28][49], DATA[28][33], DATA[28][17], DATA[28][1], DATA[28][317], DATA[28][301], DATA[28][285], DATA[28][269], DATA[28][237], DATA[28][221], DATA[28][205], DATA[28][189], DATA[28][141], DATA[28][125], DATA[28][109], DATA[28][93], DATA[28][61], DATA[28][45], DATA[28][29], DATA[28][13], DATA[28][306], DATA[28][290], DATA[28][274], DATA[28][258], DATA[28][226], DATA[28][210], DATA[28][194], DATA[28][178], DATA[28][130], DATA[28][114], DATA[28][98], DATA[28][82], DATA[28][50], DATA[28][34], DATA[28][18], DATA[28][2], DATA[28][316], DATA[28][300], DATA[28][284], DATA[28][268], DATA[28][236], DATA[28][220], DATA[28][204], DATA[28][188], DATA[28][140], DATA[28][124], DATA[28][108], DATA[28][92], DATA[28][60], DATA[28][44], DATA[28][28], DATA[28][12], DATA[28][307], DATA[28][291], DATA[28][275], DATA[28][259], DATA[28][227], DATA[28][211], DATA[28][195], DATA[28][179], DATA[28][131], DATA[28][115], DATA[28][99], DATA[28][83], DATA[28][51], DATA[28][35], DATA[28][19], DATA[28][3], DATA[28][312], DATA[28][296], DATA[28][280], DATA[28][264], DATA[28][232], DATA[28][216], DATA[28][200], DATA[28][184], DATA[28][136], DATA[28][120], DATA[28][104], DATA[28][88], DATA[28][56], DATA[28][40], DATA[28][24], DATA[28][8], DATA[28][311], DATA[28][295], DATA[28][279], DATA[28][263], DATA[28][231], DATA[28][215], DATA[28][199], DATA[28][183], DATA[28][135], DATA[28][119], DATA[28][103], DATA[28][87], DATA[28][55], DATA[28][39], DATA[28][23], DATA[28][7], DATA[28][313], DATA[28][297], DATA[28][281], DATA[28][265], DATA[28][233], DATA[28][217], DATA[28][201], DATA[28][185], DATA[28][137], DATA[28][121], DATA[28][105], DATA[28][89], DATA[28][57], DATA[28][41], DATA[28][25], DATA[28][9], DATA[28][310], DATA[28][294], DATA[28][278], DATA[28][262], DATA[28][230], DATA[28][214], DATA[28][198], DATA[28][182], DATA[28][134], DATA[28][118], DATA[28][102], DATA[28][86], DATA[28][54], DATA[28][38], DATA[28][22], DATA[28][6], DATA[28][314], DATA[28][298], DATA[28][282], DATA[28][266], DATA[28][234], DATA[28][218], DATA[28][202], DATA[28][186], DATA[28][138], DATA[28][122], DATA[28][106], DATA[28][90], DATA[28][58], DATA[28][42], DATA[28][26], DATA[28][10], DATA[28][309], DATA[28][293], DATA[28][277], DATA[28][261], DATA[28][229], DATA[28][213], DATA[28][197], DATA[28][181], DATA[28][133], DATA[28][117], DATA[28][101], DATA[28][85], DATA[28][53], DATA[28][37], DATA[28][21], DATA[28][5], DATA[28][315], DATA[28][299], DATA[28][283], DATA[28][267], DATA[28][235], DATA[28][219], DATA[28][203], DATA[28][187], DATA[28][139], DATA[28][123], DATA[28][107], DATA[28][91], DATA[28][59], DATA[28][43], DATA[28][27], DATA[28][11], DATA[28][308], DATA[28][292], DATA[28][276], DATA[28][260], DATA[28][228], DATA[28][212], DATA[28][196], DATA[28][180], DATA[28][132], DATA[28][116], DATA[28][100], DATA[28][84], DATA[28][52], DATA[28][36], DATA[28][20], DATA[28][4], DATA[27][319], DATA[27][303], DATA[27][287], DATA[27][271], DATA[27][239], DATA[27][223], DATA[27][207], DATA[27][191], DATA[27][143], DATA[27][127], DATA[27][111], DATA[27][95], DATA[27][63], DATA[27][47], DATA[27][31], DATA[27][15], DATA[27][304], DATA[27][288], DATA[27][272], DATA[27][256], DATA[27][224], DATA[27][208], DATA[27][192], DATA[27][176], DATA[27][128], DATA[27][112], DATA[27][96], DATA[27][80], DATA[27][48], DATA[27][32], DATA[27][16], DATA[27][0], DATA[27][318], DATA[27][302], DATA[27][286], DATA[27][270], DATA[27][238], DATA[27][222], DATA[27][206], DATA[27][190], DATA[27][142], DATA[27][126], DATA[27][110], DATA[27][94], DATA[27][62], DATA[27][46], DATA[27][30], DATA[27][14], DATA[27][305], DATA[27][289], DATA[27][273], DATA[27][257], DATA[27][225], DATA[27][209], DATA[27][193], DATA[27][177], DATA[27][129], DATA[27][113], DATA[27][97], DATA[27][81], DATA[27][49], DATA[27][33], DATA[27][17], DATA[27][1], DATA[27][317], DATA[27][301], DATA[27][285], DATA[27][269], DATA[27][237], DATA[27][221], DATA[27][205], DATA[27][189], DATA[27][141], DATA[27][125], DATA[27][109], DATA[27][93], DATA[27][61], DATA[27][45], DATA[27][29], DATA[27][13], DATA[27][306], DATA[27][290], DATA[27][274], DATA[27][258], DATA[27][226], DATA[27][210], DATA[27][194], DATA[27][178], DATA[27][130], DATA[27][114], DATA[27][98], DATA[27][82], DATA[27][50], DATA[27][34], DATA[27][18], DATA[27][2], DATA[27][316], DATA[27][300], DATA[27][284], DATA[27][268], DATA[27][236], DATA[27][220], DATA[27][204], DATA[27][188], DATA[27][140], DATA[27][124], DATA[27][108], DATA[27][92], DATA[27][60], DATA[27][44], DATA[27][28], DATA[27][12], DATA[27][307], DATA[27][291], DATA[27][275], DATA[27][259], DATA[27][227], DATA[27][211], DATA[27][195], DATA[27][179], DATA[27][131], DATA[27][115], DATA[27][99], DATA[27][83], DATA[27][51], DATA[27][35], DATA[27][19], DATA[27][3], DATA[27][312], DATA[27][296], DATA[27][280], DATA[27][264], DATA[27][232], DATA[27][216], DATA[27][200], DATA[27][184], DATA[27][136], DATA[27][120], DATA[27][104], DATA[27][88], DATA[27][56], DATA[27][40], DATA[27][24], DATA[27][8], DATA[27][311], DATA[27][295], DATA[27][279], DATA[27][263], DATA[27][231], DATA[27][215], DATA[27][199], DATA[27][183], DATA[27][135], DATA[27][119], DATA[27][103], DATA[27][87], DATA[27][55], DATA[27][39], DATA[27][23], DATA[27][7], DATA[27][313], DATA[27][297], DATA[27][281], DATA[27][265], DATA[27][233], DATA[27][217], DATA[27][201], DATA[27][185], DATA[27][137], DATA[27][121], DATA[27][105], DATA[27][89], DATA[27][57], DATA[27][41], DATA[27][25], DATA[27][9], DATA[27][310], DATA[27][294], DATA[27][278], DATA[27][262], DATA[27][230], DATA[27][214], DATA[27][198], DATA[27][182], DATA[27][134], DATA[27][118], DATA[27][102], DATA[27][86], DATA[27][54], DATA[27][38], DATA[27][22], DATA[27][6], DATA[27][314], DATA[27][298], DATA[27][282], DATA[27][266], DATA[27][234], DATA[27][218], DATA[27][202], DATA[27][186], DATA[27][138], DATA[27][122], DATA[27][106], DATA[27][90], DATA[27][58], DATA[27][42], DATA[27][26], DATA[27][10], DATA[27][309], DATA[27][293], DATA[27][277], DATA[27][261], DATA[27][229], DATA[27][213], DATA[27][197], DATA[27][181], DATA[27][133], DATA[27][117], DATA[27][101], DATA[27][85], DATA[27][53], DATA[27][37], DATA[27][21], DATA[27][5], DATA[27][315], DATA[27][299], DATA[27][283], DATA[27][267], DATA[27][235], DATA[27][219], DATA[27][203], DATA[27][187], DATA[27][139], DATA[27][123], DATA[27][107], DATA[27][91], DATA[27][59], DATA[27][43], DATA[27][27], DATA[27][11], DATA[27][308], DATA[27][292], DATA[27][276], DATA[27][260], DATA[27][228], DATA[27][212], DATA[27][196], DATA[27][180], DATA[27][132], DATA[27][116], DATA[27][100], DATA[27][84], DATA[27][52], DATA[27][36], DATA[27][20], DATA[27][4], DATA[26][319], DATA[26][303], DATA[26][287], DATA[26][271], DATA[26][239], DATA[26][223], DATA[26][207], DATA[26][191], DATA[26][143], DATA[26][127], DATA[26][111], DATA[26][95], DATA[26][63], DATA[26][47], DATA[26][31], DATA[26][15], DATA[26][304], DATA[26][288], DATA[26][272], DATA[26][256], DATA[26][224], DATA[26][208], DATA[26][192], DATA[26][176], DATA[26][128], DATA[26][112], DATA[26][96], DATA[26][80], DATA[26][48], DATA[26][32], DATA[26][16], DATA[26][0], DATA[26][318], DATA[26][302], DATA[26][286], DATA[26][270], DATA[26][238], DATA[26][222], DATA[26][206], DATA[26][190], DATA[26][142], DATA[26][126], DATA[26][110], DATA[26][94], DATA[26][62], DATA[26][46], DATA[26][30], DATA[26][14], DATA[26][305], DATA[26][289], DATA[26][273], DATA[26][257], DATA[26][225], DATA[26][209], DATA[26][193], DATA[26][177], DATA[26][129], DATA[26][113], DATA[26][97], DATA[26][81], DATA[26][49], DATA[26][33], DATA[26][17], DATA[26][1], DATA[26][317], DATA[26][301], DATA[26][285], DATA[26][269], DATA[26][237], DATA[26][221], DATA[26][205], DATA[26][189], DATA[26][141], DATA[26][125], DATA[26][109], DATA[26][93], DATA[26][61], DATA[26][45], DATA[26][29], DATA[26][13], DATA[26][306], DATA[26][290], DATA[26][274], DATA[26][258], DATA[26][226], DATA[26][210], DATA[26][194], DATA[26][178], DATA[26][130], DATA[26][114], DATA[26][98], DATA[26][82], DATA[26][50], DATA[26][34], DATA[26][18], DATA[26][2], DATA[26][316], DATA[26][300], DATA[26][284], DATA[26][268], DATA[26][236], DATA[26][220], DATA[26][204], DATA[26][188], DATA[26][140], DATA[26][124], DATA[26][108], DATA[26][92], DATA[26][60], DATA[26][44], DATA[26][28], DATA[26][12], DATA[26][307], DATA[26][291], DATA[26][275], DATA[26][259], DATA[26][227], DATA[26][211], DATA[26][195], DATA[26][179], DATA[26][131], DATA[26][115], DATA[26][99], DATA[26][83], DATA[26][51], DATA[26][35], DATA[26][19], DATA[26][3], DATA[26][312], DATA[26][296], DATA[26][280], DATA[26][264], DATA[26][232], DATA[26][216], DATA[26][200], DATA[26][184], DATA[26][136], DATA[26][120], DATA[26][104], DATA[26][88], DATA[26][56], DATA[26][40], DATA[26][24], DATA[26][8], DATA[26][311], DATA[26][295], DATA[26][279], DATA[26][263], DATA[26][231], DATA[26][215], DATA[26][199], DATA[26][183], DATA[26][135], DATA[26][119], DATA[26][103], DATA[26][87], DATA[26][55], DATA[26][39], DATA[26][23], DATA[26][7], DATA[26][313], DATA[26][297], DATA[26][281], DATA[26][265], DATA[26][233], DATA[26][217], DATA[26][201], DATA[26][185], DATA[26][137], DATA[26][121], DATA[26][105], DATA[26][89], DATA[26][57], DATA[26][41], DATA[26][25], DATA[26][9], DATA[26][310], DATA[26][294], DATA[26][278], DATA[26][262], DATA[26][230], DATA[26][214], DATA[26][198], DATA[26][182], DATA[26][134], DATA[26][118], DATA[26][102], DATA[26][86], DATA[26][54], DATA[26][38], DATA[26][22], DATA[26][6], DATA[26][314], DATA[26][298], DATA[26][282], DATA[26][266], DATA[26][234], DATA[26][218], DATA[26][202], DATA[26][186], DATA[26][138], DATA[26][122], DATA[26][106], DATA[26][90], DATA[26][58], DATA[26][42], DATA[26][26], DATA[26][10], DATA[26][309], DATA[26][293], DATA[26][277], DATA[26][261], DATA[26][229], DATA[26][213], DATA[26][197], DATA[26][181], DATA[26][133], DATA[26][117], DATA[26][101], DATA[26][85], DATA[26][53], DATA[26][37], DATA[26][21], DATA[26][5], DATA[26][315], DATA[26][299], DATA[26][283], DATA[26][267], DATA[26][235], DATA[26][219], DATA[26][203], DATA[26][187], DATA[26][139], DATA[26][123], DATA[26][107], DATA[26][91], DATA[26][59], DATA[26][43], DATA[26][27], DATA[26][11], DATA[26][308], DATA[26][292], DATA[26][276], DATA[26][260], DATA[26][228], DATA[26][212], DATA[26][196], DATA[26][180], DATA[26][132], DATA[26][116], DATA[26][100], DATA[26][84], DATA[26][52], DATA[26][36], DATA[26][20], DATA[26][4], DATA[25][319], DATA[25][303], DATA[25][287], DATA[25][271], DATA[25][239], DATA[25][223], DATA[25][207], DATA[25][191], DATA[25][143], DATA[25][127], DATA[25][111], DATA[25][95], DATA[25][63], DATA[25][47], DATA[25][31], DATA[25][15], DATA[25][304], DATA[25][288], DATA[25][272], DATA[25][256], DATA[25][224], DATA[25][208], DATA[25][192], DATA[25][176], DATA[25][128], DATA[25][112], DATA[25][96], DATA[25][80], DATA[25][48], DATA[25][32], DATA[25][16], DATA[25][0], DATA[25][318], DATA[25][302], DATA[25][286], DATA[25][270], DATA[25][238], DATA[25][222], DATA[25][206], DATA[25][190], DATA[25][142], DATA[25][126], DATA[25][110], DATA[25][94], DATA[25][62], DATA[25][46], DATA[25][30], DATA[25][14], DATA[25][305], DATA[25][289], DATA[25][273], DATA[25][257], DATA[25][225], DATA[25][209], DATA[25][193], DATA[25][177], DATA[25][129], DATA[25][113], DATA[25][97], DATA[25][81], DATA[25][49], DATA[25][33], DATA[25][17], DATA[25][1], DATA[25][317], DATA[25][301], DATA[25][285], DATA[25][269], DATA[25][237], DATA[25][221], DATA[25][205], DATA[25][189], DATA[25][141], DATA[25][125], DATA[25][109], DATA[25][93], DATA[25][61], DATA[25][45], DATA[25][29], DATA[25][13], DATA[25][306], DATA[25][290], DATA[25][274], DATA[25][258], DATA[25][226], DATA[25][210], DATA[25][194], DATA[25][178], DATA[25][130], DATA[25][114], DATA[25][98], DATA[25][82], DATA[25][50], DATA[25][34], DATA[25][18], DATA[25][2], DATA[25][316], DATA[25][300], DATA[25][284], DATA[25][268], DATA[25][236], DATA[25][220], DATA[25][204], DATA[25][188], DATA[25][140], DATA[25][124], DATA[25][108], DATA[25][92], DATA[25][60], DATA[25][44], DATA[25][28], DATA[25][12], DATA[25][307], DATA[25][291], DATA[25][275], DATA[25][259], DATA[25][227], DATA[25][211], DATA[25][195], DATA[25][179], DATA[25][131], DATA[25][115], DATA[25][99], DATA[25][83], DATA[25][51], DATA[25][35], DATA[25][19], DATA[25][3], DATA[25][312], DATA[25][296], DATA[25][280], DATA[25][264], DATA[25][232], DATA[25][216], DATA[25][200], DATA[25][184], DATA[25][136], DATA[25][120], DATA[25][104], DATA[25][88], DATA[25][56], DATA[25][40], DATA[25][24], DATA[25][8], DATA[25][311], DATA[25][295], DATA[25][279], DATA[25][263], DATA[25][231], DATA[25][215], DATA[25][199], DATA[25][183], DATA[25][135], DATA[25][119], DATA[25][103], DATA[25][87], DATA[25][55], DATA[25][39], DATA[25][23], DATA[25][7], DATA[25][313], DATA[25][297], DATA[25][281], DATA[25][265], DATA[25][233], DATA[25][217], DATA[25][201], DATA[25][185], DATA[25][137], DATA[25][121], DATA[25][105], DATA[25][89], DATA[25][57], DATA[25][41], DATA[25][25], DATA[25][9], DATA[25][310], DATA[25][294], DATA[25][278], DATA[25][262], DATA[25][230], DATA[25][214], DATA[25][198], DATA[25][182], DATA[25][134], DATA[25][118], DATA[25][102], DATA[25][86], DATA[25][54], DATA[25][38], DATA[25][22], DATA[25][6], DATA[25][314], DATA[25][298], DATA[25][282], DATA[25][266], DATA[25][234], DATA[25][218], DATA[25][202], DATA[25][186], DATA[25][138], DATA[25][122], DATA[25][106], DATA[25][90], DATA[25][58], DATA[25][42], DATA[25][26], DATA[25][10], DATA[25][309], DATA[25][293], DATA[25][277], DATA[25][261], DATA[25][229], DATA[25][213], DATA[25][197], DATA[25][181], DATA[25][133], DATA[25][117], DATA[25][101], DATA[25][85], DATA[25][53], DATA[25][37], DATA[25][21], DATA[25][5], DATA[25][315], DATA[25][299], DATA[25][283], DATA[25][267], DATA[25][235], DATA[25][219], DATA[25][203], DATA[25][187], DATA[25][139], DATA[25][123], DATA[25][107], DATA[25][91], DATA[25][59], DATA[25][43], DATA[25][27], DATA[25][11], DATA[25][308], DATA[25][292], DATA[25][276], DATA[25][260], DATA[25][228], DATA[25][212], DATA[25][196], DATA[25][180], DATA[25][132], DATA[25][116], DATA[25][100], DATA[25][84], DATA[25][52], DATA[25][36], DATA[25][20], DATA[25][4], DATA[24][319], DATA[24][303], DATA[24][287], DATA[24][271], DATA[24][239], DATA[24][223], DATA[24][207], DATA[24][191], DATA[24][143], DATA[24][127], DATA[24][111], DATA[24][95], DATA[24][63], DATA[24][47], DATA[24][31], DATA[24][15], DATA[24][304], DATA[24][288], DATA[24][272], DATA[24][256], DATA[24][224], DATA[24][208], DATA[24][192], DATA[24][176], DATA[24][128], DATA[24][112], DATA[24][96], DATA[24][80], DATA[24][48], DATA[24][32], DATA[24][16], DATA[24][0], DATA[24][318], DATA[24][302], DATA[24][286], DATA[24][270], DATA[24][238], DATA[24][222], DATA[24][206], DATA[24][190], DATA[24][142], DATA[24][126], DATA[24][110], DATA[24][94], DATA[24][62], DATA[24][46], DATA[24][30], DATA[24][14], DATA[24][305], DATA[24][289], DATA[24][273], DATA[24][257], DATA[24][225], DATA[24][209], DATA[24][193], DATA[24][177], DATA[24][129], DATA[24][113], DATA[24][97], DATA[24][81], DATA[24][49], DATA[24][33], DATA[24][17], DATA[24][1], DATA[24][317], DATA[24][301], DATA[24][285], DATA[24][269], DATA[24][237], DATA[24][221], DATA[24][205], DATA[24][189], DATA[24][141], DATA[24][125], DATA[24][109], DATA[24][93], DATA[24][61], DATA[24][45], DATA[24][29], DATA[24][13], DATA[24][306], DATA[24][290], DATA[24][274], DATA[24][258], DATA[24][226], DATA[24][210], DATA[24][194], DATA[24][178], DATA[24][130], DATA[24][114], DATA[24][98], DATA[24][82], DATA[24][50], DATA[24][34], DATA[24][18], DATA[24][2], DATA[24][316], DATA[24][300], DATA[24][284], DATA[24][268], DATA[24][236], DATA[24][220], DATA[24][204], DATA[24][188], DATA[24][140], DATA[24][124], DATA[24][108], DATA[24][92], DATA[24][60], DATA[24][44], DATA[24][28], DATA[24][12], DATA[24][307], DATA[24][291], DATA[24][275], DATA[24][259], DATA[24][227], DATA[24][211], DATA[24][195], DATA[24][179], DATA[24][131], DATA[24][115], DATA[24][99], DATA[24][83], DATA[24][51], DATA[24][35], DATA[24][19], DATA[24][3], DATA[24][312], DATA[24][296], DATA[24][280], DATA[24][264], DATA[24][232], DATA[24][216], DATA[24][200], DATA[24][184], DATA[24][136], DATA[24][120], DATA[24][104], DATA[24][88], DATA[24][56], DATA[24][40], DATA[24][24], DATA[24][8], DATA[24][311], DATA[24][295], DATA[24][279], DATA[24][263], DATA[24][231], DATA[24][215], DATA[24][199], DATA[24][183], DATA[24][135], DATA[24][119], DATA[24][103], DATA[24][87], DATA[24][55], DATA[24][39], DATA[24][23], DATA[24][7], DATA[24][313], DATA[24][297], DATA[24][281], DATA[24][265], DATA[24][233], DATA[24][217], DATA[24][201], DATA[24][185], DATA[24][137], DATA[24][121], DATA[24][105], DATA[24][89], DATA[24][57], DATA[24][41], DATA[24][25], DATA[24][9], DATA[24][310], DATA[24][294], DATA[24][278], DATA[24][262], DATA[24][230], DATA[24][214], DATA[24][198], DATA[24][182], DATA[24][134], DATA[24][118], DATA[24][102], DATA[24][86], DATA[24][54], DATA[24][38], DATA[24][22], DATA[24][6], DATA[24][314], DATA[24][298], DATA[24][282], DATA[24][266], DATA[24][234], DATA[24][218], DATA[24][202], DATA[24][186], DATA[24][138], DATA[24][122], DATA[24][106], DATA[24][90], DATA[24][58], DATA[24][42], DATA[24][26], DATA[24][10], DATA[24][309], DATA[24][293], DATA[24][277], DATA[24][261], DATA[24][229], DATA[24][213], DATA[24][197], DATA[24][181], DATA[24][133], DATA[24][117], DATA[24][101], DATA[24][85], DATA[24][53], DATA[24][37], DATA[24][21], DATA[24][5], DATA[24][315], DATA[24][299], DATA[24][283], DATA[24][267], DATA[24][235], DATA[24][219], DATA[24][203], DATA[24][187], DATA[24][139], DATA[24][123], DATA[24][107], DATA[24][91], DATA[24][59], DATA[24][43], DATA[24][27], DATA[24][11], DATA[24][308], DATA[24][292], DATA[24][276], DATA[24][260], DATA[24][228], DATA[24][212], DATA[24][196], DATA[24][180], DATA[24][132], DATA[24][116], DATA[24][100], DATA[24][84], DATA[24][52], DATA[24][36], DATA[24][20], DATA[24][4], DATA[23][319], DATA[23][303], DATA[23][287], DATA[23][271], DATA[23][239], DATA[23][223], DATA[23][207], DATA[23][191], DATA[23][143], DATA[23][127], DATA[23][111], DATA[23][95], DATA[23][63], DATA[23][47], DATA[23][31], DATA[23][15], DATA[23][304], DATA[23][288], DATA[23][272], DATA[23][256], DATA[23][224], DATA[23][208], DATA[23][192], DATA[23][176], DATA[23][128], DATA[23][112], DATA[23][96], DATA[23][80], DATA[23][48], DATA[23][32], DATA[23][16], DATA[23][0], DATA[23][318], DATA[23][302], DATA[23][286], DATA[23][270], DATA[23][238], DATA[23][222], DATA[23][206], DATA[23][190], DATA[23][142], DATA[23][126], DATA[23][110], DATA[23][94], DATA[23][62], DATA[23][46], DATA[23][30], DATA[23][14], DATA[23][305], DATA[23][289], DATA[23][273], DATA[23][257], DATA[23][225], DATA[23][209], DATA[23][193], DATA[23][177], DATA[23][129], DATA[23][113], DATA[23][97], DATA[23][81], DATA[23][49], DATA[23][33], DATA[23][17], DATA[23][1], DATA[23][317], DATA[23][301], DATA[23][285], DATA[23][269], DATA[23][237], DATA[23][221], DATA[23][205], DATA[23][189], DATA[23][141], DATA[23][125], DATA[23][109], DATA[23][93], DATA[23][61], DATA[23][45], DATA[23][29], DATA[23][13], DATA[23][306], DATA[23][290], DATA[23][274], DATA[23][258], DATA[23][226], DATA[23][210], DATA[23][194], DATA[23][178], DATA[23][130], DATA[23][114], DATA[23][98], DATA[23][82], DATA[23][50], DATA[23][34], DATA[23][18], DATA[23][2], DATA[23][316], DATA[23][300], DATA[23][284], DATA[23][268], DATA[23][236], DATA[23][220], DATA[23][204], DATA[23][188], DATA[23][140], DATA[23][124], DATA[23][108], DATA[23][92], DATA[23][60], DATA[23][44], DATA[23][28], DATA[23][12], DATA[23][307], DATA[23][291], DATA[23][275], DATA[23][259], DATA[23][227], DATA[23][211], DATA[23][195], DATA[23][179], DATA[23][131], DATA[23][115], DATA[23][99], DATA[23][83], DATA[23][51], DATA[23][35], DATA[23][19], DATA[23][3], DATA[23][312], DATA[23][296], DATA[23][280], DATA[23][264], DATA[23][232], DATA[23][216], DATA[23][200], DATA[23][184], DATA[23][136], DATA[23][120], DATA[23][104], DATA[23][88], DATA[23][56], DATA[23][40], DATA[23][24], DATA[23][8], DATA[23][311], DATA[23][295], DATA[23][279], DATA[23][263], DATA[23][231], DATA[23][215], DATA[23][199], DATA[23][183], DATA[23][135], DATA[23][119], DATA[23][103], DATA[23][87], DATA[23][55], DATA[23][39], DATA[23][23], DATA[23][7], DATA[23][313], DATA[23][297], DATA[23][281], DATA[23][265], DATA[23][233], DATA[23][217], DATA[23][201], DATA[23][185], DATA[23][137], DATA[23][121], DATA[23][105], DATA[23][89], DATA[23][57], DATA[23][41], DATA[23][25], DATA[23][9], DATA[23][310], DATA[23][294], DATA[23][278], DATA[23][262], DATA[23][230], DATA[23][214], DATA[23][198], DATA[23][182], DATA[23][134], DATA[23][118], DATA[23][102], DATA[23][86], DATA[23][54], DATA[23][38], DATA[23][22], DATA[23][6], DATA[23][314], DATA[23][298], DATA[23][282], DATA[23][266], DATA[23][234], DATA[23][218], DATA[23][202], DATA[23][186], DATA[23][138], DATA[23][122], DATA[23][106], DATA[23][90], DATA[23][58], DATA[23][42], DATA[23][26], DATA[23][10], DATA[23][309], DATA[23][293], DATA[23][277], DATA[23][261], DATA[23][229], DATA[23][213], DATA[23][197], DATA[23][181], DATA[23][133], DATA[23][117], DATA[23][101], DATA[23][85], DATA[23][53], DATA[23][37], DATA[23][21], DATA[23][5], DATA[23][315], DATA[23][299], DATA[23][283], DATA[23][267], DATA[23][235], DATA[23][219], DATA[23][203], DATA[23][187], DATA[23][139], DATA[23][123], DATA[23][107], DATA[23][91], DATA[23][59], DATA[23][43], DATA[23][27], DATA[23][11], DATA[23][308], DATA[23][292], DATA[23][276], DATA[23][260], DATA[23][228], DATA[23][212], DATA[23][196], DATA[23][180], DATA[23][132], DATA[23][116], DATA[23][100], DATA[23][84], DATA[23][52], DATA[23][36], DATA[23][20], DATA[23][4], DATA[22][319], DATA[22][303], DATA[22][287], DATA[22][271], DATA[22][239], DATA[22][223], DATA[22][207], DATA[22][191], DATA[22][143], DATA[22][127], DATA[22][111], DATA[22][95], DATA[22][63], DATA[22][47], DATA[22][31], DATA[22][15], DATA[22][304], DATA[22][288], DATA[22][272], DATA[22][256], DATA[22][224], DATA[22][208], DATA[22][192], DATA[22][176], DATA[22][128], DATA[22][112], DATA[22][96], DATA[22][80], DATA[22][48], DATA[22][32], DATA[22][16], DATA[22][0], DATA[22][318], DATA[22][302], DATA[22][286], DATA[22][270], DATA[22][238], DATA[22][222], DATA[22][206], DATA[22][190], DATA[22][142], DATA[22][126], DATA[22][110], DATA[22][94], DATA[22][62], DATA[22][46], DATA[22][30], DATA[22][14], DATA[22][305], DATA[22][289], DATA[22][273], DATA[22][257], DATA[22][225], DATA[22][209], DATA[22][193], DATA[22][177], DATA[22][129], DATA[22][113], DATA[22][97], DATA[22][81], DATA[22][49], DATA[22][33], DATA[22][17], DATA[22][1], DATA[22][317], DATA[22][301], DATA[22][285], DATA[22][269], DATA[22][237], DATA[22][221], DATA[22][205], DATA[22][189], DATA[22][141], DATA[22][125], DATA[22][109], DATA[22][93], DATA[22][61], DATA[22][45], DATA[22][29], DATA[22][13], DATA[22][306], DATA[22][290], DATA[22][274], DATA[22][258], DATA[22][226], DATA[22][210], DATA[22][194], DATA[22][178], DATA[22][130], DATA[22][114], DATA[22][98], DATA[22][82], DATA[22][50], DATA[22][34], DATA[22][18], DATA[22][2], DATA[22][316], DATA[22][300], DATA[22][284], DATA[22][268], DATA[22][236], DATA[22][220], DATA[22][204], DATA[22][188], DATA[22][140], DATA[22][124], DATA[22][108], DATA[22][92], DATA[22][60], DATA[22][44], DATA[22][28], DATA[22][12], DATA[22][307], DATA[22][291], DATA[22][275], DATA[22][259], DATA[22][227], DATA[22][211], DATA[22][195], DATA[22][179], DATA[22][131], DATA[22][115], DATA[22][99], DATA[22][83], DATA[22][51], DATA[22][35], DATA[22][19], DATA[22][3], DATA[22][312], DATA[22][296], DATA[22][280], DATA[22][264], DATA[22][232], DATA[22][216], DATA[22][200], DATA[22][184], DATA[22][136], DATA[22][120], DATA[22][104], DATA[22][88], DATA[22][56], DATA[22][40], DATA[22][24], DATA[22][8], DATA[22][311], DATA[22][295], DATA[22][279], DATA[22][263], DATA[22][231], DATA[22][215], DATA[22][199], DATA[22][183], DATA[22][135], DATA[22][119], DATA[22][103], DATA[22][87], DATA[22][55], DATA[22][39], DATA[22][23], DATA[22][7], DATA[22][313], DATA[22][297], DATA[22][281], DATA[22][265], DATA[22][233], DATA[22][217], DATA[22][201], DATA[22][185], DATA[22][137], DATA[22][121], DATA[22][105], DATA[22][89], DATA[22][57], DATA[22][41], DATA[22][25], DATA[22][9], DATA[22][310], DATA[22][294], DATA[22][278], DATA[22][262], DATA[22][230], DATA[22][214], DATA[22][198], DATA[22][182], DATA[22][134], DATA[22][118], DATA[22][102], DATA[22][86], DATA[22][54], DATA[22][38], DATA[22][22], DATA[22][6], DATA[22][314], DATA[22][298], DATA[22][282], DATA[22][266], DATA[22][234], DATA[22][218], DATA[22][202], DATA[22][186], DATA[22][138], DATA[22][122], DATA[22][106], DATA[22][90], DATA[22][58], DATA[22][42], DATA[22][26], DATA[22][10], DATA[22][309], DATA[22][293], DATA[22][277], DATA[22][261], DATA[22][229], DATA[22][213], DATA[22][197], DATA[22][181], DATA[22][133], DATA[22][117], DATA[22][101], DATA[22][85], DATA[22][53], DATA[22][37], DATA[22][21], DATA[22][5], DATA[22][315], DATA[22][299], DATA[22][283], DATA[22][267], DATA[22][235], DATA[22][219], DATA[22][203], DATA[22][187], DATA[22][139], DATA[22][123], DATA[22][107], DATA[22][91], DATA[22][59], DATA[22][43], DATA[22][27], DATA[22][11], DATA[22][308], DATA[22][292], DATA[22][276], DATA[22][260], DATA[22][228], DATA[22][212], DATA[22][196], DATA[22][180], DATA[22][132], DATA[22][116], DATA[22][100], DATA[22][84], DATA[22][52], DATA[22][36], DATA[22][20], DATA[22][4], DATA[21][319], DATA[21][303], DATA[21][287], DATA[21][271], DATA[21][239], DATA[21][223], DATA[21][207], DATA[21][191], DATA[21][143], DATA[21][127], DATA[21][111], DATA[21][95], DATA[21][63], DATA[21][47], DATA[21][31], DATA[21][15], DATA[21][304], DATA[21][288], DATA[21][272], DATA[21][256], DATA[21][224], DATA[21][208], DATA[21][192], DATA[21][176], DATA[21][128], DATA[21][112], DATA[21][96], DATA[21][80], DATA[21][48], DATA[21][32], DATA[21][16], DATA[21][0], DATA[21][318], DATA[21][302], DATA[21][286], DATA[21][270], DATA[21][238], DATA[21][222], DATA[21][206], DATA[21][190], DATA[21][142], DATA[21][126], DATA[21][110], DATA[21][94], DATA[21][62], DATA[21][46], DATA[21][30], DATA[21][14], DATA[21][305], DATA[21][289], DATA[21][273], DATA[21][257], DATA[21][225], DATA[21][209], DATA[21][193], DATA[21][177], DATA[21][129], DATA[21][113], DATA[21][97], DATA[21][81], DATA[21][49], DATA[21][33], DATA[21][17], DATA[21][1], DATA[21][317], DATA[21][301], DATA[21][285], DATA[21][269], DATA[21][237], DATA[21][221], DATA[21][205], DATA[21][189], DATA[21][141], DATA[21][125], DATA[21][109], DATA[21][93], DATA[21][61], DATA[21][45], DATA[21][29], DATA[21][13], DATA[21][306], DATA[21][290], DATA[21][274], DATA[21][258], DATA[21][226], DATA[21][210], DATA[21][194], DATA[21][178], DATA[21][130], DATA[21][114], DATA[21][98], DATA[21][82], DATA[21][50], DATA[21][34], DATA[21][18], DATA[21][2], DATA[21][316], DATA[21][300], DATA[21][284], DATA[21][268], DATA[21][236], DATA[21][220], DATA[21][204], DATA[21][188], DATA[21][140], DATA[21][124], DATA[21][108], DATA[21][92], DATA[21][60], DATA[21][44], DATA[21][28], DATA[21][12], DATA[21][307], DATA[21][291], DATA[21][275], DATA[21][259], DATA[21][227], DATA[21][211], DATA[21][195], DATA[21][179], DATA[21][131], DATA[21][115], DATA[21][99], DATA[21][83], DATA[21][51], DATA[21][35], DATA[21][19], DATA[21][3], DATA[21][312], DATA[21][296], DATA[21][280], DATA[21][264], DATA[21][232], DATA[21][216], DATA[21][200], DATA[21][184], DATA[21][136], DATA[21][120], DATA[21][104], DATA[21][88], DATA[21][56], DATA[21][40], DATA[21][24], DATA[21][8], DATA[21][311], DATA[21][295], DATA[21][279], DATA[21][263], DATA[21][231], DATA[21][215], DATA[21][199], DATA[21][183], DATA[21][135], DATA[21][119], DATA[21][103], DATA[21][87], DATA[21][55], DATA[21][39], DATA[21][23], DATA[21][7], DATA[21][313], DATA[21][297], DATA[21][281], DATA[21][265], DATA[21][233], DATA[21][217], DATA[21][201], DATA[21][185], DATA[21][137], DATA[21][121], DATA[21][105], DATA[21][89], DATA[21][57], DATA[21][41], DATA[21][25], DATA[21][9], DATA[21][310], DATA[21][294], DATA[21][278], DATA[21][262], DATA[21][230], DATA[21][214], DATA[21][198], DATA[21][182], DATA[21][134], DATA[21][118], DATA[21][102], DATA[21][86], DATA[21][54], DATA[21][38], DATA[21][22], DATA[21][6], DATA[21][314], DATA[21][298], DATA[21][282], DATA[21][266], DATA[21][234], DATA[21][218], DATA[21][202], DATA[21][186], DATA[21][138], DATA[21][122], DATA[21][106], DATA[21][90], DATA[21][58], DATA[21][42], DATA[21][26], DATA[21][10], DATA[21][309], DATA[21][293], DATA[21][277], DATA[21][261], DATA[21][229], DATA[21][213], DATA[21][197], DATA[21][181], DATA[21][133], DATA[21][117], DATA[21][101], DATA[21][85], DATA[21][53], DATA[21][37], DATA[21][21], DATA[21][5], DATA[21][315], DATA[21][299], DATA[21][283], DATA[21][267], DATA[21][235], DATA[21][219], DATA[21][203], DATA[21][187], DATA[21][139], DATA[21][123], DATA[21][107], DATA[21][91], DATA[21][59], DATA[21][43], DATA[21][27], DATA[21][11], DATA[21][308], DATA[21][292], DATA[21][276], DATA[21][260], DATA[21][228], DATA[21][212], DATA[21][196], DATA[21][180], DATA[21][132], DATA[21][116], DATA[21][100], DATA[21][84], DATA[21][52], DATA[21][36], DATA[21][20], DATA[21][4], DATA[20][319], DATA[20][303], DATA[20][287], DATA[20][271], DATA[20][239], DATA[20][223], DATA[20][207], DATA[20][191], DATA[20][143], DATA[20][127], DATA[20][111], DATA[20][95], DATA[20][63], DATA[20][47], DATA[20][31], DATA[20][15], DATA[20][304], DATA[20][288], DATA[20][272], DATA[20][256], DATA[20][224], DATA[20][208], DATA[20][192], DATA[20][176], DATA[20][128], DATA[20][112], DATA[20][96], DATA[20][80], DATA[20][48], DATA[20][32], DATA[20][16], DATA[20][0], DATA[20][318], DATA[20][302], DATA[20][286], DATA[20][270], DATA[20][238], DATA[20][222], DATA[20][206], DATA[20][190], DATA[20][142], DATA[20][126], DATA[20][110], DATA[20][94], DATA[20][62], DATA[20][46], DATA[20][30], DATA[20][14], DATA[20][305], DATA[20][289], DATA[20][273], DATA[20][257], DATA[20][225], DATA[20][209], DATA[20][193], DATA[20][177], DATA[20][129], DATA[20][113], DATA[20][97], DATA[20][81], DATA[20][49], DATA[20][33], DATA[20][17], DATA[20][1], DATA[20][317], DATA[20][301], DATA[20][285], DATA[20][269], DATA[20][237], DATA[20][221], DATA[20][205], DATA[20][189], DATA[20][141], DATA[20][125], DATA[20][109], DATA[20][93], DATA[20][61], DATA[20][45], DATA[20][29], DATA[20][13], DATA[20][306], DATA[20][290], DATA[20][274], DATA[20][258], DATA[20][226], DATA[20][210], DATA[20][194], DATA[20][178], DATA[20][130], DATA[20][114], DATA[20][98], DATA[20][82], DATA[20][50], DATA[20][34], DATA[20][18], DATA[20][2], DATA[20][316], DATA[20][300], DATA[20][284], DATA[20][268], DATA[20][236], DATA[20][220], DATA[20][204], DATA[20][188], DATA[20][140], DATA[20][124], DATA[20][108], DATA[20][92], DATA[20][60], DATA[20][44], DATA[20][28], DATA[20][12], DATA[20][307], DATA[20][291], DATA[20][275], DATA[20][259], DATA[20][227], DATA[20][211], DATA[20][195], DATA[20][179], DATA[20][131], DATA[20][115], DATA[20][99], DATA[20][83], DATA[20][51], DATA[20][35], DATA[20][19], DATA[20][3], DATA[20][312], DATA[20][296], DATA[20][280], DATA[20][264], DATA[20][232], DATA[20][216], DATA[20][200], DATA[20][184], DATA[20][136], DATA[20][120], DATA[20][104], DATA[20][88], DATA[20][56], DATA[20][40], DATA[20][24], DATA[20][8], DATA[20][311], DATA[20][295], DATA[20][279], DATA[20][263], DATA[20][231], DATA[20][215], DATA[20][199], DATA[20][183], DATA[20][135], DATA[20][119], DATA[20][103], DATA[20][87], DATA[20][55], DATA[20][39], DATA[20][23], DATA[20][7], DATA[20][313], DATA[20][297], DATA[20][281], DATA[20][265], DATA[20][233], DATA[20][217], DATA[20][201], DATA[20][185], DATA[20][137], DATA[20][121], DATA[20][105], DATA[20][89], DATA[20][57], DATA[20][41], DATA[20][25], DATA[20][9], DATA[20][310], DATA[20][294], DATA[20][278], DATA[20][262], DATA[20][230], DATA[20][214], DATA[20][198], DATA[20][182], DATA[20][134], DATA[20][118], DATA[20][102], DATA[20][86], DATA[20][54], DATA[20][38], DATA[20][22], DATA[20][6], DATA[20][314], DATA[20][298], DATA[20][282], DATA[20][266], DATA[20][234], DATA[20][218], DATA[20][202], DATA[20][186], DATA[20][138], DATA[20][122], DATA[20][106], DATA[20][90], DATA[20][58], DATA[20][42], DATA[20][26], DATA[20][10], DATA[20][309], DATA[20][293], DATA[20][277], DATA[20][261], DATA[20][229], DATA[20][213], DATA[20][197], DATA[20][181], DATA[20][133], DATA[20][117], DATA[20][101], DATA[20][85], DATA[20][53], DATA[20][37], DATA[20][21], DATA[20][5], DATA[20][315], DATA[20][299], DATA[20][283], DATA[20][267], DATA[20][235], DATA[20][219], DATA[20][203], DATA[20][187], DATA[20][139], DATA[20][123], DATA[20][107], DATA[20][91], DATA[20][59], DATA[20][43], DATA[20][27], DATA[20][11], DATA[20][308], DATA[20][292], DATA[20][276], DATA[20][260], DATA[20][228], DATA[20][212], DATA[20][196], DATA[20][180], DATA[20][132], DATA[20][116], DATA[20][100], DATA[20][84], DATA[20][52], DATA[20][36], DATA[20][20], DATA[20][4], DATA[19][319], DATA[19][303], DATA[19][287], DATA[19][271], DATA[19][239], DATA[19][223], DATA[19][207], DATA[19][191], DATA[19][143], DATA[19][127], DATA[19][111], DATA[19][95], DATA[19][63], DATA[19][47], DATA[19][31], DATA[19][15], DATA[19][304], DATA[19][288], DATA[19][272], DATA[19][256], DATA[19][224], DATA[19][208], DATA[19][192], DATA[19][176], DATA[19][128], DATA[19][112], DATA[19][96], DATA[19][80], DATA[19][48], DATA[19][32], DATA[19][16], DATA[19][0], DATA[19][318], DATA[19][302], DATA[19][286], DATA[19][270], DATA[19][238], DATA[19][222], DATA[19][206], DATA[19][190], DATA[19][142], DATA[19][126], DATA[19][110], DATA[19][94], DATA[19][62], DATA[19][46], DATA[19][30], DATA[19][14], DATA[19][305], DATA[19][289], DATA[19][273], DATA[19][257], DATA[19][225], DATA[19][209], DATA[19][193], DATA[19][177], DATA[19][129], DATA[19][113], DATA[19][97], DATA[19][81], DATA[19][49], DATA[19][33], DATA[19][17], DATA[19][1], DATA[19][317], DATA[19][301], DATA[19][285], DATA[19][269], DATA[19][237], DATA[19][221], DATA[19][205], DATA[19][189], DATA[19][141], DATA[19][125], DATA[19][109], DATA[19][93], DATA[19][61], DATA[19][45], DATA[19][29], DATA[19][13], DATA[19][306], DATA[19][290], DATA[19][274], DATA[19][258], DATA[19][226], DATA[19][210], DATA[19][194], DATA[19][178], DATA[19][130], DATA[19][114], DATA[19][98], DATA[19][82], DATA[19][50], DATA[19][34], DATA[19][18], DATA[19][2], DATA[19][316], DATA[19][300], DATA[19][284], DATA[19][268], DATA[19][236], DATA[19][220], DATA[19][204], DATA[19][188], DATA[19][140], DATA[19][124], DATA[19][108], DATA[19][92], DATA[19][60], DATA[19][44], DATA[19][28], DATA[19][12], DATA[19][307], DATA[19][291], DATA[19][275], DATA[19][259], DATA[19][227], DATA[19][211], DATA[19][195], DATA[19][179], DATA[19][131], DATA[19][115], DATA[19][99], DATA[19][83], DATA[19][51], DATA[19][35], DATA[19][19], DATA[19][3], DATA[19][312], DATA[19][296], DATA[19][280], DATA[19][264], DATA[19][232], DATA[19][216], DATA[19][200], DATA[19][184], DATA[19][136], DATA[19][120], DATA[19][104], DATA[19][88], DATA[19][56], DATA[19][40], DATA[19][24], DATA[19][8], DATA[19][311], DATA[19][295], DATA[19][279], DATA[19][263], DATA[19][231], DATA[19][215], DATA[19][199], DATA[19][183], DATA[19][135], DATA[19][119], DATA[19][103], DATA[19][87], DATA[19][55], DATA[19][39], DATA[19][23], DATA[19][7], DATA[19][313], DATA[19][297], DATA[19][281], DATA[19][265], DATA[19][233], DATA[19][217], DATA[19][201], DATA[19][185], DATA[19][137], DATA[19][121], DATA[19][105], DATA[19][89], DATA[19][57], DATA[19][41], DATA[19][25], DATA[19][9], DATA[19][310], DATA[19][294], DATA[19][278], DATA[19][262], DATA[19][230], DATA[19][214], DATA[19][198], DATA[19][182], DATA[19][134], DATA[19][118], DATA[19][102], DATA[19][86], DATA[19][54], DATA[19][38], DATA[19][22], DATA[19][6], DATA[19][314], DATA[19][298], DATA[19][282], DATA[19][266], DATA[19][234], DATA[19][218], DATA[19][202], DATA[19][186], DATA[19][138], DATA[19][122], DATA[19][106], DATA[19][90], DATA[19][58], DATA[19][42], DATA[19][26], DATA[19][10], DATA[19][309], DATA[19][293], DATA[19][277], DATA[19][261], DATA[19][229], DATA[19][213], DATA[19][197], DATA[19][181], DATA[19][133], DATA[19][117], DATA[19][101], DATA[19][85], DATA[19][53], DATA[19][37], DATA[19][21], DATA[19][5], DATA[19][315], DATA[19][299], DATA[19][283], DATA[19][267], DATA[19][235], DATA[19][219], DATA[19][203], DATA[19][187], DATA[19][139], DATA[19][123], DATA[19][107], DATA[19][91], DATA[19][59], DATA[19][43], DATA[19][27], DATA[19][11], DATA[19][308], DATA[19][292], DATA[19][276], DATA[19][260], DATA[19][228], DATA[19][212], DATA[19][196], DATA[19][180], DATA[19][132], DATA[19][116], DATA[19][100], DATA[19][84], DATA[19][52], DATA[19][36], DATA[19][20], DATA[19][4], DATA[18][319], DATA[18][303], DATA[18][287], DATA[18][271], DATA[18][239], DATA[18][223], DATA[18][207], DATA[18][191], DATA[18][143], DATA[18][127], DATA[18][111], DATA[18][95], DATA[18][63], DATA[18][47], DATA[18][31], DATA[18][15], DATA[18][304], DATA[18][288], DATA[18][272], DATA[18][256], DATA[18][224], DATA[18][208], DATA[18][192], DATA[18][176], DATA[18][128], DATA[18][112], DATA[18][96], DATA[18][80], DATA[18][48], DATA[18][32], DATA[18][16], DATA[18][0], DATA[18][318], DATA[18][302], DATA[18][286], DATA[18][270], DATA[18][238], DATA[18][222], DATA[18][206], DATA[18][190], DATA[18][142], DATA[18][126], DATA[18][110], DATA[18][94], DATA[18][62], DATA[18][46], DATA[18][30], DATA[18][14], DATA[18][305], DATA[18][289], DATA[18][273], DATA[18][257], DATA[18][225], DATA[18][209], DATA[18][193], DATA[18][177], DATA[18][129], DATA[18][113], DATA[18][97], DATA[18][81], DATA[18][49], DATA[18][33], DATA[18][17], DATA[18][1], DATA[18][317], DATA[18][301], DATA[18][285], DATA[18][269], DATA[18][237], DATA[18][221], DATA[18][205], DATA[18][189], DATA[18][141], DATA[18][125], DATA[18][109], DATA[18][93], DATA[18][61], DATA[18][45], DATA[18][29], DATA[18][13], DATA[18][306], DATA[18][290], DATA[18][274], DATA[18][258], DATA[18][226], DATA[18][210], DATA[18][194], DATA[18][178], DATA[18][130], DATA[18][114], DATA[18][98], DATA[18][82], DATA[18][50], DATA[18][34], DATA[18][18], DATA[18][2], DATA[18][316], DATA[18][300], DATA[18][284], DATA[18][268], DATA[18][236], DATA[18][220], DATA[18][204], DATA[18][188], DATA[18][140], DATA[18][124], DATA[18][108], DATA[18][92], DATA[18][60], DATA[18][44], DATA[18][28], DATA[18][12], DATA[18][307], DATA[18][291], DATA[18][275], DATA[18][259], DATA[18][227], DATA[18][211], DATA[18][195], DATA[18][179], DATA[18][131], DATA[18][115], DATA[18][99], DATA[18][83], DATA[18][51], DATA[18][35], DATA[18][19], DATA[18][3], DATA[18][312], DATA[18][296], DATA[18][280], DATA[18][264], DATA[18][232], DATA[18][216], DATA[18][200], DATA[18][184], DATA[18][136], DATA[18][120], DATA[18][104], DATA[18][88], DATA[18][56], DATA[18][40], DATA[18][24], DATA[18][8], DATA[18][311], DATA[18][295], DATA[18][279], DATA[18][263], DATA[18][231], DATA[18][215], DATA[18][199], DATA[18][183], DATA[18][135], DATA[18][119], DATA[18][103], DATA[18][87], DATA[18][55], DATA[18][39], DATA[18][23], DATA[18][7], DATA[18][313], DATA[18][297], DATA[18][281], DATA[18][265], DATA[18][233], DATA[18][217], DATA[18][201], DATA[18][185], DATA[18][137], DATA[18][121], DATA[18][105], DATA[18][89], DATA[18][57], DATA[18][41], DATA[18][25], DATA[18][9], DATA[18][310], DATA[18][294], DATA[18][278], DATA[18][262], DATA[18][230], DATA[18][214], DATA[18][198], DATA[18][182], DATA[18][134], DATA[18][118], DATA[18][102], DATA[18][86], DATA[18][54], DATA[18][38], DATA[18][22], DATA[18][6], DATA[18][314], DATA[18][298], DATA[18][282], DATA[18][266], DATA[18][234], DATA[18][218], DATA[18][202], DATA[18][186], DATA[18][138], DATA[18][122], DATA[18][106], DATA[18][90], DATA[18][58], DATA[18][42], DATA[18][26], DATA[18][10], DATA[18][309], DATA[18][293], DATA[18][277], DATA[18][261], DATA[18][229], DATA[18][213], DATA[18][197], DATA[18][181], DATA[18][133], DATA[18][117], DATA[18][101], DATA[18][85], DATA[18][53], DATA[18][37], DATA[18][21], DATA[18][5], DATA[18][315], DATA[18][299], DATA[18][283], DATA[18][267], DATA[18][235], DATA[18][219], DATA[18][203], DATA[18][187], DATA[18][139], DATA[18][123], DATA[18][107], DATA[18][91], DATA[18][59], DATA[18][43], DATA[18][27], DATA[18][11], DATA[18][308], DATA[18][292], DATA[18][276], DATA[18][260], DATA[18][228], DATA[18][212], DATA[18][196], DATA[18][180], DATA[18][132], DATA[18][116], DATA[18][100], DATA[18][84], DATA[18][52], DATA[18][36], DATA[18][20], DATA[18][4], DATA[17][319], DATA[17][303], DATA[17][287], DATA[17][271], DATA[17][239], DATA[17][223], DATA[17][207], DATA[17][191], DATA[17][143], DATA[17][127], DATA[17][111], DATA[17][95], DATA[17][63], DATA[17][47], DATA[17][31], DATA[17][15], DATA[17][304], DATA[17][288], DATA[17][272], DATA[17][256], DATA[17][224], DATA[17][208], DATA[17][192], DATA[17][176], DATA[17][128], DATA[17][112], DATA[17][96], DATA[17][80], DATA[17][48], DATA[17][32], DATA[17][16], DATA[17][0], DATA[17][318], DATA[17][302], DATA[17][286], DATA[17][270], DATA[17][238], DATA[17][222], DATA[17][206], DATA[17][190], DATA[17][142], DATA[17][126], DATA[17][110], DATA[17][94], DATA[17][62], DATA[17][46], DATA[17][30], DATA[17][14], DATA[17][305], DATA[17][289], DATA[17][273], DATA[17][257], DATA[17][225], DATA[17][209], DATA[17][193], DATA[17][177], DATA[17][129], DATA[17][113], DATA[17][97], DATA[17][81], DATA[17][49], DATA[17][33], DATA[17][17], DATA[17][1], DATA[17][317], DATA[17][301], DATA[17][285], DATA[17][269], DATA[17][237], DATA[17][221], DATA[17][205], DATA[17][189], DATA[17][141], DATA[17][125], DATA[17][109], DATA[17][93], DATA[17][61], DATA[17][45], DATA[17][29], DATA[17][13], DATA[17][306], DATA[17][290], DATA[17][274], DATA[17][258], DATA[17][226], DATA[17][210], DATA[17][194], DATA[17][178], DATA[17][130], DATA[17][114], DATA[17][98], DATA[17][82], DATA[17][50], DATA[17][34], DATA[17][18], DATA[17][2], DATA[17][316], DATA[17][300], DATA[17][284], DATA[17][268], DATA[17][236], DATA[17][220], DATA[17][204], DATA[17][188], DATA[17][140], DATA[17][124], DATA[17][108], DATA[17][92], DATA[17][60], DATA[17][44], DATA[17][28], DATA[17][12], DATA[17][307], DATA[17][291], DATA[17][275], DATA[17][259], DATA[17][227], DATA[17][211], DATA[17][195], DATA[17][179], DATA[17][131], DATA[17][115], DATA[17][99], DATA[17][83], DATA[17][51], DATA[17][35], DATA[17][19], DATA[17][3], DATA[17][312], DATA[17][296], DATA[17][280], DATA[17][264], DATA[17][232], DATA[17][216], DATA[17][200], DATA[17][184], DATA[17][136], DATA[17][120], DATA[17][104], DATA[17][88], DATA[17][56], DATA[17][40], DATA[17][24], DATA[17][8], DATA[17][311], DATA[17][295], DATA[17][279], DATA[17][263], DATA[17][231], DATA[17][215], DATA[17][199], DATA[17][183], DATA[17][135], DATA[17][119], DATA[17][103], DATA[17][87], DATA[17][55], DATA[17][39], DATA[17][23], DATA[17][7], DATA[17][313], DATA[17][297], DATA[17][281], DATA[17][265], DATA[17][233], DATA[17][217], DATA[17][201], DATA[17][185], DATA[17][137], DATA[17][121], DATA[17][105], DATA[17][89], DATA[17][57], DATA[17][41], DATA[17][25], DATA[17][9], DATA[17][310], DATA[17][294], DATA[17][278], DATA[17][262], DATA[17][230], DATA[17][214], DATA[17][198], DATA[17][182], DATA[17][134], DATA[17][118], DATA[17][102], DATA[17][86], DATA[17][54], DATA[17][38], DATA[17][22], DATA[17][6], DATA[17][314], DATA[17][298], DATA[17][282], DATA[17][266], DATA[17][234], DATA[17][218], DATA[17][202], DATA[17][186], DATA[17][138], DATA[17][122], DATA[17][106], DATA[17][90], DATA[17][58], DATA[17][42], DATA[17][26], DATA[17][10], DATA[17][309], DATA[17][293], DATA[17][277], DATA[17][261], DATA[17][229], DATA[17][213], DATA[17][197], DATA[17][181], DATA[17][133], DATA[17][117], DATA[17][101], DATA[17][85], DATA[17][53], DATA[17][37], DATA[17][21], DATA[17][5], DATA[17][315], DATA[17][299], DATA[17][283], DATA[17][267], DATA[17][235], DATA[17][219], DATA[17][203], DATA[17][187], DATA[17][139], DATA[17][123], DATA[17][107], DATA[17][91], DATA[17][59], DATA[17][43], DATA[17][27], DATA[17][11], DATA[17][308], DATA[17][292], DATA[17][276], DATA[17][260], DATA[17][228], DATA[17][212], DATA[17][196], DATA[17][180], DATA[17][132], DATA[17][116], DATA[17][100], DATA[17][84], DATA[17][52], DATA[17][36], DATA[17][20], DATA[17][4], DATA[16][319], DATA[16][303], DATA[16][287], DATA[16][271], DATA[16][239], DATA[16][223], DATA[16][207], DATA[16][191], DATA[16][143], DATA[16][127], DATA[16][111], DATA[16][95], DATA[16][63], DATA[16][47], DATA[16][31], DATA[16][15], DATA[16][304], DATA[16][288], DATA[16][272], DATA[16][256], DATA[16][224], DATA[16][208], DATA[16][192], DATA[16][176], DATA[16][128], DATA[16][112], DATA[16][96], DATA[16][80], DATA[16][48], DATA[16][32], DATA[16][16], DATA[16][0], DATA[16][318], DATA[16][302], DATA[16][286], DATA[16][270], DATA[16][238], DATA[16][222], DATA[16][206], DATA[16][190], DATA[16][142], DATA[16][126], DATA[16][110], DATA[16][94], DATA[16][62], DATA[16][46], DATA[16][30], DATA[16][14], DATA[16][305], DATA[16][289], DATA[16][273], DATA[16][257], DATA[16][225], DATA[16][209], DATA[16][193], DATA[16][177], DATA[16][129], DATA[16][113], DATA[16][97], DATA[16][81], DATA[16][49], DATA[16][33], DATA[16][17], DATA[16][1], DATA[16][317], DATA[16][301], DATA[16][285], DATA[16][269], DATA[16][237], DATA[16][221], DATA[16][205], DATA[16][189], DATA[16][141], DATA[16][125], DATA[16][109], DATA[16][93], DATA[16][61], DATA[16][45], DATA[16][29], DATA[16][13], DATA[16][306], DATA[16][290], DATA[16][274], DATA[16][258], DATA[16][226], DATA[16][210], DATA[16][194], DATA[16][178], DATA[16][130], DATA[16][114], DATA[16][98], DATA[16][82], DATA[16][50], DATA[16][34], DATA[16][18], DATA[16][2], DATA[16][316], DATA[16][300], DATA[16][284], DATA[16][268], DATA[16][236], DATA[16][220], DATA[16][204], DATA[16][188], DATA[16][140], DATA[16][124], DATA[16][108], DATA[16][92], DATA[16][60], DATA[16][44], DATA[16][28], DATA[16][12], DATA[16][307], DATA[16][291], DATA[16][275], DATA[16][259], DATA[16][227], DATA[16][211], DATA[16][195], DATA[16][179], DATA[16][131], DATA[16][115], DATA[16][99], DATA[16][83], DATA[16][51], DATA[16][35], DATA[16][19], DATA[16][3], DATA[16][312], DATA[16][296], DATA[16][280], DATA[16][264], DATA[16][232], DATA[16][216], DATA[16][200], DATA[16][184], DATA[16][136], DATA[16][120], DATA[16][104], DATA[16][88], DATA[16][56], DATA[16][40], DATA[16][24], DATA[16][8], DATA[16][311], DATA[16][295], DATA[16][279], DATA[16][263], DATA[16][231], DATA[16][215], DATA[16][199], DATA[16][183], DATA[16][135], DATA[16][119], DATA[16][103], DATA[16][87], DATA[16][55], DATA[16][39], DATA[16][23], DATA[16][7], DATA[16][313], DATA[16][297], DATA[16][281], DATA[16][265], DATA[16][233], DATA[16][217], DATA[16][201], DATA[16][185], DATA[16][137], DATA[16][121], DATA[16][105], DATA[16][89], DATA[16][57], DATA[16][41], DATA[16][25], DATA[16][9], DATA[16][310], DATA[16][294], DATA[16][278], DATA[16][262], DATA[16][230], DATA[16][214], DATA[16][198], DATA[16][182], DATA[16][134], DATA[16][118], DATA[16][102], DATA[16][86], DATA[16][54], DATA[16][38], DATA[16][22], DATA[16][6], DATA[16][314], DATA[16][298], DATA[16][282], DATA[16][266], DATA[16][234], DATA[16][218], DATA[16][202], DATA[16][186], DATA[16][138], DATA[16][122], DATA[16][106], DATA[16][90], DATA[16][58], DATA[16][42], DATA[16][26], DATA[16][10], DATA[16][309], DATA[16][293], DATA[16][277], DATA[16][261], DATA[16][229], DATA[16][213], DATA[16][197], DATA[16][181], DATA[16][133], DATA[16][117], DATA[16][101], DATA[16][85], DATA[16][53], DATA[16][37], DATA[16][21], DATA[16][5], DATA[16][315], DATA[16][299], DATA[16][283], DATA[16][267], DATA[16][235], DATA[16][219], DATA[16][203], DATA[16][187], DATA[16][139], DATA[16][123], DATA[16][107], DATA[16][91], DATA[16][59], DATA[16][43], DATA[16][27], DATA[16][11], DATA[16][308], DATA[16][292], DATA[16][276], DATA[16][260], DATA[16][228], DATA[16][212], DATA[16][196], DATA[16][180], DATA[16][132], DATA[16][116], DATA[16][100], DATA[16][84], DATA[16][52], DATA[16][36], DATA[16][20], DATA[16][4], DATA[15][319], DATA[15][303], DATA[15][287], DATA[15][271], DATA[15][239], DATA[15][223], DATA[15][207], DATA[15][191], DATA[15][143], DATA[15][127], DATA[15][111], DATA[15][95], DATA[15][63], DATA[15][47], DATA[15][31], DATA[15][15], DATA[15][304], DATA[15][288], DATA[15][272], DATA[15][256], DATA[15][224], DATA[15][208], DATA[15][192], DATA[15][176], DATA[15][128], DATA[15][112], DATA[15][96], DATA[15][80], DATA[15][48], DATA[15][32], DATA[15][16], DATA[15][0], DATA[15][318], DATA[15][302], DATA[15][286], DATA[15][270], DATA[15][238], DATA[15][222], DATA[15][206], DATA[15][190], DATA[15][142], DATA[15][126], DATA[15][110], DATA[15][94], DATA[15][62], DATA[15][46], DATA[15][30], DATA[15][14], DATA[15][305], DATA[15][289], DATA[15][273], DATA[15][257], DATA[15][225], DATA[15][209], DATA[15][193], DATA[15][177], DATA[15][129], DATA[15][113], DATA[15][97], DATA[15][81], DATA[15][49], DATA[15][33], DATA[15][17], DATA[15][1], DATA[15][317], DATA[15][301], DATA[15][285], DATA[15][269], DATA[15][237], DATA[15][221], DATA[15][205], DATA[15][189], DATA[15][141], DATA[15][125], DATA[15][109], DATA[15][93], DATA[15][61], DATA[15][45], DATA[15][29], DATA[15][13], DATA[15][306], DATA[15][290], DATA[15][274], DATA[15][258], DATA[15][226], DATA[15][210], DATA[15][194], DATA[15][178], DATA[15][130], DATA[15][114], DATA[15][98], DATA[15][82], DATA[15][50], DATA[15][34], DATA[15][18], DATA[15][2], DATA[15][316], DATA[15][300], DATA[15][284], DATA[15][268], DATA[15][236], DATA[15][220], DATA[15][204], DATA[15][188], DATA[15][140], DATA[15][124], DATA[15][108], DATA[15][92], DATA[15][60], DATA[15][44], DATA[15][28], DATA[15][12], DATA[15][307], DATA[15][291], DATA[15][275], DATA[15][259], DATA[15][227], DATA[15][211], DATA[15][195], DATA[15][179], DATA[15][131], DATA[15][115], DATA[15][99], DATA[15][83], DATA[15][51], DATA[15][35], DATA[15][19], DATA[15][3], DATA[15][312], DATA[15][296], DATA[15][280], DATA[15][264], DATA[15][232], DATA[15][216], DATA[15][200], DATA[15][184], DATA[15][136], DATA[15][120], DATA[15][104], DATA[15][88], DATA[15][56], DATA[15][40], DATA[15][24], DATA[15][8], DATA[15][311], DATA[15][295], DATA[15][279], DATA[15][263], DATA[15][231], DATA[15][215], DATA[15][199], DATA[15][183], DATA[15][135], DATA[15][119], DATA[15][103], DATA[15][87], DATA[15][55], DATA[15][39], DATA[15][23], DATA[15][7], DATA[15][313], DATA[15][297], DATA[15][281], DATA[15][265], DATA[15][233], DATA[15][217], DATA[15][201], DATA[15][185], DATA[15][137], DATA[15][121], DATA[15][105], DATA[15][89], DATA[15][57], DATA[15][41], DATA[15][25], DATA[15][9], DATA[15][310], DATA[15][294], DATA[15][278], DATA[15][262], DATA[15][230], DATA[15][214], DATA[15][198], DATA[15][182], DATA[15][134], DATA[15][118], DATA[15][102], DATA[15][86], DATA[15][54], DATA[15][38], DATA[15][22], DATA[15][6], DATA[15][314], DATA[15][298], DATA[15][282], DATA[15][266], DATA[15][234], DATA[15][218], DATA[15][202], DATA[15][186], DATA[15][138], DATA[15][122], DATA[15][106], DATA[15][90], DATA[15][58], DATA[15][42], DATA[15][26], DATA[15][10], DATA[15][309], DATA[15][293], DATA[15][277], DATA[15][261], DATA[15][229], DATA[15][213], DATA[15][197], DATA[15][181], DATA[15][133], DATA[15][117], DATA[15][101], DATA[15][85], DATA[15][53], DATA[15][37], DATA[15][21], DATA[15][5], DATA[15][315], DATA[15][299], DATA[15][283], DATA[15][267], DATA[15][235], DATA[15][219], DATA[15][203], DATA[15][187], DATA[15][139], DATA[15][123], DATA[15][107], DATA[15][91], DATA[15][59], DATA[15][43], DATA[15][27], DATA[15][11], DATA[15][308], DATA[15][292], DATA[15][276], DATA[15][260], DATA[15][228], DATA[15][212], DATA[15][196], DATA[15][180], DATA[15][132], DATA[15][116], DATA[15][100], DATA[15][84], DATA[15][52], DATA[15][36], DATA[15][20], DATA[15][4], DATA[14][319], DATA[14][303], DATA[14][287], DATA[14][271], DATA[14][239], DATA[14][223], DATA[14][207], DATA[14][191], DATA[14][143], DATA[14][127], DATA[14][111], DATA[14][95], DATA[14][63], DATA[14][47], DATA[14][31], DATA[14][15], DATA[14][304], DATA[14][288], DATA[14][272], DATA[14][256], DATA[14][224], DATA[14][208], DATA[14][192], DATA[14][176], DATA[14][128], DATA[14][112], DATA[14][96], DATA[14][80], DATA[14][48], DATA[14][32], DATA[14][16], DATA[14][0], DATA[14][318], DATA[14][302], DATA[14][286], DATA[14][270], DATA[14][238], DATA[14][222], DATA[14][206], DATA[14][190], DATA[14][142], DATA[14][126], DATA[14][110], DATA[14][94], DATA[14][62], DATA[14][46], DATA[14][30], DATA[14][14], DATA[14][305], DATA[14][289], DATA[14][273], DATA[14][257], DATA[14][225], DATA[14][209], DATA[14][193], DATA[14][177], DATA[14][129], DATA[14][113], DATA[14][97], DATA[14][81], DATA[14][49], DATA[14][33], DATA[14][17], DATA[14][1], DATA[14][317], DATA[14][301], DATA[14][285], DATA[14][269], DATA[14][237], DATA[14][221], DATA[14][205], DATA[14][189], DATA[14][141], DATA[14][125], DATA[14][109], DATA[14][93], DATA[14][61], DATA[14][45], DATA[14][29], DATA[14][13], DATA[14][306], DATA[14][290], DATA[14][274], DATA[14][258], DATA[14][226], DATA[14][210], DATA[14][194], DATA[14][178], DATA[14][130], DATA[14][114], DATA[14][98], DATA[14][82], DATA[14][50], DATA[14][34], DATA[14][18], DATA[14][2], DATA[14][316], DATA[14][300], DATA[14][284], DATA[14][268], DATA[14][236], DATA[14][220], DATA[14][204], DATA[14][188], DATA[14][140], DATA[14][124], DATA[14][108], DATA[14][92], DATA[14][60], DATA[14][44], DATA[14][28], DATA[14][12], DATA[14][307], DATA[14][291], DATA[14][275], DATA[14][259], DATA[14][227], DATA[14][211], DATA[14][195], DATA[14][179], DATA[14][131], DATA[14][115], DATA[14][99], DATA[14][83], DATA[14][51], DATA[14][35], DATA[14][19], DATA[14][3], DATA[14][312], DATA[14][296], DATA[14][280], DATA[14][264], DATA[14][232], DATA[14][216], DATA[14][200], DATA[14][184], DATA[14][136], DATA[14][120], DATA[14][104], DATA[14][88], DATA[14][56], DATA[14][40], DATA[14][24], DATA[14][8], DATA[14][311], DATA[14][295], DATA[14][279], DATA[14][263], DATA[14][231], DATA[14][215], DATA[14][199], DATA[14][183], DATA[14][135], DATA[14][119], DATA[14][103], DATA[14][87], DATA[14][55], DATA[14][39], DATA[14][23], DATA[14][7], DATA[14][313], DATA[14][297], DATA[14][281], DATA[14][265], DATA[14][233], DATA[14][217], DATA[14][201], DATA[14][185], DATA[14][137], DATA[14][121], DATA[14][105], DATA[14][89], DATA[14][57], DATA[14][41], DATA[14][25], DATA[14][9], DATA[14][310], DATA[14][294], DATA[14][278], DATA[14][262], DATA[14][230], DATA[14][214], DATA[14][198], DATA[14][182], DATA[14][134], DATA[14][118], DATA[14][102], DATA[14][86], DATA[14][54], DATA[14][38], DATA[14][22], DATA[14][6], DATA[14][314], DATA[14][298], DATA[14][282], DATA[14][266], DATA[14][234], DATA[14][218], DATA[14][202], DATA[14][186], DATA[14][138], DATA[14][122], DATA[14][106], DATA[14][90], DATA[14][58], DATA[14][42], DATA[14][26], DATA[14][10], DATA[14][309], DATA[14][293], DATA[14][277], DATA[14][261], DATA[14][229], DATA[14][213], DATA[14][197], DATA[14][181], DATA[14][133], DATA[14][117], DATA[14][101], DATA[14][85], DATA[14][53], DATA[14][37], DATA[14][21], DATA[14][5], DATA[14][315], DATA[14][299], DATA[14][283], DATA[14][267], DATA[14][235], DATA[14][219], DATA[14][203], DATA[14][187], DATA[14][139], DATA[14][123], DATA[14][107], DATA[14][91], DATA[14][59], DATA[14][43], DATA[14][27], DATA[14][11], DATA[14][308], DATA[14][292], DATA[14][276], DATA[14][260], DATA[14][228], DATA[14][212], DATA[14][196], DATA[14][180], DATA[14][132], DATA[14][116], DATA[14][100], DATA[14][84], DATA[14][52], DATA[14][36], DATA[14][20], DATA[14][4], DATA[13][319], DATA[13][303], DATA[13][287], DATA[13][271], DATA[13][239], DATA[13][223], DATA[13][207], DATA[13][191], DATA[13][143], DATA[13][127], DATA[13][111], DATA[13][95], DATA[13][63], DATA[13][47], DATA[13][31], DATA[13][15], DATA[13][304], DATA[13][288], DATA[13][272], DATA[13][256], DATA[13][224], DATA[13][208], DATA[13][192], DATA[13][176], DATA[13][128], DATA[13][112], DATA[13][96], DATA[13][80], DATA[13][48], DATA[13][32], DATA[13][16], DATA[13][0], DATA[13][318], DATA[13][302], DATA[13][286], DATA[13][270], DATA[13][238], DATA[13][222], DATA[13][206], DATA[13][190], DATA[13][142], DATA[13][126], DATA[13][110], DATA[13][94], DATA[13][62], DATA[13][46], DATA[13][30], DATA[13][14], DATA[13][305], DATA[13][289], DATA[13][273], DATA[13][257], DATA[13][225], DATA[13][209], DATA[13][193], DATA[13][177], DATA[13][129], DATA[13][113], DATA[13][97], DATA[13][81], DATA[13][49], DATA[13][33], DATA[13][17], DATA[13][1], DATA[13][317], DATA[13][301], DATA[13][285], DATA[13][269], DATA[13][237], DATA[13][221], DATA[13][205], DATA[13][189], DATA[13][141], DATA[13][125], DATA[13][109], DATA[13][93], DATA[13][61], DATA[13][45], DATA[13][29], DATA[13][13], DATA[13][306], DATA[13][290], DATA[13][274], DATA[13][258], DATA[13][226], DATA[13][210], DATA[13][194], DATA[13][178], DATA[13][130], DATA[13][114], DATA[13][98], DATA[13][82], DATA[13][50], DATA[13][34], DATA[13][18], DATA[13][2], DATA[13][316], DATA[13][300], DATA[13][284], DATA[13][268], DATA[13][236], DATA[13][220], DATA[13][204], DATA[13][188], DATA[13][140], DATA[13][124], DATA[13][108], DATA[13][92], DATA[13][60], DATA[13][44], DATA[13][28], DATA[13][12], DATA[13][307], DATA[13][291], DATA[13][275], DATA[13][259], DATA[13][227], DATA[13][211], DATA[13][195], DATA[13][179], DATA[13][131], DATA[13][115], DATA[13][99], DATA[13][83], DATA[13][51], DATA[13][35], DATA[13][19], DATA[13][3], DATA[13][312], DATA[13][296], DATA[13][280], DATA[13][264], DATA[13][232], DATA[13][216], DATA[13][200], DATA[13][184], DATA[13][136], DATA[13][120], DATA[13][104], DATA[13][88], DATA[13][56], DATA[13][40], DATA[13][24], DATA[13][8], DATA[13][311], DATA[13][295], DATA[13][279], DATA[13][263], DATA[13][231], DATA[13][215], DATA[13][199], DATA[13][183], DATA[13][135], DATA[13][119], DATA[13][103], DATA[13][87], DATA[13][55], DATA[13][39], DATA[13][23], DATA[13][7], DATA[13][313], DATA[13][297], DATA[13][281], DATA[13][265], DATA[13][233], DATA[13][217], DATA[13][201], DATA[13][185], DATA[13][137], DATA[13][121], DATA[13][105], DATA[13][89], DATA[13][57], DATA[13][41], DATA[13][25], DATA[13][9], DATA[13][310], DATA[13][294], DATA[13][278], DATA[13][262], DATA[13][230], DATA[13][214], DATA[13][198], DATA[13][182], DATA[13][134], DATA[13][118], DATA[13][102], DATA[13][86], DATA[13][54], DATA[13][38], DATA[13][22], DATA[13][6], DATA[13][314], DATA[13][298], DATA[13][282], DATA[13][266], DATA[13][234], DATA[13][218], DATA[13][202], DATA[13][186], DATA[13][138], DATA[13][122], DATA[13][106], DATA[13][90], DATA[13][58], DATA[13][42], DATA[13][26], DATA[13][10], DATA[13][309], DATA[13][293], DATA[13][277], DATA[13][261], DATA[13][229], DATA[13][213], DATA[13][197], DATA[13][181], DATA[13][133], DATA[13][117], DATA[13][101], DATA[13][85], DATA[13][53], DATA[13][37], DATA[13][21], DATA[13][5], DATA[13][315], DATA[13][299], DATA[13][283], DATA[13][267], DATA[13][235], DATA[13][219], DATA[13][203], DATA[13][187], DATA[13][139], DATA[13][123], DATA[13][107], DATA[13][91], DATA[13][59], DATA[13][43], DATA[13][27], DATA[13][11], DATA[13][308], DATA[13][292], DATA[13][276], DATA[13][260], DATA[13][228], DATA[13][212], DATA[13][196], DATA[13][180], DATA[13][132], DATA[13][116], DATA[13][100], DATA[13][84], DATA[13][52], DATA[13][36], DATA[13][20], DATA[13][4], DATA[12][319], DATA[12][303], DATA[12][287], DATA[12][271], DATA[12][239], DATA[12][223], DATA[12][207], DATA[12][191], DATA[12][143], DATA[12][127], DATA[12][111], DATA[12][95], DATA[12][63], DATA[12][47], DATA[12][31], DATA[12][15], DATA[12][304], DATA[12][288], DATA[12][272], DATA[12][256], DATA[12][224], DATA[12][208], DATA[12][192], DATA[12][176], DATA[12][128], DATA[12][112], DATA[12][96], DATA[12][80], DATA[12][48], DATA[12][32], DATA[12][16], DATA[12][0], DATA[12][318], DATA[12][302], DATA[12][286], DATA[12][270], DATA[12][238], DATA[12][222], DATA[12][206], DATA[12][190], DATA[12][142], DATA[12][126], DATA[12][110], DATA[12][94], DATA[12][62], DATA[12][46], DATA[12][30], DATA[12][14], DATA[12][305], DATA[12][289], DATA[12][273], DATA[12][257], DATA[12][225], DATA[12][209], DATA[12][193], DATA[12][177], DATA[12][129], DATA[12][113], DATA[12][97], DATA[12][81], DATA[12][49], DATA[12][33], DATA[12][17], DATA[12][1], DATA[12][317], DATA[12][301], DATA[12][285], DATA[12][269], DATA[12][237], DATA[12][221], DATA[12][205], DATA[12][189], DATA[12][141], DATA[12][125], DATA[12][109], DATA[12][93], DATA[12][61], DATA[12][45], DATA[12][29], DATA[12][13], DATA[12][306], DATA[12][290], DATA[12][274], DATA[12][258], DATA[12][226], DATA[12][210], DATA[12][194], DATA[12][178], DATA[12][130], DATA[12][114], DATA[12][98], DATA[12][82], DATA[12][50], DATA[12][34], DATA[12][18], DATA[12][2], DATA[12][316], DATA[12][300], DATA[12][284], DATA[12][268], DATA[12][236], DATA[12][220], DATA[12][204], DATA[12][188], DATA[12][140], DATA[12][124], DATA[12][108], DATA[12][92], DATA[12][60], DATA[12][44], DATA[12][28], DATA[12][12], DATA[12][307], DATA[12][291], DATA[12][275], DATA[12][259], DATA[12][227], DATA[12][211], DATA[12][195], DATA[12][179], DATA[12][131], DATA[12][115], DATA[12][99], DATA[12][83], DATA[12][51], DATA[12][35], DATA[12][19], DATA[12][3], DATA[12][312], DATA[12][296], DATA[12][280], DATA[12][264], DATA[12][232], DATA[12][216], DATA[12][200], DATA[12][184], DATA[12][136], DATA[12][120], DATA[12][104], DATA[12][88], DATA[12][56], DATA[12][40], DATA[12][24], DATA[12][8], DATA[12][311], DATA[12][295], DATA[12][279], DATA[12][263], DATA[12][231], DATA[12][215], DATA[12][199], DATA[12][183], DATA[12][135], DATA[12][119], DATA[12][103], DATA[12][87], DATA[12][55], DATA[12][39], DATA[12][23], DATA[12][7], DATA[12][313], DATA[12][297], DATA[12][281], DATA[12][265], DATA[12][233], DATA[12][217], DATA[12][201], DATA[12][185], DATA[12][137], DATA[12][121], DATA[12][105], DATA[12][89], DATA[12][57], DATA[12][41], DATA[12][25], DATA[12][9], DATA[12][310], DATA[12][294], DATA[12][278], DATA[12][262], DATA[12][230], DATA[12][214], DATA[12][198], DATA[12][182], DATA[12][134], DATA[12][118], DATA[12][102], DATA[12][86], DATA[12][54], DATA[12][38], DATA[12][22], DATA[12][6], DATA[12][314], DATA[12][298], DATA[12][282], DATA[12][266], DATA[12][234], DATA[12][218], DATA[12][202], DATA[12][186], DATA[12][138], DATA[12][122], DATA[12][106], DATA[12][90], DATA[12][58], DATA[12][42], DATA[12][26], DATA[12][10], DATA[12][309], DATA[12][293], DATA[12][277], DATA[12][261], DATA[12][229], DATA[12][213], DATA[12][197], DATA[12][181], DATA[12][133], DATA[12][117], DATA[12][101], DATA[12][85], DATA[12][53], DATA[12][37], DATA[12][21], DATA[12][5], DATA[12][315], DATA[12][299], DATA[12][283], DATA[12][267], DATA[12][235], DATA[12][219], DATA[12][203], DATA[12][187], DATA[12][139], DATA[12][123], DATA[12][107], DATA[12][91], DATA[12][59], DATA[12][43], DATA[12][27], DATA[12][11], DATA[12][308], DATA[12][292], DATA[12][276], DATA[12][260], DATA[12][228], DATA[12][212], DATA[12][196], DATA[12][180], DATA[12][132], DATA[12][116], DATA[12][100], DATA[12][84], DATA[12][52], DATA[12][36], DATA[12][20], DATA[12][4], DATA[11][319], DATA[11][303], DATA[11][287], DATA[11][271], DATA[11][239], DATA[11][223], DATA[11][207], DATA[11][191], DATA[11][143], DATA[11][127], DATA[11][111], DATA[11][95], DATA[11][63], DATA[11][47], DATA[11][31], DATA[11][15], DATA[11][304], DATA[11][288], DATA[11][272], DATA[11][256], DATA[11][224], DATA[11][208], DATA[11][192], DATA[11][176], DATA[11][128], DATA[11][112], DATA[11][96], DATA[11][80], DATA[11][48], DATA[11][32], DATA[11][16], DATA[11][0], DATA[11][318], DATA[11][302], DATA[11][286], DATA[11][270], DATA[11][238], DATA[11][222], DATA[11][206], DATA[11][190], DATA[11][142], DATA[11][126], DATA[11][110], DATA[11][94], DATA[11][62], DATA[11][46], DATA[11][30], DATA[11][14], DATA[11][305], DATA[11][289], DATA[11][273], DATA[11][257], DATA[11][225], DATA[11][209], DATA[11][193], DATA[11][177], DATA[11][129], DATA[11][113], DATA[11][97], DATA[11][81], DATA[11][49], DATA[11][33], DATA[11][17], DATA[11][1], DATA[11][317], DATA[11][301], DATA[11][285], DATA[11][269], DATA[11][237], DATA[11][221], DATA[11][205], DATA[11][189], DATA[11][141], DATA[11][125], DATA[11][109], DATA[11][93], DATA[11][61], DATA[11][45], DATA[11][29], DATA[11][13], DATA[11][306], DATA[11][290], DATA[11][274], DATA[11][258], DATA[11][226], DATA[11][210], DATA[11][194], DATA[11][178], DATA[11][130], DATA[11][114], DATA[11][98], DATA[11][82], DATA[11][50], DATA[11][34], DATA[11][18], DATA[11][2], DATA[11][316], DATA[11][300], DATA[11][284], DATA[11][268], DATA[11][236], DATA[11][220], DATA[11][204], DATA[11][188], DATA[11][140], DATA[11][124], DATA[11][108], DATA[11][92], DATA[11][60], DATA[11][44], DATA[11][28], DATA[11][12], DATA[11][307], DATA[11][291], DATA[11][275], DATA[11][259], DATA[11][227], DATA[11][211], DATA[11][195], DATA[11][179], DATA[11][131], DATA[11][115], DATA[11][99], DATA[11][83], DATA[11][51], DATA[11][35], DATA[11][19], DATA[11][3], DATA[11][312], DATA[11][296], DATA[11][280], DATA[11][264], DATA[11][232], DATA[11][216], DATA[11][200], DATA[11][184], DATA[11][136], DATA[11][120], DATA[11][104], DATA[11][88], DATA[11][56], DATA[11][40], DATA[11][24], DATA[11][8], DATA[11][311], DATA[11][295], DATA[11][279], DATA[11][263], DATA[11][231], DATA[11][215], DATA[11][199], DATA[11][183], DATA[11][135], DATA[11][119], DATA[11][103], DATA[11][87], DATA[11][55], DATA[11][39], DATA[11][23], DATA[11][7], DATA[11][313], DATA[11][297], DATA[11][281], DATA[11][265], DATA[11][233], DATA[11][217], DATA[11][201], DATA[11][185], DATA[11][137], DATA[11][121], DATA[11][105], DATA[11][89], DATA[11][57], DATA[11][41], DATA[11][25], DATA[11][9], DATA[11][310], DATA[11][294], DATA[11][278], DATA[11][262], DATA[11][230], DATA[11][214], DATA[11][198], DATA[11][182], DATA[11][134], DATA[11][118], DATA[11][102], DATA[11][86], DATA[11][54], DATA[11][38], DATA[11][22], DATA[11][6], DATA[11][314], DATA[11][298], DATA[11][282], DATA[11][266], DATA[11][234], DATA[11][218], DATA[11][202], DATA[11][186], DATA[11][138], DATA[11][122], DATA[11][106], DATA[11][90], DATA[11][58], DATA[11][42], DATA[11][26], DATA[11][10], DATA[11][309], DATA[11][293], DATA[11][277], DATA[11][261], DATA[11][229], DATA[11][213], DATA[11][197], DATA[11][181], DATA[11][133], DATA[11][117], DATA[11][101], DATA[11][85], DATA[11][53], DATA[11][37], DATA[11][21], DATA[11][5], DATA[11][315], DATA[11][299], DATA[11][283], DATA[11][267], DATA[11][235], DATA[11][219], DATA[11][203], DATA[11][187], DATA[11][139], DATA[11][123], DATA[11][107], DATA[11][91], DATA[11][59], DATA[11][43], DATA[11][27], DATA[11][11], DATA[11][308], DATA[11][292], DATA[11][276], DATA[11][260], DATA[11][228], DATA[11][212], DATA[11][196], DATA[11][180], DATA[11][132], DATA[11][116], DATA[11][100], DATA[11][84], DATA[11][52], DATA[11][36], DATA[11][20], DATA[11][4], DATA[10][319], DATA[10][303], DATA[10][287], DATA[10][271], DATA[10][239], DATA[10][223], DATA[10][207], DATA[10][191], DATA[10][143], DATA[10][127], DATA[10][111], DATA[10][95], DATA[10][63], DATA[10][47], DATA[10][31], DATA[10][15], DATA[10][304], DATA[10][288], DATA[10][272], DATA[10][256], DATA[10][224], DATA[10][208], DATA[10][192], DATA[10][176], DATA[10][128], DATA[10][112], DATA[10][96], DATA[10][80], DATA[10][48], DATA[10][32], DATA[10][16], DATA[10][0], DATA[10][318], DATA[10][302], DATA[10][286], DATA[10][270], DATA[10][238], DATA[10][222], DATA[10][206], DATA[10][190], DATA[10][142], DATA[10][126], DATA[10][110], DATA[10][94], DATA[10][62], DATA[10][46], DATA[10][30], DATA[10][14], DATA[10][305], DATA[10][289], DATA[10][273], DATA[10][257], DATA[10][225], DATA[10][209], DATA[10][193], DATA[10][177], DATA[10][129], DATA[10][113], DATA[10][97], DATA[10][81], DATA[10][49], DATA[10][33], DATA[10][17], DATA[10][1], DATA[10][317], DATA[10][301], DATA[10][285], DATA[10][269], DATA[10][237], DATA[10][221], DATA[10][205], DATA[10][189], DATA[10][141], DATA[10][125], DATA[10][109], DATA[10][93], DATA[10][61], DATA[10][45], DATA[10][29], DATA[10][13], DATA[10][306], DATA[10][290], DATA[10][274], DATA[10][258], DATA[10][226], DATA[10][210], DATA[10][194], DATA[10][178], DATA[10][130], DATA[10][114], DATA[10][98], DATA[10][82], DATA[10][50], DATA[10][34], DATA[10][18], DATA[10][2], DATA[10][316], DATA[10][300], DATA[10][284], DATA[10][268], DATA[10][236], DATA[10][220], DATA[10][204], DATA[10][188], DATA[10][140], DATA[10][124], DATA[10][108], DATA[10][92], DATA[10][60], DATA[10][44], DATA[10][28], DATA[10][12], DATA[10][307], DATA[10][291], DATA[10][275], DATA[10][259], DATA[10][227], DATA[10][211], DATA[10][195], DATA[10][179], DATA[10][131], DATA[10][115], DATA[10][99], DATA[10][83], DATA[10][51], DATA[10][35], DATA[10][19], DATA[10][3], DATA[10][312], DATA[10][296], DATA[10][280], DATA[10][264], DATA[10][232], DATA[10][216], DATA[10][200], DATA[10][184], DATA[10][136], DATA[10][120], DATA[10][104], DATA[10][88], DATA[10][56], DATA[10][40], DATA[10][24], DATA[10][8], DATA[10][311], DATA[10][295], DATA[10][279], DATA[10][263], DATA[10][231], DATA[10][215], DATA[10][199], DATA[10][183], DATA[10][135], DATA[10][119], DATA[10][103], DATA[10][87], DATA[10][55], DATA[10][39], DATA[10][23], DATA[10][7], DATA[10][313], DATA[10][297], DATA[10][281], DATA[10][265], DATA[10][233], DATA[10][217], DATA[10][201], DATA[10][185], DATA[10][137], DATA[10][121], DATA[10][105], DATA[10][89], DATA[10][57], DATA[10][41], DATA[10][25], DATA[10][9], DATA[10][310], DATA[10][294], DATA[10][278], DATA[10][262], DATA[10][230], DATA[10][214], DATA[10][198], DATA[10][182], DATA[10][134], DATA[10][118], DATA[10][102], DATA[10][86], DATA[10][54], DATA[10][38], DATA[10][22], DATA[10][6], DATA[10][314], DATA[10][298], DATA[10][282], DATA[10][266], DATA[10][234], DATA[10][218], DATA[10][202], DATA[10][186], DATA[10][138], DATA[10][122], DATA[10][106], DATA[10][90], DATA[10][58], DATA[10][42], DATA[10][26], DATA[10][10], DATA[10][309], DATA[10][293], DATA[10][277], DATA[10][261], DATA[10][229], DATA[10][213], DATA[10][197], DATA[10][181], DATA[10][133], DATA[10][117], DATA[10][101], DATA[10][85], DATA[10][53], DATA[10][37], DATA[10][21], DATA[10][5], DATA[10][315], DATA[10][299], DATA[10][283], DATA[10][267], DATA[10][235], DATA[10][219], DATA[10][203], DATA[10][187], DATA[10][139], DATA[10][123], DATA[10][107], DATA[10][91], DATA[10][59], DATA[10][43], DATA[10][27], DATA[10][11], DATA[10][308], DATA[10][292], DATA[10][276], DATA[10][260], DATA[10][228], DATA[10][212], DATA[10][196], DATA[10][180], DATA[10][132], DATA[10][116], DATA[10][100], DATA[10][84], DATA[10][52], DATA[10][36], DATA[10][20], DATA[10][4], DATA[9][319], DATA[9][303], DATA[9][287], DATA[9][271], DATA[9][239], DATA[9][223], DATA[9][207], DATA[9][191], DATA[9][143], DATA[9][127], DATA[9][111], DATA[9][95], DATA[9][63], DATA[9][47], DATA[9][31], DATA[9][15], DATA[9][304], DATA[9][288], DATA[9][272], DATA[9][256], DATA[9][224], DATA[9][208], DATA[9][192], DATA[9][176], DATA[9][128], DATA[9][112], DATA[9][96], DATA[9][80], DATA[9][48], DATA[9][32], DATA[9][16], DATA[9][0], DATA[9][318], DATA[9][302], DATA[9][286], DATA[9][270], DATA[9][238], DATA[9][222], DATA[9][206], DATA[9][190], DATA[9][142], DATA[9][126], DATA[9][110], DATA[9][94], DATA[9][62], DATA[9][46], DATA[9][30], DATA[9][14], DATA[9][305], DATA[9][289], DATA[9][273], DATA[9][257], DATA[9][225], DATA[9][209], DATA[9][193], DATA[9][177], DATA[9][129], DATA[9][113], DATA[9][97], DATA[9][81], DATA[9][49], DATA[9][33], DATA[9][17], DATA[9][1], DATA[9][317], DATA[9][301], DATA[9][285], DATA[9][269], DATA[9][237], DATA[9][221], DATA[9][205], DATA[9][189], DATA[9][141], DATA[9][125], DATA[9][109], DATA[9][93], DATA[9][61], DATA[9][45], DATA[9][29], DATA[9][13], DATA[9][306], DATA[9][290], DATA[9][274], DATA[9][258], DATA[9][226], DATA[9][210], DATA[9][194], DATA[9][178], DATA[9][130], DATA[9][114], DATA[9][98], DATA[9][82], DATA[9][50], DATA[9][34], DATA[9][18], DATA[9][2], DATA[9][316], DATA[9][300], DATA[9][284], DATA[9][268], DATA[9][236], DATA[9][220], DATA[9][204], DATA[9][188], DATA[9][140], DATA[9][124], DATA[9][108], DATA[9][92], DATA[9][60], DATA[9][44], DATA[9][28], DATA[9][12], DATA[9][307], DATA[9][291], DATA[9][275], DATA[9][259], DATA[9][227], DATA[9][211], DATA[9][195], DATA[9][179], DATA[9][131], DATA[9][115], DATA[9][99], DATA[9][83], DATA[9][51], DATA[9][35], DATA[9][19], DATA[9][3], DATA[9][312], DATA[9][296], DATA[9][280], DATA[9][264], DATA[9][232], DATA[9][216], DATA[9][200], DATA[9][184], DATA[9][136], DATA[9][120], DATA[9][104], DATA[9][88], DATA[9][56], DATA[9][40], DATA[9][24], DATA[9][8], DATA[9][311], DATA[9][295], DATA[9][279], DATA[9][263], DATA[9][231], DATA[9][215], DATA[9][199], DATA[9][183], DATA[9][135], DATA[9][119], DATA[9][103], DATA[9][87], DATA[9][55], DATA[9][39], DATA[9][23], DATA[9][7], DATA[9][313], DATA[9][297], DATA[9][281], DATA[9][265], DATA[9][233], DATA[9][217], DATA[9][201], DATA[9][185], DATA[9][137], DATA[9][121], DATA[9][105], DATA[9][89], DATA[9][57], DATA[9][41], DATA[9][25], DATA[9][9], DATA[9][310], DATA[9][294], DATA[9][278], DATA[9][262], DATA[9][230], DATA[9][214], DATA[9][198], DATA[9][182], DATA[9][134], DATA[9][118], DATA[9][102], DATA[9][86], DATA[9][54], DATA[9][38], DATA[9][22], DATA[9][6], DATA[9][314], DATA[9][298], DATA[9][282], DATA[9][266], DATA[9][234], DATA[9][218], DATA[9][202], DATA[9][186], DATA[9][138], DATA[9][122], DATA[9][106], DATA[9][90], DATA[9][58], DATA[9][42], DATA[9][26], DATA[9][10], DATA[9][309], DATA[9][293], DATA[9][277], DATA[9][261], DATA[9][229], DATA[9][213], DATA[9][197], DATA[9][181], DATA[9][133], DATA[9][117], DATA[9][101], DATA[9][85], DATA[9][53], DATA[9][37], DATA[9][21], DATA[9][5], DATA[9][315], DATA[9][299], DATA[9][283], DATA[9][267], DATA[9][235], DATA[9][219], DATA[9][203], DATA[9][187], DATA[9][139], DATA[9][123], DATA[9][107], DATA[9][91], DATA[9][59], DATA[9][43], DATA[9][27], DATA[9][11], DATA[9][308], DATA[9][292], DATA[9][276], DATA[9][260], DATA[9][228], DATA[9][212], DATA[9][196], DATA[9][180], DATA[9][132], DATA[9][116], DATA[9][100], DATA[9][84], DATA[9][52], DATA[9][36], DATA[9][20], DATA[9][4], DATA[8][319], DATA[8][303], DATA[8][287], DATA[8][271], DATA[8][239], DATA[8][223], DATA[8][207], DATA[8][191], DATA[8][143], DATA[8][127], DATA[8][111], DATA[8][95], DATA[8][63], DATA[8][47], DATA[8][31], DATA[8][15], DATA[8][304], DATA[8][288], DATA[8][272], DATA[8][256], DATA[8][224], DATA[8][208], DATA[8][192], DATA[8][176], DATA[8][128], DATA[8][112], DATA[8][96], DATA[8][80], DATA[8][48], DATA[8][32], DATA[8][16], DATA[8][0], DATA[8][318], DATA[8][302], DATA[8][286], DATA[8][270], DATA[8][238], DATA[8][222], DATA[8][206], DATA[8][190], DATA[8][142], DATA[8][126], DATA[8][110], DATA[8][94], DATA[8][62], DATA[8][46], DATA[8][30], DATA[8][14], DATA[8][305], DATA[8][289], DATA[8][273], DATA[8][257], DATA[8][225], DATA[8][209], DATA[8][193], DATA[8][177], DATA[8][129], DATA[8][113], DATA[8][97], DATA[8][81], DATA[8][49], DATA[8][33], DATA[8][17], DATA[8][1], DATA[8][317], DATA[8][301], DATA[8][285], DATA[8][269], DATA[8][237], DATA[8][221], DATA[8][205], DATA[8][189], DATA[8][141], DATA[8][125], DATA[8][109], DATA[8][93], DATA[8][61], DATA[8][45], DATA[8][29], DATA[8][13], DATA[8][306], DATA[8][290], DATA[8][274], DATA[8][258], DATA[8][226], DATA[8][210], DATA[8][194], DATA[8][178], DATA[8][130], DATA[8][114], DATA[8][98], DATA[8][82], DATA[8][50], DATA[8][34], DATA[8][18], DATA[8][2], DATA[8][316], DATA[8][300], DATA[8][284], DATA[8][268], DATA[8][236], DATA[8][220], DATA[8][204], DATA[8][188], DATA[8][140], DATA[8][124], DATA[8][108], DATA[8][92], DATA[8][60], DATA[8][44], DATA[8][28], DATA[8][12], DATA[8][307], DATA[8][291], DATA[8][275], DATA[8][259], DATA[8][227], DATA[8][211], DATA[8][195], DATA[8][179], DATA[8][131], DATA[8][115], DATA[8][99], DATA[8][83], DATA[8][51], DATA[8][35], DATA[8][19], DATA[8][3], DATA[8][312], DATA[8][296], DATA[8][280], DATA[8][264], DATA[8][232], DATA[8][216], DATA[8][200], DATA[8][184], DATA[8][136], DATA[8][120], DATA[8][104], DATA[8][88], DATA[8][56], DATA[8][40], DATA[8][24], DATA[8][8], DATA[8][311], DATA[8][295], DATA[8][279], DATA[8][263], DATA[8][231], DATA[8][215], DATA[8][199], DATA[8][183], DATA[8][135], DATA[8][119], DATA[8][103], DATA[8][87], DATA[8][55], DATA[8][39], DATA[8][23], DATA[8][7], DATA[8][313], DATA[8][297], DATA[8][281], DATA[8][265], DATA[8][233], DATA[8][217], DATA[8][201], DATA[8][185], DATA[8][137], DATA[8][121], DATA[8][105], DATA[8][89], DATA[8][57], DATA[8][41], DATA[8][25], DATA[8][9], DATA[8][310], DATA[8][294], DATA[8][278], DATA[8][262], DATA[8][230], DATA[8][214], DATA[8][198], DATA[8][182], DATA[8][134], DATA[8][118], DATA[8][102], DATA[8][86], DATA[8][54], DATA[8][38], DATA[8][22], DATA[8][6], DATA[8][314], DATA[8][298], DATA[8][282], DATA[8][266], DATA[8][234], DATA[8][218], DATA[8][202], DATA[8][186], DATA[8][138], DATA[8][122], DATA[8][106], DATA[8][90], DATA[8][58], DATA[8][42], DATA[8][26], DATA[8][10], DATA[8][309], DATA[8][293], DATA[8][277], DATA[8][261], DATA[8][229], DATA[8][213], DATA[8][197], DATA[8][181], DATA[8][133], DATA[8][117], DATA[8][101], DATA[8][85], DATA[8][53], DATA[8][37], DATA[8][21], DATA[8][5], DATA[8][315], DATA[8][299], DATA[8][283], DATA[8][267], DATA[8][235], DATA[8][219], DATA[8][203], DATA[8][187], DATA[8][139], DATA[8][123], DATA[8][107], DATA[8][91], DATA[8][59], DATA[8][43], DATA[8][27], DATA[8][11], DATA[8][308], DATA[8][292], DATA[8][276], DATA[8][260], DATA[8][228], DATA[8][212], DATA[8][196], DATA[8][180], DATA[8][132], DATA[8][116], DATA[8][100], DATA[8][84], DATA[8][52], DATA[8][36], DATA[8][20], DATA[8][4], DATA[7][319], DATA[7][303], DATA[7][287], DATA[7][271], DATA[7][239], DATA[7][223], DATA[7][207], DATA[7][191], DATA[7][143], DATA[7][127], DATA[7][111], DATA[7][95], DATA[7][63], DATA[7][47], DATA[7][31], DATA[7][15], DATA[7][304], DATA[7][288], DATA[7][272], DATA[7][256], DATA[7][224], DATA[7][208], DATA[7][192], DATA[7][176], DATA[7][128], DATA[7][112], DATA[7][96], DATA[7][80], DATA[7][48], DATA[7][32], DATA[7][16], DATA[7][0], DATA[7][318], DATA[7][302], DATA[7][286], DATA[7][270], DATA[7][238], DATA[7][222], DATA[7][206], DATA[7][190], DATA[7][142], DATA[7][126], DATA[7][110], DATA[7][94], DATA[7][62], DATA[7][46], DATA[7][30], DATA[7][14], DATA[7][305], DATA[7][289], DATA[7][273], DATA[7][257], DATA[7][225], DATA[7][209], DATA[7][193], DATA[7][177], DATA[7][129], DATA[7][113], DATA[7][97], DATA[7][81], DATA[7][49], DATA[7][33], DATA[7][17], DATA[7][1], DATA[7][317], DATA[7][301], DATA[7][285], DATA[7][269], DATA[7][237], DATA[7][221], DATA[7][205], DATA[7][189], DATA[7][141], DATA[7][125], DATA[7][109], DATA[7][93], DATA[7][61], DATA[7][45], DATA[7][29], DATA[7][13], DATA[7][306], DATA[7][290], DATA[7][274], DATA[7][258], DATA[7][226], DATA[7][210], DATA[7][194], DATA[7][178], DATA[7][130], DATA[7][114], DATA[7][98], DATA[7][82], DATA[7][50], DATA[7][34], DATA[7][18], DATA[7][2], DATA[7][316], DATA[7][300], DATA[7][284], DATA[7][268], DATA[7][236], DATA[7][220], DATA[7][204], DATA[7][188], DATA[7][140], DATA[7][124], DATA[7][108], DATA[7][92], DATA[7][60], DATA[7][44], DATA[7][28], DATA[7][12], DATA[7][307], DATA[7][291], DATA[7][275], DATA[7][259], DATA[7][227], DATA[7][211], DATA[7][195], DATA[7][179], DATA[7][131], DATA[7][115], DATA[7][99], DATA[7][83], DATA[7][51], DATA[7][35], DATA[7][19], DATA[7][3], DATA[7][312], DATA[7][296], DATA[7][280], DATA[7][264], DATA[7][232], DATA[7][216], DATA[7][200], DATA[7][184], DATA[7][136], DATA[7][120], DATA[7][104], DATA[7][88], DATA[7][56], DATA[7][40], DATA[7][24], DATA[7][8], DATA[7][311], DATA[7][295], DATA[7][279], DATA[7][263], DATA[7][231], DATA[7][215], DATA[7][199], DATA[7][183], DATA[7][135], DATA[7][119], DATA[7][103], DATA[7][87], DATA[7][55], DATA[7][39], DATA[7][23], DATA[7][7], DATA[7][313], DATA[7][297], DATA[7][281], DATA[7][265], DATA[7][233], DATA[7][217], DATA[7][201], DATA[7][185], DATA[7][137], DATA[7][121], DATA[7][105], DATA[7][89], DATA[7][57], DATA[7][41], DATA[7][25], DATA[7][9], DATA[7][310], DATA[7][294], DATA[7][278], DATA[7][262], DATA[7][230], DATA[7][214], DATA[7][198], DATA[7][182], DATA[7][134], DATA[7][118], DATA[7][102], DATA[7][86], DATA[7][54], DATA[7][38], DATA[7][22], DATA[7][6], DATA[7][314], DATA[7][298], DATA[7][282], DATA[7][266], DATA[7][234], DATA[7][218], DATA[7][202], DATA[7][186], DATA[7][138], DATA[7][122], DATA[7][106], DATA[7][90], DATA[7][58], DATA[7][42], DATA[7][26], DATA[7][10], DATA[7][309], DATA[7][293], DATA[7][277], DATA[7][261], DATA[7][229], DATA[7][213], DATA[7][197], DATA[7][181], DATA[7][133], DATA[7][117], DATA[7][101], DATA[7][85], DATA[7][53], DATA[7][37], DATA[7][21], DATA[7][5], DATA[7][315], DATA[7][299], DATA[7][283], DATA[7][267], DATA[7][235], DATA[7][219], DATA[7][203], DATA[7][187], DATA[7][139], DATA[7][123], DATA[7][107], DATA[7][91], DATA[7][59], DATA[7][43], DATA[7][27], DATA[7][11], DATA[7][308], DATA[7][292], DATA[7][276], DATA[7][260], DATA[7][228], DATA[7][212], DATA[7][196], DATA[7][180], DATA[7][132], DATA[7][116], DATA[7][100], DATA[7][84], DATA[7][52], DATA[7][36], DATA[7][20], DATA[7][4], DATA[6][319], DATA[6][303], DATA[6][287], DATA[6][271], DATA[6][239], DATA[6][223], DATA[6][207], DATA[6][191], DATA[6][143], DATA[6][127], DATA[6][111], DATA[6][95], DATA[6][63], DATA[6][47], DATA[6][31], DATA[6][15], DATA[6][304], DATA[6][288], DATA[6][272], DATA[6][256], DATA[6][224], DATA[6][208], DATA[6][192], DATA[6][176], DATA[6][128], DATA[6][112], DATA[6][96], DATA[6][80], DATA[6][48], DATA[6][32], DATA[6][16], DATA[6][0], DATA[6][318], DATA[6][302], DATA[6][286], DATA[6][270], DATA[6][238], DATA[6][222], DATA[6][206], DATA[6][190], DATA[6][142], DATA[6][126], DATA[6][110], DATA[6][94], DATA[6][62], DATA[6][46], DATA[6][30], DATA[6][14], DATA[6][305], DATA[6][289], DATA[6][273], DATA[6][257], DATA[6][225], DATA[6][209], DATA[6][193], DATA[6][177], DATA[6][129], DATA[6][113], DATA[6][97], DATA[6][81], DATA[6][49], DATA[6][33], DATA[6][17], DATA[6][1], DATA[6][317], DATA[6][301], DATA[6][285], DATA[6][269], DATA[6][237], DATA[6][221], DATA[6][205], DATA[6][189], DATA[6][141], DATA[6][125], DATA[6][109], DATA[6][93], DATA[6][61], DATA[6][45], DATA[6][29], DATA[6][13], DATA[6][306], DATA[6][290], DATA[6][274], DATA[6][258], DATA[6][226], DATA[6][210], DATA[6][194], DATA[6][178], DATA[6][130], DATA[6][114], DATA[6][98], DATA[6][82], DATA[6][50], DATA[6][34], DATA[6][18], DATA[6][2], DATA[6][316], DATA[6][300], DATA[6][284], DATA[6][268], DATA[6][236], DATA[6][220], DATA[6][204], DATA[6][188], DATA[6][140], DATA[6][124], DATA[6][108], DATA[6][92], DATA[6][60], DATA[6][44], DATA[6][28], DATA[6][12], DATA[6][307], DATA[6][291], DATA[6][275], DATA[6][259], DATA[6][227], DATA[6][211], DATA[6][195], DATA[6][179], DATA[6][131], DATA[6][115], DATA[6][99], DATA[6][83], DATA[6][51], DATA[6][35], DATA[6][19], DATA[6][3], DATA[6][312], DATA[6][296], DATA[6][280], DATA[6][264], DATA[6][232], DATA[6][216], DATA[6][200], DATA[6][184], DATA[6][136], DATA[6][120], DATA[6][104], DATA[6][88], DATA[6][56], DATA[6][40], DATA[6][24], DATA[6][8], DATA[6][311], DATA[6][295], DATA[6][279], DATA[6][263], DATA[6][231], DATA[6][215], DATA[6][199], DATA[6][183], DATA[6][135], DATA[6][119], DATA[6][103], DATA[6][87], DATA[6][55], DATA[6][39], DATA[6][23], DATA[6][7], DATA[6][313], DATA[6][297], DATA[6][281], DATA[6][265], DATA[6][233], DATA[6][217], DATA[6][201], DATA[6][185], DATA[6][137], DATA[6][121], DATA[6][105], DATA[6][89], DATA[6][57], DATA[6][41], DATA[6][25], DATA[6][9], DATA[6][310], DATA[6][294], DATA[6][278], DATA[6][262], DATA[6][230], DATA[6][214], DATA[6][198], DATA[6][182], DATA[6][134], DATA[6][118], DATA[6][102], DATA[6][86], DATA[6][54], DATA[6][38], DATA[6][22], DATA[6][6], DATA[6][314], DATA[6][298], DATA[6][282], DATA[6][266], DATA[6][234], DATA[6][218], DATA[6][202], DATA[6][186], DATA[6][138], DATA[6][122], DATA[6][106], DATA[6][90], DATA[6][58], DATA[6][42], DATA[6][26], DATA[6][10], DATA[6][309], DATA[6][293], DATA[6][277], DATA[6][261], DATA[6][229], DATA[6][213], DATA[6][197], DATA[6][181], DATA[6][133], DATA[6][117], DATA[6][101], DATA[6][85], DATA[6][53], DATA[6][37], DATA[6][21], DATA[6][5], DATA[6][315], DATA[6][299], DATA[6][283], DATA[6][267], DATA[6][235], DATA[6][219], DATA[6][203], DATA[6][187], DATA[6][139], DATA[6][123], DATA[6][107], DATA[6][91], DATA[6][59], DATA[6][43], DATA[6][27], DATA[6][11], DATA[6][308], DATA[6][292], DATA[6][276], DATA[6][260], DATA[6][228], DATA[6][212], DATA[6][196], DATA[6][180], DATA[6][132], DATA[6][116], DATA[6][100], DATA[6][84], DATA[6][52], DATA[6][36], DATA[6][20], DATA[6][4], DATA[5][319], DATA[5][303], DATA[5][287], DATA[5][271], DATA[5][239], DATA[5][223], DATA[5][207], DATA[5][191], DATA[5][143], DATA[5][127], DATA[5][111], DATA[5][95], DATA[5][63], DATA[5][47], DATA[5][31], DATA[5][15], DATA[5][304], DATA[5][288], DATA[5][272], DATA[5][256], DATA[5][224], DATA[5][208], DATA[5][192], DATA[5][176], DATA[5][128], DATA[5][112], DATA[5][96], DATA[5][80], DATA[5][48], DATA[5][32], DATA[5][16], DATA[5][0], DATA[5][318], DATA[5][302], DATA[5][286], DATA[5][270], DATA[5][238], DATA[5][222], DATA[5][206], DATA[5][190], DATA[5][142], DATA[5][126], DATA[5][110], DATA[5][94], DATA[5][62], DATA[5][46], DATA[5][30], DATA[5][14], DATA[5][305], DATA[5][289], DATA[5][273], DATA[5][257], DATA[5][225], DATA[5][209], DATA[5][193], DATA[5][177], DATA[5][129], DATA[5][113], DATA[5][97], DATA[5][81], DATA[5][49], DATA[5][33], DATA[5][17], DATA[5][1], DATA[5][317], DATA[5][301], DATA[5][285], DATA[5][269], DATA[5][237], DATA[5][221], DATA[5][205], DATA[5][189], DATA[5][141], DATA[5][125], DATA[5][109], DATA[5][93], DATA[5][61], DATA[5][45], DATA[5][29], DATA[5][13], DATA[5][306], DATA[5][290], DATA[5][274], DATA[5][258], DATA[5][226], DATA[5][210], DATA[5][194], DATA[5][178], DATA[5][130], DATA[5][114], DATA[5][98], DATA[5][82], DATA[5][50], DATA[5][34], DATA[5][18], DATA[5][2], DATA[5][316], DATA[5][300], DATA[5][284], DATA[5][268], DATA[5][236], DATA[5][220], DATA[5][204], DATA[5][188], DATA[5][140], DATA[5][124], DATA[5][108], DATA[5][92], DATA[5][60], DATA[5][44], DATA[5][28], DATA[5][12], DATA[5][307], DATA[5][291], DATA[5][275], DATA[5][259], DATA[5][227], DATA[5][211], DATA[5][195], DATA[5][179], DATA[5][131], DATA[5][115], DATA[5][99], DATA[5][83], DATA[5][51], DATA[5][35], DATA[5][19], DATA[5][3], DATA[5][312], DATA[5][296], DATA[5][280], DATA[5][264], DATA[5][232], DATA[5][216], DATA[5][200], DATA[5][184], DATA[5][136], DATA[5][120], DATA[5][104], DATA[5][88], DATA[5][56], DATA[5][40], DATA[5][24], DATA[5][8], DATA[5][311], DATA[5][295], DATA[5][279], DATA[5][263], DATA[5][231], DATA[5][215], DATA[5][199], DATA[5][183], DATA[5][135], DATA[5][119], DATA[5][103], DATA[5][87], DATA[5][55], DATA[5][39], DATA[5][23], DATA[5][7], DATA[5][313], DATA[5][297], DATA[5][281], DATA[5][265], DATA[5][233], DATA[5][217], DATA[5][201], DATA[5][185], DATA[5][137], DATA[5][121], DATA[5][105], DATA[5][89], DATA[5][57], DATA[5][41], DATA[5][25], DATA[5][9], DATA[5][310], DATA[5][294], DATA[5][278], DATA[5][262], DATA[5][230], DATA[5][214], DATA[5][198], DATA[5][182], DATA[5][134], DATA[5][118], DATA[5][102], DATA[5][86], DATA[5][54], DATA[5][38], DATA[5][22], DATA[5][6], DATA[5][314], DATA[5][298], DATA[5][282], DATA[5][266], DATA[5][234], DATA[5][218], DATA[5][202], DATA[5][186], DATA[5][138], DATA[5][122], DATA[5][106], DATA[5][90], DATA[5][58], DATA[5][42], DATA[5][26], DATA[5][10], DATA[5][309], DATA[5][293], DATA[5][277], DATA[5][261], DATA[5][229], DATA[5][213], DATA[5][197], DATA[5][181], DATA[5][133], DATA[5][117], DATA[5][101], DATA[5][85], DATA[5][53], DATA[5][37], DATA[5][21], DATA[5][5], DATA[5][315], DATA[5][299], DATA[5][283], DATA[5][267], DATA[5][235], DATA[5][219], DATA[5][203], DATA[5][187], DATA[5][139], DATA[5][123], DATA[5][107], DATA[5][91], DATA[5][59], DATA[5][43], DATA[5][27], DATA[5][11], DATA[5][308], DATA[5][292], DATA[5][276], DATA[5][260], DATA[5][228], DATA[5][212], DATA[5][196], DATA[5][180], DATA[5][132], DATA[5][116], DATA[5][100], DATA[5][84], DATA[5][52], DATA[5][36], DATA[5][20], DATA[5][4], DATA[4][319], DATA[4][303], DATA[4][287], DATA[4][271], DATA[4][239], DATA[4][223], DATA[4][207], DATA[4][191], DATA[4][143], DATA[4][127], DATA[4][111], DATA[4][95], DATA[4][63], DATA[4][47], DATA[4][31], DATA[4][15], DATA[4][304], DATA[4][288], DATA[4][272], DATA[4][256], DATA[4][224], DATA[4][208], DATA[4][192], DATA[4][176], DATA[4][128], DATA[4][112], DATA[4][96], DATA[4][80], DATA[4][48], DATA[4][32], DATA[4][16], DATA[4][0], DATA[4][318], DATA[4][302], DATA[4][286], DATA[4][270], DATA[4][238], DATA[4][222], DATA[4][206], DATA[4][190], DATA[4][142], DATA[4][126], DATA[4][110], DATA[4][94], DATA[4][62], DATA[4][46], DATA[4][30], DATA[4][14], DATA[4][305], DATA[4][289], DATA[4][273], DATA[4][257], DATA[4][225], DATA[4][209], DATA[4][193], DATA[4][177], DATA[4][129], DATA[4][113], DATA[4][97], DATA[4][81], DATA[4][49], DATA[4][33], DATA[4][17], DATA[4][1], DATA[4][317], DATA[4][301], DATA[4][285], DATA[4][269], DATA[4][237], DATA[4][221], DATA[4][205], DATA[4][189], DATA[4][141], DATA[4][125], DATA[4][109], DATA[4][93], DATA[4][61], DATA[4][45], DATA[4][29], DATA[4][13], DATA[4][306], DATA[4][290], DATA[4][274], DATA[4][258], DATA[4][226], DATA[4][210], DATA[4][194], DATA[4][178], DATA[4][130], DATA[4][114], DATA[4][98], DATA[4][82], DATA[4][50], DATA[4][34], DATA[4][18], DATA[4][2], DATA[4][316], DATA[4][300], DATA[4][284], DATA[4][268], DATA[4][236], DATA[4][220], DATA[4][204], DATA[4][188], DATA[4][140], DATA[4][124], DATA[4][108], DATA[4][92], DATA[4][60], DATA[4][44], DATA[4][28], DATA[4][12], DATA[4][307], DATA[4][291], DATA[4][275], DATA[4][259], DATA[4][227], DATA[4][211], DATA[4][195], DATA[4][179], DATA[4][131], DATA[4][115], DATA[4][99], DATA[4][83], DATA[4][51], DATA[4][35], DATA[4][19], DATA[4][3], DATA[4][312], DATA[4][296], DATA[4][280], DATA[4][264], DATA[4][232], DATA[4][216], DATA[4][200], DATA[4][184], DATA[4][136], DATA[4][120], DATA[4][104], DATA[4][88], DATA[4][56], DATA[4][40], DATA[4][24], DATA[4][8], DATA[4][311], DATA[4][295], DATA[4][279], DATA[4][263], DATA[4][231], DATA[4][215], DATA[4][199], DATA[4][183], DATA[4][135], DATA[4][119], DATA[4][103], DATA[4][87], DATA[4][55], DATA[4][39], DATA[4][23], DATA[4][7], DATA[4][313], DATA[4][297], DATA[4][281], DATA[4][265], DATA[4][233], DATA[4][217], DATA[4][201], DATA[4][185], DATA[4][137], DATA[4][121], DATA[4][105], DATA[4][89], DATA[4][57], DATA[4][41], DATA[4][25], DATA[4][9], DATA[4][310], DATA[4][294], DATA[4][278], DATA[4][262], DATA[4][230], DATA[4][214], DATA[4][198], DATA[4][182], DATA[4][134], DATA[4][118], DATA[4][102], DATA[4][86], DATA[4][54], DATA[4][38], DATA[4][22], DATA[4][6], DATA[4][314], DATA[4][298], DATA[4][282], DATA[4][266], DATA[4][234], DATA[4][218], DATA[4][202], DATA[4][186], DATA[4][138], DATA[4][122], DATA[4][106], DATA[4][90], DATA[4][58], DATA[4][42], DATA[4][26], DATA[4][10], DATA[4][309], DATA[4][293], DATA[4][277], DATA[4][261], DATA[4][229], DATA[4][213], DATA[4][197], DATA[4][181], DATA[4][133], DATA[4][117], DATA[4][101], DATA[4][85], DATA[4][53], DATA[4][37], DATA[4][21], DATA[4][5], DATA[4][315], DATA[4][299], DATA[4][283], DATA[4][267], DATA[4][235], DATA[4][219], DATA[4][203], DATA[4][187], DATA[4][139], DATA[4][123], DATA[4][107], DATA[4][91], DATA[4][59], DATA[4][43], DATA[4][27], DATA[4][11], DATA[4][308], DATA[4][292], DATA[4][276], DATA[4][260], DATA[4][228], DATA[4][212], DATA[4][196], DATA[4][180], DATA[4][132], DATA[4][116], DATA[4][100], DATA[4][84], DATA[4][52], DATA[4][36], DATA[4][20], DATA[4][4], DATA[3][319], DATA[3][303], DATA[3][287], DATA[3][271], DATA[3][239], DATA[3][223], DATA[3][207], DATA[3][191], DATA[3][143], DATA[3][127], DATA[3][111], DATA[3][95], DATA[3][63], DATA[3][47], DATA[3][31], DATA[3][15], DATA[3][304], DATA[3][288], DATA[3][272], DATA[3][256], DATA[3][224], DATA[3][208], DATA[3][192], DATA[3][176], DATA[3][128], DATA[3][112], DATA[3][96], DATA[3][80], DATA[3][48], DATA[3][32], DATA[3][16], DATA[3][0], DATA[3][318], DATA[3][302], DATA[3][286], DATA[3][270], DATA[3][238], DATA[3][222], DATA[3][206], DATA[3][190], DATA[3][142], DATA[3][126], DATA[3][110], DATA[3][94], DATA[3][62], DATA[3][46], DATA[3][30], DATA[3][14], DATA[3][305], DATA[3][289], DATA[3][273], DATA[3][257], DATA[3][225], DATA[3][209], DATA[3][193], DATA[3][177], DATA[3][129], DATA[3][113], DATA[3][97], DATA[3][81], DATA[3][49], DATA[3][33], DATA[3][17], DATA[3][1], DATA[3][317], DATA[3][301], DATA[3][285], DATA[3][269], DATA[3][237], DATA[3][221], DATA[3][205], DATA[3][189], DATA[3][141], DATA[3][125], DATA[3][109], DATA[3][93], DATA[3][61], DATA[3][45], DATA[3][29], DATA[3][13], DATA[3][306], DATA[3][290], DATA[3][274], DATA[3][258], DATA[3][226], DATA[3][210], DATA[3][194], DATA[3][178], DATA[3][130], DATA[3][114], DATA[3][98], DATA[3][82], DATA[3][50], DATA[3][34], DATA[3][18], DATA[3][2], DATA[3][316], DATA[3][300], DATA[3][284], DATA[3][268], DATA[3][236], DATA[3][220], DATA[3][204], DATA[3][188], DATA[3][140], DATA[3][124], DATA[3][108], DATA[3][92], DATA[3][60], DATA[3][44], DATA[3][28], DATA[3][12], DATA[3][307], DATA[3][291], DATA[3][275], DATA[3][259], DATA[3][227], DATA[3][211], DATA[3][195], DATA[3][179], DATA[3][131], DATA[3][115], DATA[3][99], DATA[3][83], DATA[3][51], DATA[3][35], DATA[3][19], DATA[3][3], DATA[3][312], DATA[3][296], DATA[3][280], DATA[3][264], DATA[3][232], DATA[3][216], DATA[3][200], DATA[3][184], DATA[3][136], DATA[3][120], DATA[3][104], DATA[3][88], DATA[3][56], DATA[3][40], DATA[3][24], DATA[3][8], DATA[3][311], DATA[3][295], DATA[3][279], DATA[3][263], DATA[3][231], DATA[3][215], DATA[3][199], DATA[3][183], DATA[3][135], DATA[3][119], DATA[3][103], DATA[3][87], DATA[3][55], DATA[3][39], DATA[3][23], DATA[3][7], DATA[3][313], DATA[3][297], DATA[3][281], DATA[3][265], DATA[3][233], DATA[3][217], DATA[3][201], DATA[3][185], DATA[3][137], DATA[3][121], DATA[3][105], DATA[3][89], DATA[3][57], DATA[3][41], DATA[3][25], DATA[3][9], DATA[3][310], DATA[3][294], DATA[3][278], DATA[3][262], DATA[3][230], DATA[3][214], DATA[3][198], DATA[3][182], DATA[3][134], DATA[3][118], DATA[3][102], DATA[3][86], DATA[3][54], DATA[3][38], DATA[3][22], DATA[3][6], DATA[3][314], DATA[3][298], DATA[3][282], DATA[3][266], DATA[3][234], DATA[3][218], DATA[3][202], DATA[3][186], DATA[3][138], DATA[3][122], DATA[3][106], DATA[3][90], DATA[3][58], DATA[3][42], DATA[3][26], DATA[3][10], DATA[3][309], DATA[3][293], DATA[3][277], DATA[3][261], DATA[3][229], DATA[3][213], DATA[3][197], DATA[3][181], DATA[3][133], DATA[3][117], DATA[3][101], DATA[3][85], DATA[3][53], DATA[3][37], DATA[3][21], DATA[3][5], DATA[3][315], DATA[3][299], DATA[3][283], DATA[3][267], DATA[3][235], DATA[3][219], DATA[3][203], DATA[3][187], DATA[3][139], DATA[3][123], DATA[3][107], DATA[3][91], DATA[3][59], DATA[3][43], DATA[3][27], DATA[3][11], DATA[3][308], DATA[3][292], DATA[3][276], DATA[3][260], DATA[3][228], DATA[3][212], DATA[3][196], DATA[3][180], DATA[3][132], DATA[3][116], DATA[3][100], DATA[3][84], DATA[3][52], DATA[3][36], DATA[3][20], DATA[3][4], DATA[2][319], DATA[2][303], DATA[2][287], DATA[2][271], DATA[2][239], DATA[2][223], DATA[2][207], DATA[2][191], DATA[2][143], DATA[2][127], DATA[2][111], DATA[2][95], DATA[2][63], DATA[2][47], DATA[2][31], DATA[2][15], DATA[2][304], DATA[2][288], DATA[2][272], DATA[2][256], DATA[2][224], DATA[2][208], DATA[2][192], DATA[2][176], DATA[2][128], DATA[2][112], DATA[2][96], DATA[2][80], DATA[2][48], DATA[2][32], DATA[2][16], DATA[2][0], DATA[2][318], DATA[2][302], DATA[2][286], DATA[2][270], DATA[2][238], DATA[2][222], DATA[2][206], DATA[2][190], DATA[2][142], DATA[2][126], DATA[2][110], DATA[2][94], DATA[2][62], DATA[2][46], DATA[2][30], DATA[2][14], DATA[2][305], DATA[2][289], DATA[2][273], DATA[2][257], DATA[2][225], DATA[2][209], DATA[2][193], DATA[2][177], DATA[2][129], DATA[2][113], DATA[2][97], DATA[2][81], DATA[2][49], DATA[2][33], DATA[2][17], DATA[2][1], DATA[2][317], DATA[2][301], DATA[2][285], DATA[2][269], DATA[2][237], DATA[2][221], DATA[2][205], DATA[2][189], DATA[2][141], DATA[2][125], DATA[2][109], DATA[2][93], DATA[2][61], DATA[2][45], DATA[2][29], DATA[2][13], DATA[2][306], DATA[2][290], DATA[2][274], DATA[2][258], DATA[2][226], DATA[2][210], DATA[2][194], DATA[2][178], DATA[2][130], DATA[2][114], DATA[2][98], DATA[2][82], DATA[2][50], DATA[2][34], DATA[2][18], DATA[2][2], DATA[2][316], DATA[2][300], DATA[2][284], DATA[2][268], DATA[2][236], DATA[2][220], DATA[2][204], DATA[2][188], DATA[2][140], DATA[2][124], DATA[2][108], DATA[2][92], DATA[2][60], DATA[2][44], DATA[2][28], DATA[2][12], DATA[2][307], DATA[2][291], DATA[2][275], DATA[2][259], DATA[2][227], DATA[2][211], DATA[2][195], DATA[2][179], DATA[2][131], DATA[2][115], DATA[2][99], DATA[2][83], DATA[2][51], DATA[2][35], DATA[2][19], DATA[2][3], DATA[2][312], DATA[2][296], DATA[2][280], DATA[2][264], DATA[2][232], DATA[2][216], DATA[2][200], DATA[2][184], DATA[2][136], DATA[2][120], DATA[2][104], DATA[2][88], DATA[2][56], DATA[2][40], DATA[2][24], DATA[2][8], DATA[2][311], DATA[2][295], DATA[2][279], DATA[2][263], DATA[2][231], DATA[2][215], DATA[2][199], DATA[2][183], DATA[2][135], DATA[2][119], DATA[2][103], DATA[2][87], DATA[2][55], DATA[2][39], DATA[2][23], DATA[2][7], DATA[2][313], DATA[2][297], DATA[2][281], DATA[2][265], DATA[2][233], DATA[2][217], DATA[2][201], DATA[2][185], DATA[2][137], DATA[2][121], DATA[2][105], DATA[2][89], DATA[2][57], DATA[2][41], DATA[2][25], DATA[2][9], DATA[2][310], DATA[2][294], DATA[2][278], DATA[2][262], DATA[2][230], DATA[2][214], DATA[2][198], DATA[2][182], DATA[2][134], DATA[2][118], DATA[2][102], DATA[2][86], DATA[2][54], DATA[2][38], DATA[2][22], DATA[2][6], DATA[2][314], DATA[2][298], DATA[2][282], DATA[2][266], DATA[2][234], DATA[2][218], DATA[2][202], DATA[2][186], DATA[2][138], DATA[2][122], DATA[2][106], DATA[2][90], DATA[2][58], DATA[2][42], DATA[2][26], DATA[2][10], DATA[2][309], DATA[2][293], DATA[2][277], DATA[2][261], DATA[2][229], DATA[2][213], DATA[2][197], DATA[2][181], DATA[2][133], DATA[2][117], DATA[2][101], DATA[2][85], DATA[2][53], DATA[2][37], DATA[2][21], DATA[2][5], DATA[2][315], DATA[2][299], DATA[2][283], DATA[2][267], DATA[2][235], DATA[2][219], DATA[2][203], DATA[2][187], DATA[2][139], DATA[2][123], DATA[2][107], DATA[2][91], DATA[2][59], DATA[2][43], DATA[2][27], DATA[2][11], DATA[2][308], DATA[2][292], DATA[2][276], DATA[2][260], DATA[2][228], DATA[2][212], DATA[2][196], DATA[2][180], DATA[2][132], DATA[2][116], DATA[2][100], DATA[2][84], DATA[2][52], DATA[2][36], DATA[2][20], DATA[2][4], DATA[1][319], DATA[1][303], DATA[1][287], DATA[1][271], DATA[1][239], DATA[1][223], DATA[1][207], DATA[1][191], DATA[1][143], DATA[1][127], DATA[1][111], DATA[1][95], DATA[1][63], DATA[1][47], DATA[1][31], DATA[1][15], DATA[1][304], DATA[1][288], DATA[1][272], DATA[1][256], DATA[1][224], DATA[1][208], DATA[1][192], DATA[1][176], DATA[1][128], DATA[1][112], DATA[1][96], DATA[1][80], DATA[1][48], DATA[1][32], DATA[1][16], DATA[1][0], DATA[1][318], DATA[1][302], DATA[1][286], DATA[1][270], DATA[1][238], DATA[1][222], DATA[1][206], DATA[1][190], DATA[1][142], DATA[1][126], DATA[1][110], DATA[1][94], DATA[1][62], DATA[1][46], DATA[1][30], DATA[1][14], DATA[1][305], DATA[1][289], DATA[1][273], DATA[1][257], DATA[1][225], DATA[1][209], DATA[1][193], DATA[1][177], DATA[1][129], DATA[1][113], DATA[1][97], DATA[1][81], DATA[1][49], DATA[1][33], DATA[1][17], DATA[1][1], DATA[1][317], DATA[1][301], DATA[1][285], DATA[1][269], DATA[1][237], DATA[1][221], DATA[1][205], DATA[1][189], DATA[1][141], DATA[1][125], DATA[1][109], DATA[1][93], DATA[1][61], DATA[1][45], DATA[1][29], DATA[1][13], DATA[1][306], DATA[1][290], DATA[1][274], DATA[1][258], DATA[1][226], DATA[1][210], DATA[1][194], DATA[1][178], DATA[1][130], DATA[1][114], DATA[1][98], DATA[1][82], DATA[1][50], DATA[1][34], DATA[1][18], DATA[1][2], DATA[1][316], DATA[1][300], DATA[1][284], DATA[1][268], DATA[1][236], DATA[1][220], DATA[1][204], DATA[1][188], DATA[1][140], DATA[1][124], DATA[1][108], DATA[1][92], DATA[1][60], DATA[1][44], DATA[1][28], DATA[1][12], DATA[1][307], DATA[1][291], DATA[1][275], DATA[1][259], DATA[1][227], DATA[1][211], DATA[1][195], DATA[1][179], DATA[1][131], DATA[1][115], DATA[1][99], DATA[1][83], DATA[1][51], DATA[1][35], DATA[1][19], DATA[1][3], DATA[1][312], DATA[1][296], DATA[1][280], DATA[1][264], DATA[1][232], DATA[1][216], DATA[1][200], DATA[1][184], DATA[1][136], DATA[1][120], DATA[1][104], DATA[1][88], DATA[1][56], DATA[1][40], DATA[1][24], DATA[1][8], DATA[1][311], DATA[1][295], DATA[1][279], DATA[1][263], DATA[1][231], DATA[1][215], DATA[1][199], DATA[1][183], DATA[1][135], DATA[1][119], DATA[1][103], DATA[1][87], DATA[1][55], DATA[1][39], DATA[1][23], DATA[1][7], DATA[1][313], DATA[1][297], DATA[1][281], DATA[1][265], DATA[1][233], DATA[1][217], DATA[1][201], DATA[1][185], DATA[1][137], DATA[1][121], DATA[1][105], DATA[1][89], DATA[1][57], DATA[1][41], DATA[1][25], DATA[1][9], DATA[1][310], DATA[1][294], DATA[1][278], DATA[1][262], DATA[1][230], DATA[1][214], DATA[1][198], DATA[1][182], DATA[1][134], DATA[1][118], DATA[1][102], DATA[1][86], DATA[1][54], DATA[1][38], DATA[1][22], DATA[1][6], DATA[1][314], DATA[1][298], DATA[1][282], DATA[1][266], DATA[1][234], DATA[1][218], DATA[1][202], DATA[1][186], DATA[1][138], DATA[1][122], DATA[1][106], DATA[1][90], DATA[1][58], DATA[1][42], DATA[1][26], DATA[1][10], DATA[1][309], DATA[1][293], DATA[1][277], DATA[1][261], DATA[1][229], DATA[1][213], DATA[1][197], DATA[1][181], DATA[1][133], DATA[1][117], DATA[1][101], DATA[1][85], DATA[1][53], DATA[1][37], DATA[1][21], DATA[1][5], DATA[1][315], DATA[1][299], DATA[1][283], DATA[1][267], DATA[1][235], DATA[1][219], DATA[1][203], DATA[1][187], DATA[1][139], DATA[1][123], DATA[1][107], DATA[1][91], DATA[1][59], DATA[1][43], DATA[1][27], DATA[1][11], DATA[1][308], DATA[1][292], DATA[1][276], DATA[1][260], DATA[1][228], DATA[1][212], DATA[1][196], DATA[1][180], DATA[1][132], DATA[1][116], DATA[1][100], DATA[1][84], DATA[1][52], DATA[1][36], DATA[1][20], DATA[1][4], DATA[0][319], DATA[0][303], DATA[0][287], DATA[0][271], DATA[0][239], DATA[0][223], DATA[0][207], DATA[0][191], DATA[0][143], DATA[0][127], DATA[0][111], DATA[0][95], DATA[0][63], DATA[0][47], DATA[0][31], DATA[0][15], DATA[0][304], DATA[0][288], DATA[0][272], DATA[0][256], DATA[0][224], DATA[0][208], DATA[0][192], DATA[0][176], DATA[0][128], DATA[0][112], DATA[0][96], DATA[0][80], DATA[0][48], DATA[0][32], DATA[0][16], DATA[0][0], DATA[0][318], DATA[0][302], DATA[0][286], DATA[0][270], DATA[0][238], DATA[0][222], DATA[0][206], DATA[0][190], DATA[0][142], DATA[0][126], DATA[0][110], DATA[0][94], DATA[0][62], DATA[0][46], DATA[0][30], DATA[0][14], DATA[0][305], DATA[0][289], DATA[0][273], DATA[0][257], DATA[0][225], DATA[0][209], DATA[0][193], DATA[0][177], DATA[0][129], DATA[0][113], DATA[0][97], DATA[0][81], DATA[0][49], DATA[0][33], DATA[0][17], DATA[0][1], DATA[0][317], DATA[0][301], DATA[0][285], DATA[0][269], DATA[0][237], DATA[0][221], DATA[0][205], DATA[0][189], DATA[0][141], DATA[0][125], DATA[0][109], DATA[0][93], DATA[0][61], DATA[0][45], DATA[0][29], DATA[0][13], DATA[0][306], DATA[0][290], DATA[0][274], DATA[0][258], DATA[0][226], DATA[0][210], DATA[0][194], DATA[0][178], DATA[0][130], DATA[0][114], DATA[0][98], DATA[0][82], DATA[0][50], DATA[0][34], DATA[0][18], DATA[0][2], DATA[0][316], DATA[0][300], DATA[0][284], DATA[0][268], DATA[0][236], DATA[0][220], DATA[0][204], DATA[0][188], DATA[0][140], DATA[0][124], DATA[0][108], DATA[0][92], DATA[0][60], DATA[0][44], DATA[0][28], DATA[0][12], DATA[0][307], DATA[0][291], DATA[0][275], DATA[0][259], DATA[0][227], DATA[0][211], DATA[0][195], DATA[0][179], DATA[0][131], DATA[0][115], DATA[0][99], DATA[0][83], DATA[0][51], DATA[0][35], DATA[0][19], DATA[0][3], DATA[0][312], DATA[0][296], DATA[0][280], DATA[0][264], DATA[0][232], DATA[0][216], DATA[0][200], DATA[0][184], DATA[0][136], DATA[0][120], DATA[0][104], DATA[0][88], DATA[0][56], DATA[0][40], DATA[0][24], DATA[0][8], DATA[0][311], DATA[0][295], DATA[0][279], DATA[0][263], DATA[0][231], DATA[0][215], DATA[0][199], DATA[0][183], DATA[0][135], DATA[0][119], DATA[0][103], DATA[0][87], DATA[0][55], DATA[0][39], DATA[0][23], DATA[0][7], DATA[0][313], DATA[0][297], DATA[0][281], DATA[0][265], DATA[0][233], DATA[0][217], DATA[0][201], DATA[0][185], DATA[0][137], DATA[0][121], DATA[0][105], DATA[0][89], DATA[0][57], DATA[0][41], DATA[0][25], DATA[0][9], DATA[0][310], DATA[0][294], DATA[0][278], DATA[0][262], DATA[0][230], DATA[0][214], DATA[0][198], DATA[0][182], DATA[0][134], DATA[0][118], DATA[0][102], DATA[0][86], DATA[0][54], DATA[0][38], DATA[0][22], DATA[0][6], DATA[0][314], DATA[0][298], DATA[0][282], DATA[0][266], DATA[0][234], DATA[0][218], DATA[0][202], DATA[0][186], DATA[0][138], DATA[0][122], DATA[0][106], DATA[0][90], DATA[0][58], DATA[0][42], DATA[0][26], DATA[0][10], DATA[0][309], DATA[0][293], DATA[0][277], DATA[0][261], DATA[0][229], DATA[0][213], DATA[0][197], DATA[0][181], DATA[0][133], DATA[0][117], DATA[0][101], DATA[0][85], DATA[0][53], DATA[0][37], DATA[0][21], DATA[0][5], DATA[0][315], DATA[0][299], DATA[0][283], DATA[0][267], DATA[0][235], DATA[0][219], DATA[0][203], DATA[0][187], DATA[0][139], DATA[0][123], DATA[0][107], DATA[0][91], DATA[0][59], DATA[0][43], DATA[0][27], DATA[0][11], DATA[0][308], DATA[0][292], DATA[0][276], DATA[0][260], DATA[0][228], DATA[0][212], DATA[0][196], DATA[0][180], DATA[0][132], DATA[0][116], DATA[0][100], DATA[0][84], DATA[0][52], DATA[0][36], DATA[0][20], DATA[0][4]];
				attribute DATAP @[DATA[63][255], DATA[63][79], DATA[63][240], DATA[63][64], DATA[63][254], DATA[63][78], DATA[63][241], DATA[63][65], DATA[63][253], DATA[63][77], DATA[63][242], DATA[63][66], DATA[63][252], DATA[63][76], DATA[63][243], DATA[63][67], DATA[63][248], DATA[63][72], DATA[63][247], DATA[63][71], DATA[63][249], DATA[63][73], DATA[63][246], DATA[63][70], DATA[63][250], DATA[63][74], DATA[63][245], DATA[63][69], DATA[63][251], DATA[63][75], DATA[63][244], DATA[63][68], DATA[62][255], DATA[62][79], DATA[62][240], DATA[62][64], DATA[62][254], DATA[62][78], DATA[62][241], DATA[62][65], DATA[62][253], DATA[62][77], DATA[62][242], DATA[62][66], DATA[62][252], DATA[62][76], DATA[62][243], DATA[62][67], DATA[62][248], DATA[62][72], DATA[62][247], DATA[62][71], DATA[62][249], DATA[62][73], DATA[62][246], DATA[62][70], DATA[62][250], DATA[62][74], DATA[62][245], DATA[62][69], DATA[62][251], DATA[62][75], DATA[62][244], DATA[62][68], DATA[61][255], DATA[61][79], DATA[61][240], DATA[61][64], DATA[61][254], DATA[61][78], DATA[61][241], DATA[61][65], DATA[61][253], DATA[61][77], DATA[61][242], DATA[61][66], DATA[61][252], DATA[61][76], DATA[61][243], DATA[61][67], DATA[61][248], DATA[61][72], DATA[61][247], DATA[61][71], DATA[61][249], DATA[61][73], DATA[61][246], DATA[61][70], DATA[61][250], DATA[61][74], DATA[61][245], DATA[61][69], DATA[61][251], DATA[61][75], DATA[61][244], DATA[61][68], DATA[60][255], DATA[60][79], DATA[60][240], DATA[60][64], DATA[60][254], DATA[60][78], DATA[60][241], DATA[60][65], DATA[60][253], DATA[60][77], DATA[60][242], DATA[60][66], DATA[60][252], DATA[60][76], DATA[60][243], DATA[60][67], DATA[60][248], DATA[60][72], DATA[60][247], DATA[60][71], DATA[60][249], DATA[60][73], DATA[60][246], DATA[60][70], DATA[60][250], DATA[60][74], DATA[60][245], DATA[60][69], DATA[60][251], DATA[60][75], DATA[60][244], DATA[60][68], DATA[59][255], DATA[59][79], DATA[59][240], DATA[59][64], DATA[59][254], DATA[59][78], DATA[59][241], DATA[59][65], DATA[59][253], DATA[59][77], DATA[59][242], DATA[59][66], DATA[59][252], DATA[59][76], DATA[59][243], DATA[59][67], DATA[59][248], DATA[59][72], DATA[59][247], DATA[59][71], DATA[59][249], DATA[59][73], DATA[59][246], DATA[59][70], DATA[59][250], DATA[59][74], DATA[59][245], DATA[59][69], DATA[59][251], DATA[59][75], DATA[59][244], DATA[59][68], DATA[58][255], DATA[58][79], DATA[58][240], DATA[58][64], DATA[58][254], DATA[58][78], DATA[58][241], DATA[58][65], DATA[58][253], DATA[58][77], DATA[58][242], DATA[58][66], DATA[58][252], DATA[58][76], DATA[58][243], DATA[58][67], DATA[58][248], DATA[58][72], DATA[58][247], DATA[58][71], DATA[58][249], DATA[58][73], DATA[58][246], DATA[58][70], DATA[58][250], DATA[58][74], DATA[58][245], DATA[58][69], DATA[58][251], DATA[58][75], DATA[58][244], DATA[58][68], DATA[57][255], DATA[57][79], DATA[57][240], DATA[57][64], DATA[57][254], DATA[57][78], DATA[57][241], DATA[57][65], DATA[57][253], DATA[57][77], DATA[57][242], DATA[57][66], DATA[57][252], DATA[57][76], DATA[57][243], DATA[57][67], DATA[57][248], DATA[57][72], DATA[57][247], DATA[57][71], DATA[57][249], DATA[57][73], DATA[57][246], DATA[57][70], DATA[57][250], DATA[57][74], DATA[57][245], DATA[57][69], DATA[57][251], DATA[57][75], DATA[57][244], DATA[57][68], DATA[56][255], DATA[56][79], DATA[56][240], DATA[56][64], DATA[56][254], DATA[56][78], DATA[56][241], DATA[56][65], DATA[56][253], DATA[56][77], DATA[56][242], DATA[56][66], DATA[56][252], DATA[56][76], DATA[56][243], DATA[56][67], DATA[56][248], DATA[56][72], DATA[56][247], DATA[56][71], DATA[56][249], DATA[56][73], DATA[56][246], DATA[56][70], DATA[56][250], DATA[56][74], DATA[56][245], DATA[56][69], DATA[56][251], DATA[56][75], DATA[56][244], DATA[56][68], DATA[55][255], DATA[55][79], DATA[55][240], DATA[55][64], DATA[55][254], DATA[55][78], DATA[55][241], DATA[55][65], DATA[55][253], DATA[55][77], DATA[55][242], DATA[55][66], DATA[55][252], DATA[55][76], DATA[55][243], DATA[55][67], DATA[55][248], DATA[55][72], DATA[55][247], DATA[55][71], DATA[55][249], DATA[55][73], DATA[55][246], DATA[55][70], DATA[55][250], DATA[55][74], DATA[55][245], DATA[55][69], DATA[55][251], DATA[55][75], DATA[55][244], DATA[55][68], DATA[54][255], DATA[54][79], DATA[54][240], DATA[54][64], DATA[54][254], DATA[54][78], DATA[54][241], DATA[54][65], DATA[54][253], DATA[54][77], DATA[54][242], DATA[54][66], DATA[54][252], DATA[54][76], DATA[54][243], DATA[54][67], DATA[54][248], DATA[54][72], DATA[54][247], DATA[54][71], DATA[54][249], DATA[54][73], DATA[54][246], DATA[54][70], DATA[54][250], DATA[54][74], DATA[54][245], DATA[54][69], DATA[54][251], DATA[54][75], DATA[54][244], DATA[54][68], DATA[53][255], DATA[53][79], DATA[53][240], DATA[53][64], DATA[53][254], DATA[53][78], DATA[53][241], DATA[53][65], DATA[53][253], DATA[53][77], DATA[53][242], DATA[53][66], DATA[53][252], DATA[53][76], DATA[53][243], DATA[53][67], DATA[53][248], DATA[53][72], DATA[53][247], DATA[53][71], DATA[53][249], DATA[53][73], DATA[53][246], DATA[53][70], DATA[53][250], DATA[53][74], DATA[53][245], DATA[53][69], DATA[53][251], DATA[53][75], DATA[53][244], DATA[53][68], DATA[52][255], DATA[52][79], DATA[52][240], DATA[52][64], DATA[52][254], DATA[52][78], DATA[52][241], DATA[52][65], DATA[52][253], DATA[52][77], DATA[52][242], DATA[52][66], DATA[52][252], DATA[52][76], DATA[52][243], DATA[52][67], DATA[52][248], DATA[52][72], DATA[52][247], DATA[52][71], DATA[52][249], DATA[52][73], DATA[52][246], DATA[52][70], DATA[52][250], DATA[52][74], DATA[52][245], DATA[52][69], DATA[52][251], DATA[52][75], DATA[52][244], DATA[52][68], DATA[51][255], DATA[51][79], DATA[51][240], DATA[51][64], DATA[51][254], DATA[51][78], DATA[51][241], DATA[51][65], DATA[51][253], DATA[51][77], DATA[51][242], DATA[51][66], DATA[51][252], DATA[51][76], DATA[51][243], DATA[51][67], DATA[51][248], DATA[51][72], DATA[51][247], DATA[51][71], DATA[51][249], DATA[51][73], DATA[51][246], DATA[51][70], DATA[51][250], DATA[51][74], DATA[51][245], DATA[51][69], DATA[51][251], DATA[51][75], DATA[51][244], DATA[51][68], DATA[50][255], DATA[50][79], DATA[50][240], DATA[50][64], DATA[50][254], DATA[50][78], DATA[50][241], DATA[50][65], DATA[50][253], DATA[50][77], DATA[50][242], DATA[50][66], DATA[50][252], DATA[50][76], DATA[50][243], DATA[50][67], DATA[50][248], DATA[50][72], DATA[50][247], DATA[50][71], DATA[50][249], DATA[50][73], DATA[50][246], DATA[50][70], DATA[50][250], DATA[50][74], DATA[50][245], DATA[50][69], DATA[50][251], DATA[50][75], DATA[50][244], DATA[50][68], DATA[49][255], DATA[49][79], DATA[49][240], DATA[49][64], DATA[49][254], DATA[49][78], DATA[49][241], DATA[49][65], DATA[49][253], DATA[49][77], DATA[49][242], DATA[49][66], DATA[49][252], DATA[49][76], DATA[49][243], DATA[49][67], DATA[49][248], DATA[49][72], DATA[49][247], DATA[49][71], DATA[49][249], DATA[49][73], DATA[49][246], DATA[49][70], DATA[49][250], DATA[49][74], DATA[49][245], DATA[49][69], DATA[49][251], DATA[49][75], DATA[49][244], DATA[49][68], DATA[48][255], DATA[48][79], DATA[48][240], DATA[48][64], DATA[48][254], DATA[48][78], DATA[48][241], DATA[48][65], DATA[48][253], DATA[48][77], DATA[48][242], DATA[48][66], DATA[48][252], DATA[48][76], DATA[48][243], DATA[48][67], DATA[48][248], DATA[48][72], DATA[48][247], DATA[48][71], DATA[48][249], DATA[48][73], DATA[48][246], DATA[48][70], DATA[48][250], DATA[48][74], DATA[48][245], DATA[48][69], DATA[48][251], DATA[48][75], DATA[48][244], DATA[48][68], DATA[47][255], DATA[47][79], DATA[47][240], DATA[47][64], DATA[47][254], DATA[47][78], DATA[47][241], DATA[47][65], DATA[47][253], DATA[47][77], DATA[47][242], DATA[47][66], DATA[47][252], DATA[47][76], DATA[47][243], DATA[47][67], DATA[47][248], DATA[47][72], DATA[47][247], DATA[47][71], DATA[47][249], DATA[47][73], DATA[47][246], DATA[47][70], DATA[47][250], DATA[47][74], DATA[47][245], DATA[47][69], DATA[47][251], DATA[47][75], DATA[47][244], DATA[47][68], DATA[46][255], DATA[46][79], DATA[46][240], DATA[46][64], DATA[46][254], DATA[46][78], DATA[46][241], DATA[46][65], DATA[46][253], DATA[46][77], DATA[46][242], DATA[46][66], DATA[46][252], DATA[46][76], DATA[46][243], DATA[46][67], DATA[46][248], DATA[46][72], DATA[46][247], DATA[46][71], DATA[46][249], DATA[46][73], DATA[46][246], DATA[46][70], DATA[46][250], DATA[46][74], DATA[46][245], DATA[46][69], DATA[46][251], DATA[46][75], DATA[46][244], DATA[46][68], DATA[45][255], DATA[45][79], DATA[45][240], DATA[45][64], DATA[45][254], DATA[45][78], DATA[45][241], DATA[45][65], DATA[45][253], DATA[45][77], DATA[45][242], DATA[45][66], DATA[45][252], DATA[45][76], DATA[45][243], DATA[45][67], DATA[45][248], DATA[45][72], DATA[45][247], DATA[45][71], DATA[45][249], DATA[45][73], DATA[45][246], DATA[45][70], DATA[45][250], DATA[45][74], DATA[45][245], DATA[45][69], DATA[45][251], DATA[45][75], DATA[45][244], DATA[45][68], DATA[44][255], DATA[44][79], DATA[44][240], DATA[44][64], DATA[44][254], DATA[44][78], DATA[44][241], DATA[44][65], DATA[44][253], DATA[44][77], DATA[44][242], DATA[44][66], DATA[44][252], DATA[44][76], DATA[44][243], DATA[44][67], DATA[44][248], DATA[44][72], DATA[44][247], DATA[44][71], DATA[44][249], DATA[44][73], DATA[44][246], DATA[44][70], DATA[44][250], DATA[44][74], DATA[44][245], DATA[44][69], DATA[44][251], DATA[44][75], DATA[44][244], DATA[44][68], DATA[43][255], DATA[43][79], DATA[43][240], DATA[43][64], DATA[43][254], DATA[43][78], DATA[43][241], DATA[43][65], DATA[43][253], DATA[43][77], DATA[43][242], DATA[43][66], DATA[43][252], DATA[43][76], DATA[43][243], DATA[43][67], DATA[43][248], DATA[43][72], DATA[43][247], DATA[43][71], DATA[43][249], DATA[43][73], DATA[43][246], DATA[43][70], DATA[43][250], DATA[43][74], DATA[43][245], DATA[43][69], DATA[43][251], DATA[43][75], DATA[43][244], DATA[43][68], DATA[42][255], DATA[42][79], DATA[42][240], DATA[42][64], DATA[42][254], DATA[42][78], DATA[42][241], DATA[42][65], DATA[42][253], DATA[42][77], DATA[42][242], DATA[42][66], DATA[42][252], DATA[42][76], DATA[42][243], DATA[42][67], DATA[42][248], DATA[42][72], DATA[42][247], DATA[42][71], DATA[42][249], DATA[42][73], DATA[42][246], DATA[42][70], DATA[42][250], DATA[42][74], DATA[42][245], DATA[42][69], DATA[42][251], DATA[42][75], DATA[42][244], DATA[42][68], DATA[41][255], DATA[41][79], DATA[41][240], DATA[41][64], DATA[41][254], DATA[41][78], DATA[41][241], DATA[41][65], DATA[41][253], DATA[41][77], DATA[41][242], DATA[41][66], DATA[41][252], DATA[41][76], DATA[41][243], DATA[41][67], DATA[41][248], DATA[41][72], DATA[41][247], DATA[41][71], DATA[41][249], DATA[41][73], DATA[41][246], DATA[41][70], DATA[41][250], DATA[41][74], DATA[41][245], DATA[41][69], DATA[41][251], DATA[41][75], DATA[41][244], DATA[41][68], DATA[40][255], DATA[40][79], DATA[40][240], DATA[40][64], DATA[40][254], DATA[40][78], DATA[40][241], DATA[40][65], DATA[40][253], DATA[40][77], DATA[40][242], DATA[40][66], DATA[40][252], DATA[40][76], DATA[40][243], DATA[40][67], DATA[40][248], DATA[40][72], DATA[40][247], DATA[40][71], DATA[40][249], DATA[40][73], DATA[40][246], DATA[40][70], DATA[40][250], DATA[40][74], DATA[40][245], DATA[40][69], DATA[40][251], DATA[40][75], DATA[40][244], DATA[40][68], DATA[39][255], DATA[39][79], DATA[39][240], DATA[39][64], DATA[39][254], DATA[39][78], DATA[39][241], DATA[39][65], DATA[39][253], DATA[39][77], DATA[39][242], DATA[39][66], DATA[39][252], DATA[39][76], DATA[39][243], DATA[39][67], DATA[39][248], DATA[39][72], DATA[39][247], DATA[39][71], DATA[39][249], DATA[39][73], DATA[39][246], DATA[39][70], DATA[39][250], DATA[39][74], DATA[39][245], DATA[39][69], DATA[39][251], DATA[39][75], DATA[39][244], DATA[39][68], DATA[38][255], DATA[38][79], DATA[38][240], DATA[38][64], DATA[38][254], DATA[38][78], DATA[38][241], DATA[38][65], DATA[38][253], DATA[38][77], DATA[38][242], DATA[38][66], DATA[38][252], DATA[38][76], DATA[38][243], DATA[38][67], DATA[38][248], DATA[38][72], DATA[38][247], DATA[38][71], DATA[38][249], DATA[38][73], DATA[38][246], DATA[38][70], DATA[38][250], DATA[38][74], DATA[38][245], DATA[38][69], DATA[38][251], DATA[38][75], DATA[38][244], DATA[38][68], DATA[37][255], DATA[37][79], DATA[37][240], DATA[37][64], DATA[37][254], DATA[37][78], DATA[37][241], DATA[37][65], DATA[37][253], DATA[37][77], DATA[37][242], DATA[37][66], DATA[37][252], DATA[37][76], DATA[37][243], DATA[37][67], DATA[37][248], DATA[37][72], DATA[37][247], DATA[37][71], DATA[37][249], DATA[37][73], DATA[37][246], DATA[37][70], DATA[37][250], DATA[37][74], DATA[37][245], DATA[37][69], DATA[37][251], DATA[37][75], DATA[37][244], DATA[37][68], DATA[36][255], DATA[36][79], DATA[36][240], DATA[36][64], DATA[36][254], DATA[36][78], DATA[36][241], DATA[36][65], DATA[36][253], DATA[36][77], DATA[36][242], DATA[36][66], DATA[36][252], DATA[36][76], DATA[36][243], DATA[36][67], DATA[36][248], DATA[36][72], DATA[36][247], DATA[36][71], DATA[36][249], DATA[36][73], DATA[36][246], DATA[36][70], DATA[36][250], DATA[36][74], DATA[36][245], DATA[36][69], DATA[36][251], DATA[36][75], DATA[36][244], DATA[36][68], DATA[35][255], DATA[35][79], DATA[35][240], DATA[35][64], DATA[35][254], DATA[35][78], DATA[35][241], DATA[35][65], DATA[35][253], DATA[35][77], DATA[35][242], DATA[35][66], DATA[35][252], DATA[35][76], DATA[35][243], DATA[35][67], DATA[35][248], DATA[35][72], DATA[35][247], DATA[35][71], DATA[35][249], DATA[35][73], DATA[35][246], DATA[35][70], DATA[35][250], DATA[35][74], DATA[35][245], DATA[35][69], DATA[35][251], DATA[35][75], DATA[35][244], DATA[35][68], DATA[34][255], DATA[34][79], DATA[34][240], DATA[34][64], DATA[34][254], DATA[34][78], DATA[34][241], DATA[34][65], DATA[34][253], DATA[34][77], DATA[34][242], DATA[34][66], DATA[34][252], DATA[34][76], DATA[34][243], DATA[34][67], DATA[34][248], DATA[34][72], DATA[34][247], DATA[34][71], DATA[34][249], DATA[34][73], DATA[34][246], DATA[34][70], DATA[34][250], DATA[34][74], DATA[34][245], DATA[34][69], DATA[34][251], DATA[34][75], DATA[34][244], DATA[34][68], DATA[33][255], DATA[33][79], DATA[33][240], DATA[33][64], DATA[33][254], DATA[33][78], DATA[33][241], DATA[33][65], DATA[33][253], DATA[33][77], DATA[33][242], DATA[33][66], DATA[33][252], DATA[33][76], DATA[33][243], DATA[33][67], DATA[33][248], DATA[33][72], DATA[33][247], DATA[33][71], DATA[33][249], DATA[33][73], DATA[33][246], DATA[33][70], DATA[33][250], DATA[33][74], DATA[33][245], DATA[33][69], DATA[33][251], DATA[33][75], DATA[33][244], DATA[33][68], DATA[32][255], DATA[32][79], DATA[32][240], DATA[32][64], DATA[32][254], DATA[32][78], DATA[32][241], DATA[32][65], DATA[32][253], DATA[32][77], DATA[32][242], DATA[32][66], DATA[32][252], DATA[32][76], DATA[32][243], DATA[32][67], DATA[32][248], DATA[32][72], DATA[32][247], DATA[32][71], DATA[32][249], DATA[32][73], DATA[32][246], DATA[32][70], DATA[32][250], DATA[32][74], DATA[32][245], DATA[32][69], DATA[32][251], DATA[32][75], DATA[32][244], DATA[32][68], DATA[31][255], DATA[31][79], DATA[31][240], DATA[31][64], DATA[31][254], DATA[31][78], DATA[31][241], DATA[31][65], DATA[31][253], DATA[31][77], DATA[31][242], DATA[31][66], DATA[31][252], DATA[31][76], DATA[31][243], DATA[31][67], DATA[31][248], DATA[31][72], DATA[31][247], DATA[31][71], DATA[31][249], DATA[31][73], DATA[31][246], DATA[31][70], DATA[31][250], DATA[31][74], DATA[31][245], DATA[31][69], DATA[31][251], DATA[31][75], DATA[31][244], DATA[31][68], DATA[30][255], DATA[30][79], DATA[30][240], DATA[30][64], DATA[30][254], DATA[30][78], DATA[30][241], DATA[30][65], DATA[30][253], DATA[30][77], DATA[30][242], DATA[30][66], DATA[30][252], DATA[30][76], DATA[30][243], DATA[30][67], DATA[30][248], DATA[30][72], DATA[30][247], DATA[30][71], DATA[30][249], DATA[30][73], DATA[30][246], DATA[30][70], DATA[30][250], DATA[30][74], DATA[30][245], DATA[30][69], DATA[30][251], DATA[30][75], DATA[30][244], DATA[30][68], DATA[29][255], DATA[29][79], DATA[29][240], DATA[29][64], DATA[29][254], DATA[29][78], DATA[29][241], DATA[29][65], DATA[29][253], DATA[29][77], DATA[29][242], DATA[29][66], DATA[29][252], DATA[29][76], DATA[29][243], DATA[29][67], DATA[29][248], DATA[29][72], DATA[29][247], DATA[29][71], DATA[29][249], DATA[29][73], DATA[29][246], DATA[29][70], DATA[29][250], DATA[29][74], DATA[29][245], DATA[29][69], DATA[29][251], DATA[29][75], DATA[29][244], DATA[29][68], DATA[28][255], DATA[28][79], DATA[28][240], DATA[28][64], DATA[28][254], DATA[28][78], DATA[28][241], DATA[28][65], DATA[28][253], DATA[28][77], DATA[28][242], DATA[28][66], DATA[28][252], DATA[28][76], DATA[28][243], DATA[28][67], DATA[28][248], DATA[28][72], DATA[28][247], DATA[28][71], DATA[28][249], DATA[28][73], DATA[28][246], DATA[28][70], DATA[28][250], DATA[28][74], DATA[28][245], DATA[28][69], DATA[28][251], DATA[28][75], DATA[28][244], DATA[28][68], DATA[27][255], DATA[27][79], DATA[27][240], DATA[27][64], DATA[27][254], DATA[27][78], DATA[27][241], DATA[27][65], DATA[27][253], DATA[27][77], DATA[27][242], DATA[27][66], DATA[27][252], DATA[27][76], DATA[27][243], DATA[27][67], DATA[27][248], DATA[27][72], DATA[27][247], DATA[27][71], DATA[27][249], DATA[27][73], DATA[27][246], DATA[27][70], DATA[27][250], DATA[27][74], DATA[27][245], DATA[27][69], DATA[27][251], DATA[27][75], DATA[27][244], DATA[27][68], DATA[26][255], DATA[26][79], DATA[26][240], DATA[26][64], DATA[26][254], DATA[26][78], DATA[26][241], DATA[26][65], DATA[26][253], DATA[26][77], DATA[26][242], DATA[26][66], DATA[26][252], DATA[26][76], DATA[26][243], DATA[26][67], DATA[26][248], DATA[26][72], DATA[26][247], DATA[26][71], DATA[26][249], DATA[26][73], DATA[26][246], DATA[26][70], DATA[26][250], DATA[26][74], DATA[26][245], DATA[26][69], DATA[26][251], DATA[26][75], DATA[26][244], DATA[26][68], DATA[25][255], DATA[25][79], DATA[25][240], DATA[25][64], DATA[25][254], DATA[25][78], DATA[25][241], DATA[25][65], DATA[25][253], DATA[25][77], DATA[25][242], DATA[25][66], DATA[25][252], DATA[25][76], DATA[25][243], DATA[25][67], DATA[25][248], DATA[25][72], DATA[25][247], DATA[25][71], DATA[25][249], DATA[25][73], DATA[25][246], DATA[25][70], DATA[25][250], DATA[25][74], DATA[25][245], DATA[25][69], DATA[25][251], DATA[25][75], DATA[25][244], DATA[25][68], DATA[24][255], DATA[24][79], DATA[24][240], DATA[24][64], DATA[24][254], DATA[24][78], DATA[24][241], DATA[24][65], DATA[24][253], DATA[24][77], DATA[24][242], DATA[24][66], DATA[24][252], DATA[24][76], DATA[24][243], DATA[24][67], DATA[24][248], DATA[24][72], DATA[24][247], DATA[24][71], DATA[24][249], DATA[24][73], DATA[24][246], DATA[24][70], DATA[24][250], DATA[24][74], DATA[24][245], DATA[24][69], DATA[24][251], DATA[24][75], DATA[24][244], DATA[24][68], DATA[23][255], DATA[23][79], DATA[23][240], DATA[23][64], DATA[23][254], DATA[23][78], DATA[23][241], DATA[23][65], DATA[23][253], DATA[23][77], DATA[23][242], DATA[23][66], DATA[23][252], DATA[23][76], DATA[23][243], DATA[23][67], DATA[23][248], DATA[23][72], DATA[23][247], DATA[23][71], DATA[23][249], DATA[23][73], DATA[23][246], DATA[23][70], DATA[23][250], DATA[23][74], DATA[23][245], DATA[23][69], DATA[23][251], DATA[23][75], DATA[23][244], DATA[23][68], DATA[22][255], DATA[22][79], DATA[22][240], DATA[22][64], DATA[22][254], DATA[22][78], DATA[22][241], DATA[22][65], DATA[22][253], DATA[22][77], DATA[22][242], DATA[22][66], DATA[22][252], DATA[22][76], DATA[22][243], DATA[22][67], DATA[22][248], DATA[22][72], DATA[22][247], DATA[22][71], DATA[22][249], DATA[22][73], DATA[22][246], DATA[22][70], DATA[22][250], DATA[22][74], DATA[22][245], DATA[22][69], DATA[22][251], DATA[22][75], DATA[22][244], DATA[22][68], DATA[21][255], DATA[21][79], DATA[21][240], DATA[21][64], DATA[21][254], DATA[21][78], DATA[21][241], DATA[21][65], DATA[21][253], DATA[21][77], DATA[21][242], DATA[21][66], DATA[21][252], DATA[21][76], DATA[21][243], DATA[21][67], DATA[21][248], DATA[21][72], DATA[21][247], DATA[21][71], DATA[21][249], DATA[21][73], DATA[21][246], DATA[21][70], DATA[21][250], DATA[21][74], DATA[21][245], DATA[21][69], DATA[21][251], DATA[21][75], DATA[21][244], DATA[21][68], DATA[20][255], DATA[20][79], DATA[20][240], DATA[20][64], DATA[20][254], DATA[20][78], DATA[20][241], DATA[20][65], DATA[20][253], DATA[20][77], DATA[20][242], DATA[20][66], DATA[20][252], DATA[20][76], DATA[20][243], DATA[20][67], DATA[20][248], DATA[20][72], DATA[20][247], DATA[20][71], DATA[20][249], DATA[20][73], DATA[20][246], DATA[20][70], DATA[20][250], DATA[20][74], DATA[20][245], DATA[20][69], DATA[20][251], DATA[20][75], DATA[20][244], DATA[20][68], DATA[19][255], DATA[19][79], DATA[19][240], DATA[19][64], DATA[19][254], DATA[19][78], DATA[19][241], DATA[19][65], DATA[19][253], DATA[19][77], DATA[19][242], DATA[19][66], DATA[19][252], DATA[19][76], DATA[19][243], DATA[19][67], DATA[19][248], DATA[19][72], DATA[19][247], DATA[19][71], DATA[19][249], DATA[19][73], DATA[19][246], DATA[19][70], DATA[19][250], DATA[19][74], DATA[19][245], DATA[19][69], DATA[19][251], DATA[19][75], DATA[19][244], DATA[19][68], DATA[18][255], DATA[18][79], DATA[18][240], DATA[18][64], DATA[18][254], DATA[18][78], DATA[18][241], DATA[18][65], DATA[18][253], DATA[18][77], DATA[18][242], DATA[18][66], DATA[18][252], DATA[18][76], DATA[18][243], DATA[18][67], DATA[18][248], DATA[18][72], DATA[18][247], DATA[18][71], DATA[18][249], DATA[18][73], DATA[18][246], DATA[18][70], DATA[18][250], DATA[18][74], DATA[18][245], DATA[18][69], DATA[18][251], DATA[18][75], DATA[18][244], DATA[18][68], DATA[17][255], DATA[17][79], DATA[17][240], DATA[17][64], DATA[17][254], DATA[17][78], DATA[17][241], DATA[17][65], DATA[17][253], DATA[17][77], DATA[17][242], DATA[17][66], DATA[17][252], DATA[17][76], DATA[17][243], DATA[17][67], DATA[17][248], DATA[17][72], DATA[17][247], DATA[17][71], DATA[17][249], DATA[17][73], DATA[17][246], DATA[17][70], DATA[17][250], DATA[17][74], DATA[17][245], DATA[17][69], DATA[17][251], DATA[17][75], DATA[17][244], DATA[17][68], DATA[16][255], DATA[16][79], DATA[16][240], DATA[16][64], DATA[16][254], DATA[16][78], DATA[16][241], DATA[16][65], DATA[16][253], DATA[16][77], DATA[16][242], DATA[16][66], DATA[16][252], DATA[16][76], DATA[16][243], DATA[16][67], DATA[16][248], DATA[16][72], DATA[16][247], DATA[16][71], DATA[16][249], DATA[16][73], DATA[16][246], DATA[16][70], DATA[16][250], DATA[16][74], DATA[16][245], DATA[16][69], DATA[16][251], DATA[16][75], DATA[16][244], DATA[16][68], DATA[15][255], DATA[15][79], DATA[15][240], DATA[15][64], DATA[15][254], DATA[15][78], DATA[15][241], DATA[15][65], DATA[15][253], DATA[15][77], DATA[15][242], DATA[15][66], DATA[15][252], DATA[15][76], DATA[15][243], DATA[15][67], DATA[15][248], DATA[15][72], DATA[15][247], DATA[15][71], DATA[15][249], DATA[15][73], DATA[15][246], DATA[15][70], DATA[15][250], DATA[15][74], DATA[15][245], DATA[15][69], DATA[15][251], DATA[15][75], DATA[15][244], DATA[15][68], DATA[14][255], DATA[14][79], DATA[14][240], DATA[14][64], DATA[14][254], DATA[14][78], DATA[14][241], DATA[14][65], DATA[14][253], DATA[14][77], DATA[14][242], DATA[14][66], DATA[14][252], DATA[14][76], DATA[14][243], DATA[14][67], DATA[14][248], DATA[14][72], DATA[14][247], DATA[14][71], DATA[14][249], DATA[14][73], DATA[14][246], DATA[14][70], DATA[14][250], DATA[14][74], DATA[14][245], DATA[14][69], DATA[14][251], DATA[14][75], DATA[14][244], DATA[14][68], DATA[13][255], DATA[13][79], DATA[13][240], DATA[13][64], DATA[13][254], DATA[13][78], DATA[13][241], DATA[13][65], DATA[13][253], DATA[13][77], DATA[13][242], DATA[13][66], DATA[13][252], DATA[13][76], DATA[13][243], DATA[13][67], DATA[13][248], DATA[13][72], DATA[13][247], DATA[13][71], DATA[13][249], DATA[13][73], DATA[13][246], DATA[13][70], DATA[13][250], DATA[13][74], DATA[13][245], DATA[13][69], DATA[13][251], DATA[13][75], DATA[13][244], DATA[13][68], DATA[12][255], DATA[12][79], DATA[12][240], DATA[12][64], DATA[12][254], DATA[12][78], DATA[12][241], DATA[12][65], DATA[12][253], DATA[12][77], DATA[12][242], DATA[12][66], DATA[12][252], DATA[12][76], DATA[12][243], DATA[12][67], DATA[12][248], DATA[12][72], DATA[12][247], DATA[12][71], DATA[12][249], DATA[12][73], DATA[12][246], DATA[12][70], DATA[12][250], DATA[12][74], DATA[12][245], DATA[12][69], DATA[12][251], DATA[12][75], DATA[12][244], DATA[12][68], DATA[11][255], DATA[11][79], DATA[11][240], DATA[11][64], DATA[11][254], DATA[11][78], DATA[11][241], DATA[11][65], DATA[11][253], DATA[11][77], DATA[11][242], DATA[11][66], DATA[11][252], DATA[11][76], DATA[11][243], DATA[11][67], DATA[11][248], DATA[11][72], DATA[11][247], DATA[11][71], DATA[11][249], DATA[11][73], DATA[11][246], DATA[11][70], DATA[11][250], DATA[11][74], DATA[11][245], DATA[11][69], DATA[11][251], DATA[11][75], DATA[11][244], DATA[11][68], DATA[10][255], DATA[10][79], DATA[10][240], DATA[10][64], DATA[10][254], DATA[10][78], DATA[10][241], DATA[10][65], DATA[10][253], DATA[10][77], DATA[10][242], DATA[10][66], DATA[10][252], DATA[10][76], DATA[10][243], DATA[10][67], DATA[10][248], DATA[10][72], DATA[10][247], DATA[10][71], DATA[10][249], DATA[10][73], DATA[10][246], DATA[10][70], DATA[10][250], DATA[10][74], DATA[10][245], DATA[10][69], DATA[10][251], DATA[10][75], DATA[10][244], DATA[10][68], DATA[9][255], DATA[9][79], DATA[9][240], DATA[9][64], DATA[9][254], DATA[9][78], DATA[9][241], DATA[9][65], DATA[9][253], DATA[9][77], DATA[9][242], DATA[9][66], DATA[9][252], DATA[9][76], DATA[9][243], DATA[9][67], DATA[9][248], DATA[9][72], DATA[9][247], DATA[9][71], DATA[9][249], DATA[9][73], DATA[9][246], DATA[9][70], DATA[9][250], DATA[9][74], DATA[9][245], DATA[9][69], DATA[9][251], DATA[9][75], DATA[9][244], DATA[9][68], DATA[8][255], DATA[8][79], DATA[8][240], DATA[8][64], DATA[8][254], DATA[8][78], DATA[8][241], DATA[8][65], DATA[8][253], DATA[8][77], DATA[8][242], DATA[8][66], DATA[8][252], DATA[8][76], DATA[8][243], DATA[8][67], DATA[8][248], DATA[8][72], DATA[8][247], DATA[8][71], DATA[8][249], DATA[8][73], DATA[8][246], DATA[8][70], DATA[8][250], DATA[8][74], DATA[8][245], DATA[8][69], DATA[8][251], DATA[8][75], DATA[8][244], DATA[8][68], DATA[7][255], DATA[7][79], DATA[7][240], DATA[7][64], DATA[7][254], DATA[7][78], DATA[7][241], DATA[7][65], DATA[7][253], DATA[7][77], DATA[7][242], DATA[7][66], DATA[7][252], DATA[7][76], DATA[7][243], DATA[7][67], DATA[7][248], DATA[7][72], DATA[7][247], DATA[7][71], DATA[7][249], DATA[7][73], DATA[7][246], DATA[7][70], DATA[7][250], DATA[7][74], DATA[7][245], DATA[7][69], DATA[7][251], DATA[7][75], DATA[7][244], DATA[7][68], DATA[6][255], DATA[6][79], DATA[6][240], DATA[6][64], DATA[6][254], DATA[6][78], DATA[6][241], DATA[6][65], DATA[6][253], DATA[6][77], DATA[6][242], DATA[6][66], DATA[6][252], DATA[6][76], DATA[6][243], DATA[6][67], DATA[6][248], DATA[6][72], DATA[6][247], DATA[6][71], DATA[6][249], DATA[6][73], DATA[6][246], DATA[6][70], DATA[6][250], DATA[6][74], DATA[6][245], DATA[6][69], DATA[6][251], DATA[6][75], DATA[6][244], DATA[6][68], DATA[5][255], DATA[5][79], DATA[5][240], DATA[5][64], DATA[5][254], DATA[5][78], DATA[5][241], DATA[5][65], DATA[5][253], DATA[5][77], DATA[5][242], DATA[5][66], DATA[5][252], DATA[5][76], DATA[5][243], DATA[5][67], DATA[5][248], DATA[5][72], DATA[5][247], DATA[5][71], DATA[5][249], DATA[5][73], DATA[5][246], DATA[5][70], DATA[5][250], DATA[5][74], DATA[5][245], DATA[5][69], DATA[5][251], DATA[5][75], DATA[5][244], DATA[5][68], DATA[4][255], DATA[4][79], DATA[4][240], DATA[4][64], DATA[4][254], DATA[4][78], DATA[4][241], DATA[4][65], DATA[4][253], DATA[4][77], DATA[4][242], DATA[4][66], DATA[4][252], DATA[4][76], DATA[4][243], DATA[4][67], DATA[4][248], DATA[4][72], DATA[4][247], DATA[4][71], DATA[4][249], DATA[4][73], DATA[4][246], DATA[4][70], DATA[4][250], DATA[4][74], DATA[4][245], DATA[4][69], DATA[4][251], DATA[4][75], DATA[4][244], DATA[4][68], DATA[3][255], DATA[3][79], DATA[3][240], DATA[3][64], DATA[3][254], DATA[3][78], DATA[3][241], DATA[3][65], DATA[3][253], DATA[3][77], DATA[3][242], DATA[3][66], DATA[3][252], DATA[3][76], DATA[3][243], DATA[3][67], DATA[3][248], DATA[3][72], DATA[3][247], DATA[3][71], DATA[3][249], DATA[3][73], DATA[3][246], DATA[3][70], DATA[3][250], DATA[3][74], DATA[3][245], DATA[3][69], DATA[3][251], DATA[3][75], DATA[3][244], DATA[3][68], DATA[2][255], DATA[2][79], DATA[2][240], DATA[2][64], DATA[2][254], DATA[2][78], DATA[2][241], DATA[2][65], DATA[2][253], DATA[2][77], DATA[2][242], DATA[2][66], DATA[2][252], DATA[2][76], DATA[2][243], DATA[2][67], DATA[2][248], DATA[2][72], DATA[2][247], DATA[2][71], DATA[2][249], DATA[2][73], DATA[2][246], DATA[2][70], DATA[2][250], DATA[2][74], DATA[2][245], DATA[2][69], DATA[2][251], DATA[2][75], DATA[2][244], DATA[2][68], DATA[1][255], DATA[1][79], DATA[1][240], DATA[1][64], DATA[1][254], DATA[1][78], DATA[1][241], DATA[1][65], DATA[1][253], DATA[1][77], DATA[1][242], DATA[1][66], DATA[1][252], DATA[1][76], DATA[1][243], DATA[1][67], DATA[1][248], DATA[1][72], DATA[1][247], DATA[1][71], DATA[1][249], DATA[1][73], DATA[1][246], DATA[1][70], DATA[1][250], DATA[1][74], DATA[1][245], DATA[1][69], DATA[1][251], DATA[1][75], DATA[1][244], DATA[1][68], DATA[0][255], DATA[0][79], DATA[0][240], DATA[0][64], DATA[0][254], DATA[0][78], DATA[0][241], DATA[0][65], DATA[0][253], DATA[0][77], DATA[0][242], DATA[0][66], DATA[0][252], DATA[0][76], DATA[0][243], DATA[0][67], DATA[0][248], DATA[0][72], DATA[0][247], DATA[0][71], DATA[0][249], DATA[0][73], DATA[0][246], DATA[0][70], DATA[0][250], DATA[0][74], DATA[0][245], DATA[0][69], DATA[0][251], DATA[0][75], DATA[0][244], DATA[0][68]];
				attribute SAVEDATA @[DATA[63][148], DATA[62][148], DATA[61][148], DATA[60][148], DATA[59][148], DATA[58][148], DATA[57][148], DATA[56][148], DATA[55][148], DATA[54][148], DATA[53][148], DATA[52][148], DATA[51][148], DATA[50][148], DATA[49][148], DATA[48][148], DATA[47][148], DATA[46][148], DATA[45][148], DATA[44][148], DATA[43][148], DATA[42][148], DATA[41][148], DATA[40][148], DATA[39][148], DATA[38][148], DATA[37][148], DATA[36][148], DATA[35][148], DATA[34][148], DATA[33][148], DATA[32][148], DATA[31][148], DATA[30][148], DATA[29][148], DATA[28][148], DATA[27][148], DATA[26][148], DATA[25][148], DATA[24][148], DATA[23][148], DATA[22][148], DATA[21][148], DATA[20][148], DATA[19][148], DATA[18][148], DATA[17][148], DATA[16][148], DATA[15][148], DATA[14][148], DATA[13][148], DATA[12][148], DATA[11][148], DATA[10][148], DATA[9][148], DATA[8][148], DATA[7][148], DATA[6][148], DATA[5][148], DATA[4][148], DATA[3][148], DATA[2][148], DATA[1][148], DATA[0][148]];
				attribute INIT_A @[!MAIN[3][1][7], !MAIN[0][1][71], !MAIN[3][1][0], !MAIN[0][1][64], !MAIN[3][1][71], !MAIN[3][1][55], !MAIN[3][1][39], !MAIN[3][1][23], !MAIN[2][1][71], !MAIN[2][1][55], !MAIN[2][1][39], !MAIN[2][1][23], !MAIN[1][1][55], !MAIN[1][1][39], !MAIN[1][1][23], !MAIN[1][1][7], !MAIN[0][1][55], !MAIN[0][1][39], !MAIN[0][1][23], !MAIN[0][1][7], !MAIN[3][1][64], !MAIN[3][1][48], !MAIN[3][1][32], !MAIN[3][1][16], !MAIN[2][1][64], !MAIN[2][1][48], !MAIN[2][1][32], !MAIN[2][1][16], !MAIN[1][1][48], !MAIN[1][1][32], !MAIN[1][1][16], !MAIN[1][1][0], !MAIN[0][1][48], !MAIN[0][1][32], !MAIN[0][1][16], !MAIN[0][1][0]];
				attribute INIT_B @[!MAIN[3][1][15], !MAIN[0][1][79], !MAIN[3][1][8], !MAIN[0][1][72], !MAIN[3][1][79], !MAIN[3][1][63], !MAIN[3][1][47], !MAIN[3][1][31], !MAIN[2][1][79], !MAIN[2][1][63], !MAIN[2][1][47], !MAIN[2][1][31], !MAIN[1][1][63], !MAIN[1][1][47], !MAIN[1][1][31], !MAIN[1][1][15], !MAIN[0][1][63], !MAIN[0][1][47], !MAIN[0][1][31], !MAIN[0][1][15], !MAIN[3][1][72], !MAIN[3][1][56], !MAIN[3][1][40], !MAIN[3][1][24], !MAIN[2][1][72], !MAIN[2][1][56], !MAIN[2][1][40], !MAIN[2][1][24], !MAIN[1][1][56], !MAIN[1][1][40], !MAIN[1][1][24], !MAIN[1][1][8], !MAIN[0][1][56], !MAIN[0][1][40], !MAIN[0][1][24], !MAIN[0][1][8]];
				attribute SRVAL_A @[!MAIN[3][1][4], !MAIN[0][1][68], !MAIN[3][1][3], !MAIN[0][1][67], !MAIN[3][1][68], !MAIN[3][1][52], !MAIN[3][1][36], !MAIN[3][1][20], !MAIN[2][1][68], !MAIN[2][1][52], !MAIN[2][1][36], !MAIN[2][1][20], !MAIN[1][1][52], !MAIN[1][1][36], !MAIN[1][1][20], !MAIN[1][1][4], !MAIN[0][1][52], !MAIN[0][1][36], !MAIN[0][1][20], !MAIN[0][1][4], !MAIN[3][1][67], !MAIN[3][1][51], !MAIN[3][1][35], !MAIN[3][1][19], !MAIN[2][1][67], !MAIN[2][1][51], !MAIN[2][1][35], !MAIN[2][1][19], !MAIN[1][1][51], !MAIN[1][1][35], !MAIN[1][1][19], !MAIN[1][1][3], !MAIN[0][1][51], !MAIN[0][1][35], !MAIN[0][1][19], !MAIN[0][1][3]];
				attribute SRVAL_B @[!MAIN[3][1][12], !MAIN[0][1][76], !MAIN[3][1][11], !MAIN[0][1][75], !MAIN[3][1][76], !MAIN[3][1][60], !MAIN[3][1][44], !MAIN[3][1][28], !MAIN[2][1][76], !MAIN[2][1][60], !MAIN[2][1][44], !MAIN[2][1][28], !MAIN[1][1][60], !MAIN[1][1][44], !MAIN[1][1][28], !MAIN[1][1][12], !MAIN[0][1][60], !MAIN[0][1][44], !MAIN[0][1][28], !MAIN[0][1][12], !MAIN[3][1][75], !MAIN[3][1][59], !MAIN[3][1][43], !MAIN[3][1][27], !MAIN[2][1][75], !MAIN[2][1][59], !MAIN[2][1][43], !MAIN[2][1][27], !MAIN[1][1][59], !MAIN[1][1][43], !MAIN[1][1][27], !MAIN[1][1][11], !MAIN[0][1][59], !MAIN[0][1][43], !MAIN[0][1][27], !MAIN[0][1][11]];
				attribute DATA_WIDTH_A @[MAIN[1][1][77], MAIN[1][1][79], MAIN[1][1][78]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute DATA_WIDTH_B @[MAIN[2][1][2], MAIN[2][1][0], MAIN[2][1][1]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_9 = 0b011,
					_18 = 0b100,
					_36 = 0b101,
				}
				attribute WRITE_MODE_A @[MAIN[1][1][75], MAIN[1][1][76]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
				attribute WRITE_MODE_B @[MAIN[2][1][4], MAIN[2][1][3]] {
					WRITE_FIRST = 0b00,
					READ_FIRST = 0b01,
					NO_CHANGE = 0b10,
				}
			}

			bel MULT {
				input A[0] = CELL[0].IMUX_G0_DATA[7];
				input A[1] = CELL[0].IMUX_G1_DATA[7];
				input A[2] = CELL[0].IMUX_G2_DATA[7];
				input A[3] = CELL[0].IMUX_G3_DATA[7];
				input A[4] = CELL[1].IMUX_G0_DATA[7];
				input A[5] = CELL[1].IMUX_G1_DATA[7];
				input A[6] = CELL[1].IMUX_G2_DATA[7];
				input A[7] = CELL[1].IMUX_G3_DATA[7];
				input A[8] = CELL[2].IMUX_G0_DATA[7];
				input A[9] = CELL[2].IMUX_G1_DATA[7];
				input A[10] = CELL[2].IMUX_G2_DATA[7];
				input A[11] = CELL[2].IMUX_G3_DATA[7];
				input A[12] = CELL[3].IMUX_G0_DATA[7];
				input A[13] = CELL[3].IMUX_G1_DATA[7];
				input A[14] = CELL[3].IMUX_G2_DATA[7];
				input A[15] = CELL[3].IMUX_G3_DATA[7];
				input A[16] = CELL[3].IMUX_G3_DATA[2];
				input A[17] = CELL[3].IMUX_G3_DATA[3];
				input B[0] = CELL[0].IMUX_G0_DATA[5];
				input B[1] = CELL[0].IMUX_G1_DATA[5];
				input B[2] = CELL[0].IMUX_G2_DATA[5];
				input B[3] = CELL[0].IMUX_G3_DATA[5];
				input B[4] = CELL[1].IMUX_G0_DATA[5];
				input B[5] = CELL[1].IMUX_G1_DATA[5];
				input B[6] = CELL[1].IMUX_G2_DATA[5];
				input B[7] = CELL[1].IMUX_G3_DATA[5];
				input B[8] = CELL[2].IMUX_G0_DATA[5];
				input B[9] = CELL[2].IMUX_G1_DATA[5];
				input B[10] = CELL[2].IMUX_G2_DATA[5];
				input B[11] = CELL[2].IMUX_G3_DATA[5];
				input B[12] = CELL[3].IMUX_G0_DATA[5];
				input B[13] = CELL[3].IMUX_G1_DATA[5];
				input B[14] = CELL[3].IMUX_G2_DATA[5];
				input B[15] = CELL[3].IMUX_G3_DATA[5];
				input B[16] = CELL[3].IMUX_G2_DATA[2];
				input B[17] = CELL[3].IMUX_G2_DATA[3];
				input CLK = CELL[1].IMUX_CLK_OPTINV[1];
				input CEP = CELL[1].IMUX_CE_OPTINV[1];
				input RSTP = CELL[2].IMUX_SR_OPTINV[2];
				output P[0] = CELL[0].OUT_SEC[23];
				output P[1] = CELL[0].OUT_SEC[22];
				output P[2] = CELL[0].OUT_SEC[21];
				output P[3] = CELL[0].OUT_SEC[20];
				output P[4] = CELL[0].OUT_SEC[19];
				output P[5] = CELL[0].OUT_SEC[18];
				output P[6] = CELL[0].OUT_SEC[17];
				output P[7] = CELL[0].OUT_SEC[16];
				output P[8] = CELL[1].OUT_SEC[23];
				output P[9] = CELL[1].OUT_SEC[22];
				output P[10] = CELL[1].OUT_SEC[21];
				output P[11] = CELL[1].OUT_SEC[20];
				output P[12] = CELL[1].OUT_SEC[19];
				output P[13] = CELL[1].OUT_SEC[18];
				output P[14] = CELL[1].OUT_SEC[17];
				output P[15] = CELL[1].OUT_SEC[16];
				output P[16] = CELL[2].OUT_SEC[23];
				output P[17] = CELL[2].OUT_SEC[22];
				output P[18] = CELL[2].OUT_SEC[21];
				output P[19] = CELL[2].OUT_SEC[20];
				output P[20] = CELL[2].OUT_SEC[19];
				output P[21] = CELL[2].OUT_SEC[18];
				output P[22] = CELL[2].OUT_SEC[17];
				output P[23] = CELL[2].OUT_SEC[16];
				output P[24] = CELL[3].OUT_SEC[23];
				output P[25] = CELL[3].OUT_SEC[22];
				output P[26] = CELL[3].OUT_SEC[21];
				output P[27] = CELL[3].OUT_SEC[20];
				output P[28] = CELL[3].OUT_SEC[19];
				output P[29] = CELL[3].OUT_SEC[18];
				output P[30] = CELL[3].OUT_SEC[17];
				output P[31] = CELL[3].OUT_SEC[16];
				output P[32] = CELL[0].OUT_SEC[15];
				output P[33] = CELL[1].OUT_SEC[15];
				output P[34] = CELL[2].OUT_SEC[15];
				output P[35] = CELL[3].OUT_SEC[15];
				attribute PREG @MAIN[3][1][73];
			}

			// wire CELL[0].IMUX_G0_DATA[2]        BRAM.DIPB[0]
			// wire CELL[0].IMUX_G0_DATA[3]        BRAM.DIPA[0]
			// wire CELL[0].IMUX_G0_DATA[4]        BRAM.DIB[0]
			// wire CELL[0].IMUX_G0_DATA[5]        BRAM.DIB[16] MULT.B[0]
			// wire CELL[0].IMUX_G0_DATA[6]        BRAM.DIA[0]
			// wire CELL[0].IMUX_G0_DATA[7]        BRAM.DIA[16] MULT.A[0]
			// wire CELL[0].IMUX_G1_DATA[4]        BRAM.DIB[1]
			// wire CELL[0].IMUX_G1_DATA[5]        BRAM.DIB[17] MULT.B[1]
			// wire CELL[0].IMUX_G1_DATA[6]        BRAM.DIA[1]
			// wire CELL[0].IMUX_G1_DATA[7]        BRAM.DIA[17] MULT.A[1]
			// wire CELL[0].IMUX_G2_DATA[4]        BRAM.DIB[2]
			// wire CELL[0].IMUX_G2_DATA[5]        BRAM.DIB[18] MULT.B[2]
			// wire CELL[0].IMUX_G2_DATA[6]        BRAM.DIA[2]
			// wire CELL[0].IMUX_G2_DATA[7]        BRAM.DIA[18] MULT.A[2]
			// wire CELL[0].IMUX_G3_DATA[4]        BRAM.DIB[3]
			// wire CELL[0].IMUX_G3_DATA[5]        BRAM.DIB[19] MULT.B[3]
			// wire CELL[0].IMUX_G3_DATA[6]        BRAM.DIA[3]
			// wire CELL[0].IMUX_G3_DATA[7]        BRAM.DIA[19] MULT.A[3]
			// wire CELL[0].IMUX_BRAM_ADDRA[0]     BRAM.ADDRA[0]
			// wire CELL[0].IMUX_BRAM_ADDRA[1]     BRAM.ADDRA[1]
			// wire CELL[0].IMUX_BRAM_ADDRA[2]     BRAM.ADDRA[2]
			// wire CELL[0].IMUX_BRAM_ADDRA[3]     BRAM.ADDRA[3]
			// wire CELL[0].IMUX_BRAM_ADDRB[0]     BRAM.ADDRB[0]
			// wire CELL[0].IMUX_BRAM_ADDRB[1]     BRAM.ADDRB[1]
			// wire CELL[0].IMUX_BRAM_ADDRB[2]     BRAM.ADDRB[2]
			// wire CELL[0].IMUX_BRAM_ADDRB[3]     BRAM.ADDRB[3]
			// wire CELL[0].OUT_FAN[0]             BRAM.DOA[2]
			// wire CELL[0].OUT_FAN[1]             BRAM.DOA[3]
			// wire CELL[0].OUT_FAN[2]             BRAM.DOA[0]
			// wire CELL[0].OUT_FAN[3]             BRAM.DOA[1]
			// wire CELL[0].OUT_FAN[4]             BRAM.DOB[1]
			// wire CELL[0].OUT_FAN[5]             BRAM.DOB[0]
			// wire CELL[0].OUT_FAN[6]             BRAM.DOB[3]
			// wire CELL[0].OUT_FAN[7]             BRAM.DOB[2]
			// wire CELL[0].OUT_SEC[12]            BRAM.DOPA[0]
			// wire CELL[0].OUT_SEC[13]            BRAM.DOPB[0]
			// wire CELL[0].OUT_SEC[15]            MULT.P[32]
			// wire CELL[0].OUT_SEC[16]            MULT.P[7]
			// wire CELL[0].OUT_SEC[17]            MULT.P[6]
			// wire CELL[0].OUT_SEC[18]            MULT.P[5]
			// wire CELL[0].OUT_SEC[19]            MULT.P[4]
			// wire CELL[0].OUT_SEC[20]            MULT.P[3]
			// wire CELL[0].OUT_SEC[21]            MULT.P[2]
			// wire CELL[0].OUT_SEC[22]            MULT.P[1]
			// wire CELL[0].OUT_SEC[23]            MULT.P[0]
			// wire CELL[0].OUT_HALF0[8]           BRAM.DOA[16]
			// wire CELL[0].OUT_HALF0[9]           BRAM.DOA[17]
			// wire CELL[0].OUT_HALF0[10]          BRAM.DOA[19]
			// wire CELL[0].OUT_HALF0[11]          BRAM.DOA[18]
			// wire CELL[0].OUT_HALF1[8]           BRAM.DOB[16]
			// wire CELL[0].OUT_HALF1[9]           BRAM.DOB[17]
			// wire CELL[0].OUT_HALF1[10]          BRAM.DOB[19]
			// wire CELL[0].OUT_HALF1[11]          BRAM.DOB[18]
			// wire CELL[1].IMUX_CLK_OPTINV[1]     MULT.CLK
			// wire CELL[1].IMUX_CLK_OPTINV[2]     BRAM.CLKA
			// wire CELL[1].IMUX_CLK_OPTINV[3]     BRAM.CLKB
			// wire CELL[1].IMUX_CE_OPTINV[1]      MULT.CEP
			// wire CELL[1].IMUX_CE_OPTINV[2]      BRAM.ENA
			// wire CELL[1].IMUX_CE_OPTINV[3]      BRAM.ENB
			// wire CELL[1].IMUX_G0_DATA[2]        BRAM.DIPB[2]
			// wire CELL[1].IMUX_G0_DATA[3]        BRAM.DIPA[2]
			// wire CELL[1].IMUX_G0_DATA[4]        BRAM.DIB[4]
			// wire CELL[1].IMUX_G0_DATA[5]        BRAM.DIB[20] MULT.B[4]
			// wire CELL[1].IMUX_G0_DATA[6]        BRAM.DIA[4]
			// wire CELL[1].IMUX_G0_DATA[7]        BRAM.DIA[20] MULT.A[4]
			// wire CELL[1].IMUX_G1_DATA[4]        BRAM.DIB[5]
			// wire CELL[1].IMUX_G1_DATA[5]        BRAM.DIB[21] MULT.B[5]
			// wire CELL[1].IMUX_G1_DATA[6]        BRAM.DIA[5]
			// wire CELL[1].IMUX_G1_DATA[7]        BRAM.DIA[21] MULT.A[5]
			// wire CELL[1].IMUX_G2_DATA[4]        BRAM.DIB[6]
			// wire CELL[1].IMUX_G2_DATA[5]        BRAM.DIB[22] MULT.B[6]
			// wire CELL[1].IMUX_G2_DATA[6]        BRAM.DIA[6]
			// wire CELL[1].IMUX_G2_DATA[7]        BRAM.DIA[22] MULT.A[6]
			// wire CELL[1].IMUX_G3_DATA[4]        BRAM.DIB[7]
			// wire CELL[1].IMUX_G3_DATA[5]        BRAM.DIB[23] MULT.B[7]
			// wire CELL[1].IMUX_G3_DATA[6]        BRAM.DIA[7]
			// wire CELL[1].IMUX_G3_DATA[7]        BRAM.DIA[23] MULT.A[7]
			// wire CELL[1].IMUX_BRAM_ADDRA[0]     BRAM.ADDRA[4]
			// wire CELL[1].IMUX_BRAM_ADDRA[1]     BRAM.ADDRA[5]
			// wire CELL[1].IMUX_BRAM_ADDRA[2]     BRAM.ADDRA[6]
			// wire CELL[1].IMUX_BRAM_ADDRA[3]     BRAM.ADDRA[7]
			// wire CELL[1].IMUX_BRAM_ADDRB[0]     BRAM.ADDRB[4]
			// wire CELL[1].IMUX_BRAM_ADDRB[1]     BRAM.ADDRB[5]
			// wire CELL[1].IMUX_BRAM_ADDRB[2]     BRAM.ADDRB[6]
			// wire CELL[1].IMUX_BRAM_ADDRB[3]     BRAM.ADDRB[7]
			// wire CELL[1].OUT_FAN[0]             BRAM.DOA[6]
			// wire CELL[1].OUT_FAN[1]             BRAM.DOA[7]
			// wire CELL[1].OUT_FAN[2]             BRAM.DOA[4]
			// wire CELL[1].OUT_FAN[3]             BRAM.DOA[5]
			// wire CELL[1].OUT_FAN[4]             BRAM.DOB[5]
			// wire CELL[1].OUT_FAN[5]             BRAM.DOB[4]
			// wire CELL[1].OUT_FAN[6]             BRAM.DOB[7]
			// wire CELL[1].OUT_FAN[7]             BRAM.DOB[6]
			// wire CELL[1].OUT_SEC[12]            BRAM.DOPA[2]
			// wire CELL[1].OUT_SEC[13]            BRAM.DOPB[2]
			// wire CELL[1].OUT_SEC[15]            MULT.P[33]
			// wire CELL[1].OUT_SEC[16]            MULT.P[15]
			// wire CELL[1].OUT_SEC[17]            MULT.P[14]
			// wire CELL[1].OUT_SEC[18]            MULT.P[13]
			// wire CELL[1].OUT_SEC[19]            MULT.P[12]
			// wire CELL[1].OUT_SEC[20]            MULT.P[11]
			// wire CELL[1].OUT_SEC[21]            MULT.P[10]
			// wire CELL[1].OUT_SEC[22]            MULT.P[9]
			// wire CELL[1].OUT_SEC[23]            MULT.P[8]
			// wire CELL[1].OUT_HALF0[8]           BRAM.DOA[20]
			// wire CELL[1].OUT_HALF0[9]           BRAM.DOA[21]
			// wire CELL[1].OUT_HALF0[10]          BRAM.DOA[23]
			// wire CELL[1].OUT_HALF0[11]          BRAM.DOA[22]
			// wire CELL[1].OUT_HALF1[8]           BRAM.DOB[20]
			// wire CELL[1].OUT_HALF1[9]           BRAM.DOB[21]
			// wire CELL[1].OUT_HALF1[10]          BRAM.DOB[23]
			// wire CELL[1].OUT_HALF1[11]          BRAM.DOB[22]
			// wire CELL[2].IMUX_SR_OPTINV[0]      BRAM.RSTA
			// wire CELL[2].IMUX_SR_OPTINV[1]      BRAM.RSTB
			// wire CELL[2].IMUX_SR_OPTINV[2]      MULT.RSTP
			// wire CELL[2].IMUX_TS_OPTINV[0]      BRAM.WEA[0]
			// wire CELL[2].IMUX_TS_OPTINV[1]      BRAM.WEB[0]
			// wire CELL[2].IMUX_G0_DATA[2]        BRAM.DIPB[1]
			// wire CELL[2].IMUX_G0_DATA[3]        BRAM.DIPA[1]
			// wire CELL[2].IMUX_G0_DATA[4]        BRAM.DIB[8]
			// wire CELL[2].IMUX_G0_DATA[5]        BRAM.DIB[24] MULT.B[8]
			// wire CELL[2].IMUX_G0_DATA[6]        BRAM.DIA[8]
			// wire CELL[2].IMUX_G0_DATA[7]        BRAM.DIA[24] MULT.A[8]
			// wire CELL[2].IMUX_G1_DATA[4]        BRAM.DIB[9]
			// wire CELL[2].IMUX_G1_DATA[5]        BRAM.DIB[25] MULT.B[9]
			// wire CELL[2].IMUX_G1_DATA[6]        BRAM.DIA[9]
			// wire CELL[2].IMUX_G1_DATA[7]        BRAM.DIA[25] MULT.A[9]
			// wire CELL[2].IMUX_G2_DATA[4]        BRAM.DIB[10]
			// wire CELL[2].IMUX_G2_DATA[5]        BRAM.DIB[26] MULT.B[10]
			// wire CELL[2].IMUX_G2_DATA[6]        BRAM.DIA[10]
			// wire CELL[2].IMUX_G2_DATA[7]        BRAM.DIA[26] MULT.A[10]
			// wire CELL[2].IMUX_G3_DATA[4]        BRAM.DIB[11]
			// wire CELL[2].IMUX_G3_DATA[5]        BRAM.DIB[27] MULT.B[11]
			// wire CELL[2].IMUX_G3_DATA[6]        BRAM.DIA[11]
			// wire CELL[2].IMUX_G3_DATA[7]        BRAM.DIA[27] MULT.A[11]
			// wire CELL[2].IMUX_BRAM_ADDRA[0]     BRAM.ADDRA[8]
			// wire CELL[2].IMUX_BRAM_ADDRA[1]     BRAM.ADDRA[9]
			// wire CELL[2].IMUX_BRAM_ADDRA[2]     BRAM.ADDRA[10]
			// wire CELL[2].IMUX_BRAM_ADDRA[3]     BRAM.ADDRA[11]
			// wire CELL[2].IMUX_BRAM_ADDRB[0]     BRAM.ADDRB[8]
			// wire CELL[2].IMUX_BRAM_ADDRB[1]     BRAM.ADDRB[9]
			// wire CELL[2].IMUX_BRAM_ADDRB[2]     BRAM.ADDRB[10]
			// wire CELL[2].IMUX_BRAM_ADDRB[3]     BRAM.ADDRB[11]
			// wire CELL[2].OUT_FAN[0]             BRAM.DOA[10]
			// wire CELL[2].OUT_FAN[1]             BRAM.DOA[11]
			// wire CELL[2].OUT_FAN[2]             BRAM.DOA[8]
			// wire CELL[2].OUT_FAN[3]             BRAM.DOA[9]
			// wire CELL[2].OUT_FAN[4]             BRAM.DOB[9]
			// wire CELL[2].OUT_FAN[5]             BRAM.DOB[8]
			// wire CELL[2].OUT_FAN[6]             BRAM.DOB[11]
			// wire CELL[2].OUT_FAN[7]             BRAM.DOB[10]
			// wire CELL[2].OUT_SEC[12]            BRAM.DOPA[1]
			// wire CELL[2].OUT_SEC[13]            BRAM.DOPB[1]
			// wire CELL[2].OUT_SEC[15]            MULT.P[34]
			// wire CELL[2].OUT_SEC[16]            MULT.P[23]
			// wire CELL[2].OUT_SEC[17]            MULT.P[22]
			// wire CELL[2].OUT_SEC[18]            MULT.P[21]
			// wire CELL[2].OUT_SEC[19]            MULT.P[20]
			// wire CELL[2].OUT_SEC[20]            MULT.P[19]
			// wire CELL[2].OUT_SEC[21]            MULT.P[18]
			// wire CELL[2].OUT_SEC[22]            MULT.P[17]
			// wire CELL[2].OUT_SEC[23]            MULT.P[16]
			// wire CELL[2].OUT_HALF0[8]           BRAM.DOA[24]
			// wire CELL[2].OUT_HALF0[9]           BRAM.DOA[25]
			// wire CELL[2].OUT_HALF0[10]          BRAM.DOA[27]
			// wire CELL[2].OUT_HALF0[11]          BRAM.DOA[26]
			// wire CELL[2].OUT_HALF1[8]           BRAM.DOB[24]
			// wire CELL[2].OUT_HALF1[9]           BRAM.DOB[25]
			// wire CELL[2].OUT_HALF1[10]          BRAM.DOB[27]
			// wire CELL[2].OUT_HALF1[11]          BRAM.DOB[26]
			// wire CELL[3].IMUX_G0_DATA[2]        BRAM.DIPB[3]
			// wire CELL[3].IMUX_G0_DATA[3]        BRAM.DIPA[3]
			// wire CELL[3].IMUX_G0_DATA[4]        BRAM.DIB[12]
			// wire CELL[3].IMUX_G0_DATA[5]        BRAM.DIB[28] MULT.B[12]
			// wire CELL[3].IMUX_G0_DATA[6]        BRAM.DIA[12]
			// wire CELL[3].IMUX_G0_DATA[7]        BRAM.DIA[28] MULT.A[12]
			// wire CELL[3].IMUX_G1_DATA[4]        BRAM.DIB[13]
			// wire CELL[3].IMUX_G1_DATA[5]        BRAM.DIB[29] MULT.B[13]
			// wire CELL[3].IMUX_G1_DATA[6]        BRAM.DIA[13]
			// wire CELL[3].IMUX_G1_DATA[7]        BRAM.DIA[29] MULT.A[13]
			// wire CELL[3].IMUX_G2_DATA[2]        MULT.B[16]
			// wire CELL[3].IMUX_G2_DATA[3]        MULT.B[17]
			// wire CELL[3].IMUX_G2_DATA[4]        BRAM.DIB[14]
			// wire CELL[3].IMUX_G2_DATA[5]        BRAM.DIB[30] MULT.B[14]
			// wire CELL[3].IMUX_G2_DATA[6]        BRAM.DIA[14]
			// wire CELL[3].IMUX_G2_DATA[7]        BRAM.DIA[30] MULT.A[14]
			// wire CELL[3].IMUX_G3_DATA[2]        MULT.A[16]
			// wire CELL[3].IMUX_G3_DATA[3]        MULT.A[17]
			// wire CELL[3].IMUX_G3_DATA[4]        BRAM.DIB[15]
			// wire CELL[3].IMUX_G3_DATA[5]        BRAM.DIB[31] MULT.B[15]
			// wire CELL[3].IMUX_G3_DATA[6]        BRAM.DIA[15]
			// wire CELL[3].IMUX_G3_DATA[7]        BRAM.DIA[31] MULT.A[15]
			// wire CELL[3].IMUX_BRAM_ADDRA[0]     BRAM.ADDRA[12]
			// wire CELL[3].IMUX_BRAM_ADDRA[1]     BRAM.ADDRA[13]
			// wire CELL[3].IMUX_BRAM_ADDRB[0]     BRAM.ADDRB[12]
			// wire CELL[3].IMUX_BRAM_ADDRB[1]     BRAM.ADDRB[13]
			// wire CELL[3].OUT_FAN[0]             BRAM.DOA[14]
			// wire CELL[3].OUT_FAN[1]             BRAM.DOA[15]
			// wire CELL[3].OUT_FAN[2]             BRAM.DOA[12]
			// wire CELL[3].OUT_FAN[3]             BRAM.DOA[13]
			// wire CELL[3].OUT_FAN[4]             BRAM.DOB[13]
			// wire CELL[3].OUT_FAN[5]             BRAM.DOB[12]
			// wire CELL[3].OUT_FAN[6]             BRAM.DOB[15]
			// wire CELL[3].OUT_FAN[7]             BRAM.DOB[14]
			// wire CELL[3].OUT_SEC[12]            BRAM.DOPA[3]
			// wire CELL[3].OUT_SEC[13]            BRAM.DOPB[3]
			// wire CELL[3].OUT_SEC[15]            MULT.P[35]
			// wire CELL[3].OUT_SEC[16]            MULT.P[31]
			// wire CELL[3].OUT_SEC[17]            MULT.P[30]
			// wire CELL[3].OUT_SEC[18]            MULT.P[29]
			// wire CELL[3].OUT_SEC[19]            MULT.P[28]
			// wire CELL[3].OUT_SEC[20]            MULT.P[27]
			// wire CELL[3].OUT_SEC[21]            MULT.P[26]
			// wire CELL[3].OUT_SEC[22]            MULT.P[25]
			// wire CELL[3].OUT_SEC[23]            MULT.P[24]
			// wire CELL[3].OUT_HALF0[8]           BRAM.DOA[28]
			// wire CELL[3].OUT_HALF0[9]           BRAM.DOA[29]
			// wire CELL[3].OUT_HALF0[10]          BRAM.DOA[31]
			// wire CELL[3].OUT_HALF0[11]          BRAM.DOA[30]
			// wire CELL[3].OUT_HALF1[8]           BRAM.DOB[28]
			// wire CELL[3].OUT_HALF1[9]           BRAM.DOB[29]
			// wire CELL[3].OUT_HALF1[10]          BRAM.DOB[31]
			// wire CELL[3].OUT_HALF1[11]          BRAM.DOB[30]
		}

		tile_class DCM_V2 {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);
			bitrect TERM: Vertical (rev 22, rev 12);

			bel DCM {
				input CLKIN = IMUX_DCM_CLK_OPTINV[1];
				input CLKFB = IMUX_DCM_CLK_OPTINV[0];
				input RST = ^IMUX_G3_DATA[0] @!MAIN[3][65];
				input PSCLK = IMUX_DCM_CLK_OPTINV[2];
				input PSEN = ^IMUX_G1_DATA[0] @!MAIN[3][63];
				input PSINCDEC = ^IMUX_G2_DATA[0] @!MAIN[3][64];
				input STSADRS[0] = ^IMUX_G3_DATA[1] @!MAIN[3][75];
				input STSADRS[1] = ^IMUX_G3_DATA[2] @!MAIN[3][76];
				input STSADRS[2] = ^IMUX_G3_DATA[3] @!MAIN[3][77];
				input STSADRS[3] = ^IMUX_G3_DATA[4] @!MAIN[3][78];
				input FREEZEDLL = ^IMUX_G2_DATA[2] @!MAIN[3][73];
				input FREEZEDFS = ^IMUX_G2_DATA[3] @!MAIN[3][74];
				input DSSEN = ^IMUX_G0_DATA[0] @!MAIN[3][61];
				input CTLMODE = ^IMUX_G2_DATA[1] @!MAIN[3][72];
				input CTLGO = ^IMUX_G1_DATA[3] @!MAIN[3][71];
				input CTLOSC1 = ^IMUX_G1_DATA[2] @!MAIN[3][70];
				input CTLOSC2 = ^IMUX_G1_DATA[1] @!MAIN[3][69];
				input CTLSEL[0] = ^IMUX_G0_DATA[1] @!MAIN[3][66];
				input CTLSEL[1] = ^IMUX_G0_DATA[2] @!MAIN[3][67];
				input CTLSEL[2] = ^IMUX_G0_DATA[3] @!MAIN[3][68];
				output CLK0 = OUT_SEC[10];
				output CLK90 = OUT_SEC[9];
				output CLK180 = OUT_SEC[8];
				output CLK270 = OUT_SEC[7];
				output CLK2X = OUT_SEC[6];
				output CLK2X180 = OUT_SEC[5];
				output CLKDV = OUT_SEC[4];
				output CLKFX = OUT_SEC[3];
				output CLKFX180 = OUT_SEC[2];
				output CONCUR = OUT_SEC[11];
				output LOCKED = OUT_SEC[13];
				output PSDONE = OUT_SEC[12];
				output STATUS[0] = OUT_HALF0[14];
				output STATUS[1] = OUT_HALF0[15];
				output STATUS[2] = OUT_HALF0[16];
				output STATUS[3] = OUT_HALF0[17];
				output STATUS[4] = OUT_HALF1[14];
				output STATUS[5] = OUT_HALF1[15];
				output STATUS[6] = OUT_HALF1[16];
				output STATUS[7] = OUT_HALF1[17];
				attribute OUT_CLK0_ENABLE @MAIN[3][49];
				attribute OUT_CLK90_ENABLE @MAIN[3][50];
				attribute OUT_CLK180_ENABLE @MAIN[3][51];
				attribute OUT_CLK270_ENABLE @MAIN[3][52];
				attribute OUT_CLK2X_ENABLE @MAIN[3][53];
				attribute OUT_CLK2X180_ENABLE @MAIN[3][54];
				attribute OUT_CLKDV_ENABLE @MAIN[3][55];
				attribute OUT_CLKFX_ENABLE @MAIN[3][57];
				attribute OUT_CLKFX180_ENABLE @MAIN[3][56];
				attribute OUT_CONCUR_ENABLE @MAIN[3][58];
				attribute CLKDV_COUNT_MAX @[MAIN[0][39], MAIN[0][38], MAIN[0][37], MAIN[0][36]];
				attribute CLKDV_COUNT_FALL @[MAIN[0][43], MAIN[0][42], MAIN[0][41], MAIN[0][40]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN[0][47], MAIN[0][46], MAIN[0][45], MAIN[0][44]];
				attribute CLKDV_PHASE_RISE @[MAIN[0][49], MAIN[0][48]];
				attribute CLKDV_PHASE_FALL @[MAIN[0][51], MAIN[0][50]];
				attribute CLKDV_MODE @[MAIN[0][52]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN[3][4], MAIN[3][3], MAIN[3][2], MAIN[3][1]];
				attribute CLKIN_IOB @MAIN[3][5];
				attribute CLKFB_IOB @MAIN[3][6];
				attribute CLKIN_DIVIDE_BY_2 @MAIN[3][0];
				attribute CLK_FEEDBACK_2X @MAIN[0][55];
				attribute DLL_ENABLE @MAIN[0][17];
				attribute DLL_FREQUENCY_MODE @[MAIN[0][56]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN[0][16];
				attribute DFS_FEEDBACK @MAIN[3][43];
				attribute DFS_FREQUENCY_MODE @[MAIN[3][44]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN[0][29], MAIN[0][28], MAIN[0][27], MAIN[0][26], MAIN[0][25], MAIN[0][24], MAIN[0][23], MAIN[0][22]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN[0][21];
				attribute PS_ENABLE @MAIN[0][19];
				attribute STARTUP_WAIT @MAIN[3][59];
				attribute V2_REG_COM @[MAIN[3][15], MAIN[3][14], MAIN[3][13], MAIN[3][12], MAIN[3][11], MAIN[3][10], MAIN[3][9], MAIN[3][8], MAIN[3][7], MAIN[3][6], MAIN[3][5], MAIN[3][4], MAIN[3][3], MAIN[3][2], MAIN[3][1], MAIN[3][0], MAIN[0][79], MAIN[0][78], MAIN[0][77], MAIN[0][76], MAIN[0][75], MAIN[0][74], MAIN[0][73], MAIN[0][72], MAIN[0][71], MAIN[0][70], MAIN[0][69], MAIN[0][68], MAIN[0][67], MAIN[0][66], MAIN[0][65], MAIN[0][64]];
				attribute V2_REG_DFS @[MAIN[3][47], MAIN[3][46], MAIN[3][45], MAIN[3][44], MAIN[3][43], MAIN[3][42], MAIN[3][41], MAIN[3][40], MAIN[3][39], MAIN[3][38], MAIN[3][37], MAIN[3][36], MAIN[3][35], MAIN[3][34], MAIN[3][33], MAIN[3][32], MAIN[3][31], MAIN[3][30], MAIN[3][29], MAIN[3][28], MAIN[3][27], MAIN[3][26], MAIN[3][25], MAIN[3][24], MAIN[3][23], MAIN[3][22], MAIN[3][21], MAIN[3][20], MAIN[3][19], MAIN[3][18], MAIN[3][17], MAIN[3][16]];
				attribute V2_REG_DLLC @[MAIN[0][63], MAIN[0][62], MAIN[0][61], MAIN[0][60], MAIN[0][59], MAIN[0][58], MAIN[0][57], MAIN[0][56], MAIN[0][55], MAIN[0][54], MAIN[0][53], MAIN[0][52], MAIN[0][51], MAIN[0][50], MAIN[0][49], MAIN[0][48], MAIN[0][47], MAIN[0][46], MAIN[0][45], MAIN[0][44], MAIN[0][43], MAIN[0][42], MAIN[0][41], MAIN[0][40], MAIN[0][39], MAIN[0][38], MAIN[0][37], MAIN[0][36], MAIN[0][35], MAIN[0][34], MAIN[0][33], MAIN[0][32]];
				attribute V2_REG_DLLS @[MAIN[0][31], MAIN[0][30], MAIN[0][29], MAIN[0][28], MAIN[0][27], MAIN[0][26], MAIN[0][25], MAIN[0][24], MAIN[0][23], MAIN[0][22], MAIN[0][21], MAIN[0][20], MAIN[0][19], MAIN[0][18], MAIN[0][17], MAIN[0][16], MAIN[0][15], MAIN[0][14], MAIN[0][13], MAIN[0][12], MAIN[0][11], MAIN[0][10], MAIN[0][9], MAIN[0][8], MAIN[0][7], MAIN[0][6], MAIN[0][5], MAIN[0][4], MAIN[0][3], MAIN[0][2], MAIN[0][1], MAIN[0][0]];
				attribute V2_REG_MISC @[MAIN[3][79], MAIN[3][78], MAIN[3][77], MAIN[3][76], MAIN[3][75], MAIN[3][74], MAIN[3][73], MAIN[3][72], MAIN[3][71], MAIN[3][70], MAIN[3][69], MAIN[3][68], MAIN[3][67], MAIN[3][66], MAIN[3][65], MAIN[3][64], MAIN[3][63], MAIN[3][62], MAIN[3][61], MAIN[3][60], MAIN[3][59], MAIN[3][58], MAIN[3][57], MAIN[3][56], MAIN[3][55], MAIN[3][54], MAIN[3][53], MAIN[3][52], MAIN[3][51], MAIN[3][50], MAIN[3][49], MAIN[3][48]];
				attribute V2_CLKFX_MULTIPLY @[MAIN[3][39], MAIN[3][38], MAIN[3][37], MAIN[3][36], MAIN[3][35], MAIN[3][34], MAIN[3][33], MAIN[3][32], MAIN[3][31], MAIN[3][30], MAIN[3][29], MAIN[3][28]];
				attribute V2_CLKFX_DIVIDE @[MAIN[3][27], MAIN[3][26], MAIN[3][25], MAIN[3][24], MAIN[3][23], MAIN[3][22], MAIN[3][21], MAIN[3][20], MAIN[3][19], MAIN[3][18], MAIN[3][17], MAIN[3][16]];
				attribute V2_DUTY_CYCLE_CORRECTION @[MAIN[0][35], MAIN[0][34], MAIN[0][33], MAIN[0][32]];
				attribute DSS_ENABLE @MAIN[0][20];
				attribute DSS_MODE @[MAIN[0][31], MAIN[0][30]] {
					SPREAD_2 = 0b00,
					SPREAD_4 = 0b01,
					SPREAD_6 = 0b10,
					SPREAD_8 = 0b11,
				}
				attribute CLKFB_ENABLE @MAIN[0][18];
				attribute STATUS1_ENABLE @MAIN[0][60];
				attribute STATUS7_ENABLE @MAIN[0][59];
				attribute PL_CENTERED @MAIN[3][47];
				attribute PS_CENTERED @MAIN[0][57];
				attribute PS_MODE @[MAIN[0][58]] {
					CLKIN = 0b1,
					CLKFB = 0b0,
				}
				attribute SEL_PL_DLY @[MAIN[3][46], MAIN[3][45]];
				attribute COIN_WINDOW @[MAIN[3][14], MAIN[3][13]];
				attribute NON_STOP @MAIN[3][15];
				attribute V2_EN_DUMMY_OSC @[TERM[7][11], TERM[7][7], TERM[7][6]];
				attribute EN_DUMMY_OSC_OR_NON_STOP @TERM[7][9];
				attribute EN_OSC_COARSE @TERM[6][9];
				attribute FACTORY_JF1 @[MAIN[0][15], MAIN[0][14], MAIN[0][13], MAIN[0][12], MAIN[0][11], MAIN[0][10], MAIN[0][9], MAIN[0][8]];
				attribute FACTORY_JF2 @[MAIN[0][7], MAIN[0][6], MAIN[0][5], MAIN[0][4], MAIN[0][3], MAIN[0][2], MAIN[0][1], MAIN[0][0]];
				attribute TEST_ENABLE @MAIN[3][79];
				attribute TEST_OSC @[MAIN[0][54], MAIN[0][53]] {
					_90 = 0b00,
					_180 = 0b01,
					_270 = 0b10,
					_360 = 0b11,
				}
				attribute ZD2_BY1 @TERM[7][10];
				attribute V2_VBG_SEL @[MAIN[3][10], MAIN[3][9], MAIN[3][8]];
				attribute V2_VBG_PD @[MAIN[3][12], MAIN[3][11]];
			}

			// wire IMUX_DCM_CLK_OPTINV[0]         DCM.CLKFB
			// wire IMUX_DCM_CLK_OPTINV[1]         DCM.CLKIN
			// wire IMUX_DCM_CLK_OPTINV[2]         DCM.PSCLK
			// wire IMUX_G0_DATA[0]                DCM.DSSEN
			// wire IMUX_G0_DATA[1]                DCM.CTLSEL[0]
			// wire IMUX_G0_DATA[2]                DCM.CTLSEL[1]
			// wire IMUX_G0_DATA[3]                DCM.CTLSEL[2]
			// wire IMUX_G1_DATA[0]                DCM.PSEN
			// wire IMUX_G1_DATA[1]                DCM.CTLOSC2
			// wire IMUX_G1_DATA[2]                DCM.CTLOSC1
			// wire IMUX_G1_DATA[3]                DCM.CTLGO
			// wire IMUX_G2_DATA[0]                DCM.PSINCDEC
			// wire IMUX_G2_DATA[1]                DCM.CTLMODE
			// wire IMUX_G2_DATA[2]                DCM.FREEZEDLL
			// wire IMUX_G2_DATA[3]                DCM.FREEZEDFS
			// wire IMUX_G3_DATA[0]                DCM.RST
			// wire IMUX_G3_DATA[1]                DCM.STSADRS[0]
			// wire IMUX_G3_DATA[2]                DCM.STSADRS[1]
			// wire IMUX_G3_DATA[3]                DCM.STSADRS[2]
			// wire IMUX_G3_DATA[4]                DCM.STSADRS[3]
			// wire OUT_SEC[2]                     DCM.CLKFX180
			// wire OUT_SEC[3]                     DCM.CLKFX
			// wire OUT_SEC[4]                     DCM.CLKDV
			// wire OUT_SEC[5]                     DCM.CLK2X180
			// wire OUT_SEC[6]                     DCM.CLK2X
			// wire OUT_SEC[7]                     DCM.CLK270
			// wire OUT_SEC[8]                     DCM.CLK180
			// wire OUT_SEC[9]                     DCM.CLK90
			// wire OUT_SEC[10]                    DCM.CLK0
			// wire OUT_SEC[11]                    DCM.CONCUR
			// wire OUT_SEC[12]                    DCM.PSDONE
			// wire OUT_SEC[13]                    DCM.LOCKED
			// wire OUT_HALF0[14]                  DCM.STATUS[0]
			// wire OUT_HALF0[15]                  DCM.STATUS[1]
			// wire OUT_HALF0[16]                  DCM.STATUS[2]
			// wire OUT_HALF0[17]                  DCM.STATUS[3]
			// wire OUT_HALF1[14]                  DCM.STATUS[4]
			// wire OUT_HALF1[15]                  DCM.STATUS[5]
			// wire OUT_HALF1[16]                  DCM.STATUS[6]
			// wire OUT_HALF1[17]                  DCM.STATUS[7]
		}

		tile_class DCM_V2P {
			cell CELL;
			bitrect MAIN: Vertical (rev 22, rev 80);
			bitrect TERM: Vertical (rev 22, rev 12);

			bel DCM {
				input CLKIN = IMUX_DCM_CLK_OPTINV[1];
				input CLKFB = IMUX_DCM_CLK_OPTINV[0];
				input RST = ^IMUX_G3_DATA[0] @!MAIN[3][65];
				input PSCLK = IMUX_DCM_CLK_OPTINV[2];
				input PSEN = ^IMUX_G1_DATA[0] @!MAIN[3][63];
				input PSINCDEC = ^IMUX_G2_DATA[0] @!MAIN[3][64];
				input STSADRS[0] = ^IMUX_G3_DATA[1] @!MAIN[3][75];
				input STSADRS[1] = ^IMUX_G3_DATA[2] @!MAIN[3][76];
				input STSADRS[2] = ^IMUX_G3_DATA[3] @!MAIN[3][77];
				input STSADRS[3] = ^IMUX_G3_DATA[4] @!MAIN[3][78];
				input STSADRS[4] = ^IMUX_G3_DATA[5] @!MAIN[3][60];
				input FREEZEDLL = ^IMUX_G2_DATA[2] @!MAIN[3][73];
				input FREEZEDFS = ^IMUX_G2_DATA[3] @!MAIN[3][74];
				input DSSEN = ^IMUX_G0_DATA[0] @!MAIN[3][61];
				input CTLMODE = ^IMUX_G2_DATA[1] @!MAIN[3][72];
				input CTLGO = ^IMUX_G1_DATA[3] @!MAIN[3][71];
				input CTLOSC1 = ^IMUX_G1_DATA[2] @!MAIN[3][70];
				input CTLOSC2 = ^IMUX_G1_DATA[1] @!MAIN[3][69];
				input CTLSEL[0] = ^IMUX_G0_DATA[1] @!MAIN[3][66];
				input CTLSEL[1] = ^IMUX_G0_DATA[2] @!MAIN[3][67];
				input CTLSEL[2] = ^IMUX_G0_DATA[3] @!MAIN[3][68];
				output CLK0 = OUT_SEC[10];
				output CLK90 = OUT_SEC[9];
				output CLK180 = OUT_SEC[8];
				output CLK270 = OUT_SEC[7];
				output CLK2X = OUT_SEC[6];
				output CLK2X180 = OUT_SEC[5];
				output CLKDV = OUT_SEC[4];
				output CLKFX = OUT_SEC[3];
				output CLKFX180 = OUT_SEC[2];
				output CONCUR = OUT_SEC[11];
				output LOCKED = OUT_SEC[13];
				output PSDONE = OUT_SEC[12];
				output STATUS[0] = OUT_HALF0[14];
				output STATUS[1] = OUT_HALF0[15];
				output STATUS[2] = OUT_HALF0[16];
				output STATUS[3] = OUT_HALF0[17];
				output STATUS[4] = OUT_HALF1[14];
				output STATUS[5] = OUT_HALF1[15];
				output STATUS[6] = OUT_HALF1[16];
				output STATUS[7] = OUT_HALF1[17];
				attribute OUT_CLK0_ENABLE @MAIN[3][49];
				attribute OUT_CLK90_ENABLE @MAIN[3][50];
				attribute OUT_CLK180_ENABLE @MAIN[3][51];
				attribute OUT_CLK270_ENABLE @MAIN[3][52];
				attribute OUT_CLK2X_ENABLE @MAIN[3][53];
				attribute OUT_CLK2X180_ENABLE @MAIN[3][54];
				attribute OUT_CLKDV_ENABLE @MAIN[3][55];
				attribute OUT_CLKFX_ENABLE @MAIN[3][57];
				attribute OUT_CLKFX180_ENABLE @MAIN[3][56];
				attribute OUT_CONCUR_ENABLE @MAIN[3][58];
				attribute CLKDV_COUNT_MAX @[MAIN[0][39], MAIN[0][38], MAIN[0][37], MAIN[0][36]];
				attribute CLKDV_COUNT_FALL @[MAIN[0][43], MAIN[0][42], MAIN[0][41], MAIN[0][40]];
				attribute CLKDV_COUNT_FALL_2 @[MAIN[0][47], MAIN[0][46], MAIN[0][45], MAIN[0][44]];
				attribute CLKDV_PHASE_RISE @[MAIN[0][49], MAIN[0][48]];
				attribute CLKDV_PHASE_FALL @[MAIN[0][51], MAIN[0][50]];
				attribute CLKDV_MODE @[MAIN[0][52]] {
					HALF = 0b0,
					INT = 0b1,
				}
				attribute DESKEW_ADJUST @[MAIN[3][4], MAIN[3][3], MAIN[3][2], MAIN[3][1]];
				attribute CLKIN_IOB @MAIN[3][5];
				attribute CLKFB_IOB @MAIN[3][6];
				attribute CLKIN_DIVIDE_BY_2 @MAIN[3][0];
				attribute CLK_FEEDBACK_2X @MAIN[0][55];
				attribute DLL_ENABLE @MAIN[0][17];
				attribute DLL_FREQUENCY_MODE @[MAIN[0][56]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute DFS_ENABLE @MAIN[0][16];
				attribute DFS_FEEDBACK @MAIN[3][43];
				attribute DFS_FREQUENCY_MODE @[MAIN[3][44]] {
					LOW = 0b0,
					HIGH = 0b1,
				}
				attribute PHASE_SHIFT @[MAIN[0][29], MAIN[0][28], MAIN[0][27], MAIN[0][26], MAIN[0][25], MAIN[0][24], MAIN[0][23], MAIN[0][22]];
				attribute PHASE_SHIFT_NEGATIVE @MAIN[0][21];
				attribute PS_ENABLE @MAIN[0][19];
				attribute STARTUP_WAIT @MAIN[3][59];
				attribute V2_REG_COM @[MAIN[3][15], MAIN[3][14], MAIN[3][13], MAIN[3][12], MAIN[3][11], MAIN[3][10], MAIN[3][9], MAIN[3][8], MAIN[3][7], MAIN[3][6], MAIN[3][5], MAIN[3][4], MAIN[3][3], MAIN[3][2], MAIN[3][1], MAIN[3][0], MAIN[0][79], MAIN[0][78], MAIN[0][77], MAIN[0][76], MAIN[0][75], MAIN[0][74], MAIN[0][73], MAIN[0][72], MAIN[0][71], MAIN[0][70], MAIN[0][69], MAIN[0][68], MAIN[0][67], MAIN[0][66], MAIN[0][65], MAIN[0][64]];
				attribute V2_REG_DFS @[MAIN[3][47], MAIN[3][46], MAIN[3][45], MAIN[3][44], MAIN[3][43], MAIN[3][42], MAIN[3][41], MAIN[3][40], MAIN[3][39], MAIN[3][38], MAIN[3][37], MAIN[3][36], MAIN[3][35], MAIN[3][34], MAIN[3][33], MAIN[3][32], MAIN[3][31], MAIN[3][30], MAIN[3][29], MAIN[3][28], MAIN[3][27], MAIN[3][26], MAIN[3][25], MAIN[3][24], MAIN[3][23], MAIN[3][22], MAIN[3][21], MAIN[3][20], MAIN[3][19], MAIN[3][18], MAIN[3][17], MAIN[3][16]];
				attribute V2_REG_DLLC @[MAIN[0][63], MAIN[0][62], MAIN[0][61], MAIN[0][60], MAIN[0][59], MAIN[0][58], MAIN[0][57], MAIN[0][56], MAIN[0][55], MAIN[0][54], MAIN[0][53], MAIN[0][52], MAIN[0][51], MAIN[0][50], MAIN[0][49], MAIN[0][48], MAIN[0][47], MAIN[0][46], MAIN[0][45], MAIN[0][44], MAIN[0][43], MAIN[0][42], MAIN[0][41], MAIN[0][40], MAIN[0][39], MAIN[0][38], MAIN[0][37], MAIN[0][36], MAIN[0][35], MAIN[0][34], MAIN[0][33], MAIN[0][32]];
				attribute V2_REG_DLLS @[MAIN[0][31], MAIN[0][30], MAIN[0][29], MAIN[0][28], MAIN[0][27], MAIN[0][26], MAIN[0][25], MAIN[0][24], MAIN[0][23], MAIN[0][22], MAIN[0][21], MAIN[0][20], MAIN[0][19], MAIN[0][18], MAIN[0][17], MAIN[0][16], MAIN[0][15], MAIN[0][14], MAIN[0][13], MAIN[0][12], MAIN[0][11], MAIN[0][10], MAIN[0][9], MAIN[0][8], MAIN[0][7], MAIN[0][6], MAIN[0][5], MAIN[0][4], MAIN[0][3], MAIN[0][2], MAIN[0][1], MAIN[0][0]];
				attribute V2_REG_MISC @[MAIN[3][79], MAIN[3][78], MAIN[3][77], MAIN[3][76], MAIN[3][75], MAIN[3][74], MAIN[3][73], MAIN[3][72], MAIN[3][71], MAIN[3][70], MAIN[3][69], MAIN[3][68], MAIN[3][67], MAIN[3][66], MAIN[3][65], MAIN[3][64], MAIN[3][63], MAIN[3][62], MAIN[3][61], MAIN[3][60], MAIN[3][59], MAIN[3][58], MAIN[3][57], MAIN[3][56], MAIN[3][55], MAIN[3][54], MAIN[3][53], MAIN[3][52], MAIN[3][51], MAIN[3][50], MAIN[3][49], MAIN[3][48]];
				attribute V2_CLKFX_MULTIPLY @[MAIN[3][39], MAIN[3][38], MAIN[3][37], MAIN[3][36], MAIN[3][35], MAIN[3][34], MAIN[3][33], MAIN[3][32], MAIN[3][31], MAIN[3][30], MAIN[3][29], MAIN[3][28]];
				attribute V2_CLKFX_DIVIDE @[MAIN[3][27], MAIN[3][26], MAIN[3][25], MAIN[3][24], MAIN[3][23], MAIN[3][22], MAIN[3][21], MAIN[3][20], MAIN[3][19], MAIN[3][18], MAIN[3][17], MAIN[3][16]];
				attribute V2_DUTY_CYCLE_CORRECTION @[MAIN[0][35], MAIN[0][34], MAIN[0][33], MAIN[0][32]];
				attribute DSS_ENABLE @MAIN[0][20];
				attribute DSS_MODE @[MAIN[0][31], MAIN[0][30]] {
					SPREAD_2 = 0b00,
					SPREAD_4 = 0b01,
					SPREAD_6 = 0b10,
					SPREAD_8 = 0b11,
				}
				attribute CLKFB_ENABLE @MAIN[0][18];
				attribute STATUS1_ENABLE @MAIN[0][60];
				attribute STATUS7_ENABLE @MAIN[0][59];
				attribute PL_CENTERED @MAIN[3][47];
				attribute PS_CENTERED @MAIN[0][57];
				attribute PS_MODE @[MAIN[0][58]] {
					CLKIN = 0b1,
					CLKFB = 0b0,
				}
				attribute SEL_PL_DLY @[MAIN[3][46], MAIN[3][45]];
				attribute COIN_WINDOW @[MAIN[3][14], MAIN[3][13]];
				attribute NON_STOP @MAIN[3][15];
				attribute V2_EN_DUMMY_OSC @[TERM[7][11], TERM[7][7], TERM[7][6]];
				attribute EN_DUMMY_OSC_OR_NON_STOP @TERM[7][9];
				attribute EN_OSC_COARSE @TERM[6][9];
				attribute FACTORY_JF1 @[MAIN[0][15], MAIN[0][14], MAIN[0][13], MAIN[0][12], MAIN[0][11], MAIN[0][10], MAIN[0][9], MAIN[0][8]];
				attribute FACTORY_JF2 @[MAIN[0][7], MAIN[0][6], MAIN[0][5], MAIN[0][4], MAIN[0][3], MAIN[0][2], MAIN[0][1], MAIN[0][0]];
				attribute TEST_ENABLE @MAIN[3][79];
				attribute TEST_OSC @[MAIN[0][54], MAIN[0][53]] {
					_90 = 0b00,
					_180 = 0b01,
					_270 = 0b10,
					_360 = 0b11,
				}
				attribute ZD2_BY1 @TERM[7][10];
				attribute V2_VBG_SEL @[MAIN[3][10], MAIN[3][9], MAIN[3][8]];
				attribute V2_VBG_PD @[MAIN[3][12], MAIN[3][11]];
				attribute ZD1_BY1 @TERM[7][8];
				attribute RESET_PS_SEL @TERM[4][10];
			}

			// wire IMUX_DCM_CLK_OPTINV[0]         DCM.CLKFB
			// wire IMUX_DCM_CLK_OPTINV[1]         DCM.CLKIN
			// wire IMUX_DCM_CLK_OPTINV[2]         DCM.PSCLK
			// wire IMUX_G0_DATA[0]                DCM.DSSEN
			// wire IMUX_G0_DATA[1]                DCM.CTLSEL[0]
			// wire IMUX_G0_DATA[2]                DCM.CTLSEL[1]
			// wire IMUX_G0_DATA[3]                DCM.CTLSEL[2]
			// wire IMUX_G1_DATA[0]                DCM.PSEN
			// wire IMUX_G1_DATA[1]                DCM.CTLOSC2
			// wire IMUX_G1_DATA[2]                DCM.CTLOSC1
			// wire IMUX_G1_DATA[3]                DCM.CTLGO
			// wire IMUX_G2_DATA[0]                DCM.PSINCDEC
			// wire IMUX_G2_DATA[1]                DCM.CTLMODE
			// wire IMUX_G2_DATA[2]                DCM.FREEZEDLL
			// wire IMUX_G2_DATA[3]                DCM.FREEZEDFS
			// wire IMUX_G3_DATA[0]                DCM.RST
			// wire IMUX_G3_DATA[1]                DCM.STSADRS[0]
			// wire IMUX_G3_DATA[2]                DCM.STSADRS[1]
			// wire IMUX_G3_DATA[3]                DCM.STSADRS[2]
			// wire IMUX_G3_DATA[4]                DCM.STSADRS[3]
			// wire IMUX_G3_DATA[5]                DCM.STSADRS[4]
			// wire OUT_SEC[2]                     DCM.CLKFX180
			// wire OUT_SEC[3]                     DCM.CLKFX
			// wire OUT_SEC[4]                     DCM.CLKDV
			// wire OUT_SEC[5]                     DCM.CLK2X180
			// wire OUT_SEC[6]                     DCM.CLK2X
			// wire OUT_SEC[7]                     DCM.CLK270
			// wire OUT_SEC[8]                     DCM.CLK180
			// wire OUT_SEC[9]                     DCM.CLK90
			// wire OUT_SEC[10]                    DCM.CLK0
			// wire OUT_SEC[11]                    DCM.CONCUR
			// wire OUT_SEC[12]                    DCM.PSDONE
			// wire OUT_SEC[13]                    DCM.LOCKED
			// wire OUT_HALF0[14]                  DCM.STATUS[0]
			// wire OUT_HALF0[15]                  DCM.STATUS[1]
			// wire OUT_HALF0[16]                  DCM.STATUS[2]
			// wire OUT_HALF0[17]                  DCM.STATUS[3]
			// wire OUT_HALF1[14]                  DCM.STATUS[4]
			// wire OUT_HALF1[15]                  DCM.STATUS[5]
			// wire OUT_HALF1[16]                  DCM.STATUS[6]
			// wire OUT_HALF1[17]                  DCM.STATUS[7]
		}

		tile_class GIGABIT_S {
			cell CELL_IO;
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN_IO: Vertical (rev 22, rev 80);
			bitrect MAIN[0]: Vertical (rev 22, rev 80);
			bitrect MAIN[1]: Vertical (rev 22, rev 80);
			bitrect MAIN[2]: Vertical (rev 22, rev 80);
			bitrect MAIN[3]: Vertical (rev 22, rev 80);

			bel GT {
				input REFCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[2];
				input REFCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[3];
				input REFCLKSEL = CELL_IO.IMUX_G1_DATA[1];
				input POWERDOWN = CELL_IO.IMUX_G0_DATA[2];
				input LOOPBACK[0] = CELL_IO.IMUX_G0_DATA[3];
				input LOOPBACK[1] = CELL_IO.IMUX_G1_DATA[3];
				input RXUSRCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[0];
				input RXUSRCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[1];
				input RXRESET = CELL_IO.IMUX_SR_OPTINV[0];
				input RXPOLARITY = CELL_IO.IMUX_G1_DATA[2];
				input ENPCOMMAALIGN = CELL[0].IMUX_G1_DATA[4];
				input ENMCOMMAALIGN = CELL[0].IMUX_G1_DATA[7];
				input TXUSRCLK = CELL[0].IMUX_CLK_OPTINV[0];
				input TXUSRCLK2 = CELL[0].IMUX_CLK_OPTINV[1];
				input TXRESET = CELL[0].IMUX_SR_OPTINV[0];
				input TXPOLARITY = CELL_IO.IMUX_G2_DATA[3];
				input TXINHIBIT = CELL_IO.IMUX_G3_DATA[3];
				input TXDATA[0] = CELL[0].IMUX_G0_DATA[0];
				input TXDATA[1] = CELL[0].IMUX_G1_DATA[0];
				input TXDATA[2] = CELL[0].IMUX_G2_DATA[0];
				input TXDATA[3] = CELL[0].IMUX_G3_DATA[0];
				input TXDATA[4] = CELL[0].IMUX_G0_DATA[1];
				input TXDATA[5] = CELL[0].IMUX_G1_DATA[1];
				input TXDATA[6] = CELL[0].IMUX_G2_DATA[1];
				input TXDATA[7] = CELL[0].IMUX_G3_DATA[1];
				input TXDATA[8] = CELL[1].IMUX_G0_DATA[0];
				input TXDATA[9] = CELL[1].IMUX_G1_DATA[0];
				input TXDATA[10] = CELL[1].IMUX_G2_DATA[0];
				input TXDATA[11] = CELL[1].IMUX_G3_DATA[0];
				input TXDATA[12] = CELL[1].IMUX_G0_DATA[1];
				input TXDATA[13] = CELL[1].IMUX_G1_DATA[1];
				input TXDATA[14] = CELL[1].IMUX_G2_DATA[1];
				input TXDATA[15] = CELL[1].IMUX_G3_DATA[1];
				input TXDATA[16] = CELL[2].IMUX_G0_DATA[0];
				input TXDATA[17] = CELL[2].IMUX_G1_DATA[0];
				input TXDATA[18] = CELL[2].IMUX_G2_DATA[0];
				input TXDATA[19] = CELL[2].IMUX_G3_DATA[0];
				input TXDATA[20] = CELL[2].IMUX_G0_DATA[1];
				input TXDATA[21] = CELL[2].IMUX_G1_DATA[1];
				input TXDATA[22] = CELL[2].IMUX_G2_DATA[1];
				input TXDATA[23] = CELL[2].IMUX_G3_DATA[1];
				input TXDATA[24] = CELL[3].IMUX_G0_DATA[0];
				input TXDATA[25] = CELL[3].IMUX_G1_DATA[0];
				input TXDATA[26] = CELL[3].IMUX_G2_DATA[0];
				input TXDATA[27] = CELL[3].IMUX_G3_DATA[0];
				input TXDATA[28] = CELL[3].IMUX_G0_DATA[1];
				input TXDATA[29] = CELL[3].IMUX_G1_DATA[1];
				input TXDATA[30] = CELL[3].IMUX_G2_DATA[1];
				input TXDATA[31] = CELL[3].IMUX_G3_DATA[1];
				input TXBYPASS8B10B[0] = CELL[0].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[1] = CELL[1].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[2] = CELL[2].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[3] = CELL[3].IMUX_G0_DATA[2];
				input TXCHARISK[0] = CELL[0].IMUX_G1_DATA[2];
				input TXCHARISK[1] = CELL[1].IMUX_G1_DATA[2];
				input TXCHARISK[2] = CELL[2].IMUX_G1_DATA[2];
				input TXCHARISK[3] = CELL[3].IMUX_G1_DATA[2];
				input TXCHARDISPMODE[0] = CELL[0].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[1] = CELL[1].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[2] = CELL[2].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[3] = CELL[3].IMUX_G2_DATA[2];
				input TXCHARDISPVAL[0] = CELL[0].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[1] = CELL[1].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[2] = CELL[2].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[3] = CELL[3].IMUX_G3_DATA[2];
				input TXFORCECRCERR = CELL[3].IMUX_G3_DATA[3];
				input CONFIGENABLE = CELL_IO.IMUX_G3_DATA[2];
				input CONFIGIN = CELL_IO.IMUX_G2_DATA[2];
				input ENCHANSYNC = CELL_IO.IMUX_G0_DATA[1];
				input CHBONDI[0] = CELL_IO.IMUX_G0_DATA[0];
				input CHBONDI[1] = CELL_IO.IMUX_G1_DATA[0];
				input CHBONDI[2] = CELL_IO.IMUX_G2_DATA[0];
				input CHBONDI[3] = CELL_IO.IMUX_G3_DATA[0];
				output RXRECCLK = CELL_IO.OUT_FAN_BEL[6];
				output RXDATA[0] = CELL[0].OUT_FAN_BEL[0];
				output RXDATA[1] = CELL[0].OUT_FAN_BEL[1];
				output RXDATA[2] = CELL[0].OUT_FAN_BEL[2];
				output RXDATA[3] = CELL[0].OUT_FAN_BEL[3];
				output RXDATA[4] = CELL[0].OUT_FAN_BEL[4];
				output RXDATA[5] = CELL[0].OUT_FAN_BEL[5];
				output RXDATA[6] = CELL[0].OUT_FAN_BEL[6];
				output RXDATA[7] = CELL[0].OUT_FAN_BEL[7];
				output RXDATA[8] = CELL[1].OUT_FAN_BEL[0];
				output RXDATA[9] = CELL[1].OUT_FAN_BEL[1];
				output RXDATA[10] = CELL[1].OUT_FAN_BEL[2];
				output RXDATA[11] = CELL[1].OUT_FAN_BEL[3];
				output RXDATA[12] = CELL[1].OUT_FAN_BEL[4];
				output RXDATA[13] = CELL[1].OUT_FAN_BEL[5];
				output RXDATA[14] = CELL[1].OUT_FAN_BEL[6];
				output RXDATA[15] = CELL[1].OUT_FAN_BEL[7];
				output RXDATA[16] = CELL[2].OUT_FAN_BEL[0];
				output RXDATA[17] = CELL[2].OUT_FAN_BEL[1];
				output RXDATA[18] = CELL[2].OUT_FAN_BEL[2];
				output RXDATA[19] = CELL[2].OUT_FAN_BEL[3];
				output RXDATA[20] = CELL[2].OUT_FAN_BEL[4];
				output RXDATA[21] = CELL[2].OUT_FAN_BEL[5];
				output RXDATA[22] = CELL[2].OUT_FAN_BEL[6];
				output RXDATA[23] = CELL[2].OUT_FAN_BEL[7];
				output RXDATA[24] = CELL[3].OUT_FAN_BEL[0];
				output RXDATA[25] = CELL[3].OUT_FAN_BEL[1];
				output RXDATA[26] = CELL[3].OUT_FAN_BEL[2];
				output RXDATA[27] = CELL[3].OUT_FAN_BEL[3];
				output RXDATA[28] = CELL[3].OUT_FAN_BEL[4];
				output RXDATA[29] = CELL[3].OUT_FAN_BEL[5];
				output RXDATA[30] = CELL[3].OUT_FAN_BEL[6];
				output RXDATA[31] = CELL[3].OUT_FAN_BEL[7];
				output RXNOTINTABLE[0] = CELL[0].OUT_SEC_BEL[13];
				output RXNOTINTABLE[1] = CELL[1].OUT_SEC_BEL[13];
				output RXNOTINTABLE[2] = CELL[2].OUT_SEC_BEL[13];
				output RXNOTINTABLE[3] = CELL[3].OUT_SEC_BEL[13];
				output RXDISPERR[0] = CELL[0].OUT_SEC_BEL[14];
				output RXDISPERR[1] = CELL[1].OUT_SEC_BEL[14];
				output RXDISPERR[2] = CELL[2].OUT_SEC_BEL[14];
				output RXDISPERR[3] = CELL[3].OUT_SEC_BEL[14];
				output RXCHARISK[0] = CELL[0].OUT_SEC_BEL[12];
				output RXCHARISK[1] = CELL[1].OUT_SEC_BEL[12];
				output RXCHARISK[2] = CELL[2].OUT_SEC_BEL[12];
				output RXCHARISK[3] = CELL[3].OUT_SEC_BEL[12];
				output RXCHARISCOMMA[0] = CELL[0].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[1] = CELL[1].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[2] = CELL[2].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[3] = CELL[3].OUT_SEC_BEL[11];
				output RXRUNDISP[0] = CELL[0].OUT_SEC_BEL[15];
				output RXRUNDISP[1] = CELL[1].OUT_SEC_BEL[15];
				output RXRUNDISP[2] = CELL[2].OUT_SEC_BEL[15];
				output RXRUNDISP[3] = CELL[3].OUT_SEC_BEL[15];
				output RXCOMMADET = CELL_IO.OUT_FAN_BEL[5];
				output RXREALIGN = CELL_IO.OUT_SEC_BEL[13];
				output RXLOSSOFSYNC[0] = CELL[0].OUT_SEC_BEL[8];
				output RXLOSSOFSYNC[1] = CELL[1].OUT_SEC_BEL[8];
				output RXCLKCORCNT[0] = CELL_IO.OUT_SEC_BEL[11];
				output RXCLKCORCNT[1] = CELL_IO.OUT_SEC_BEL[10];
				output RXCLKCORCNT[2] = CELL_IO.OUT_SEC_BEL[9];
				output RXBUFSTATUS[0] = CELL_IO.OUT_SEC_BEL[15];
				output RXBUFSTATUS[1] = CELL_IO.OUT_SEC_BEL[14];
				output RXCHECKINGCRC = CELL[3].OUT_SEC_BEL[8];
				output RXCRCERR = CELL[2].OUT_SEC_BEL[8];
				output TXKERR[0] = CELL[0].OUT_SEC_BEL[9];
				output TXKERR[1] = CELL[1].OUT_SEC_BEL[9];
				output TXKERR[2] = CELL[2].OUT_SEC_BEL[9];
				output TXKERR[3] = CELL[3].OUT_SEC_BEL[9];
				output TXRUNDISP[0] = CELL[0].OUT_SEC_BEL[10];
				output TXRUNDISP[1] = CELL[1].OUT_SEC_BEL[10];
				output TXRUNDISP[2] = CELL[2].OUT_SEC_BEL[10];
				output TXRUNDISP[3] = CELL[3].OUT_SEC_BEL[10];
				output TXBUFERR = CELL_IO.OUT_FAN_BEL[7];
				output CONFIGOUT = CELL_IO.OUT_SEC_BEL[12];
				output CHBONDO[0] = CELL_IO.OUT_FAN_BEL[0];
				output CHBONDO[1] = CELL_IO.OUT_FAN_BEL[1];
				output CHBONDO[2] = CELL_IO.OUT_FAN_BEL[2];
				output CHBONDO[3] = CELL_IO.OUT_FAN_BEL[3];
				output CHBONDDONE = CELL_IO.OUT_FAN_BEL[4];
				attribute ENABLE @MAIN_IO[3][74];
				attribute REF_CLK_V_SEL @[MAIN_IO[3][2]];
				attribute SERDES_10B @MAIN_IO[3][35];
				attribute TERMINATION_IMP @[MAIN_IO[3][79]] {
					_50 = 0b0,
					_75 = 0b1,
				}
				attribute ALIGN_COMMA_MSB @MAIN[0][3][0];
				attribute PCOMMA_DETECT @MAIN[0][3][34];
				attribute MCOMMA_DETECT @MAIN[0][3][22];
				attribute COMMA_10B_MASK @[MAIN[0][3][1], MAIN[0][3][2], MAIN[0][3][3], MAIN[0][3][4], MAIN[0][3][5], MAIN[0][3][6], MAIN[0][3][7], MAIN[0][3][8], MAIN[0][3][9], MAIN[0][3][10]];
				attribute PCOMMA_10B_VALUE @[MAIN[0][3][23], MAIN[0][3][24], MAIN[0][3][25], MAIN[0][3][26], MAIN[0][3][27], MAIN[0][3][28], MAIN[0][3][29], MAIN[0][3][30], MAIN[0][3][31], MAIN[0][3][32]];
				attribute MCOMMA_10B_VALUE @[MAIN[0][3][11], MAIN[0][3][12], MAIN[0][3][13], MAIN[0][3][14], MAIN[0][3][15], MAIN[0][3][16], MAIN[0][3][17], MAIN[0][3][18], MAIN[0][3][19], MAIN[0][3][20]];
				attribute DEC_PCOMMA_DETECT @MAIN[1][3][31];
				attribute DEC_MCOMMA_DETECT @MAIN[1][3][32];
				attribute DEC_VALID_COMMA_ONLY @MAIN[1][3][30];
				attribute RX_DATA_WIDTH @[MAIN[1][3][1], MAIN[1][3][0]] {
					_1 = 0b01,
					_2 = 0b10,
					_4 = 0b00,
				}
				attribute RX_BUFFER_USE @MAIN[1][3][25];
				attribute RX_BUFFER_LIMIT @[MAIN[1][3][29], MAIN[1][3][28], MAIN[1][3][27], MAIN[1][3][26]];
				attribute RX_DECODE_USE @MAIN[1][3][24];
				attribute RX_CRC_USE @MAIN[2][3][35];
				attribute RX_LOS_INVALID_INCR @[MAIN[3][3][22], MAIN[3][3][21], MAIN[3][3][20]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_8 = 0b011,
					_16 = 0b100,
					_32 = 0b101,
					_64 = 0b110,
					_128 = 0b111,
				}
				attribute RX_LOS_THRESHOLD @[MAIN[3][3][19], MAIN[3][3][18], MAIN[3][3][17]] {
					_4 = 0b000,
					_8 = 0b001,
					_16 = 0b010,
					_32 = 0b011,
					_64 = 0b100,
					_128 = 0b101,
					_256 = 0b110,
					_512 = 0b111,
				}
				attribute RX_LOSS_OF_SYNC_FSM @MAIN[3][3][23];
				attribute TX_DATA_WIDTH @[MAIN_IO[3][1], MAIN_IO[3][0]] {
					_1 = 0b01,
					_2 = 0b10,
					_4 = 0b00,
				}
				attribute TX_BUFFER_USE @MAIN_IO[3][36];
				attribute TX_CRC_USE @MAIN_IO[3][37];
				attribute TX_CRC_FORCE_VALUE @[MAIN_IO[3][45], MAIN_IO[3][44], MAIN_IO[3][43], MAIN_IO[3][42], MAIN_IO[3][41], MAIN_IO[3][40], MAIN_IO[3][39], MAIN_IO[3][38]];
				attribute TX_DIFF_CTRL @[MAIN_IO[3][73], MAIN_IO[3][78], MAIN_IO[3][77]] {
					_400 = 0b001,
					_500 = 0b000,
					_600 = 0b010,
					_700 = 0b011,
					_800 = 0b101,
				}
				attribute TX_PREEMPHASIS @[MAIN_IO[3][75], MAIN_IO[3][76]];
				attribute CRC_FORMAT @[MAIN_IO[3][4], MAIN_IO[3][3]] {
					USER_MODE = 0b00,
					ETHERNET = 0b01,
					INFINIBAND = 0b10,
					FIBRE_CHAN = 0b11,
				}
				attribute CRC_START_OF_PKT @[MAIN_IO[3][12], MAIN_IO[3][11], MAIN_IO[3][10], MAIN_IO[3][9], MAIN_IO[3][8], MAIN_IO[3][7], MAIN_IO[3][6], MAIN_IO[3][5]];
				attribute CRC_END_OF_PKT @[MAIN_IO[3][20], MAIN_IO[3][19], MAIN_IO[3][18], MAIN_IO[3][17], MAIN_IO[3][16], MAIN_IO[3][15], MAIN_IO[3][14], MAIN_IO[3][13]];
				attribute CLK_CORRECT_USE @MAIN[1][3][10];
				attribute CLK_COR_INSERT_IDLE_FLAG @MAIN[1][3][11];
				attribute CLK_COR_KEEP_IDLE @MAIN[1][3][12];
				attribute CLK_COR_REPEAT_WAIT @[MAIN[1][3][17], MAIN[1][3][16], MAIN[1][3][15], MAIN[1][3][14], MAIN[1][3][13]];
				attribute CLK_COR_SEQ_LEN @[MAIN[1][3][34], MAIN[1][3][33]] {
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
					_4 = 0b00,
				}
				attribute CLK_COR_SEQ_2_USE @MAIN[1][3][35];
				attribute CLK_COR_SEQ_1_1 @[MAIN[0][3][79], MAIN[0][3][78], MAIN[0][3][77], MAIN[0][3][76], MAIN[0][3][75], MAIN[0][3][74], MAIN[0][3][73], MAIN[0][3][72], MAIN[0][3][71], MAIN[0][3][70], MAIN[0][3][69]];
				attribute CLK_COR_SEQ_1_2 @[MAIN[0][3][68], MAIN[0][3][67], MAIN[0][3][66], MAIN[0][3][65], MAIN[0][3][64], MAIN[0][3][63], MAIN[0][3][62], MAIN[0][3][61], MAIN[0][3][60], MAIN[0][3][59], MAIN[0][3][58]];
				attribute CLK_COR_SEQ_1_3 @[MAIN[0][3][57], MAIN[0][3][56], MAIN[0][3][55], MAIN[0][3][54], MAIN[0][3][53], MAIN[0][3][52], MAIN[0][3][51], MAIN[0][3][50], MAIN[0][3][49], MAIN[0][3][48], MAIN[0][3][47]];
				attribute CLK_COR_SEQ_1_4 @[MAIN[0][3][46], MAIN[0][3][45], MAIN[0][3][44], MAIN[0][3][43], MAIN[0][3][42], MAIN[0][3][41], MAIN[0][3][40], MAIN[0][3][39], MAIN[0][3][38], MAIN[0][3][37], MAIN[0][3][36]];
				attribute CLK_COR_SEQ_2_1 @[MAIN[1][3][79], MAIN[1][3][78], MAIN[1][3][77], MAIN[1][3][76], MAIN[1][3][75], MAIN[1][3][74], MAIN[1][3][73], MAIN[1][3][72], MAIN[1][3][71], MAIN[1][3][70], MAIN[1][3][69]];
				attribute CLK_COR_SEQ_2_2 @[MAIN[1][3][68], MAIN[1][3][67], MAIN[1][3][66], MAIN[1][3][65], MAIN[1][3][64], MAIN[1][3][63], MAIN[1][3][62], MAIN[1][3][61], MAIN[1][3][60], MAIN[1][3][59], MAIN[1][3][58]];
				attribute CLK_COR_SEQ_2_3 @[MAIN[1][3][57], MAIN[1][3][56], MAIN[1][3][55], MAIN[1][3][54], MAIN[1][3][53], MAIN[1][3][52], MAIN[1][3][51], MAIN[1][3][50], MAIN[1][3][49], MAIN[1][3][48], MAIN[1][3][47]];
				attribute CLK_COR_SEQ_2_4 @[MAIN[1][3][46], MAIN[1][3][45], MAIN[1][3][44], MAIN[1][3][43], MAIN[1][3][42], MAIN[1][3][41], MAIN[1][3][40], MAIN[1][3][39], MAIN[1][3][38], MAIN[1][3][37], MAIN[1][3][36]];
				attribute CHAN_BOND_MODE @[MAIN[1][3][5], MAIN[1][3][4]] {
					NONE = 0b00,
					MASTER = 0b01,
					SLAVE_1_HOP = 0b10,
					SLAVE_2_HOPS = 0b11,
				}
				attribute CHAN_BOND_WAIT @[MAIN[3][3][32], MAIN[3][3][31], MAIN[3][3][30], MAIN[3][3][29]];
				attribute CHAN_BOND_OFFSET @[MAIN[1][3][9], MAIN[1][3][8], MAIN[1][3][7], MAIN[1][3][6]];
				attribute CHAN_BOND_LIMIT @[MAIN[3][3][28], MAIN[3][3][27], MAIN[3][3][26], MAIN[3][3][25], MAIN[3][3][24]];
				attribute CHAN_BOND_ONE_SHOT @MAIN[1][3][23];
				attribute CHAN_BOND_SEQ_LEN @[MAIN[3][3][34], MAIN[3][3][33]] {
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
					_4 = 0b00,
				}
				attribute CHAN_BOND_SEQ_2_USE @MAIN[3][3][35];
				attribute CHAN_BOND_SEQ_1_1 @[MAIN[2][3][79], MAIN[2][3][78], MAIN[2][3][77], MAIN[2][3][76], MAIN[2][3][75], MAIN[2][3][74], MAIN[2][3][73], MAIN[2][3][72], MAIN[2][3][71], MAIN[2][3][70], MAIN[2][3][69]];
				attribute CHAN_BOND_SEQ_1_2 @[MAIN[2][3][68], MAIN[2][3][67], MAIN[2][3][66], MAIN[2][3][65], MAIN[2][3][64], MAIN[2][3][63], MAIN[2][3][62], MAIN[2][3][61], MAIN[2][3][60], MAIN[2][3][59], MAIN[2][3][58]];
				attribute CHAN_BOND_SEQ_1_3 @[MAIN[2][3][57], MAIN[2][3][56], MAIN[2][3][55], MAIN[2][3][54], MAIN[2][3][53], MAIN[2][3][52], MAIN[2][3][51], MAIN[2][3][50], MAIN[2][3][49], MAIN[2][3][48], MAIN[2][3][47]];
				attribute CHAN_BOND_SEQ_1_4 @[MAIN[2][3][46], MAIN[2][3][45], MAIN[2][3][44], MAIN[2][3][43], MAIN[2][3][42], MAIN[2][3][41], MAIN[2][3][40], MAIN[2][3][39], MAIN[2][3][38], MAIN[2][3][37], MAIN[2][3][36]];
				attribute CHAN_BOND_SEQ_2_1 @[MAIN[3][3][79], MAIN[3][3][78], MAIN[3][3][77], MAIN[3][3][76], MAIN[3][3][75], MAIN[3][3][74], MAIN[3][3][73], MAIN[3][3][72], MAIN[3][3][71], MAIN[3][3][70], MAIN[3][3][69]];
				attribute CHAN_BOND_SEQ_2_2 @[MAIN[3][3][68], MAIN[3][3][67], MAIN[3][3][66], MAIN[3][3][65], MAIN[3][3][64], MAIN[3][3][63], MAIN[3][3][62], MAIN[3][3][61], MAIN[3][3][60], MAIN[3][3][59], MAIN[3][3][58]];
				attribute CHAN_BOND_SEQ_2_3 @[MAIN[3][3][57], MAIN[3][3][56], MAIN[3][3][55], MAIN[3][3][54], MAIN[3][3][53], MAIN[3][3][52], MAIN[3][3][51], MAIN[3][3][50], MAIN[3][3][49], MAIN[3][3][48], MAIN[3][3][47]];
				attribute CHAN_BOND_SEQ_2_4 @[MAIN[3][3][46], MAIN[3][3][45], MAIN[3][3][44], MAIN[3][3][43], MAIN[3][3][42], MAIN[3][3][41], MAIN[3][3][40], MAIN[3][3][39], MAIN[3][3][38], MAIN[3][3][37], MAIN[3][3][36]];
				attribute TEST_MODE_1 @MAIN[2][3][29];
				attribute TEST_MODE_2 @MAIN[2][3][30];
				attribute TEST_MODE_3 @MAIN[2][3][31];
				attribute TEST_MODE_4 @MAIN[2][3][32];
				attribute TEST_MODE_5 @MAIN[2][3][33];
				attribute TEST_MODE_6 @MAIN[2][3][34];
			}

			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[0] GT.RXUSRCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[1] GT.RXUSRCLK2
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[2] GT.REFCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[3] GT.REFCLK2
			// wire CELL_IO.IMUX_SR_OPTINV[0]      GT.RXRESET
			// wire CELL_IO.IMUX_G0_DATA[0]        GT.CHBONDI[0]
			// wire CELL_IO.IMUX_G0_DATA[1]        GT.ENCHANSYNC
			// wire CELL_IO.IMUX_G0_DATA[2]        GT.POWERDOWN
			// wire CELL_IO.IMUX_G0_DATA[3]        GT.LOOPBACK[0]
			// wire CELL_IO.IMUX_G1_DATA[0]        GT.CHBONDI[1]
			// wire CELL_IO.IMUX_G1_DATA[1]        GT.REFCLKSEL
			// wire CELL_IO.IMUX_G1_DATA[2]        GT.RXPOLARITY
			// wire CELL_IO.IMUX_G1_DATA[3]        GT.LOOPBACK[1]
			// wire CELL_IO.IMUX_G2_DATA[0]        GT.CHBONDI[2]
			// wire CELL_IO.IMUX_G2_DATA[2]        GT.CONFIGIN
			// wire CELL_IO.IMUX_G2_DATA[3]        GT.TXPOLARITY
			// wire CELL_IO.IMUX_G3_DATA[0]        GT.CHBONDI[3]
			// wire CELL_IO.IMUX_G3_DATA[2]        GT.CONFIGENABLE
			// wire CELL_IO.IMUX_G3_DATA[3]        GT.TXINHIBIT
			// wire CELL_IO.OUT_FAN_BEL[0]         GT.CHBONDO[0]
			// wire CELL_IO.OUT_FAN_BEL[1]         GT.CHBONDO[1]
			// wire CELL_IO.OUT_FAN_BEL[2]         GT.CHBONDO[2]
			// wire CELL_IO.OUT_FAN_BEL[3]         GT.CHBONDO[3]
			// wire CELL_IO.OUT_FAN_BEL[4]         GT.CHBONDDONE
			// wire CELL_IO.OUT_FAN_BEL[5]         GT.RXCOMMADET
			// wire CELL_IO.OUT_FAN_BEL[6]         GT.RXRECCLK
			// wire CELL_IO.OUT_FAN_BEL[7]         GT.TXBUFERR
			// wire CELL_IO.OUT_SEC_BEL[9]         GT.RXCLKCORCNT[2]
			// wire CELL_IO.OUT_SEC_BEL[10]        GT.RXCLKCORCNT[1]
			// wire CELL_IO.OUT_SEC_BEL[11]        GT.RXCLKCORCNT[0]
			// wire CELL_IO.OUT_SEC_BEL[12]        GT.CONFIGOUT
			// wire CELL_IO.OUT_SEC_BEL[13]        GT.RXREALIGN
			// wire CELL_IO.OUT_SEC_BEL[14]        GT.RXBUFSTATUS[1]
			// wire CELL_IO.OUT_SEC_BEL[15]        GT.RXBUFSTATUS[0]
			// wire CELL[0].IMUX_CLK_OPTINV[0]     GT.TXUSRCLK
			// wire CELL[0].IMUX_CLK_OPTINV[1]     GT.TXUSRCLK2
			// wire CELL[0].IMUX_SR_OPTINV[0]      GT.TXRESET
			// wire CELL[0].IMUX_G0_DATA[0]        GT.TXDATA[0]
			// wire CELL[0].IMUX_G0_DATA[1]        GT.TXDATA[4]
			// wire CELL[0].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[0]
			// wire CELL[0].IMUX_G1_DATA[0]        GT.TXDATA[1]
			// wire CELL[0].IMUX_G1_DATA[1]        GT.TXDATA[5]
			// wire CELL[0].IMUX_G1_DATA[2]        GT.TXCHARISK[0]
			// wire CELL[0].IMUX_G1_DATA[4]        GT.ENPCOMMAALIGN
			// wire CELL[0].IMUX_G1_DATA[7]        GT.ENMCOMMAALIGN
			// wire CELL[0].IMUX_G2_DATA[0]        GT.TXDATA[2]
			// wire CELL[0].IMUX_G2_DATA[1]        GT.TXDATA[6]
			// wire CELL[0].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[0]
			// wire CELL[0].IMUX_G3_DATA[0]        GT.TXDATA[3]
			// wire CELL[0].IMUX_G3_DATA[1]        GT.TXDATA[7]
			// wire CELL[0].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[0]
			// wire CELL[0].OUT_FAN_BEL[0]         GT.RXDATA[0]
			// wire CELL[0].OUT_FAN_BEL[1]         GT.RXDATA[1]
			// wire CELL[0].OUT_FAN_BEL[2]         GT.RXDATA[2]
			// wire CELL[0].OUT_FAN_BEL[3]         GT.RXDATA[3]
			// wire CELL[0].OUT_FAN_BEL[4]         GT.RXDATA[4]
			// wire CELL[0].OUT_FAN_BEL[5]         GT.RXDATA[5]
			// wire CELL[0].OUT_FAN_BEL[6]         GT.RXDATA[6]
			// wire CELL[0].OUT_FAN_BEL[7]         GT.RXDATA[7]
			// wire CELL[0].OUT_SEC_BEL[8]         GT.RXLOSSOFSYNC[0]
			// wire CELL[0].OUT_SEC_BEL[9]         GT.TXKERR[0]
			// wire CELL[0].OUT_SEC_BEL[10]        GT.TXRUNDISP[0]
			// wire CELL[0].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[0]
			// wire CELL[0].OUT_SEC_BEL[12]        GT.RXCHARISK[0]
			// wire CELL[0].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[0]
			// wire CELL[0].OUT_SEC_BEL[14]        GT.RXDISPERR[0]
			// wire CELL[0].OUT_SEC_BEL[15]        GT.RXRUNDISP[0]
			// wire CELL[1].IMUX_G0_DATA[0]        GT.TXDATA[8]
			// wire CELL[1].IMUX_G0_DATA[1]        GT.TXDATA[12]
			// wire CELL[1].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[1]
			// wire CELL[1].IMUX_G1_DATA[0]        GT.TXDATA[9]
			// wire CELL[1].IMUX_G1_DATA[1]        GT.TXDATA[13]
			// wire CELL[1].IMUX_G1_DATA[2]        GT.TXCHARISK[1]
			// wire CELL[1].IMUX_G2_DATA[0]        GT.TXDATA[10]
			// wire CELL[1].IMUX_G2_DATA[1]        GT.TXDATA[14]
			// wire CELL[1].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[1]
			// wire CELL[1].IMUX_G3_DATA[0]        GT.TXDATA[11]
			// wire CELL[1].IMUX_G3_DATA[1]        GT.TXDATA[15]
			// wire CELL[1].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[1]
			// wire CELL[1].OUT_FAN_BEL[0]         GT.RXDATA[8]
			// wire CELL[1].OUT_FAN_BEL[1]         GT.RXDATA[9]
			// wire CELL[1].OUT_FAN_BEL[2]         GT.RXDATA[10]
			// wire CELL[1].OUT_FAN_BEL[3]         GT.RXDATA[11]
			// wire CELL[1].OUT_FAN_BEL[4]         GT.RXDATA[12]
			// wire CELL[1].OUT_FAN_BEL[5]         GT.RXDATA[13]
			// wire CELL[1].OUT_FAN_BEL[6]         GT.RXDATA[14]
			// wire CELL[1].OUT_FAN_BEL[7]         GT.RXDATA[15]
			// wire CELL[1].OUT_SEC_BEL[8]         GT.RXLOSSOFSYNC[1]
			// wire CELL[1].OUT_SEC_BEL[9]         GT.TXKERR[1]
			// wire CELL[1].OUT_SEC_BEL[10]        GT.TXRUNDISP[1]
			// wire CELL[1].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[1]
			// wire CELL[1].OUT_SEC_BEL[12]        GT.RXCHARISK[1]
			// wire CELL[1].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[1]
			// wire CELL[1].OUT_SEC_BEL[14]        GT.RXDISPERR[1]
			// wire CELL[1].OUT_SEC_BEL[15]        GT.RXRUNDISP[1]
			// wire CELL[2].IMUX_G0_DATA[0]        GT.TXDATA[16]
			// wire CELL[2].IMUX_G0_DATA[1]        GT.TXDATA[20]
			// wire CELL[2].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[2]
			// wire CELL[2].IMUX_G1_DATA[0]        GT.TXDATA[17]
			// wire CELL[2].IMUX_G1_DATA[1]        GT.TXDATA[21]
			// wire CELL[2].IMUX_G1_DATA[2]        GT.TXCHARISK[2]
			// wire CELL[2].IMUX_G2_DATA[0]        GT.TXDATA[18]
			// wire CELL[2].IMUX_G2_DATA[1]        GT.TXDATA[22]
			// wire CELL[2].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[2]
			// wire CELL[2].IMUX_G3_DATA[0]        GT.TXDATA[19]
			// wire CELL[2].IMUX_G3_DATA[1]        GT.TXDATA[23]
			// wire CELL[2].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[2]
			// wire CELL[2].OUT_FAN_BEL[0]         GT.RXDATA[16]
			// wire CELL[2].OUT_FAN_BEL[1]         GT.RXDATA[17]
			// wire CELL[2].OUT_FAN_BEL[2]         GT.RXDATA[18]
			// wire CELL[2].OUT_FAN_BEL[3]         GT.RXDATA[19]
			// wire CELL[2].OUT_FAN_BEL[4]         GT.RXDATA[20]
			// wire CELL[2].OUT_FAN_BEL[5]         GT.RXDATA[21]
			// wire CELL[2].OUT_FAN_BEL[6]         GT.RXDATA[22]
			// wire CELL[2].OUT_FAN_BEL[7]         GT.RXDATA[23]
			// wire CELL[2].OUT_SEC_BEL[8]         GT.RXCRCERR
			// wire CELL[2].OUT_SEC_BEL[9]         GT.TXKERR[2]
			// wire CELL[2].OUT_SEC_BEL[10]        GT.TXRUNDISP[2]
			// wire CELL[2].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[2]
			// wire CELL[2].OUT_SEC_BEL[12]        GT.RXCHARISK[2]
			// wire CELL[2].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[2]
			// wire CELL[2].OUT_SEC_BEL[14]        GT.RXDISPERR[2]
			// wire CELL[2].OUT_SEC_BEL[15]        GT.RXRUNDISP[2]
			// wire CELL[3].IMUX_G0_DATA[0]        GT.TXDATA[24]
			// wire CELL[3].IMUX_G0_DATA[1]        GT.TXDATA[28]
			// wire CELL[3].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[3]
			// wire CELL[3].IMUX_G1_DATA[0]        GT.TXDATA[25]
			// wire CELL[3].IMUX_G1_DATA[1]        GT.TXDATA[29]
			// wire CELL[3].IMUX_G1_DATA[2]        GT.TXCHARISK[3]
			// wire CELL[3].IMUX_G2_DATA[0]        GT.TXDATA[26]
			// wire CELL[3].IMUX_G2_DATA[1]        GT.TXDATA[30]
			// wire CELL[3].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[3]
			// wire CELL[3].IMUX_G3_DATA[0]        GT.TXDATA[27]
			// wire CELL[3].IMUX_G3_DATA[1]        GT.TXDATA[31]
			// wire CELL[3].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[3]
			// wire CELL[3].IMUX_G3_DATA[3]        GT.TXFORCECRCERR
			// wire CELL[3].OUT_FAN_BEL[0]         GT.RXDATA[24]
			// wire CELL[3].OUT_FAN_BEL[1]         GT.RXDATA[25]
			// wire CELL[3].OUT_FAN_BEL[2]         GT.RXDATA[26]
			// wire CELL[3].OUT_FAN_BEL[3]         GT.RXDATA[27]
			// wire CELL[3].OUT_FAN_BEL[4]         GT.RXDATA[28]
			// wire CELL[3].OUT_FAN_BEL[5]         GT.RXDATA[29]
			// wire CELL[3].OUT_FAN_BEL[6]         GT.RXDATA[30]
			// wire CELL[3].OUT_FAN_BEL[7]         GT.RXDATA[31]
			// wire CELL[3].OUT_SEC_BEL[8]         GT.RXCHECKINGCRC
			// wire CELL[3].OUT_SEC_BEL[9]         GT.TXKERR[3]
			// wire CELL[3].OUT_SEC_BEL[10]        GT.TXRUNDISP[3]
			// wire CELL[3].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[3]
			// wire CELL[3].OUT_SEC_BEL[12]        GT.RXCHARISK[3]
			// wire CELL[3].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[3]
			// wire CELL[3].OUT_SEC_BEL[14]        GT.RXDISPERR[3]
			// wire CELL[3].OUT_SEC_BEL[15]        GT.RXRUNDISP[3]
		}

		tile_class GIGABIT_N {
			cell CELL_IO;
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			bitrect MAIN_IO: Vertical (rev 22, rev 80);
			bitrect MAIN[0]: Vertical (rev 22, rev 80);
			bitrect MAIN[1]: Vertical (rev 22, rev 80);
			bitrect MAIN[2]: Vertical (rev 22, rev 80);
			bitrect MAIN[3]: Vertical (rev 22, rev 80);

			bel GT {
				input REFCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[2];
				input REFCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[3];
				input REFCLKSEL = CELL_IO.IMUX_G1_DATA[1];
				input POWERDOWN = CELL_IO.IMUX_G0_DATA[2];
				input LOOPBACK[0] = CELL_IO.IMUX_G0_DATA[3];
				input LOOPBACK[1] = CELL_IO.IMUX_G1_DATA[3];
				input RXUSRCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[0];
				input RXUSRCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[1];
				input RXRESET = CELL_IO.IMUX_SR_OPTINV[0];
				input RXPOLARITY = CELL_IO.IMUX_G1_DATA[2];
				input ENPCOMMAALIGN = CELL[0].IMUX_G1_DATA[4];
				input ENMCOMMAALIGN = CELL[0].IMUX_G1_DATA[7];
				input TXUSRCLK = CELL[0].IMUX_CLK_OPTINV[0];
				input TXUSRCLK2 = CELL[0].IMUX_CLK_OPTINV[1];
				input TXRESET = CELL[0].IMUX_SR_OPTINV[0];
				input TXPOLARITY = CELL_IO.IMUX_G2_DATA[3];
				input TXINHIBIT = CELL_IO.IMUX_G3_DATA[3];
				input TXDATA[0] = CELL[0].IMUX_G0_DATA[0];
				input TXDATA[1] = CELL[0].IMUX_G1_DATA[0];
				input TXDATA[2] = CELL[0].IMUX_G2_DATA[0];
				input TXDATA[3] = CELL[0].IMUX_G3_DATA[0];
				input TXDATA[4] = CELL[0].IMUX_G0_DATA[1];
				input TXDATA[5] = CELL[0].IMUX_G1_DATA[1];
				input TXDATA[6] = CELL[0].IMUX_G2_DATA[1];
				input TXDATA[7] = CELL[0].IMUX_G3_DATA[1];
				input TXDATA[8] = CELL[1].IMUX_G0_DATA[0];
				input TXDATA[9] = CELL[1].IMUX_G1_DATA[0];
				input TXDATA[10] = CELL[1].IMUX_G2_DATA[0];
				input TXDATA[11] = CELL[1].IMUX_G3_DATA[0];
				input TXDATA[12] = CELL[1].IMUX_G0_DATA[1];
				input TXDATA[13] = CELL[1].IMUX_G1_DATA[1];
				input TXDATA[14] = CELL[1].IMUX_G2_DATA[1];
				input TXDATA[15] = CELL[1].IMUX_G3_DATA[1];
				input TXDATA[16] = CELL[2].IMUX_G0_DATA[0];
				input TXDATA[17] = CELL[2].IMUX_G1_DATA[0];
				input TXDATA[18] = CELL[2].IMUX_G2_DATA[0];
				input TXDATA[19] = CELL[2].IMUX_G3_DATA[0];
				input TXDATA[20] = CELL[2].IMUX_G0_DATA[1];
				input TXDATA[21] = CELL[2].IMUX_G1_DATA[1];
				input TXDATA[22] = CELL[2].IMUX_G2_DATA[1];
				input TXDATA[23] = CELL[2].IMUX_G3_DATA[1];
				input TXDATA[24] = CELL[3].IMUX_G0_DATA[0];
				input TXDATA[25] = CELL[3].IMUX_G1_DATA[0];
				input TXDATA[26] = CELL[3].IMUX_G2_DATA[0];
				input TXDATA[27] = CELL[3].IMUX_G3_DATA[0];
				input TXDATA[28] = CELL[3].IMUX_G0_DATA[1];
				input TXDATA[29] = CELL[3].IMUX_G1_DATA[1];
				input TXDATA[30] = CELL[3].IMUX_G2_DATA[1];
				input TXDATA[31] = CELL[3].IMUX_G3_DATA[1];
				input TXBYPASS8B10B[0] = CELL[0].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[1] = CELL[1].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[2] = CELL[2].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[3] = CELL[3].IMUX_G0_DATA[2];
				input TXCHARISK[0] = CELL[0].IMUX_G1_DATA[2];
				input TXCHARISK[1] = CELL[1].IMUX_G1_DATA[2];
				input TXCHARISK[2] = CELL[2].IMUX_G1_DATA[2];
				input TXCHARISK[3] = CELL[3].IMUX_G1_DATA[2];
				input TXCHARDISPMODE[0] = CELL[0].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[1] = CELL[1].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[2] = CELL[2].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[3] = CELL[3].IMUX_G2_DATA[2];
				input TXCHARDISPVAL[0] = CELL[0].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[1] = CELL[1].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[2] = CELL[2].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[3] = CELL[3].IMUX_G3_DATA[2];
				input TXFORCECRCERR = CELL[3].IMUX_G3_DATA[3];
				input CONFIGENABLE = CELL_IO.IMUX_G3_DATA[2];
				input CONFIGIN = CELL_IO.IMUX_G2_DATA[2];
				input ENCHANSYNC = CELL_IO.IMUX_G0_DATA[1];
				input CHBONDI[0] = CELL_IO.IMUX_G0_DATA[0];
				input CHBONDI[1] = CELL_IO.IMUX_G1_DATA[0];
				input CHBONDI[2] = CELL_IO.IMUX_G2_DATA[0];
				input CHBONDI[3] = CELL_IO.IMUX_G3_DATA[0];
				output RXRECCLK = CELL_IO.OUT_FAN_BEL[6];
				output RXDATA[0] = CELL[0].OUT_FAN_BEL[0];
				output RXDATA[1] = CELL[0].OUT_FAN_BEL[1];
				output RXDATA[2] = CELL[0].OUT_FAN_BEL[2];
				output RXDATA[3] = CELL[0].OUT_FAN_BEL[3];
				output RXDATA[4] = CELL[0].OUT_FAN_BEL[4];
				output RXDATA[5] = CELL[0].OUT_FAN_BEL[5];
				output RXDATA[6] = CELL[0].OUT_FAN_BEL[6];
				output RXDATA[7] = CELL[0].OUT_FAN_BEL[7];
				output RXDATA[8] = CELL[1].OUT_FAN_BEL[0];
				output RXDATA[9] = CELL[1].OUT_FAN_BEL[1];
				output RXDATA[10] = CELL[1].OUT_FAN_BEL[2];
				output RXDATA[11] = CELL[1].OUT_FAN_BEL[3];
				output RXDATA[12] = CELL[1].OUT_FAN_BEL[4];
				output RXDATA[13] = CELL[1].OUT_FAN_BEL[5];
				output RXDATA[14] = CELL[1].OUT_FAN_BEL[6];
				output RXDATA[15] = CELL[1].OUT_FAN_BEL[7];
				output RXDATA[16] = CELL[2].OUT_FAN_BEL[0];
				output RXDATA[17] = CELL[2].OUT_FAN_BEL[1];
				output RXDATA[18] = CELL[2].OUT_FAN_BEL[2];
				output RXDATA[19] = CELL[2].OUT_FAN_BEL[3];
				output RXDATA[20] = CELL[2].OUT_FAN_BEL[4];
				output RXDATA[21] = CELL[2].OUT_FAN_BEL[5];
				output RXDATA[22] = CELL[2].OUT_FAN_BEL[6];
				output RXDATA[23] = CELL[2].OUT_FAN_BEL[7];
				output RXDATA[24] = CELL[3].OUT_FAN_BEL[0];
				output RXDATA[25] = CELL[3].OUT_FAN_BEL[1];
				output RXDATA[26] = CELL[3].OUT_FAN_BEL[2];
				output RXDATA[27] = CELL[3].OUT_FAN_BEL[3];
				output RXDATA[28] = CELL[3].OUT_FAN_BEL[4];
				output RXDATA[29] = CELL[3].OUT_FAN_BEL[5];
				output RXDATA[30] = CELL[3].OUT_FAN_BEL[6];
				output RXDATA[31] = CELL[3].OUT_FAN_BEL[7];
				output RXNOTINTABLE[0] = CELL[0].OUT_SEC_BEL[13];
				output RXNOTINTABLE[1] = CELL[1].OUT_SEC_BEL[13];
				output RXNOTINTABLE[2] = CELL[2].OUT_SEC_BEL[13];
				output RXNOTINTABLE[3] = CELL[3].OUT_SEC_BEL[13];
				output RXDISPERR[0] = CELL[0].OUT_SEC_BEL[14];
				output RXDISPERR[1] = CELL[1].OUT_SEC_BEL[14];
				output RXDISPERR[2] = CELL[2].OUT_SEC_BEL[14];
				output RXDISPERR[3] = CELL[3].OUT_SEC_BEL[14];
				output RXCHARISK[0] = CELL[0].OUT_SEC_BEL[12];
				output RXCHARISK[1] = CELL[1].OUT_SEC_BEL[12];
				output RXCHARISK[2] = CELL[2].OUT_SEC_BEL[12];
				output RXCHARISK[3] = CELL[3].OUT_SEC_BEL[12];
				output RXCHARISCOMMA[0] = CELL[0].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[1] = CELL[1].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[2] = CELL[2].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[3] = CELL[3].OUT_SEC_BEL[11];
				output RXRUNDISP[0] = CELL[0].OUT_SEC_BEL[15];
				output RXRUNDISP[1] = CELL[1].OUT_SEC_BEL[15];
				output RXRUNDISP[2] = CELL[2].OUT_SEC_BEL[15];
				output RXRUNDISP[3] = CELL[3].OUT_SEC_BEL[15];
				output RXCOMMADET = CELL_IO.OUT_FAN_BEL[5];
				output RXREALIGN = CELL_IO.OUT_SEC_BEL[13];
				output RXLOSSOFSYNC[0] = CELL[0].OUT_SEC_BEL[8];
				output RXLOSSOFSYNC[1] = CELL[1].OUT_SEC_BEL[8];
				output RXCLKCORCNT[0] = CELL_IO.OUT_SEC_BEL[11];
				output RXCLKCORCNT[1] = CELL_IO.OUT_SEC_BEL[10];
				output RXCLKCORCNT[2] = CELL_IO.OUT_SEC_BEL[9];
				output RXBUFSTATUS[0] = CELL_IO.OUT_SEC_BEL[15];
				output RXBUFSTATUS[1] = CELL_IO.OUT_SEC_BEL[14];
				output RXCHECKINGCRC = CELL[3].OUT_SEC_BEL[8];
				output RXCRCERR = CELL[2].OUT_SEC_BEL[8];
				output TXKERR[0] = CELL[0].OUT_SEC_BEL[9];
				output TXKERR[1] = CELL[1].OUT_SEC_BEL[9];
				output TXKERR[2] = CELL[2].OUT_SEC_BEL[9];
				output TXKERR[3] = CELL[3].OUT_SEC_BEL[9];
				output TXRUNDISP[0] = CELL[0].OUT_SEC_BEL[10];
				output TXRUNDISP[1] = CELL[1].OUT_SEC_BEL[10];
				output TXRUNDISP[2] = CELL[2].OUT_SEC_BEL[10];
				output TXRUNDISP[3] = CELL[3].OUT_SEC_BEL[10];
				output TXBUFERR = CELL_IO.OUT_FAN_BEL[7];
				output CONFIGOUT = CELL_IO.OUT_SEC_BEL[12];
				output CHBONDO[0] = CELL_IO.OUT_FAN_BEL[0];
				output CHBONDO[1] = CELL_IO.OUT_FAN_BEL[1];
				output CHBONDO[2] = CELL_IO.OUT_FAN_BEL[2];
				output CHBONDO[3] = CELL_IO.OUT_FAN_BEL[3];
				output CHBONDDONE = CELL_IO.OUT_FAN_BEL[4];
				attribute ENABLE @MAIN_IO[0][74];
				attribute REF_CLK_V_SEL @[MAIN_IO[0][2]];
				attribute SERDES_10B @MAIN_IO[0][35];
				attribute TERMINATION_IMP @[MAIN_IO[0][79]] {
					_50 = 0b0,
					_75 = 0b1,
				}
				attribute ALIGN_COMMA_MSB @MAIN[0][0][0];
				attribute PCOMMA_DETECT @MAIN[0][0][34];
				attribute MCOMMA_DETECT @MAIN[0][0][22];
				attribute COMMA_10B_MASK @[MAIN[0][0][1], MAIN[0][0][2], MAIN[0][0][3], MAIN[0][0][4], MAIN[0][0][5], MAIN[0][0][6], MAIN[0][0][7], MAIN[0][0][8], MAIN[0][0][9], MAIN[0][0][10]];
				attribute PCOMMA_10B_VALUE @[MAIN[0][0][23], MAIN[0][0][24], MAIN[0][0][25], MAIN[0][0][26], MAIN[0][0][27], MAIN[0][0][28], MAIN[0][0][29], MAIN[0][0][30], MAIN[0][0][31], MAIN[0][0][32]];
				attribute MCOMMA_10B_VALUE @[MAIN[0][0][11], MAIN[0][0][12], MAIN[0][0][13], MAIN[0][0][14], MAIN[0][0][15], MAIN[0][0][16], MAIN[0][0][17], MAIN[0][0][18], MAIN[0][0][19], MAIN[0][0][20]];
				attribute DEC_PCOMMA_DETECT @MAIN[1][0][31];
				attribute DEC_MCOMMA_DETECT @MAIN[1][0][32];
				attribute DEC_VALID_COMMA_ONLY @MAIN[1][0][30];
				attribute RX_DATA_WIDTH @[MAIN[1][0][1], MAIN[1][0][0]] {
					_1 = 0b01,
					_2 = 0b10,
					_4 = 0b00,
				}
				attribute RX_BUFFER_USE @MAIN[1][0][25];
				attribute RX_BUFFER_LIMIT @[MAIN[1][0][29], MAIN[1][0][28], MAIN[1][0][27], MAIN[1][0][26]];
				attribute RX_DECODE_USE @MAIN[1][0][24];
				attribute RX_CRC_USE @MAIN[2][0][35];
				attribute RX_LOS_INVALID_INCR @[MAIN[3][0][22], MAIN[3][0][21], MAIN[3][0][20]] {
					_1 = 0b000,
					_2 = 0b001,
					_4 = 0b010,
					_8 = 0b011,
					_16 = 0b100,
					_32 = 0b101,
					_64 = 0b110,
					_128 = 0b111,
				}
				attribute RX_LOS_THRESHOLD @[MAIN[3][0][19], MAIN[3][0][18], MAIN[3][0][17]] {
					_4 = 0b000,
					_8 = 0b001,
					_16 = 0b010,
					_32 = 0b011,
					_64 = 0b100,
					_128 = 0b101,
					_256 = 0b110,
					_512 = 0b111,
				}
				attribute RX_LOSS_OF_SYNC_FSM @MAIN[3][0][23];
				attribute TX_DATA_WIDTH @[MAIN_IO[0][1], MAIN_IO[0][0]] {
					_1 = 0b01,
					_2 = 0b10,
					_4 = 0b00,
				}
				attribute TX_BUFFER_USE @MAIN_IO[0][36];
				attribute TX_CRC_USE @MAIN_IO[0][37];
				attribute TX_CRC_FORCE_VALUE @[MAIN_IO[0][45], MAIN_IO[0][44], MAIN_IO[0][43], MAIN_IO[0][42], MAIN_IO[0][41], MAIN_IO[0][40], MAIN_IO[0][39], MAIN_IO[0][38]];
				attribute TX_DIFF_CTRL @[MAIN_IO[0][73], MAIN_IO[0][78], MAIN_IO[0][77]] {
					_400 = 0b001,
					_500 = 0b000,
					_600 = 0b010,
					_700 = 0b011,
					_800 = 0b101,
				}
				attribute TX_PREEMPHASIS @[MAIN_IO[0][75], MAIN_IO[0][76]];
				attribute CRC_FORMAT @[MAIN_IO[0][4], MAIN_IO[0][3]] {
					USER_MODE = 0b00,
					ETHERNET = 0b01,
					INFINIBAND = 0b10,
					FIBRE_CHAN = 0b11,
				}
				attribute CRC_START_OF_PKT @[MAIN_IO[0][12], MAIN_IO[0][11], MAIN_IO[0][10], MAIN_IO[0][9], MAIN_IO[0][8], MAIN_IO[0][7], MAIN_IO[0][6], MAIN_IO[0][5]];
				attribute CRC_END_OF_PKT @[MAIN_IO[0][20], MAIN_IO[0][19], MAIN_IO[0][18], MAIN_IO[0][17], MAIN_IO[0][16], MAIN_IO[0][15], MAIN_IO[0][14], MAIN_IO[0][13]];
				attribute CLK_CORRECT_USE @MAIN[1][0][10];
				attribute CLK_COR_INSERT_IDLE_FLAG @MAIN[1][0][11];
				attribute CLK_COR_KEEP_IDLE @MAIN[1][0][12];
				attribute CLK_COR_REPEAT_WAIT @[MAIN[1][0][17], MAIN[1][0][16], MAIN[1][0][15], MAIN[1][0][14], MAIN[1][0][13]];
				attribute CLK_COR_SEQ_LEN @[MAIN[1][0][34], MAIN[1][0][33]] {
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
					_4 = 0b00,
				}
				attribute CLK_COR_SEQ_2_USE @MAIN[1][0][35];
				attribute CLK_COR_SEQ_1_1 @[MAIN[0][0][79], MAIN[0][0][78], MAIN[0][0][77], MAIN[0][0][76], MAIN[0][0][75], MAIN[0][0][74], MAIN[0][0][73], MAIN[0][0][72], MAIN[0][0][71], MAIN[0][0][70], MAIN[0][0][69]];
				attribute CLK_COR_SEQ_1_2 @[MAIN[0][0][68], MAIN[0][0][67], MAIN[0][0][66], MAIN[0][0][65], MAIN[0][0][64], MAIN[0][0][63], MAIN[0][0][62], MAIN[0][0][61], MAIN[0][0][60], MAIN[0][0][59], MAIN[0][0][58]];
				attribute CLK_COR_SEQ_1_3 @[MAIN[0][0][57], MAIN[0][0][56], MAIN[0][0][55], MAIN[0][0][54], MAIN[0][0][53], MAIN[0][0][52], MAIN[0][0][51], MAIN[0][0][50], MAIN[0][0][49], MAIN[0][0][48], MAIN[0][0][47]];
				attribute CLK_COR_SEQ_1_4 @[MAIN[0][0][46], MAIN[0][0][45], MAIN[0][0][44], MAIN[0][0][43], MAIN[0][0][42], MAIN[0][0][41], MAIN[0][0][40], MAIN[0][0][39], MAIN[0][0][38], MAIN[0][0][37], MAIN[0][0][36]];
				attribute CLK_COR_SEQ_2_1 @[MAIN[1][0][79], MAIN[1][0][78], MAIN[1][0][77], MAIN[1][0][76], MAIN[1][0][75], MAIN[1][0][74], MAIN[1][0][73], MAIN[1][0][72], MAIN[1][0][71], MAIN[1][0][70], MAIN[1][0][69]];
				attribute CLK_COR_SEQ_2_2 @[MAIN[1][0][68], MAIN[1][0][67], MAIN[1][0][66], MAIN[1][0][65], MAIN[1][0][64], MAIN[1][0][63], MAIN[1][0][62], MAIN[1][0][61], MAIN[1][0][60], MAIN[1][0][59], MAIN[1][0][58]];
				attribute CLK_COR_SEQ_2_3 @[MAIN[1][0][57], MAIN[1][0][56], MAIN[1][0][55], MAIN[1][0][54], MAIN[1][0][53], MAIN[1][0][52], MAIN[1][0][51], MAIN[1][0][50], MAIN[1][0][49], MAIN[1][0][48], MAIN[1][0][47]];
				attribute CLK_COR_SEQ_2_4 @[MAIN[1][0][46], MAIN[1][0][45], MAIN[1][0][44], MAIN[1][0][43], MAIN[1][0][42], MAIN[1][0][41], MAIN[1][0][40], MAIN[1][0][39], MAIN[1][0][38], MAIN[1][0][37], MAIN[1][0][36]];
				attribute CHAN_BOND_MODE @[MAIN[1][0][5], MAIN[1][0][4]] {
					NONE = 0b00,
					MASTER = 0b01,
					SLAVE_1_HOP = 0b10,
					SLAVE_2_HOPS = 0b11,
				}
				attribute CHAN_BOND_WAIT @[MAIN[3][0][32], MAIN[3][0][31], MAIN[3][0][30], MAIN[3][0][29]];
				attribute CHAN_BOND_OFFSET @[MAIN[1][0][9], MAIN[1][0][8], MAIN[1][0][7], MAIN[1][0][6]];
				attribute CHAN_BOND_LIMIT @[MAIN[3][0][28], MAIN[3][0][27], MAIN[3][0][26], MAIN[3][0][25], MAIN[3][0][24]];
				attribute CHAN_BOND_ONE_SHOT @MAIN[1][0][23];
				attribute CHAN_BOND_SEQ_LEN @[MAIN[3][0][34], MAIN[3][0][33]] {
					_1 = 0b01,
					_2 = 0b10,
					_3 = 0b11,
					_4 = 0b00,
				}
				attribute CHAN_BOND_SEQ_2_USE @MAIN[3][0][35];
				attribute CHAN_BOND_SEQ_1_1 @[MAIN[2][0][79], MAIN[2][0][78], MAIN[2][0][77], MAIN[2][0][76], MAIN[2][0][75], MAIN[2][0][74], MAIN[2][0][73], MAIN[2][0][72], MAIN[2][0][71], MAIN[2][0][70], MAIN[2][0][69]];
				attribute CHAN_BOND_SEQ_1_2 @[MAIN[2][0][68], MAIN[2][0][67], MAIN[2][0][66], MAIN[2][0][65], MAIN[2][0][64], MAIN[2][0][63], MAIN[2][0][62], MAIN[2][0][61], MAIN[2][0][60], MAIN[2][0][59], MAIN[2][0][58]];
				attribute CHAN_BOND_SEQ_1_3 @[MAIN[2][0][57], MAIN[2][0][56], MAIN[2][0][55], MAIN[2][0][54], MAIN[2][0][53], MAIN[2][0][52], MAIN[2][0][51], MAIN[2][0][50], MAIN[2][0][49], MAIN[2][0][48], MAIN[2][0][47]];
				attribute CHAN_BOND_SEQ_1_4 @[MAIN[2][0][46], MAIN[2][0][45], MAIN[2][0][44], MAIN[2][0][43], MAIN[2][0][42], MAIN[2][0][41], MAIN[2][0][40], MAIN[2][0][39], MAIN[2][0][38], MAIN[2][0][37], MAIN[2][0][36]];
				attribute CHAN_BOND_SEQ_2_1 @[MAIN[3][0][79], MAIN[3][0][78], MAIN[3][0][77], MAIN[3][0][76], MAIN[3][0][75], MAIN[3][0][74], MAIN[3][0][73], MAIN[3][0][72], MAIN[3][0][71], MAIN[3][0][70], MAIN[3][0][69]];
				attribute CHAN_BOND_SEQ_2_2 @[MAIN[3][0][68], MAIN[3][0][67], MAIN[3][0][66], MAIN[3][0][65], MAIN[3][0][64], MAIN[3][0][63], MAIN[3][0][62], MAIN[3][0][61], MAIN[3][0][60], MAIN[3][0][59], MAIN[3][0][58]];
				attribute CHAN_BOND_SEQ_2_3 @[MAIN[3][0][57], MAIN[3][0][56], MAIN[3][0][55], MAIN[3][0][54], MAIN[3][0][53], MAIN[3][0][52], MAIN[3][0][51], MAIN[3][0][50], MAIN[3][0][49], MAIN[3][0][48], MAIN[3][0][47]];
				attribute CHAN_BOND_SEQ_2_4 @[MAIN[3][0][46], MAIN[3][0][45], MAIN[3][0][44], MAIN[3][0][43], MAIN[3][0][42], MAIN[3][0][41], MAIN[3][0][40], MAIN[3][0][39], MAIN[3][0][38], MAIN[3][0][37], MAIN[3][0][36]];
				attribute TEST_MODE_1 @MAIN[2][0][29];
				attribute TEST_MODE_2 @MAIN[2][0][30];
				attribute TEST_MODE_3 @MAIN[2][0][31];
				attribute TEST_MODE_4 @MAIN[2][0][32];
				attribute TEST_MODE_5 @MAIN[2][0][33];
				attribute TEST_MODE_6 @MAIN[2][0][34];
			}

			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[0] GT.RXUSRCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[1] GT.RXUSRCLK2
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[2] GT.REFCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[3] GT.REFCLK2
			// wire CELL_IO.IMUX_SR_OPTINV[0]      GT.RXRESET
			// wire CELL_IO.IMUX_G0_DATA[0]        GT.CHBONDI[0]
			// wire CELL_IO.IMUX_G0_DATA[1]        GT.ENCHANSYNC
			// wire CELL_IO.IMUX_G0_DATA[2]        GT.POWERDOWN
			// wire CELL_IO.IMUX_G0_DATA[3]        GT.LOOPBACK[0]
			// wire CELL_IO.IMUX_G1_DATA[0]        GT.CHBONDI[1]
			// wire CELL_IO.IMUX_G1_DATA[1]        GT.REFCLKSEL
			// wire CELL_IO.IMUX_G1_DATA[2]        GT.RXPOLARITY
			// wire CELL_IO.IMUX_G1_DATA[3]        GT.LOOPBACK[1]
			// wire CELL_IO.IMUX_G2_DATA[0]        GT.CHBONDI[2]
			// wire CELL_IO.IMUX_G2_DATA[2]        GT.CONFIGIN
			// wire CELL_IO.IMUX_G2_DATA[3]        GT.TXPOLARITY
			// wire CELL_IO.IMUX_G3_DATA[0]        GT.CHBONDI[3]
			// wire CELL_IO.IMUX_G3_DATA[2]        GT.CONFIGENABLE
			// wire CELL_IO.IMUX_G3_DATA[3]        GT.TXINHIBIT
			// wire CELL_IO.OUT_FAN_BEL[0]         GT.CHBONDO[0]
			// wire CELL_IO.OUT_FAN_BEL[1]         GT.CHBONDO[1]
			// wire CELL_IO.OUT_FAN_BEL[2]         GT.CHBONDO[2]
			// wire CELL_IO.OUT_FAN_BEL[3]         GT.CHBONDO[3]
			// wire CELL_IO.OUT_FAN_BEL[4]         GT.CHBONDDONE
			// wire CELL_IO.OUT_FAN_BEL[5]         GT.RXCOMMADET
			// wire CELL_IO.OUT_FAN_BEL[6]         GT.RXRECCLK
			// wire CELL_IO.OUT_FAN_BEL[7]         GT.TXBUFERR
			// wire CELL_IO.OUT_SEC_BEL[9]         GT.RXCLKCORCNT[2]
			// wire CELL_IO.OUT_SEC_BEL[10]        GT.RXCLKCORCNT[1]
			// wire CELL_IO.OUT_SEC_BEL[11]        GT.RXCLKCORCNT[0]
			// wire CELL_IO.OUT_SEC_BEL[12]        GT.CONFIGOUT
			// wire CELL_IO.OUT_SEC_BEL[13]        GT.RXREALIGN
			// wire CELL_IO.OUT_SEC_BEL[14]        GT.RXBUFSTATUS[1]
			// wire CELL_IO.OUT_SEC_BEL[15]        GT.RXBUFSTATUS[0]
			// wire CELL[0].IMUX_CLK_OPTINV[0]     GT.TXUSRCLK
			// wire CELL[0].IMUX_CLK_OPTINV[1]     GT.TXUSRCLK2
			// wire CELL[0].IMUX_SR_OPTINV[0]      GT.TXRESET
			// wire CELL[0].IMUX_G0_DATA[0]        GT.TXDATA[0]
			// wire CELL[0].IMUX_G0_DATA[1]        GT.TXDATA[4]
			// wire CELL[0].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[0]
			// wire CELL[0].IMUX_G1_DATA[0]        GT.TXDATA[1]
			// wire CELL[0].IMUX_G1_DATA[1]        GT.TXDATA[5]
			// wire CELL[0].IMUX_G1_DATA[2]        GT.TXCHARISK[0]
			// wire CELL[0].IMUX_G1_DATA[4]        GT.ENPCOMMAALIGN
			// wire CELL[0].IMUX_G1_DATA[7]        GT.ENMCOMMAALIGN
			// wire CELL[0].IMUX_G2_DATA[0]        GT.TXDATA[2]
			// wire CELL[0].IMUX_G2_DATA[1]        GT.TXDATA[6]
			// wire CELL[0].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[0]
			// wire CELL[0].IMUX_G3_DATA[0]        GT.TXDATA[3]
			// wire CELL[0].IMUX_G3_DATA[1]        GT.TXDATA[7]
			// wire CELL[0].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[0]
			// wire CELL[0].OUT_FAN_BEL[0]         GT.RXDATA[0]
			// wire CELL[0].OUT_FAN_BEL[1]         GT.RXDATA[1]
			// wire CELL[0].OUT_FAN_BEL[2]         GT.RXDATA[2]
			// wire CELL[0].OUT_FAN_BEL[3]         GT.RXDATA[3]
			// wire CELL[0].OUT_FAN_BEL[4]         GT.RXDATA[4]
			// wire CELL[0].OUT_FAN_BEL[5]         GT.RXDATA[5]
			// wire CELL[0].OUT_FAN_BEL[6]         GT.RXDATA[6]
			// wire CELL[0].OUT_FAN_BEL[7]         GT.RXDATA[7]
			// wire CELL[0].OUT_SEC_BEL[8]         GT.RXLOSSOFSYNC[0]
			// wire CELL[0].OUT_SEC_BEL[9]         GT.TXKERR[0]
			// wire CELL[0].OUT_SEC_BEL[10]        GT.TXRUNDISP[0]
			// wire CELL[0].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[0]
			// wire CELL[0].OUT_SEC_BEL[12]        GT.RXCHARISK[0]
			// wire CELL[0].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[0]
			// wire CELL[0].OUT_SEC_BEL[14]        GT.RXDISPERR[0]
			// wire CELL[0].OUT_SEC_BEL[15]        GT.RXRUNDISP[0]
			// wire CELL[1].IMUX_G0_DATA[0]        GT.TXDATA[8]
			// wire CELL[1].IMUX_G0_DATA[1]        GT.TXDATA[12]
			// wire CELL[1].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[1]
			// wire CELL[1].IMUX_G1_DATA[0]        GT.TXDATA[9]
			// wire CELL[1].IMUX_G1_DATA[1]        GT.TXDATA[13]
			// wire CELL[1].IMUX_G1_DATA[2]        GT.TXCHARISK[1]
			// wire CELL[1].IMUX_G2_DATA[0]        GT.TXDATA[10]
			// wire CELL[1].IMUX_G2_DATA[1]        GT.TXDATA[14]
			// wire CELL[1].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[1]
			// wire CELL[1].IMUX_G3_DATA[0]        GT.TXDATA[11]
			// wire CELL[1].IMUX_G3_DATA[1]        GT.TXDATA[15]
			// wire CELL[1].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[1]
			// wire CELL[1].OUT_FAN_BEL[0]         GT.RXDATA[8]
			// wire CELL[1].OUT_FAN_BEL[1]         GT.RXDATA[9]
			// wire CELL[1].OUT_FAN_BEL[2]         GT.RXDATA[10]
			// wire CELL[1].OUT_FAN_BEL[3]         GT.RXDATA[11]
			// wire CELL[1].OUT_FAN_BEL[4]         GT.RXDATA[12]
			// wire CELL[1].OUT_FAN_BEL[5]         GT.RXDATA[13]
			// wire CELL[1].OUT_FAN_BEL[6]         GT.RXDATA[14]
			// wire CELL[1].OUT_FAN_BEL[7]         GT.RXDATA[15]
			// wire CELL[1].OUT_SEC_BEL[8]         GT.RXLOSSOFSYNC[1]
			// wire CELL[1].OUT_SEC_BEL[9]         GT.TXKERR[1]
			// wire CELL[1].OUT_SEC_BEL[10]        GT.TXRUNDISP[1]
			// wire CELL[1].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[1]
			// wire CELL[1].OUT_SEC_BEL[12]        GT.RXCHARISK[1]
			// wire CELL[1].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[1]
			// wire CELL[1].OUT_SEC_BEL[14]        GT.RXDISPERR[1]
			// wire CELL[1].OUT_SEC_BEL[15]        GT.RXRUNDISP[1]
			// wire CELL[2].IMUX_G0_DATA[0]        GT.TXDATA[16]
			// wire CELL[2].IMUX_G0_DATA[1]        GT.TXDATA[20]
			// wire CELL[2].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[2]
			// wire CELL[2].IMUX_G1_DATA[0]        GT.TXDATA[17]
			// wire CELL[2].IMUX_G1_DATA[1]        GT.TXDATA[21]
			// wire CELL[2].IMUX_G1_DATA[2]        GT.TXCHARISK[2]
			// wire CELL[2].IMUX_G2_DATA[0]        GT.TXDATA[18]
			// wire CELL[2].IMUX_G2_DATA[1]        GT.TXDATA[22]
			// wire CELL[2].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[2]
			// wire CELL[2].IMUX_G3_DATA[0]        GT.TXDATA[19]
			// wire CELL[2].IMUX_G3_DATA[1]        GT.TXDATA[23]
			// wire CELL[2].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[2]
			// wire CELL[2].OUT_FAN_BEL[0]         GT.RXDATA[16]
			// wire CELL[2].OUT_FAN_BEL[1]         GT.RXDATA[17]
			// wire CELL[2].OUT_FAN_BEL[2]         GT.RXDATA[18]
			// wire CELL[2].OUT_FAN_BEL[3]         GT.RXDATA[19]
			// wire CELL[2].OUT_FAN_BEL[4]         GT.RXDATA[20]
			// wire CELL[2].OUT_FAN_BEL[5]         GT.RXDATA[21]
			// wire CELL[2].OUT_FAN_BEL[6]         GT.RXDATA[22]
			// wire CELL[2].OUT_FAN_BEL[7]         GT.RXDATA[23]
			// wire CELL[2].OUT_SEC_BEL[8]         GT.RXCRCERR
			// wire CELL[2].OUT_SEC_BEL[9]         GT.TXKERR[2]
			// wire CELL[2].OUT_SEC_BEL[10]        GT.TXRUNDISP[2]
			// wire CELL[2].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[2]
			// wire CELL[2].OUT_SEC_BEL[12]        GT.RXCHARISK[2]
			// wire CELL[2].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[2]
			// wire CELL[2].OUT_SEC_BEL[14]        GT.RXDISPERR[2]
			// wire CELL[2].OUT_SEC_BEL[15]        GT.RXRUNDISP[2]
			// wire CELL[3].IMUX_G0_DATA[0]        GT.TXDATA[24]
			// wire CELL[3].IMUX_G0_DATA[1]        GT.TXDATA[28]
			// wire CELL[3].IMUX_G0_DATA[2]        GT.TXBYPASS8B10B[3]
			// wire CELL[3].IMUX_G1_DATA[0]        GT.TXDATA[25]
			// wire CELL[3].IMUX_G1_DATA[1]        GT.TXDATA[29]
			// wire CELL[3].IMUX_G1_DATA[2]        GT.TXCHARISK[3]
			// wire CELL[3].IMUX_G2_DATA[0]        GT.TXDATA[26]
			// wire CELL[3].IMUX_G2_DATA[1]        GT.TXDATA[30]
			// wire CELL[3].IMUX_G2_DATA[2]        GT.TXCHARDISPMODE[3]
			// wire CELL[3].IMUX_G3_DATA[0]        GT.TXDATA[27]
			// wire CELL[3].IMUX_G3_DATA[1]        GT.TXDATA[31]
			// wire CELL[3].IMUX_G3_DATA[2]        GT.TXCHARDISPVAL[3]
			// wire CELL[3].IMUX_G3_DATA[3]        GT.TXFORCECRCERR
			// wire CELL[3].OUT_FAN_BEL[0]         GT.RXDATA[24]
			// wire CELL[3].OUT_FAN_BEL[1]         GT.RXDATA[25]
			// wire CELL[3].OUT_FAN_BEL[2]         GT.RXDATA[26]
			// wire CELL[3].OUT_FAN_BEL[3]         GT.RXDATA[27]
			// wire CELL[3].OUT_FAN_BEL[4]         GT.RXDATA[28]
			// wire CELL[3].OUT_FAN_BEL[5]         GT.RXDATA[29]
			// wire CELL[3].OUT_FAN_BEL[6]         GT.RXDATA[30]
			// wire CELL[3].OUT_FAN_BEL[7]         GT.RXDATA[31]
			// wire CELL[3].OUT_SEC_BEL[8]         GT.RXCHECKINGCRC
			// wire CELL[3].OUT_SEC_BEL[9]         GT.TXKERR[3]
			// wire CELL[3].OUT_SEC_BEL[10]        GT.TXRUNDISP[3]
			// wire CELL[3].OUT_SEC_BEL[11]        GT.RXCHARISCOMMA[3]
			// wire CELL[3].OUT_SEC_BEL[12]        GT.RXCHARISK[3]
			// wire CELL[3].OUT_SEC_BEL[13]        GT.RXNOTINTABLE[3]
			// wire CELL[3].OUT_SEC_BEL[14]        GT.RXDISPERR[3]
			// wire CELL[3].OUT_SEC_BEL[15]        GT.RXRUNDISP[3]
		}

		tile_class GIGABIT10_S {
			cell CELL_IO;
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN_IO: Vertical (rev 22, rev 80);
			bitrect MAIN[0]: Vertical (rev 22, rev 80);
			bitrect MAIN[1]: Vertical (rev 22, rev 80);
			bitrect MAIN[2]: Vertical (rev 22, rev 80);
			bitrect MAIN[3]: Vertical (rev 22, rev 80);
			bitrect MAIN[4]: Vertical (rev 22, rev 80);
			bitrect MAIN[5]: Vertical (rev 22, rev 80);
			bitrect MAIN[6]: Vertical (rev 22, rev 80);
			bitrect MAIN[7]: Vertical (rev 22, rev 80);

			bel GT10 {
				input REFCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[2];
				input REFCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[3];
				input REFCLKBSEL = CELL_IO.IMUX_G3_DATA[4];
				input REFCLKSEL = CELL_IO.IMUX_G2_DATA[1];
				input POWERDOWN = CELL_IO.IMUX_G0_DATA[2];
				input LOOPBACK[0] = CELL_IO.IMUX_G0_DATA[3];
				input LOOPBACK[1] = CELL_IO.IMUX_G1_DATA[3];
				input RXUSRCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[0];
				input RXUSRCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[1];
				input RXRESET = CELL_IO.IMUX_SR_OPTINV[0];
				input PMARXLOCKSEL[0] = CELL_IO.IMUX_G3_DATA[6];
				input PMARXLOCKSEL[1] = CELL_IO.IMUX_G0_DATA[7];
				input RXPOLARITY = CELL_IO.IMUX_G1_DATA[2];
				input RXDATAWIDTH[0] = CELL[3].IMUX_G2_DATA[4];
				input RXDATAWIDTH[1] = CELL[3].IMUX_G3_DATA[4];
				input RXINTDATAWIDTH[0] = CELL[3].IMUX_G2_DATA[5];
				input RXINTDATAWIDTH[1] = CELL[3].IMUX_G3_DATA[5];
				input RXDEC8B10BUSE = CELL[5].IMUX_G0_DATA[3];
				input RXDEC64B66BUSE = CELL[4].IMUX_G0_DATA[4];
				input RXBLOCKSYNC64B66BUSE = CELL[3].IMUX_G1_DATA[6];
				input RXDESCRAM64B66BUSE = CELL[3].IMUX_G0_DATA[6];
				input RXCOMMADETUSE = CELL[3].IMUX_G2_DATA[6];
				input RXIGNOREBTF = CELL[4].IMUX_G1_DATA[3];
				input RXSLIDE = CELL[3].IMUX_G3_DATA[6];
				input ENMCOMMAALIGN = CELL[0].IMUX_G1_DATA[7];
				input ENPCOMMAALIGN = CELL[0].IMUX_G1_DATA[4];
				input TXUSRCLK = CELL[0].IMUX_CLK_OPTINV[0];
				input TXUSRCLK2 = CELL[0].IMUX_CLK_OPTINV[1];
				input TXRESET = CELL[0].IMUX_SR_OPTINV[0];
				input TXPOLARITY = CELL_IO.IMUX_G2_DATA[3];
				input TXINHIBIT = CELL_IO.IMUX_G3_DATA[3];
				input TXDATAWIDTH[0] = CELL[3].IMUX_G0_DATA[4];
				input TXDATAWIDTH[1] = CELL[3].IMUX_G1_DATA[4];
				input TXINTDATAWIDTH[0] = CELL[3].IMUX_G0_DATA[5];
				input TXINTDATAWIDTH[1] = CELL[3].IMUX_G1_DATA[5];
				input TXDATA[0] = CELL[0].IMUX_G0_DATA[0];
				input TXDATA[1] = CELL[0].IMUX_G1_DATA[0];
				input TXDATA[2] = CELL[0].IMUX_G2_DATA[0];
				input TXDATA[3] = CELL[0].IMUX_G3_DATA[0];
				input TXDATA[4] = CELL[1].IMUX_G0_DATA[0];
				input TXDATA[5] = CELL[1].IMUX_G1_DATA[0];
				input TXDATA[6] = CELL[1].IMUX_G2_DATA[0];
				input TXDATA[7] = CELL[1].IMUX_G3_DATA[0];
				input TXDATA[8] = CELL[2].IMUX_G0_DATA[0];
				input TXDATA[9] = CELL[2].IMUX_G1_DATA[0];
				input TXDATA[10] = CELL[2].IMUX_G2_DATA[0];
				input TXDATA[11] = CELL[2].IMUX_G3_DATA[0];
				input TXDATA[12] = CELL[3].IMUX_G0_DATA[0];
				input TXDATA[13] = CELL[3].IMUX_G1_DATA[0];
				input TXDATA[14] = CELL[3].IMUX_G2_DATA[0];
				input TXDATA[15] = CELL[3].IMUX_G3_DATA[0];
				input TXDATA[16] = CELL[4].IMUX_G0_DATA[0];
				input TXDATA[17] = CELL[4].IMUX_G1_DATA[0];
				input TXDATA[18] = CELL[4].IMUX_G2_DATA[0];
				input TXDATA[19] = CELL[4].IMUX_G3_DATA[0];
				input TXDATA[20] = CELL[5].IMUX_G0_DATA[0];
				input TXDATA[21] = CELL[5].IMUX_G1_DATA[0];
				input TXDATA[22] = CELL[5].IMUX_G2_DATA[0];
				input TXDATA[23] = CELL[5].IMUX_G3_DATA[0];
				input TXDATA[24] = CELL[6].IMUX_G0_DATA[0];
				input TXDATA[25] = CELL[6].IMUX_G1_DATA[0];
				input TXDATA[26] = CELL[6].IMUX_G2_DATA[0];
				input TXDATA[27] = CELL[6].IMUX_G3_DATA[0];
				input TXDATA[28] = CELL[7].IMUX_G0_DATA[0];
				input TXDATA[29] = CELL[7].IMUX_G1_DATA[0];
				input TXDATA[30] = CELL[7].IMUX_G2_DATA[0];
				input TXDATA[31] = CELL[7].IMUX_G3_DATA[0];
				input TXDATA[32] = CELL[0].IMUX_G0_DATA[1];
				input TXDATA[33] = CELL[0].IMUX_G1_DATA[1];
				input TXDATA[34] = CELL[0].IMUX_G2_DATA[1];
				input TXDATA[35] = CELL[0].IMUX_G3_DATA[1];
				input TXDATA[36] = CELL[1].IMUX_G0_DATA[1];
				input TXDATA[37] = CELL[1].IMUX_G1_DATA[1];
				input TXDATA[38] = CELL[1].IMUX_G2_DATA[1];
				input TXDATA[39] = CELL[1].IMUX_G3_DATA[1];
				input TXDATA[40] = CELL[2].IMUX_G0_DATA[1];
				input TXDATA[41] = CELL[2].IMUX_G1_DATA[1];
				input TXDATA[42] = CELL[2].IMUX_G2_DATA[1];
				input TXDATA[43] = CELL[2].IMUX_G3_DATA[1];
				input TXDATA[44] = CELL[3].IMUX_G0_DATA[1];
				input TXDATA[45] = CELL[3].IMUX_G1_DATA[1];
				input TXDATA[46] = CELL[3].IMUX_G2_DATA[1];
				input TXDATA[47] = CELL[3].IMUX_G3_DATA[1];
				input TXDATA[48] = CELL[4].IMUX_G0_DATA[1];
				input TXDATA[49] = CELL[4].IMUX_G1_DATA[1];
				input TXDATA[50] = CELL[4].IMUX_G2_DATA[1];
				input TXDATA[51] = CELL[4].IMUX_G3_DATA[1];
				input TXDATA[52] = CELL[5].IMUX_G0_DATA[1];
				input TXDATA[53] = CELL[5].IMUX_G1_DATA[1];
				input TXDATA[54] = CELL[5].IMUX_G2_DATA[1];
				input TXDATA[55] = CELL[5].IMUX_G3_DATA[1];
				input TXDATA[56] = CELL[6].IMUX_G0_DATA[1];
				input TXDATA[57] = CELL[6].IMUX_G1_DATA[1];
				input TXDATA[58] = CELL[6].IMUX_G2_DATA[1];
				input TXDATA[59] = CELL[6].IMUX_G3_DATA[1];
				input TXDATA[60] = CELL[7].IMUX_G0_DATA[1];
				input TXDATA[61] = CELL[7].IMUX_G1_DATA[1];
				input TXDATA[62] = CELL[7].IMUX_G2_DATA[1];
				input TXDATA[63] = CELL[7].IMUX_G3_DATA[1];
				input TXBYPASS8B10B[0] = CELL[0].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[1] = CELL[1].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[2] = CELL[2].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[3] = CELL[3].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[4] = CELL[4].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[5] = CELL[5].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[6] = CELL[6].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[7] = CELL[7].IMUX_G0_DATA[2];
				input TXCHARISK[0] = CELL[0].IMUX_G1_DATA[2];
				input TXCHARISK[1] = CELL[1].IMUX_G1_DATA[2];
				input TXCHARISK[2] = CELL[2].IMUX_G1_DATA[2];
				input TXCHARISK[3] = CELL[3].IMUX_G1_DATA[2];
				input TXCHARISK[4] = CELL[4].IMUX_G1_DATA[2];
				input TXCHARISK[5] = CELL[5].IMUX_G1_DATA[2];
				input TXCHARISK[6] = CELL[6].IMUX_G1_DATA[2];
				input TXCHARISK[7] = CELL[7].IMUX_G1_DATA[2];
				input TXCHARDISPMODE[0] = CELL[0].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[1] = CELL[1].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[2] = CELL[2].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[3] = CELL[3].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[4] = CELL[4].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[5] = CELL[5].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[6] = CELL[6].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[7] = CELL[7].IMUX_G2_DATA[2];
				input TXCHARDISPVAL[0] = CELL[0].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[1] = CELL[1].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[2] = CELL[2].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[3] = CELL[3].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[4] = CELL[4].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[5] = CELL[5].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[6] = CELL[6].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[7] = CELL[7].IMUX_G3_DATA[2];
				input TXFORCECRCERR = CELL[3].IMUX_G3_DATA[3];
				input TXENC8B10BUSE = CELL[4].IMUX_G2_DATA[3];
				input TXENC64B66BUSE = CELL[4].IMUX_G3_DATA[3];
				input TXSCRAM64B66BUSE = CELL[4].IMUX_G1_DATA[4];
				input TXGEARBOX64B66BUSE = CELL[4].IMUX_G2_DATA[4];
				input ENCHANSYNC = CELL_IO.IMUX_G1_DATA[1];
				input CHBONDI[0] = CELL_IO.IMUX_G0_DATA[0];
				input CHBONDI[1] = CELL_IO.IMUX_G1_DATA[0];
				input CHBONDI[2] = CELL_IO.IMUX_G2_DATA[0];
				input CHBONDI[3] = CELL_IO.IMUX_G3_DATA[0];
				input CHBONDI[4] = CELL_IO.IMUX_G0_DATA[1];
				input PMAINIT = CELL_IO.IMUX_G3_DATA[1];
				input PMAREGADDR[0] = CELL[5].IMUX_G0_DATA[6];
				input PMAREGADDR[1] = CELL[5].IMUX_G1_DATA[6];
				input PMAREGADDR[2] = CELL[5].IMUX_G2_DATA[6];
				input PMAREGADDR[3] = CELL[5].IMUX_G3_DATA[6];
				input PMAREGADDR[4] = CELL[5].IMUX_G0_DATA[7];
				input PMAREGADDR[5] = CELL[5].IMUX_G1_DATA[7];
				input PMAREGDATAIN[0] = CELL[5].IMUX_G0_DATA[4];
				input PMAREGDATAIN[1] = CELL[5].IMUX_G1_DATA[4];
				input PMAREGDATAIN[2] = CELL[5].IMUX_G2_DATA[4];
				input PMAREGDATAIN[3] = CELL[5].IMUX_G3_DATA[4];
				input PMAREGDATAIN[4] = CELL[5].IMUX_G0_DATA[5];
				input PMAREGDATAIN[5] = CELL[5].IMUX_G1_DATA[5];
				input PMAREGDATAIN[6] = CELL[5].IMUX_G2_DATA[5];
				input PMAREGDATAIN[7] = CELL[5].IMUX_G3_DATA[5];
				input PMAREGRW = CELL[5].IMUX_G1_DATA[3];
				input PMAREGSTROBE = CELL[5].IMUX_G2_DATA[3];
				input SCANEN = CELL[4].IMUX_G1_DATA[6];
				input SCANMODE = CELL[4].IMUX_G2_DATA[6];
				input SCANIN = CELL[4].IMUX_G0_DATA[6];
				input TESTMEMORY = CELL[4].IMUX_G0_DATA[3];
				output RXRECCLK = CELL_IO.OUT_FAN_BEL[1];
				output PMARXLOCK = CELL_IO.OUT_SEC_BEL[8];
				output RXDATA[0] = CELL[0].OUT_FAN_BEL[0];
				output RXDATA[1] = CELL[0].OUT_FAN_BEL[1];
				output RXDATA[2] = CELL[0].OUT_FAN_BEL[2];
				output RXDATA[3] = CELL[0].OUT_FAN_BEL[3];
				output RXDATA[4] = CELL[1].OUT_FAN_BEL[0];
				output RXDATA[5] = CELL[1].OUT_FAN_BEL[1];
				output RXDATA[6] = CELL[1].OUT_FAN_BEL[2];
				output RXDATA[7] = CELL[1].OUT_FAN_BEL[3];
				output RXDATA[8] = CELL[2].OUT_FAN_BEL[0];
				output RXDATA[9] = CELL[2].OUT_FAN_BEL[1];
				output RXDATA[10] = CELL[2].OUT_FAN_BEL[2];
				output RXDATA[11] = CELL[2].OUT_FAN_BEL[3];
				output RXDATA[12] = CELL[3].OUT_FAN_BEL[0];
				output RXDATA[13] = CELL[3].OUT_FAN_BEL[1];
				output RXDATA[14] = CELL[3].OUT_FAN_BEL[2];
				output RXDATA[15] = CELL[3].OUT_FAN_BEL[3];
				output RXDATA[16] = CELL[4].OUT_FAN_BEL[0];
				output RXDATA[17] = CELL[4].OUT_FAN_BEL[1];
				output RXDATA[18] = CELL[4].OUT_FAN_BEL[2];
				output RXDATA[19] = CELL[4].OUT_FAN_BEL[3];
				output RXDATA[20] = CELL[5].OUT_FAN_BEL[0];
				output RXDATA[21] = CELL[5].OUT_FAN_BEL[1];
				output RXDATA[22] = CELL[5].OUT_FAN_BEL[2];
				output RXDATA[23] = CELL[5].OUT_FAN_BEL[3];
				output RXDATA[24] = CELL[6].OUT_FAN_BEL[0];
				output RXDATA[25] = CELL[6].OUT_FAN_BEL[1];
				output RXDATA[26] = CELL[6].OUT_FAN_BEL[2];
				output RXDATA[27] = CELL[6].OUT_FAN_BEL[3];
				output RXDATA[28] = CELL[7].OUT_FAN_BEL[0];
				output RXDATA[29] = CELL[7].OUT_FAN_BEL[1];
				output RXDATA[30] = CELL[7].OUT_FAN_BEL[2];
				output RXDATA[31] = CELL[7].OUT_FAN_BEL[3];
				output RXDATA[32] = CELL[0].OUT_FAN_BEL[4];
				output RXDATA[33] = CELL[0].OUT_FAN_BEL[5];
				output RXDATA[34] = CELL[0].OUT_FAN_BEL[6];
				output RXDATA[35] = CELL[0].OUT_FAN_BEL[7];
				output RXDATA[36] = CELL[1].OUT_FAN_BEL[4];
				output RXDATA[37] = CELL[1].OUT_FAN_BEL[5];
				output RXDATA[38] = CELL[1].OUT_FAN_BEL[6];
				output RXDATA[39] = CELL[1].OUT_FAN_BEL[7];
				output RXDATA[40] = CELL[2].OUT_FAN_BEL[4];
				output RXDATA[41] = CELL[2].OUT_FAN_BEL[5];
				output RXDATA[42] = CELL[2].OUT_FAN_BEL[6];
				output RXDATA[43] = CELL[2].OUT_FAN_BEL[7];
				output RXDATA[44] = CELL[3].OUT_FAN_BEL[4];
				output RXDATA[45] = CELL[3].OUT_FAN_BEL[5];
				output RXDATA[46] = CELL[3].OUT_FAN_BEL[6];
				output RXDATA[47] = CELL[3].OUT_FAN_BEL[7];
				output RXDATA[48] = CELL[4].OUT_FAN_BEL[4];
				output RXDATA[49] = CELL[4].OUT_FAN_BEL[5];
				output RXDATA[50] = CELL[4].OUT_FAN_BEL[6];
				output RXDATA[51] = CELL[4].OUT_FAN_BEL[7];
				output RXDATA[52] = CELL[5].OUT_FAN_BEL[4];
				output RXDATA[53] = CELL[5].OUT_FAN_BEL[5];
				output RXDATA[54] = CELL[5].OUT_FAN_BEL[6];
				output RXDATA[55] = CELL[5].OUT_FAN_BEL[7];
				output RXDATA[56] = CELL[6].OUT_FAN_BEL[4];
				output RXDATA[57] = CELL[6].OUT_FAN_BEL[5];
				output RXDATA[58] = CELL[6].OUT_FAN_BEL[6];
				output RXDATA[59] = CELL[6].OUT_FAN_BEL[7];
				output RXDATA[60] = CELL[7].OUT_FAN_BEL[4];
				output RXDATA[61] = CELL[7].OUT_FAN_BEL[5];
				output RXDATA[62] = CELL[7].OUT_FAN_BEL[6];
				output RXDATA[63] = CELL[7].OUT_FAN_BEL[7];
				output RXNOTINTABLE[0] = CELL[0].OUT_SEC_BEL[13];
				output RXNOTINTABLE[1] = CELL[1].OUT_SEC_BEL[13];
				output RXNOTINTABLE[2] = CELL[2].OUT_SEC_BEL[13];
				output RXNOTINTABLE[3] = CELL[3].OUT_SEC_BEL[13];
				output RXNOTINTABLE[4] = CELL[4].OUT_SEC_BEL[13];
				output RXNOTINTABLE[5] = CELL[5].OUT_SEC_BEL[13];
				output RXNOTINTABLE[6] = CELL[6].OUT_SEC_BEL[13];
				output RXNOTINTABLE[7] = CELL[7].OUT_SEC_BEL[13];
				output RXDISPERR[0] = CELL[0].OUT_SEC_BEL[14];
				output RXDISPERR[1] = CELL[1].OUT_SEC_BEL[14];
				output RXDISPERR[2] = CELL[2].OUT_SEC_BEL[14];
				output RXDISPERR[3] = CELL[3].OUT_SEC_BEL[14];
				output RXDISPERR[4] = CELL[4].OUT_SEC_BEL[14];
				output RXDISPERR[5] = CELL[5].OUT_SEC_BEL[14];
				output RXDISPERR[6] = CELL[6].OUT_SEC_BEL[14];
				output RXDISPERR[7] = CELL[7].OUT_SEC_BEL[14];
				output RXCHARISK[0] = CELL[0].OUT_SEC_BEL[12];
				output RXCHARISK[1] = CELL[1].OUT_SEC_BEL[12];
				output RXCHARISK[2] = CELL[2].OUT_SEC_BEL[12];
				output RXCHARISK[3] = CELL[3].OUT_SEC_BEL[12];
				output RXCHARISK[4] = CELL[4].OUT_SEC_BEL[12];
				output RXCHARISK[5] = CELL[5].OUT_SEC_BEL[12];
				output RXCHARISK[6] = CELL[6].OUT_SEC_BEL[12];
				output RXCHARISK[7] = CELL[7].OUT_SEC_BEL[12];
				output RXCHARISCOMMA[0] = CELL[0].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[1] = CELL[1].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[2] = CELL[2].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[3] = CELL[3].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[4] = CELL[4].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[5] = CELL[5].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[6] = CELL[6].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[7] = CELL[7].OUT_SEC_BEL[11];
				output RXRUNDISP[0] = CELL[0].OUT_SEC_BEL[15];
				output RXRUNDISP[1] = CELL[1].OUT_SEC_BEL[15];
				output RXRUNDISP[2] = CELL[2].OUT_SEC_BEL[15];
				output RXRUNDISP[3] = CELL[3].OUT_SEC_BEL[15];
				output RXRUNDISP[4] = CELL[4].OUT_SEC_BEL[15];
				output RXRUNDISP[5] = CELL[5].OUT_SEC_BEL[15];
				output RXRUNDISP[6] = CELL[6].OUT_SEC_BEL[15];
				output RXRUNDISP[7] = CELL[7].OUT_SEC_BEL[15];
				output RXCOMMADET = CELL_IO.OUT_SEC_BEL[12];
				output RXREALIGN = CELL_IO.OUT_SEC_BEL[13];
				output RXLOSSOFSYNC[0] = CELL[0].OUT_SEC_BEL[8];
				output RXLOSSOFSYNC[1] = CELL[1].OUT_SEC_BEL[8];
				output RXCLKCORCNT[0] = CELL_IO.OUT_SEC_BEL[11];
				output RXCLKCORCNT[1] = CELL_IO.OUT_SEC_BEL[10];
				output RXCLKCORCNT[2] = CELL_IO.OUT_SEC_BEL[9];
				output RXBUFSTATUS[0] = CELL_IO.OUT_SEC_BEL[15];
				output RXBUFSTATUS[1] = CELL_IO.OUT_SEC_BEL[14];
				output RXCHECKINGCRC = CELL[3].OUT_SEC_BEL[8];
				output RXCRCERR = CELL[2].OUT_SEC_BEL[8];
				output TXOUTCLK = CELL_IO.OUT_FAN_BEL[7];
				output TXKERR[0] = CELL[0].OUT_SEC_BEL[9];
				output TXKERR[1] = CELL[1].OUT_SEC_BEL[9];
				output TXKERR[2] = CELL[2].OUT_SEC_BEL[9];
				output TXKERR[3] = CELL[3].OUT_SEC_BEL[9];
				output TXKERR[4] = CELL[4].OUT_SEC_BEL[9];
				output TXKERR[5] = CELL[5].OUT_SEC_BEL[9];
				output TXKERR[6] = CELL[6].OUT_SEC_BEL[9];
				output TXKERR[7] = CELL[7].OUT_SEC_BEL[9];
				output TXRUNDISP[0] = CELL[0].OUT_SEC_BEL[10];
				output TXRUNDISP[1] = CELL[1].OUT_SEC_BEL[10];
				output TXRUNDISP[2] = CELL[2].OUT_SEC_BEL[10];
				output TXRUNDISP[3] = CELL[3].OUT_SEC_BEL[10];
				output TXRUNDISP[4] = CELL[4].OUT_SEC_BEL[10];
				output TXRUNDISP[5] = CELL[5].OUT_SEC_BEL[10];
				output TXRUNDISP[6] = CELL[6].OUT_SEC_BEL[10];
				output TXRUNDISP[7] = CELL[7].OUT_SEC_BEL[10];
				output TXBUFERR = CELL[7].OUT_SEC_BEL[8];
				output CHBONDO[0] = CELL_IO.OUT_FAN_BEL[2];
				output CHBONDO[1] = CELL_IO.OUT_FAN_BEL[3];
				output CHBONDO[2] = CELL_IO.OUT_FAN_BEL[4];
				output CHBONDO[3] = CELL_IO.OUT_FAN_BEL[5];
				output CHBONDO[4] = CELL_IO.OUT_FAN_BEL[6];
				output CHBONDDONE = CELL_IO.OUT_FAN_BEL[0];
				output SCANOUT = CELL[4].OUT_SEC_BEL[8];
				attribute PMA_REG @[
					[MAIN[5][3][47], MAIN[5][3][46], MAIN[5][3][45], MAIN[5][3][44], MAIN[5][3][43], MAIN[5][3][42], MAIN[5][3][41], MAIN[5][3][40]],
					[MAIN[5][3][55], MAIN[5][3][54], MAIN[5][3][53], MAIN[5][3][52], MAIN[5][3][51], MAIN[5][3][50], MAIN[5][3][49], MAIN[5][3][48]],
					[MAIN[5][3][63], MAIN[5][3][62], MAIN[5][3][61], MAIN[5][3][60], MAIN[5][3][59], MAIN[5][3][58], MAIN[5][3][57], MAIN[5][3][56]],
					[MAIN[5][3][71], MAIN[5][3][70], MAIN[5][3][69], MAIN[5][3][68], MAIN[5][3][67], MAIN[5][3][66], MAIN[5][3][65], MAIN[5][3][64]],
					[MAIN[5][3][79], MAIN[5][3][78], MAIN[5][3][77], MAIN[5][3][76], MAIN[5][3][75], MAIN[5][3][74], MAIN[5][3][73], MAIN[5][3][72]],
					[MAIN[6][3][7], MAIN[6][3][6], MAIN[6][3][5], MAIN[6][3][4], MAIN[7][3][2], MAIN[6][3][2], MAIN[6][3][1], MAIN[6][3][0]],
					[MAIN[6][3][15], MAIN[6][3][14], MAIN[6][3][13], MAIN[6][3][12], MAIN[6][3][11], MAIN[6][3][10], MAIN[6][3][9], MAIN[6][3][8]],
					[MAIN[6][3][23], MAIN[6][3][22], MAIN[6][3][21], MAIN[6][3][20], MAIN[6][3][19], MAIN[6][3][18], MAIN[6][3][17], MAIN[6][3][16]],
					[MAIN[6][3][31], MAIN[6][3][30], MAIN[6][3][29], MAIN[6][3][28], MAIN[6][3][27], MAIN[6][3][26], MAIN[6][3][25], MAIN[6][3][24]],
					[MAIN[6][3][39], MAIN[6][3][38], MAIN[6][3][37], MAIN[6][3][36], MAIN[6][3][35], MAIN[6][3][34], MAIN[6][3][33], MAIN[6][3][32]],
					[MAIN[6][3][47], MAIN[6][3][46], MAIN[6][3][45], MAIN[6][3][44], MAIN[6][3][43], MAIN[6][3][42], MAIN[6][3][41], MAIN[6][3][40]],
					[MAIN[6][3][55], MAIN[6][3][54], MAIN[6][3][53], MAIN[6][3][52], MAIN[6][3][51], MAIN[6][3][50], MAIN[6][3][49], MAIN[6][3][48]],
					[MAIN[6][3][63], MAIN[6][3][62], MAIN[6][3][61], MAIN[6][3][60], MAIN[6][3][59], MAIN[6][3][58], MAIN[6][3][57], MAIN[6][3][56]],
					[MAIN[6][3][71], MAIN[6][3][70], MAIN[6][3][69], MAIN[6][3][68], MAIN[6][3][67], MAIN[6][3][66], MAIN[6][3][65], MAIN[6][3][64]],
					[MAIN[6][3][79], MAIN[6][3][78], MAIN[6][3][77], MAIN[6][3][76], MAIN[6][3][75], MAIN[6][3][74], MAIN[6][3][73], MAIN[6][3][72]],
					[MAIN[4][3][57], MAIN[4][3][56], MAIN[4][3][55], MAIN[4][3][54], MAIN[4][3][53], MAIN[4][3][52], MAIN[4][3][51], MAIN[4][3][50]],
				];
				attribute MASTERBIAS @[MAIN[5][3][41], MAIN[5][3][40]];
				attribute VCODAC @[MAIN[5][3][47], MAIN[5][3][46], MAIN[5][3][45], MAIN[5][3][44], MAIN[5][3][43], MAIN[5][3][42]];
				attribute TXDIVRATIO @[MAIN[5][3][57], MAIN[5][3][56], MAIN[5][3][55], MAIN[5][3][54], MAIN[5][3][53], MAIN[5][3][52], MAIN[5][3][51], MAIN[5][3][50], MAIN[5][3][49], MAIN[5][3][48]];
				attribute TXBUSWID @[MAIN[5][3][58]];
				attribute ENDCD @[MAIN[5][3][59]];
				attribute SEL_DAC_TRAN @[MAIN[5][3][61], MAIN[5][3][60], MAIN[6][3][31], MAIN[6][3][30]];
				attribute SEL_DAC_FIX @[MAIN[5][3][63], MAIN[5][3][62], MAIN[6][3][39], MAIN[6][3][38]];
				attribute TXLOOPFILTERC @[MAIN[5][3][65], MAIN[5][3][64]];
				attribute TXLOOPFILTERR @[MAIN[5][3][67], MAIN[5][3][66]];
				attribute IBOOST @[MAIN[5][3][71]];
				attribute TXCPI @[MAIN[5][3][72]];
				attribute TXVCODAC @[MAIN[5][3][74]];
				attribute TXVCOGAIN @[MAIN[5][3][75]];
				attribute TXVSEL @[MAIN[5][3][77], MAIN[5][3][76]];
				attribute TXREG @[MAIN[5][3][79], MAIN[5][3][78]];
				attribute TXDOWNLEVEL @[MAIN[7][3][2], MAIN[6][3][2], MAIN[6][3][1], MAIN[6][3][0]];
				attribute PRDRVOFF @[MAIN[6][3][4]];
				attribute EMPOFF @[MAIN[6][3][5]];
				attribute SLEW @[MAIN[6][3][6]];
				attribute TXEMPHLEVEL @[MAIN[6][3][11], MAIN[6][3][10], MAIN[6][3][9], MAIN[6][3][8]];
				attribute TXDIGSW @[MAIN[6][3][12]];
				attribute TXANASW @[MAIN[6][3][13]];
				attribute RXDIVRATIO @[MAIN[6][3][29], MAIN[6][3][28], MAIN[6][3][27], MAIN[6][3][26], MAIN[6][3][25], MAIN[6][3][24], MAIN[6][3][23], MAIN[6][3][22], MAIN[6][3][21], MAIN[6][3][20], MAIN[6][3][19], MAIN[6][3][18], MAIN[6][3][17], MAIN[6][3][16]];
				attribute RXLOOPFILTERC @[MAIN[6][3][33], MAIN[6][3][32]];
				attribute RXLOOPFILTERR @[MAIN[6][3][36], MAIN[6][3][35], MAIN[6][3][34]];
				attribute AFE_FLAT_ENABLE @[MAIN[6][3][37]];
				attribute RXVCOSW @[MAIN[6][3][40]];
				attribute RXCPI @[MAIN[6][3][55], MAIN[6][3][41]];
				attribute RXVCODAC @[MAIN[6][3][42]];
				attribute RXVCOGAIN @[MAIN[6][3][43]];
				attribute RXVSEL @[MAIN[6][3][45], MAIN[6][3][44]];
				attribute RXREG @[MAIN[6][3][47], MAIN[6][3][46]];
				attribute RXFLTCPT @[MAIN[6][3][52], MAIN[6][3][51], MAIN[6][3][50], MAIN[6][3][49], MAIN[6][3][48]];
				attribute RXVSELCP @[MAIN[6][3][54], MAIN[6][3][53]];
				attribute VSELAFE @[MAIN[6][3][57], MAIN[6][3][56]];
				attribute RXFEI @[MAIN[6][3][59], MAIN[6][3][58]];
				attribute RXFLCPI @[MAIN[6][3][61], MAIN[6][3][60]];
				attribute RXFER @[MAIN[6][3][71], MAIN[6][3][70], MAIN[6][3][69], MAIN[6][3][68], MAIN[6][3][67], MAIN[6][3][66], MAIN[6][3][65], MAIN[6][3][64], MAIN[6][3][63], MAIN[6][3][62]];
				attribute PMA_REG_0E @[MAIN[6][3][79], MAIN[6][3][78], MAIN[6][3][77], MAIN[6][3][76], MAIN[6][3][75], MAIN[6][3][74], MAIN[6][3][73], MAIN[6][3][72]];
				attribute BIASEN @MAIN[4][3][50];
				attribute TXANAEN @MAIN[4][3][51];
				attribute TXDIGEN @MAIN[4][3][52];
				attribute RXANAEN @MAIN[4][3][53];
				attribute PMA_PWR_CNTRL_BIT4 @MAIN[4][3][54];
				attribute TXEN @MAIN[4][3][55];
				attribute RXEN @MAIN[4][3][56];
				attribute TXDRVEN @MAIN[4][3][57];
				attribute RX_BUFFER_USE @MAIN[1][3][25];
				attribute RX_CRC_USE @MAIN[2][3][35];
				attribute RX_LOS_INVALID_INCR @[MAIN[3][3][30], MAIN[3][3][22], MAIN[3][3][21], MAIN[3][3][20], MAIN[3][3][19], MAIN[3][3][18], MAIN[3][3][17], MAIN[3][3][16]] {
					_1 = 0b00000001,
					_2 = 0b00000010,
					_4 = 0b00000100,
					_8 = 0b00001000,
					_16 = 0b00010000,
					_32 = 0b00100000,
					_64 = 0b01000000,
					_128 = 0b10000000,
				}
				attribute RX_LOS_THRESHOLD @[MAIN[3][3][15], MAIN[3][3][14], MAIN[3][3][13], MAIN[3][3][12], MAIN[3][3][11], MAIN[3][3][10], MAIN[3][3][9], MAIN[3][3][8]] {
					_4 = 0b00000001,
					_8 = 0b00000010,
					_16 = 0b00000100,
					_32 = 0b00001000,
					_64 = 0b00010000,
					_128 = 0b00100000,
					_256 = 0b01000000,
					_512 = 0b10000000,
				}
				attribute RX_LOSS_OF_SYNC_FSM @MAIN[3][3][23];
				attribute TX_BUFFER_USE @MAIN_IO[3][36];
				attribute TX_CRC_FORCE_VALUE @[MAIN_IO[3][45], MAIN_IO[3][44], MAIN_IO[3][43], MAIN_IO[3][42], MAIN_IO[3][41], MAIN_IO[3][40], MAIN_IO[3][39], MAIN_IO[3][38]];
				attribute TX_CRC_USE @MAIN_IO[3][37];
				attribute ALIGN_COMMA_WORD @[MAIN[4][3][1], MAIN[4][3][0]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PCOMMA_DETECT @MAIN[0][3][34];
				attribute MCOMMA_DETECT @MAIN[0][3][22];
				attribute COMMA_10B_MASK @[MAIN[0][3][10], MAIN[0][3][9], MAIN[0][3][8], MAIN[0][3][7], MAIN[0][3][6], MAIN[0][3][5], MAIN[0][3][4], MAIN[0][3][3], MAIN[0][3][2], MAIN[0][3][1]];
				attribute PCOMMA_10B_VALUE @[MAIN[0][3][32], MAIN[0][3][31], MAIN[0][3][30], MAIN[0][3][29], MAIN[0][3][28], MAIN[0][3][27], MAIN[0][3][26], MAIN[0][3][25], MAIN[0][3][24], MAIN[0][3][23]];
				attribute MCOMMA_10B_VALUE @[MAIN[0][3][20], MAIN[0][3][19], MAIN[0][3][18], MAIN[0][3][17], MAIN[0][3][16], MAIN[0][3][15], MAIN[0][3][14], MAIN[0][3][13], MAIN[0][3][12], MAIN[0][3][11]];
				attribute DEC_PCOMMA_DETECT @MAIN[1][3][31];
				attribute DEC_MCOMMA_DETECT @MAIN[1][3][32];
				attribute DEC_VALID_COMMA_ONLY @MAIN[1][3][30];
				attribute SH_CNT_MAX @[MAIN[7][3][22], MAIN[7][3][21], MAIN[7][3][20], MAIN[7][3][19], MAIN[7][3][18], MAIN[7][3][17], MAIN[7][3][16], MAIN[7][3][15]];
				attribute SH_INVALID_CNT_MAX @[MAIN[7][3][30], MAIN[7][3][29], MAIN[7][3][28], MAIN[7][3][27], MAIN[7][3][26], MAIN[7][3][25], MAIN[7][3][24], MAIN[7][3][23]];
				attribute CRC_FORMAT @[MAIN_IO[3][4], MAIN_IO[3][3]] {
					USER_MODE = 0b00,
					ETHERNET = 0b01,
					INFINIBAND = 0b11,
					FIBRE_CHAN = 0b10,
				}
				attribute CRC_START_OF_PKT @[MAIN_IO[3][20], MAIN_IO[3][19], MAIN_IO[3][18], MAIN_IO[3][17], MAIN_IO[3][16], MAIN_IO[3][15], MAIN_IO[3][14], MAIN_IO[3][13]];
				attribute CRC_END_OF_PKT @[MAIN_IO[3][77], MAIN_IO[3][76], MAIN_IO[3][75], MAIN_IO[3][74], MAIN_IO[3][73], MAIN_IO[3][72], MAIN_IO[3][71], MAIN_IO[3][70]];
				attribute CLK_CORRECT_USE @MAIN[1][3][10];
				attribute CLK_COR_8B10B_DE @MAIN[4][3][32];
				attribute CLK_COR_INSERT_IDLE_FLAG @MAIN[1][3][11];
				attribute CLK_COR_KEEP_IDLE @MAIN[1][3][12];
				attribute CLK_COR_REPEAT_WAIT @[MAIN[1][3][17], MAIN[1][3][16], MAIN[1][3][15], MAIN[1][3][14], MAIN[1][3][13]];
				attribute CLK_COR_ADJ_MAX @[MAIN[4][3][17], MAIN[4][3][16], MAIN[4][3][15], MAIN[4][3][14], MAIN[4][3][13]];
				attribute CLK_COR_MIN_LAT @[MAIN[4][3][24], MAIN[4][3][23], MAIN[4][3][22], MAIN[4][3][21], MAIN[4][3][20], MAIN[4][3][19]];
				attribute CLK_COR_MAX_LAT @[MAIN[4][3][30], MAIN[4][3][29], MAIN[4][3][28], MAIN[4][3][27], MAIN[4][3][26], MAIN[4][3][25]];
				attribute CLK_COR_SEQ_LEN @[MAIN[2][3][24], MAIN[2][3][23], MAIN[2][3][22]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_8 = 0b111,
				}
				attribute CLK_COR_SEQ_2_USE @MAIN[1][3][35];
				attribute CLK_COR_SEQ_DROP @MAIN[5][3][13];
				attribute CLK_COR_SEQ_1_MASK @[MAIN[5][3][6], MAIN[5][3][5], MAIN[5][3][4], MAIN[5][3][2]];
				attribute CLK_COR_SEQ_2_MASK @[MAIN[5][3][11], MAIN[5][3][10], MAIN[5][3][9], MAIN[5][3][8]];
				attribute CLK_COR_SEQ_1_1 @[MAIN[0][3][79], MAIN[0][3][78], MAIN[0][3][77], MAIN[0][3][76], MAIN[0][3][75], MAIN[0][3][74], MAIN[0][3][73], MAIN[0][3][72], MAIN[0][3][71], MAIN[0][3][70], MAIN[0][3][69]];
				attribute CLK_COR_SEQ_1_2 @[MAIN[0][3][68], MAIN[0][3][67], MAIN[0][3][66], MAIN[0][3][65], MAIN[0][3][64], MAIN[0][3][63], MAIN[0][3][62], MAIN[0][3][61], MAIN[0][3][60], MAIN[0][3][59], MAIN[0][3][58]];
				attribute CLK_COR_SEQ_1_3 @[MAIN[0][3][57], MAIN[0][3][56], MAIN[0][3][55], MAIN[0][3][54], MAIN[0][3][53], MAIN[0][3][52], MAIN[0][3][51], MAIN[0][3][50], MAIN[0][3][49], MAIN[0][3][48], MAIN[0][3][47]];
				attribute CLK_COR_SEQ_1_4 @[MAIN[0][3][46], MAIN[0][3][45], MAIN[0][3][44], MAIN[0][3][43], MAIN[0][3][42], MAIN[0][3][41], MAIN[0][3][40], MAIN[0][3][39], MAIN[0][3][38], MAIN[0][3][37], MAIN[0][3][36]];
				attribute CLK_COR_SEQ_2_1 @[MAIN[1][3][79], MAIN[1][3][78], MAIN[1][3][77], MAIN[1][3][76], MAIN[1][3][75], MAIN[1][3][74], MAIN[1][3][73], MAIN[1][3][72], MAIN[1][3][71], MAIN[1][3][70], MAIN[1][3][69]];
				attribute CLK_COR_SEQ_2_2 @[MAIN[1][3][68], MAIN[1][3][67], MAIN[1][3][66], MAIN[1][3][65], MAIN[1][3][64], MAIN[1][3][63], MAIN[1][3][62], MAIN[1][3][61], MAIN[1][3][60], MAIN[1][3][59], MAIN[1][3][58]];
				attribute CLK_COR_SEQ_2_3 @[MAIN[1][3][57], MAIN[1][3][56], MAIN[1][3][55], MAIN[1][3][54], MAIN[1][3][53], MAIN[1][3][52], MAIN[1][3][51], MAIN[1][3][50], MAIN[1][3][49], MAIN[1][3][48], MAIN[1][3][47]];
				attribute CLK_COR_SEQ_2_4 @[MAIN[1][3][46], MAIN[1][3][45], MAIN[1][3][44], MAIN[1][3][43], MAIN[1][3][42], MAIN[1][3][41], MAIN[1][3][40], MAIN[1][3][39], MAIN[1][3][38], MAIN[1][3][37], MAIN[1][3][36]];
				attribute CHAN_BOND_MODE @[MAIN[1][3][4], MAIN[1][3][2]] {
					NONE = 0b00,
					MASTER = 0b01,
					SLAVE_1_HOP = 0b10,
					SLAVE_2_HOPS = 0b11,
				}
				attribute CHAN_BOND_64B66B_SV @MAIN[4][3][33];
				attribute CHAN_BOND_LIMIT @[MAIN[3][3][28], MAIN[3][3][27], MAIN[3][3][26], MAIN[3][3][25], MAIN[3][3][24]];
				attribute CHAN_BOND_ONE_SHOT @MAIN[1][3][23];
				attribute CHAN_BOND_SEQ_LEN @[MAIN[2][3][28], MAIN[2][3][27], MAIN[2][3][26]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_8 = 0b111,
				}
				attribute CHAN_BOND_SEQ_2_USE @MAIN[3][3][35];
				attribute CHAN_BOND_SEQ_1_MASK @[MAIN[4][3][6], MAIN[4][3][5], MAIN[4][3][4], MAIN[4][3][3]];
				attribute CHAN_BOND_SEQ_2_MASK @[MAIN[4][3][11], MAIN[4][3][10], MAIN[4][3][9], MAIN[4][3][8]];
				attribute CHAN_BOND_SEQ_1_1 @[MAIN[2][3][79], MAIN[2][3][78], MAIN[2][3][77], MAIN[2][3][76], MAIN[2][3][75], MAIN[2][3][74], MAIN[2][3][73], MAIN[2][3][72], MAIN[2][3][71], MAIN[2][3][70], MAIN[2][3][69]];
				attribute CHAN_BOND_SEQ_1_2 @[MAIN[2][3][68], MAIN[2][3][67], MAIN[2][3][66], MAIN[2][3][65], MAIN[2][3][64], MAIN[2][3][63], MAIN[2][3][62], MAIN[2][3][61], MAIN[2][3][60], MAIN[2][3][59], MAIN[2][3][58]];
				attribute CHAN_BOND_SEQ_1_3 @[MAIN[2][3][57], MAIN[2][3][56], MAIN[2][3][55], MAIN[2][3][54], MAIN[2][3][53], MAIN[2][3][52], MAIN[2][3][51], MAIN[2][3][50], MAIN[2][3][49], MAIN[2][3][48], MAIN[2][3][47]];
				attribute CHAN_BOND_SEQ_1_4 @[MAIN[2][3][46], MAIN[2][3][45], MAIN[2][3][44], MAIN[2][3][43], MAIN[2][3][42], MAIN[2][3][41], MAIN[2][3][40], MAIN[2][3][39], MAIN[2][3][38], MAIN[2][3][37], MAIN[2][3][36]];
				attribute CHAN_BOND_SEQ_2_1 @[MAIN[3][3][79], MAIN[3][3][78], MAIN[3][3][77], MAIN[3][3][76], MAIN[3][3][75], MAIN[3][3][74], MAIN[3][3][73], MAIN[3][3][72], MAIN[3][3][71], MAIN[3][3][70], MAIN[3][3][69]];
				attribute CHAN_BOND_SEQ_2_2 @[MAIN[3][3][68], MAIN[3][3][67], MAIN[3][3][66], MAIN[3][3][65], MAIN[3][3][64], MAIN[3][3][63], MAIN[3][3][62], MAIN[3][3][61], MAIN[3][3][60], MAIN[3][3][59], MAIN[3][3][58]];
				attribute CHAN_BOND_SEQ_2_3 @[MAIN[3][3][57], MAIN[3][3][56], MAIN[3][3][55], MAIN[3][3][54], MAIN[3][3][53], MAIN[3][3][52], MAIN[3][3][51], MAIN[3][3][50], MAIN[3][3][49], MAIN[3][3][48], MAIN[3][3][47]];
				attribute CHAN_BOND_SEQ_2_4 @[MAIN[3][3][46], MAIN[3][3][45], MAIN[3][3][44], MAIN[3][3][43], MAIN[3][3][42], MAIN[3][3][41], MAIN[3][3][40], MAIN[3][3][39], MAIN[3][3][38], MAIN[3][3][37], MAIN[3][3][36]];
				attribute TEST_MODE_1 @MAIN[2][3][11];
				attribute TEST_MODE_2 @MAIN[2][3][12];
				attribute TEST_MODE_3 @MAIN[2][3][13];
				attribute TEST_MODE_4 @MAIN[2][3][14];
				attribute TEST_MODE_5 @MAIN[2][3][15];
				attribute TEST_MODE_6 @MAIN[2][3][16];
			}

			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[0] GT10.RXUSRCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[1] GT10.RXUSRCLK2
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[2] GT10.REFCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[3] GT10.REFCLK2
			// wire CELL_IO.IMUX_SR_OPTINV[0]      GT10.RXRESET
			// wire CELL_IO.IMUX_G0_DATA[0]        GT10.CHBONDI[0]
			// wire CELL_IO.IMUX_G0_DATA[1]        GT10.CHBONDI[4]
			// wire CELL_IO.IMUX_G0_DATA[2]        GT10.POWERDOWN
			// wire CELL_IO.IMUX_G0_DATA[3]        GT10.LOOPBACK[0]
			// wire CELL_IO.IMUX_G0_DATA[7]        GT10.PMARXLOCKSEL[1]
			// wire CELL_IO.IMUX_G1_DATA[0]        GT10.CHBONDI[1]
			// wire CELL_IO.IMUX_G1_DATA[1]        GT10.ENCHANSYNC
			// wire CELL_IO.IMUX_G1_DATA[2]        GT10.RXPOLARITY
			// wire CELL_IO.IMUX_G1_DATA[3]        GT10.LOOPBACK[1]
			// wire CELL_IO.IMUX_G2_DATA[0]        GT10.CHBONDI[2]
			// wire CELL_IO.IMUX_G2_DATA[1]        GT10.REFCLKSEL
			// wire CELL_IO.IMUX_G2_DATA[3]        GT10.TXPOLARITY
			// wire CELL_IO.IMUX_G3_DATA[0]        GT10.CHBONDI[3]
			// wire CELL_IO.IMUX_G3_DATA[1]        GT10.PMAINIT
			// wire CELL_IO.IMUX_G3_DATA[3]        GT10.TXINHIBIT
			// wire CELL_IO.IMUX_G3_DATA[4]        GT10.REFCLKBSEL
			// wire CELL_IO.IMUX_G3_DATA[6]        GT10.PMARXLOCKSEL[0]
			// wire CELL_IO.OUT_FAN_BEL[0]         GT10.CHBONDDONE
			// wire CELL_IO.OUT_FAN_BEL[1]         GT10.RXRECCLK
			// wire CELL_IO.OUT_FAN_BEL[2]         GT10.CHBONDO[0]
			// wire CELL_IO.OUT_FAN_BEL[3]         GT10.CHBONDO[1]
			// wire CELL_IO.OUT_FAN_BEL[4]         GT10.CHBONDO[2]
			// wire CELL_IO.OUT_FAN_BEL[5]         GT10.CHBONDO[3]
			// wire CELL_IO.OUT_FAN_BEL[6]         GT10.CHBONDO[4]
			// wire CELL_IO.OUT_FAN_BEL[7]         GT10.TXOUTCLK
			// wire CELL_IO.OUT_SEC_BEL[8]         GT10.PMARXLOCK
			// wire CELL_IO.OUT_SEC_BEL[9]         GT10.RXCLKCORCNT[2]
			// wire CELL_IO.OUT_SEC_BEL[10]        GT10.RXCLKCORCNT[1]
			// wire CELL_IO.OUT_SEC_BEL[11]        GT10.RXCLKCORCNT[0]
			// wire CELL_IO.OUT_SEC_BEL[12]        GT10.RXCOMMADET
			// wire CELL_IO.OUT_SEC_BEL[13]        GT10.RXREALIGN
			// wire CELL_IO.OUT_SEC_BEL[14]        GT10.RXBUFSTATUS[1]
			// wire CELL_IO.OUT_SEC_BEL[15]        GT10.RXBUFSTATUS[0]
			// wire CELL[0].IMUX_CLK_OPTINV[0]     GT10.TXUSRCLK
			// wire CELL[0].IMUX_CLK_OPTINV[1]     GT10.TXUSRCLK2
			// wire CELL[0].IMUX_SR_OPTINV[0]      GT10.TXRESET
			// wire CELL[0].IMUX_G0_DATA[0]        GT10.TXDATA[0]
			// wire CELL[0].IMUX_G0_DATA[1]        GT10.TXDATA[32]
			// wire CELL[0].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[0]
			// wire CELL[0].IMUX_G1_DATA[0]        GT10.TXDATA[1]
			// wire CELL[0].IMUX_G1_DATA[1]        GT10.TXDATA[33]
			// wire CELL[0].IMUX_G1_DATA[2]        GT10.TXCHARISK[0]
			// wire CELL[0].IMUX_G1_DATA[4]        GT10.ENPCOMMAALIGN
			// wire CELL[0].IMUX_G1_DATA[7]        GT10.ENMCOMMAALIGN
			// wire CELL[0].IMUX_G2_DATA[0]        GT10.TXDATA[2]
			// wire CELL[0].IMUX_G2_DATA[1]        GT10.TXDATA[34]
			// wire CELL[0].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[0]
			// wire CELL[0].IMUX_G3_DATA[0]        GT10.TXDATA[3]
			// wire CELL[0].IMUX_G3_DATA[1]        GT10.TXDATA[35]
			// wire CELL[0].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[0]
			// wire CELL[0].OUT_FAN_BEL[0]         GT10.RXDATA[0]
			// wire CELL[0].OUT_FAN_BEL[1]         GT10.RXDATA[1]
			// wire CELL[0].OUT_FAN_BEL[2]         GT10.RXDATA[2]
			// wire CELL[0].OUT_FAN_BEL[3]         GT10.RXDATA[3]
			// wire CELL[0].OUT_FAN_BEL[4]         GT10.RXDATA[32]
			// wire CELL[0].OUT_FAN_BEL[5]         GT10.RXDATA[33]
			// wire CELL[0].OUT_FAN_BEL[6]         GT10.RXDATA[34]
			// wire CELL[0].OUT_FAN_BEL[7]         GT10.RXDATA[35]
			// wire CELL[0].OUT_SEC_BEL[8]         GT10.RXLOSSOFSYNC[0]
			// wire CELL[0].OUT_SEC_BEL[9]         GT10.TXKERR[0]
			// wire CELL[0].OUT_SEC_BEL[10]        GT10.TXRUNDISP[0]
			// wire CELL[0].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[0]
			// wire CELL[0].OUT_SEC_BEL[12]        GT10.RXCHARISK[0]
			// wire CELL[0].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[0]
			// wire CELL[0].OUT_SEC_BEL[14]        GT10.RXDISPERR[0]
			// wire CELL[0].OUT_SEC_BEL[15]        GT10.RXRUNDISP[0]
			// wire CELL[1].IMUX_G0_DATA[0]        GT10.TXDATA[4]
			// wire CELL[1].IMUX_G0_DATA[1]        GT10.TXDATA[36]
			// wire CELL[1].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[1]
			// wire CELL[1].IMUX_G1_DATA[0]        GT10.TXDATA[5]
			// wire CELL[1].IMUX_G1_DATA[1]        GT10.TXDATA[37]
			// wire CELL[1].IMUX_G1_DATA[2]        GT10.TXCHARISK[1]
			// wire CELL[1].IMUX_G2_DATA[0]        GT10.TXDATA[6]
			// wire CELL[1].IMUX_G2_DATA[1]        GT10.TXDATA[38]
			// wire CELL[1].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[1]
			// wire CELL[1].IMUX_G3_DATA[0]        GT10.TXDATA[7]
			// wire CELL[1].IMUX_G3_DATA[1]        GT10.TXDATA[39]
			// wire CELL[1].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[1]
			// wire CELL[1].OUT_FAN_BEL[0]         GT10.RXDATA[4]
			// wire CELL[1].OUT_FAN_BEL[1]         GT10.RXDATA[5]
			// wire CELL[1].OUT_FAN_BEL[2]         GT10.RXDATA[6]
			// wire CELL[1].OUT_FAN_BEL[3]         GT10.RXDATA[7]
			// wire CELL[1].OUT_FAN_BEL[4]         GT10.RXDATA[36]
			// wire CELL[1].OUT_FAN_BEL[5]         GT10.RXDATA[37]
			// wire CELL[1].OUT_FAN_BEL[6]         GT10.RXDATA[38]
			// wire CELL[1].OUT_FAN_BEL[7]         GT10.RXDATA[39]
			// wire CELL[1].OUT_SEC_BEL[8]         GT10.RXLOSSOFSYNC[1]
			// wire CELL[1].OUT_SEC_BEL[9]         GT10.TXKERR[1]
			// wire CELL[1].OUT_SEC_BEL[10]        GT10.TXRUNDISP[1]
			// wire CELL[1].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[1]
			// wire CELL[1].OUT_SEC_BEL[12]        GT10.RXCHARISK[1]
			// wire CELL[1].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[1]
			// wire CELL[1].OUT_SEC_BEL[14]        GT10.RXDISPERR[1]
			// wire CELL[1].OUT_SEC_BEL[15]        GT10.RXRUNDISP[1]
			// wire CELL[2].IMUX_G0_DATA[0]        GT10.TXDATA[8]
			// wire CELL[2].IMUX_G0_DATA[1]        GT10.TXDATA[40]
			// wire CELL[2].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[2]
			// wire CELL[2].IMUX_G1_DATA[0]        GT10.TXDATA[9]
			// wire CELL[2].IMUX_G1_DATA[1]        GT10.TXDATA[41]
			// wire CELL[2].IMUX_G1_DATA[2]        GT10.TXCHARISK[2]
			// wire CELL[2].IMUX_G2_DATA[0]        GT10.TXDATA[10]
			// wire CELL[2].IMUX_G2_DATA[1]        GT10.TXDATA[42]
			// wire CELL[2].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[2]
			// wire CELL[2].IMUX_G3_DATA[0]        GT10.TXDATA[11]
			// wire CELL[2].IMUX_G3_DATA[1]        GT10.TXDATA[43]
			// wire CELL[2].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[2]
			// wire CELL[2].OUT_FAN_BEL[0]         GT10.RXDATA[8]
			// wire CELL[2].OUT_FAN_BEL[1]         GT10.RXDATA[9]
			// wire CELL[2].OUT_FAN_BEL[2]         GT10.RXDATA[10]
			// wire CELL[2].OUT_FAN_BEL[3]         GT10.RXDATA[11]
			// wire CELL[2].OUT_FAN_BEL[4]         GT10.RXDATA[40]
			// wire CELL[2].OUT_FAN_BEL[5]         GT10.RXDATA[41]
			// wire CELL[2].OUT_FAN_BEL[6]         GT10.RXDATA[42]
			// wire CELL[2].OUT_FAN_BEL[7]         GT10.RXDATA[43]
			// wire CELL[2].OUT_SEC_BEL[8]         GT10.RXCRCERR
			// wire CELL[2].OUT_SEC_BEL[9]         GT10.TXKERR[2]
			// wire CELL[2].OUT_SEC_BEL[10]        GT10.TXRUNDISP[2]
			// wire CELL[2].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[2]
			// wire CELL[2].OUT_SEC_BEL[12]        GT10.RXCHARISK[2]
			// wire CELL[2].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[2]
			// wire CELL[2].OUT_SEC_BEL[14]        GT10.RXDISPERR[2]
			// wire CELL[2].OUT_SEC_BEL[15]        GT10.RXRUNDISP[2]
			// wire CELL[3].IMUX_G0_DATA[0]        GT10.TXDATA[12]
			// wire CELL[3].IMUX_G0_DATA[1]        GT10.TXDATA[44]
			// wire CELL[3].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[3]
			// wire CELL[3].IMUX_G0_DATA[4]        GT10.TXDATAWIDTH[0]
			// wire CELL[3].IMUX_G0_DATA[5]        GT10.TXINTDATAWIDTH[0]
			// wire CELL[3].IMUX_G0_DATA[6]        GT10.RXDESCRAM64B66BUSE
			// wire CELL[3].IMUX_G1_DATA[0]        GT10.TXDATA[13]
			// wire CELL[3].IMUX_G1_DATA[1]        GT10.TXDATA[45]
			// wire CELL[3].IMUX_G1_DATA[2]        GT10.TXCHARISK[3]
			// wire CELL[3].IMUX_G1_DATA[4]        GT10.TXDATAWIDTH[1]
			// wire CELL[3].IMUX_G1_DATA[5]        GT10.TXINTDATAWIDTH[1]
			// wire CELL[3].IMUX_G1_DATA[6]        GT10.RXBLOCKSYNC64B66BUSE
			// wire CELL[3].IMUX_G2_DATA[0]        GT10.TXDATA[14]
			// wire CELL[3].IMUX_G2_DATA[1]        GT10.TXDATA[46]
			// wire CELL[3].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[3]
			// wire CELL[3].IMUX_G2_DATA[4]        GT10.RXDATAWIDTH[0]
			// wire CELL[3].IMUX_G2_DATA[5]        GT10.RXINTDATAWIDTH[0]
			// wire CELL[3].IMUX_G2_DATA[6]        GT10.RXCOMMADETUSE
			// wire CELL[3].IMUX_G3_DATA[0]        GT10.TXDATA[15]
			// wire CELL[3].IMUX_G3_DATA[1]        GT10.TXDATA[47]
			// wire CELL[3].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[3]
			// wire CELL[3].IMUX_G3_DATA[3]        GT10.TXFORCECRCERR
			// wire CELL[3].IMUX_G3_DATA[4]        GT10.RXDATAWIDTH[1]
			// wire CELL[3].IMUX_G3_DATA[5]        GT10.RXINTDATAWIDTH[1]
			// wire CELL[3].IMUX_G3_DATA[6]        GT10.RXSLIDE
			// wire CELL[3].OUT_FAN_BEL[0]         GT10.RXDATA[12]
			// wire CELL[3].OUT_FAN_BEL[1]         GT10.RXDATA[13]
			// wire CELL[3].OUT_FAN_BEL[2]         GT10.RXDATA[14]
			// wire CELL[3].OUT_FAN_BEL[3]         GT10.RXDATA[15]
			// wire CELL[3].OUT_FAN_BEL[4]         GT10.RXDATA[44]
			// wire CELL[3].OUT_FAN_BEL[5]         GT10.RXDATA[45]
			// wire CELL[3].OUT_FAN_BEL[6]         GT10.RXDATA[46]
			// wire CELL[3].OUT_FAN_BEL[7]         GT10.RXDATA[47]
			// wire CELL[3].OUT_SEC_BEL[8]         GT10.RXCHECKINGCRC
			// wire CELL[3].OUT_SEC_BEL[9]         GT10.TXKERR[3]
			// wire CELL[3].OUT_SEC_BEL[10]        GT10.TXRUNDISP[3]
			// wire CELL[3].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[3]
			// wire CELL[3].OUT_SEC_BEL[12]        GT10.RXCHARISK[3]
			// wire CELL[3].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[3]
			// wire CELL[3].OUT_SEC_BEL[14]        GT10.RXDISPERR[3]
			// wire CELL[3].OUT_SEC_BEL[15]        GT10.RXRUNDISP[3]
			// wire CELL[4].IMUX_G0_DATA[0]        GT10.TXDATA[16]
			// wire CELL[4].IMUX_G0_DATA[1]        GT10.TXDATA[48]
			// wire CELL[4].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[4]
			// wire CELL[4].IMUX_G0_DATA[3]        GT10.TESTMEMORY
			// wire CELL[4].IMUX_G0_DATA[4]        GT10.RXDEC64B66BUSE
			// wire CELL[4].IMUX_G0_DATA[6]        GT10.SCANIN
			// wire CELL[4].IMUX_G1_DATA[0]        GT10.TXDATA[17]
			// wire CELL[4].IMUX_G1_DATA[1]        GT10.TXDATA[49]
			// wire CELL[4].IMUX_G1_DATA[2]        GT10.TXCHARISK[4]
			// wire CELL[4].IMUX_G1_DATA[3]        GT10.RXIGNOREBTF
			// wire CELL[4].IMUX_G1_DATA[4]        GT10.TXSCRAM64B66BUSE
			// wire CELL[4].IMUX_G1_DATA[6]        GT10.SCANEN
			// wire CELL[4].IMUX_G2_DATA[0]        GT10.TXDATA[18]
			// wire CELL[4].IMUX_G2_DATA[1]        GT10.TXDATA[50]
			// wire CELL[4].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[4]
			// wire CELL[4].IMUX_G2_DATA[3]        GT10.TXENC8B10BUSE
			// wire CELL[4].IMUX_G2_DATA[4]        GT10.TXGEARBOX64B66BUSE
			// wire CELL[4].IMUX_G2_DATA[6]        GT10.SCANMODE
			// wire CELL[4].IMUX_G3_DATA[0]        GT10.TXDATA[19]
			// wire CELL[4].IMUX_G3_DATA[1]        GT10.TXDATA[51]
			// wire CELL[4].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[4]
			// wire CELL[4].IMUX_G3_DATA[3]        GT10.TXENC64B66BUSE
			// wire CELL[4].OUT_FAN_BEL[0]         GT10.RXDATA[16]
			// wire CELL[4].OUT_FAN_BEL[1]         GT10.RXDATA[17]
			// wire CELL[4].OUT_FAN_BEL[2]         GT10.RXDATA[18]
			// wire CELL[4].OUT_FAN_BEL[3]         GT10.RXDATA[19]
			// wire CELL[4].OUT_FAN_BEL[4]         GT10.RXDATA[48]
			// wire CELL[4].OUT_FAN_BEL[5]         GT10.RXDATA[49]
			// wire CELL[4].OUT_FAN_BEL[6]         GT10.RXDATA[50]
			// wire CELL[4].OUT_FAN_BEL[7]         GT10.RXDATA[51]
			// wire CELL[4].OUT_SEC_BEL[8]         GT10.SCANOUT
			// wire CELL[4].OUT_SEC_BEL[9]         GT10.TXKERR[4]
			// wire CELL[4].OUT_SEC_BEL[10]        GT10.TXRUNDISP[4]
			// wire CELL[4].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[4]
			// wire CELL[4].OUT_SEC_BEL[12]        GT10.RXCHARISK[4]
			// wire CELL[4].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[4]
			// wire CELL[4].OUT_SEC_BEL[14]        GT10.RXDISPERR[4]
			// wire CELL[4].OUT_SEC_BEL[15]        GT10.RXRUNDISP[4]
			// wire CELL[5].IMUX_G0_DATA[0]        GT10.TXDATA[20]
			// wire CELL[5].IMUX_G0_DATA[1]        GT10.TXDATA[52]
			// wire CELL[5].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[5]
			// wire CELL[5].IMUX_G0_DATA[3]        GT10.RXDEC8B10BUSE
			// wire CELL[5].IMUX_G0_DATA[4]        GT10.PMAREGDATAIN[0]
			// wire CELL[5].IMUX_G0_DATA[5]        GT10.PMAREGDATAIN[4]
			// wire CELL[5].IMUX_G0_DATA[6]        GT10.PMAREGADDR[0]
			// wire CELL[5].IMUX_G0_DATA[7]        GT10.PMAREGADDR[4]
			// wire CELL[5].IMUX_G1_DATA[0]        GT10.TXDATA[21]
			// wire CELL[5].IMUX_G1_DATA[1]        GT10.TXDATA[53]
			// wire CELL[5].IMUX_G1_DATA[2]        GT10.TXCHARISK[5]
			// wire CELL[5].IMUX_G1_DATA[3]        GT10.PMAREGRW
			// wire CELL[5].IMUX_G1_DATA[4]        GT10.PMAREGDATAIN[1]
			// wire CELL[5].IMUX_G1_DATA[5]        GT10.PMAREGDATAIN[5]
			// wire CELL[5].IMUX_G1_DATA[6]        GT10.PMAREGADDR[1]
			// wire CELL[5].IMUX_G1_DATA[7]        GT10.PMAREGADDR[5]
			// wire CELL[5].IMUX_G2_DATA[0]        GT10.TXDATA[22]
			// wire CELL[5].IMUX_G2_DATA[1]        GT10.TXDATA[54]
			// wire CELL[5].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[5]
			// wire CELL[5].IMUX_G2_DATA[3]        GT10.PMAREGSTROBE
			// wire CELL[5].IMUX_G2_DATA[4]        GT10.PMAREGDATAIN[2]
			// wire CELL[5].IMUX_G2_DATA[5]        GT10.PMAREGDATAIN[6]
			// wire CELL[5].IMUX_G2_DATA[6]        GT10.PMAREGADDR[2]
			// wire CELL[5].IMUX_G3_DATA[0]        GT10.TXDATA[23]
			// wire CELL[5].IMUX_G3_DATA[1]        GT10.TXDATA[55]
			// wire CELL[5].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[5]
			// wire CELL[5].IMUX_G3_DATA[4]        GT10.PMAREGDATAIN[3]
			// wire CELL[5].IMUX_G3_DATA[5]        GT10.PMAREGDATAIN[7]
			// wire CELL[5].IMUX_G3_DATA[6]        GT10.PMAREGADDR[3]
			// wire CELL[5].OUT_FAN_BEL[0]         GT10.RXDATA[20]
			// wire CELL[5].OUT_FAN_BEL[1]         GT10.RXDATA[21]
			// wire CELL[5].OUT_FAN_BEL[2]         GT10.RXDATA[22]
			// wire CELL[5].OUT_FAN_BEL[3]         GT10.RXDATA[23]
			// wire CELL[5].OUT_FAN_BEL[4]         GT10.RXDATA[52]
			// wire CELL[5].OUT_FAN_BEL[5]         GT10.RXDATA[53]
			// wire CELL[5].OUT_FAN_BEL[6]         GT10.RXDATA[54]
			// wire CELL[5].OUT_FAN_BEL[7]         GT10.RXDATA[55]
			// wire CELL[5].OUT_SEC_BEL[9]         GT10.TXKERR[5]
			// wire CELL[5].OUT_SEC_BEL[10]        GT10.TXRUNDISP[5]
			// wire CELL[5].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[5]
			// wire CELL[5].OUT_SEC_BEL[12]        GT10.RXCHARISK[5]
			// wire CELL[5].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[5]
			// wire CELL[5].OUT_SEC_BEL[14]        GT10.RXDISPERR[5]
			// wire CELL[5].OUT_SEC_BEL[15]        GT10.RXRUNDISP[5]
			// wire CELL[6].IMUX_G0_DATA[0]        GT10.TXDATA[24]
			// wire CELL[6].IMUX_G0_DATA[1]        GT10.TXDATA[56]
			// wire CELL[6].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[6]
			// wire CELL[6].IMUX_G1_DATA[0]        GT10.TXDATA[25]
			// wire CELL[6].IMUX_G1_DATA[1]        GT10.TXDATA[57]
			// wire CELL[6].IMUX_G1_DATA[2]        GT10.TXCHARISK[6]
			// wire CELL[6].IMUX_G2_DATA[0]        GT10.TXDATA[26]
			// wire CELL[6].IMUX_G2_DATA[1]        GT10.TXDATA[58]
			// wire CELL[6].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[6]
			// wire CELL[6].IMUX_G3_DATA[0]        GT10.TXDATA[27]
			// wire CELL[6].IMUX_G3_DATA[1]        GT10.TXDATA[59]
			// wire CELL[6].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[6]
			// wire CELL[6].OUT_FAN_BEL[0]         GT10.RXDATA[24]
			// wire CELL[6].OUT_FAN_BEL[1]         GT10.RXDATA[25]
			// wire CELL[6].OUT_FAN_BEL[2]         GT10.RXDATA[26]
			// wire CELL[6].OUT_FAN_BEL[3]         GT10.RXDATA[27]
			// wire CELL[6].OUT_FAN_BEL[4]         GT10.RXDATA[56]
			// wire CELL[6].OUT_FAN_BEL[5]         GT10.RXDATA[57]
			// wire CELL[6].OUT_FAN_BEL[6]         GT10.RXDATA[58]
			// wire CELL[6].OUT_FAN_BEL[7]         GT10.RXDATA[59]
			// wire CELL[6].OUT_SEC_BEL[9]         GT10.TXKERR[6]
			// wire CELL[6].OUT_SEC_BEL[10]        GT10.TXRUNDISP[6]
			// wire CELL[6].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[6]
			// wire CELL[6].OUT_SEC_BEL[12]        GT10.RXCHARISK[6]
			// wire CELL[6].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[6]
			// wire CELL[6].OUT_SEC_BEL[14]        GT10.RXDISPERR[6]
			// wire CELL[6].OUT_SEC_BEL[15]        GT10.RXRUNDISP[6]
			// wire CELL[7].IMUX_G0_DATA[0]        GT10.TXDATA[28]
			// wire CELL[7].IMUX_G0_DATA[1]        GT10.TXDATA[60]
			// wire CELL[7].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[7]
			// wire CELL[7].IMUX_G1_DATA[0]        GT10.TXDATA[29]
			// wire CELL[7].IMUX_G1_DATA[1]        GT10.TXDATA[61]
			// wire CELL[7].IMUX_G1_DATA[2]        GT10.TXCHARISK[7]
			// wire CELL[7].IMUX_G2_DATA[0]        GT10.TXDATA[30]
			// wire CELL[7].IMUX_G2_DATA[1]        GT10.TXDATA[62]
			// wire CELL[7].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[7]
			// wire CELL[7].IMUX_G3_DATA[0]        GT10.TXDATA[31]
			// wire CELL[7].IMUX_G3_DATA[1]        GT10.TXDATA[63]
			// wire CELL[7].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[7]
			// wire CELL[7].OUT_FAN_BEL[0]         GT10.RXDATA[28]
			// wire CELL[7].OUT_FAN_BEL[1]         GT10.RXDATA[29]
			// wire CELL[7].OUT_FAN_BEL[2]         GT10.RXDATA[30]
			// wire CELL[7].OUT_FAN_BEL[3]         GT10.RXDATA[31]
			// wire CELL[7].OUT_FAN_BEL[4]         GT10.RXDATA[60]
			// wire CELL[7].OUT_FAN_BEL[5]         GT10.RXDATA[61]
			// wire CELL[7].OUT_FAN_BEL[6]         GT10.RXDATA[62]
			// wire CELL[7].OUT_FAN_BEL[7]         GT10.RXDATA[63]
			// wire CELL[7].OUT_SEC_BEL[8]         GT10.TXBUFERR
			// wire CELL[7].OUT_SEC_BEL[9]         GT10.TXKERR[7]
			// wire CELL[7].OUT_SEC_BEL[10]        GT10.TXRUNDISP[7]
			// wire CELL[7].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[7]
			// wire CELL[7].OUT_SEC_BEL[12]        GT10.RXCHARISK[7]
			// wire CELL[7].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[7]
			// wire CELL[7].OUT_SEC_BEL[14]        GT10.RXDISPERR[7]
			// wire CELL[7].OUT_SEC_BEL[15]        GT10.RXRUNDISP[7]
		}

		tile_class GIGABIT10_N {
			cell CELL_IO;
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];
			cell CELL[4];
			cell CELL[5];
			cell CELL[6];
			cell CELL[7];
			bitrect MAIN_IO: Vertical (rev 22, rev 80);
			bitrect MAIN[0]: Vertical (rev 22, rev 80);
			bitrect MAIN[1]: Vertical (rev 22, rev 80);
			bitrect MAIN[2]: Vertical (rev 22, rev 80);
			bitrect MAIN[3]: Vertical (rev 22, rev 80);
			bitrect MAIN[4]: Vertical (rev 22, rev 80);
			bitrect MAIN[5]: Vertical (rev 22, rev 80);
			bitrect MAIN[6]: Vertical (rev 22, rev 80);
			bitrect MAIN[7]: Vertical (rev 22, rev 80);

			bel GT10 {
				input REFCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[2];
				input REFCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[3];
				input REFCLKBSEL = CELL_IO.IMUX_G3_DATA[4];
				input REFCLKSEL = CELL_IO.IMUX_G2_DATA[1];
				input POWERDOWN = CELL_IO.IMUX_G0_DATA[2];
				input LOOPBACK[0] = CELL_IO.IMUX_G0_DATA[3];
				input LOOPBACK[1] = CELL_IO.IMUX_G1_DATA[3];
				input RXUSRCLK = CELL_IO.IMUX_DCM_CLK_OPTINV[0];
				input RXUSRCLK2 = CELL_IO.IMUX_DCM_CLK_OPTINV[1];
				input RXRESET = CELL_IO.IMUX_SR_OPTINV[0];
				input PMARXLOCKSEL[0] = CELL_IO.IMUX_G3_DATA[6];
				input PMARXLOCKSEL[1] = CELL_IO.IMUX_G0_DATA[7];
				input RXPOLARITY = CELL_IO.IMUX_G1_DATA[2];
				input RXDATAWIDTH[0] = CELL[3].IMUX_G2_DATA[4];
				input RXDATAWIDTH[1] = CELL[3].IMUX_G3_DATA[4];
				input RXINTDATAWIDTH[0] = CELL[3].IMUX_G2_DATA[5];
				input RXINTDATAWIDTH[1] = CELL[3].IMUX_G3_DATA[5];
				input RXDEC8B10BUSE = CELL[5].IMUX_G0_DATA[3];
				input RXDEC64B66BUSE = CELL[4].IMUX_G0_DATA[4];
				input RXBLOCKSYNC64B66BUSE = CELL[3].IMUX_G1_DATA[6];
				input RXDESCRAM64B66BUSE = CELL[3].IMUX_G0_DATA[6];
				input RXCOMMADETUSE = CELL[3].IMUX_G2_DATA[6];
				input RXIGNOREBTF = CELL[4].IMUX_G1_DATA[3];
				input RXSLIDE = CELL[3].IMUX_G3_DATA[6];
				input ENMCOMMAALIGN = CELL[0].IMUX_G1_DATA[7];
				input ENPCOMMAALIGN = CELL[0].IMUX_G1_DATA[4];
				input TXUSRCLK = CELL[0].IMUX_CLK_OPTINV[0];
				input TXUSRCLK2 = CELL[0].IMUX_CLK_OPTINV[1];
				input TXRESET = CELL[0].IMUX_SR_OPTINV[0];
				input TXPOLARITY = CELL_IO.IMUX_G2_DATA[3];
				input TXINHIBIT = CELL_IO.IMUX_G3_DATA[3];
				input TXDATAWIDTH[0] = CELL[3].IMUX_G0_DATA[4];
				input TXDATAWIDTH[1] = CELL[3].IMUX_G1_DATA[4];
				input TXINTDATAWIDTH[0] = CELL[3].IMUX_G0_DATA[5];
				input TXINTDATAWIDTH[1] = CELL[3].IMUX_G1_DATA[5];
				input TXDATA[0] = CELL[0].IMUX_G0_DATA[0];
				input TXDATA[1] = CELL[0].IMUX_G1_DATA[0];
				input TXDATA[2] = CELL[0].IMUX_G2_DATA[0];
				input TXDATA[3] = CELL[0].IMUX_G3_DATA[0];
				input TXDATA[4] = CELL[1].IMUX_G0_DATA[0];
				input TXDATA[5] = CELL[1].IMUX_G1_DATA[0];
				input TXDATA[6] = CELL[1].IMUX_G2_DATA[0];
				input TXDATA[7] = CELL[1].IMUX_G3_DATA[0];
				input TXDATA[8] = CELL[2].IMUX_G0_DATA[0];
				input TXDATA[9] = CELL[2].IMUX_G1_DATA[0];
				input TXDATA[10] = CELL[2].IMUX_G2_DATA[0];
				input TXDATA[11] = CELL[2].IMUX_G3_DATA[0];
				input TXDATA[12] = CELL[3].IMUX_G0_DATA[0];
				input TXDATA[13] = CELL[3].IMUX_G1_DATA[0];
				input TXDATA[14] = CELL[3].IMUX_G2_DATA[0];
				input TXDATA[15] = CELL[3].IMUX_G3_DATA[0];
				input TXDATA[16] = CELL[4].IMUX_G0_DATA[0];
				input TXDATA[17] = CELL[4].IMUX_G1_DATA[0];
				input TXDATA[18] = CELL[4].IMUX_G2_DATA[0];
				input TXDATA[19] = CELL[4].IMUX_G3_DATA[0];
				input TXDATA[20] = CELL[5].IMUX_G0_DATA[0];
				input TXDATA[21] = CELL[5].IMUX_G1_DATA[0];
				input TXDATA[22] = CELL[5].IMUX_G2_DATA[0];
				input TXDATA[23] = CELL[5].IMUX_G3_DATA[0];
				input TXDATA[24] = CELL[6].IMUX_G0_DATA[0];
				input TXDATA[25] = CELL[6].IMUX_G1_DATA[0];
				input TXDATA[26] = CELL[6].IMUX_G2_DATA[0];
				input TXDATA[27] = CELL[6].IMUX_G3_DATA[0];
				input TXDATA[28] = CELL[7].IMUX_G0_DATA[0];
				input TXDATA[29] = CELL[7].IMUX_G1_DATA[0];
				input TXDATA[30] = CELL[7].IMUX_G2_DATA[0];
				input TXDATA[31] = CELL[7].IMUX_G3_DATA[0];
				input TXDATA[32] = CELL[0].IMUX_G0_DATA[1];
				input TXDATA[33] = CELL[0].IMUX_G1_DATA[1];
				input TXDATA[34] = CELL[0].IMUX_G2_DATA[1];
				input TXDATA[35] = CELL[0].IMUX_G3_DATA[1];
				input TXDATA[36] = CELL[1].IMUX_G0_DATA[1];
				input TXDATA[37] = CELL[1].IMUX_G1_DATA[1];
				input TXDATA[38] = CELL[1].IMUX_G2_DATA[1];
				input TXDATA[39] = CELL[1].IMUX_G3_DATA[1];
				input TXDATA[40] = CELL[2].IMUX_G0_DATA[1];
				input TXDATA[41] = CELL[2].IMUX_G1_DATA[1];
				input TXDATA[42] = CELL[2].IMUX_G2_DATA[1];
				input TXDATA[43] = CELL[2].IMUX_G3_DATA[1];
				input TXDATA[44] = CELL[3].IMUX_G0_DATA[1];
				input TXDATA[45] = CELL[3].IMUX_G1_DATA[1];
				input TXDATA[46] = CELL[3].IMUX_G2_DATA[1];
				input TXDATA[47] = CELL[3].IMUX_G3_DATA[1];
				input TXDATA[48] = CELL[4].IMUX_G0_DATA[1];
				input TXDATA[49] = CELL[4].IMUX_G1_DATA[1];
				input TXDATA[50] = CELL[4].IMUX_G2_DATA[1];
				input TXDATA[51] = CELL[4].IMUX_G3_DATA[1];
				input TXDATA[52] = CELL[5].IMUX_G0_DATA[1];
				input TXDATA[53] = CELL[5].IMUX_G1_DATA[1];
				input TXDATA[54] = CELL[5].IMUX_G2_DATA[1];
				input TXDATA[55] = CELL[5].IMUX_G3_DATA[1];
				input TXDATA[56] = CELL[6].IMUX_G0_DATA[1];
				input TXDATA[57] = CELL[6].IMUX_G1_DATA[1];
				input TXDATA[58] = CELL[6].IMUX_G2_DATA[1];
				input TXDATA[59] = CELL[6].IMUX_G3_DATA[1];
				input TXDATA[60] = CELL[7].IMUX_G0_DATA[1];
				input TXDATA[61] = CELL[7].IMUX_G1_DATA[1];
				input TXDATA[62] = CELL[7].IMUX_G2_DATA[1];
				input TXDATA[63] = CELL[7].IMUX_G3_DATA[1];
				input TXBYPASS8B10B[0] = CELL[0].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[1] = CELL[1].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[2] = CELL[2].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[3] = CELL[3].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[4] = CELL[4].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[5] = CELL[5].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[6] = CELL[6].IMUX_G0_DATA[2];
				input TXBYPASS8B10B[7] = CELL[7].IMUX_G0_DATA[2];
				input TXCHARISK[0] = CELL[0].IMUX_G1_DATA[2];
				input TXCHARISK[1] = CELL[1].IMUX_G1_DATA[2];
				input TXCHARISK[2] = CELL[2].IMUX_G1_DATA[2];
				input TXCHARISK[3] = CELL[3].IMUX_G1_DATA[2];
				input TXCHARISK[4] = CELL[4].IMUX_G1_DATA[2];
				input TXCHARISK[5] = CELL[5].IMUX_G1_DATA[2];
				input TXCHARISK[6] = CELL[6].IMUX_G1_DATA[2];
				input TXCHARISK[7] = CELL[7].IMUX_G1_DATA[2];
				input TXCHARDISPMODE[0] = CELL[0].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[1] = CELL[1].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[2] = CELL[2].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[3] = CELL[3].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[4] = CELL[4].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[5] = CELL[5].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[6] = CELL[6].IMUX_G2_DATA[2];
				input TXCHARDISPMODE[7] = CELL[7].IMUX_G2_DATA[2];
				input TXCHARDISPVAL[0] = CELL[0].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[1] = CELL[1].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[2] = CELL[2].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[3] = CELL[3].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[4] = CELL[4].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[5] = CELL[5].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[6] = CELL[6].IMUX_G3_DATA[2];
				input TXCHARDISPVAL[7] = CELL[7].IMUX_G3_DATA[2];
				input TXFORCECRCERR = CELL[3].IMUX_G3_DATA[3];
				input TXENC8B10BUSE = CELL[4].IMUX_G2_DATA[3];
				input TXENC64B66BUSE = CELL[4].IMUX_G3_DATA[3];
				input TXSCRAM64B66BUSE = CELL[4].IMUX_G1_DATA[4];
				input TXGEARBOX64B66BUSE = CELL[4].IMUX_G2_DATA[4];
				input ENCHANSYNC = CELL_IO.IMUX_G1_DATA[1];
				input CHBONDI[0] = CELL_IO.IMUX_G0_DATA[0];
				input CHBONDI[1] = CELL_IO.IMUX_G1_DATA[0];
				input CHBONDI[2] = CELL_IO.IMUX_G2_DATA[0];
				input CHBONDI[3] = CELL_IO.IMUX_G3_DATA[0];
				input CHBONDI[4] = CELL_IO.IMUX_G0_DATA[1];
				input PMAINIT = CELL_IO.IMUX_G3_DATA[1];
				input PMAREGADDR[0] = CELL[5].IMUX_G0_DATA[6];
				input PMAREGADDR[1] = CELL[5].IMUX_G1_DATA[6];
				input PMAREGADDR[2] = CELL[5].IMUX_G2_DATA[6];
				input PMAREGADDR[3] = CELL[5].IMUX_G3_DATA[6];
				input PMAREGADDR[4] = CELL[5].IMUX_G0_DATA[7];
				input PMAREGADDR[5] = CELL[5].IMUX_G1_DATA[7];
				input PMAREGDATAIN[0] = CELL[5].IMUX_G0_DATA[4];
				input PMAREGDATAIN[1] = CELL[5].IMUX_G1_DATA[4];
				input PMAREGDATAIN[2] = CELL[5].IMUX_G2_DATA[4];
				input PMAREGDATAIN[3] = CELL[5].IMUX_G3_DATA[4];
				input PMAREGDATAIN[4] = CELL[5].IMUX_G0_DATA[5];
				input PMAREGDATAIN[5] = CELL[5].IMUX_G1_DATA[5];
				input PMAREGDATAIN[6] = CELL[5].IMUX_G2_DATA[5];
				input PMAREGDATAIN[7] = CELL[5].IMUX_G3_DATA[5];
				input PMAREGRW = CELL[5].IMUX_G1_DATA[3];
				input PMAREGSTROBE = CELL[5].IMUX_G2_DATA[3];
				input SCANEN = CELL[4].IMUX_G1_DATA[6];
				input SCANMODE = CELL[4].IMUX_G2_DATA[6];
				input SCANIN = CELL[4].IMUX_G0_DATA[6];
				input TESTMEMORY = CELL[4].IMUX_G0_DATA[3];
				output RXRECCLK = CELL_IO.OUT_FAN_BEL[1];
				output PMARXLOCK = CELL_IO.OUT_SEC_BEL[8];
				output RXDATA[0] = CELL[0].OUT_FAN_BEL[0];
				output RXDATA[1] = CELL[0].OUT_FAN_BEL[1];
				output RXDATA[2] = CELL[0].OUT_FAN_BEL[2];
				output RXDATA[3] = CELL[0].OUT_FAN_BEL[3];
				output RXDATA[4] = CELL[1].OUT_FAN_BEL[0];
				output RXDATA[5] = CELL[1].OUT_FAN_BEL[1];
				output RXDATA[6] = CELL[1].OUT_FAN_BEL[2];
				output RXDATA[7] = CELL[1].OUT_FAN_BEL[3];
				output RXDATA[8] = CELL[2].OUT_FAN_BEL[0];
				output RXDATA[9] = CELL[2].OUT_FAN_BEL[1];
				output RXDATA[10] = CELL[2].OUT_FAN_BEL[2];
				output RXDATA[11] = CELL[2].OUT_FAN_BEL[3];
				output RXDATA[12] = CELL[3].OUT_FAN_BEL[0];
				output RXDATA[13] = CELL[3].OUT_FAN_BEL[1];
				output RXDATA[14] = CELL[3].OUT_FAN_BEL[2];
				output RXDATA[15] = CELL[3].OUT_FAN_BEL[3];
				output RXDATA[16] = CELL[4].OUT_FAN_BEL[0];
				output RXDATA[17] = CELL[4].OUT_FAN_BEL[1];
				output RXDATA[18] = CELL[4].OUT_FAN_BEL[2];
				output RXDATA[19] = CELL[4].OUT_FAN_BEL[3];
				output RXDATA[20] = CELL[5].OUT_FAN_BEL[0];
				output RXDATA[21] = CELL[5].OUT_FAN_BEL[1];
				output RXDATA[22] = CELL[5].OUT_FAN_BEL[2];
				output RXDATA[23] = CELL[5].OUT_FAN_BEL[3];
				output RXDATA[24] = CELL[6].OUT_FAN_BEL[0];
				output RXDATA[25] = CELL[6].OUT_FAN_BEL[1];
				output RXDATA[26] = CELL[6].OUT_FAN_BEL[2];
				output RXDATA[27] = CELL[6].OUT_FAN_BEL[3];
				output RXDATA[28] = CELL[7].OUT_FAN_BEL[0];
				output RXDATA[29] = CELL[7].OUT_FAN_BEL[1];
				output RXDATA[30] = CELL[7].OUT_FAN_BEL[2];
				output RXDATA[31] = CELL[7].OUT_FAN_BEL[3];
				output RXDATA[32] = CELL[0].OUT_FAN_BEL[4];
				output RXDATA[33] = CELL[0].OUT_FAN_BEL[5];
				output RXDATA[34] = CELL[0].OUT_FAN_BEL[6];
				output RXDATA[35] = CELL[0].OUT_FAN_BEL[7];
				output RXDATA[36] = CELL[1].OUT_FAN_BEL[4];
				output RXDATA[37] = CELL[1].OUT_FAN_BEL[5];
				output RXDATA[38] = CELL[1].OUT_FAN_BEL[6];
				output RXDATA[39] = CELL[1].OUT_FAN_BEL[7];
				output RXDATA[40] = CELL[2].OUT_FAN_BEL[4];
				output RXDATA[41] = CELL[2].OUT_FAN_BEL[5];
				output RXDATA[42] = CELL[2].OUT_FAN_BEL[6];
				output RXDATA[43] = CELL[2].OUT_FAN_BEL[7];
				output RXDATA[44] = CELL[3].OUT_FAN_BEL[4];
				output RXDATA[45] = CELL[3].OUT_FAN_BEL[5];
				output RXDATA[46] = CELL[3].OUT_FAN_BEL[6];
				output RXDATA[47] = CELL[3].OUT_FAN_BEL[7];
				output RXDATA[48] = CELL[4].OUT_FAN_BEL[4];
				output RXDATA[49] = CELL[4].OUT_FAN_BEL[5];
				output RXDATA[50] = CELL[4].OUT_FAN_BEL[6];
				output RXDATA[51] = CELL[4].OUT_FAN_BEL[7];
				output RXDATA[52] = CELL[5].OUT_FAN_BEL[4];
				output RXDATA[53] = CELL[5].OUT_FAN_BEL[5];
				output RXDATA[54] = CELL[5].OUT_FAN_BEL[6];
				output RXDATA[55] = CELL[5].OUT_FAN_BEL[7];
				output RXDATA[56] = CELL[6].OUT_FAN_BEL[4];
				output RXDATA[57] = CELL[6].OUT_FAN_BEL[5];
				output RXDATA[58] = CELL[6].OUT_FAN_BEL[6];
				output RXDATA[59] = CELL[6].OUT_FAN_BEL[7];
				output RXDATA[60] = CELL[7].OUT_FAN_BEL[4];
				output RXDATA[61] = CELL[7].OUT_FAN_BEL[5];
				output RXDATA[62] = CELL[7].OUT_FAN_BEL[6];
				output RXDATA[63] = CELL[7].OUT_FAN_BEL[7];
				output RXNOTINTABLE[0] = CELL[0].OUT_SEC_BEL[13];
				output RXNOTINTABLE[1] = CELL[1].OUT_SEC_BEL[13];
				output RXNOTINTABLE[2] = CELL[2].OUT_SEC_BEL[13];
				output RXNOTINTABLE[3] = CELL[3].OUT_SEC_BEL[13];
				output RXNOTINTABLE[4] = CELL[4].OUT_SEC_BEL[13];
				output RXNOTINTABLE[5] = CELL[5].OUT_SEC_BEL[13];
				output RXNOTINTABLE[6] = CELL[6].OUT_SEC_BEL[13];
				output RXNOTINTABLE[7] = CELL[7].OUT_SEC_BEL[13];
				output RXDISPERR[0] = CELL[0].OUT_SEC_BEL[14];
				output RXDISPERR[1] = CELL[1].OUT_SEC_BEL[14];
				output RXDISPERR[2] = CELL[2].OUT_SEC_BEL[14];
				output RXDISPERR[3] = CELL[3].OUT_SEC_BEL[14];
				output RXDISPERR[4] = CELL[4].OUT_SEC_BEL[14];
				output RXDISPERR[5] = CELL[5].OUT_SEC_BEL[14];
				output RXDISPERR[6] = CELL[6].OUT_SEC_BEL[14];
				output RXDISPERR[7] = CELL[7].OUT_SEC_BEL[14];
				output RXCHARISK[0] = CELL[0].OUT_SEC_BEL[12];
				output RXCHARISK[1] = CELL[1].OUT_SEC_BEL[12];
				output RXCHARISK[2] = CELL[2].OUT_SEC_BEL[12];
				output RXCHARISK[3] = CELL[3].OUT_SEC_BEL[12];
				output RXCHARISK[4] = CELL[4].OUT_SEC_BEL[12];
				output RXCHARISK[5] = CELL[5].OUT_SEC_BEL[12];
				output RXCHARISK[6] = CELL[6].OUT_SEC_BEL[12];
				output RXCHARISK[7] = CELL[7].OUT_SEC_BEL[12];
				output RXCHARISCOMMA[0] = CELL[0].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[1] = CELL[1].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[2] = CELL[2].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[3] = CELL[3].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[4] = CELL[4].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[5] = CELL[5].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[6] = CELL[6].OUT_SEC_BEL[11];
				output RXCHARISCOMMA[7] = CELL[7].OUT_SEC_BEL[11];
				output RXRUNDISP[0] = CELL[0].OUT_SEC_BEL[15];
				output RXRUNDISP[1] = CELL[1].OUT_SEC_BEL[15];
				output RXRUNDISP[2] = CELL[2].OUT_SEC_BEL[15];
				output RXRUNDISP[3] = CELL[3].OUT_SEC_BEL[15];
				output RXRUNDISP[4] = CELL[4].OUT_SEC_BEL[15];
				output RXRUNDISP[5] = CELL[5].OUT_SEC_BEL[15];
				output RXRUNDISP[6] = CELL[6].OUT_SEC_BEL[15];
				output RXRUNDISP[7] = CELL[7].OUT_SEC_BEL[15];
				output RXCOMMADET = CELL_IO.OUT_SEC_BEL[12];
				output RXREALIGN = CELL_IO.OUT_SEC_BEL[13];
				output RXLOSSOFSYNC[0] = CELL[0].OUT_SEC_BEL[8];
				output RXLOSSOFSYNC[1] = CELL[1].OUT_SEC_BEL[8];
				output RXCLKCORCNT[0] = CELL_IO.OUT_SEC_BEL[11];
				output RXCLKCORCNT[1] = CELL_IO.OUT_SEC_BEL[10];
				output RXCLKCORCNT[2] = CELL_IO.OUT_SEC_BEL[9];
				output RXBUFSTATUS[0] = CELL_IO.OUT_SEC_BEL[15];
				output RXBUFSTATUS[1] = CELL_IO.OUT_SEC_BEL[14];
				output RXCHECKINGCRC = CELL[3].OUT_SEC_BEL[8];
				output RXCRCERR = CELL[2].OUT_SEC_BEL[8];
				output TXOUTCLK = CELL_IO.OUT_FAN_BEL[7];
				output TXKERR[0] = CELL[0].OUT_SEC_BEL[9];
				output TXKERR[1] = CELL[1].OUT_SEC_BEL[9];
				output TXKERR[2] = CELL[2].OUT_SEC_BEL[9];
				output TXKERR[3] = CELL[3].OUT_SEC_BEL[9];
				output TXKERR[4] = CELL[4].OUT_SEC_BEL[9];
				output TXKERR[5] = CELL[5].OUT_SEC_BEL[9];
				output TXKERR[6] = CELL[6].OUT_SEC_BEL[9];
				output TXKERR[7] = CELL[7].OUT_SEC_BEL[9];
				output TXRUNDISP[0] = CELL[0].OUT_SEC_BEL[10];
				output TXRUNDISP[1] = CELL[1].OUT_SEC_BEL[10];
				output TXRUNDISP[2] = CELL[2].OUT_SEC_BEL[10];
				output TXRUNDISP[3] = CELL[3].OUT_SEC_BEL[10];
				output TXRUNDISP[4] = CELL[4].OUT_SEC_BEL[10];
				output TXRUNDISP[5] = CELL[5].OUT_SEC_BEL[10];
				output TXRUNDISP[6] = CELL[6].OUT_SEC_BEL[10];
				output TXRUNDISP[7] = CELL[7].OUT_SEC_BEL[10];
				output TXBUFERR = CELL[7].OUT_SEC_BEL[8];
				output CHBONDO[0] = CELL_IO.OUT_FAN_BEL[2];
				output CHBONDO[1] = CELL_IO.OUT_FAN_BEL[3];
				output CHBONDO[2] = CELL_IO.OUT_FAN_BEL[4];
				output CHBONDO[3] = CELL_IO.OUT_FAN_BEL[5];
				output CHBONDO[4] = CELL_IO.OUT_FAN_BEL[6];
				output CHBONDDONE = CELL_IO.OUT_FAN_BEL[0];
				output SCANOUT = CELL[4].OUT_SEC_BEL[8];
				attribute PMA_REG @[
					[MAIN[5][0][47], MAIN[5][0][46], MAIN[5][0][45], MAIN[5][0][44], MAIN[5][0][43], MAIN[5][0][42], MAIN[5][0][41], MAIN[5][0][40]],
					[MAIN[5][0][55], MAIN[5][0][54], MAIN[5][0][53], MAIN[5][0][52], MAIN[5][0][51], MAIN[5][0][50], MAIN[5][0][49], MAIN[5][0][48]],
					[MAIN[5][0][63], MAIN[5][0][62], MAIN[5][0][61], MAIN[5][0][60], MAIN[5][0][59], MAIN[5][0][58], MAIN[5][0][57], MAIN[5][0][56]],
					[MAIN[5][0][71], MAIN[5][0][70], MAIN[5][0][69], MAIN[5][0][68], MAIN[5][0][67], MAIN[5][0][66], MAIN[5][0][65], MAIN[5][0][64]],
					[MAIN[5][0][79], MAIN[5][0][78], MAIN[5][0][77], MAIN[5][0][76], MAIN[5][0][75], MAIN[5][0][74], MAIN[5][0][73], MAIN[5][0][72]],
					[MAIN[6][0][7], MAIN[6][0][6], MAIN[6][0][5], MAIN[6][0][4], MAIN[7][0][2], MAIN[6][0][2], MAIN[6][0][1], MAIN[6][0][0]],
					[MAIN[6][0][15], MAIN[6][0][14], MAIN[6][0][13], MAIN[6][0][12], MAIN[6][0][11], MAIN[6][0][10], MAIN[6][0][9], MAIN[6][0][8]],
					[MAIN[6][0][23], MAIN[6][0][22], MAIN[6][0][21], MAIN[6][0][20], MAIN[6][0][19], MAIN[6][0][18], MAIN[6][0][17], MAIN[6][0][16]],
					[MAIN[6][0][31], MAIN[6][0][30], MAIN[6][0][29], MAIN[6][0][28], MAIN[6][0][27], MAIN[6][0][26], MAIN[6][0][25], MAIN[6][0][24]],
					[MAIN[6][0][39], MAIN[6][0][38], MAIN[6][0][37], MAIN[6][0][36], MAIN[6][0][35], MAIN[6][0][34], MAIN[6][0][33], MAIN[6][0][32]],
					[MAIN[6][0][47], MAIN[6][0][46], MAIN[6][0][45], MAIN[6][0][44], MAIN[6][0][43], MAIN[6][0][42], MAIN[6][0][41], MAIN[6][0][40]],
					[MAIN[6][0][55], MAIN[6][0][54], MAIN[6][0][53], MAIN[6][0][52], MAIN[6][0][51], MAIN[6][0][50], MAIN[6][0][49], MAIN[6][0][48]],
					[MAIN[6][0][63], MAIN[6][0][62], MAIN[6][0][61], MAIN[6][0][60], MAIN[6][0][59], MAIN[6][0][58], MAIN[6][0][57], MAIN[6][0][56]],
					[MAIN[6][0][71], MAIN[6][0][70], MAIN[6][0][69], MAIN[6][0][68], MAIN[6][0][67], MAIN[6][0][66], MAIN[6][0][65], MAIN[6][0][64]],
					[MAIN[6][0][79], MAIN[6][0][78], MAIN[6][0][77], MAIN[6][0][76], MAIN[6][0][75], MAIN[6][0][74], MAIN[6][0][73], MAIN[6][0][72]],
					[MAIN[4][0][57], MAIN[4][0][56], MAIN[4][0][55], MAIN[4][0][54], MAIN[4][0][53], MAIN[4][0][52], MAIN[4][0][51], MAIN[4][0][50]],
				];
				attribute MASTERBIAS @[MAIN[5][0][41], MAIN[5][0][40]];
				attribute VCODAC @[MAIN[5][0][47], MAIN[5][0][46], MAIN[5][0][45], MAIN[5][0][44], MAIN[5][0][43], MAIN[5][0][42]];
				attribute TXDIVRATIO @[MAIN[5][0][57], MAIN[5][0][56], MAIN[5][0][55], MAIN[5][0][54], MAIN[5][0][53], MAIN[5][0][52], MAIN[5][0][51], MAIN[5][0][50], MAIN[5][0][49], MAIN[5][0][48]];
				attribute TXBUSWID @[MAIN[5][0][58]];
				attribute ENDCD @[MAIN[5][0][59]];
				attribute SEL_DAC_TRAN @[MAIN[5][0][61], MAIN[5][0][60], MAIN[6][0][31], MAIN[6][0][30]];
				attribute SEL_DAC_FIX @[MAIN[5][0][63], MAIN[5][0][62], MAIN[6][0][39], MAIN[6][0][38]];
				attribute TXLOOPFILTERC @[MAIN[5][0][65], MAIN[5][0][64]];
				attribute TXLOOPFILTERR @[MAIN[5][0][67], MAIN[5][0][66]];
				attribute IBOOST @[MAIN[5][0][71]];
				attribute TXCPI @[MAIN[5][0][72]];
				attribute TXVCODAC @[MAIN[5][0][74]];
				attribute TXVCOGAIN @[MAIN[5][0][75]];
				attribute TXVSEL @[MAIN[5][0][77], MAIN[5][0][76]];
				attribute TXREG @[MAIN[5][0][79], MAIN[5][0][78]];
				attribute TXDOWNLEVEL @[MAIN[7][0][2], MAIN[6][0][2], MAIN[6][0][1], MAIN[6][0][0]];
				attribute PRDRVOFF @[MAIN[6][0][4]];
				attribute EMPOFF @[MAIN[6][0][5]];
				attribute SLEW @[MAIN[6][0][6]];
				attribute TXEMPHLEVEL @[MAIN[6][0][11], MAIN[6][0][10], MAIN[6][0][9], MAIN[6][0][8]];
				attribute TXDIGSW @[MAIN[6][0][12]];
				attribute TXANASW @[MAIN[6][0][13]];
				attribute RXDIVRATIO @[MAIN[6][0][29], MAIN[6][0][28], MAIN[6][0][27], MAIN[6][0][26], MAIN[6][0][25], MAIN[6][0][24], MAIN[6][0][23], MAIN[6][0][22], MAIN[6][0][21], MAIN[6][0][20], MAIN[6][0][19], MAIN[6][0][18], MAIN[6][0][17], MAIN[6][0][16]];
				attribute RXLOOPFILTERC @[MAIN[6][0][33], MAIN[6][0][32]];
				attribute RXLOOPFILTERR @[MAIN[6][0][36], MAIN[6][0][35], MAIN[6][0][34]];
				attribute AFE_FLAT_ENABLE @[MAIN[6][0][37]];
				attribute RXVCOSW @[MAIN[6][0][40]];
				attribute RXCPI @[MAIN[6][0][55], MAIN[6][0][41]];
				attribute RXVCODAC @[MAIN[6][0][42]];
				attribute RXVCOGAIN @[MAIN[6][0][43]];
				attribute RXVSEL @[MAIN[6][0][45], MAIN[6][0][44]];
				attribute RXREG @[MAIN[6][0][47], MAIN[6][0][46]];
				attribute RXFLTCPT @[MAIN[6][0][52], MAIN[6][0][51], MAIN[6][0][50], MAIN[6][0][49], MAIN[6][0][48]];
				attribute RXVSELCP @[MAIN[6][0][54], MAIN[6][0][53]];
				attribute VSELAFE @[MAIN[6][0][57], MAIN[6][0][56]];
				attribute RXFEI @[MAIN[6][0][59], MAIN[6][0][58]];
				attribute RXFLCPI @[MAIN[6][0][61], MAIN[6][0][60]];
				attribute RXFER @[MAIN[6][0][71], MAIN[6][0][70], MAIN[6][0][69], MAIN[6][0][68], MAIN[6][0][67], MAIN[6][0][66], MAIN[6][0][65], MAIN[6][0][64], MAIN[6][0][63], MAIN[6][0][62]];
				attribute PMA_REG_0E @[MAIN[6][0][79], MAIN[6][0][78], MAIN[6][0][77], MAIN[6][0][76], MAIN[6][0][75], MAIN[6][0][74], MAIN[6][0][73], MAIN[6][0][72]];
				attribute BIASEN @MAIN[4][0][50];
				attribute TXANAEN @MAIN[4][0][51];
				attribute TXDIGEN @MAIN[4][0][52];
				attribute RXANAEN @MAIN[4][0][53];
				attribute PMA_PWR_CNTRL_BIT4 @MAIN[4][0][54];
				attribute TXEN @MAIN[4][0][55];
				attribute RXEN @MAIN[4][0][56];
				attribute TXDRVEN @MAIN[4][0][57];
				attribute RX_BUFFER_USE @MAIN[1][0][25];
				attribute RX_CRC_USE @MAIN[2][0][35];
				attribute RX_LOS_INVALID_INCR @[MAIN[3][0][30], MAIN[3][0][22], MAIN[3][0][21], MAIN[3][0][20], MAIN[3][0][19], MAIN[3][0][18], MAIN[3][0][17], MAIN[3][0][16]] {
					_1 = 0b00000001,
					_2 = 0b00000010,
					_4 = 0b00000100,
					_8 = 0b00001000,
					_16 = 0b00010000,
					_32 = 0b00100000,
					_64 = 0b01000000,
					_128 = 0b10000000,
				}
				attribute RX_LOS_THRESHOLD @[MAIN[3][0][15], MAIN[3][0][14], MAIN[3][0][13], MAIN[3][0][12], MAIN[3][0][11], MAIN[3][0][10], MAIN[3][0][9], MAIN[3][0][8]] {
					_4 = 0b00000001,
					_8 = 0b00000010,
					_16 = 0b00000100,
					_32 = 0b00001000,
					_64 = 0b00010000,
					_128 = 0b00100000,
					_256 = 0b01000000,
					_512 = 0b10000000,
				}
				attribute RX_LOSS_OF_SYNC_FSM @MAIN[3][0][23];
				attribute TX_BUFFER_USE @MAIN_IO[0][36];
				attribute TX_CRC_FORCE_VALUE @[MAIN_IO[0][45], MAIN_IO[0][44], MAIN_IO[0][43], MAIN_IO[0][42], MAIN_IO[0][41], MAIN_IO[0][40], MAIN_IO[0][39], MAIN_IO[0][38]];
				attribute TX_CRC_USE @MAIN_IO[0][37];
				attribute ALIGN_COMMA_WORD @[MAIN[4][0][1], MAIN[4][0][0]] {
					_1 = 0b00,
					_2 = 0b01,
					_4 = 0b10,
				}
				attribute PCOMMA_DETECT @MAIN[0][0][34];
				attribute MCOMMA_DETECT @MAIN[0][0][22];
				attribute COMMA_10B_MASK @[MAIN[0][0][10], MAIN[0][0][9], MAIN[0][0][8], MAIN[0][0][7], MAIN[0][0][6], MAIN[0][0][5], MAIN[0][0][4], MAIN[0][0][3], MAIN[0][0][2], MAIN[0][0][1]];
				attribute PCOMMA_10B_VALUE @[MAIN[0][0][32], MAIN[0][0][31], MAIN[0][0][30], MAIN[0][0][29], MAIN[0][0][28], MAIN[0][0][27], MAIN[0][0][26], MAIN[0][0][25], MAIN[0][0][24], MAIN[0][0][23]];
				attribute MCOMMA_10B_VALUE @[MAIN[0][0][20], MAIN[0][0][19], MAIN[0][0][18], MAIN[0][0][17], MAIN[0][0][16], MAIN[0][0][15], MAIN[0][0][14], MAIN[0][0][13], MAIN[0][0][12], MAIN[0][0][11]];
				attribute DEC_PCOMMA_DETECT @MAIN[1][0][31];
				attribute DEC_MCOMMA_DETECT @MAIN[1][0][32];
				attribute DEC_VALID_COMMA_ONLY @MAIN[1][0][30];
				attribute SH_CNT_MAX @[MAIN[7][0][22], MAIN[7][0][21], MAIN[7][0][20], MAIN[7][0][19], MAIN[7][0][18], MAIN[7][0][17], MAIN[7][0][16], MAIN[7][0][15]];
				attribute SH_INVALID_CNT_MAX @[MAIN[7][0][30], MAIN[7][0][29], MAIN[7][0][28], MAIN[7][0][27], MAIN[7][0][26], MAIN[7][0][25], MAIN[7][0][24], MAIN[7][0][23]];
				attribute CRC_FORMAT @[MAIN_IO[0][4], MAIN_IO[0][3]] {
					USER_MODE = 0b00,
					ETHERNET = 0b01,
					INFINIBAND = 0b11,
					FIBRE_CHAN = 0b10,
				}
				attribute CRC_START_OF_PKT @[MAIN_IO[0][20], MAIN_IO[0][19], MAIN_IO[0][18], MAIN_IO[0][17], MAIN_IO[0][16], MAIN_IO[0][15], MAIN_IO[0][14], MAIN_IO[0][13]];
				attribute CRC_END_OF_PKT @[MAIN_IO[0][77], MAIN_IO[0][76], MAIN_IO[0][75], MAIN_IO[0][74], MAIN_IO[0][73], MAIN_IO[0][72], MAIN_IO[0][71], MAIN_IO[0][70]];
				attribute CLK_CORRECT_USE @MAIN[1][0][10];
				attribute CLK_COR_8B10B_DE @MAIN[4][0][32];
				attribute CLK_COR_INSERT_IDLE_FLAG @MAIN[1][0][11];
				attribute CLK_COR_KEEP_IDLE @MAIN[1][0][12];
				attribute CLK_COR_REPEAT_WAIT @[MAIN[1][0][17], MAIN[1][0][16], MAIN[1][0][15], MAIN[1][0][14], MAIN[1][0][13]];
				attribute CLK_COR_ADJ_MAX @[MAIN[4][0][17], MAIN[4][0][16], MAIN[4][0][15], MAIN[4][0][14], MAIN[4][0][13]];
				attribute CLK_COR_MIN_LAT @[MAIN[4][0][24], MAIN[4][0][23], MAIN[4][0][22], MAIN[4][0][21], MAIN[4][0][20], MAIN[4][0][19]];
				attribute CLK_COR_MAX_LAT @[MAIN[4][0][30], MAIN[4][0][29], MAIN[4][0][28], MAIN[4][0][27], MAIN[4][0][26], MAIN[4][0][25]];
				attribute CLK_COR_SEQ_LEN @[MAIN[2][0][24], MAIN[2][0][23], MAIN[2][0][22]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_8 = 0b111,
				}
				attribute CLK_COR_SEQ_2_USE @MAIN[1][0][35];
				attribute CLK_COR_SEQ_DROP @MAIN[5][0][13];
				attribute CLK_COR_SEQ_1_MASK @[MAIN[5][0][6], MAIN[5][0][5], MAIN[5][0][4], MAIN[5][0][2]];
				attribute CLK_COR_SEQ_2_MASK @[MAIN[5][0][11], MAIN[5][0][10], MAIN[5][0][9], MAIN[5][0][8]];
				attribute CLK_COR_SEQ_1_1 @[MAIN[0][0][79], MAIN[0][0][78], MAIN[0][0][77], MAIN[0][0][76], MAIN[0][0][75], MAIN[0][0][74], MAIN[0][0][73], MAIN[0][0][72], MAIN[0][0][71], MAIN[0][0][70], MAIN[0][0][69]];
				attribute CLK_COR_SEQ_1_2 @[MAIN[0][0][68], MAIN[0][0][67], MAIN[0][0][66], MAIN[0][0][65], MAIN[0][0][64], MAIN[0][0][63], MAIN[0][0][62], MAIN[0][0][61], MAIN[0][0][60], MAIN[0][0][59], MAIN[0][0][58]];
				attribute CLK_COR_SEQ_1_3 @[MAIN[0][0][57], MAIN[0][0][56], MAIN[0][0][55], MAIN[0][0][54], MAIN[0][0][53], MAIN[0][0][52], MAIN[0][0][51], MAIN[0][0][50], MAIN[0][0][49], MAIN[0][0][48], MAIN[0][0][47]];
				attribute CLK_COR_SEQ_1_4 @[MAIN[0][0][46], MAIN[0][0][45], MAIN[0][0][44], MAIN[0][0][43], MAIN[0][0][42], MAIN[0][0][41], MAIN[0][0][40], MAIN[0][0][39], MAIN[0][0][38], MAIN[0][0][37], MAIN[0][0][36]];
				attribute CLK_COR_SEQ_2_1 @[MAIN[1][0][79], MAIN[1][0][78], MAIN[1][0][77], MAIN[1][0][76], MAIN[1][0][75], MAIN[1][0][74], MAIN[1][0][73], MAIN[1][0][72], MAIN[1][0][71], MAIN[1][0][70], MAIN[1][0][69]];
				attribute CLK_COR_SEQ_2_2 @[MAIN[1][0][68], MAIN[1][0][67], MAIN[1][0][66], MAIN[1][0][65], MAIN[1][0][64], MAIN[1][0][63], MAIN[1][0][62], MAIN[1][0][61], MAIN[1][0][60], MAIN[1][0][59], MAIN[1][0][58]];
				attribute CLK_COR_SEQ_2_3 @[MAIN[1][0][57], MAIN[1][0][56], MAIN[1][0][55], MAIN[1][0][54], MAIN[1][0][53], MAIN[1][0][52], MAIN[1][0][51], MAIN[1][0][50], MAIN[1][0][49], MAIN[1][0][48], MAIN[1][0][47]];
				attribute CLK_COR_SEQ_2_4 @[MAIN[1][0][46], MAIN[1][0][45], MAIN[1][0][44], MAIN[1][0][43], MAIN[1][0][42], MAIN[1][0][41], MAIN[1][0][40], MAIN[1][0][39], MAIN[1][0][38], MAIN[1][0][37], MAIN[1][0][36]];
				attribute CHAN_BOND_MODE @[MAIN[1][0][4], MAIN[1][0][2]] {
					NONE = 0b00,
					MASTER = 0b01,
					SLAVE_1_HOP = 0b10,
					SLAVE_2_HOPS = 0b11,
				}
				attribute CHAN_BOND_64B66B_SV @MAIN[4][0][33];
				attribute CHAN_BOND_LIMIT @[MAIN[3][0][28], MAIN[3][0][27], MAIN[3][0][26], MAIN[3][0][25], MAIN[3][0][24]];
				attribute CHAN_BOND_ONE_SHOT @MAIN[1][0][23];
				attribute CHAN_BOND_SEQ_LEN @[MAIN[2][0][28], MAIN[2][0][27], MAIN[2][0][26]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_8 = 0b111,
				}
				attribute CHAN_BOND_SEQ_2_USE @MAIN[3][0][35];
				attribute CHAN_BOND_SEQ_1_MASK @[MAIN[4][0][6], MAIN[4][0][5], MAIN[4][0][4], MAIN[4][0][3]];
				attribute CHAN_BOND_SEQ_2_MASK @[MAIN[4][0][11], MAIN[4][0][10], MAIN[4][0][9], MAIN[4][0][8]];
				attribute CHAN_BOND_SEQ_1_1 @[MAIN[2][0][79], MAIN[2][0][78], MAIN[2][0][77], MAIN[2][0][76], MAIN[2][0][75], MAIN[2][0][74], MAIN[2][0][73], MAIN[2][0][72], MAIN[2][0][71], MAIN[2][0][70], MAIN[2][0][69]];
				attribute CHAN_BOND_SEQ_1_2 @[MAIN[2][0][68], MAIN[2][0][67], MAIN[2][0][66], MAIN[2][0][65], MAIN[2][0][64], MAIN[2][0][63], MAIN[2][0][62], MAIN[2][0][61], MAIN[2][0][60], MAIN[2][0][59], MAIN[2][0][58]];
				attribute CHAN_BOND_SEQ_1_3 @[MAIN[2][0][57], MAIN[2][0][56], MAIN[2][0][55], MAIN[2][0][54], MAIN[2][0][53], MAIN[2][0][52], MAIN[2][0][51], MAIN[2][0][50], MAIN[2][0][49], MAIN[2][0][48], MAIN[2][0][47]];
				attribute CHAN_BOND_SEQ_1_4 @[MAIN[2][0][46], MAIN[2][0][45], MAIN[2][0][44], MAIN[2][0][43], MAIN[2][0][42], MAIN[2][0][41], MAIN[2][0][40], MAIN[2][0][39], MAIN[2][0][38], MAIN[2][0][37], MAIN[2][0][36]];
				attribute CHAN_BOND_SEQ_2_1 @[MAIN[3][0][79], MAIN[3][0][78], MAIN[3][0][77], MAIN[3][0][76], MAIN[3][0][75], MAIN[3][0][74], MAIN[3][0][73], MAIN[3][0][72], MAIN[3][0][71], MAIN[3][0][70], MAIN[3][0][69]];
				attribute CHAN_BOND_SEQ_2_2 @[MAIN[3][0][68], MAIN[3][0][67], MAIN[3][0][66], MAIN[3][0][65], MAIN[3][0][64], MAIN[3][0][63], MAIN[3][0][62], MAIN[3][0][61], MAIN[3][0][60], MAIN[3][0][59], MAIN[3][0][58]];
				attribute CHAN_BOND_SEQ_2_3 @[MAIN[3][0][57], MAIN[3][0][56], MAIN[3][0][55], MAIN[3][0][54], MAIN[3][0][53], MAIN[3][0][52], MAIN[3][0][51], MAIN[3][0][50], MAIN[3][0][49], MAIN[3][0][48], MAIN[3][0][47]];
				attribute CHAN_BOND_SEQ_2_4 @[MAIN[3][0][46], MAIN[3][0][45], MAIN[3][0][44], MAIN[3][0][43], MAIN[3][0][42], MAIN[3][0][41], MAIN[3][0][40], MAIN[3][0][39], MAIN[3][0][38], MAIN[3][0][37], MAIN[3][0][36]];
				attribute TEST_MODE_1 @MAIN[2][0][11];
				attribute TEST_MODE_2 @MAIN[2][0][12];
				attribute TEST_MODE_3 @MAIN[2][0][13];
				attribute TEST_MODE_4 @MAIN[2][0][14];
				attribute TEST_MODE_5 @MAIN[2][0][15];
				attribute TEST_MODE_6 @MAIN[2][0][16];
			}

			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[0] GT10.RXUSRCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[1] GT10.RXUSRCLK2
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[2] GT10.REFCLK
			// wire CELL_IO.IMUX_DCM_CLK_OPTINV[3] GT10.REFCLK2
			// wire CELL_IO.IMUX_SR_OPTINV[0]      GT10.RXRESET
			// wire CELL_IO.IMUX_G0_DATA[0]        GT10.CHBONDI[0]
			// wire CELL_IO.IMUX_G0_DATA[1]        GT10.CHBONDI[4]
			// wire CELL_IO.IMUX_G0_DATA[2]        GT10.POWERDOWN
			// wire CELL_IO.IMUX_G0_DATA[3]        GT10.LOOPBACK[0]
			// wire CELL_IO.IMUX_G0_DATA[7]        GT10.PMARXLOCKSEL[1]
			// wire CELL_IO.IMUX_G1_DATA[0]        GT10.CHBONDI[1]
			// wire CELL_IO.IMUX_G1_DATA[1]        GT10.ENCHANSYNC
			// wire CELL_IO.IMUX_G1_DATA[2]        GT10.RXPOLARITY
			// wire CELL_IO.IMUX_G1_DATA[3]        GT10.LOOPBACK[1]
			// wire CELL_IO.IMUX_G2_DATA[0]        GT10.CHBONDI[2]
			// wire CELL_IO.IMUX_G2_DATA[1]        GT10.REFCLKSEL
			// wire CELL_IO.IMUX_G2_DATA[3]        GT10.TXPOLARITY
			// wire CELL_IO.IMUX_G3_DATA[0]        GT10.CHBONDI[3]
			// wire CELL_IO.IMUX_G3_DATA[1]        GT10.PMAINIT
			// wire CELL_IO.IMUX_G3_DATA[3]        GT10.TXINHIBIT
			// wire CELL_IO.IMUX_G3_DATA[4]        GT10.REFCLKBSEL
			// wire CELL_IO.IMUX_G3_DATA[6]        GT10.PMARXLOCKSEL[0]
			// wire CELL_IO.OUT_FAN_BEL[0]         GT10.CHBONDDONE
			// wire CELL_IO.OUT_FAN_BEL[1]         GT10.RXRECCLK
			// wire CELL_IO.OUT_FAN_BEL[2]         GT10.CHBONDO[0]
			// wire CELL_IO.OUT_FAN_BEL[3]         GT10.CHBONDO[1]
			// wire CELL_IO.OUT_FAN_BEL[4]         GT10.CHBONDO[2]
			// wire CELL_IO.OUT_FAN_BEL[5]         GT10.CHBONDO[3]
			// wire CELL_IO.OUT_FAN_BEL[6]         GT10.CHBONDO[4]
			// wire CELL_IO.OUT_FAN_BEL[7]         GT10.TXOUTCLK
			// wire CELL_IO.OUT_SEC_BEL[8]         GT10.PMARXLOCK
			// wire CELL_IO.OUT_SEC_BEL[9]         GT10.RXCLKCORCNT[2]
			// wire CELL_IO.OUT_SEC_BEL[10]        GT10.RXCLKCORCNT[1]
			// wire CELL_IO.OUT_SEC_BEL[11]        GT10.RXCLKCORCNT[0]
			// wire CELL_IO.OUT_SEC_BEL[12]        GT10.RXCOMMADET
			// wire CELL_IO.OUT_SEC_BEL[13]        GT10.RXREALIGN
			// wire CELL_IO.OUT_SEC_BEL[14]        GT10.RXBUFSTATUS[1]
			// wire CELL_IO.OUT_SEC_BEL[15]        GT10.RXBUFSTATUS[0]
			// wire CELL[0].IMUX_CLK_OPTINV[0]     GT10.TXUSRCLK
			// wire CELL[0].IMUX_CLK_OPTINV[1]     GT10.TXUSRCLK2
			// wire CELL[0].IMUX_SR_OPTINV[0]      GT10.TXRESET
			// wire CELL[0].IMUX_G0_DATA[0]        GT10.TXDATA[0]
			// wire CELL[0].IMUX_G0_DATA[1]        GT10.TXDATA[32]
			// wire CELL[0].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[0]
			// wire CELL[0].IMUX_G1_DATA[0]        GT10.TXDATA[1]
			// wire CELL[0].IMUX_G1_DATA[1]        GT10.TXDATA[33]
			// wire CELL[0].IMUX_G1_DATA[2]        GT10.TXCHARISK[0]
			// wire CELL[0].IMUX_G1_DATA[4]        GT10.ENPCOMMAALIGN
			// wire CELL[0].IMUX_G1_DATA[7]        GT10.ENMCOMMAALIGN
			// wire CELL[0].IMUX_G2_DATA[0]        GT10.TXDATA[2]
			// wire CELL[0].IMUX_G2_DATA[1]        GT10.TXDATA[34]
			// wire CELL[0].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[0]
			// wire CELL[0].IMUX_G3_DATA[0]        GT10.TXDATA[3]
			// wire CELL[0].IMUX_G3_DATA[1]        GT10.TXDATA[35]
			// wire CELL[0].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[0]
			// wire CELL[0].OUT_FAN_BEL[0]         GT10.RXDATA[0]
			// wire CELL[0].OUT_FAN_BEL[1]         GT10.RXDATA[1]
			// wire CELL[0].OUT_FAN_BEL[2]         GT10.RXDATA[2]
			// wire CELL[0].OUT_FAN_BEL[3]         GT10.RXDATA[3]
			// wire CELL[0].OUT_FAN_BEL[4]         GT10.RXDATA[32]
			// wire CELL[0].OUT_FAN_BEL[5]         GT10.RXDATA[33]
			// wire CELL[0].OUT_FAN_BEL[6]         GT10.RXDATA[34]
			// wire CELL[0].OUT_FAN_BEL[7]         GT10.RXDATA[35]
			// wire CELL[0].OUT_SEC_BEL[8]         GT10.RXLOSSOFSYNC[0]
			// wire CELL[0].OUT_SEC_BEL[9]         GT10.TXKERR[0]
			// wire CELL[0].OUT_SEC_BEL[10]        GT10.TXRUNDISP[0]
			// wire CELL[0].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[0]
			// wire CELL[0].OUT_SEC_BEL[12]        GT10.RXCHARISK[0]
			// wire CELL[0].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[0]
			// wire CELL[0].OUT_SEC_BEL[14]        GT10.RXDISPERR[0]
			// wire CELL[0].OUT_SEC_BEL[15]        GT10.RXRUNDISP[0]
			// wire CELL[1].IMUX_G0_DATA[0]        GT10.TXDATA[4]
			// wire CELL[1].IMUX_G0_DATA[1]        GT10.TXDATA[36]
			// wire CELL[1].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[1]
			// wire CELL[1].IMUX_G1_DATA[0]        GT10.TXDATA[5]
			// wire CELL[1].IMUX_G1_DATA[1]        GT10.TXDATA[37]
			// wire CELL[1].IMUX_G1_DATA[2]        GT10.TXCHARISK[1]
			// wire CELL[1].IMUX_G2_DATA[0]        GT10.TXDATA[6]
			// wire CELL[1].IMUX_G2_DATA[1]        GT10.TXDATA[38]
			// wire CELL[1].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[1]
			// wire CELL[1].IMUX_G3_DATA[0]        GT10.TXDATA[7]
			// wire CELL[1].IMUX_G3_DATA[1]        GT10.TXDATA[39]
			// wire CELL[1].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[1]
			// wire CELL[1].OUT_FAN_BEL[0]         GT10.RXDATA[4]
			// wire CELL[1].OUT_FAN_BEL[1]         GT10.RXDATA[5]
			// wire CELL[1].OUT_FAN_BEL[2]         GT10.RXDATA[6]
			// wire CELL[1].OUT_FAN_BEL[3]         GT10.RXDATA[7]
			// wire CELL[1].OUT_FAN_BEL[4]         GT10.RXDATA[36]
			// wire CELL[1].OUT_FAN_BEL[5]         GT10.RXDATA[37]
			// wire CELL[1].OUT_FAN_BEL[6]         GT10.RXDATA[38]
			// wire CELL[1].OUT_FAN_BEL[7]         GT10.RXDATA[39]
			// wire CELL[1].OUT_SEC_BEL[8]         GT10.RXLOSSOFSYNC[1]
			// wire CELL[1].OUT_SEC_BEL[9]         GT10.TXKERR[1]
			// wire CELL[1].OUT_SEC_BEL[10]        GT10.TXRUNDISP[1]
			// wire CELL[1].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[1]
			// wire CELL[1].OUT_SEC_BEL[12]        GT10.RXCHARISK[1]
			// wire CELL[1].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[1]
			// wire CELL[1].OUT_SEC_BEL[14]        GT10.RXDISPERR[1]
			// wire CELL[1].OUT_SEC_BEL[15]        GT10.RXRUNDISP[1]
			// wire CELL[2].IMUX_G0_DATA[0]        GT10.TXDATA[8]
			// wire CELL[2].IMUX_G0_DATA[1]        GT10.TXDATA[40]
			// wire CELL[2].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[2]
			// wire CELL[2].IMUX_G1_DATA[0]        GT10.TXDATA[9]
			// wire CELL[2].IMUX_G1_DATA[1]        GT10.TXDATA[41]
			// wire CELL[2].IMUX_G1_DATA[2]        GT10.TXCHARISK[2]
			// wire CELL[2].IMUX_G2_DATA[0]        GT10.TXDATA[10]
			// wire CELL[2].IMUX_G2_DATA[1]        GT10.TXDATA[42]
			// wire CELL[2].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[2]
			// wire CELL[2].IMUX_G3_DATA[0]        GT10.TXDATA[11]
			// wire CELL[2].IMUX_G3_DATA[1]        GT10.TXDATA[43]
			// wire CELL[2].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[2]
			// wire CELL[2].OUT_FAN_BEL[0]         GT10.RXDATA[8]
			// wire CELL[2].OUT_FAN_BEL[1]         GT10.RXDATA[9]
			// wire CELL[2].OUT_FAN_BEL[2]         GT10.RXDATA[10]
			// wire CELL[2].OUT_FAN_BEL[3]         GT10.RXDATA[11]
			// wire CELL[2].OUT_FAN_BEL[4]         GT10.RXDATA[40]
			// wire CELL[2].OUT_FAN_BEL[5]         GT10.RXDATA[41]
			// wire CELL[2].OUT_FAN_BEL[6]         GT10.RXDATA[42]
			// wire CELL[2].OUT_FAN_BEL[7]         GT10.RXDATA[43]
			// wire CELL[2].OUT_SEC_BEL[8]         GT10.RXCRCERR
			// wire CELL[2].OUT_SEC_BEL[9]         GT10.TXKERR[2]
			// wire CELL[2].OUT_SEC_BEL[10]        GT10.TXRUNDISP[2]
			// wire CELL[2].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[2]
			// wire CELL[2].OUT_SEC_BEL[12]        GT10.RXCHARISK[2]
			// wire CELL[2].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[2]
			// wire CELL[2].OUT_SEC_BEL[14]        GT10.RXDISPERR[2]
			// wire CELL[2].OUT_SEC_BEL[15]        GT10.RXRUNDISP[2]
			// wire CELL[3].IMUX_G0_DATA[0]        GT10.TXDATA[12]
			// wire CELL[3].IMUX_G0_DATA[1]        GT10.TXDATA[44]
			// wire CELL[3].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[3]
			// wire CELL[3].IMUX_G0_DATA[4]        GT10.TXDATAWIDTH[0]
			// wire CELL[3].IMUX_G0_DATA[5]        GT10.TXINTDATAWIDTH[0]
			// wire CELL[3].IMUX_G0_DATA[6]        GT10.RXDESCRAM64B66BUSE
			// wire CELL[3].IMUX_G1_DATA[0]        GT10.TXDATA[13]
			// wire CELL[3].IMUX_G1_DATA[1]        GT10.TXDATA[45]
			// wire CELL[3].IMUX_G1_DATA[2]        GT10.TXCHARISK[3]
			// wire CELL[3].IMUX_G1_DATA[4]        GT10.TXDATAWIDTH[1]
			// wire CELL[3].IMUX_G1_DATA[5]        GT10.TXINTDATAWIDTH[1]
			// wire CELL[3].IMUX_G1_DATA[6]        GT10.RXBLOCKSYNC64B66BUSE
			// wire CELL[3].IMUX_G2_DATA[0]        GT10.TXDATA[14]
			// wire CELL[3].IMUX_G2_DATA[1]        GT10.TXDATA[46]
			// wire CELL[3].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[3]
			// wire CELL[3].IMUX_G2_DATA[4]        GT10.RXDATAWIDTH[0]
			// wire CELL[3].IMUX_G2_DATA[5]        GT10.RXINTDATAWIDTH[0]
			// wire CELL[3].IMUX_G2_DATA[6]        GT10.RXCOMMADETUSE
			// wire CELL[3].IMUX_G3_DATA[0]        GT10.TXDATA[15]
			// wire CELL[3].IMUX_G3_DATA[1]        GT10.TXDATA[47]
			// wire CELL[3].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[3]
			// wire CELL[3].IMUX_G3_DATA[3]        GT10.TXFORCECRCERR
			// wire CELL[3].IMUX_G3_DATA[4]        GT10.RXDATAWIDTH[1]
			// wire CELL[3].IMUX_G3_DATA[5]        GT10.RXINTDATAWIDTH[1]
			// wire CELL[3].IMUX_G3_DATA[6]        GT10.RXSLIDE
			// wire CELL[3].OUT_FAN_BEL[0]         GT10.RXDATA[12]
			// wire CELL[3].OUT_FAN_BEL[1]         GT10.RXDATA[13]
			// wire CELL[3].OUT_FAN_BEL[2]         GT10.RXDATA[14]
			// wire CELL[3].OUT_FAN_BEL[3]         GT10.RXDATA[15]
			// wire CELL[3].OUT_FAN_BEL[4]         GT10.RXDATA[44]
			// wire CELL[3].OUT_FAN_BEL[5]         GT10.RXDATA[45]
			// wire CELL[3].OUT_FAN_BEL[6]         GT10.RXDATA[46]
			// wire CELL[3].OUT_FAN_BEL[7]         GT10.RXDATA[47]
			// wire CELL[3].OUT_SEC_BEL[8]         GT10.RXCHECKINGCRC
			// wire CELL[3].OUT_SEC_BEL[9]         GT10.TXKERR[3]
			// wire CELL[3].OUT_SEC_BEL[10]        GT10.TXRUNDISP[3]
			// wire CELL[3].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[3]
			// wire CELL[3].OUT_SEC_BEL[12]        GT10.RXCHARISK[3]
			// wire CELL[3].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[3]
			// wire CELL[3].OUT_SEC_BEL[14]        GT10.RXDISPERR[3]
			// wire CELL[3].OUT_SEC_BEL[15]        GT10.RXRUNDISP[3]
			// wire CELL[4].IMUX_G0_DATA[0]        GT10.TXDATA[16]
			// wire CELL[4].IMUX_G0_DATA[1]        GT10.TXDATA[48]
			// wire CELL[4].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[4]
			// wire CELL[4].IMUX_G0_DATA[3]        GT10.TESTMEMORY
			// wire CELL[4].IMUX_G0_DATA[4]        GT10.RXDEC64B66BUSE
			// wire CELL[4].IMUX_G0_DATA[6]        GT10.SCANIN
			// wire CELL[4].IMUX_G1_DATA[0]        GT10.TXDATA[17]
			// wire CELL[4].IMUX_G1_DATA[1]        GT10.TXDATA[49]
			// wire CELL[4].IMUX_G1_DATA[2]        GT10.TXCHARISK[4]
			// wire CELL[4].IMUX_G1_DATA[3]        GT10.RXIGNOREBTF
			// wire CELL[4].IMUX_G1_DATA[4]        GT10.TXSCRAM64B66BUSE
			// wire CELL[4].IMUX_G1_DATA[6]        GT10.SCANEN
			// wire CELL[4].IMUX_G2_DATA[0]        GT10.TXDATA[18]
			// wire CELL[4].IMUX_G2_DATA[1]        GT10.TXDATA[50]
			// wire CELL[4].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[4]
			// wire CELL[4].IMUX_G2_DATA[3]        GT10.TXENC8B10BUSE
			// wire CELL[4].IMUX_G2_DATA[4]        GT10.TXGEARBOX64B66BUSE
			// wire CELL[4].IMUX_G2_DATA[6]        GT10.SCANMODE
			// wire CELL[4].IMUX_G3_DATA[0]        GT10.TXDATA[19]
			// wire CELL[4].IMUX_G3_DATA[1]        GT10.TXDATA[51]
			// wire CELL[4].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[4]
			// wire CELL[4].IMUX_G3_DATA[3]        GT10.TXENC64B66BUSE
			// wire CELL[4].OUT_FAN_BEL[0]         GT10.RXDATA[16]
			// wire CELL[4].OUT_FAN_BEL[1]         GT10.RXDATA[17]
			// wire CELL[4].OUT_FAN_BEL[2]         GT10.RXDATA[18]
			// wire CELL[4].OUT_FAN_BEL[3]         GT10.RXDATA[19]
			// wire CELL[4].OUT_FAN_BEL[4]         GT10.RXDATA[48]
			// wire CELL[4].OUT_FAN_BEL[5]         GT10.RXDATA[49]
			// wire CELL[4].OUT_FAN_BEL[6]         GT10.RXDATA[50]
			// wire CELL[4].OUT_FAN_BEL[7]         GT10.RXDATA[51]
			// wire CELL[4].OUT_SEC_BEL[8]         GT10.SCANOUT
			// wire CELL[4].OUT_SEC_BEL[9]         GT10.TXKERR[4]
			// wire CELL[4].OUT_SEC_BEL[10]        GT10.TXRUNDISP[4]
			// wire CELL[4].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[4]
			// wire CELL[4].OUT_SEC_BEL[12]        GT10.RXCHARISK[4]
			// wire CELL[4].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[4]
			// wire CELL[4].OUT_SEC_BEL[14]        GT10.RXDISPERR[4]
			// wire CELL[4].OUT_SEC_BEL[15]        GT10.RXRUNDISP[4]
			// wire CELL[5].IMUX_G0_DATA[0]        GT10.TXDATA[20]
			// wire CELL[5].IMUX_G0_DATA[1]        GT10.TXDATA[52]
			// wire CELL[5].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[5]
			// wire CELL[5].IMUX_G0_DATA[3]        GT10.RXDEC8B10BUSE
			// wire CELL[5].IMUX_G0_DATA[4]        GT10.PMAREGDATAIN[0]
			// wire CELL[5].IMUX_G0_DATA[5]        GT10.PMAREGDATAIN[4]
			// wire CELL[5].IMUX_G0_DATA[6]        GT10.PMAREGADDR[0]
			// wire CELL[5].IMUX_G0_DATA[7]        GT10.PMAREGADDR[4]
			// wire CELL[5].IMUX_G1_DATA[0]        GT10.TXDATA[21]
			// wire CELL[5].IMUX_G1_DATA[1]        GT10.TXDATA[53]
			// wire CELL[5].IMUX_G1_DATA[2]        GT10.TXCHARISK[5]
			// wire CELL[5].IMUX_G1_DATA[3]        GT10.PMAREGRW
			// wire CELL[5].IMUX_G1_DATA[4]        GT10.PMAREGDATAIN[1]
			// wire CELL[5].IMUX_G1_DATA[5]        GT10.PMAREGDATAIN[5]
			// wire CELL[5].IMUX_G1_DATA[6]        GT10.PMAREGADDR[1]
			// wire CELL[5].IMUX_G1_DATA[7]        GT10.PMAREGADDR[5]
			// wire CELL[5].IMUX_G2_DATA[0]        GT10.TXDATA[22]
			// wire CELL[5].IMUX_G2_DATA[1]        GT10.TXDATA[54]
			// wire CELL[5].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[5]
			// wire CELL[5].IMUX_G2_DATA[3]        GT10.PMAREGSTROBE
			// wire CELL[5].IMUX_G2_DATA[4]        GT10.PMAREGDATAIN[2]
			// wire CELL[5].IMUX_G2_DATA[5]        GT10.PMAREGDATAIN[6]
			// wire CELL[5].IMUX_G2_DATA[6]        GT10.PMAREGADDR[2]
			// wire CELL[5].IMUX_G3_DATA[0]        GT10.TXDATA[23]
			// wire CELL[5].IMUX_G3_DATA[1]        GT10.TXDATA[55]
			// wire CELL[5].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[5]
			// wire CELL[5].IMUX_G3_DATA[4]        GT10.PMAREGDATAIN[3]
			// wire CELL[5].IMUX_G3_DATA[5]        GT10.PMAREGDATAIN[7]
			// wire CELL[5].IMUX_G3_DATA[6]        GT10.PMAREGADDR[3]
			// wire CELL[5].OUT_FAN_BEL[0]         GT10.RXDATA[20]
			// wire CELL[5].OUT_FAN_BEL[1]         GT10.RXDATA[21]
			// wire CELL[5].OUT_FAN_BEL[2]         GT10.RXDATA[22]
			// wire CELL[5].OUT_FAN_BEL[3]         GT10.RXDATA[23]
			// wire CELL[5].OUT_FAN_BEL[4]         GT10.RXDATA[52]
			// wire CELL[5].OUT_FAN_BEL[5]         GT10.RXDATA[53]
			// wire CELL[5].OUT_FAN_BEL[6]         GT10.RXDATA[54]
			// wire CELL[5].OUT_FAN_BEL[7]         GT10.RXDATA[55]
			// wire CELL[5].OUT_SEC_BEL[9]         GT10.TXKERR[5]
			// wire CELL[5].OUT_SEC_BEL[10]        GT10.TXRUNDISP[5]
			// wire CELL[5].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[5]
			// wire CELL[5].OUT_SEC_BEL[12]        GT10.RXCHARISK[5]
			// wire CELL[5].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[5]
			// wire CELL[5].OUT_SEC_BEL[14]        GT10.RXDISPERR[5]
			// wire CELL[5].OUT_SEC_BEL[15]        GT10.RXRUNDISP[5]
			// wire CELL[6].IMUX_G0_DATA[0]        GT10.TXDATA[24]
			// wire CELL[6].IMUX_G0_DATA[1]        GT10.TXDATA[56]
			// wire CELL[6].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[6]
			// wire CELL[6].IMUX_G1_DATA[0]        GT10.TXDATA[25]
			// wire CELL[6].IMUX_G1_DATA[1]        GT10.TXDATA[57]
			// wire CELL[6].IMUX_G1_DATA[2]        GT10.TXCHARISK[6]
			// wire CELL[6].IMUX_G2_DATA[0]        GT10.TXDATA[26]
			// wire CELL[6].IMUX_G2_DATA[1]        GT10.TXDATA[58]
			// wire CELL[6].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[6]
			// wire CELL[6].IMUX_G3_DATA[0]        GT10.TXDATA[27]
			// wire CELL[6].IMUX_G3_DATA[1]        GT10.TXDATA[59]
			// wire CELL[6].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[6]
			// wire CELL[6].OUT_FAN_BEL[0]         GT10.RXDATA[24]
			// wire CELL[6].OUT_FAN_BEL[1]         GT10.RXDATA[25]
			// wire CELL[6].OUT_FAN_BEL[2]         GT10.RXDATA[26]
			// wire CELL[6].OUT_FAN_BEL[3]         GT10.RXDATA[27]
			// wire CELL[6].OUT_FAN_BEL[4]         GT10.RXDATA[56]
			// wire CELL[6].OUT_FAN_BEL[5]         GT10.RXDATA[57]
			// wire CELL[6].OUT_FAN_BEL[6]         GT10.RXDATA[58]
			// wire CELL[6].OUT_FAN_BEL[7]         GT10.RXDATA[59]
			// wire CELL[6].OUT_SEC_BEL[9]         GT10.TXKERR[6]
			// wire CELL[6].OUT_SEC_BEL[10]        GT10.TXRUNDISP[6]
			// wire CELL[6].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[6]
			// wire CELL[6].OUT_SEC_BEL[12]        GT10.RXCHARISK[6]
			// wire CELL[6].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[6]
			// wire CELL[6].OUT_SEC_BEL[14]        GT10.RXDISPERR[6]
			// wire CELL[6].OUT_SEC_BEL[15]        GT10.RXRUNDISP[6]
			// wire CELL[7].IMUX_G0_DATA[0]        GT10.TXDATA[28]
			// wire CELL[7].IMUX_G0_DATA[1]        GT10.TXDATA[60]
			// wire CELL[7].IMUX_G0_DATA[2]        GT10.TXBYPASS8B10B[7]
			// wire CELL[7].IMUX_G1_DATA[0]        GT10.TXDATA[29]
			// wire CELL[7].IMUX_G1_DATA[1]        GT10.TXDATA[61]
			// wire CELL[7].IMUX_G1_DATA[2]        GT10.TXCHARISK[7]
			// wire CELL[7].IMUX_G2_DATA[0]        GT10.TXDATA[30]
			// wire CELL[7].IMUX_G2_DATA[1]        GT10.TXDATA[62]
			// wire CELL[7].IMUX_G2_DATA[2]        GT10.TXCHARDISPMODE[7]
			// wire CELL[7].IMUX_G3_DATA[0]        GT10.TXDATA[31]
			// wire CELL[7].IMUX_G3_DATA[1]        GT10.TXDATA[63]
			// wire CELL[7].IMUX_G3_DATA[2]        GT10.TXCHARDISPVAL[7]
			// wire CELL[7].OUT_FAN_BEL[0]         GT10.RXDATA[28]
			// wire CELL[7].OUT_FAN_BEL[1]         GT10.RXDATA[29]
			// wire CELL[7].OUT_FAN_BEL[2]         GT10.RXDATA[30]
			// wire CELL[7].OUT_FAN_BEL[3]         GT10.RXDATA[31]
			// wire CELL[7].OUT_FAN_BEL[4]         GT10.RXDATA[60]
			// wire CELL[7].OUT_FAN_BEL[5]         GT10.RXDATA[61]
			// wire CELL[7].OUT_FAN_BEL[6]         GT10.RXDATA[62]
			// wire CELL[7].OUT_FAN_BEL[7]         GT10.RXDATA[63]
			// wire CELL[7].OUT_SEC_BEL[8]         GT10.TXBUFERR
			// wire CELL[7].OUT_SEC_BEL[9]         GT10.TXKERR[7]
			// wire CELL[7].OUT_SEC_BEL[10]        GT10.TXRUNDISP[7]
			// wire CELL[7].OUT_SEC_BEL[11]        GT10.RXCHARISCOMMA[7]
			// wire CELL[7].OUT_SEC_BEL[12]        GT10.RXCHARISK[7]
			// wire CELL[7].OUT_SEC_BEL[13]        GT10.RXNOTINTABLE[7]
			// wire CELL[7].OUT_SEC_BEL[14]        GT10.RXDISPERR[7]
			// wire CELL[7].OUT_SEC_BEL[15]        GT10.RXRUNDISP[7]
		}

		tile_class PPC_W {
			cell CELL_W[0];
			cell CELL_W[1];
			cell CELL_W[2];
			cell CELL_W[3];
			cell CELL_W[4];
			cell CELL_W[5];
			cell CELL_W[6];
			cell CELL_W[7];
			cell CELL_W[8];
			cell CELL_W[9];
			cell CELL_W[10];
			cell CELL_W[11];
			cell CELL_W[12];
			cell CELL_W[13];
			cell CELL_W[14];
			cell CELL_W[15];
			cell CELL_E[0];
			cell CELL_E[1];
			cell CELL_E[2];
			cell CELL_E[3];
			cell CELL_E[4];
			cell CELL_E[5];
			cell CELL_E[6];
			cell CELL_E[7];
			cell CELL_E[8];
			cell CELL_E[9];
			cell CELL_E[10];
			cell CELL_E[11];
			cell CELL_E[12];
			cell CELL_E[13];
			cell CELL_E[14];
			cell CELL_E[15];
			cell CELL_S[0];
			cell CELL_S[1];
			cell CELL_S[2];
			cell CELL_S[3];
			cell CELL_S[4];
			cell CELL_S[5];
			cell CELL_S[6];
			cell CELL_S[7];
			cell CELL_N[0];
			cell CELL_N[1];
			cell CELL_N[2];
			cell CELL_N[3];
			cell CELL_N[4];
			cell CELL_N[5];
			cell CELL_N[6];
			cell CELL_N[7];

			bel PPC405 {
				input CPMC405CLOCK = CELL_E[9].IMUX_CLK_OPTINV[0];
				input CPMC405CORECLKINACTIVE = CELL_E[5].IMUX_G1_DATA[2];
				input CPMC405CPUCLKEN = ~CELL_E[1].IMUX_CE_OPTINV[0];
				input CPMC405JTAGCLKEN = ~CELL_E[3].IMUX_CE_OPTINV[0];
				input CPMC405TIMERCLKEN = ~CELL_E[2].IMUX_CE_OPTINV[0];
				input CPMC405TIMERTICK = CELL_E[3].IMUX_CLK_OPTINV[0];
				input RSTC405RESETCHIP = CELL_E[11].IMUX_SR_OPTINV[0];
				input RSTC405RESETCORE = CELL_E[12].IMUX_SR_OPTINV[0];
				input RSTC405RESETSYS = CELL_E[13].IMUX_SR_OPTINV[0];
				input MCBCPUCLKEN = ~CELL_E[4].IMUX_TI_OPTINV[0];
				input MCBJTAGEN = ~CELL_E[5].IMUX_TI_OPTINV[0];
				input MCBTIMEREN = ~CELL_E[6].IMUX_TI_OPTINV[0];
				input MCPPCRST = ~CELL_E[14].IMUX_TI_OPTINV[0];
				input PLBCLK = CELL_E[0].IMUX_CLK_OPTINV[1];
				input PLBC405DCUADDRACK = CELL_E[7].IMUX_G0_DATA[2];
				input PLBC405DCUBUSY = CELL_E[7].IMUX_G2_DATA[2];
				input PLBC405DCUERR = CELL_E[7].IMUX_G3_DATA[2];
				input PLBC405DCURDDACK = CELL_E[6].IMUX_G3_DATA[2];
				input PLBC405DCURDDBUS[63] = CELL_E[0].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[62] = CELL_E[0].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[61] = CELL_E[0].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[60] = CELL_E[0].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[59] = CELL_E[1].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[58] = CELL_E[1].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[57] = CELL_E[1].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[56] = CELL_E[1].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[55] = CELL_E[2].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[54] = CELL_E[2].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[53] = CELL_E[2].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[52] = CELL_E[2].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[51] = CELL_E[3].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[50] = CELL_E[3].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[49] = CELL_E[3].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[48] = CELL_E[3].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[47] = CELL_E[4].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[46] = CELL_E[4].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[45] = CELL_E[4].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[44] = CELL_E[4].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[43] = CELL_E[5].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[42] = CELL_E[5].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[41] = CELL_E[5].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[40] = CELL_E[5].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[39] = CELL_E[6].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[38] = CELL_E[6].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[37] = CELL_E[6].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[36] = CELL_E[6].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[35] = CELL_E[7].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[34] = CELL_E[7].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[33] = CELL_E[7].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[32] = CELL_E[7].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[31] = CELL_E[8].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[30] = CELL_E[8].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[29] = CELL_E[8].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[28] = CELL_E[8].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[27] = CELL_E[9].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[26] = CELL_E[9].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[25] = CELL_E[9].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[24] = CELL_E[9].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[23] = CELL_E[10].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[22] = CELL_E[10].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[21] = CELL_E[10].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[20] = CELL_E[10].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[19] = CELL_E[11].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[18] = CELL_E[11].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[17] = CELL_E[11].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[16] = CELL_E[11].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[15] = CELL_E[12].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[14] = CELL_E[12].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[13] = CELL_E[12].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[12] = CELL_E[12].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[11] = CELL_E[13].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[10] = CELL_E[13].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[9] = CELL_E[13].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[8] = CELL_E[13].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[7] = CELL_E[14].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[6] = CELL_E[14].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[5] = CELL_E[14].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[4] = CELL_E[14].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[3] = CELL_E[15].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[2] = CELL_E[15].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[1] = CELL_E[15].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[0] = CELL_E[15].IMUX_G0_DATA[0];
				input PLBC405DCURDWDADDR[3] = CELL_E[6].IMUX_G2_DATA[2];
				input PLBC405DCURDWDADDR[2] = CELL_E[6].IMUX_G1_DATA[2];
				input PLBC405DCURDWDADDR[1] = CELL_E[6].IMUX_G0_DATA[2];
				input PLBC405DCUSSIZE1 = CELL_E[7].IMUX_G1_DATA[2];
				input PLBC405DCUWRDACK = CELL_E[5].IMUX_G0_DATA[2];
				input PLBC405ICUADDRACK = CELL_E[8].IMUX_G0_DATA[2];
				input PLBC405ICUBUSY = CELL_E[8].IMUX_G2_DATA[2];
				input PLBC405ICUERR = CELL_E[8].IMUX_G3_DATA[2];
				input PLBC405ICURDDACK = CELL_E[9].IMUX_G3_DATA[2];
				input PLBC405ICURDDBUS[63] = CELL_E[0].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[62] = CELL_E[0].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[61] = CELL_E[0].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[60] = CELL_E[0].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[59] = CELL_E[1].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[58] = CELL_E[1].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[57] = CELL_E[1].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[56] = CELL_E[1].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[55] = CELL_E[2].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[54] = CELL_E[2].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[53] = CELL_E[2].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[52] = CELL_E[2].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[51] = CELL_E[3].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[50] = CELL_E[3].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[49] = CELL_E[3].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[48] = CELL_E[3].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[47] = CELL_E[4].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[46] = CELL_E[4].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[45] = CELL_E[4].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[44] = CELL_E[4].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[43] = CELL_E[5].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[42] = CELL_E[5].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[41] = CELL_E[5].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[40] = CELL_E[5].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[39] = CELL_E[6].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[38] = CELL_E[6].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[37] = CELL_E[6].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[36] = CELL_E[6].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[35] = CELL_E[7].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[34] = CELL_E[7].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[33] = CELL_E[7].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[32] = CELL_E[7].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[31] = CELL_E[8].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[30] = CELL_E[8].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[29] = CELL_E[8].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[28] = CELL_E[8].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[27] = CELL_E[9].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[26] = CELL_E[9].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[25] = CELL_E[9].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[24] = CELL_E[9].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[23] = CELL_E[10].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[22] = CELL_E[10].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[21] = CELL_E[10].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[20] = CELL_E[10].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[19] = CELL_E[11].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[18] = CELL_E[11].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[17] = CELL_E[11].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[16] = CELL_E[11].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[15] = CELL_E[12].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[14] = CELL_E[12].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[13] = CELL_E[12].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[12] = CELL_E[12].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[11] = CELL_E[13].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[10] = CELL_E[13].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[9] = CELL_E[13].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[8] = CELL_E[13].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[7] = CELL_E[14].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[6] = CELL_E[14].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[5] = CELL_E[14].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[4] = CELL_E[14].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[3] = CELL_E[15].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[2] = CELL_E[15].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[1] = CELL_E[15].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[0] = CELL_E[15].IMUX_G0_DATA[1];
				input PLBC405ICURDWDADDR[3] = CELL_E[9].IMUX_G2_DATA[2];
				input PLBC405ICURDWDADDR[2] = CELL_E[9].IMUX_G1_DATA[2];
				input PLBC405ICURDWDADDR[1] = CELL_E[9].IMUX_G0_DATA[2];
				input PLBC405ICUSSIZE1 = CELL_E[8].IMUX_G1_DATA[2];
				input DCRC405ACK = CELL_W[8].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[31] = CELL_W[8].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[30] = CELL_W[8].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[29] = CELL_W[7].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[28] = CELL_W[7].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[27] = CELL_W[6].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[26] = CELL_W[6].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[25] = CELL_W[5].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[24] = CELL_W[5].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[23] = CELL_W[4].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[22] = CELL_W[4].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[21] = CELL_W[3].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[20] = CELL_W[3].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[19] = CELL_W[2].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[18] = CELL_W[2].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[17] = CELL_W[1].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[16] = CELL_W[1].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[15] = CELL_W[0].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[14] = CELL_W[0].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[13] = CELL_W[15].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[12] = CELL_W[15].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[11] = CELL_W[14].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[10] = CELL_W[14].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[9] = CELL_W[13].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[8] = CELL_W[13].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[7] = CELL_W[12].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[6] = CELL_W[12].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[5] = CELL_W[11].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[4] = CELL_W[11].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[3] = CELL_W[10].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[2] = CELL_W[10].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[1] = CELL_W[9].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[0] = CELL_W[9].IMUX_G0_DATA[1];
				input EICC405CRITINPUTIRQ = CELL_E[10].IMUX_G0_DATA[2];
				input EICC405EXTINPUTIRQ = CELL_E[15].IMUX_G0_DATA[2];
				input DBGC405DEBUGHALT = CELL_E[1].IMUX_G0_DATA[2];
				input DBGC405EXTBUSHOLDACK = CELL_E[4].IMUX_G0_DATA[2];
				input DBGC405UNCONDDEBUGEVENT = CELL_E[2].IMUX_G0_DATA[2];
				input JTGC405BNDSCANTDO = CELL_N[2].IMUX_G1_DATA[0];
				input JTGC405TCK = CELL_N[1].IMUX_CLK_OPTINV[0];
				input JTGC405TDI = CELL_N[1].IMUX_G1_DATA[0];
				input JTGC405TMS = CELL_N[1].IMUX_G2_DATA[0];
				input JTGC405TRSTNEG = CELL_E[12].IMUX_G2_DATA[2];
				input TRCC405TRACEDISABLE = CELL_N[1].IMUX_G0_DATA[0];
				input TRCC405TRIGGEREVENTIN = CELL_N[2].IMUX_G0_DATA[0];
				input BRAMDSOCMCLK = CELL_N[3].IMUX_CLK_OPTINV[0];
				input BRAMDSOCMRDDACK = CELL_N[2].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[31] = CELL_N[7].IMUX_G3_DATA[3];
				input BRAMDSOCMRDDBUS[30] = CELL_N[7].IMUX_G2_DATA[3];
				input BRAMDSOCMRDDBUS[29] = CELL_N[7].IMUX_G1_DATA[3];
				input BRAMDSOCMRDDBUS[28] = CELL_N[7].IMUX_G0_DATA[3];
				input BRAMDSOCMRDDBUS[27] = CELL_N[7].IMUX_G3_DATA[2];
				input BRAMDSOCMRDDBUS[26] = CELL_N[7].IMUX_G2_DATA[2];
				input BRAMDSOCMRDDBUS[25] = CELL_N[7].IMUX_G1_DATA[2];
				input BRAMDSOCMRDDBUS[24] = CELL_N[7].IMUX_G0_DATA[2];
				input BRAMDSOCMRDDBUS[23] = CELL_N[7].IMUX_G3_DATA[1];
				input BRAMDSOCMRDDBUS[22] = CELL_N[7].IMUX_G2_DATA[1];
				input BRAMDSOCMRDDBUS[21] = CELL_N[7].IMUX_G1_DATA[1];
				input BRAMDSOCMRDDBUS[20] = CELL_N[7].IMUX_G0_DATA[1];
				input BRAMDSOCMRDDBUS[19] = CELL_N[7].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[18] = CELL_N[7].IMUX_G2_DATA[0];
				input BRAMDSOCMRDDBUS[17] = CELL_N[7].IMUX_G1_DATA[0];
				input BRAMDSOCMRDDBUS[16] = CELL_N[7].IMUX_G0_DATA[0];
				input BRAMDSOCMRDDBUS[15] = CELL_N[0].IMUX_G3_DATA[3];
				input BRAMDSOCMRDDBUS[14] = CELL_N[0].IMUX_G2_DATA[3];
				input BRAMDSOCMRDDBUS[13] = CELL_N[0].IMUX_G1_DATA[3];
				input BRAMDSOCMRDDBUS[12] = CELL_N[0].IMUX_G0_DATA[3];
				input BRAMDSOCMRDDBUS[11] = CELL_N[0].IMUX_G3_DATA[2];
				input BRAMDSOCMRDDBUS[10] = CELL_N[0].IMUX_G2_DATA[2];
				input BRAMDSOCMRDDBUS[9] = CELL_N[0].IMUX_G1_DATA[2];
				input BRAMDSOCMRDDBUS[8] = CELL_N[0].IMUX_G0_DATA[2];
				input BRAMDSOCMRDDBUS[7] = CELL_N[0].IMUX_G3_DATA[1];
				input BRAMDSOCMRDDBUS[6] = CELL_N[0].IMUX_G2_DATA[1];
				input BRAMDSOCMRDDBUS[5] = CELL_N[0].IMUX_G1_DATA[1];
				input BRAMDSOCMRDDBUS[4] = CELL_N[0].IMUX_G0_DATA[1];
				input BRAMDSOCMRDDBUS[3] = CELL_N[0].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[2] = CELL_N[0].IMUX_G2_DATA[0];
				input BRAMDSOCMRDDBUS[1] = CELL_N[0].IMUX_G1_DATA[0];
				input BRAMDSOCMRDDBUS[0] = CELL_N[0].IMUX_G0_DATA[0];
				input TIEDSOCMDCRADDR[7] = CELL_N[4].IMUX_TS_OPTINV[0];
				input TIEDSOCMDCRADDR[6] = ~CELL_N[4].IMUX_TI_OPTINV[1];
				input TIEDSOCMDCRADDR[5] = ~CELL_N[4].IMUX_TI_OPTINV[0];
				input TIEDSOCMDCRADDR[4] = CELL_N[3].IMUX_TS_OPTINV[1];
				input TIEDSOCMDCRADDR[3] = CELL_N[3].IMUX_TS_OPTINV[0];
				input TIEDSOCMDCRADDR[2] = ~CELL_N[3].IMUX_TI_OPTINV[1];
				input TIEDSOCMDCRADDR[1] = ~CELL_N[3].IMUX_TI_OPTINV[0];
				input TIEDSOCMDCRADDR[0] = ~CELL_N[2].IMUX_TI_OPTINV[0];
				input DSARCVALUE[7] = CELL_N[6].IMUX_TS_OPTINV[1];
				input DSARCVALUE[6] = CELL_N[6].IMUX_TS_OPTINV[0];
				input DSARCVALUE[5] = ~CELL_N[6].IMUX_TI_OPTINV[1];
				input DSARCVALUE[4] = ~CELL_N[6].IMUX_TI_OPTINV[0];
				input DSARCVALUE[3] = CELL_N[5].IMUX_TS_OPTINV[1];
				input DSARCVALUE[2] = CELL_N[5].IMUX_TS_OPTINV[0];
				input DSARCVALUE[1] = ~CELL_N[5].IMUX_TI_OPTINV[1];
				input DSARCVALUE[0] = ~CELL_N[5].IMUX_TI_OPTINV[0];
				input DSCNTLVALUE[7] = CELL_N[4].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[6] = CELL_N[2].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[5] = CELL_N[2].IMUX_TS_OPTINV[0];
				input DSCNTLVALUE[4] = ~CELL_N[2].IMUX_TI_OPTINV[1];
				input DSCNTLVALUE[3] = CELL_N[1].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[2] = CELL_N[1].IMUX_TS_OPTINV[0];
				input DSCNTLVALUE[1] = ~CELL_N[1].IMUX_TI_OPTINV[1];
				input DSCNTLVALUE[0] = ~CELL_N[1].IMUX_TI_OPTINV[0];
				input BRAMISOCMCLK = CELL_S[4].IMUX_CLK_OPTINV[0];
				input BRAMISOCMRDDACK = CELL_S[4].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[63] = CELL_S[7].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[62] = CELL_S[7].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[61] = CELL_S[7].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[60] = CELL_S[7].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[59] = CELL_S[7].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[58] = CELL_S[7].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[57] = CELL_S[7].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[56] = CELL_S[7].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[55] = CELL_S[7].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[54] = CELL_S[7].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[53] = CELL_S[7].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[52] = CELL_S[7].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[51] = CELL_S[7].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[50] = CELL_S[7].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[49] = CELL_S[7].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[48] = CELL_S[7].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[47] = CELL_S[6].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[46] = CELL_S[6].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[45] = CELL_S[6].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[44] = CELL_S[6].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[43] = CELL_S[6].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[42] = CELL_S[6].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[41] = CELL_S[6].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[40] = CELL_S[6].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[39] = CELL_S[6].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[38] = CELL_S[6].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[37] = CELL_S[6].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[36] = CELL_S[6].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[35] = CELL_S[6].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[34] = CELL_S[6].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[33] = CELL_S[6].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[32] = CELL_S[6].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[31] = CELL_S[1].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[30] = CELL_S[1].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[29] = CELL_S[1].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[28] = CELL_S[1].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[27] = CELL_S[1].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[26] = CELL_S[1].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[25] = CELL_S[1].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[24] = CELL_S[1].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[23] = CELL_S[1].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[22] = CELL_S[1].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[21] = CELL_S[1].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[20] = CELL_S[1].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[19] = CELL_S[1].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[18] = CELL_S[1].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[17] = CELL_S[1].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[16] = CELL_S[1].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[15] = CELL_S[0].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[14] = CELL_S[0].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[13] = CELL_S[0].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[12] = CELL_S[0].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[11] = CELL_S[0].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[10] = CELL_S[0].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[9] = CELL_S[0].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[8] = CELL_S[0].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[7] = CELL_S[0].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[6] = CELL_S[0].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[5] = CELL_S[0].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[4] = CELL_S[0].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[3] = CELL_S[0].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[2] = CELL_S[0].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[1] = CELL_S[0].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[0] = CELL_S[0].IMUX_G0_DATA[0];
				input TIEISOCMDCRADDR[7] = CELL_S[3].IMUX_TS_OPTINV[1];
				input TIEISOCMDCRADDR[6] = CELL_S[3].IMUX_TS_OPTINV[0];
				input TIEISOCMDCRADDR[5] = ~CELL_S[3].IMUX_TI_OPTINV[1];
				input TIEISOCMDCRADDR[4] = ~CELL_S[3].IMUX_TI_OPTINV[0];
				input TIEISOCMDCRADDR[3] = CELL_S[2].IMUX_TS_OPTINV[1];
				input TIEISOCMDCRADDR[2] = CELL_S[2].IMUX_TS_OPTINV[0];
				input TIEISOCMDCRADDR[1] = ~CELL_S[2].IMUX_TI_OPTINV[1];
				input TIEISOCMDCRADDR[0] = ~CELL_S[2].IMUX_TI_OPTINV[0];
				input ISARCVALUE[7] = CELL_S[5].IMUX_TS_OPTINV[1];
				input ISARCVALUE[6] = CELL_S[5].IMUX_TS_OPTINV[0];
				input ISARCVALUE[5] = ~CELL_S[5].IMUX_TI_OPTINV[1];
				input ISARCVALUE[4] = ~CELL_S[5].IMUX_TI_OPTINV[0];
				input ISARCVALUE[3] = CELL_S[4].IMUX_TS_OPTINV[1];
				input ISARCVALUE[2] = CELL_S[4].IMUX_TS_OPTINV[0];
				input ISARCVALUE[1] = ~CELL_S[4].IMUX_TI_OPTINV[1];
				input ISARCVALUE[0] = ~CELL_S[4].IMUX_TI_OPTINV[0];
				input ISCNTLVALUE[7] = CELL_S[2].IMUX_G1_DATA[0];
				input ISCNTLVALUE[6] = CELL_S[2].IMUX_G0_DATA[0];
				input ISCNTLVALUE[5] = CELL_S[5].IMUX_G1_DATA[0];
				input ISCNTLVALUE[4] = CELL_S[5].IMUX_G0_DATA[0];
				input ISCNTLVALUE[3] = CELL_S[3].IMUX_SR_OPTINV[1];
				input ISCNTLVALUE[2] = CELL_S[3].IMUX_SR_OPTINV[0];
				input ISCNTLVALUE[1] = CELL_S[2].IMUX_SR_OPTINV[1];
				input ISCNTLVALUE[0] = CELL_S[2].IMUX_SR_OPTINV[0];
				input APUC405DCDAPUOP = CELL_W[0].IMUX_G0_DATA[0];
				input APUC405DCDCREN = CELL_W[0].IMUX_G1_DATA[0];
				input APUC405DCDFORCEALGN = CELL_W[0].IMUX_G2_DATA[0];
				input APUC405DCDFORCEBESTEERING = CELL_W[0].IMUX_G3_DATA[0];
				input APUC405DCDFPUOP = CELL_W[1].IMUX_G0_DATA[0];
				input APUC405DCDGPRWRITE = CELL_W[1].IMUX_G1_DATA[0];
				input APUC405DCDLDSTBYTE = CELL_W[1].IMUX_G2_DATA[0];
				input APUC405DCDLDSTDW = CELL_W[1].IMUX_G3_DATA[0];
				input APUC405DCDLDSTHW = CELL_W[2].IMUX_G0_DATA[0];
				input APUC405DCDLDSTQW = CELL_W[2].IMUX_G1_DATA[0];
				input APUC405DCDLDSTWD = CELL_W[2].IMUX_G2_DATA[0];
				input APUC405DCDLOAD = CELL_W[2].IMUX_G3_DATA[0];
				input APUC405DCDPRIVOP = CELL_W[3].IMUX_G0_DATA[0];
				input APUC405DCDRAEN = CELL_W[3].IMUX_G1_DATA[0];
				input APUC405DCDRBEN = CELL_W[3].IMUX_G2_DATA[0];
				input APUC405DCDSTORE = CELL_W[3].IMUX_G3_DATA[0];
				input APUC405DCDTRAPBE = CELL_W[4].IMUX_G0_DATA[0];
				input APUC405DCDTRAPLE = CELL_W[4].IMUX_G1_DATA[0];
				input APUC405DCDUPDATE = CELL_W[5].IMUX_G0_DATA[0];
				input APUC405DCDVALIDOP = CELL_W[5].IMUX_G1_DATA[0];
				input APUC405DCDXERCAEN = CELL_W[6].IMUX_G0_DATA[0];
				input APUC405DCDXEROVEN = CELL_W[6].IMUX_G1_DATA[0];
				input APUC405EXCEPTION = CELL_W[7].IMUX_G0_DATA[0];
				input APUC405EXEBLOCKINGMCO = CELL_W[7].IMUX_G1_DATA[0];
				input APUC405EXEBUSY = CELL_W[8].IMUX_G0_DATA[0];
				input APUC405EXECR[3] = CELL_W[9].IMUX_G1_DATA[0];
				input APUC405EXECR[2] = CELL_W[9].IMUX_G0_DATA[0];
				input APUC405EXECR[1] = CELL_W[8].IMUX_G2_DATA[0];
				input APUC405EXECR[0] = CELL_W[8].IMUX_G1_DATA[0];
				input APUC405EXECRFIELD[2] = CELL_W[10].IMUX_G0_DATA[0];
				input APUC405EXECRFIELD[1] = CELL_W[9].IMUX_G3_DATA[0];
				input APUC405EXECRFIELD[0] = CELL_W[9].IMUX_G2_DATA[0];
				input APUC405EXELDDEPEND = CELL_W[10].IMUX_G1_DATA[0];
				input APUC405EXENONBLOCKINGMCO = CELL_W[10].IMUX_G2_DATA[0];
				input APUC405EXERESULT[31] = CELL_W[5].IMUX_G2_DATA[0];
				input APUC405EXERESULT[30] = CELL_W[4].IMUX_G3_DATA[0];
				input APUC405EXERESULT[29] = CELL_W[4].IMUX_G2_DATA[0];
				input APUC405EXERESULT[28] = CELL_W[3].IMUX_G1_DATA[1];
				input APUC405EXERESULT[27] = CELL_W[3].IMUX_G0_DATA[1];
				input APUC405EXERESULT[26] = CELL_W[2].IMUX_G1_DATA[1];
				input APUC405EXERESULT[25] = CELL_W[2].IMUX_G0_DATA[1];
				input APUC405EXERESULT[24] = CELL_W[1].IMUX_G1_DATA[1];
				input APUC405EXERESULT[23] = CELL_W[1].IMUX_G0_DATA[1];
				input APUC405EXERESULT[22] = CELL_W[0].IMUX_G1_DATA[1];
				input APUC405EXERESULT[21] = CELL_W[0].IMUX_G0_DATA[1];
				input APUC405EXERESULT[20] = CELL_W[15].IMUX_G3_DATA[0];
				input APUC405EXERESULT[19] = CELL_W[15].IMUX_G2_DATA[0];
				input APUC405EXERESULT[18] = CELL_W[15].IMUX_G1_DATA[0];
				input APUC405EXERESULT[17] = CELL_W[15].IMUX_G0_DATA[0];
				input APUC405EXERESULT[16] = CELL_W[14].IMUX_G3_DATA[0];
				input APUC405EXERESULT[15] = CELL_W[14].IMUX_G2_DATA[0];
				input APUC405EXERESULT[14] = CELL_W[14].IMUX_G1_DATA[0];
				input APUC405EXERESULT[13] = CELL_W[14].IMUX_G0_DATA[0];
				input APUC405EXERESULT[12] = CELL_W[13].IMUX_G3_DATA[0];
				input APUC405EXERESULT[11] = CELL_W[13].IMUX_G2_DATA[0];
				input APUC405EXERESULT[10] = CELL_W[13].IMUX_G1_DATA[0];
				input APUC405EXERESULT[9] = CELL_W[13].IMUX_G0_DATA[0];
				input APUC405EXERESULT[8] = CELL_W[12].IMUX_G3_DATA[0];
				input APUC405EXERESULT[7] = CELL_W[12].IMUX_G2_DATA[0];
				input APUC405EXERESULT[6] = CELL_W[12].IMUX_G1_DATA[0];
				input APUC405EXERESULT[5] = CELL_W[12].IMUX_G0_DATA[0];
				input APUC405EXERESULT[4] = CELL_W[11].IMUX_G3_DATA[0];
				input APUC405EXERESULT[3] = CELL_W[11].IMUX_G2_DATA[0];
				input APUC405EXERESULT[2] = CELL_W[11].IMUX_G1_DATA[0];
				input APUC405EXERESULT[1] = CELL_W[11].IMUX_G0_DATA[0];
				input APUC405EXERESULT[0] = CELL_W[10].IMUX_G3_DATA[0];
				input APUC405EXEXERCA = CELL_W[5].IMUX_G3_DATA[0];
				input APUC405EXEXEROV = CELL_W[6].IMUX_G2_DATA[0];
				input APUC405FPUEXCEPTION = CELL_W[6].IMUX_G3_DATA[0];
				input APUC405LWBLDDEPEND = CELL_W[7].IMUX_G2_DATA[0];
				input APUC405SLEEPREQ = CELL_W[7].IMUX_G3_DATA[0];
				input APUC405WBLDDEPEND = CELL_W[8].IMUX_G3_DATA[0];
				input LSSDC405ACLK = CELL_S[7].IMUX_G1_DATA[5];
				input LSSDC405ARRAYCCLKNEG = CELL_S[0].IMUX_G2_DATA[5];
				input LSSDC405BCLK = CELL_S[0].IMUX_G3_DATA[5];
				input LSSDC405BISTCCLK = CELL_S[1].IMUX_G2_DATA[5];
				input LSSDC405CNTLPOINT = CELL_S[1].IMUX_G3_DATA[5];
				input LSSDC405SCANGATE = CELL_S[2].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[9] = CELL_S[0].IMUX_G1_DATA[6];
				input LSSDC405SCANIN[8] = CELL_S[0].IMUX_G0_DATA[6];
				input LSSDC405SCANIN[7] = CELL_S[7].IMUX_G3_DATA[5];
				input LSSDC405SCANIN[6] = CELL_S[7].IMUX_G2_DATA[5];
				input LSSDC405SCANIN[5] = CELL_S[6].IMUX_G3_DATA[5];
				input LSSDC405SCANIN[4] = CELL_S[6].IMUX_G2_DATA[5];
				input LSSDC405SCANIN[3] = CELL_S[5].IMUX_G1_DATA[2];
				input LSSDC405SCANIN[2] = CELL_S[5].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[1] = CELL_S[4].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[0] = CELL_S[4].IMUX_G3_DATA[1];
				input LSSDC405TESTEVS = CELL_S[2].IMUX_G1_DATA[2];
				input LSSDC405TESTM1 = CELL_S[3].IMUX_G2_DATA[1];
				input LSSDC405TESTM3 = CELL_S[3].IMUX_G3_DATA[1];
				input TESTSELI = ~CELL_W[8].IMUX_TI_OPTINV[0];
				input TIEC405APUDIVEN = ~CELL_W[4].IMUX_TI_OPTINV[0];
				input TIEC405APUPRESENT = ~CELL_W[4].IMUX_TI_OPTINV[1];
				input TIEC405DETERMINISTICMULT = ~CELL_E[0].IMUX_TI_OPTINV[0];
				input TIEC405DISOPERANDFWD = ~CELL_E[1].IMUX_TI_OPTINV[0];
				input TIEC405MMUEN = ~CELL_E[1].IMUX_TI_OPTINV[1];
				input TIEC405PVR[31] = CELL_E[0].IMUX_TS_OPTINV[0];
				input TIEC405PVR[30] = ~CELL_E[0].IMUX_TI_OPTINV[1];
				input TIEC405PVR[29] = CELL_E[1].IMUX_TS_OPTINV[0];
				input TIEC405PVR[28] = CELL_E[2].IMUX_TS_OPTINV[0];
				input TIEC405PVR[27] = ~CELL_E[2].IMUX_TI_OPTINV[1];
				input TIEC405PVR[26] = ~CELL_E[2].IMUX_TI_OPTINV[0];
				input TIEC405PVR[25] = CELL_E[3].IMUX_TS_OPTINV[0];
				input TIEC405PVR[24] = ~CELL_E[3].IMUX_TI_OPTINV[1];
				input TIEC405PVR[23] = ~CELL_E[3].IMUX_TI_OPTINV[0];
				input TIEC405PVR[22] = CELL_E[4].IMUX_TS_OPTINV[1];
				input TIEC405PVR[21] = CELL_E[4].IMUX_TS_OPTINV[0];
				input TIEC405PVR[20] = ~CELL_E[4].IMUX_TI_OPTINV[1];
				input TIEC405PVR[19] = CELL_E[5].IMUX_TS_OPTINV[0];
				input TIEC405PVR[18] = ~CELL_E[5].IMUX_TI_OPTINV[1];
				input TIEC405PVR[17] = CELL_E[10].IMUX_TS_OPTINV[0];
				input TIEC405PVR[16] = ~CELL_E[10].IMUX_TI_OPTINV[1];
				input TIEC405PVR[15] = ~CELL_E[10].IMUX_TI_OPTINV[0];
				input TIEC405PVR[14] = CELL_E[11].IMUX_TS_OPTINV[0];
				input TIEC405PVR[13] = ~CELL_E[11].IMUX_TI_OPTINV[1];
				input TIEC405PVR[12] = ~CELL_E[11].IMUX_TI_OPTINV[0];
				input TIEC405PVR[11] = CELL_E[12].IMUX_TS_OPTINV[0];
				input TIEC405PVR[10] = ~CELL_E[12].IMUX_TI_OPTINV[1];
				input TIEC405PVR[9] = ~CELL_E[12].IMUX_TI_OPTINV[0];
				input TIEC405PVR[8] = CELL_E[13].IMUX_TS_OPTINV[0];
				input TIEC405PVR[7] = ~CELL_E[13].IMUX_TI_OPTINV[1];
				input TIEC405PVR[6] = ~CELL_E[13].IMUX_TI_OPTINV[0];
				input TIEC405PVR[5] = CELL_E[14].IMUX_TS_OPTINV[1];
				input TIEC405PVR[4] = CELL_E[14].IMUX_TS_OPTINV[0];
				input TIEC405PVR[3] = ~CELL_E[14].IMUX_TI_OPTINV[1];
				input TIEC405PVR[2] = CELL_E[15].IMUX_TS_OPTINV[0];
				input TIEC405PVR[1] = ~CELL_E[15].IMUX_TI_OPTINV[1];
				input TIEC405PVR[0] = ~CELL_E[15].IMUX_TI_OPTINV[0];
				input TIERAMTAP1 = ~CELL_W[6].IMUX_TI_OPTINV[0];
				input TIERAMTAP2 = ~CELL_W[6].IMUX_TI_OPTINV[1];
				input TIETAGTAP1 = ~CELL_W[7].IMUX_TI_OPTINV[0];
				input TIETAGTAP2 = ~CELL_W[7].IMUX_TI_OPTINV[1];
				input TIEUTLBTAP1 = ~CELL_W[5].IMUX_TI_OPTINV[0];
				input TIEUTLBTAP2 = ~CELL_W[5].IMUX_TI_OPTINV[1];
				input TSTC405DCRABUSI[9] = CELL_W[4].IMUX_G3_DATA[2];
				input TSTC405DCRABUSI[8] = CELL_W[4].IMUX_G2_DATA[2];
				input TSTC405DCRABUSI[7] = CELL_W[3].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[6] = CELL_W[3].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[5] = CELL_W[2].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[4] = CELL_W[2].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[3] = CELL_W[1].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[2] = CELL_W[1].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[1] = CELL_W[0].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[0] = CELL_W[0].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[31] = CELL_W[5].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[30] = CELL_W[4].IMUX_G1_DATA[3];
				input TSTC405DCRDBUSOUTI[29] = CELL_W[4].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[28] = CELL_W[3].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[27] = CELL_W[3].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[26] = CELL_W[2].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[25] = CELL_W[2].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[24] = CELL_W[1].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[23] = CELL_W[1].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[22] = CELL_W[0].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[21] = CELL_W[0].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[20] = CELL_W[15].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[19] = CELL_W[15].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[18] = CELL_W[14].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[17] = CELL_W[14].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[16] = CELL_W[13].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[15] = CELL_W[13].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[14] = CELL_W[12].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[13] = CELL_W[12].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[12] = CELL_W[11].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[11] = CELL_W[11].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[10] = CELL_W[10].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[9] = CELL_W[10].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[8] = CELL_W[9].IMUX_G1_DATA[3];
				input TSTC405DCRDBUSOUTI[7] = CELL_W[9].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[6] = CELL_W[8].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[5] = CELL_W[7].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[4] = CELL_W[7].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[3] = CELL_W[6].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[2] = CELL_W[6].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[1] = CELL_W[5].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[0] = CELL_W[5].IMUX_G2_DATA[2];
				input TSTC405DCRREADI = CELL_W[5].IMUX_G1_DATA[3];
				input TSTC405DCRWRITEI = CELL_W[6].IMUX_G0_DATA[3];
				input TSTCLKINACTI = CELL_E[1].IMUX_G1_DATA[2];
				input TSTCPUCLKENI = CELL_E[14].IMUX_G0_DATA[2];
				input TSTCPUCLKI = CELL_E[0].IMUX_G1_DATA[2];
				input TSTDCRACKI = CELL_W[8].IMUX_G3_DATA[1];
				input TSTDCRBUSI[31] = CELL_W[8].IMUX_G1_DATA[2];
				input TSTDCRBUSI[30] = CELL_W[8].IMUX_G0_DATA[2];
				input TSTDCRBUSI[29] = CELL_W[7].IMUX_G3_DATA[1];
				input TSTDCRBUSI[28] = CELL_W[7].IMUX_G2_DATA[1];
				input TSTDCRBUSI[27] = CELL_W[6].IMUX_G3_DATA[1];
				input TSTDCRBUSI[26] = CELL_W[6].IMUX_G2_DATA[1];
				input TSTDCRBUSI[25] = CELL_W[5].IMUX_G3_DATA[1];
				input TSTDCRBUSI[24] = CELL_W[5].IMUX_G2_DATA[1];
				input TSTDCRBUSI[23] = CELL_W[4].IMUX_G3_DATA[1];
				input TSTDCRBUSI[22] = CELL_W[4].IMUX_G2_DATA[1];
				input TSTDCRBUSI[21] = CELL_W[3].IMUX_G1_DATA[2];
				input TSTDCRBUSI[20] = CELL_W[3].IMUX_G0_DATA[2];
				input TSTDCRBUSI[19] = CELL_W[2].IMUX_G1_DATA[2];
				input TSTDCRBUSI[18] = CELL_W[2].IMUX_G0_DATA[2];
				input TSTDCRBUSI[17] = CELL_W[1].IMUX_G1_DATA[2];
				input TSTDCRBUSI[16] = CELL_W[1].IMUX_G0_DATA[2];
				input TSTDCRBUSI[15] = CELL_W[0].IMUX_G1_DATA[2];
				input TSTDCRBUSI[14] = CELL_W[0].IMUX_G0_DATA[2];
				input TSTDCRBUSI[13] = CELL_W[15].IMUX_G3_DATA[1];
				input TSTDCRBUSI[12] = CELL_W[15].IMUX_G2_DATA[1];
				input TSTDCRBUSI[11] = CELL_W[14].IMUX_G3_DATA[1];
				input TSTDCRBUSI[10] = CELL_W[14].IMUX_G2_DATA[1];
				input TSTDCRBUSI[9] = CELL_W[13].IMUX_G3_DATA[1];
				input TSTDCRBUSI[8] = CELL_W[13].IMUX_G2_DATA[1];
				input TSTDCRBUSI[7] = CELL_W[12].IMUX_G3_DATA[1];
				input TSTDCRBUSI[6] = CELL_W[12].IMUX_G2_DATA[1];
				input TSTDCRBUSI[5] = CELL_W[11].IMUX_G3_DATA[1];
				input TSTDCRBUSI[4] = CELL_W[11].IMUX_G2_DATA[1];
				input TSTDCRBUSI[3] = CELL_W[10].IMUX_G3_DATA[1];
				input TSTDCRBUSI[2] = CELL_W[10].IMUX_G2_DATA[1];
				input TSTDCRBUSI[1] = CELL_W[9].IMUX_G3_DATA[1];
				input TSTDCRBUSI[0] = CELL_W[9].IMUX_G2_DATA[1];
				input TSTDSOCMABORTOPI = CELL_W[11].IMUX_G0_DATA[3];
				input TSTDSOCMABORTREQI = CELL_W[11].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[29] = CELL_W[10].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[28] = CELL_W[10].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[27] = CELL_W[9].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[26] = CELL_W[9].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[25] = CELL_W[8].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[24] = CELL_W[8].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[23] = CELL_W[7].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[22] = CELL_W[7].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[21] = CELL_W[6].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[20] = CELL_W[6].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[19] = CELL_W[5].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[18] = CELL_W[5].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[17] = CELL_W[4].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[16] = CELL_W[4].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[15] = CELL_W[3].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[14] = CELL_W[3].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[13] = CELL_W[2].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[12] = CELL_W[2].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[11] = CELL_W[1].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[10] = CELL_W[1].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[9] = CELL_W[0].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[8] = CELL_W[0].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[7] = CELL_W[15].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[6] = CELL_W[15].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[5] = CELL_W[14].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[4] = CELL_W[14].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[3] = CELL_W[13].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[2] = CELL_W[13].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[1] = CELL_W[12].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[0] = CELL_W[12].IMUX_G0_DATA[3];
				input TSTDSOCMBYTEENI[3] = CELL_W[12].IMUX_G3_DATA[3];
				input TSTDSOCMBYTEENI[2] = CELL_W[12].IMUX_G2_DATA[3];
				input TSTDSOCMBYTEENI[1] = CELL_W[11].IMUX_G3_DATA[3];
				input TSTDSOCMBYTEENI[0] = CELL_W[11].IMUX_G2_DATA[3];
				input TSTDSOCMCOMPLETEI = CELL_W[9].IMUX_G0_DATA[2];
				input TSTDSOCMDBUSI[7] = CELL_W[10].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[6] = CELL_W[9].IMUX_G3_DATA[3];
				input TSTDSOCMDBUSI[5] = CELL_W[9].IMUX_G2_DATA[3];
				input TSTDSOCMDBUSI[4] = CELL_W[8].IMUX_G2_DATA[3];
				input TSTDSOCMDBUSI[3] = CELL_W[8].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[2] = CELL_W[7].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[1] = CELL_W[7].IMUX_G0_DATA[3];
				input TSTDSOCMDBUSI[0] = CELL_W[6].IMUX_G1_DATA[3];
				input TSTDSOCMDCRACKI = CELL_W[10].IMUX_G2_DATA[3];
				input TSTDSOCMHOLDI = CELL_W[10].IMUX_G0_DATA[2];
				input TSTDSOCMLOADREQI = CELL_W[13].IMUX_G2_DATA[3];
				input TSTDSOCMSTOREREQI = CELL_W[13].IMUX_G3_DATA[3];
				input TSTDSOCMWAITI = CELL_W[14].IMUX_G2_DATA[3];
				input TSTDSOCMWRDBUSI[31] = CELL_W[14].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[30] = CELL_W[13].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[29] = CELL_W[13].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[28] = CELL_W[12].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[27] = CELL_W[12].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[26] = CELL_W[11].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[25] = CELL_W[11].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[24] = CELL_W[10].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[23] = CELL_W[10].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[22] = CELL_W[9].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[21] = CELL_W[9].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[20] = CELL_W[8].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[19] = CELL_W[8].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[18] = CELL_W[7].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[17] = CELL_W[7].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[16] = CELL_W[6].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[15] = CELL_W[6].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[14] = CELL_W[5].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[13] = CELL_W[5].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[12] = CELL_W[4].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[11] = CELL_W[4].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[10] = CELL_W[3].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[9] = CELL_W[3].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[8] = CELL_W[2].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[7] = CELL_W[2].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[6] = CELL_W[1].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[5] = CELL_W[1].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[4] = CELL_W[0].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[3] = CELL_W[0].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[2] = CELL_W[15].IMUX_G3_DATA[3];
				input TSTDSOCMWRDBUSI[1] = CELL_W[15].IMUX_G2_DATA[3];
				input TSTDSOCMWRDBUSI[0] = CELL_W[14].IMUX_G3_DATA[3];
				input TSTDSOCMXLATEVALIDI = CELL_W[14].IMUX_G1_DATA[4];
				input TSTISOCMABORTI = CELL_E[11].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[29] = CELL_E[11].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[28] = CELL_E[10].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[27] = CELL_E[10].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[26] = CELL_E[10].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[25] = CELL_E[10].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[24] = CELL_E[9].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[23] = CELL_E[9].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[22] = CELL_E[9].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[21] = CELL_E[8].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[20] = CELL_E[8].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[19] = CELL_E[8].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[18] = CELL_E[7].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[17] = CELL_E[7].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[16] = CELL_E[7].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[15] = CELL_E[6].IMUX_G0_DATA[4];
				input TSTISOCMABUSI[14] = CELL_E[6].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[13] = CELL_E[6].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[12] = CELL_E[5].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[11] = CELL_E[5].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[10] = CELL_E[4].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[9] = CELL_E[4].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[8] = CELL_E[4].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[7] = CELL_E[3].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[6] = CELL_E[3].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[5] = CELL_E[3].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[4] = CELL_E[2].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[3] = CELL_E[2].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[2] = CELL_E[2].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[1] = CELL_E[1].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[0] = CELL_E[1].IMUX_G0_DATA[3];
				input TSTISOCMHOLDI = CELL_E[2].IMUX_G1_DATA[2];
				input TSTISOCMICUREADYI = CELL_E[1].IMUX_G3_DATA[2];
				input TSTISOCMRDATAI[63] = CELL_S[7].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[62] = CELL_S[6].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[61] = CELL_S[6].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[60] = CELL_S[5].IMUX_G3_DATA[1];
				input TSTISOCMRDATAI[59] = CELL_S[5].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[58] = CELL_S[4].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[57] = CELL_S[4].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[56] = CELL_S[3].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[55] = CELL_S[3].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[54] = CELL_S[2].IMUX_G3_DATA[1];
				input TSTISOCMRDATAI[53] = CELL_S[2].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[52] = CELL_S[1].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[51] = CELL_S[1].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[50] = CELL_S[0].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[49] = CELL_S[0].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[48] = CELL_S[7].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[47] = CELL_S[7].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[46] = CELL_S[7].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[45] = CELL_S[7].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[44] = CELL_S[6].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[43] = CELL_S[6].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[42] = CELL_S[6].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[41] = CELL_S[6].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[40] = CELL_S[5].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[39] = CELL_S[5].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[38] = CELL_S[5].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[37] = CELL_S[5].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[36] = CELL_S[4].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[35] = CELL_S[4].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[34] = CELL_S[4].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[33] = CELL_S[4].IMUX_G1_DATA[0];
				input TSTISOCMRDATAI[32] = CELL_S[3].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[31] = CELL_S[3].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[30] = CELL_S[3].IMUX_G1_DATA[0];
				input TSTISOCMRDATAI[29] = CELL_S[3].IMUX_G0_DATA[0];
				input TSTISOCMRDATAI[28] = CELL_S[2].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[27] = CELL_S[2].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[26] = CELL_S[2].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[25] = CELL_S[2].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[24] = CELL_S[1].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[23] = CELL_S[1].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[22] = CELL_S[1].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[21] = CELL_S[1].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[20] = CELL_S[0].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[19] = CELL_S[0].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[18] = CELL_S[0].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[17] = CELL_S[0].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[16] = CELL_E[5].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[15] = CELL_E[4].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[14] = CELL_E[3].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[13] = CELL_E[2].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[12] = CELL_E[1].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[11] = CELL_E[0].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[10] = CELL_E[15].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[9] = CELL_E[14].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[8] = CELL_E[13].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[7] = CELL_E[12].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[6] = CELL_E[11].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[5] = CELL_E[10].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[4] = CELL_E[9].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[3] = CELL_E[8].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[2] = CELL_E[7].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[1] = CELL_E[6].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[0] = CELL_E[5].IMUX_G3_DATA[2];
				input TSTISOCMRDDVALIDI[1] = CELL_E[4].IMUX_G1_DATA[2];
				input TSTISOCMRDDVALIDI[0] = CELL_E[3].IMUX_G0_DATA[2];
				input TSTISOCMREQPENDI = CELL_E[0].IMUX_G0_DATA[3];
				input TSTISOCMXLATEVALIDI = CELL_E[0].IMUX_G3_DATA[2];
				input TSTISOPFWDI = CELL_W[9].IMUX_G1_DATA[2];
				input TSTJTAGENI = CELL_E[12].IMUX_G0_DATA[2];
				input TSTPLBSAMPLECYCLEI = CELL_E[6].IMUX_G1_DATA[3];
				input TSTRDDBUSI[31] = CELL_W[10].IMUX_G2_DATA[2];
				input TSTRDDBUSI[30] = CELL_W[9].IMUX_G3_DATA[2];
				input TSTRDDBUSI[29] = CELL_W[9].IMUX_G2_DATA[2];
				input TSTRDDBUSI[28] = CELL_W[8].IMUX_G3_DATA[2];
				input TSTRDDBUSI[27] = CELL_W[8].IMUX_G2_DATA[2];
				input TSTRDDBUSI[26] = CELL_W[7].IMUX_G1_DATA[2];
				input TSTRDDBUSI[25] = CELL_W[7].IMUX_G0_DATA[2];
				input TSTRDDBUSI[24] = CELL_W[6].IMUX_G1_DATA[2];
				input TSTRDDBUSI[23] = CELL_W[6].IMUX_G0_DATA[2];
				input TSTRDDBUSI[22] = CELL_W[5].IMUX_G1_DATA[2];
				input TSTRDDBUSI[21] = CELL_W[5].IMUX_G0_DATA[2];
				input TSTRDDBUSI[20] = CELL_W[4].IMUX_G1_DATA[2];
				input TSTRDDBUSI[19] = CELL_W[4].IMUX_G0_DATA[2];
				input TSTRDDBUSI[18] = CELL_W[3].IMUX_G3_DATA[2];
				input TSTRDDBUSI[17] = CELL_W[3].IMUX_G2_DATA[2];
				input TSTRDDBUSI[16] = CELL_W[2].IMUX_G3_DATA[2];
				input TSTRDDBUSI[15] = CELL_W[2].IMUX_G2_DATA[2];
				input TSTRDDBUSI[14] = CELL_W[1].IMUX_G3_DATA[2];
				input TSTRDDBUSI[13] = CELL_W[1].IMUX_G2_DATA[2];
				input TSTRDDBUSI[12] = CELL_W[0].IMUX_G3_DATA[2];
				input TSTRDDBUSI[11] = CELL_W[0].IMUX_G2_DATA[2];
				input TSTRDDBUSI[10] = CELL_W[15].IMUX_G1_DATA[2];
				input TSTRDDBUSI[9] = CELL_W[15].IMUX_G0_DATA[2];
				input TSTRDDBUSI[8] = CELL_W[14].IMUX_G1_DATA[2];
				input TSTRDDBUSI[7] = CELL_W[14].IMUX_G0_DATA[2];
				input TSTRDDBUSI[6] = CELL_W[13].IMUX_G1_DATA[2];
				input TSTRDDBUSI[5] = CELL_W[13].IMUX_G0_DATA[2];
				input TSTRDDBUSI[4] = CELL_W[12].IMUX_G1_DATA[2];
				input TSTRDDBUSI[3] = CELL_W[12].IMUX_G0_DATA[2];
				input TSTRDDBUSI[2] = CELL_W[11].IMUX_G1_DATA[2];
				input TSTRDDBUSI[1] = CELL_W[11].IMUX_G0_DATA[2];
				input TSTRDDBUSI[0] = CELL_W[10].IMUX_G1_DATA[2];
				input TSTRESETCHIPI = CELL_E[0].IMUX_G0_DATA[2];
				input TSTRESETCOREI = CELL_E[5].IMUX_G2_DATA[2];
				input TSTRESETSYSI = CELL_E[11].IMUX_G0_DATA[2];
				input TSTTIMERENI = CELL_E[13].IMUX_G0_DATA[2];
				input TSTTRSTNEGI = CELL_N[2].IMUX_G2_DATA[0];
				output C405CPMCORESLEEPREQ = CELL_E[14].OUT_FAN_BEL[5];
				output C405CPMMSRCE = CELL_E[15].OUT_FAN_BEL[4];
				output C405CPMMSREE = CELL_E[15].OUT_FAN_BEL[5];
				output C405CPMTIMERIRQ = CELL_E[0].OUT_FAN_BEL[6];
				output C405CPMTIMERRESETREQ = CELL_E[0].OUT_FAN_BEL[7];
				output C405RSTCHIPRESETREQ = CELL_E[0].OUT_FAN_BEL[4];
				output C405RSTCORERESETREQ = CELL_E[0].OUT_FAN_BEL[5];
				output C405RSTSYSRESETREQ = CELL_E[14].OUT_FAN_BEL[4];
				output C405PLBDCUABORT = CELL_E[1].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[31] = CELL_E[4].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[30] = CELL_E[4].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[29] = CELL_E[4].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[28] = CELL_E[4].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[27] = CELL_E[5].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[26] = CELL_E[5].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[25] = CELL_E[5].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[24] = CELL_E[5].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[23] = CELL_E[6].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[22] = CELL_E[6].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[21] = CELL_E[6].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[20] = CELL_E[6].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[19] = CELL_E[7].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[18] = CELL_E[7].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[17] = CELL_E[7].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[16] = CELL_E[7].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[15] = CELL_E[8].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[14] = CELL_E[8].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[13] = CELL_E[8].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[12] = CELL_E[8].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[11] = CELL_E[9].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[10] = CELL_E[9].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[9] = CELL_E[9].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[8] = CELL_E[9].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[7] = CELL_E[10].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[6] = CELL_E[10].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[5] = CELL_E[10].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[4] = CELL_E[10].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[3] = CELL_E[11].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[2] = CELL_E[11].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[1] = CELL_E[11].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[0] = CELL_E[11].OUT_FAN_BEL[4];
				output C405PLBDCUBE[7] = CELL_E[3].OUT_FAN_BEL[7];
				output C405PLBDCUBE[6] = CELL_E[3].OUT_FAN_BEL[6];
				output C405PLBDCUBE[5] = CELL_E[3].OUT_FAN_BEL[5];
				output C405PLBDCUBE[4] = CELL_E[3].OUT_FAN_BEL[4];
				output C405PLBDCUBE[3] = CELL_E[13].OUT_FAN_BEL[7];
				output C405PLBDCUBE[2] = CELL_E[13].OUT_FAN_BEL[6];
				output C405PLBDCUBE[1] = CELL_E[13].OUT_FAN_BEL[5];
				output C405PLBDCUBE[0] = CELL_E[13].OUT_FAN_BEL[4];
				output C405PLBDCUCACHEABLE = CELL_E[12].OUT_FAN_BEL[6];
				output C405PLBDCUGUARDED = CELL_E[2].OUT_FAN_BEL[4];
				output C405PLBDCUPRIORITY[1] = CELL_E[1].OUT_FAN_BEL[6];
				output C405PLBDCUPRIORITY[0] = CELL_E[1].OUT_FAN_BEL[5];
				output C405PLBDCUREQUEST = CELL_E[1].OUT_FAN_BEL[4];
				output C405PLBDCURNW = CELL_E[1].OUT_SEC_BEL[15];
				output C405PLBDCUSIZE2 = CELL_E[12].OUT_FAN_BEL[4];
				output C405PLBDCUU0ATTR = CELL_E[12].OUT_FAN_BEL[5];
				output C405PLBDCUWRDBUS[63] = CELL_E[0].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[62] = CELL_E[0].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[61] = CELL_E[0].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[60] = CELL_E[0].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[59] = CELL_E[1].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[58] = CELL_E[1].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[57] = CELL_E[1].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[56] = CELL_E[1].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[55] = CELL_E[2].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[54] = CELL_E[2].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[53] = CELL_E[2].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[52] = CELL_E[2].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[51] = CELL_E[3].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[50] = CELL_E[3].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[49] = CELL_E[3].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[48] = CELL_E[3].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[47] = CELL_E[4].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[46] = CELL_E[4].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[45] = CELL_E[4].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[44] = CELL_E[4].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[43] = CELL_E[5].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[42] = CELL_E[5].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[41] = CELL_E[5].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[40] = CELL_E[5].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[39] = CELL_E[6].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[38] = CELL_E[6].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[37] = CELL_E[6].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[36] = CELL_E[6].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[35] = CELL_E[7].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[34] = CELL_E[7].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[33] = CELL_E[7].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[32] = CELL_E[7].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[31] = CELL_E[8].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[30] = CELL_E[8].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[29] = CELL_E[8].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[28] = CELL_E[8].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[27] = CELL_E[9].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[26] = CELL_E[9].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[25] = CELL_E[9].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[24] = CELL_E[9].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[23] = CELL_E[10].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[22] = CELL_E[10].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[21] = CELL_E[10].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[20] = CELL_E[10].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[19] = CELL_E[11].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[18] = CELL_E[11].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[17] = CELL_E[11].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[16] = CELL_E[11].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[15] = CELL_E[12].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[14] = CELL_E[12].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[13] = CELL_E[12].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[12] = CELL_E[12].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[11] = CELL_E[13].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[10] = CELL_E[13].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[9] = CELL_E[13].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[8] = CELL_E[13].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[7] = CELL_E[14].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[6] = CELL_E[14].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[5] = CELL_E[14].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[4] = CELL_E[14].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[3] = CELL_E[15].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[2] = CELL_E[15].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[1] = CELL_E[15].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[0] = CELL_E[15].OUT_FAN_BEL[0];
				output C405PLBDCUWRITETHRU = CELL_E[2].OUT_FAN_BEL[5];
				output C405PLBICUABORT = CELL_E[2].OUT_SEC_BEL[12];
				output C405PLBICUABUS[29] = CELL_E[4].OUT_SEC_BEL[14];
				output C405PLBICUABUS[28] = CELL_E[4].OUT_SEC_BEL[15];
				output C405PLBICUABUS[27] = CELL_E[5].OUT_SEC_BEL[12];
				output C405PLBICUABUS[26] = CELL_E[5].OUT_SEC_BEL[13];
				output C405PLBICUABUS[25] = CELL_E[5].OUT_SEC_BEL[14];
				output C405PLBICUABUS[24] = CELL_E[5].OUT_SEC_BEL[15];
				output C405PLBICUABUS[23] = CELL_E[6].OUT_SEC_BEL[12];
				output C405PLBICUABUS[22] = CELL_E[6].OUT_SEC_BEL[13];
				output C405PLBICUABUS[21] = CELL_E[6].OUT_SEC_BEL[14];
				output C405PLBICUABUS[20] = CELL_E[6].OUT_SEC_BEL[15];
				output C405PLBICUABUS[19] = CELL_E[7].OUT_SEC_BEL[12];
				output C405PLBICUABUS[18] = CELL_E[7].OUT_SEC_BEL[13];
				output C405PLBICUABUS[17] = CELL_E[7].OUT_SEC_BEL[14];
				output C405PLBICUABUS[16] = CELL_E[7].OUT_SEC_BEL[15];
				output C405PLBICUABUS[15] = CELL_E[8].OUT_SEC_BEL[12];
				output C405PLBICUABUS[14] = CELL_E[8].OUT_SEC_BEL[13];
				output C405PLBICUABUS[13] = CELL_E[8].OUT_SEC_BEL[14];
				output C405PLBICUABUS[12] = CELL_E[8].OUT_SEC_BEL[15];
				output C405PLBICUABUS[11] = CELL_E[9].OUT_SEC_BEL[12];
				output C405PLBICUABUS[10] = CELL_E[9].OUT_SEC_BEL[13];
				output C405PLBICUABUS[9] = CELL_E[9].OUT_SEC_BEL[14];
				output C405PLBICUABUS[8] = CELL_E[9].OUT_SEC_BEL[15];
				output C405PLBICUABUS[7] = CELL_E[10].OUT_SEC_BEL[12];
				output C405PLBICUABUS[6] = CELL_E[10].OUT_SEC_BEL[13];
				output C405PLBICUABUS[5] = CELL_E[10].OUT_SEC_BEL[14];
				output C405PLBICUABUS[4] = CELL_E[10].OUT_SEC_BEL[15];
				output C405PLBICUABUS[3] = CELL_E[11].OUT_SEC_BEL[12];
				output C405PLBICUABUS[2] = CELL_E[11].OUT_SEC_BEL[13];
				output C405PLBICUABUS[1] = CELL_E[11].OUT_SEC_BEL[14];
				output C405PLBICUABUS[0] = CELL_E[11].OUT_SEC_BEL[15];
				output C405PLBICUCACHEABLE = CELL_E[12].OUT_SEC_BEL[12];
				output C405PLBICUPRIORITY[1] = CELL_E[2].OUT_SEC_BEL[13];
				output C405PLBICUPRIORITY[0] = CELL_E[2].OUT_SEC_BEL[14];
				output C405PLBICUREQUEST = CELL_E[2].OUT_SEC_BEL[15];
				output C405PLBICUSIZE[3] = CELL_E[12].OUT_SEC_BEL[14];
				output C405PLBICUSIZE[2] = CELL_E[12].OUT_SEC_BEL[15];
				output C405PLBICUU0ATTR = CELL_E[12].OUT_SEC_BEL[13];
				output C405DCRABUS[9] = CELL_W[13].OUT_SEC_BEL[15];
				output C405DCRABUS[8] = CELL_W[12].OUT_SEC_BEL[14];
				output C405DCRABUS[7] = CELL_W[12].OUT_SEC_BEL[15];
				output C405DCRABUS[6] = CELL_W[11].OUT_SEC_BEL[14];
				output C405DCRABUS[5] = CELL_W[11].OUT_SEC_BEL[15];
				output C405DCRABUS[4] = CELL_W[10].OUT_SEC_BEL[14];
				output C405DCRABUS[3] = CELL_W[10].OUT_SEC_BEL[15];
				output C405DCRABUS[2] = CELL_W[9].OUT_SEC_BEL[14];
				output C405DCRABUS[1] = CELL_W[9].OUT_SEC_BEL[15];
				output C405DCRABUS[0] = CELL_W[8].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[31] = CELL_W[10].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[30] = CELL_W[9].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[29] = CELL_W[8].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[28] = CELL_W[7].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[27] = CELL_W[6].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[26] = CELL_W[5].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[25] = CELL_W[4].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[24] = CELL_W[3].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[23] = CELL_W[2].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[22] = CELL_W[1].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[21] = CELL_W[0].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[20] = CELL_W[15].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[19] = CELL_W[14].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[18] = CELL_W[13].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[17] = CELL_W[12].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[16] = CELL_W[11].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[15] = CELL_W[10].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[14] = CELL_W[9].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[13] = CELL_W[8].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[12] = CELL_W[7].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[11] = CELL_W[6].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[10] = CELL_W[5].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[9] = CELL_W[4].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[8] = CELL_W[3].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[7] = CELL_W[2].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[6] = CELL_W[1].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[5] = CELL_W[0].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[4] = CELL_W[15].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[3] = CELL_W[15].OUT_SEC_BEL[15];
				output C405DCRDBUSOUT[2] = CELL_W[14].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[1] = CELL_W[14].OUT_SEC_BEL[15];
				output C405DCRDBUSOUT[0] = CELL_W[13].OUT_SEC_BEL[14];
				output C405DCRREAD = CELL_W[11].OUT_SEC_BEL[12];
				output C405DCRWRITE = CELL_W[12].OUT_SEC_BEL[12];
				output C405DBGLOADDATAONAPUDBUS = CELL_E[14].OUT_FAN_BEL[7];
				output C405DBGMSRWE = CELL_E[15].OUT_FAN_BEL[6];
				output C405DBGSTOPACK = CELL_E[15].OUT_FAN_BEL[7];
				output C405DBGWBCOMPLETE = CELL_E[0].OUT_SEC_BEL[15];
				output C405DBGWBFULL = CELL_E[0].OUT_SEC_BEL[14];
				output C405DBGWBIAR[29] = CELL_E[3].OUT_SEC_BEL[11];
				output C405DBGWBIAR[28] = CELL_E[2].OUT_SEC_BEL[11];
				output C405DBGWBIAR[27] = CELL_E[1].OUT_SEC_BEL[11];
				output C405DBGWBIAR[26] = CELL_E[0].OUT_SEC_BEL[11];
				output C405DBGWBIAR[25] = CELL_E[15].OUT_SEC_BEL[12];
				output C405DBGWBIAR[24] = CELL_E[14].OUT_SEC_BEL[12];
				output C405DBGWBIAR[23] = CELL_E[13].OUT_SEC_BEL[12];
				output C405DBGWBIAR[22] = CELL_E[1].OUT_SEC_BEL[12];
				output C405DBGWBIAR[21] = CELL_E[0].OUT_SEC_BEL[12];
				output C405DBGWBIAR[20] = CELL_E[15].OUT_SEC_BEL[13];
				output C405DBGWBIAR[19] = CELL_E[12].OUT_FAN_BEL[7];
				output C405DBGWBIAR[18] = CELL_E[4].OUT_SEC_BEL[12];
				output C405DBGWBIAR[17] = CELL_E[4].OUT_SEC_BEL[13];
				output C405DBGWBIAR[16] = CELL_E[3].OUT_SEC_BEL[12];
				output C405DBGWBIAR[15] = CELL_E[3].OUT_SEC_BEL[13];
				output C405DBGWBIAR[14] = CELL_E[3].OUT_SEC_BEL[14];
				output C405DBGWBIAR[13] = CELL_E[3].OUT_SEC_BEL[15];
				output C405DBGWBIAR[12] = CELL_E[2].OUT_FAN_BEL[7];
				output C405DBGWBIAR[11] = CELL_E[2].OUT_FAN_BEL[6];
				output C405DBGWBIAR[10] = CELL_E[14].OUT_SEC_BEL[13];
				output C405DBGWBIAR[9] = CELL_E[13].OUT_SEC_BEL[13];
				output C405DBGWBIAR[8] = CELL_E[1].OUT_SEC_BEL[13];
				output C405DBGWBIAR[7] = CELL_E[0].OUT_SEC_BEL[13];
				output C405DBGWBIAR[6] = CELL_E[15].OUT_SEC_BEL[14];
				output C405DBGWBIAR[5] = CELL_E[15].OUT_SEC_BEL[15];
				output C405DBGWBIAR[4] = CELL_E[14].OUT_SEC_BEL[14];
				output C405DBGWBIAR[3] = CELL_E[14].OUT_SEC_BEL[15];
				output C405DBGWBIAR[2] = CELL_E[13].OUT_SEC_BEL[14];
				output C405DBGWBIAR[1] = CELL_E[13].OUT_SEC_BEL[15];
				output C405DBGWBIAR[0] = CELL_E[1].OUT_SEC_BEL[14];
				output C405JTGCAPTUREDR = CELL_N[4].OUT_SEC_BEL[14];
				output C405JTGEXTEST = CELL_N[7].OUT_SEC_BEL[15];
				output C405JTGPGMOUT = CELL_N[7].OUT_SEC_BEL[14];
				output C405JTGSHIFTDR = CELL_N[0].OUT_SEC_BEL[13];
				output C405JTGTDO = CELL_N[1].OUT_SEC_BEL[13];
				output C405JTGTDOEN = CELL_N[2].OUT_SEC_BEL[13];
				output C405JTGUPDATEDR = CELL_N[3].OUT_SEC_BEL[13];
				output C405TRCCYCLE = CELL_N[7].OUT_FAN_BEL[0];
				output C405TRCEVENEXECUTIONSTATUS[1] = CELL_N[7].OUT_FAN_BEL[2];
				output C405TRCEVENEXECUTIONSTATUS[0] = CELL_N[7].OUT_FAN_BEL[1];
				output C405TRCODDEXECUTIONSTATUS[1] = CELL_N[0].OUT_FAN_BEL[4];
				output C405TRCODDEXECUTIONSTATUS[0] = CELL_N[7].OUT_FAN_BEL[3];
				output C405TRCTRACESTATUS[3] = CELL_N[0].OUT_FAN_BEL[6];
				output C405TRCTRACESTATUS[2] = CELL_N[7].OUT_FAN_BEL[5];
				output C405TRCTRACESTATUS[1] = CELL_N[7].OUT_FAN_BEL[4];
				output C405TRCTRACESTATUS[0] = CELL_N[0].OUT_FAN_BEL[5];
				output C405TRCTRIGGEREVENTOUT = CELL_N[0].OUT_FAN_BEL[7];
				output C405TRCTRIGGEREVENTTYPE[10] = CELL_N[4].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[9] = CELL_N[3].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[8] = CELL_N[3].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[7] = CELL_N[2].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[6] = CELL_N[2].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[5] = CELL_N[1].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[4] = CELL_N[1].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[3] = CELL_N[0].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[2] = CELL_N[0].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[1] = CELL_N[7].OUT_FAN_BEL[7];
				output C405TRCTRIGGEREVENTTYPE[0] = CELL_N[7].OUT_FAN_BEL[6];
				output C405XXXMACHINECHECK = CELL_E[14].OUT_FAN_BEL[6];
				output DSOCMBRAMABUS[29] = CELL_N[0].IMUX_BRAM_ADDRA[1], CELL_N[6].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA[1];
				output DSOCMBRAMABUS[28] = CELL_N[0].IMUX_BRAM_ADDRA[0], CELL_N[6].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA[0];
				output DSOCMBRAMABUS[27] = CELL_N[0].IMUX_BRAM_ADDRA_N1[3], CELL_N[6].OUT_FAN_BEL[7], CELL_N[7].IMUX_BRAM_ADDRA_N1[3];
				output DSOCMBRAMABUS[26] = CELL_N[0].IMUX_BRAM_ADDRA_N1[2], CELL_N[6].OUT_FAN_BEL[6], CELL_N[7].IMUX_BRAM_ADDRA_N1[2];
				output DSOCMBRAMABUS[25] = CELL_N[0].IMUX_BRAM_ADDRA_N1[1], CELL_N[6].OUT_FAN_BEL[5], CELL_N[7].IMUX_BRAM_ADDRA_N1[1];
				output DSOCMBRAMABUS[24] = CELL_N[0].IMUX_BRAM_ADDRA_N1[0], CELL_N[6].OUT_FAN_BEL[4], CELL_N[7].IMUX_BRAM_ADDRA_N1[0];
				output DSOCMBRAMABUS[23] = CELL_N[0].IMUX_BRAM_ADDRA_N2[3], CELL_N[6].OUT_FAN_BEL[3], CELL_N[7].IMUX_BRAM_ADDRA_N2[3];
				output DSOCMBRAMABUS[22] = CELL_N[0].IMUX_BRAM_ADDRA_N2[2], CELL_N[6].OUT_FAN_BEL[2], CELL_N[7].IMUX_BRAM_ADDRA_N2[2];
				output DSOCMBRAMABUS[21] = CELL_N[0].IMUX_BRAM_ADDRA_N2[1], CELL_N[6].OUT_FAN_BEL[1], CELL_N[7].IMUX_BRAM_ADDRA_N2[1];
				output DSOCMBRAMABUS[20] = CELL_N[0].IMUX_BRAM_ADDRA_N2[0], CELL_N[6].OUT_FAN_BEL[0], CELL_N[7].IMUX_BRAM_ADDRA_N2[0];
				output DSOCMBRAMABUS[19] = CELL_N[0].IMUX_BRAM_ADDRA_N3[3], CELL_N[5].OUT_SEC_BEL[12], CELL_N[7].IMUX_BRAM_ADDRA_N3[3];
				output DSOCMBRAMABUS[18] = CELL_N[0].IMUX_BRAM_ADDRA_N3[2], CELL_N[5].OUT_SEC_BEL[13], CELL_N[7].IMUX_BRAM_ADDRA_N3[2];
				output DSOCMBRAMABUS[17] = CELL_N[0].IMUX_BRAM_ADDRA_N3[1], CELL_N[5].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA_N3[1];
				output DSOCMBRAMABUS[16] = CELL_N[0].IMUX_BRAM_ADDRA_N3[0], CELL_N[5].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA_N3[0];
				output DSOCMBRAMABUS[15] = CELL_N[5].OUT_FAN_BEL[7];
				output DSOCMBRAMABUS[14] = CELL_N[5].OUT_FAN_BEL[6];
				output DSOCMBRAMABUS[13] = CELL_N[5].OUT_FAN_BEL[5];
				output DSOCMBRAMABUS[12] = CELL_N[5].OUT_FAN_BEL[4];
				output DSOCMBRAMABUS[11] = CELL_N[5].OUT_FAN_BEL[3];
				output DSOCMBRAMABUS[10] = CELL_N[5].OUT_FAN_BEL[2];
				output DSOCMBRAMABUS[9] = CELL_N[5].OUT_FAN_BEL[1];
				output DSOCMBRAMABUS[8] = CELL_N[5].OUT_FAN_BEL[0];
				output DSOCMBRAMBYTEWRITE[3] = CELL_N[0].OUT_FAN_BEL[3];
				output DSOCMBRAMBYTEWRITE[2] = CELL_N[0].OUT_FAN_BEL[2];
				output DSOCMBRAMBYTEWRITE[1] = CELL_N[0].OUT_FAN_BEL[1];
				output DSOCMBRAMBYTEWRITE[0] = CELL_N[0].OUT_FAN_BEL[0];
				output DSOCMBRAMEN = CELL_N[6].OUT_SEC_BEL[13];
				output DSOCMBRAMWRDBUS[31] = CELL_N[4].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[30] = CELL_N[4].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[29] = CELL_N[4].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[28] = CELL_N[4].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[27] = CELL_N[4].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[26] = CELL_N[4].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[25] = CELL_N[4].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[24] = CELL_N[4].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[23] = CELL_N[3].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[22] = CELL_N[3].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[21] = CELL_N[3].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[20] = CELL_N[3].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[19] = CELL_N[3].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[18] = CELL_N[3].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[17] = CELL_N[3].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[16] = CELL_N[3].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[15] = CELL_N[2].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[14] = CELL_N[2].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[13] = CELL_N[2].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[12] = CELL_N[2].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[11] = CELL_N[2].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[10] = CELL_N[2].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[9] = CELL_N[2].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[8] = CELL_N[2].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[7] = CELL_N[1].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[6] = CELL_N[1].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[5] = CELL_N[1].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[4] = CELL_N[1].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[3] = CELL_N[1].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[2] = CELL_N[1].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[1] = CELL_N[1].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[0] = CELL_N[1].OUT_FAN_BEL[0];
				output DSOCMBUSY = CELL_N[6].OUT_SEC_BEL[12];
				output DSOCMRDADDRVALID = CELL_N[4].OUT_SEC_BEL[13];
				output C405DSOCMCACHEABLE = CELL_S[0].OUT_TEST[6];
				output C405DSOCMGUARDED = CELL_S[1].OUT_TEST[0];
				output C405DSOCMSTRINGMULTIPLE = CELL_S[1].OUT_TEST[2];
				output C405DSOCMU0ATTR = CELL_S[2].OUT_TEST[2];
				output ISOCMBRAMEN = CELL_S[2].OUT_SEC_BEL[13];
				output ISOCMBRAMEVENWRITEEN = CELL_S[2].OUT_SEC_BEL[14];
				output ISOCMBRAMODDWRITEEN = CELL_S[2].OUT_SEC_BEL[15];
				output ISOCMBRAMRDABUS[28] = CELL_S[0].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].OUT_SEC_BEL[15];
				output ISOCMBRAMRDABUS[27] = CELL_S[0].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].OUT_FAN_BEL[7];
				output ISOCMBRAMRDABUS[26] = CELL_S[0].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].OUT_FAN_BEL[6];
				output ISOCMBRAMRDABUS[25] = CELL_S[0].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].OUT_FAN_BEL[5];
				output ISOCMBRAMRDABUS[24] = CELL_S[0].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].OUT_FAN_BEL[4];
				output ISOCMBRAMRDABUS[23] = CELL_S[0].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].OUT_FAN_BEL[3];
				output ISOCMBRAMRDABUS[22] = CELL_S[0].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].OUT_FAN_BEL[2];
				output ISOCMBRAMRDABUS[21] = CELL_S[0].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].OUT_FAN_BEL[1];
				output ISOCMBRAMRDABUS[20] = CELL_S[0].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].OUT_FAN_BEL[0];
				output ISOCMBRAMRDABUS[19] = CELL_S[0].IMUX_BRAM_ADDRB_S1[0], CELL_S[6].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRB_S1[0];
				output ISOCMBRAMRDABUS[18] = CELL_S[0].IMUX_BRAM_ADDRB[3], CELL_S[6].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRB[3];
				output ISOCMBRAMRDABUS[17] = CELL_S[0].IMUX_BRAM_ADDRB[2], CELL_S[6].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRB[2];
				output ISOCMBRAMRDABUS[16] = CELL_S[0].IMUX_BRAM_ADDRB[1], CELL_S[6].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRB[1];
				output ISOCMBRAMRDABUS[15] = CELL_S[0].IMUX_BRAM_ADDRB[0], CELL_S[6].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRB[0];
				output ISOCMBRAMRDABUS[14] = CELL_S[6].OUT_FAN_BEL[6];
				output ISOCMBRAMRDABUS[13] = CELL_S[6].OUT_FAN_BEL[5];
				output ISOCMBRAMRDABUS[12] = CELL_S[6].OUT_FAN_BEL[4];
				output ISOCMBRAMRDABUS[11] = CELL_S[6].OUT_FAN_BEL[3];
				output ISOCMBRAMRDABUS[10] = CELL_S[6].OUT_FAN_BEL[2];
				output ISOCMBRAMRDABUS[9] = CELL_S[6].OUT_FAN_BEL[1];
				output ISOCMBRAMRDABUS[8] = CELL_S[6].OUT_FAN_BEL[0];
				output ISOCMBRAMWRABUS[28] = CELL_S[0].IMUX_BRAM_ADDRA_S3[1], CELL_S[1].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA_S3[1];
				output ISOCMBRAMWRABUS[27] = CELL_S[0].IMUX_BRAM_ADDRA_S3[0], CELL_S[1].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA_S3[0];
				output ISOCMBRAMWRABUS[26] = CELL_S[0].IMUX_BRAM_ADDRA_S2[3], CELL_S[1].OUT_FAN_BEL[6], CELL_S[7].IMUX_BRAM_ADDRA_S2[3];
				output ISOCMBRAMWRABUS[25] = CELL_S[0].IMUX_BRAM_ADDRA_S2[2], CELL_S[1].OUT_FAN_BEL[5], CELL_S[7].IMUX_BRAM_ADDRA_S2[2];
				output ISOCMBRAMWRABUS[24] = CELL_S[0].IMUX_BRAM_ADDRA_S2[1], CELL_S[1].OUT_FAN_BEL[4], CELL_S[7].IMUX_BRAM_ADDRA_S2[1];
				output ISOCMBRAMWRABUS[23] = CELL_S[0].IMUX_BRAM_ADDRA_S2[0], CELL_S[1].OUT_FAN_BEL[3], CELL_S[7].IMUX_BRAM_ADDRA_S2[0];
				output ISOCMBRAMWRABUS[22] = CELL_S[0].IMUX_BRAM_ADDRA_S1[3], CELL_S[1].OUT_FAN_BEL[2], CELL_S[7].IMUX_BRAM_ADDRA_S1[3];
				output ISOCMBRAMWRABUS[21] = CELL_S[0].IMUX_BRAM_ADDRA_S1[2], CELL_S[1].OUT_FAN_BEL[1], CELL_S[7].IMUX_BRAM_ADDRA_S1[2];
				output ISOCMBRAMWRABUS[20] = CELL_S[0].IMUX_BRAM_ADDRA_S1[1], CELL_S[1].OUT_FAN_BEL[0], CELL_S[7].IMUX_BRAM_ADDRA_S1[1];
				output ISOCMBRAMWRABUS[19] = CELL_S[0].IMUX_BRAM_ADDRA_S1[0], CELL_S[0].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRA_S1[0];
				output ISOCMBRAMWRABUS[18] = CELL_S[0].IMUX_BRAM_ADDRA[3], CELL_S[0].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRA[3];
				output ISOCMBRAMWRABUS[17] = CELL_S[0].IMUX_BRAM_ADDRA[2], CELL_S[0].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRA[2];
				output ISOCMBRAMWRABUS[16] = CELL_S[0].IMUX_BRAM_ADDRA[1], CELL_S[0].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA[1];
				output ISOCMBRAMWRABUS[15] = CELL_S[0].IMUX_BRAM_ADDRA[0], CELL_S[0].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA[0];
				output ISOCMBRAMWRABUS[14] = CELL_S[0].OUT_FAN_BEL[6];
				output ISOCMBRAMWRABUS[13] = CELL_S[0].OUT_FAN_BEL[5];
				output ISOCMBRAMWRABUS[12] = CELL_S[0].OUT_FAN_BEL[4];
				output ISOCMBRAMWRABUS[11] = CELL_S[0].OUT_FAN_BEL[3];
				output ISOCMBRAMWRABUS[10] = CELL_S[0].OUT_FAN_BEL[2];
				output ISOCMBRAMWRABUS[9] = CELL_S[0].OUT_FAN_BEL[1];
				output ISOCMBRAMWRABUS[8] = CELL_S[0].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[31] = CELL_S[5].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[30] = CELL_S[5].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[29] = CELL_S[5].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[28] = CELL_S[5].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[27] = CELL_S[5].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[26] = CELL_S[5].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[25] = CELL_S[5].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[24] = CELL_S[5].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[23] = CELL_S[4].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[22] = CELL_S[4].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[21] = CELL_S[4].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[20] = CELL_S[4].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[19] = CELL_S[4].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[18] = CELL_S[4].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[17] = CELL_S[4].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[16] = CELL_S[4].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[15] = CELL_S[3].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[14] = CELL_S[3].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[13] = CELL_S[3].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[12] = CELL_S[3].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[11] = CELL_S[3].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[10] = CELL_S[3].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[9] = CELL_S[3].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[8] = CELL_S[3].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[7] = CELL_S[2].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[6] = CELL_S[2].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[5] = CELL_S[2].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[4] = CELL_S[2].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[3] = CELL_S[2].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[2] = CELL_S[2].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[1] = CELL_S[2].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[0] = CELL_S[2].OUT_FAN_BEL[0];
				output ISOCMRDADDRVALID = CELL_S[1].OUT_SEC_BEL[14];
				output C405ISOCMCACHEABLE = CELL_S[7].OUT_SEC_BEL[10];
				output C405ISOCMCONTEXTSYNC = CELL_S[7].OUT_SEC_BEL[9];
				output C405ISOCMU0ATTR = CELL_S[0].OUT_TEST[4];
				output C405APUDCDFULL = CELL_W[0].OUT_FAN_BEL[0];
				output C405APUDCDHOLD = CELL_W[0].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[31] = CELL_W[8].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[30] = CELL_W[8].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[29] = CELL_W[7].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[28] = CELL_W[7].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[27] = CELL_W[7].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[26] = CELL_W[7].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[25] = CELL_W[6].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[24] = CELL_W[6].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[23] = CELL_W[6].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[22] = CELL_W[6].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[21] = CELL_W[5].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[20] = CELL_W[5].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[19] = CELL_W[5].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[18] = CELL_W[5].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[17] = CELL_W[4].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[16] = CELL_W[4].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[15] = CELL_W[4].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[14] = CELL_W[4].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[13] = CELL_W[3].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[12] = CELL_W[3].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[11] = CELL_W[3].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[10] = CELL_W[3].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[9] = CELL_W[2].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[8] = CELL_W[2].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[7] = CELL_W[2].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[6] = CELL_W[2].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[5] = CELL_W[1].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[4] = CELL_W[1].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[3] = CELL_W[1].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[2] = CELL_W[1].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[1] = CELL_W[0].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[0] = CELL_W[0].OUT_FAN_BEL[2];
				output C405APUEXEFLUSH = CELL_W[8].OUT_FAN_BEL[2];
				output C405APUEXEHOLD = CELL_W[8].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[31] = CELL_W[1].OUT_FAN_BEL[5];
				output C405APUEXELOADDBUS[30] = CELL_W[1].OUT_FAN_BEL[4];
				output C405APUEXELOADDBUS[29] = CELL_W[0].OUT_FAN_BEL[5];
				output C405APUEXELOADDBUS[28] = CELL_W[0].OUT_FAN_BEL[4];
				output C405APUEXELOADDBUS[27] = CELL_W[15].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[26] = CELL_W[15].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[25] = CELL_W[15].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[24] = CELL_W[15].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[23] = CELL_W[14].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[22] = CELL_W[14].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[21] = CELL_W[14].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[20] = CELL_W[14].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[19] = CELL_W[13].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[18] = CELL_W[13].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[17] = CELL_W[13].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[16] = CELL_W[13].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[15] = CELL_W[12].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[14] = CELL_W[12].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[13] = CELL_W[12].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[12] = CELL_W[12].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[11] = CELL_W[11].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[10] = CELL_W[11].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[9] = CELL_W[11].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[8] = CELL_W[11].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[7] = CELL_W[10].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[6] = CELL_W[10].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[5] = CELL_W[10].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[4] = CELL_W[10].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[3] = CELL_W[9].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[2] = CELL_W[9].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[1] = CELL_W[9].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[0] = CELL_W[9].OUT_FAN_BEL[0];
				output C405APUEXELOADDVALID = CELL_W[2].OUT_FAN_BEL[4];
				output C405APUEXERADATA[31] = CELL_W[2].OUT_FAN_BEL[6];
				output C405APUEXERADATA[30] = CELL_W[1].OUT_FAN_BEL[7];
				output C405APUEXERADATA[29] = CELL_W[1].OUT_FAN_BEL[6];
				output C405APUEXERADATA[28] = CELL_W[0].OUT_FAN_BEL[7];
				output C405APUEXERADATA[27] = CELL_W[0].OUT_FAN_BEL[6];
				output C405APUEXERADATA[26] = CELL_W[15].OUT_FAN_BEL[5];
				output C405APUEXERADATA[25] = CELL_W[15].OUT_FAN_BEL[4];
				output C405APUEXERADATA[24] = CELL_W[14].OUT_FAN_BEL[5];
				output C405APUEXERADATA[23] = CELL_W[14].OUT_FAN_BEL[4];
				output C405APUEXERADATA[22] = CELL_W[13].OUT_FAN_BEL[5];
				output C405APUEXERADATA[21] = CELL_W[13].OUT_FAN_BEL[4];
				output C405APUEXERADATA[20] = CELL_W[12].OUT_FAN_BEL[5];
				output C405APUEXERADATA[19] = CELL_W[12].OUT_FAN_BEL[4];
				output C405APUEXERADATA[18] = CELL_W[11].OUT_FAN_BEL[5];
				output C405APUEXERADATA[17] = CELL_W[11].OUT_FAN_BEL[4];
				output C405APUEXERADATA[16] = CELL_W[10].OUT_FAN_BEL[5];
				output C405APUEXERADATA[15] = CELL_W[10].OUT_FAN_BEL[4];
				output C405APUEXERADATA[14] = CELL_W[9].OUT_FAN_BEL[5];
				output C405APUEXERADATA[13] = CELL_W[9].OUT_FAN_BEL[4];
				output C405APUEXERADATA[12] = CELL_W[8].OUT_FAN_BEL[5];
				output C405APUEXERADATA[11] = CELL_W[8].OUT_FAN_BEL[4];
				output C405APUEXERADATA[10] = CELL_W[7].OUT_FAN_BEL[5];
				output C405APUEXERADATA[9] = CELL_W[7].OUT_FAN_BEL[4];
				output C405APUEXERADATA[8] = CELL_W[6].OUT_FAN_BEL[5];
				output C405APUEXERADATA[7] = CELL_W[6].OUT_FAN_BEL[4];
				output C405APUEXERADATA[6] = CELL_W[5].OUT_FAN_BEL[5];
				output C405APUEXERADATA[5] = CELL_W[5].OUT_FAN_BEL[4];
				output C405APUEXERADATA[4] = CELL_W[4].OUT_FAN_BEL[5];
				output C405APUEXERADATA[3] = CELL_W[4].OUT_FAN_BEL[4];
				output C405APUEXERADATA[2] = CELL_W[3].OUT_FAN_BEL[5];
				output C405APUEXERADATA[1] = CELL_W[3].OUT_FAN_BEL[4];
				output C405APUEXERADATA[0] = CELL_W[2].OUT_FAN_BEL[5];
				output C405APUEXERBDATA[31] = CELL_W[2].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[30] = CELL_W[1].OUT_SEC_BEL[14];
				output C405APUEXERBDATA[29] = CELL_W[1].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[28] = CELL_W[0].OUT_SEC_BEL[14];
				output C405APUEXERBDATA[27] = CELL_W[0].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[26] = CELL_W[15].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[25] = CELL_W[15].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[24] = CELL_W[14].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[23] = CELL_W[14].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[22] = CELL_W[13].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[21] = CELL_W[13].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[20] = CELL_W[12].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[19] = CELL_W[12].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[18] = CELL_W[11].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[17] = CELL_W[11].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[16] = CELL_W[10].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[15] = CELL_W[10].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[14] = CELL_W[9].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[13] = CELL_W[9].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[12] = CELL_W[8].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[11] = CELL_W[8].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[10] = CELL_W[7].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[9] = CELL_W[7].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[8] = CELL_W[6].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[7] = CELL_W[6].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[6] = CELL_W[5].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[5] = CELL_W[5].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[4] = CELL_W[4].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[3] = CELL_W[4].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[2] = CELL_W[3].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[1] = CELL_W[3].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[0] = CELL_W[2].OUT_FAN_BEL[7];
				output C405APUEXEWDCNT[1] = CELL_W[3].OUT_SEC_BEL[15];
				output C405APUEXEWDCNT[0] = CELL_W[2].OUT_SEC_BEL[14];
				output C405APUMSRFE[1] = CELL_W[4].OUT_SEC_BEL[15];
				output C405APUMSRFE[0] = CELL_W[3].OUT_SEC_BEL[14];
				output C405APUWBBYTEEN[3] = CELL_W[6].OUT_SEC_BEL[15];
				output C405APUWBBYTEEN[2] = CELL_W[5].OUT_SEC_BEL[14];
				output C405APUWBBYTEEN[1] = CELL_W[5].OUT_SEC_BEL[15];
				output C405APUWBBYTEEN[0] = CELL_W[4].OUT_SEC_BEL[14];
				output C405APUWBENDIAN = CELL_W[6].OUT_SEC_BEL[14];
				output C405APUWBFLUSH = CELL_W[7].OUT_SEC_BEL[15];
				output C405APUWBHOLD = CELL_W[7].OUT_SEC_BEL[14];
				output C405APUXERCA = CELL_W[8].OUT_SEC_BEL[15];
				output C405LSSDDIAGABISTDONE = CELL_S[1].OUT_SEC_BEL[9];
				output C405LSSDDIAGOUT = CELL_S[1].OUT_SEC_BEL[8];
				output C405LSSDSCANOUT[9] = CELL_S[6].OUT_TEST[2];
				output C405LSSDSCANOUT[8] = CELL_S[6].OUT_TEST[0];
				output C405LSSDSCANOUT[7] = CELL_S[5].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[6] = CELL_S[5].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[5] = CELL_S[4].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[4] = CELL_S[4].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[3] = CELL_S[3].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[2] = CELL_S[3].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[1] = CELL_S[2].OUT_TEST[0];
				output C405LSSDSCANOUT[0] = CELL_S[2].OUT_SEC_BEL[8];
				output TSTCLKINACTO = CELL_E[1].OUT_TEST[0];
				output TSTCPUCLKENO = CELL_E[1].OUT_SEC_BEL[9];
				output TSTCPUCLKO = CELL_E[1].OUT_SEC_BEL[8];
				output TSTDCRACKO = CELL_W[0].OUT_SEC_BEL[10];
				output TSTDCRBUSO[31] = CELL_W[8].OUT_SEC_BEL[10];
				output TSTDCRBUSO[30] = CELL_W[7].OUT_TEST[0];
				output TSTDCRBUSO[29] = CELL_W[7].OUT_SEC_BEL[8];
				output TSTDCRBUSO[28] = CELL_W[7].OUT_SEC_BEL[9];
				output TSTDCRBUSO[27] = CELL_W[7].OUT_SEC_BEL[10];
				output TSTDCRBUSO[26] = CELL_W[6].OUT_TEST[0];
				output TSTDCRBUSO[25] = CELL_W[6].OUT_SEC_BEL[8];
				output TSTDCRBUSO[24] = CELL_W[6].OUT_SEC_BEL[9];
				output TSTDCRBUSO[23] = CELL_W[6].OUT_SEC_BEL[10];
				output TSTDCRBUSO[22] = CELL_W[5].OUT_TEST[0];
				output TSTDCRBUSO[21] = CELL_W[5].OUT_SEC_BEL[8];
				output TSTDCRBUSO[20] = CELL_W[5].OUT_SEC_BEL[9];
				output TSTDCRBUSO[19] = CELL_W[5].OUT_SEC_BEL[10];
				output TSTDCRBUSO[18] = CELL_W[4].OUT_TEST[0];
				output TSTDCRBUSO[17] = CELL_W[4].OUT_SEC_BEL[8];
				output TSTDCRBUSO[16] = CELL_W[4].OUT_SEC_BEL[9];
				output TSTDCRBUSO[15] = CELL_W[4].OUT_SEC_BEL[10];
				output TSTDCRBUSO[14] = CELL_W[3].OUT_TEST[0];
				output TSTDCRBUSO[13] = CELL_W[3].OUT_SEC_BEL[8];
				output TSTDCRBUSO[12] = CELL_W[3].OUT_SEC_BEL[9];
				output TSTDCRBUSO[11] = CELL_W[3].OUT_SEC_BEL[10];
				output TSTDCRBUSO[10] = CELL_W[2].OUT_TEST[0];
				output TSTDCRBUSO[9] = CELL_W[2].OUT_SEC_BEL[8];
				output TSTDCRBUSO[8] = CELL_W[2].OUT_SEC_BEL[9];
				output TSTDCRBUSO[7] = CELL_W[2].OUT_SEC_BEL[10];
				output TSTDCRBUSO[6] = CELL_W[1].OUT_TEST[0];
				output TSTDCRBUSO[5] = CELL_W[1].OUT_SEC_BEL[8];
				output TSTDCRBUSO[4] = CELL_W[1].OUT_SEC_BEL[9];
				output TSTDCRBUSO[3] = CELL_W[1].OUT_SEC_BEL[10];
				output TSTDCRBUSO[2] = CELL_W[0].OUT_TEST[0];
				output TSTDCRBUSO[1] = CELL_W[0].OUT_SEC_BEL[8];
				output TSTDCRBUSO[0] = CELL_W[0].OUT_SEC_BEL[9];
				output TSTDSOCMABORTOPO = CELL_W[13].OUT_SEC_BEL[12];
				output TSTDSOCMABORTREQO = CELL_W[14].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[29] = CELL_W[4].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[28] = CELL_W[3].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[27] = CELL_W[2].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[26] = CELL_W[1].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[25] = CELL_W[0].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[24] = CELL_W[15].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[23] = CELL_N[6].OUT_TEST[0];
				output TSTDSOCMABUSO[22] = CELL_N[5].OUT_TEST[2];
				output TSTDSOCMABUSO[21] = CELL_N[5].OUT_TEST[0];
				output TSTDSOCMABUSO[20] = CELL_N[4].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[19] = CELL_N[4].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[18] = CELL_N[3].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[17] = CELL_N[3].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[16] = CELL_N[2].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[15] = CELL_N[2].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[14] = CELL_N[1].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[13] = CELL_N[1].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[12] = CELL_N[6].OUT_SEC_BEL[8];
				output TSTDSOCMABUSO[11] = CELL_N[6].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[10] = CELL_N[6].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[9] = CELL_N[6].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[8] = CELL_N[5].OUT_SEC_BEL[8];
				output TSTDSOCMABUSO[7] = CELL_N[5].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[6] = CELL_N[5].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[5] = CELL_N[5].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[4] = CELL_N[4].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[3] = CELL_N[4].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[2] = CELL_N[3].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[1] = CELL_N[2].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[0] = CELL_N[1].OUT_SEC_BEL[12];
				output TSTDSOCMBYTEENO[3] = CELL_W[8].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[2] = CELL_W[7].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[1] = CELL_W[6].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[0] = CELL_W[5].OUT_SEC_BEL[11];
				output TSTDSOCMDBUSO[7] = CELL_W[10].OUT_SEC_BEL[10];
				output TSTDSOCMDBUSO[6] = CELL_W[9].OUT_TEST[0];
				output TSTDSOCMDBUSO[5] = CELL_W[9].OUT_SEC_BEL[8];
				output TSTDSOCMDBUSO[4] = CELL_W[9].OUT_SEC_BEL[9];
				output TSTDSOCMDBUSO[3] = CELL_W[9].OUT_SEC_BEL[10];
				output TSTDSOCMDBUSO[2] = CELL_W[8].OUT_TEST[0];
				output TSTDSOCMDBUSO[1] = CELL_W[8].OUT_SEC_BEL[8];
				output TSTDSOCMDBUSO[0] = CELL_W[8].OUT_SEC_BEL[9];
				output TSTDSOCMDCRACKO = CELL_W[10].OUT_SEC_BEL[9];
				output TSTDSOCMHOLDO = CELL_W[5].OUT_TEST[2];
				output TSTDSOCMLOADREQO = CELL_W[9].OUT_SEC_BEL[11];
				output TSTDSOCMSTOREREQO = CELL_W[10].OUT_SEC_BEL[11];
				output TSTDSOCMWAITO = CELL_W[11].OUT_SEC_BEL[11];
				output TSTDSOCMWRDBUSO[31] = CELL_N[3].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[30] = CELL_N[2].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[29] = CELL_N[1].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[28] = CELL_N[0].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[27] = CELL_N[6].OUT_TEST[10];
				output TSTDSOCMWRDBUSO[26] = CELL_N[6].OUT_TEST[8];
				output TSTDSOCMWRDBUSO[25] = CELL_N[5].OUT_TEST[10];
				output TSTDSOCMWRDBUSO[24] = CELL_N[5].OUT_TEST[8];
				output TSTDSOCMWRDBUSO[23] = CELL_N[4].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[22] = CELL_N[4].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[21] = CELL_N[3].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[20] = CELL_N[3].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[19] = CELL_N[2].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[18] = CELL_N[2].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[17] = CELL_N[1].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[16] = CELL_N[1].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[15] = CELL_N[0].OUT_SEC_BEL[10];
				output TSTDSOCMWRDBUSO[14] = CELL_N[0].OUT_SEC_BEL[11];
				output TSTDSOCMWRDBUSO[13] = CELL_N[6].OUT_TEST[6];
				output TSTDSOCMWRDBUSO[12] = CELL_N[6].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[11] = CELL_N[5].OUT_TEST[6];
				output TSTDSOCMWRDBUSO[10] = CELL_N[5].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[9] = CELL_N[4].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[8] = CELL_N[4].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[7] = CELL_N[3].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[6] = CELL_N[3].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[5] = CELL_N[2].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[4] = CELL_N[2].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[3] = CELL_N[1].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[2] = CELL_N[1].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[1] = CELL_N[0].OUT_SEC_BEL[12];
				output TSTDSOCMWRDBUSO[0] = CELL_N[6].OUT_TEST[2];
				output TSTDSOCMXLATEVALIDO = CELL_W[12].OUT_SEC_BEL[11];
				output TSTISOCMABORTO = CELL_S[0].OUT_TEST[2];
				output TSTISOCMABUSO[29] = CELL_S[0].OUT_TEST[0];
				output TSTISOCMABUSO[28] = CELL_S[7].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[27] = CELL_S[7].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[26] = CELL_S[7].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[25] = CELL_S[7].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[24] = CELL_S[6].OUT_SEC_BEL[8];
				output TSTISOCMABUSO[23] = CELL_S[6].OUT_SEC_BEL[9];
				output TSTISOCMABUSO[22] = CELL_S[6].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[21] = CELL_S[6].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[20] = CELL_S[5].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[19] = CELL_S[5].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[18] = CELL_S[5].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[17] = CELL_S[5].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[16] = CELL_S[4].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[15] = CELL_S[4].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[14] = CELL_S[4].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[13] = CELL_S[4].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[12] = CELL_S[3].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[11] = CELL_S[3].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[10] = CELL_S[3].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[9] = CELL_S[3].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[8] = CELL_S[2].OUT_SEC_BEL[9];
				output TSTISOCMABUSO[7] = CELL_S[2].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[6] = CELL_S[2].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[5] = CELL_S[2].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[4] = CELL_S[1].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[3] = CELL_S[1].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[2] = CELL_S[1].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[1] = CELL_S[1].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[0] = CELL_S[0].OUT_SEC_BEL[8];
				output TSTISOCMHOLDO = CELL_E[2].OUT_SEC_BEL[10];
				output TSTISOCMICUREADYO = CELL_S[0].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[63] = CELL_E[5].OUT_TEST[0];
				output TSTISOCMRDATAO[62] = CELL_E[4].OUT_TEST[2];
				output TSTISOCMRDATAO[61] = CELL_E[4].OUT_TEST[0];
				output TSTISOCMRDATAO[60] = CELL_E[3].OUT_TEST[4];
				output TSTISOCMRDATAO[59] = CELL_E[3].OUT_TEST[2];
				output TSTISOCMRDATAO[58] = CELL_E[2].OUT_TEST[4];
				output TSTISOCMRDATAO[57] = CELL_E[2].OUT_TEST[2];
				output TSTISOCMRDATAO[56] = CELL_E[1].OUT_TEST[4];
				output TSTISOCMRDATAO[55] = CELL_E[1].OUT_TEST[2];
				output TSTISOCMRDATAO[54] = CELL_E[0].OUT_TEST[4];
				output TSTISOCMRDATAO[53] = CELL_E[0].OUT_TEST[2];
				output TSTISOCMRDATAO[52] = CELL_E[15].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[51] = CELL_E[15].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[50] = CELL_E[15].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[49] = CELL_E[15].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[48] = CELL_E[14].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[47] = CELL_E[14].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[46] = CELL_E[14].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[45] = CELL_E[14].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[44] = CELL_E[13].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[43] = CELL_E[13].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[42] = CELL_E[13].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[41] = CELL_E[13].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[40] = CELL_E[12].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[39] = CELL_E[12].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[38] = CELL_E[12].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[37] = CELL_E[12].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[36] = CELL_E[11].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[35] = CELL_E[11].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[34] = CELL_E[11].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[33] = CELL_E[11].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[32] = CELL_E[10].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[31] = CELL_E[10].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[30] = CELL_E[10].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[29] = CELL_E[10].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[28] = CELL_E[9].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[27] = CELL_E[9].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[26] = CELL_E[9].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[25] = CELL_E[9].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[24] = CELL_E[8].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[23] = CELL_E[8].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[22] = CELL_E[8].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[21] = CELL_E[8].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[20] = CELL_E[7].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[19] = CELL_E[7].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[18] = CELL_E[7].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[17] = CELL_E[7].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[16] = CELL_E[6].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[15] = CELL_E[6].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[14] = CELL_E[6].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[13] = CELL_E[6].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[12] = CELL_E[5].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[11] = CELL_E[5].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[10] = CELL_E[5].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[9] = CELL_E[5].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[8] = CELL_E[4].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[7] = CELL_E[4].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[6] = CELL_E[4].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[5] = CELL_E[4].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[4] = CELL_E[3].OUT_TEST[0];
				output TSTISOCMRDATAO[3] = CELL_E[3].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[2] = CELL_E[3].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[1] = CELL_E[3].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[0] = CELL_E[2].OUT_TEST[0];
				output TSTISOCMRDDVALIDO[1] = CELL_E[2].OUT_SEC_BEL[8];
				output TSTISOCMRDDVALIDO[0] = CELL_E[2].OUT_SEC_BEL[9];
				output TSTISOCMREQPENDO = CELL_S[0].OUT_SEC_BEL[10];
				output TSTISOCMXLATEVALIDO = CELL_S[0].OUT_SEC_BEL[11];
				output TSTISOPFWDO = CELL_W[5].OUT_TEST[4];
				output TSTJTAGENO = CELL_E[0].OUT_TEST[0];
				output TSTOCMCOMPLETEO = CELL_W[6].OUT_TEST[2];
				output TSTPLBSAMPLECYCLEO = CELL_E[5].OUT_TEST[2];
				output TSTRDDBUSO[31] = CELL_W[4].OUT_TEST[4];
				output TSTRDDBUSO[30] = CELL_W[4].OUT_TEST[2];
				output TSTRDDBUSO[29] = CELL_W[3].OUT_TEST[4];
				output TSTRDDBUSO[28] = CELL_W[3].OUT_TEST[2];
				output TSTRDDBUSO[27] = CELL_W[2].OUT_TEST[4];
				output TSTRDDBUSO[26] = CELL_W[2].OUT_TEST[2];
				output TSTRDDBUSO[25] = CELL_W[1].OUT_TEST[4];
				output TSTRDDBUSO[24] = CELL_W[1].OUT_TEST[2];
				output TSTRDDBUSO[23] = CELL_W[0].OUT_TEST[4];
				output TSTRDDBUSO[22] = CELL_W[0].OUT_TEST[2];
				output TSTRDDBUSO[21] = CELL_W[15].OUT_SEC_BEL[8];
				output TSTRDDBUSO[20] = CELL_W[15].OUT_SEC_BEL[9];
				output TSTRDDBUSO[19] = CELL_W[15].OUT_SEC_BEL[10];
				output TSTRDDBUSO[18] = CELL_W[15].OUT_SEC_BEL[11];
				output TSTRDDBUSO[17] = CELL_W[14].OUT_SEC_BEL[8];
				output TSTRDDBUSO[16] = CELL_W[14].OUT_SEC_BEL[9];
				output TSTRDDBUSO[15] = CELL_W[14].OUT_SEC_BEL[10];
				output TSTRDDBUSO[14] = CELL_W[14].OUT_SEC_BEL[11];
				output TSTRDDBUSO[13] = CELL_W[13].OUT_SEC_BEL[8];
				output TSTRDDBUSO[12] = CELL_W[13].OUT_SEC_BEL[9];
				output TSTRDDBUSO[11] = CELL_W[13].OUT_SEC_BEL[10];
				output TSTRDDBUSO[10] = CELL_W[13].OUT_SEC_BEL[11];
				output TSTRDDBUSO[9] = CELL_W[12].OUT_TEST[0];
				output TSTRDDBUSO[8] = CELL_W[12].OUT_SEC_BEL[8];
				output TSTRDDBUSO[7] = CELL_W[12].OUT_SEC_BEL[9];
				output TSTRDDBUSO[6] = CELL_W[12].OUT_SEC_BEL[10];
				output TSTRDDBUSO[5] = CELL_W[11].OUT_TEST[0];
				output TSTRDDBUSO[4] = CELL_W[11].OUT_SEC_BEL[8];
				output TSTRDDBUSO[3] = CELL_W[11].OUT_SEC_BEL[9];
				output TSTRDDBUSO[2] = CELL_W[11].OUT_SEC_BEL[10];
				output TSTRDDBUSO[1] = CELL_W[10].OUT_TEST[0];
				output TSTRDDBUSO[0] = CELL_W[10].OUT_SEC_BEL[8];
				output TSTRESETCHIPO = CELL_E[0].OUT_SEC_BEL[10];
				output TSTRESETCOREO = CELL_E[0].OUT_SEC_BEL[9];
				output TSTRESETSYSO = CELL_E[0].OUT_SEC_BEL[8];
				output TSTTIMERENO = CELL_E[1].OUT_SEC_BEL[10];
				output TSTTRSTNEGO = CELL_E[12].OUT_TEST[0];
			}

			// wire CELL_W[0].IMUX_G0_DATA[0]      PPC405.APUC405DCDAPUOP
			// wire CELL_W[0].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[21]
			// wire CELL_W[0].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[14]
			// wire CELL_W[0].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[0]
			// wire CELL_W[0].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[8]
			// wire CELL_W[0].IMUX_G1_DATA[0]      PPC405.APUC405DCDCREN
			// wire CELL_W[0].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[22]
			// wire CELL_W[0].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[15]
			// wire CELL_W[0].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[1]
			// wire CELL_W[0].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[9]
			// wire CELL_W[0].IMUX_G2_DATA[0]      PPC405.APUC405DCDFORCEALGN
			// wire CELL_W[0].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[14]
			// wire CELL_W[0].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[11]
			// wire CELL_W[0].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[21]
			// wire CELL_W[0].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[3]
			// wire CELL_W[0].IMUX_G3_DATA[0]      PPC405.APUC405DCDFORCEBESTEERING
			// wire CELL_W[0].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[15]
			// wire CELL_W[0].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[12]
			// wire CELL_W[0].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[22]
			// wire CELL_W[0].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[4]
			// wire CELL_W[0].OUT_FAN_BEL[0]       PPC405.C405APUDCDFULL
			// wire CELL_W[0].OUT_FAN_BEL[1]       PPC405.C405APUDCDHOLD
			// wire CELL_W[0].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[0]
			// wire CELL_W[0].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[1]
			// wire CELL_W[0].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDBUS[28]
			// wire CELL_W[0].OUT_FAN_BEL[5]       PPC405.C405APUEXELOADDBUS[29]
			// wire CELL_W[0].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[27]
			// wire CELL_W[0].OUT_FAN_BEL[7]       PPC405.C405APUEXERADATA[28]
			// wire CELL_W[0].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[1]
			// wire CELL_W[0].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[0]
			// wire CELL_W[0].OUT_SEC_BEL[10]      PPC405.TSTDCRACKO
			// wire CELL_W[0].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[25]
			// wire CELL_W[0].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[21]
			// wire CELL_W[0].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[5]
			// wire CELL_W[0].OUT_SEC_BEL[14]      PPC405.C405APUEXERBDATA[28]
			// wire CELL_W[0].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[27]
			// wire CELL_W[0].OUT_TEST[0]          PPC405.TSTDCRBUSO[2]
			// wire CELL_W[0].OUT_TEST[2]          PPC405.TSTRDDBUSO[22]
			// wire CELL_W[0].OUT_TEST[4]          PPC405.TSTRDDBUSO[23]
			// wire CELL_W[1].IMUX_G0_DATA[0]      PPC405.APUC405DCDFPUOP
			// wire CELL_W[1].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[23]
			// wire CELL_W[1].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[16]
			// wire CELL_W[1].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[2]
			// wire CELL_W[1].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[10]
			// wire CELL_W[1].IMUX_G1_DATA[0]      PPC405.APUC405DCDGPRWRITE
			// wire CELL_W[1].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[24]
			// wire CELL_W[1].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[17]
			// wire CELL_W[1].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[3]
			// wire CELL_W[1].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[11]
			// wire CELL_W[1].IMUX_G2_DATA[0]      PPC405.APUC405DCDLDSTBYTE
			// wire CELL_W[1].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[16]
			// wire CELL_W[1].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[13]
			// wire CELL_W[1].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[23]
			// wire CELL_W[1].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[5]
			// wire CELL_W[1].IMUX_G3_DATA[0]      PPC405.APUC405DCDLDSTDW
			// wire CELL_W[1].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[17]
			// wire CELL_W[1].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[14]
			// wire CELL_W[1].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[24]
			// wire CELL_W[1].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[6]
			// wire CELL_W[1].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[2]
			// wire CELL_W[1].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[3]
			// wire CELL_W[1].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[4]
			// wire CELL_W[1].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[5]
			// wire CELL_W[1].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDBUS[30]
			// wire CELL_W[1].OUT_FAN_BEL[5]       PPC405.C405APUEXELOADDBUS[31]
			// wire CELL_W[1].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[29]
			// wire CELL_W[1].OUT_FAN_BEL[7]       PPC405.C405APUEXERADATA[30]
			// wire CELL_W[1].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[5]
			// wire CELL_W[1].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[4]
			// wire CELL_W[1].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[3]
			// wire CELL_W[1].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[26]
			// wire CELL_W[1].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[22]
			// wire CELL_W[1].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[6]
			// wire CELL_W[1].OUT_SEC_BEL[14]      PPC405.C405APUEXERBDATA[30]
			// wire CELL_W[1].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[29]
			// wire CELL_W[1].OUT_TEST[0]          PPC405.TSTDCRBUSO[6]
			// wire CELL_W[1].OUT_TEST[2]          PPC405.TSTRDDBUSO[24]
			// wire CELL_W[1].OUT_TEST[4]          PPC405.TSTRDDBUSO[25]
			// wire CELL_W[2].IMUX_G0_DATA[0]      PPC405.APUC405DCDLDSTHW
			// wire CELL_W[2].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[25]
			// wire CELL_W[2].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[18]
			// wire CELL_W[2].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[4]
			// wire CELL_W[2].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[12]
			// wire CELL_W[2].IMUX_G1_DATA[0]      PPC405.APUC405DCDLDSTQW
			// wire CELL_W[2].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[26]
			// wire CELL_W[2].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[19]
			// wire CELL_W[2].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[5]
			// wire CELL_W[2].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[13]
			// wire CELL_W[2].IMUX_G2_DATA[0]      PPC405.APUC405DCDLDSTWD
			// wire CELL_W[2].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[18]
			// wire CELL_W[2].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[15]
			// wire CELL_W[2].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[25]
			// wire CELL_W[2].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[7]
			// wire CELL_W[2].IMUX_G3_DATA[0]      PPC405.APUC405DCDLOAD
			// wire CELL_W[2].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[19]
			// wire CELL_W[2].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[16]
			// wire CELL_W[2].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[26]
			// wire CELL_W[2].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[8]
			// wire CELL_W[2].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[6]
			// wire CELL_W[2].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[7]
			// wire CELL_W[2].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[8]
			// wire CELL_W[2].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[9]
			// wire CELL_W[2].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDVALID
			// wire CELL_W[2].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[0]
			// wire CELL_W[2].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[31]
			// wire CELL_W[2].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[0]
			// wire CELL_W[2].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[9]
			// wire CELL_W[2].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[8]
			// wire CELL_W[2].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[7]
			// wire CELL_W[2].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[27]
			// wire CELL_W[2].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[23]
			// wire CELL_W[2].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[7]
			// wire CELL_W[2].OUT_SEC_BEL[14]      PPC405.C405APUEXEWDCNT[0]
			// wire CELL_W[2].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[31]
			// wire CELL_W[2].OUT_TEST[0]          PPC405.TSTDCRBUSO[10]
			// wire CELL_W[2].OUT_TEST[2]          PPC405.TSTRDDBUSO[26]
			// wire CELL_W[2].OUT_TEST[4]          PPC405.TSTRDDBUSO[27]
			// wire CELL_W[3].IMUX_G0_DATA[0]      PPC405.APUC405DCDPRIVOP
			// wire CELL_W[3].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[27]
			// wire CELL_W[3].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[20]
			// wire CELL_W[3].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[6]
			// wire CELL_W[3].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[14]
			// wire CELL_W[3].IMUX_G1_DATA[0]      PPC405.APUC405DCDRAEN
			// wire CELL_W[3].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[28]
			// wire CELL_W[3].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[21]
			// wire CELL_W[3].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[7]
			// wire CELL_W[3].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[15]
			// wire CELL_W[3].IMUX_G2_DATA[0]      PPC405.APUC405DCDRBEN
			// wire CELL_W[3].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[20]
			// wire CELL_W[3].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[17]
			// wire CELL_W[3].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[27]
			// wire CELL_W[3].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[9]
			// wire CELL_W[3].IMUX_G3_DATA[0]      PPC405.APUC405DCDSTORE
			// wire CELL_W[3].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[21]
			// wire CELL_W[3].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[18]
			// wire CELL_W[3].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[28]
			// wire CELL_W[3].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[10]
			// wire CELL_W[3].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[10]
			// wire CELL_W[3].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[11]
			// wire CELL_W[3].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[12]
			// wire CELL_W[3].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[13]
			// wire CELL_W[3].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[1]
			// wire CELL_W[3].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[2]
			// wire CELL_W[3].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[1]
			// wire CELL_W[3].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[2]
			// wire CELL_W[3].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[13]
			// wire CELL_W[3].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[12]
			// wire CELL_W[3].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[11]
			// wire CELL_W[3].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[28]
			// wire CELL_W[3].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[24]
			// wire CELL_W[3].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[8]
			// wire CELL_W[3].OUT_SEC_BEL[14]      PPC405.C405APUMSRFE[0]
			// wire CELL_W[3].OUT_SEC_BEL[15]      PPC405.C405APUEXEWDCNT[1]
			// wire CELL_W[3].OUT_TEST[0]          PPC405.TSTDCRBUSO[14]
			// wire CELL_W[3].OUT_TEST[2]          PPC405.TSTRDDBUSO[28]
			// wire CELL_W[3].OUT_TEST[4]          PPC405.TSTRDDBUSO[29]
			// wire CELL_W[4].IMUX_TI_OPTINV[0]    PPC405.TIEC405APUDIVEN
			// wire CELL_W[4].IMUX_TI_OPTINV[1]    PPC405.TIEC405APUPRESENT
			// wire CELL_W[4].IMUX_G0_DATA[0]      PPC405.APUC405DCDTRAPBE
			// wire CELL_W[4].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[22]
			// wire CELL_W[4].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[19]
			// wire CELL_W[4].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[29]
			// wire CELL_W[4].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[11]
			// wire CELL_W[4].IMUX_G1_DATA[0]      PPC405.APUC405DCDTRAPLE
			// wire CELL_W[4].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[23]
			// wire CELL_W[4].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[20]
			// wire CELL_W[4].IMUX_G1_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[30]
			// wire CELL_W[4].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[12]
			// wire CELL_W[4].IMUX_G2_DATA[0]      PPC405.APUC405EXERESULT[29]
			// wire CELL_W[4].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[22]
			// wire CELL_W[4].IMUX_G2_DATA[2]      PPC405.TSTC405DCRABUSI[8]
			// wire CELL_W[4].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[16]
			// wire CELL_W[4].IMUX_G3_DATA[0]      PPC405.APUC405EXERESULT[30]
			// wire CELL_W[4].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[23]
			// wire CELL_W[4].IMUX_G3_DATA[2]      PPC405.TSTC405DCRABUSI[9]
			// wire CELL_W[4].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[17]
			// wire CELL_W[4].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[14]
			// wire CELL_W[4].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[15]
			// wire CELL_W[4].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[16]
			// wire CELL_W[4].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[17]
			// wire CELL_W[4].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[3]
			// wire CELL_W[4].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[4]
			// wire CELL_W[4].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[3]
			// wire CELL_W[4].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[4]
			// wire CELL_W[4].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[17]
			// wire CELL_W[4].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[16]
			// wire CELL_W[4].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[15]
			// wire CELL_W[4].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[29]
			// wire CELL_W[4].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[25]
			// wire CELL_W[4].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[9]
			// wire CELL_W[4].OUT_SEC_BEL[14]      PPC405.C405APUWBBYTEEN[0]
			// wire CELL_W[4].OUT_SEC_BEL[15]      PPC405.C405APUMSRFE[1]
			// wire CELL_W[4].OUT_TEST[0]          PPC405.TSTDCRBUSO[18]
			// wire CELL_W[4].OUT_TEST[2]          PPC405.TSTRDDBUSO[30]
			// wire CELL_W[4].OUT_TEST[4]          PPC405.TSTRDDBUSO[31]
			// wire CELL_W[5].IMUX_TI_OPTINV[0]    PPC405.TIEUTLBTAP1
			// wire CELL_W[5].IMUX_TI_OPTINV[1]    PPC405.TIEUTLBTAP2
			// wire CELL_W[5].IMUX_G0_DATA[0]      PPC405.APUC405DCDUPDATE
			// wire CELL_W[5].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[24]
			// wire CELL_W[5].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[21]
			// wire CELL_W[5].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[31]
			// wire CELL_W[5].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[13]
			// wire CELL_W[5].IMUX_G1_DATA[0]      PPC405.APUC405DCDVALIDOP
			// wire CELL_W[5].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[25]
			// wire CELL_W[5].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[22]
			// wire CELL_W[5].IMUX_G1_DATA[3]      PPC405.TSTC405DCRREADI
			// wire CELL_W[5].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[14]
			// wire CELL_W[5].IMUX_G2_DATA[0]      PPC405.APUC405EXERESULT[31]
			// wire CELL_W[5].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[24]
			// wire CELL_W[5].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[0]
			// wire CELL_W[5].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[18]
			// wire CELL_W[5].IMUX_G3_DATA[0]      PPC405.APUC405EXEXERCA
			// wire CELL_W[5].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[25]
			// wire CELL_W[5].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[1]
			// wire CELL_W[5].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[19]
			// wire CELL_W[5].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[18]
			// wire CELL_W[5].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[19]
			// wire CELL_W[5].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[20]
			// wire CELL_W[5].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[21]
			// wire CELL_W[5].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[5]
			// wire CELL_W[5].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[6]
			// wire CELL_W[5].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[5]
			// wire CELL_W[5].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[6]
			// wire CELL_W[5].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[21]
			// wire CELL_W[5].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[20]
			// wire CELL_W[5].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[19]
			// wire CELL_W[5].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[0]
			// wire CELL_W[5].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[26]
			// wire CELL_W[5].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[10]
			// wire CELL_W[5].OUT_SEC_BEL[14]      PPC405.C405APUWBBYTEEN[2]
			// wire CELL_W[5].OUT_SEC_BEL[15]      PPC405.C405APUWBBYTEEN[1]
			// wire CELL_W[5].OUT_TEST[0]          PPC405.TSTDCRBUSO[22]
			// wire CELL_W[5].OUT_TEST[2]          PPC405.TSTDSOCMHOLDO
			// wire CELL_W[5].OUT_TEST[4]          PPC405.TSTISOPFWDO
			// wire CELL_W[6].IMUX_TI_OPTINV[0]    PPC405.TIERAMTAP1
			// wire CELL_W[6].IMUX_TI_OPTINV[1]    PPC405.TIERAMTAP2
			// wire CELL_W[6].IMUX_G0_DATA[0]      PPC405.APUC405DCDXERCAEN
			// wire CELL_W[6].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[26]
			// wire CELL_W[6].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[23]
			// wire CELL_W[6].IMUX_G0_DATA[3]      PPC405.TSTC405DCRWRITEI
			// wire CELL_W[6].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[15]
			// wire CELL_W[6].IMUX_G1_DATA[0]      PPC405.APUC405DCDXEROVEN
			// wire CELL_W[6].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[27]
			// wire CELL_W[6].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[24]
			// wire CELL_W[6].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[0]
			// wire CELL_W[6].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[16]
			// wire CELL_W[6].IMUX_G2_DATA[0]      PPC405.APUC405EXEXEROV
			// wire CELL_W[6].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[26]
			// wire CELL_W[6].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[2]
			// wire CELL_W[6].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[20]
			// wire CELL_W[6].IMUX_G3_DATA[0]      PPC405.APUC405FPUEXCEPTION
			// wire CELL_W[6].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[27]
			// wire CELL_W[6].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[3]
			// wire CELL_W[6].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[21]
			// wire CELL_W[6].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[22]
			// wire CELL_W[6].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[23]
			// wire CELL_W[6].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[24]
			// wire CELL_W[6].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[25]
			// wire CELL_W[6].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[7]
			// wire CELL_W[6].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[8]
			// wire CELL_W[6].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[7]
			// wire CELL_W[6].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[8]
			// wire CELL_W[6].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[25]
			// wire CELL_W[6].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[24]
			// wire CELL_W[6].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[23]
			// wire CELL_W[6].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[1]
			// wire CELL_W[6].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[27]
			// wire CELL_W[6].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[11]
			// wire CELL_W[6].OUT_SEC_BEL[14]      PPC405.C405APUWBENDIAN
			// wire CELL_W[6].OUT_SEC_BEL[15]      PPC405.C405APUWBBYTEEN[3]
			// wire CELL_W[6].OUT_TEST[0]          PPC405.TSTDCRBUSO[26]
			// wire CELL_W[6].OUT_TEST[2]          PPC405.TSTOCMCOMPLETEO
			// wire CELL_W[7].IMUX_TI_OPTINV[0]    PPC405.TIETAGTAP1
			// wire CELL_W[7].IMUX_TI_OPTINV[1]    PPC405.TIETAGTAP2
			// wire CELL_W[7].IMUX_G0_DATA[0]      PPC405.APUC405EXCEPTION
			// wire CELL_W[7].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[28]
			// wire CELL_W[7].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[25]
			// wire CELL_W[7].IMUX_G0_DATA[3]      PPC405.TSTDSOCMDBUSI[1]
			// wire CELL_W[7].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[17]
			// wire CELL_W[7].IMUX_G1_DATA[0]      PPC405.APUC405EXEBLOCKINGMCO
			// wire CELL_W[7].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[29]
			// wire CELL_W[7].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[26]
			// wire CELL_W[7].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[2]
			// wire CELL_W[7].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[18]
			// wire CELL_W[7].IMUX_G2_DATA[0]      PPC405.APUC405LWBLDDEPEND
			// wire CELL_W[7].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[28]
			// wire CELL_W[7].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[4]
			// wire CELL_W[7].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[22]
			// wire CELL_W[7].IMUX_G3_DATA[0]      PPC405.APUC405SLEEPREQ
			// wire CELL_W[7].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[29]
			// wire CELL_W[7].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[5]
			// wire CELL_W[7].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[23]
			// wire CELL_W[7].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[26]
			// wire CELL_W[7].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[27]
			// wire CELL_W[7].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[28]
			// wire CELL_W[7].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[29]
			// wire CELL_W[7].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[9]
			// wire CELL_W[7].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[10]
			// wire CELL_W[7].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[9]
			// wire CELL_W[7].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[10]
			// wire CELL_W[7].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[29]
			// wire CELL_W[7].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[28]
			// wire CELL_W[7].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[27]
			// wire CELL_W[7].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[2]
			// wire CELL_W[7].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[28]
			// wire CELL_W[7].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[12]
			// wire CELL_W[7].OUT_SEC_BEL[14]      PPC405.C405APUWBHOLD
			// wire CELL_W[7].OUT_SEC_BEL[15]      PPC405.C405APUWBFLUSH
			// wire CELL_W[7].OUT_TEST[0]          PPC405.TSTDCRBUSO[30]
			// wire CELL_W[8].IMUX_TI_OPTINV[0]    PPC405.TESTSELI
			// wire CELL_W[8].IMUX_G0_DATA[0]      PPC405.APUC405EXEBUSY
			// wire CELL_W[8].IMUX_G0_DATA[1]      PPC405.DCRC405ACK
			// wire CELL_W[8].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[30]
			// wire CELL_W[8].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[6]
			// wire CELL_W[8].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[25]
			// wire CELL_W[8].IMUX_G1_DATA[0]      PPC405.APUC405EXECR[0]
			// wire CELL_W[8].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[30]
			// wire CELL_W[8].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[31]
			// wire CELL_W[8].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[3]
			// wire CELL_W[8].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[19]
			// wire CELL_W[8].IMUX_G2_DATA[0]      PPC405.APUC405EXECR[1]
			// wire CELL_W[8].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[31]
			// wire CELL_W[8].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[27]
			// wire CELL_W[8].IMUX_G2_DATA[3]      PPC405.TSTDSOCMDBUSI[4]
			// wire CELL_W[8].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[20]
			// wire CELL_W[8].IMUX_G3_DATA[0]      PPC405.APUC405WBLDDEPEND
			// wire CELL_W[8].IMUX_G3_DATA[1]      PPC405.TSTDCRACKI
			// wire CELL_W[8].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[28]
			// wire CELL_W[8].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[24]
			// wire CELL_W[8].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[30]
			// wire CELL_W[8].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[31]
			// wire CELL_W[8].OUT_FAN_BEL[2]       PPC405.C405APUEXEFLUSH
			// wire CELL_W[8].OUT_FAN_BEL[3]       PPC405.C405APUEXEHOLD
			// wire CELL_W[8].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[11]
			// wire CELL_W[8].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[12]
			// wire CELL_W[8].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[11]
			// wire CELL_W[8].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[12]
			// wire CELL_W[8].OUT_SEC_BEL[8]       PPC405.TSTDSOCMDBUSO[1]
			// wire CELL_W[8].OUT_SEC_BEL[9]       PPC405.TSTDSOCMDBUSO[0]
			// wire CELL_W[8].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[31]
			// wire CELL_W[8].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[3]
			// wire CELL_W[8].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[29]
			// wire CELL_W[8].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[13]
			// wire CELL_W[8].OUT_SEC_BEL[14]      PPC405.C405DCRABUS[0]
			// wire CELL_W[8].OUT_SEC_BEL[15]      PPC405.C405APUXERCA
			// wire CELL_W[8].OUT_TEST[0]          PPC405.TSTDSOCMDBUSO[2]
			// wire CELL_W[9].IMUX_G0_DATA[0]      PPC405.APUC405EXECR[2]
			// wire CELL_W[9].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[0]
			// wire CELL_W[9].IMUX_G0_DATA[2]      PPC405.TSTDSOCMCOMPLETEI
			// wire CELL_W[9].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[7]
			// wire CELL_W[9].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[26]
			// wire CELL_W[9].IMUX_G1_DATA[0]      PPC405.APUC405EXECR[3]
			// wire CELL_W[9].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[1]
			// wire CELL_W[9].IMUX_G1_DATA[2]      PPC405.TSTISOPFWDI
			// wire CELL_W[9].IMUX_G1_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[8]
			// wire CELL_W[9].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[27]
			// wire CELL_W[9].IMUX_G2_DATA[0]      PPC405.APUC405EXECRFIELD[0]
			// wire CELL_W[9].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[0]
			// wire CELL_W[9].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[29]
			// wire CELL_W[9].IMUX_G2_DATA[3]      PPC405.TSTDSOCMDBUSI[5]
			// wire CELL_W[9].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[21]
			// wire CELL_W[9].IMUX_G3_DATA[0]      PPC405.APUC405EXECRFIELD[1]
			// wire CELL_W[9].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[1]
			// wire CELL_W[9].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[30]
			// wire CELL_W[9].IMUX_G3_DATA[3]      PPC405.TSTDSOCMDBUSI[6]
			// wire CELL_W[9].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[22]
			// wire CELL_W[9].OUT_FAN_BEL[0]       PPC405.C405APUEXELOADDBUS[0]
			// wire CELL_W[9].OUT_FAN_BEL[1]       PPC405.C405APUEXELOADDBUS[1]
			// wire CELL_W[9].OUT_FAN_BEL[2]       PPC405.C405APUEXELOADDBUS[2]
			// wire CELL_W[9].OUT_FAN_BEL[3]       PPC405.C405APUEXELOADDBUS[3]
			// wire CELL_W[9].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[13]
			// wire CELL_W[9].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[14]
			// wire CELL_W[9].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[13]
			// wire CELL_W[9].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[14]
			// wire CELL_W[9].OUT_SEC_BEL[8]       PPC405.TSTDSOCMDBUSO[5]
			// wire CELL_W[9].OUT_SEC_BEL[9]       PPC405.TSTDSOCMDBUSO[4]
			// wire CELL_W[9].OUT_SEC_BEL[10]      PPC405.TSTDSOCMDBUSO[3]
			// wire CELL_W[9].OUT_SEC_BEL[11]      PPC405.TSTDSOCMLOADREQO
			// wire CELL_W[9].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[30]
			// wire CELL_W[9].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[14]
			// wire CELL_W[9].OUT_SEC_BEL[14]      PPC405.C405DCRABUS[2]
			// wire CELL_W[9].OUT_SEC_BEL[15]      PPC405.C405DCRABUS[1]
			// wire CELL_W[9].OUT_TEST[0]          PPC405.TSTDSOCMDBUSO[6]
			// wire CELL_W[10].IMUX_G0_DATA[0]     PPC405.APUC405EXECRFIELD[2]
			// wire CELL_W[10].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[2]
			// wire CELL_W[10].IMUX_G0_DATA[2]     PPC405.TSTDSOCMHOLDI
			// wire CELL_W[10].IMUX_G0_DATA[3]     PPC405.TSTC405DCRDBUSOUTI[10]
			// wire CELL_W[10].IMUX_G0_DATA[4]     PPC405.TSTDSOCMABUSI[29]
			// wire CELL_W[10].IMUX_G1_DATA[0]     PPC405.APUC405EXELDDEPEND
			// wire CELL_W[10].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[3]
			// wire CELL_W[10].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[0]
			// wire CELL_W[10].IMUX_G1_DATA[3]     PPC405.TSTDSOCMDBUSI[7]
			// wire CELL_W[10].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[23]
			// wire CELL_W[10].IMUX_G2_DATA[0]     PPC405.APUC405EXENONBLOCKINGMCO
			// wire CELL_W[10].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[2]
			// wire CELL_W[10].IMUX_G2_DATA[2]     PPC405.TSTRDDBUSI[31]
			// wire CELL_W[10].IMUX_G2_DATA[3]     PPC405.TSTDSOCMDCRACKI
			// wire CELL_W[10].IMUX_G2_DATA[4]     PPC405.TSTDSOCMWRDBUSI[24]
			// wire CELL_W[10].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[0]
			// wire CELL_W[10].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[3]
			// wire CELL_W[10].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[9]
			// wire CELL_W[10].IMUX_G3_DATA[3]     PPC405.TSTDSOCMABUSI[28]
			// wire CELL_W[10].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[4]
			// wire CELL_W[10].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[5]
			// wire CELL_W[10].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[6]
			// wire CELL_W[10].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[7]
			// wire CELL_W[10].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[15]
			// wire CELL_W[10].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[16]
			// wire CELL_W[10].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[15]
			// wire CELL_W[10].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[16]
			// wire CELL_W[10].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[0]
			// wire CELL_W[10].OUT_SEC_BEL[9]      PPC405.TSTDSOCMDCRACKO
			// wire CELL_W[10].OUT_SEC_BEL[10]     PPC405.TSTDSOCMDBUSO[7]
			// wire CELL_W[10].OUT_SEC_BEL[11]     PPC405.TSTDSOCMSTOREREQO
			// wire CELL_W[10].OUT_SEC_BEL[12]     PPC405.C405DCRDBUSOUT[31]
			// wire CELL_W[10].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[15]
			// wire CELL_W[10].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[4]
			// wire CELL_W[10].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[3]
			// wire CELL_W[10].OUT_TEST[0]         PPC405.TSTRDDBUSO[1]
			// wire CELL_W[11].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[1]
			// wire CELL_W[11].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[4]
			// wire CELL_W[11].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[1]
			// wire CELL_W[11].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABORTOPI
			// wire CELL_W[11].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[25]
			// wire CELL_W[11].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[2]
			// wire CELL_W[11].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[5]
			// wire CELL_W[11].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[2]
			// wire CELL_W[11].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABORTREQI
			// wire CELL_W[11].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[26]
			// wire CELL_W[11].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[3]
			// wire CELL_W[11].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[4]
			// wire CELL_W[11].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[11]
			// wire CELL_W[11].IMUX_G2_DATA[3]     PPC405.TSTDSOCMBYTEENI[0]
			// wire CELL_W[11].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[4]
			// wire CELL_W[11].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[5]
			// wire CELL_W[11].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[12]
			// wire CELL_W[11].IMUX_G3_DATA[3]     PPC405.TSTDSOCMBYTEENI[1]
			// wire CELL_W[11].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[8]
			// wire CELL_W[11].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[9]
			// wire CELL_W[11].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[10]
			// wire CELL_W[11].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[11]
			// wire CELL_W[11].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[17]
			// wire CELL_W[11].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[18]
			// wire CELL_W[11].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[17]
			// wire CELL_W[11].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[18]
			// wire CELL_W[11].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[4]
			// wire CELL_W[11].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[3]
			// wire CELL_W[11].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[2]
			// wire CELL_W[11].OUT_SEC_BEL[11]     PPC405.TSTDSOCMWAITO
			// wire CELL_W[11].OUT_SEC_BEL[12]     PPC405.C405DCRREAD
			// wire CELL_W[11].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[16]
			// wire CELL_W[11].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[6]
			// wire CELL_W[11].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[5]
			// wire CELL_W[11].OUT_TEST[0]         PPC405.TSTRDDBUSO[5]
			// wire CELL_W[12].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[5]
			// wire CELL_W[12].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[6]
			// wire CELL_W[12].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[3]
			// wire CELL_W[12].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[0]
			// wire CELL_W[12].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[27]
			// wire CELL_W[12].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[6]
			// wire CELL_W[12].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[7]
			// wire CELL_W[12].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[4]
			// wire CELL_W[12].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[1]
			// wire CELL_W[12].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[28]
			// wire CELL_W[12].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[7]
			// wire CELL_W[12].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[6]
			// wire CELL_W[12].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[13]
			// wire CELL_W[12].IMUX_G2_DATA[3]     PPC405.TSTDSOCMBYTEENI[2]
			// wire CELL_W[12].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[8]
			// wire CELL_W[12].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[7]
			// wire CELL_W[12].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[14]
			// wire CELL_W[12].IMUX_G3_DATA[3]     PPC405.TSTDSOCMBYTEENI[3]
			// wire CELL_W[12].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[12]
			// wire CELL_W[12].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[13]
			// wire CELL_W[12].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[14]
			// wire CELL_W[12].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[15]
			// wire CELL_W[12].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[19]
			// wire CELL_W[12].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[20]
			// wire CELL_W[12].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[19]
			// wire CELL_W[12].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[20]
			// wire CELL_W[12].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[8]
			// wire CELL_W[12].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[7]
			// wire CELL_W[12].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[6]
			// wire CELL_W[12].OUT_SEC_BEL[11]     PPC405.TSTDSOCMXLATEVALIDO
			// wire CELL_W[12].OUT_SEC_BEL[12]     PPC405.C405DCRWRITE
			// wire CELL_W[12].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[17]
			// wire CELL_W[12].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[8]
			// wire CELL_W[12].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[7]
			// wire CELL_W[12].OUT_TEST[0]         PPC405.TSTRDDBUSO[9]
			// wire CELL_W[13].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[9]
			// wire CELL_W[13].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[8]
			// wire CELL_W[13].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[5]
			// wire CELL_W[13].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[2]
			// wire CELL_W[13].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[29]
			// wire CELL_W[13].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[10]
			// wire CELL_W[13].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[9]
			// wire CELL_W[13].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[6]
			// wire CELL_W[13].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[3]
			// wire CELL_W[13].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[30]
			// wire CELL_W[13].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[11]
			// wire CELL_W[13].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[8]
			// wire CELL_W[13].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[15]
			// wire CELL_W[13].IMUX_G2_DATA[3]     PPC405.TSTDSOCMLOADREQI
			// wire CELL_W[13].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[12]
			// wire CELL_W[13].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[9]
			// wire CELL_W[13].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[16]
			// wire CELL_W[13].IMUX_G3_DATA[3]     PPC405.TSTDSOCMSTOREREQI
			// wire CELL_W[13].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[16]
			// wire CELL_W[13].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[17]
			// wire CELL_W[13].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[18]
			// wire CELL_W[13].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[19]
			// wire CELL_W[13].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[21]
			// wire CELL_W[13].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[22]
			// wire CELL_W[13].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[21]
			// wire CELL_W[13].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[22]
			// wire CELL_W[13].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[13]
			// wire CELL_W[13].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[12]
			// wire CELL_W[13].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[11]
			// wire CELL_W[13].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[10]
			// wire CELL_W[13].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABORTOPO
			// wire CELL_W[13].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[18]
			// wire CELL_W[13].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[0]
			// wire CELL_W[13].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[9]
			// wire CELL_W[14].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[13]
			// wire CELL_W[14].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[10]
			// wire CELL_W[14].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[7]
			// wire CELL_W[14].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[4]
			// wire CELL_W[14].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[31]
			// wire CELL_W[14].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[14]
			// wire CELL_W[14].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[11]
			// wire CELL_W[14].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[8]
			// wire CELL_W[14].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[5]
			// wire CELL_W[14].IMUX_G1_DATA[4]     PPC405.TSTDSOCMXLATEVALIDI
			// wire CELL_W[14].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[15]
			// wire CELL_W[14].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[10]
			// wire CELL_W[14].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[17]
			// wire CELL_W[14].IMUX_G2_DATA[3]     PPC405.TSTDSOCMWAITI
			// wire CELL_W[14].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[16]
			// wire CELL_W[14].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[11]
			// wire CELL_W[14].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[18]
			// wire CELL_W[14].IMUX_G3_DATA[3]     PPC405.TSTDSOCMWRDBUSI[0]
			// wire CELL_W[14].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[20]
			// wire CELL_W[14].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[21]
			// wire CELL_W[14].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[22]
			// wire CELL_W[14].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[23]
			// wire CELL_W[14].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[23]
			// wire CELL_W[14].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[24]
			// wire CELL_W[14].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[23]
			// wire CELL_W[14].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[24]
			// wire CELL_W[14].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[17]
			// wire CELL_W[14].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[16]
			// wire CELL_W[14].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[15]
			// wire CELL_W[14].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[14]
			// wire CELL_W[14].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABORTREQO
			// wire CELL_W[14].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[19]
			// wire CELL_W[14].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[2]
			// wire CELL_W[14].OUT_SEC_BEL[15]     PPC405.C405DCRDBUSOUT[1]
			// wire CELL_W[15].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[17]
			// wire CELL_W[15].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[12]
			// wire CELL_W[15].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[9]
			// wire CELL_W[15].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[6]
			// wire CELL_W[15].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[18]
			// wire CELL_W[15].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[13]
			// wire CELL_W[15].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[10]
			// wire CELL_W[15].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[7]
			// wire CELL_W[15].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[19]
			// wire CELL_W[15].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[12]
			// wire CELL_W[15].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[19]
			// wire CELL_W[15].IMUX_G2_DATA[3]     PPC405.TSTDSOCMWRDBUSI[1]
			// wire CELL_W[15].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[20]
			// wire CELL_W[15].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[13]
			// wire CELL_W[15].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[20]
			// wire CELL_W[15].IMUX_G3_DATA[3]     PPC405.TSTDSOCMWRDBUSI[2]
			// wire CELL_W[15].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[24]
			// wire CELL_W[15].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[25]
			// wire CELL_W[15].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[26]
			// wire CELL_W[15].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[27]
			// wire CELL_W[15].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[25]
			// wire CELL_W[15].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[26]
			// wire CELL_W[15].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[25]
			// wire CELL_W[15].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[26]
			// wire CELL_W[15].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[21]
			// wire CELL_W[15].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[20]
			// wire CELL_W[15].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[19]
			// wire CELL_W[15].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[18]
			// wire CELL_W[15].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABUSO[24]
			// wire CELL_W[15].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[20]
			// wire CELL_W[15].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[4]
			// wire CELL_W[15].OUT_SEC_BEL[15]     PPC405.C405DCRDBUSOUT[3]
			// wire CELL_E[0].IMUX_CLK_OPTINV[1]   PPC405.PLBCLK
			// wire CELL_E[0].IMUX_TI_OPTINV[0]    PPC405.TIEC405DETERMINISTICMULT
			// wire CELL_E[0].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[30]
			// wire CELL_E[0].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[31]
			// wire CELL_E[0].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[60]
			// wire CELL_E[0].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[60]
			// wire CELL_E[0].IMUX_G0_DATA[2]      PPC405.TSTRESETCHIPI
			// wire CELL_E[0].IMUX_G0_DATA[3]      PPC405.TSTISOCMREQPENDI
			// wire CELL_E[0].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[61]
			// wire CELL_E[0].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[61]
			// wire CELL_E[0].IMUX_G1_DATA[2]      PPC405.TSTCPUCLKI
			// wire CELL_E[0].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[62]
			// wire CELL_E[0].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[62]
			// wire CELL_E[0].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[11]
			// wire CELL_E[0].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[63]
			// wire CELL_E[0].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[63]
			// wire CELL_E[0].IMUX_G3_DATA[2]      PPC405.TSTISOCMXLATEVALIDI
			// wire CELL_E[0].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[60]
			// wire CELL_E[0].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[61]
			// wire CELL_E[0].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[62]
			// wire CELL_E[0].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[63]
			// wire CELL_E[0].OUT_FAN_BEL[4]       PPC405.C405RSTCHIPRESETREQ
			// wire CELL_E[0].OUT_FAN_BEL[5]       PPC405.C405RSTCORERESETREQ
			// wire CELL_E[0].OUT_FAN_BEL[6]       PPC405.C405CPMTIMERIRQ
			// wire CELL_E[0].OUT_FAN_BEL[7]       PPC405.C405CPMTIMERRESETREQ
			// wire CELL_E[0].OUT_SEC_BEL[8]       PPC405.TSTRESETSYSO
			// wire CELL_E[0].OUT_SEC_BEL[9]       PPC405.TSTRESETCOREO
			// wire CELL_E[0].OUT_SEC_BEL[10]      PPC405.TSTRESETCHIPO
			// wire CELL_E[0].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[26]
			// wire CELL_E[0].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[21]
			// wire CELL_E[0].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[7]
			// wire CELL_E[0].OUT_SEC_BEL[14]      PPC405.C405DBGWBFULL
			// wire CELL_E[0].OUT_SEC_BEL[15]      PPC405.C405DBGWBCOMPLETE
			// wire CELL_E[0].OUT_TEST[0]          PPC405.TSTJTAGENO
			// wire CELL_E[0].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[53]
			// wire CELL_E[0].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[54]
			// wire CELL_E[1].IMUX_CE_OPTINV[0]    PPC405.CPMC405CPUCLKEN
			// wire CELL_E[1].IMUX_TI_OPTINV[0]    PPC405.TIEC405DISOPERANDFWD
			// wire CELL_E[1].IMUX_TI_OPTINV[1]    PPC405.TIEC405MMUEN
			// wire CELL_E[1].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[29]
			// wire CELL_E[1].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[56]
			// wire CELL_E[1].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[56]
			// wire CELL_E[1].IMUX_G0_DATA[2]      PPC405.DBGC405DEBUGHALT
			// wire CELL_E[1].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[0]
			// wire CELL_E[1].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[57]
			// wire CELL_E[1].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[57]
			// wire CELL_E[1].IMUX_G1_DATA[2]      PPC405.TSTCLKINACTI
			// wire CELL_E[1].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[1]
			// wire CELL_E[1].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[58]
			// wire CELL_E[1].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[58]
			// wire CELL_E[1].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[12]
			// wire CELL_E[1].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[59]
			// wire CELL_E[1].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[59]
			// wire CELL_E[1].IMUX_G3_DATA[2]      PPC405.TSTISOCMICUREADYI
			// wire CELL_E[1].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[56]
			// wire CELL_E[1].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[57]
			// wire CELL_E[1].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[58]
			// wire CELL_E[1].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[59]
			// wire CELL_E[1].OUT_FAN_BEL[4]       PPC405.C405PLBDCUREQUEST
			// wire CELL_E[1].OUT_FAN_BEL[5]       PPC405.C405PLBDCUPRIORITY[0]
			// wire CELL_E[1].OUT_FAN_BEL[6]       PPC405.C405PLBDCUPRIORITY[1]
			// wire CELL_E[1].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABORT
			// wire CELL_E[1].OUT_SEC_BEL[8]       PPC405.TSTCPUCLKO
			// wire CELL_E[1].OUT_SEC_BEL[9]       PPC405.TSTCPUCLKENO
			// wire CELL_E[1].OUT_SEC_BEL[10]      PPC405.TSTTIMERENO
			// wire CELL_E[1].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[27]
			// wire CELL_E[1].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[22]
			// wire CELL_E[1].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[8]
			// wire CELL_E[1].OUT_SEC_BEL[14]      PPC405.C405DBGWBIAR[0]
			// wire CELL_E[1].OUT_SEC_BEL[15]      PPC405.C405PLBDCURNW
			// wire CELL_E[1].OUT_TEST[0]          PPC405.TSTCLKINACTO
			// wire CELL_E[1].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[55]
			// wire CELL_E[1].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[56]
			// wire CELL_E[2].IMUX_CE_OPTINV[0]    PPC405.CPMC405TIMERCLKEN
			// wire CELL_E[2].IMUX_TI_OPTINV[0]    PPC405.TIEC405PVR[26]
			// wire CELL_E[2].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[27]
			// wire CELL_E[2].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[28]
			// wire CELL_E[2].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[52]
			// wire CELL_E[2].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[52]
			// wire CELL_E[2].IMUX_G0_DATA[2]      PPC405.DBGC405UNCONDDEBUGEVENT
			// wire CELL_E[2].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[3]
			// wire CELL_E[2].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[53]
			// wire CELL_E[2].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[53]
			// wire CELL_E[2].IMUX_G1_DATA[2]      PPC405.TSTISOCMHOLDI
			// wire CELL_E[2].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[4]
			// wire CELL_E[2].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[54]
			// wire CELL_E[2].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[54]
			// wire CELL_E[2].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[13]
			// wire CELL_E[2].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[55]
			// wire CELL_E[2].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[55]
			// wire CELL_E[2].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[2]
			// wire CELL_E[2].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[52]
			// wire CELL_E[2].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[53]
			// wire CELL_E[2].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[54]
			// wire CELL_E[2].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[55]
			// wire CELL_E[2].OUT_FAN_BEL[4]       PPC405.C405PLBDCUGUARDED
			// wire CELL_E[2].OUT_FAN_BEL[5]       PPC405.C405PLBDCUWRITETHRU
			// wire CELL_E[2].OUT_FAN_BEL[6]       PPC405.C405DBGWBIAR[11]
			// wire CELL_E[2].OUT_FAN_BEL[7]       PPC405.C405DBGWBIAR[12]
			// wire CELL_E[2].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDDVALIDO[1]
			// wire CELL_E[2].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDDVALIDO[0]
			// wire CELL_E[2].OUT_SEC_BEL[10]      PPC405.TSTISOCMHOLDO
			// wire CELL_E[2].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[28]
			// wire CELL_E[2].OUT_SEC_BEL[12]      PPC405.C405PLBICUABORT
			// wire CELL_E[2].OUT_SEC_BEL[13]      PPC405.C405PLBICUPRIORITY[1]
			// wire CELL_E[2].OUT_SEC_BEL[14]      PPC405.C405PLBICUPRIORITY[0]
			// wire CELL_E[2].OUT_SEC_BEL[15]      PPC405.C405PLBICUREQUEST
			// wire CELL_E[2].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[0]
			// wire CELL_E[2].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[57]
			// wire CELL_E[2].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[58]
			// wire CELL_E[3].IMUX_CLK_OPTINV[0]   PPC405.CPMC405TIMERTICK
			// wire CELL_E[3].IMUX_CE_OPTINV[0]    PPC405.CPMC405JTAGCLKEN
			// wire CELL_E[3].IMUX_TI_OPTINV[0]    PPC405.TIEC405PVR[23]
			// wire CELL_E[3].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[24]
			// wire CELL_E[3].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[25]
			// wire CELL_E[3].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[48]
			// wire CELL_E[3].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[48]
			// wire CELL_E[3].IMUX_G0_DATA[2]      PPC405.TSTISOCMRDDVALIDI[0]
			// wire CELL_E[3].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[7]
			// wire CELL_E[3].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[49]
			// wire CELL_E[3].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[49]
			// wire CELL_E[3].IMUX_G1_DATA[2]      PPC405.TSTISOCMRDATAI[14]
			// wire CELL_E[3].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[50]
			// wire CELL_E[3].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[50]
			// wire CELL_E[3].IMUX_G2_DATA[2]      PPC405.TSTISOCMABUSI[5]
			// wire CELL_E[3].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[51]
			// wire CELL_E[3].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[51]
			// wire CELL_E[3].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[6]
			// wire CELL_E[3].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[48]
			// wire CELL_E[3].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[49]
			// wire CELL_E[3].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[50]
			// wire CELL_E[3].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[51]
			// wire CELL_E[3].OUT_FAN_BEL[4]       PPC405.C405PLBDCUBE[4]
			// wire CELL_E[3].OUT_FAN_BEL[5]       PPC405.C405PLBDCUBE[5]
			// wire CELL_E[3].OUT_FAN_BEL[6]       PPC405.C405PLBDCUBE[6]
			// wire CELL_E[3].OUT_FAN_BEL[7]       PPC405.C405PLBDCUBE[7]
			// wire CELL_E[3].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[3]
			// wire CELL_E[3].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[2]
			// wire CELL_E[3].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[1]
			// wire CELL_E[3].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[29]
			// wire CELL_E[3].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[16]
			// wire CELL_E[3].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[15]
			// wire CELL_E[3].OUT_SEC_BEL[14]      PPC405.C405DBGWBIAR[14]
			// wire CELL_E[3].OUT_SEC_BEL[15]      PPC405.C405DBGWBIAR[13]
			// wire CELL_E[3].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[4]
			// wire CELL_E[3].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[59]
			// wire CELL_E[3].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[60]
			// wire CELL_E[4].IMUX_TI_OPTINV[0]    PPC405.MCBCPUCLKEN
			// wire CELL_E[4].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[20]
			// wire CELL_E[4].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[21]
			// wire CELL_E[4].IMUX_TS_OPTINV[1]    PPC405.TIEC405PVR[22]
			// wire CELL_E[4].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[44]
			// wire CELL_E[4].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[44]
			// wire CELL_E[4].IMUX_G0_DATA[2]      PPC405.DBGC405EXTBUSHOLDACK
			// wire CELL_E[4].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[9]
			// wire CELL_E[4].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[45]
			// wire CELL_E[4].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[45]
			// wire CELL_E[4].IMUX_G1_DATA[2]      PPC405.TSTISOCMRDDVALIDI[1]
			// wire CELL_E[4].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[10]
			// wire CELL_E[4].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[46]
			// wire CELL_E[4].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[46]
			// wire CELL_E[4].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[15]
			// wire CELL_E[4].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[47]
			// wire CELL_E[4].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[47]
			// wire CELL_E[4].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[8]
			// wire CELL_E[4].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[44]
			// wire CELL_E[4].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[45]
			// wire CELL_E[4].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[46]
			// wire CELL_E[4].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[47]
			// wire CELL_E[4].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[28]
			// wire CELL_E[4].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[29]
			// wire CELL_E[4].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[30]
			// wire CELL_E[4].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[31]
			// wire CELL_E[4].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[8]
			// wire CELL_E[4].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[7]
			// wire CELL_E[4].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[6]
			// wire CELL_E[4].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[5]
			// wire CELL_E[4].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[18]
			// wire CELL_E[4].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[17]
			// wire CELL_E[4].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[29]
			// wire CELL_E[4].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[28]
			// wire CELL_E[4].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[61]
			// wire CELL_E[4].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[62]
			// wire CELL_E[5].IMUX_TI_OPTINV[0]    PPC405.MCBJTAGEN
			// wire CELL_E[5].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[18]
			// wire CELL_E[5].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[19]
			// wire CELL_E[5].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[40]
			// wire CELL_E[5].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[40]
			// wire CELL_E[5].IMUX_G0_DATA[2]      PPC405.PLBC405DCUWRDACK
			// wire CELL_E[5].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[16]
			// wire CELL_E[5].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[41]
			// wire CELL_E[5].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[41]
			// wire CELL_E[5].IMUX_G1_DATA[2]      PPC405.CPMC405CORECLKINACTIVE
			// wire CELL_E[5].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[11]
			// wire CELL_E[5].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[42]
			// wire CELL_E[5].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[42]
			// wire CELL_E[5].IMUX_G2_DATA[2]      PPC405.TSTRESETCOREI
			// wire CELL_E[5].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[12]
			// wire CELL_E[5].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[43]
			// wire CELL_E[5].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[43]
			// wire CELL_E[5].IMUX_G3_DATA[2]      PPC405.TSTISOCMRDATAI[0]
			// wire CELL_E[5].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[40]
			// wire CELL_E[5].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[41]
			// wire CELL_E[5].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[42]
			// wire CELL_E[5].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[43]
			// wire CELL_E[5].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[24]
			// wire CELL_E[5].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[25]
			// wire CELL_E[5].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[26]
			// wire CELL_E[5].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[27]
			// wire CELL_E[5].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[12]
			// wire CELL_E[5].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[11]
			// wire CELL_E[5].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[10]
			// wire CELL_E[5].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[9]
			// wire CELL_E[5].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[27]
			// wire CELL_E[5].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[26]
			// wire CELL_E[5].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[25]
			// wire CELL_E[5].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[24]
			// wire CELL_E[5].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[63]
			// wire CELL_E[5].OUT_TEST[2]          PPC405.TSTPLBSAMPLECYCLEO
			// wire CELL_E[6].IMUX_TI_OPTINV[0]    PPC405.MCBTIMEREN
			// wire CELL_E[6].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[36]
			// wire CELL_E[6].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[36]
			// wire CELL_E[6].IMUX_G0_DATA[2]      PPC405.PLBC405DCURDWDADDR[1]
			// wire CELL_E[6].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[1]
			// wire CELL_E[6].IMUX_G0_DATA[4]      PPC405.TSTISOCMABUSI[15]
			// wire CELL_E[6].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[37]
			// wire CELL_E[6].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[37]
			// wire CELL_E[6].IMUX_G1_DATA[2]      PPC405.PLBC405DCURDWDADDR[2]
			// wire CELL_E[6].IMUX_G1_DATA[3]      PPC405.TSTPLBSAMPLECYCLEI
			// wire CELL_E[6].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[38]
			// wire CELL_E[6].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[38]
			// wire CELL_E[6].IMUX_G2_DATA[2]      PPC405.PLBC405DCURDWDADDR[3]
			// wire CELL_E[6].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[13]
			// wire CELL_E[6].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[39]
			// wire CELL_E[6].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[39]
			// wire CELL_E[6].IMUX_G3_DATA[2]      PPC405.PLBC405DCURDDACK
			// wire CELL_E[6].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[14]
			// wire CELL_E[6].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[36]
			// wire CELL_E[6].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[37]
			// wire CELL_E[6].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[38]
			// wire CELL_E[6].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[39]
			// wire CELL_E[6].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[20]
			// wire CELL_E[6].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[21]
			// wire CELL_E[6].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[22]
			// wire CELL_E[6].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[23]
			// wire CELL_E[6].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[16]
			// wire CELL_E[6].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[15]
			// wire CELL_E[6].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[14]
			// wire CELL_E[6].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[13]
			// wire CELL_E[6].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[23]
			// wire CELL_E[6].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[22]
			// wire CELL_E[6].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[21]
			// wire CELL_E[6].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[20]
			// wire CELL_E[7].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[32]
			// wire CELL_E[7].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[32]
			// wire CELL_E[7].IMUX_G0_DATA[2]      PPC405.PLBC405DCUADDRACK
			// wire CELL_E[7].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[2]
			// wire CELL_E[7].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[33]
			// wire CELL_E[7].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[33]
			// wire CELL_E[7].IMUX_G1_DATA[2]      PPC405.PLBC405DCUSSIZE1
			// wire CELL_E[7].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[16]
			// wire CELL_E[7].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[34]
			// wire CELL_E[7].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[34]
			// wire CELL_E[7].IMUX_G2_DATA[2]      PPC405.PLBC405DCUBUSY
			// wire CELL_E[7].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[17]
			// wire CELL_E[7].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[35]
			// wire CELL_E[7].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[35]
			// wire CELL_E[7].IMUX_G3_DATA[2]      PPC405.PLBC405DCUERR
			// wire CELL_E[7].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[18]
			// wire CELL_E[7].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[32]
			// wire CELL_E[7].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[33]
			// wire CELL_E[7].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[34]
			// wire CELL_E[7].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[35]
			// wire CELL_E[7].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[16]
			// wire CELL_E[7].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[17]
			// wire CELL_E[7].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[18]
			// wire CELL_E[7].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[19]
			// wire CELL_E[7].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[20]
			// wire CELL_E[7].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[19]
			// wire CELL_E[7].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[18]
			// wire CELL_E[7].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[17]
			// wire CELL_E[7].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[19]
			// wire CELL_E[7].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[18]
			// wire CELL_E[7].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[17]
			// wire CELL_E[7].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[16]
			// wire CELL_E[8].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[28]
			// wire CELL_E[8].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[28]
			// wire CELL_E[8].IMUX_G0_DATA[2]      PPC405.PLBC405ICUADDRACK
			// wire CELL_E[8].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[3]
			// wire CELL_E[8].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[29]
			// wire CELL_E[8].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[29]
			// wire CELL_E[8].IMUX_G1_DATA[2]      PPC405.PLBC405ICUSSIZE1
			// wire CELL_E[8].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[19]
			// wire CELL_E[8].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[30]
			// wire CELL_E[8].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[30]
			// wire CELL_E[8].IMUX_G2_DATA[2]      PPC405.PLBC405ICUBUSY
			// wire CELL_E[8].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[20]
			// wire CELL_E[8].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[31]
			// wire CELL_E[8].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[31]
			// wire CELL_E[8].IMUX_G3_DATA[2]      PPC405.PLBC405ICUERR
			// wire CELL_E[8].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[21]
			// wire CELL_E[8].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[28]
			// wire CELL_E[8].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[29]
			// wire CELL_E[8].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[30]
			// wire CELL_E[8].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[31]
			// wire CELL_E[8].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[12]
			// wire CELL_E[8].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[13]
			// wire CELL_E[8].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[14]
			// wire CELL_E[8].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[15]
			// wire CELL_E[8].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[24]
			// wire CELL_E[8].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[23]
			// wire CELL_E[8].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[22]
			// wire CELL_E[8].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[21]
			// wire CELL_E[8].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[15]
			// wire CELL_E[8].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[14]
			// wire CELL_E[8].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[13]
			// wire CELL_E[8].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[12]
			// wire CELL_E[9].IMUX_CLK_OPTINV[0]   PPC405.CPMC405CLOCK
			// wire CELL_E[9].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[24]
			// wire CELL_E[9].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[24]
			// wire CELL_E[9].IMUX_G0_DATA[2]      PPC405.PLBC405ICURDWDADDR[1]
			// wire CELL_E[9].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[4]
			// wire CELL_E[9].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[25]
			// wire CELL_E[9].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[25]
			// wire CELL_E[9].IMUX_G1_DATA[2]      PPC405.PLBC405ICURDWDADDR[2]
			// wire CELL_E[9].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[22]
			// wire CELL_E[9].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[26]
			// wire CELL_E[9].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[26]
			// wire CELL_E[9].IMUX_G2_DATA[2]      PPC405.PLBC405ICURDWDADDR[3]
			// wire CELL_E[9].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[23]
			// wire CELL_E[9].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[27]
			// wire CELL_E[9].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[27]
			// wire CELL_E[9].IMUX_G3_DATA[2]      PPC405.PLBC405ICURDDACK
			// wire CELL_E[9].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[24]
			// wire CELL_E[9].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[24]
			// wire CELL_E[9].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[25]
			// wire CELL_E[9].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[26]
			// wire CELL_E[9].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[27]
			// wire CELL_E[9].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[8]
			// wire CELL_E[9].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[9]
			// wire CELL_E[9].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[10]
			// wire CELL_E[9].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[11]
			// wire CELL_E[9].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[28]
			// wire CELL_E[9].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[27]
			// wire CELL_E[9].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[26]
			// wire CELL_E[9].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[25]
			// wire CELL_E[9].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[11]
			// wire CELL_E[9].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[10]
			// wire CELL_E[9].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[9]
			// wire CELL_E[9].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[8]
			// wire CELL_E[10].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[15]
			// wire CELL_E[10].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[16]
			// wire CELL_E[10].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[17]
			// wire CELL_E[10].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[20]
			// wire CELL_E[10].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[20]
			// wire CELL_E[10].IMUX_G0_DATA[2]     PPC405.EICC405CRITINPUTIRQ
			// wire CELL_E[10].IMUX_G0_DATA[3]     PPC405.TSTISOCMABUSI[27]
			// wire CELL_E[10].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[21]
			// wire CELL_E[10].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[21]
			// wire CELL_E[10].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[5]
			// wire CELL_E[10].IMUX_G1_DATA[3]     PPC405.TSTISOCMABUSI[28]
			// wire CELL_E[10].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[22]
			// wire CELL_E[10].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[22]
			// wire CELL_E[10].IMUX_G2_DATA[2]     PPC405.TSTISOCMABUSI[25]
			// wire CELL_E[10].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[23]
			// wire CELL_E[10].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[23]
			// wire CELL_E[10].IMUX_G3_DATA[2]     PPC405.TSTISOCMABUSI[26]
			// wire CELL_E[10].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[20]
			// wire CELL_E[10].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[21]
			// wire CELL_E[10].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[22]
			// wire CELL_E[10].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[23]
			// wire CELL_E[10].OUT_FAN_BEL[4]      PPC405.C405PLBDCUABUS[4]
			// wire CELL_E[10].OUT_FAN_BEL[5]      PPC405.C405PLBDCUABUS[5]
			// wire CELL_E[10].OUT_FAN_BEL[6]      PPC405.C405PLBDCUABUS[6]
			// wire CELL_E[10].OUT_FAN_BEL[7]      PPC405.C405PLBDCUABUS[7]
			// wire CELL_E[10].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[32]
			// wire CELL_E[10].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[31]
			// wire CELL_E[10].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[30]
			// wire CELL_E[10].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[29]
			// wire CELL_E[10].OUT_SEC_BEL[12]     PPC405.C405PLBICUABUS[7]
			// wire CELL_E[10].OUT_SEC_BEL[13]     PPC405.C405PLBICUABUS[6]
			// wire CELL_E[10].OUT_SEC_BEL[14]     PPC405.C405PLBICUABUS[5]
			// wire CELL_E[10].OUT_SEC_BEL[15]     PPC405.C405PLBICUABUS[4]
			// wire CELL_E[11].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETCHIP
			// wire CELL_E[11].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[12]
			// wire CELL_E[11].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[13]
			// wire CELL_E[11].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[14]
			// wire CELL_E[11].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[16]
			// wire CELL_E[11].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[16]
			// wire CELL_E[11].IMUX_G0_DATA[2]     PPC405.TSTRESETSYSI
			// wire CELL_E[11].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[17]
			// wire CELL_E[11].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[17]
			// wire CELL_E[11].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[6]
			// wire CELL_E[11].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[18]
			// wire CELL_E[11].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[18]
			// wire CELL_E[11].IMUX_G2_DATA[2]     PPC405.TSTISOCMABUSI[29]
			// wire CELL_E[11].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[19]
			// wire CELL_E[11].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[19]
			// wire CELL_E[11].IMUX_G3_DATA[2]     PPC405.TSTISOCMABORTI
			// wire CELL_E[11].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[16]
			// wire CELL_E[11].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[17]
			// wire CELL_E[11].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[18]
			// wire CELL_E[11].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[19]
			// wire CELL_E[11].OUT_FAN_BEL[4]      PPC405.C405PLBDCUABUS[0]
			// wire CELL_E[11].OUT_FAN_BEL[5]      PPC405.C405PLBDCUABUS[1]
			// wire CELL_E[11].OUT_FAN_BEL[6]      PPC405.C405PLBDCUABUS[2]
			// wire CELL_E[11].OUT_FAN_BEL[7]      PPC405.C405PLBDCUABUS[3]
			// wire CELL_E[11].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[36]
			// wire CELL_E[11].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[35]
			// wire CELL_E[11].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[34]
			// wire CELL_E[11].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[33]
			// wire CELL_E[11].OUT_SEC_BEL[12]     PPC405.C405PLBICUABUS[3]
			// wire CELL_E[11].OUT_SEC_BEL[13]     PPC405.C405PLBICUABUS[2]
			// wire CELL_E[11].OUT_SEC_BEL[14]     PPC405.C405PLBICUABUS[1]
			// wire CELL_E[11].OUT_SEC_BEL[15]     PPC405.C405PLBICUABUS[0]
			// wire CELL_E[12].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETCORE
			// wire CELL_E[12].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[9]
			// wire CELL_E[12].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[10]
			// wire CELL_E[12].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[11]
			// wire CELL_E[12].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[12]
			// wire CELL_E[12].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[12]
			// wire CELL_E[12].IMUX_G0_DATA[2]     PPC405.TSTJTAGENI
			// wire CELL_E[12].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[13]
			// wire CELL_E[12].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[13]
			// wire CELL_E[12].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[7]
			// wire CELL_E[12].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[14]
			// wire CELL_E[12].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[14]
			// wire CELL_E[12].IMUX_G2_DATA[2]     PPC405.JTGC405TRSTNEG
			// wire CELL_E[12].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[15]
			// wire CELL_E[12].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[15]
			// wire CELL_E[12].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[12]
			// wire CELL_E[12].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[13]
			// wire CELL_E[12].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[14]
			// wire CELL_E[12].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[15]
			// wire CELL_E[12].OUT_FAN_BEL[4]      PPC405.C405PLBDCUSIZE2
			// wire CELL_E[12].OUT_FAN_BEL[5]      PPC405.C405PLBDCUU0ATTR
			// wire CELL_E[12].OUT_FAN_BEL[6]      PPC405.C405PLBDCUCACHEABLE
			// wire CELL_E[12].OUT_FAN_BEL[7]      PPC405.C405DBGWBIAR[19]
			// wire CELL_E[12].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[40]
			// wire CELL_E[12].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[39]
			// wire CELL_E[12].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[38]
			// wire CELL_E[12].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[37]
			// wire CELL_E[12].OUT_SEC_BEL[12]     PPC405.C405PLBICUCACHEABLE
			// wire CELL_E[12].OUT_SEC_BEL[13]     PPC405.C405PLBICUU0ATTR
			// wire CELL_E[12].OUT_SEC_BEL[14]     PPC405.C405PLBICUSIZE[3]
			// wire CELL_E[12].OUT_SEC_BEL[15]     PPC405.C405PLBICUSIZE[2]
			// wire CELL_E[12].OUT_TEST[0]         PPC405.TSTTRSTNEGO
			// wire CELL_E[13].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETSYS
			// wire CELL_E[13].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[6]
			// wire CELL_E[13].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[7]
			// wire CELL_E[13].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[8]
			// wire CELL_E[13].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[8]
			// wire CELL_E[13].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[8]
			// wire CELL_E[13].IMUX_G0_DATA[2]     PPC405.TSTTIMERENI
			// wire CELL_E[13].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[9]
			// wire CELL_E[13].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[9]
			// wire CELL_E[13].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[8]
			// wire CELL_E[13].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[10]
			// wire CELL_E[13].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[10]
			// wire CELL_E[13].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[11]
			// wire CELL_E[13].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[11]
			// wire CELL_E[13].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[8]
			// wire CELL_E[13].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[9]
			// wire CELL_E[13].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[10]
			// wire CELL_E[13].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[11]
			// wire CELL_E[13].OUT_FAN_BEL[4]      PPC405.C405PLBDCUBE[0]
			// wire CELL_E[13].OUT_FAN_BEL[5]      PPC405.C405PLBDCUBE[1]
			// wire CELL_E[13].OUT_FAN_BEL[6]      PPC405.C405PLBDCUBE[2]
			// wire CELL_E[13].OUT_FAN_BEL[7]      PPC405.C405PLBDCUBE[3]
			// wire CELL_E[13].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[44]
			// wire CELL_E[13].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[43]
			// wire CELL_E[13].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[42]
			// wire CELL_E[13].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[41]
			// wire CELL_E[13].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[23]
			// wire CELL_E[13].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[9]
			// wire CELL_E[13].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[2]
			// wire CELL_E[13].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[1]
			// wire CELL_E[14].IMUX_TI_OPTINV[0]   PPC405.MCPPCRST
			// wire CELL_E[14].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[3]
			// wire CELL_E[14].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[4]
			// wire CELL_E[14].IMUX_TS_OPTINV[1]   PPC405.TIEC405PVR[5]
			// wire CELL_E[14].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[4]
			// wire CELL_E[14].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[4]
			// wire CELL_E[14].IMUX_G0_DATA[2]     PPC405.TSTCPUCLKENI
			// wire CELL_E[14].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[5]
			// wire CELL_E[14].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[5]
			// wire CELL_E[14].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[9]
			// wire CELL_E[14].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[6]
			// wire CELL_E[14].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[6]
			// wire CELL_E[14].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[7]
			// wire CELL_E[14].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[7]
			// wire CELL_E[14].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[4]
			// wire CELL_E[14].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[5]
			// wire CELL_E[14].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[6]
			// wire CELL_E[14].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[7]
			// wire CELL_E[14].OUT_FAN_BEL[4]      PPC405.C405RSTSYSRESETREQ
			// wire CELL_E[14].OUT_FAN_BEL[5]      PPC405.C405CPMCORESLEEPREQ
			// wire CELL_E[14].OUT_FAN_BEL[6]      PPC405.C405XXXMACHINECHECK
			// wire CELL_E[14].OUT_FAN_BEL[7]      PPC405.C405DBGLOADDATAONAPUDBUS
			// wire CELL_E[14].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[48]
			// wire CELL_E[14].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[47]
			// wire CELL_E[14].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[46]
			// wire CELL_E[14].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[45]
			// wire CELL_E[14].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[24]
			// wire CELL_E[14].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[10]
			// wire CELL_E[14].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[4]
			// wire CELL_E[14].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[3]
			// wire CELL_E[15].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[0]
			// wire CELL_E[15].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[1]
			// wire CELL_E[15].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[2]
			// wire CELL_E[15].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[0]
			// wire CELL_E[15].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[0]
			// wire CELL_E[15].IMUX_G0_DATA[2]     PPC405.EICC405EXTINPUTIRQ
			// wire CELL_E[15].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[1]
			// wire CELL_E[15].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[1]
			// wire CELL_E[15].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[10]
			// wire CELL_E[15].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[2]
			// wire CELL_E[15].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[2]
			// wire CELL_E[15].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[3]
			// wire CELL_E[15].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[3]
			// wire CELL_E[15].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[0]
			// wire CELL_E[15].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[1]
			// wire CELL_E[15].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[2]
			// wire CELL_E[15].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[3]
			// wire CELL_E[15].OUT_FAN_BEL[4]      PPC405.C405CPMMSRCE
			// wire CELL_E[15].OUT_FAN_BEL[5]      PPC405.C405CPMMSREE
			// wire CELL_E[15].OUT_FAN_BEL[6]      PPC405.C405DBGMSRWE
			// wire CELL_E[15].OUT_FAN_BEL[7]      PPC405.C405DBGSTOPACK
			// wire CELL_E[15].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[52]
			// wire CELL_E[15].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[51]
			// wire CELL_E[15].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[50]
			// wire CELL_E[15].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[49]
			// wire CELL_E[15].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[25]
			// wire CELL_E[15].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[20]
			// wire CELL_E[15].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[6]
			// wire CELL_E[15].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[5]
			// wire CELL_S[0].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[0]
			// wire CELL_S[0].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[4]
			// wire CELL_S[0].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[8]
			// wire CELL_S[0].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[12]
			// wire CELL_S[0].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[17]
			// wire CELL_S[0].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[49]
			// wire CELL_S[0].IMUX_G0_DATA[6]      PPC405.LSSDC405SCANIN[8]
			// wire CELL_S[0].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[1]
			// wire CELL_S[0].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[5]
			// wire CELL_S[0].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[9]
			// wire CELL_S[0].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[13]
			// wire CELL_S[0].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[18]
			// wire CELL_S[0].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[50]
			// wire CELL_S[0].IMUX_G1_DATA[6]      PPC405.LSSDC405SCANIN[9]
			// wire CELL_S[0].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[2]
			// wire CELL_S[0].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[6]
			// wire CELL_S[0].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[10]
			// wire CELL_S[0].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[14]
			// wire CELL_S[0].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[19]
			// wire CELL_S[0].IMUX_G2_DATA[5]      PPC405.LSSDC405ARRAYCCLKNEG
			// wire CELL_S[0].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[3]
			// wire CELL_S[0].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[7]
			// wire CELL_S[0].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[11]
			// wire CELL_S[0].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[15]
			// wire CELL_S[0].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[20]
			// wire CELL_S[0].IMUX_G3_DATA[5]      PPC405.LSSDC405BCLK
			// wire CELL_S[0].IMUX_BRAM_ADDRA[0]   PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[1]   PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[2]   PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[3]   PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[0] PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[1] PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[2] PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[3] PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[0] PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[1] PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[2] PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[3] PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S3[0] PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S3[1] PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[0]   PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[1]   PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[2]   PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[3]   PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[0] PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[1] PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[2] PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[3] PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[0] PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[1] PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[2] PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[3] PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S3[0] PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S3[1] PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_S[0].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRABUS[8]
			// wire CELL_S[0].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRABUS[9]
			// wire CELL_S[0].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRABUS[10]
			// wire CELL_S[0].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRABUS[11]
			// wire CELL_S[0].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRABUS[12]
			// wire CELL_S[0].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRABUS[13]
			// wire CELL_S[0].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRABUS[14]
			// wire CELL_S[0].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[0].OUT_SEC_BEL[8]       PPC405.TSTISOCMABUSO[0]
			// wire CELL_S[0].OUT_SEC_BEL[9]       PPC405.TSTISOCMICUREADYO
			// wire CELL_S[0].OUT_SEC_BEL[10]      PPC405.TSTISOCMREQPENDO
			// wire CELL_S[0].OUT_SEC_BEL[11]      PPC405.TSTISOCMXLATEVALIDO
			// wire CELL_S[0].OUT_SEC_BEL[12]      PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[0].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[0].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[0].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[0].OUT_TEST[0]          PPC405.TSTISOCMABUSO[29]
			// wire CELL_S[0].OUT_TEST[2]          PPC405.TSTISOCMABORTO
			// wire CELL_S[0].OUT_TEST[4]          PPC405.C405ISOCMU0ATTR
			// wire CELL_S[0].OUT_TEST[6]          PPC405.C405DSOCMCACHEABLE
			// wire CELL_S[1].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[16]
			// wire CELL_S[1].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[20]
			// wire CELL_S[1].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[24]
			// wire CELL_S[1].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[28]
			// wire CELL_S[1].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[21]
			// wire CELL_S[1].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[51]
			// wire CELL_S[1].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[17]
			// wire CELL_S[1].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[21]
			// wire CELL_S[1].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[25]
			// wire CELL_S[1].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[29]
			// wire CELL_S[1].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[22]
			// wire CELL_S[1].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[52]
			// wire CELL_S[1].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[18]
			// wire CELL_S[1].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[22]
			// wire CELL_S[1].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[26]
			// wire CELL_S[1].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[30]
			// wire CELL_S[1].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[23]
			// wire CELL_S[1].IMUX_G2_DATA[5]      PPC405.LSSDC405BISTCCLK
			// wire CELL_S[1].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[19]
			// wire CELL_S[1].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[23]
			// wire CELL_S[1].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[27]
			// wire CELL_S[1].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[31]
			// wire CELL_S[1].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[24]
			// wire CELL_S[1].IMUX_G3_DATA[5]      PPC405.LSSDC405CNTLPOINT
			// wire CELL_S[1].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[1].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[1].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[1].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[1].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[1].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[1].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[1].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[1].OUT_SEC_BEL[8]       PPC405.C405LSSDDIAGOUT
			// wire CELL_S[1].OUT_SEC_BEL[9]       PPC405.C405LSSDDIAGABISTDONE
			// wire CELL_S[1].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[4]
			// wire CELL_S[1].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[3]
			// wire CELL_S[1].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[2]
			// wire CELL_S[1].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[1]
			// wire CELL_S[1].OUT_SEC_BEL[14]      PPC405.ISOCMRDADDRVALID
			// wire CELL_S[1].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[1].OUT_TEST[0]          PPC405.C405DSOCMGUARDED
			// wire CELL_S[1].OUT_TEST[2]          PPC405.C405DSOCMSTRINGMULTIPLE
			// wire CELL_S[2].IMUX_SR_OPTINV[0]    PPC405.ISCNTLVALUE[0]
			// wire CELL_S[2].IMUX_SR_OPTINV[1]    PPC405.ISCNTLVALUE[1]
			// wire CELL_S[2].IMUX_TI_OPTINV[0]    PPC405.TIEISOCMDCRADDR[0]
			// wire CELL_S[2].IMUX_TI_OPTINV[1]    PPC405.TIEISOCMDCRADDR[1]
			// wire CELL_S[2].IMUX_TS_OPTINV[0]    PPC405.TIEISOCMDCRADDR[2]
			// wire CELL_S[2].IMUX_TS_OPTINV[1]    PPC405.TIEISOCMDCRADDR[3]
			// wire CELL_S[2].IMUX_G0_DATA[0]      PPC405.ISCNTLVALUE[6]
			// wire CELL_S[2].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[27]
			// wire CELL_S[2].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANGATE
			// wire CELL_S[2].IMUX_G1_DATA[0]      PPC405.ISCNTLVALUE[7]
			// wire CELL_S[2].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[28]
			// wire CELL_S[2].IMUX_G1_DATA[2]      PPC405.LSSDC405TESTEVS
			// wire CELL_S[2].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[25]
			// wire CELL_S[2].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[53]
			// wire CELL_S[2].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[26]
			// wire CELL_S[2].IMUX_G3_DATA[1]      PPC405.TSTISOCMRDATAI[54]
			// wire CELL_S[2].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[0]
			// wire CELL_S[2].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[1]
			// wire CELL_S[2].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[2]
			// wire CELL_S[2].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[3]
			// wire CELL_S[2].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[4]
			// wire CELL_S[2].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[5]
			// wire CELL_S[2].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[6]
			// wire CELL_S[2].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[7]
			// wire CELL_S[2].OUT_SEC_BEL[8]       PPC405.C405LSSDSCANOUT[0]
			// wire CELL_S[2].OUT_SEC_BEL[9]       PPC405.TSTISOCMABUSO[8]
			// wire CELL_S[2].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[7]
			// wire CELL_S[2].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[6]
			// wire CELL_S[2].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[5]
			// wire CELL_S[2].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMEN
			// wire CELL_S[2].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMEVENWRITEEN
			// wire CELL_S[2].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMODDWRITEEN
			// wire CELL_S[2].OUT_TEST[0]          PPC405.C405LSSDSCANOUT[1]
			// wire CELL_S[2].OUT_TEST[2]          PPC405.C405DSOCMU0ATTR
			// wire CELL_S[3].IMUX_SR_OPTINV[0]    PPC405.ISCNTLVALUE[2]
			// wire CELL_S[3].IMUX_SR_OPTINV[1]    PPC405.ISCNTLVALUE[3]
			// wire CELL_S[3].IMUX_TI_OPTINV[0]    PPC405.TIEISOCMDCRADDR[4]
			// wire CELL_S[3].IMUX_TI_OPTINV[1]    PPC405.TIEISOCMDCRADDR[5]
			// wire CELL_S[3].IMUX_TS_OPTINV[0]    PPC405.TIEISOCMDCRADDR[6]
			// wire CELL_S[3].IMUX_TS_OPTINV[1]    PPC405.TIEISOCMDCRADDR[7]
			// wire CELL_S[3].IMUX_G0_DATA[0]      PPC405.TSTISOCMRDATAI[29]
			// wire CELL_S[3].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[55]
			// wire CELL_S[3].IMUX_G1_DATA[0]      PPC405.TSTISOCMRDATAI[30]
			// wire CELL_S[3].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[56]
			// wire CELL_S[3].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[31]
			// wire CELL_S[3].IMUX_G2_DATA[1]      PPC405.LSSDC405TESTM1
			// wire CELL_S[3].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[32]
			// wire CELL_S[3].IMUX_G3_DATA[1]      PPC405.LSSDC405TESTM3
			// wire CELL_S[3].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[8]
			// wire CELL_S[3].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[9]
			// wire CELL_S[3].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[10]
			// wire CELL_S[3].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[11]
			// wire CELL_S[3].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[12]
			// wire CELL_S[3].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[13]
			// wire CELL_S[3].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[14]
			// wire CELL_S[3].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[15]
			// wire CELL_S[3].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[3]
			// wire CELL_S[3].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[2]
			// wire CELL_S[3].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[12]
			// wire CELL_S[3].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[11]
			// wire CELL_S[3].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[10]
			// wire CELL_S[3].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[9]
			// wire CELL_S[4].IMUX_CLK_OPTINV[0]   PPC405.BRAMISOCMCLK
			// wire CELL_S[4].IMUX_TI_OPTINV[0]    PPC405.ISARCVALUE[0]
			// wire CELL_S[4].IMUX_TI_OPTINV[1]    PPC405.ISARCVALUE[1]
			// wire CELL_S[4].IMUX_TS_OPTINV[0]    PPC405.ISARCVALUE[2]
			// wire CELL_S[4].IMUX_TS_OPTINV[1]    PPC405.ISARCVALUE[3]
			// wire CELL_S[4].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDACK
			// wire CELL_S[4].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[36]
			// wire CELL_S[4].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANIN[1]
			// wire CELL_S[4].IMUX_G1_DATA[0]      PPC405.TSTISOCMRDATAI[33]
			// wire CELL_S[4].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[57]
			// wire CELL_S[4].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[34]
			// wire CELL_S[4].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[58]
			// wire CELL_S[4].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[35]
			// wire CELL_S[4].IMUX_G3_DATA[1]      PPC405.LSSDC405SCANIN[0]
			// wire CELL_S[4].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[16]
			// wire CELL_S[4].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[17]
			// wire CELL_S[4].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[18]
			// wire CELL_S[4].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[19]
			// wire CELL_S[4].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[20]
			// wire CELL_S[4].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[21]
			// wire CELL_S[4].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[22]
			// wire CELL_S[4].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[23]
			// wire CELL_S[4].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[5]
			// wire CELL_S[4].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[4]
			// wire CELL_S[4].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[16]
			// wire CELL_S[4].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[15]
			// wire CELL_S[4].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[14]
			// wire CELL_S[4].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[13]
			// wire CELL_S[5].IMUX_TI_OPTINV[0]    PPC405.ISARCVALUE[4]
			// wire CELL_S[5].IMUX_TI_OPTINV[1]    PPC405.ISARCVALUE[5]
			// wire CELL_S[5].IMUX_TS_OPTINV[0]    PPC405.ISARCVALUE[6]
			// wire CELL_S[5].IMUX_TS_OPTINV[1]    PPC405.ISARCVALUE[7]
			// wire CELL_S[5].IMUX_G0_DATA[0]      PPC405.ISCNTLVALUE[4]
			// wire CELL_S[5].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[39]
			// wire CELL_S[5].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANIN[2]
			// wire CELL_S[5].IMUX_G1_DATA[0]      PPC405.ISCNTLVALUE[5]
			// wire CELL_S[5].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[40]
			// wire CELL_S[5].IMUX_G1_DATA[2]      PPC405.LSSDC405SCANIN[3]
			// wire CELL_S[5].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[37]
			// wire CELL_S[5].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[59]
			// wire CELL_S[5].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[38]
			// wire CELL_S[5].IMUX_G3_DATA[1]      PPC405.TSTISOCMRDATAI[60]
			// wire CELL_S[5].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[24]
			// wire CELL_S[5].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[25]
			// wire CELL_S[5].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[26]
			// wire CELL_S[5].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[27]
			// wire CELL_S[5].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[28]
			// wire CELL_S[5].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[29]
			// wire CELL_S[5].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[30]
			// wire CELL_S[5].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[31]
			// wire CELL_S[5].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[7]
			// wire CELL_S[5].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[6]
			// wire CELL_S[5].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[20]
			// wire CELL_S[5].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[19]
			// wire CELL_S[5].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[18]
			// wire CELL_S[5].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[17]
			// wire CELL_S[6].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[32]
			// wire CELL_S[6].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[36]
			// wire CELL_S[6].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[40]
			// wire CELL_S[6].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[44]
			// wire CELL_S[6].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[41]
			// wire CELL_S[6].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[61]
			// wire CELL_S[6].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[33]
			// wire CELL_S[6].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[37]
			// wire CELL_S[6].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[41]
			// wire CELL_S[6].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[45]
			// wire CELL_S[6].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[42]
			// wire CELL_S[6].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[62]
			// wire CELL_S[6].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[34]
			// wire CELL_S[6].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[38]
			// wire CELL_S[6].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[42]
			// wire CELL_S[6].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[46]
			// wire CELL_S[6].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[43]
			// wire CELL_S[6].IMUX_G2_DATA[5]      PPC405.LSSDC405SCANIN[4]
			// wire CELL_S[6].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[35]
			// wire CELL_S[6].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[39]
			// wire CELL_S[6].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[43]
			// wire CELL_S[6].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[47]
			// wire CELL_S[6].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[44]
			// wire CELL_S[6].IMUX_G3_DATA[5]      PPC405.LSSDC405SCANIN[5]
			// wire CELL_S[6].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMRDABUS[8]
			// wire CELL_S[6].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMRDABUS[9]
			// wire CELL_S[6].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMRDABUS[10]
			// wire CELL_S[6].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMRDABUS[11]
			// wire CELL_S[6].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMRDABUS[12]
			// wire CELL_S[6].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMRDABUS[13]
			// wire CELL_S[6].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMRDABUS[14]
			// wire CELL_S[6].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[6].OUT_SEC_BEL[8]       PPC405.TSTISOCMABUSO[24]
			// wire CELL_S[6].OUT_SEC_BEL[9]       PPC405.TSTISOCMABUSO[23]
			// wire CELL_S[6].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[22]
			// wire CELL_S[6].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[21]
			// wire CELL_S[6].OUT_SEC_BEL[12]      PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[6].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[6].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[6].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[6].OUT_TEST[0]          PPC405.C405LSSDSCANOUT[8]
			// wire CELL_S[6].OUT_TEST[2]          PPC405.C405LSSDSCANOUT[9]
			// wire CELL_S[7].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[48]
			// wire CELL_S[7].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[52]
			// wire CELL_S[7].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[56]
			// wire CELL_S[7].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[60]
			// wire CELL_S[7].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[45]
			// wire CELL_S[7].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[63]
			// wire CELL_S[7].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[49]
			// wire CELL_S[7].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[53]
			// wire CELL_S[7].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[57]
			// wire CELL_S[7].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[61]
			// wire CELL_S[7].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[46]
			// wire CELL_S[7].IMUX_G1_DATA[5]      PPC405.LSSDC405ACLK
			// wire CELL_S[7].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[50]
			// wire CELL_S[7].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[54]
			// wire CELL_S[7].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[58]
			// wire CELL_S[7].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[62]
			// wire CELL_S[7].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[47]
			// wire CELL_S[7].IMUX_G2_DATA[5]      PPC405.LSSDC405SCANIN[6]
			// wire CELL_S[7].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[51]
			// wire CELL_S[7].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[55]
			// wire CELL_S[7].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[59]
			// wire CELL_S[7].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[63]
			// wire CELL_S[7].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[48]
			// wire CELL_S[7].IMUX_G3_DATA[5]      PPC405.LSSDC405SCANIN[7]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[0]   PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[1]   PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[2]   PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[3]   PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[0] PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[1] PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[2] PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[3] PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[0] PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[1] PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[2] PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[3] PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S3[0] PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S3[1] PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[0]   PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[1]   PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[2]   PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[3]   PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[0] PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[1] PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[2] PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[3] PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[0] PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[1] PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[2] PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[3] PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S3[0] PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S3[1] PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_S[7].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[7].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[7].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[7].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[7].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[7].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[7].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[7].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[7].OUT_SEC_BEL[9]       PPC405.C405ISOCMCONTEXTSYNC
			// wire CELL_S[7].OUT_SEC_BEL[10]      PPC405.C405ISOCMCACHEABLE
			// wire CELL_S[7].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[28]
			// wire CELL_S[7].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[27]
			// wire CELL_S[7].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[26]
			// wire CELL_S[7].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[25]
			// wire CELL_S[7].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_N[0].IMUX_G0_DATA[0]      PPC405.BRAMDSOCMRDDBUS[0]
			// wire CELL_N[0].IMUX_G0_DATA[1]      PPC405.BRAMDSOCMRDDBUS[4]
			// wire CELL_N[0].IMUX_G0_DATA[2]      PPC405.BRAMDSOCMRDDBUS[8]
			// wire CELL_N[0].IMUX_G0_DATA[3]      PPC405.BRAMDSOCMRDDBUS[12]
			// wire CELL_N[0].IMUX_G1_DATA[0]      PPC405.BRAMDSOCMRDDBUS[1]
			// wire CELL_N[0].IMUX_G1_DATA[1]      PPC405.BRAMDSOCMRDDBUS[5]
			// wire CELL_N[0].IMUX_G1_DATA[2]      PPC405.BRAMDSOCMRDDBUS[9]
			// wire CELL_N[0].IMUX_G1_DATA[3]      PPC405.BRAMDSOCMRDDBUS[13]
			// wire CELL_N[0].IMUX_G2_DATA[0]      PPC405.BRAMDSOCMRDDBUS[2]
			// wire CELL_N[0].IMUX_G2_DATA[1]      PPC405.BRAMDSOCMRDDBUS[6]
			// wire CELL_N[0].IMUX_G2_DATA[2]      PPC405.BRAMDSOCMRDDBUS[10]
			// wire CELL_N[0].IMUX_G2_DATA[3]      PPC405.BRAMDSOCMRDDBUS[14]
			// wire CELL_N[0].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDBUS[3]
			// wire CELL_N[0].IMUX_G3_DATA[1]      PPC405.BRAMDSOCMRDDBUS[7]
			// wire CELL_N[0].IMUX_G3_DATA[2]      PPC405.BRAMDSOCMRDDBUS[11]
			// wire CELL_N[0].IMUX_G3_DATA[3]      PPC405.BRAMDSOCMRDDBUS[15]
			// wire CELL_N[0].IMUX_BRAM_ADDRA[0]   PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[0].IMUX_BRAM_ADDRA[1]   PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[0] PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[1] PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[2] PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[3] PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[0] PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[1] PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[2] PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[3] PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[0] PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[1] PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[2] PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[3] PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[0].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMBYTEWRITE[0]
			// wire CELL_N[0].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMBYTEWRITE[1]
			// wire CELL_N[0].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMBYTEWRITE[2]
			// wire CELL_N[0].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMBYTEWRITE[3]
			// wire CELL_N[0].OUT_FAN_BEL[4]       PPC405.C405TRCODDEXECUTIONSTATUS[1]
			// wire CELL_N[0].OUT_FAN_BEL[5]       PPC405.C405TRCTRACESTATUS[0]
			// wire CELL_N[0].OUT_FAN_BEL[6]       PPC405.C405TRCTRACESTATUS[3]
			// wire CELL_N[0].OUT_FAN_BEL[7]       PPC405.C405TRCTRIGGEREVENTOUT
			// wire CELL_N[0].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[28]
			// wire CELL_N[0].OUT_SEC_BEL[10]      PPC405.TSTDSOCMWRDBUSO[15]
			// wire CELL_N[0].OUT_SEC_BEL[11]      PPC405.TSTDSOCMWRDBUSO[14]
			// wire CELL_N[0].OUT_SEC_BEL[12]      PPC405.TSTDSOCMWRDBUSO[1]
			// wire CELL_N[0].OUT_SEC_BEL[13]      PPC405.C405JTGSHIFTDR
			// wire CELL_N[0].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[3]
			// wire CELL_N[0].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[2]
			// wire CELL_N[1].IMUX_CLK_OPTINV[0]   PPC405.JTGC405TCK
			// wire CELL_N[1].IMUX_TI_OPTINV[0]    PPC405.DSCNTLVALUE[0]
			// wire CELL_N[1].IMUX_TI_OPTINV[1]    PPC405.DSCNTLVALUE[1]
			// wire CELL_N[1].IMUX_TS_OPTINV[0]    PPC405.DSCNTLVALUE[2]
			// wire CELL_N[1].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[3]
			// wire CELL_N[1].IMUX_G0_DATA[0]      PPC405.TRCC405TRACEDISABLE
			// wire CELL_N[1].IMUX_G1_DATA[0]      PPC405.JTGC405TDI
			// wire CELL_N[1].IMUX_G2_DATA[0]      PPC405.JTGC405TMS
			// wire CELL_N[1].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[0]
			// wire CELL_N[1].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[1]
			// wire CELL_N[1].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[2]
			// wire CELL_N[1].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[3]
			// wire CELL_N[1].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[4]
			// wire CELL_N[1].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[5]
			// wire CELL_N[1].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[6]
			// wire CELL_N[1].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[7]
			// wire CELL_N[1].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[3]
			// wire CELL_N[1].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[2]
			// wire CELL_N[1].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[14]
			// wire CELL_N[1].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[13]
			// wire CELL_N[1].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[0]
			// wire CELL_N[1].OUT_SEC_BEL[13]      PPC405.C405JTGTDO
			// wire CELL_N[1].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[5]
			// wire CELL_N[1].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[4]
			// wire CELL_N[1].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[16]
			// wire CELL_N[1].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[17]
			// wire CELL_N[1].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[29]
			// wire CELL_N[2].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[0]
			// wire CELL_N[2].IMUX_TI_OPTINV[1]    PPC405.DSCNTLVALUE[4]
			// wire CELL_N[2].IMUX_TS_OPTINV[0]    PPC405.DSCNTLVALUE[5]
			// wire CELL_N[2].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[6]
			// wire CELL_N[2].IMUX_G0_DATA[0]      PPC405.TRCC405TRIGGEREVENTIN
			// wire CELL_N[2].IMUX_G1_DATA[0]      PPC405.JTGC405BNDSCANTDO
			// wire CELL_N[2].IMUX_G2_DATA[0]      PPC405.TSTTRSTNEGI
			// wire CELL_N[2].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDACK
			// wire CELL_N[2].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[8]
			// wire CELL_N[2].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[9]
			// wire CELL_N[2].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[10]
			// wire CELL_N[2].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[11]
			// wire CELL_N[2].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[12]
			// wire CELL_N[2].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[13]
			// wire CELL_N[2].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[14]
			// wire CELL_N[2].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[15]
			// wire CELL_N[2].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[5]
			// wire CELL_N[2].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[4]
			// wire CELL_N[2].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[16]
			// wire CELL_N[2].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[15]
			// wire CELL_N[2].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[1]
			// wire CELL_N[2].OUT_SEC_BEL[13]      PPC405.C405JTGTDOEN
			// wire CELL_N[2].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[7]
			// wire CELL_N[2].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[6]
			// wire CELL_N[2].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[18]
			// wire CELL_N[2].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[19]
			// wire CELL_N[2].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[30]
			// wire CELL_N[3].IMUX_CLK_OPTINV[0]   PPC405.BRAMDSOCMCLK
			// wire CELL_N[3].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[1]
			// wire CELL_N[3].IMUX_TI_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[2]
			// wire CELL_N[3].IMUX_TS_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[3]
			// wire CELL_N[3].IMUX_TS_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[4]
			// wire CELL_N[3].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[16]
			// wire CELL_N[3].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[17]
			// wire CELL_N[3].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[18]
			// wire CELL_N[3].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[19]
			// wire CELL_N[3].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[20]
			// wire CELL_N[3].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[21]
			// wire CELL_N[3].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[22]
			// wire CELL_N[3].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[23]
			// wire CELL_N[3].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[7]
			// wire CELL_N[3].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[6]
			// wire CELL_N[3].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[18]
			// wire CELL_N[3].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[17]
			// wire CELL_N[3].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[2]
			// wire CELL_N[3].OUT_SEC_BEL[13]      PPC405.C405JTGUPDATEDR
			// wire CELL_N[3].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[9]
			// wire CELL_N[3].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[8]
			// wire CELL_N[3].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[20]
			// wire CELL_N[3].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[21]
			// wire CELL_N[3].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[31]
			// wire CELL_N[4].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[5]
			// wire CELL_N[4].IMUX_TI_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[6]
			// wire CELL_N[4].IMUX_TS_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[7]
			// wire CELL_N[4].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[7]
			// wire CELL_N[4].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[24]
			// wire CELL_N[4].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[25]
			// wire CELL_N[4].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[26]
			// wire CELL_N[4].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[27]
			// wire CELL_N[4].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[28]
			// wire CELL_N[4].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[29]
			// wire CELL_N[4].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[30]
			// wire CELL_N[4].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[31]
			// wire CELL_N[4].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[8]
			// wire CELL_N[4].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[20]
			// wire CELL_N[4].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[19]
			// wire CELL_N[4].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[4]
			// wire CELL_N[4].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[3]
			// wire CELL_N[4].OUT_SEC_BEL[13]      PPC405.DSOCMRDADDRVALID
			// wire CELL_N[4].OUT_SEC_BEL[14]      PPC405.C405JTGCAPTUREDR
			// wire CELL_N[4].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[10]
			// wire CELL_N[4].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[9]
			// wire CELL_N[4].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[22]
			// wire CELL_N[4].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[23]
			// wire CELL_N[5].IMUX_TI_OPTINV[0]    PPC405.DSARCVALUE[0]
			// wire CELL_N[5].IMUX_TI_OPTINV[1]    PPC405.DSARCVALUE[1]
			// wire CELL_N[5].IMUX_TS_OPTINV[0]    PPC405.DSARCVALUE[2]
			// wire CELL_N[5].IMUX_TS_OPTINV[1]    PPC405.DSARCVALUE[3]
			// wire CELL_N[5].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMABUS[8]
			// wire CELL_N[5].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMABUS[9]
			// wire CELL_N[5].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMABUS[10]
			// wire CELL_N[5].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMABUS[11]
			// wire CELL_N[5].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMABUS[12]
			// wire CELL_N[5].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMABUS[13]
			// wire CELL_N[5].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMABUS[14]
			// wire CELL_N[5].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMABUS[15]
			// wire CELL_N[5].OUT_SEC_BEL[8]       PPC405.TSTDSOCMABUSO[8]
			// wire CELL_N[5].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[7]
			// wire CELL_N[5].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[6]
			// wire CELL_N[5].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[5]
			// wire CELL_N[5].OUT_SEC_BEL[12]      PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[5].OUT_SEC_BEL[13]      PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[5].OUT_SEC_BEL[14]      PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[5].OUT_SEC_BEL[15]      PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[5].OUT_TEST[0]          PPC405.TSTDSOCMABUSO[21]
			// wire CELL_N[5].OUT_TEST[2]          PPC405.TSTDSOCMABUSO[22]
			// wire CELL_N[5].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[10]
			// wire CELL_N[5].OUT_TEST[6]          PPC405.TSTDSOCMWRDBUSO[11]
			// wire CELL_N[5].OUT_TEST[8]          PPC405.TSTDSOCMWRDBUSO[24]
			// wire CELL_N[5].OUT_TEST[10]         PPC405.TSTDSOCMWRDBUSO[25]
			// wire CELL_N[6].IMUX_TI_OPTINV[0]    PPC405.DSARCVALUE[4]
			// wire CELL_N[6].IMUX_TI_OPTINV[1]    PPC405.DSARCVALUE[5]
			// wire CELL_N[6].IMUX_TS_OPTINV[0]    PPC405.DSARCVALUE[6]
			// wire CELL_N[6].IMUX_TS_OPTINV[1]    PPC405.DSARCVALUE[7]
			// wire CELL_N[6].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[6].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[6].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[6].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[6].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[6].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[6].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[6].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[6].OUT_SEC_BEL[8]       PPC405.TSTDSOCMABUSO[12]
			// wire CELL_N[6].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[11]
			// wire CELL_N[6].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[10]
			// wire CELL_N[6].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[9]
			// wire CELL_N[6].OUT_SEC_BEL[12]      PPC405.DSOCMBUSY
			// wire CELL_N[6].OUT_SEC_BEL[13]      PPC405.DSOCMBRAMEN
			// wire CELL_N[6].OUT_SEC_BEL[14]      PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[6].OUT_SEC_BEL[15]      PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[6].OUT_TEST[0]          PPC405.TSTDSOCMABUSO[23]
			// wire CELL_N[6].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[0]
			// wire CELL_N[6].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[12]
			// wire CELL_N[6].OUT_TEST[6]          PPC405.TSTDSOCMWRDBUSO[13]
			// wire CELL_N[6].OUT_TEST[8]          PPC405.TSTDSOCMWRDBUSO[26]
			// wire CELL_N[6].OUT_TEST[10]         PPC405.TSTDSOCMWRDBUSO[27]
			// wire CELL_N[7].IMUX_G0_DATA[0]      PPC405.BRAMDSOCMRDDBUS[16]
			// wire CELL_N[7].IMUX_G0_DATA[1]      PPC405.BRAMDSOCMRDDBUS[20]
			// wire CELL_N[7].IMUX_G0_DATA[2]      PPC405.BRAMDSOCMRDDBUS[24]
			// wire CELL_N[7].IMUX_G0_DATA[3]      PPC405.BRAMDSOCMRDDBUS[28]
			// wire CELL_N[7].IMUX_G1_DATA[0]      PPC405.BRAMDSOCMRDDBUS[17]
			// wire CELL_N[7].IMUX_G1_DATA[1]      PPC405.BRAMDSOCMRDDBUS[21]
			// wire CELL_N[7].IMUX_G1_DATA[2]      PPC405.BRAMDSOCMRDDBUS[25]
			// wire CELL_N[7].IMUX_G1_DATA[3]      PPC405.BRAMDSOCMRDDBUS[29]
			// wire CELL_N[7].IMUX_G2_DATA[0]      PPC405.BRAMDSOCMRDDBUS[18]
			// wire CELL_N[7].IMUX_G2_DATA[1]      PPC405.BRAMDSOCMRDDBUS[22]
			// wire CELL_N[7].IMUX_G2_DATA[2]      PPC405.BRAMDSOCMRDDBUS[26]
			// wire CELL_N[7].IMUX_G2_DATA[3]      PPC405.BRAMDSOCMRDDBUS[30]
			// wire CELL_N[7].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDBUS[19]
			// wire CELL_N[7].IMUX_G3_DATA[1]      PPC405.BRAMDSOCMRDDBUS[23]
			// wire CELL_N[7].IMUX_G3_DATA[2]      PPC405.BRAMDSOCMRDDBUS[27]
			// wire CELL_N[7].IMUX_G3_DATA[3]      PPC405.BRAMDSOCMRDDBUS[31]
			// wire CELL_N[7].IMUX_BRAM_ADDRA[0]   PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[7].IMUX_BRAM_ADDRA[1]   PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[0] PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[1] PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[2] PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[3] PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[0] PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[1] PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[2] PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[3] PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[0] PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[1] PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[2] PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[3] PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[7].OUT_FAN_BEL[0]       PPC405.C405TRCCYCLE
			// wire CELL_N[7].OUT_FAN_BEL[1]       PPC405.C405TRCEVENEXECUTIONSTATUS[0]
			// wire CELL_N[7].OUT_FAN_BEL[2]       PPC405.C405TRCEVENEXECUTIONSTATUS[1]
			// wire CELL_N[7].OUT_FAN_BEL[3]       PPC405.C405TRCODDEXECUTIONSTATUS[0]
			// wire CELL_N[7].OUT_FAN_BEL[4]       PPC405.C405TRCTRACESTATUS[1]
			// wire CELL_N[7].OUT_FAN_BEL[5]       PPC405.C405TRCTRACESTATUS[2]
			// wire CELL_N[7].OUT_FAN_BEL[6]       PPC405.C405TRCTRIGGEREVENTTYPE[0]
			// wire CELL_N[7].OUT_FAN_BEL[7]       PPC405.C405TRCTRIGGEREVENTTYPE[1]
			// wire CELL_N[7].OUT_SEC_BEL[14]      PPC405.C405JTGPGMOUT
			// wire CELL_N[7].OUT_SEC_BEL[15]      PPC405.C405JTGEXTEST
		}

		tile_class PPC_E {
			cell CELL_W[0];
			cell CELL_W[1];
			cell CELL_W[2];
			cell CELL_W[3];
			cell CELL_W[4];
			cell CELL_W[5];
			cell CELL_W[6];
			cell CELL_W[7];
			cell CELL_W[8];
			cell CELL_W[9];
			cell CELL_W[10];
			cell CELL_W[11];
			cell CELL_W[12];
			cell CELL_W[13];
			cell CELL_W[14];
			cell CELL_W[15];
			cell CELL_E[0];
			cell CELL_E[1];
			cell CELL_E[2];
			cell CELL_E[3];
			cell CELL_E[4];
			cell CELL_E[5];
			cell CELL_E[6];
			cell CELL_E[7];
			cell CELL_E[8];
			cell CELL_E[9];
			cell CELL_E[10];
			cell CELL_E[11];
			cell CELL_E[12];
			cell CELL_E[13];
			cell CELL_E[14];
			cell CELL_E[15];
			cell CELL_S[0];
			cell CELL_S[1];
			cell CELL_S[2];
			cell CELL_S[3];
			cell CELL_S[4];
			cell CELL_S[5];
			cell CELL_S[6];
			cell CELL_S[7];
			cell CELL_N[0];
			cell CELL_N[1];
			cell CELL_N[2];
			cell CELL_N[3];
			cell CELL_N[4];
			cell CELL_N[5];
			cell CELL_N[6];
			cell CELL_N[7];

			bel PPC405 {
				input CPMC405CLOCK = CELL_W[9].IMUX_CLK_OPTINV[0];
				input CPMC405CORECLKINACTIVE = CELL_W[5].IMUX_G1_DATA[2];
				input CPMC405CPUCLKEN = ~CELL_W[1].IMUX_CE_OPTINV[0];
				input CPMC405JTAGCLKEN = ~CELL_W[3].IMUX_CE_OPTINV[0];
				input CPMC405TIMERCLKEN = ~CELL_W[2].IMUX_CE_OPTINV[0];
				input CPMC405TIMERTICK = CELL_W[3].IMUX_CLK_OPTINV[0];
				input RSTC405RESETCHIP = CELL_W[11].IMUX_SR_OPTINV[0];
				input RSTC405RESETCORE = CELL_W[12].IMUX_SR_OPTINV[0];
				input RSTC405RESETSYS = CELL_W[13].IMUX_SR_OPTINV[0];
				input MCBCPUCLKEN = ~CELL_W[4].IMUX_TI_OPTINV[0];
				input MCBJTAGEN = ~CELL_W[5].IMUX_TI_OPTINV[0];
				input MCBTIMEREN = ~CELL_W[6].IMUX_TI_OPTINV[0];
				input MCPPCRST = ~CELL_W[14].IMUX_TI_OPTINV[0];
				input PLBCLK = CELL_W[0].IMUX_CLK_OPTINV[1];
				input PLBC405DCUADDRACK = CELL_W[7].IMUX_G0_DATA[2];
				input PLBC405DCUBUSY = CELL_W[7].IMUX_G2_DATA[2];
				input PLBC405DCUERR = CELL_W[7].IMUX_G3_DATA[2];
				input PLBC405DCURDDACK = CELL_W[6].IMUX_G3_DATA[2];
				input PLBC405DCURDDBUS[63] = CELL_W[0].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[62] = CELL_W[0].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[61] = CELL_W[0].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[60] = CELL_W[0].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[59] = CELL_W[1].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[58] = CELL_W[1].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[57] = CELL_W[1].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[56] = CELL_W[1].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[55] = CELL_W[2].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[54] = CELL_W[2].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[53] = CELL_W[2].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[52] = CELL_W[2].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[51] = CELL_W[3].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[50] = CELL_W[3].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[49] = CELL_W[3].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[48] = CELL_W[3].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[47] = CELL_W[4].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[46] = CELL_W[4].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[45] = CELL_W[4].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[44] = CELL_W[4].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[43] = CELL_W[5].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[42] = CELL_W[5].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[41] = CELL_W[5].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[40] = CELL_W[5].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[39] = CELL_W[6].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[38] = CELL_W[6].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[37] = CELL_W[6].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[36] = CELL_W[6].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[35] = CELL_W[7].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[34] = CELL_W[7].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[33] = CELL_W[7].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[32] = CELL_W[7].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[31] = CELL_W[8].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[30] = CELL_W[8].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[29] = CELL_W[8].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[28] = CELL_W[8].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[27] = CELL_W[9].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[26] = CELL_W[9].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[25] = CELL_W[9].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[24] = CELL_W[9].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[23] = CELL_W[10].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[22] = CELL_W[10].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[21] = CELL_W[10].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[20] = CELL_W[10].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[19] = CELL_W[11].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[18] = CELL_W[11].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[17] = CELL_W[11].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[16] = CELL_W[11].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[15] = CELL_W[12].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[14] = CELL_W[12].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[13] = CELL_W[12].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[12] = CELL_W[12].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[11] = CELL_W[13].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[10] = CELL_W[13].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[9] = CELL_W[13].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[8] = CELL_W[13].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[7] = CELL_W[14].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[6] = CELL_W[14].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[5] = CELL_W[14].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[4] = CELL_W[14].IMUX_G0_DATA[0];
				input PLBC405DCURDDBUS[3] = CELL_W[15].IMUX_G3_DATA[0];
				input PLBC405DCURDDBUS[2] = CELL_W[15].IMUX_G2_DATA[0];
				input PLBC405DCURDDBUS[1] = CELL_W[15].IMUX_G1_DATA[0];
				input PLBC405DCURDDBUS[0] = CELL_W[15].IMUX_G0_DATA[0];
				input PLBC405DCURDWDADDR[3] = CELL_W[6].IMUX_G2_DATA[2];
				input PLBC405DCURDWDADDR[2] = CELL_W[6].IMUX_G1_DATA[2];
				input PLBC405DCURDWDADDR[1] = CELL_W[6].IMUX_G0_DATA[2];
				input PLBC405DCUSSIZE1 = CELL_W[7].IMUX_G1_DATA[2];
				input PLBC405DCUWRDACK = CELL_W[5].IMUX_G0_DATA[2];
				input PLBC405ICUADDRACK = CELL_W[8].IMUX_G0_DATA[2];
				input PLBC405ICUBUSY = CELL_W[8].IMUX_G2_DATA[2];
				input PLBC405ICUERR = CELL_W[8].IMUX_G3_DATA[2];
				input PLBC405ICURDDACK = CELL_W[9].IMUX_G3_DATA[2];
				input PLBC405ICURDDBUS[63] = CELL_W[0].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[62] = CELL_W[0].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[61] = CELL_W[0].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[60] = CELL_W[0].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[59] = CELL_W[1].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[58] = CELL_W[1].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[57] = CELL_W[1].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[56] = CELL_W[1].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[55] = CELL_W[2].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[54] = CELL_W[2].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[53] = CELL_W[2].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[52] = CELL_W[2].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[51] = CELL_W[3].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[50] = CELL_W[3].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[49] = CELL_W[3].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[48] = CELL_W[3].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[47] = CELL_W[4].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[46] = CELL_W[4].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[45] = CELL_W[4].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[44] = CELL_W[4].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[43] = CELL_W[5].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[42] = CELL_W[5].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[41] = CELL_W[5].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[40] = CELL_W[5].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[39] = CELL_W[6].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[38] = CELL_W[6].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[37] = CELL_W[6].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[36] = CELL_W[6].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[35] = CELL_W[7].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[34] = CELL_W[7].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[33] = CELL_W[7].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[32] = CELL_W[7].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[31] = CELL_W[8].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[30] = CELL_W[8].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[29] = CELL_W[8].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[28] = CELL_W[8].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[27] = CELL_W[9].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[26] = CELL_W[9].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[25] = CELL_W[9].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[24] = CELL_W[9].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[23] = CELL_W[10].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[22] = CELL_W[10].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[21] = CELL_W[10].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[20] = CELL_W[10].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[19] = CELL_W[11].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[18] = CELL_W[11].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[17] = CELL_W[11].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[16] = CELL_W[11].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[15] = CELL_W[12].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[14] = CELL_W[12].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[13] = CELL_W[12].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[12] = CELL_W[12].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[11] = CELL_W[13].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[10] = CELL_W[13].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[9] = CELL_W[13].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[8] = CELL_W[13].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[7] = CELL_W[14].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[6] = CELL_W[14].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[5] = CELL_W[14].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[4] = CELL_W[14].IMUX_G0_DATA[1];
				input PLBC405ICURDDBUS[3] = CELL_W[15].IMUX_G3_DATA[1];
				input PLBC405ICURDDBUS[2] = CELL_W[15].IMUX_G2_DATA[1];
				input PLBC405ICURDDBUS[1] = CELL_W[15].IMUX_G1_DATA[1];
				input PLBC405ICURDDBUS[0] = CELL_W[15].IMUX_G0_DATA[1];
				input PLBC405ICURDWDADDR[3] = CELL_W[9].IMUX_G2_DATA[2];
				input PLBC405ICURDWDADDR[2] = CELL_W[9].IMUX_G1_DATA[2];
				input PLBC405ICURDWDADDR[1] = CELL_W[9].IMUX_G0_DATA[2];
				input PLBC405ICUSSIZE1 = CELL_W[8].IMUX_G1_DATA[2];
				input DCRC405ACK = CELL_E[8].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[31] = CELL_E[8].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[30] = CELL_E[8].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[29] = CELL_E[7].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[28] = CELL_E[7].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[27] = CELL_E[6].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[26] = CELL_E[6].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[25] = CELL_E[5].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[24] = CELL_E[5].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[23] = CELL_E[4].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[22] = CELL_E[4].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[21] = CELL_E[3].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[20] = CELL_E[3].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[19] = CELL_E[2].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[18] = CELL_E[2].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[17] = CELL_E[1].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[16] = CELL_E[1].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[15] = CELL_E[0].IMUX_G3_DATA[1];
				input DCRC405DBUSIN[14] = CELL_E[0].IMUX_G2_DATA[1];
				input DCRC405DBUSIN[13] = CELL_E[15].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[12] = CELL_E[15].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[11] = CELL_E[14].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[10] = CELL_E[14].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[9] = CELL_E[13].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[8] = CELL_E[13].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[7] = CELL_E[12].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[6] = CELL_E[12].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[5] = CELL_E[11].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[4] = CELL_E[11].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[3] = CELL_E[10].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[2] = CELL_E[10].IMUX_G0_DATA[1];
				input DCRC405DBUSIN[1] = CELL_E[9].IMUX_G1_DATA[1];
				input DCRC405DBUSIN[0] = CELL_E[9].IMUX_G0_DATA[1];
				input EICC405CRITINPUTIRQ = CELL_W[10].IMUX_G0_DATA[2];
				input EICC405EXTINPUTIRQ = CELL_W[15].IMUX_G0_DATA[2];
				input DBGC405DEBUGHALT = CELL_W[1].IMUX_G0_DATA[2];
				input DBGC405EXTBUSHOLDACK = CELL_W[4].IMUX_G0_DATA[2];
				input DBGC405UNCONDDEBUGEVENT = CELL_W[2].IMUX_G0_DATA[2];
				input JTGC405BNDSCANTDO = CELL_N[2].IMUX_G1_DATA[0];
				input JTGC405TCK = CELL_N[1].IMUX_CLK_OPTINV[0];
				input JTGC405TDI = CELL_N[1].IMUX_G1_DATA[0];
				input JTGC405TMS = CELL_N[1].IMUX_G2_DATA[0];
				input JTGC405TRSTNEG = CELL_W[12].IMUX_G2_DATA[2];
				input TRCC405TRACEDISABLE = CELL_N[1].IMUX_G0_DATA[0];
				input TRCC405TRIGGEREVENTIN = CELL_N[2].IMUX_G0_DATA[0];
				input BRAMDSOCMCLK = CELL_N[3].IMUX_CLK_OPTINV[0];
				input BRAMDSOCMRDDACK = CELL_N[2].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[31] = CELL_N[7].IMUX_G3_DATA[3];
				input BRAMDSOCMRDDBUS[30] = CELL_N[7].IMUX_G2_DATA[3];
				input BRAMDSOCMRDDBUS[29] = CELL_N[7].IMUX_G1_DATA[3];
				input BRAMDSOCMRDDBUS[28] = CELL_N[7].IMUX_G0_DATA[3];
				input BRAMDSOCMRDDBUS[27] = CELL_N[7].IMUX_G3_DATA[2];
				input BRAMDSOCMRDDBUS[26] = CELL_N[7].IMUX_G2_DATA[2];
				input BRAMDSOCMRDDBUS[25] = CELL_N[7].IMUX_G1_DATA[2];
				input BRAMDSOCMRDDBUS[24] = CELL_N[7].IMUX_G0_DATA[2];
				input BRAMDSOCMRDDBUS[23] = CELL_N[7].IMUX_G3_DATA[1];
				input BRAMDSOCMRDDBUS[22] = CELL_N[7].IMUX_G2_DATA[1];
				input BRAMDSOCMRDDBUS[21] = CELL_N[7].IMUX_G1_DATA[1];
				input BRAMDSOCMRDDBUS[20] = CELL_N[7].IMUX_G0_DATA[1];
				input BRAMDSOCMRDDBUS[19] = CELL_N[7].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[18] = CELL_N[7].IMUX_G2_DATA[0];
				input BRAMDSOCMRDDBUS[17] = CELL_N[7].IMUX_G1_DATA[0];
				input BRAMDSOCMRDDBUS[16] = CELL_N[7].IMUX_G0_DATA[0];
				input BRAMDSOCMRDDBUS[15] = CELL_N[0].IMUX_G3_DATA[3];
				input BRAMDSOCMRDDBUS[14] = CELL_N[0].IMUX_G2_DATA[3];
				input BRAMDSOCMRDDBUS[13] = CELL_N[0].IMUX_G1_DATA[3];
				input BRAMDSOCMRDDBUS[12] = CELL_N[0].IMUX_G0_DATA[3];
				input BRAMDSOCMRDDBUS[11] = CELL_N[0].IMUX_G3_DATA[2];
				input BRAMDSOCMRDDBUS[10] = CELL_N[0].IMUX_G2_DATA[2];
				input BRAMDSOCMRDDBUS[9] = CELL_N[0].IMUX_G1_DATA[2];
				input BRAMDSOCMRDDBUS[8] = CELL_N[0].IMUX_G0_DATA[2];
				input BRAMDSOCMRDDBUS[7] = CELL_N[0].IMUX_G3_DATA[1];
				input BRAMDSOCMRDDBUS[6] = CELL_N[0].IMUX_G2_DATA[1];
				input BRAMDSOCMRDDBUS[5] = CELL_N[0].IMUX_G1_DATA[1];
				input BRAMDSOCMRDDBUS[4] = CELL_N[0].IMUX_G0_DATA[1];
				input BRAMDSOCMRDDBUS[3] = CELL_N[0].IMUX_G3_DATA[0];
				input BRAMDSOCMRDDBUS[2] = CELL_N[0].IMUX_G2_DATA[0];
				input BRAMDSOCMRDDBUS[1] = CELL_N[0].IMUX_G1_DATA[0];
				input BRAMDSOCMRDDBUS[0] = CELL_N[0].IMUX_G0_DATA[0];
				input TIEDSOCMDCRADDR[7] = CELL_N[4].IMUX_TS_OPTINV[0];
				input TIEDSOCMDCRADDR[6] = ~CELL_N[4].IMUX_TI_OPTINV[1];
				input TIEDSOCMDCRADDR[5] = ~CELL_N[4].IMUX_TI_OPTINV[0];
				input TIEDSOCMDCRADDR[4] = CELL_N[3].IMUX_TS_OPTINV[1];
				input TIEDSOCMDCRADDR[3] = CELL_N[3].IMUX_TS_OPTINV[0];
				input TIEDSOCMDCRADDR[2] = ~CELL_N[3].IMUX_TI_OPTINV[1];
				input TIEDSOCMDCRADDR[1] = ~CELL_N[3].IMUX_TI_OPTINV[0];
				input TIEDSOCMDCRADDR[0] = ~CELL_N[2].IMUX_TI_OPTINV[0];
				input DSARCVALUE[7] = CELL_N[6].IMUX_TS_OPTINV[1];
				input DSARCVALUE[6] = CELL_N[6].IMUX_TS_OPTINV[0];
				input DSARCVALUE[5] = ~CELL_N[6].IMUX_TI_OPTINV[1];
				input DSARCVALUE[4] = ~CELL_N[6].IMUX_TI_OPTINV[0];
				input DSARCVALUE[3] = CELL_N[5].IMUX_TS_OPTINV[1];
				input DSARCVALUE[2] = CELL_N[5].IMUX_TS_OPTINV[0];
				input DSARCVALUE[1] = ~CELL_N[5].IMUX_TI_OPTINV[1];
				input DSARCVALUE[0] = ~CELL_N[5].IMUX_TI_OPTINV[0];
				input DSCNTLVALUE[7] = CELL_N[4].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[6] = CELL_N[2].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[5] = CELL_N[2].IMUX_TS_OPTINV[0];
				input DSCNTLVALUE[4] = ~CELL_N[2].IMUX_TI_OPTINV[1];
				input DSCNTLVALUE[3] = CELL_N[1].IMUX_TS_OPTINV[1];
				input DSCNTLVALUE[2] = CELL_N[1].IMUX_TS_OPTINV[0];
				input DSCNTLVALUE[1] = ~CELL_N[1].IMUX_TI_OPTINV[1];
				input DSCNTLVALUE[0] = ~CELL_N[1].IMUX_TI_OPTINV[0];
				input BRAMISOCMCLK = CELL_S[4].IMUX_CLK_OPTINV[0];
				input BRAMISOCMRDDACK = CELL_S[4].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[63] = CELL_S[7].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[62] = CELL_S[7].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[61] = CELL_S[7].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[60] = CELL_S[7].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[59] = CELL_S[7].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[58] = CELL_S[7].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[57] = CELL_S[7].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[56] = CELL_S[7].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[55] = CELL_S[7].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[54] = CELL_S[7].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[53] = CELL_S[7].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[52] = CELL_S[7].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[51] = CELL_S[7].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[50] = CELL_S[7].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[49] = CELL_S[7].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[48] = CELL_S[7].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[47] = CELL_S[6].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[46] = CELL_S[6].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[45] = CELL_S[6].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[44] = CELL_S[6].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[43] = CELL_S[6].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[42] = CELL_S[6].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[41] = CELL_S[6].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[40] = CELL_S[6].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[39] = CELL_S[6].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[38] = CELL_S[6].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[37] = CELL_S[6].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[36] = CELL_S[6].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[35] = CELL_S[6].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[34] = CELL_S[6].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[33] = CELL_S[6].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[32] = CELL_S[6].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[31] = CELL_S[1].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[30] = CELL_S[1].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[29] = CELL_S[1].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[28] = CELL_S[1].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[27] = CELL_S[1].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[26] = CELL_S[1].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[25] = CELL_S[1].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[24] = CELL_S[1].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[23] = CELL_S[1].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[22] = CELL_S[1].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[21] = CELL_S[1].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[20] = CELL_S[1].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[19] = CELL_S[1].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[18] = CELL_S[1].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[17] = CELL_S[1].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[16] = CELL_S[1].IMUX_G0_DATA[0];
				input BRAMISOCMRDDBUS[15] = CELL_S[0].IMUX_G3_DATA[3];
				input BRAMISOCMRDDBUS[14] = CELL_S[0].IMUX_G2_DATA[3];
				input BRAMISOCMRDDBUS[13] = CELL_S[0].IMUX_G1_DATA[3];
				input BRAMISOCMRDDBUS[12] = CELL_S[0].IMUX_G0_DATA[3];
				input BRAMISOCMRDDBUS[11] = CELL_S[0].IMUX_G3_DATA[2];
				input BRAMISOCMRDDBUS[10] = CELL_S[0].IMUX_G2_DATA[2];
				input BRAMISOCMRDDBUS[9] = CELL_S[0].IMUX_G1_DATA[2];
				input BRAMISOCMRDDBUS[8] = CELL_S[0].IMUX_G0_DATA[2];
				input BRAMISOCMRDDBUS[7] = CELL_S[0].IMUX_G3_DATA[1];
				input BRAMISOCMRDDBUS[6] = CELL_S[0].IMUX_G2_DATA[1];
				input BRAMISOCMRDDBUS[5] = CELL_S[0].IMUX_G1_DATA[1];
				input BRAMISOCMRDDBUS[4] = CELL_S[0].IMUX_G0_DATA[1];
				input BRAMISOCMRDDBUS[3] = CELL_S[0].IMUX_G3_DATA[0];
				input BRAMISOCMRDDBUS[2] = CELL_S[0].IMUX_G2_DATA[0];
				input BRAMISOCMRDDBUS[1] = CELL_S[0].IMUX_G1_DATA[0];
				input BRAMISOCMRDDBUS[0] = CELL_S[0].IMUX_G0_DATA[0];
				input TIEISOCMDCRADDR[7] = CELL_S[3].IMUX_TS_OPTINV[1];
				input TIEISOCMDCRADDR[6] = CELL_S[3].IMUX_TS_OPTINV[0];
				input TIEISOCMDCRADDR[5] = ~CELL_S[3].IMUX_TI_OPTINV[1];
				input TIEISOCMDCRADDR[4] = ~CELL_S[3].IMUX_TI_OPTINV[0];
				input TIEISOCMDCRADDR[3] = CELL_S[2].IMUX_TS_OPTINV[1];
				input TIEISOCMDCRADDR[2] = CELL_S[2].IMUX_TS_OPTINV[0];
				input TIEISOCMDCRADDR[1] = ~CELL_S[2].IMUX_TI_OPTINV[1];
				input TIEISOCMDCRADDR[0] = ~CELL_S[2].IMUX_TI_OPTINV[0];
				input ISARCVALUE[7] = CELL_S[5].IMUX_TS_OPTINV[1];
				input ISARCVALUE[6] = CELL_S[5].IMUX_TS_OPTINV[0];
				input ISARCVALUE[5] = ~CELL_S[5].IMUX_TI_OPTINV[1];
				input ISARCVALUE[4] = ~CELL_S[5].IMUX_TI_OPTINV[0];
				input ISARCVALUE[3] = CELL_S[4].IMUX_TS_OPTINV[1];
				input ISARCVALUE[2] = CELL_S[4].IMUX_TS_OPTINV[0];
				input ISARCVALUE[1] = ~CELL_S[4].IMUX_TI_OPTINV[1];
				input ISARCVALUE[0] = ~CELL_S[4].IMUX_TI_OPTINV[0];
				input ISCNTLVALUE[7] = CELL_S[2].IMUX_G1_DATA[0];
				input ISCNTLVALUE[6] = CELL_S[2].IMUX_G0_DATA[0];
				input ISCNTLVALUE[5] = CELL_S[5].IMUX_G1_DATA[0];
				input ISCNTLVALUE[4] = CELL_S[5].IMUX_G0_DATA[0];
				input ISCNTLVALUE[3] = CELL_S[3].IMUX_SR_OPTINV[1];
				input ISCNTLVALUE[2] = CELL_S[3].IMUX_SR_OPTINV[0];
				input ISCNTLVALUE[1] = CELL_S[2].IMUX_SR_OPTINV[1];
				input ISCNTLVALUE[0] = CELL_S[2].IMUX_SR_OPTINV[0];
				input APUC405DCDAPUOP = CELL_E[0].IMUX_G0_DATA[0];
				input APUC405DCDCREN = CELL_E[0].IMUX_G1_DATA[0];
				input APUC405DCDFORCEALGN = CELL_E[0].IMUX_G2_DATA[0];
				input APUC405DCDFORCEBESTEERING = CELL_E[0].IMUX_G3_DATA[0];
				input APUC405DCDFPUOP = CELL_E[1].IMUX_G0_DATA[0];
				input APUC405DCDGPRWRITE = CELL_E[1].IMUX_G1_DATA[0];
				input APUC405DCDLDSTBYTE = CELL_E[1].IMUX_G2_DATA[0];
				input APUC405DCDLDSTDW = CELL_E[1].IMUX_G3_DATA[0];
				input APUC405DCDLDSTHW = CELL_E[2].IMUX_G0_DATA[0];
				input APUC405DCDLDSTQW = CELL_E[2].IMUX_G1_DATA[0];
				input APUC405DCDLDSTWD = CELL_E[2].IMUX_G2_DATA[0];
				input APUC405DCDLOAD = CELL_E[2].IMUX_G3_DATA[0];
				input APUC405DCDPRIVOP = CELL_E[3].IMUX_G0_DATA[0];
				input APUC405DCDRAEN = CELL_E[3].IMUX_G1_DATA[0];
				input APUC405DCDRBEN = CELL_E[3].IMUX_G2_DATA[0];
				input APUC405DCDSTORE = CELL_E[3].IMUX_G3_DATA[0];
				input APUC405DCDTRAPBE = CELL_E[4].IMUX_G0_DATA[0];
				input APUC405DCDTRAPLE = CELL_E[4].IMUX_G1_DATA[0];
				input APUC405DCDUPDATE = CELL_E[5].IMUX_G0_DATA[0];
				input APUC405DCDVALIDOP = CELL_E[5].IMUX_G1_DATA[0];
				input APUC405DCDXERCAEN = CELL_E[6].IMUX_G0_DATA[0];
				input APUC405DCDXEROVEN = CELL_E[6].IMUX_G1_DATA[0];
				input APUC405EXCEPTION = CELL_E[7].IMUX_G0_DATA[0];
				input APUC405EXEBLOCKINGMCO = CELL_E[7].IMUX_G1_DATA[0];
				input APUC405EXEBUSY = CELL_E[8].IMUX_G0_DATA[0];
				input APUC405EXECR[3] = CELL_E[9].IMUX_G1_DATA[0];
				input APUC405EXECR[2] = CELL_E[9].IMUX_G0_DATA[0];
				input APUC405EXECR[1] = CELL_E[8].IMUX_G2_DATA[0];
				input APUC405EXECR[0] = CELL_E[8].IMUX_G1_DATA[0];
				input APUC405EXECRFIELD[2] = CELL_E[10].IMUX_G0_DATA[0];
				input APUC405EXECRFIELD[1] = CELL_E[9].IMUX_G3_DATA[0];
				input APUC405EXECRFIELD[0] = CELL_E[9].IMUX_G2_DATA[0];
				input APUC405EXELDDEPEND = CELL_E[10].IMUX_G1_DATA[0];
				input APUC405EXENONBLOCKINGMCO = CELL_E[10].IMUX_G2_DATA[0];
				input APUC405EXERESULT[31] = CELL_E[5].IMUX_G2_DATA[0];
				input APUC405EXERESULT[30] = CELL_E[4].IMUX_G3_DATA[0];
				input APUC405EXERESULT[29] = CELL_E[4].IMUX_G2_DATA[0];
				input APUC405EXERESULT[28] = CELL_E[3].IMUX_G1_DATA[1];
				input APUC405EXERESULT[27] = CELL_E[3].IMUX_G0_DATA[1];
				input APUC405EXERESULT[26] = CELL_E[2].IMUX_G1_DATA[1];
				input APUC405EXERESULT[25] = CELL_E[2].IMUX_G0_DATA[1];
				input APUC405EXERESULT[24] = CELL_E[1].IMUX_G1_DATA[1];
				input APUC405EXERESULT[23] = CELL_E[1].IMUX_G0_DATA[1];
				input APUC405EXERESULT[22] = CELL_E[0].IMUX_G1_DATA[1];
				input APUC405EXERESULT[21] = CELL_E[0].IMUX_G0_DATA[1];
				input APUC405EXERESULT[20] = CELL_E[15].IMUX_G3_DATA[0];
				input APUC405EXERESULT[19] = CELL_E[15].IMUX_G2_DATA[0];
				input APUC405EXERESULT[18] = CELL_E[15].IMUX_G1_DATA[0];
				input APUC405EXERESULT[17] = CELL_E[15].IMUX_G0_DATA[0];
				input APUC405EXERESULT[16] = CELL_E[14].IMUX_G3_DATA[0];
				input APUC405EXERESULT[15] = CELL_E[14].IMUX_G2_DATA[0];
				input APUC405EXERESULT[14] = CELL_E[14].IMUX_G1_DATA[0];
				input APUC405EXERESULT[13] = CELL_E[14].IMUX_G0_DATA[0];
				input APUC405EXERESULT[12] = CELL_E[13].IMUX_G3_DATA[0];
				input APUC405EXERESULT[11] = CELL_E[13].IMUX_G2_DATA[0];
				input APUC405EXERESULT[10] = CELL_E[13].IMUX_G1_DATA[0];
				input APUC405EXERESULT[9] = CELL_E[13].IMUX_G0_DATA[0];
				input APUC405EXERESULT[8] = CELL_E[12].IMUX_G3_DATA[0];
				input APUC405EXERESULT[7] = CELL_E[12].IMUX_G2_DATA[0];
				input APUC405EXERESULT[6] = CELL_E[12].IMUX_G1_DATA[0];
				input APUC405EXERESULT[5] = CELL_E[12].IMUX_G0_DATA[0];
				input APUC405EXERESULT[4] = CELL_E[11].IMUX_G3_DATA[0];
				input APUC405EXERESULT[3] = CELL_E[11].IMUX_G2_DATA[0];
				input APUC405EXERESULT[2] = CELL_E[11].IMUX_G1_DATA[0];
				input APUC405EXERESULT[1] = CELL_E[11].IMUX_G0_DATA[0];
				input APUC405EXERESULT[0] = CELL_E[10].IMUX_G3_DATA[0];
				input APUC405EXEXERCA = CELL_E[5].IMUX_G3_DATA[0];
				input APUC405EXEXEROV = CELL_E[6].IMUX_G2_DATA[0];
				input APUC405FPUEXCEPTION = CELL_E[6].IMUX_G3_DATA[0];
				input APUC405LWBLDDEPEND = CELL_E[7].IMUX_G2_DATA[0];
				input APUC405SLEEPREQ = CELL_E[7].IMUX_G3_DATA[0];
				input APUC405WBLDDEPEND = CELL_E[8].IMUX_G3_DATA[0];
				input LSSDC405ACLK = CELL_S[7].IMUX_G1_DATA[5];
				input LSSDC405ARRAYCCLKNEG = CELL_S[0].IMUX_G2_DATA[5];
				input LSSDC405BCLK = CELL_S[0].IMUX_G3_DATA[5];
				input LSSDC405BISTCCLK = CELL_S[1].IMUX_G2_DATA[5];
				input LSSDC405CNTLPOINT = CELL_S[1].IMUX_G3_DATA[5];
				input LSSDC405SCANGATE = CELL_S[2].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[9] = CELL_S[0].IMUX_G1_DATA[6];
				input LSSDC405SCANIN[8] = CELL_S[0].IMUX_G0_DATA[6];
				input LSSDC405SCANIN[7] = CELL_S[7].IMUX_G3_DATA[5];
				input LSSDC405SCANIN[6] = CELL_S[7].IMUX_G2_DATA[5];
				input LSSDC405SCANIN[5] = CELL_S[6].IMUX_G3_DATA[5];
				input LSSDC405SCANIN[4] = CELL_S[6].IMUX_G2_DATA[5];
				input LSSDC405SCANIN[3] = CELL_S[5].IMUX_G1_DATA[2];
				input LSSDC405SCANIN[2] = CELL_S[5].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[1] = CELL_S[4].IMUX_G0_DATA[2];
				input LSSDC405SCANIN[0] = CELL_S[4].IMUX_G3_DATA[1];
				input LSSDC405TESTEVS = CELL_S[2].IMUX_G1_DATA[2];
				input LSSDC405TESTM1 = CELL_S[3].IMUX_G2_DATA[1];
				input LSSDC405TESTM3 = CELL_S[3].IMUX_G3_DATA[1];
				input TESTSELI = ~CELL_E[8].IMUX_TI_OPTINV[0];
				input TIEC405APUDIVEN = ~CELL_E[4].IMUX_TI_OPTINV[0];
				input TIEC405APUPRESENT = ~CELL_E[4].IMUX_TI_OPTINV[1];
				input TIEC405DETERMINISTICMULT = ~CELL_W[0].IMUX_TI_OPTINV[0];
				input TIEC405DISOPERANDFWD = ~CELL_W[1].IMUX_TI_OPTINV[0];
				input TIEC405MMUEN = ~CELL_W[1].IMUX_TI_OPTINV[1];
				input TIEC405PVR[31] = CELL_W[0].IMUX_TS_OPTINV[0];
				input TIEC405PVR[30] = ~CELL_W[0].IMUX_TI_OPTINV[1];
				input TIEC405PVR[29] = CELL_W[1].IMUX_TS_OPTINV[0];
				input TIEC405PVR[28] = CELL_W[2].IMUX_TS_OPTINV[0];
				input TIEC405PVR[27] = ~CELL_W[2].IMUX_TI_OPTINV[1];
				input TIEC405PVR[26] = ~CELL_W[2].IMUX_TI_OPTINV[0];
				input TIEC405PVR[25] = CELL_W[3].IMUX_TS_OPTINV[0];
				input TIEC405PVR[24] = ~CELL_W[3].IMUX_TI_OPTINV[1];
				input TIEC405PVR[23] = ~CELL_W[3].IMUX_TI_OPTINV[0];
				input TIEC405PVR[22] = CELL_W[4].IMUX_TS_OPTINV[1];
				input TIEC405PVR[21] = CELL_W[4].IMUX_TS_OPTINV[0];
				input TIEC405PVR[20] = ~CELL_W[4].IMUX_TI_OPTINV[1];
				input TIEC405PVR[19] = CELL_W[5].IMUX_TS_OPTINV[0];
				input TIEC405PVR[18] = ~CELL_W[5].IMUX_TI_OPTINV[1];
				input TIEC405PVR[17] = CELL_W[10].IMUX_TS_OPTINV[0];
				input TIEC405PVR[16] = ~CELL_W[10].IMUX_TI_OPTINV[1];
				input TIEC405PVR[15] = ~CELL_W[10].IMUX_TI_OPTINV[0];
				input TIEC405PVR[14] = CELL_W[11].IMUX_TS_OPTINV[0];
				input TIEC405PVR[13] = ~CELL_W[11].IMUX_TI_OPTINV[1];
				input TIEC405PVR[12] = ~CELL_W[11].IMUX_TI_OPTINV[0];
				input TIEC405PVR[11] = CELL_W[12].IMUX_TS_OPTINV[0];
				input TIEC405PVR[10] = ~CELL_W[12].IMUX_TI_OPTINV[1];
				input TIEC405PVR[9] = ~CELL_W[12].IMUX_TI_OPTINV[0];
				input TIEC405PVR[8] = CELL_W[13].IMUX_TS_OPTINV[0];
				input TIEC405PVR[7] = ~CELL_W[13].IMUX_TI_OPTINV[1];
				input TIEC405PVR[6] = ~CELL_W[13].IMUX_TI_OPTINV[0];
				input TIEC405PVR[5] = CELL_W[14].IMUX_TS_OPTINV[1];
				input TIEC405PVR[4] = CELL_W[14].IMUX_TS_OPTINV[0];
				input TIEC405PVR[3] = ~CELL_W[14].IMUX_TI_OPTINV[1];
				input TIEC405PVR[2] = CELL_W[15].IMUX_TS_OPTINV[0];
				input TIEC405PVR[1] = ~CELL_W[15].IMUX_TI_OPTINV[1];
				input TIEC405PVR[0] = ~CELL_W[15].IMUX_TI_OPTINV[0];
				input TIERAMTAP1 = ~CELL_E[6].IMUX_TI_OPTINV[0];
				input TIERAMTAP2 = ~CELL_E[6].IMUX_TI_OPTINV[1];
				input TIETAGTAP1 = ~CELL_E[7].IMUX_TI_OPTINV[0];
				input TIETAGTAP2 = ~CELL_E[7].IMUX_TI_OPTINV[1];
				input TIEUTLBTAP1 = ~CELL_E[5].IMUX_TI_OPTINV[0];
				input TIEUTLBTAP2 = ~CELL_E[5].IMUX_TI_OPTINV[1];
				input TSTC405DCRABUSI[9] = CELL_E[4].IMUX_G3_DATA[2];
				input TSTC405DCRABUSI[8] = CELL_E[4].IMUX_G2_DATA[2];
				input TSTC405DCRABUSI[7] = CELL_E[3].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[6] = CELL_E[3].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[5] = CELL_E[2].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[4] = CELL_E[2].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[3] = CELL_E[1].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[2] = CELL_E[1].IMUX_G0_DATA[3];
				input TSTC405DCRABUSI[1] = CELL_E[0].IMUX_G1_DATA[3];
				input TSTC405DCRABUSI[0] = CELL_E[0].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[31] = CELL_E[5].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[30] = CELL_E[4].IMUX_G1_DATA[3];
				input TSTC405DCRDBUSOUTI[29] = CELL_E[4].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[28] = CELL_E[3].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[27] = CELL_E[3].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[26] = CELL_E[2].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[25] = CELL_E[2].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[24] = CELL_E[1].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[23] = CELL_E[1].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[22] = CELL_E[0].IMUX_G3_DATA[3];
				input TSTC405DCRDBUSOUTI[21] = CELL_E[0].IMUX_G2_DATA[3];
				input TSTC405DCRDBUSOUTI[20] = CELL_E[15].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[19] = CELL_E[15].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[18] = CELL_E[14].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[17] = CELL_E[14].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[16] = CELL_E[13].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[15] = CELL_E[13].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[14] = CELL_E[12].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[13] = CELL_E[12].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[12] = CELL_E[11].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[11] = CELL_E[11].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[10] = CELL_E[10].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[9] = CELL_E[10].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[8] = CELL_E[9].IMUX_G1_DATA[3];
				input TSTC405DCRDBUSOUTI[7] = CELL_E[9].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[6] = CELL_E[8].IMUX_G0_DATA[3];
				input TSTC405DCRDBUSOUTI[5] = CELL_E[7].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[4] = CELL_E[7].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[3] = CELL_E[6].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[2] = CELL_E[6].IMUX_G2_DATA[2];
				input TSTC405DCRDBUSOUTI[1] = CELL_E[5].IMUX_G3_DATA[2];
				input TSTC405DCRDBUSOUTI[0] = CELL_E[5].IMUX_G2_DATA[2];
				input TSTC405DCRREADI = CELL_E[5].IMUX_G1_DATA[3];
				input TSTC405DCRWRITEI = CELL_E[6].IMUX_G0_DATA[3];
				input TSTCLKINACTI = CELL_W[1].IMUX_G1_DATA[2];
				input TSTCPUCLKENI = CELL_W[14].IMUX_G0_DATA[2];
				input TSTCPUCLKI = CELL_W[0].IMUX_G1_DATA[2];
				input TSTDCRACKI = CELL_E[8].IMUX_G3_DATA[1];
				input TSTDCRBUSI[31] = CELL_E[8].IMUX_G1_DATA[2];
				input TSTDCRBUSI[30] = CELL_E[8].IMUX_G0_DATA[2];
				input TSTDCRBUSI[29] = CELL_E[7].IMUX_G3_DATA[1];
				input TSTDCRBUSI[28] = CELL_E[7].IMUX_G2_DATA[1];
				input TSTDCRBUSI[27] = CELL_E[6].IMUX_G3_DATA[1];
				input TSTDCRBUSI[26] = CELL_E[6].IMUX_G2_DATA[1];
				input TSTDCRBUSI[25] = CELL_E[5].IMUX_G3_DATA[1];
				input TSTDCRBUSI[24] = CELL_E[5].IMUX_G2_DATA[1];
				input TSTDCRBUSI[23] = CELL_E[4].IMUX_G3_DATA[1];
				input TSTDCRBUSI[22] = CELL_E[4].IMUX_G2_DATA[1];
				input TSTDCRBUSI[21] = CELL_E[3].IMUX_G1_DATA[2];
				input TSTDCRBUSI[20] = CELL_E[3].IMUX_G0_DATA[2];
				input TSTDCRBUSI[19] = CELL_E[2].IMUX_G1_DATA[2];
				input TSTDCRBUSI[18] = CELL_E[2].IMUX_G0_DATA[2];
				input TSTDCRBUSI[17] = CELL_E[1].IMUX_G1_DATA[2];
				input TSTDCRBUSI[16] = CELL_E[1].IMUX_G0_DATA[2];
				input TSTDCRBUSI[15] = CELL_E[0].IMUX_G1_DATA[2];
				input TSTDCRBUSI[14] = CELL_E[0].IMUX_G0_DATA[2];
				input TSTDCRBUSI[13] = CELL_E[15].IMUX_G3_DATA[1];
				input TSTDCRBUSI[12] = CELL_E[15].IMUX_G2_DATA[1];
				input TSTDCRBUSI[11] = CELL_E[14].IMUX_G3_DATA[1];
				input TSTDCRBUSI[10] = CELL_E[14].IMUX_G2_DATA[1];
				input TSTDCRBUSI[9] = CELL_E[13].IMUX_G3_DATA[1];
				input TSTDCRBUSI[8] = CELL_E[13].IMUX_G2_DATA[1];
				input TSTDCRBUSI[7] = CELL_E[12].IMUX_G3_DATA[1];
				input TSTDCRBUSI[6] = CELL_E[12].IMUX_G2_DATA[1];
				input TSTDCRBUSI[5] = CELL_E[11].IMUX_G3_DATA[1];
				input TSTDCRBUSI[4] = CELL_E[11].IMUX_G2_DATA[1];
				input TSTDCRBUSI[3] = CELL_E[10].IMUX_G3_DATA[1];
				input TSTDCRBUSI[2] = CELL_E[10].IMUX_G2_DATA[1];
				input TSTDCRBUSI[1] = CELL_E[9].IMUX_G3_DATA[1];
				input TSTDCRBUSI[0] = CELL_E[9].IMUX_G2_DATA[1];
				input TSTDSOCMABORTOPI = CELL_E[11].IMUX_G0_DATA[3];
				input TSTDSOCMABORTREQI = CELL_E[11].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[29] = CELL_E[10].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[28] = CELL_E[10].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[27] = CELL_E[9].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[26] = CELL_E[9].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[25] = CELL_E[8].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[24] = CELL_E[8].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[23] = CELL_E[7].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[22] = CELL_E[7].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[21] = CELL_E[6].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[20] = CELL_E[6].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[19] = CELL_E[5].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[18] = CELL_E[5].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[17] = CELL_E[4].IMUX_G3_DATA[3];
				input TSTDSOCMABUSI[16] = CELL_E[4].IMUX_G2_DATA[3];
				input TSTDSOCMABUSI[15] = CELL_E[3].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[14] = CELL_E[3].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[13] = CELL_E[2].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[12] = CELL_E[2].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[11] = CELL_E[1].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[10] = CELL_E[1].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[9] = CELL_E[0].IMUX_G1_DATA[4];
				input TSTDSOCMABUSI[8] = CELL_E[0].IMUX_G0_DATA[4];
				input TSTDSOCMABUSI[7] = CELL_E[15].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[6] = CELL_E[15].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[5] = CELL_E[14].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[4] = CELL_E[14].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[3] = CELL_E[13].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[2] = CELL_E[13].IMUX_G0_DATA[3];
				input TSTDSOCMABUSI[1] = CELL_E[12].IMUX_G1_DATA[3];
				input TSTDSOCMABUSI[0] = CELL_E[12].IMUX_G0_DATA[3];
				input TSTDSOCMBYTEENI[3] = CELL_E[12].IMUX_G3_DATA[3];
				input TSTDSOCMBYTEENI[2] = CELL_E[12].IMUX_G2_DATA[3];
				input TSTDSOCMBYTEENI[1] = CELL_E[11].IMUX_G3_DATA[3];
				input TSTDSOCMBYTEENI[0] = CELL_E[11].IMUX_G2_DATA[3];
				input TSTDSOCMCOMPLETEI = CELL_E[9].IMUX_G0_DATA[2];
				input TSTDSOCMDBUSI[7] = CELL_E[10].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[6] = CELL_E[9].IMUX_G3_DATA[3];
				input TSTDSOCMDBUSI[5] = CELL_E[9].IMUX_G2_DATA[3];
				input TSTDSOCMDBUSI[4] = CELL_E[8].IMUX_G2_DATA[3];
				input TSTDSOCMDBUSI[3] = CELL_E[8].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[2] = CELL_E[7].IMUX_G1_DATA[3];
				input TSTDSOCMDBUSI[1] = CELL_E[7].IMUX_G0_DATA[3];
				input TSTDSOCMDBUSI[0] = CELL_E[6].IMUX_G1_DATA[3];
				input TSTDSOCMDCRACKI = CELL_E[10].IMUX_G2_DATA[3];
				input TSTDSOCMHOLDI = CELL_E[10].IMUX_G0_DATA[2];
				input TSTDSOCMLOADREQI = CELL_E[13].IMUX_G2_DATA[3];
				input TSTDSOCMSTOREREQI = CELL_E[13].IMUX_G3_DATA[3];
				input TSTDSOCMWAITI = CELL_E[14].IMUX_G2_DATA[3];
				input TSTDSOCMWRDBUSI[31] = CELL_E[14].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[30] = CELL_E[13].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[29] = CELL_E[13].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[28] = CELL_E[12].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[27] = CELL_E[12].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[26] = CELL_E[11].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[25] = CELL_E[11].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[24] = CELL_E[10].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[23] = CELL_E[10].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[22] = CELL_E[9].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[21] = CELL_E[9].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[20] = CELL_E[8].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[19] = CELL_E[8].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[18] = CELL_E[7].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[17] = CELL_E[7].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[16] = CELL_E[6].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[15] = CELL_E[6].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[14] = CELL_E[5].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[13] = CELL_E[5].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[12] = CELL_E[4].IMUX_G1_DATA[4];
				input TSTDSOCMWRDBUSI[11] = CELL_E[4].IMUX_G0_DATA[4];
				input TSTDSOCMWRDBUSI[10] = CELL_E[3].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[9] = CELL_E[3].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[8] = CELL_E[2].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[7] = CELL_E[2].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[6] = CELL_E[1].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[5] = CELL_E[1].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[4] = CELL_E[0].IMUX_G3_DATA[4];
				input TSTDSOCMWRDBUSI[3] = CELL_E[0].IMUX_G2_DATA[4];
				input TSTDSOCMWRDBUSI[2] = CELL_E[15].IMUX_G3_DATA[3];
				input TSTDSOCMWRDBUSI[1] = CELL_E[15].IMUX_G2_DATA[3];
				input TSTDSOCMWRDBUSI[0] = CELL_E[14].IMUX_G3_DATA[3];
				input TSTDSOCMXLATEVALIDI = CELL_E[14].IMUX_G1_DATA[4];
				input TSTISOCMABORTI = CELL_W[11].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[29] = CELL_W[11].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[28] = CELL_W[10].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[27] = CELL_W[10].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[26] = CELL_W[10].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[25] = CELL_W[10].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[24] = CELL_W[9].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[23] = CELL_W[9].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[22] = CELL_W[9].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[21] = CELL_W[8].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[20] = CELL_W[8].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[19] = CELL_W[8].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[18] = CELL_W[7].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[17] = CELL_W[7].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[16] = CELL_W[7].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[15] = CELL_W[6].IMUX_G0_DATA[4];
				input TSTISOCMABUSI[14] = CELL_W[6].IMUX_G3_DATA[3];
				input TSTISOCMABUSI[13] = CELL_W[6].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[12] = CELL_W[5].IMUX_G2_DATA[3];
				input TSTISOCMABUSI[11] = CELL_W[5].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[10] = CELL_W[4].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[9] = CELL_W[4].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[8] = CELL_W[4].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[7] = CELL_W[3].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[6] = CELL_W[3].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[5] = CELL_W[3].IMUX_G2_DATA[2];
				input TSTISOCMABUSI[4] = CELL_W[2].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[3] = CELL_W[2].IMUX_G0_DATA[3];
				input TSTISOCMABUSI[2] = CELL_W[2].IMUX_G3_DATA[2];
				input TSTISOCMABUSI[1] = CELL_W[1].IMUX_G1_DATA[3];
				input TSTISOCMABUSI[0] = CELL_W[1].IMUX_G0_DATA[3];
				input TSTISOCMHOLDI = CELL_W[2].IMUX_G1_DATA[2];
				input TSTISOCMICUREADYI = CELL_W[1].IMUX_G3_DATA[2];
				input TSTISOCMRDATAI[63] = CELL_S[7].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[62] = CELL_S[6].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[61] = CELL_S[6].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[60] = CELL_S[5].IMUX_G3_DATA[1];
				input TSTISOCMRDATAI[59] = CELL_S[5].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[58] = CELL_S[4].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[57] = CELL_S[4].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[56] = CELL_S[3].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[55] = CELL_S[3].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[54] = CELL_S[2].IMUX_G3_DATA[1];
				input TSTISOCMRDATAI[53] = CELL_S[2].IMUX_G2_DATA[1];
				input TSTISOCMRDATAI[52] = CELL_S[1].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[51] = CELL_S[1].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[50] = CELL_S[0].IMUX_G1_DATA[5];
				input TSTISOCMRDATAI[49] = CELL_S[0].IMUX_G0_DATA[5];
				input TSTISOCMRDATAI[48] = CELL_S[7].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[47] = CELL_S[7].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[46] = CELL_S[7].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[45] = CELL_S[7].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[44] = CELL_S[6].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[43] = CELL_S[6].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[42] = CELL_S[6].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[41] = CELL_S[6].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[40] = CELL_S[5].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[39] = CELL_S[5].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[38] = CELL_S[5].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[37] = CELL_S[5].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[36] = CELL_S[4].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[35] = CELL_S[4].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[34] = CELL_S[4].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[33] = CELL_S[4].IMUX_G1_DATA[0];
				input TSTISOCMRDATAI[32] = CELL_S[3].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[31] = CELL_S[3].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[30] = CELL_S[3].IMUX_G1_DATA[0];
				input TSTISOCMRDATAI[29] = CELL_S[3].IMUX_G0_DATA[0];
				input TSTISOCMRDATAI[28] = CELL_S[2].IMUX_G1_DATA[1];
				input TSTISOCMRDATAI[27] = CELL_S[2].IMUX_G0_DATA[1];
				input TSTISOCMRDATAI[26] = CELL_S[2].IMUX_G3_DATA[0];
				input TSTISOCMRDATAI[25] = CELL_S[2].IMUX_G2_DATA[0];
				input TSTISOCMRDATAI[24] = CELL_S[1].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[23] = CELL_S[1].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[22] = CELL_S[1].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[21] = CELL_S[1].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[20] = CELL_S[0].IMUX_G3_DATA[4];
				input TSTISOCMRDATAI[19] = CELL_S[0].IMUX_G2_DATA[4];
				input TSTISOCMRDATAI[18] = CELL_S[0].IMUX_G1_DATA[4];
				input TSTISOCMRDATAI[17] = CELL_S[0].IMUX_G0_DATA[4];
				input TSTISOCMRDATAI[16] = CELL_W[5].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[15] = CELL_W[4].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[14] = CELL_W[3].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[13] = CELL_W[2].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[12] = CELL_W[1].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[11] = CELL_W[0].IMUX_G2_DATA[2];
				input TSTISOCMRDATAI[10] = CELL_W[15].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[9] = CELL_W[14].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[8] = CELL_W[13].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[7] = CELL_W[12].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[6] = CELL_W[11].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[5] = CELL_W[10].IMUX_G1_DATA[2];
				input TSTISOCMRDATAI[4] = CELL_W[9].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[3] = CELL_W[8].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[2] = CELL_W[7].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[1] = CELL_W[6].IMUX_G0_DATA[3];
				input TSTISOCMRDATAI[0] = CELL_W[5].IMUX_G3_DATA[2];
				input TSTISOCMRDDVALIDI[1] = CELL_W[4].IMUX_G1_DATA[2];
				input TSTISOCMRDDVALIDI[0] = CELL_W[3].IMUX_G0_DATA[2];
				input TSTISOCMREQPENDI = CELL_W[0].IMUX_G0_DATA[3];
				input TSTISOCMXLATEVALIDI = CELL_W[0].IMUX_G3_DATA[2];
				input TSTISOPFWDI = CELL_E[9].IMUX_G1_DATA[2];
				input TSTJTAGENI = CELL_W[12].IMUX_G0_DATA[2];
				input TSTPLBSAMPLECYCLEI = CELL_W[6].IMUX_G1_DATA[3];
				input TSTRDDBUSI[31] = CELL_E[10].IMUX_G2_DATA[2];
				input TSTRDDBUSI[30] = CELL_E[9].IMUX_G3_DATA[2];
				input TSTRDDBUSI[29] = CELL_E[9].IMUX_G2_DATA[2];
				input TSTRDDBUSI[28] = CELL_E[8].IMUX_G3_DATA[2];
				input TSTRDDBUSI[27] = CELL_E[8].IMUX_G2_DATA[2];
				input TSTRDDBUSI[26] = CELL_E[7].IMUX_G1_DATA[2];
				input TSTRDDBUSI[25] = CELL_E[7].IMUX_G0_DATA[2];
				input TSTRDDBUSI[24] = CELL_E[6].IMUX_G1_DATA[2];
				input TSTRDDBUSI[23] = CELL_E[6].IMUX_G0_DATA[2];
				input TSTRDDBUSI[22] = CELL_E[5].IMUX_G1_DATA[2];
				input TSTRDDBUSI[21] = CELL_E[5].IMUX_G0_DATA[2];
				input TSTRDDBUSI[20] = CELL_E[4].IMUX_G1_DATA[2];
				input TSTRDDBUSI[19] = CELL_E[4].IMUX_G0_DATA[2];
				input TSTRDDBUSI[18] = CELL_E[3].IMUX_G3_DATA[2];
				input TSTRDDBUSI[17] = CELL_E[3].IMUX_G2_DATA[2];
				input TSTRDDBUSI[16] = CELL_E[2].IMUX_G3_DATA[2];
				input TSTRDDBUSI[15] = CELL_E[2].IMUX_G2_DATA[2];
				input TSTRDDBUSI[14] = CELL_E[1].IMUX_G3_DATA[2];
				input TSTRDDBUSI[13] = CELL_E[1].IMUX_G2_DATA[2];
				input TSTRDDBUSI[12] = CELL_E[0].IMUX_G3_DATA[2];
				input TSTRDDBUSI[11] = CELL_E[0].IMUX_G2_DATA[2];
				input TSTRDDBUSI[10] = CELL_E[15].IMUX_G1_DATA[2];
				input TSTRDDBUSI[9] = CELL_E[15].IMUX_G0_DATA[2];
				input TSTRDDBUSI[8] = CELL_E[14].IMUX_G1_DATA[2];
				input TSTRDDBUSI[7] = CELL_E[14].IMUX_G0_DATA[2];
				input TSTRDDBUSI[6] = CELL_E[13].IMUX_G1_DATA[2];
				input TSTRDDBUSI[5] = CELL_E[13].IMUX_G0_DATA[2];
				input TSTRDDBUSI[4] = CELL_E[12].IMUX_G1_DATA[2];
				input TSTRDDBUSI[3] = CELL_E[12].IMUX_G0_DATA[2];
				input TSTRDDBUSI[2] = CELL_E[11].IMUX_G1_DATA[2];
				input TSTRDDBUSI[1] = CELL_E[11].IMUX_G0_DATA[2];
				input TSTRDDBUSI[0] = CELL_E[10].IMUX_G1_DATA[2];
				input TSTRESETCHIPI = CELL_W[0].IMUX_G0_DATA[2];
				input TSTRESETCOREI = CELL_W[5].IMUX_G2_DATA[2];
				input TSTRESETSYSI = CELL_W[11].IMUX_G0_DATA[2];
				input TSTTIMERENI = CELL_W[13].IMUX_G0_DATA[2];
				input TSTTRSTNEGI = CELL_N[2].IMUX_G2_DATA[0];
				output C405CPMCORESLEEPREQ = CELL_W[14].OUT_FAN_BEL[5];
				output C405CPMMSRCE = CELL_W[15].OUT_FAN_BEL[4];
				output C405CPMMSREE = CELL_W[15].OUT_FAN_BEL[5];
				output C405CPMTIMERIRQ = CELL_W[0].OUT_FAN_BEL[6];
				output C405CPMTIMERRESETREQ = CELL_W[0].OUT_FAN_BEL[7];
				output C405RSTCHIPRESETREQ = CELL_W[0].OUT_FAN_BEL[4];
				output C405RSTCORERESETREQ = CELL_W[0].OUT_FAN_BEL[5];
				output C405RSTSYSRESETREQ = CELL_W[14].OUT_FAN_BEL[4];
				output C405PLBDCUABORT = CELL_W[1].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[31] = CELL_W[4].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[30] = CELL_W[4].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[29] = CELL_W[4].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[28] = CELL_W[4].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[27] = CELL_W[5].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[26] = CELL_W[5].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[25] = CELL_W[5].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[24] = CELL_W[5].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[23] = CELL_W[6].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[22] = CELL_W[6].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[21] = CELL_W[6].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[20] = CELL_W[6].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[19] = CELL_W[7].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[18] = CELL_W[7].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[17] = CELL_W[7].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[16] = CELL_W[7].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[15] = CELL_W[8].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[14] = CELL_W[8].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[13] = CELL_W[8].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[12] = CELL_W[8].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[11] = CELL_W[9].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[10] = CELL_W[9].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[9] = CELL_W[9].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[8] = CELL_W[9].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[7] = CELL_W[10].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[6] = CELL_W[10].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[5] = CELL_W[10].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[4] = CELL_W[10].OUT_FAN_BEL[4];
				output C405PLBDCUABUS[3] = CELL_W[11].OUT_FAN_BEL[7];
				output C405PLBDCUABUS[2] = CELL_W[11].OUT_FAN_BEL[6];
				output C405PLBDCUABUS[1] = CELL_W[11].OUT_FAN_BEL[5];
				output C405PLBDCUABUS[0] = CELL_W[11].OUT_FAN_BEL[4];
				output C405PLBDCUBE[7] = CELL_W[3].OUT_FAN_BEL[7];
				output C405PLBDCUBE[6] = CELL_W[3].OUT_FAN_BEL[6];
				output C405PLBDCUBE[5] = CELL_W[3].OUT_FAN_BEL[5];
				output C405PLBDCUBE[4] = CELL_W[3].OUT_FAN_BEL[4];
				output C405PLBDCUBE[3] = CELL_W[13].OUT_FAN_BEL[7];
				output C405PLBDCUBE[2] = CELL_W[13].OUT_FAN_BEL[6];
				output C405PLBDCUBE[1] = CELL_W[13].OUT_FAN_BEL[5];
				output C405PLBDCUBE[0] = CELL_W[13].OUT_FAN_BEL[4];
				output C405PLBDCUCACHEABLE = CELL_W[12].OUT_FAN_BEL[6];
				output C405PLBDCUGUARDED = CELL_W[2].OUT_FAN_BEL[4];
				output C405PLBDCUPRIORITY[1] = CELL_W[1].OUT_FAN_BEL[6];
				output C405PLBDCUPRIORITY[0] = CELL_W[1].OUT_FAN_BEL[5];
				output C405PLBDCUREQUEST = CELL_W[1].OUT_FAN_BEL[4];
				output C405PLBDCURNW = CELL_W[1].OUT_SEC_BEL[15];
				output C405PLBDCUSIZE2 = CELL_W[12].OUT_FAN_BEL[4];
				output C405PLBDCUU0ATTR = CELL_W[12].OUT_FAN_BEL[5];
				output C405PLBDCUWRDBUS[63] = CELL_W[0].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[62] = CELL_W[0].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[61] = CELL_W[0].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[60] = CELL_W[0].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[59] = CELL_W[1].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[58] = CELL_W[1].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[57] = CELL_W[1].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[56] = CELL_W[1].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[55] = CELL_W[2].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[54] = CELL_W[2].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[53] = CELL_W[2].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[52] = CELL_W[2].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[51] = CELL_W[3].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[50] = CELL_W[3].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[49] = CELL_W[3].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[48] = CELL_W[3].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[47] = CELL_W[4].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[46] = CELL_W[4].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[45] = CELL_W[4].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[44] = CELL_W[4].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[43] = CELL_W[5].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[42] = CELL_W[5].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[41] = CELL_W[5].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[40] = CELL_W[5].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[39] = CELL_W[6].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[38] = CELL_W[6].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[37] = CELL_W[6].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[36] = CELL_W[6].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[35] = CELL_W[7].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[34] = CELL_W[7].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[33] = CELL_W[7].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[32] = CELL_W[7].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[31] = CELL_W[8].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[30] = CELL_W[8].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[29] = CELL_W[8].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[28] = CELL_W[8].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[27] = CELL_W[9].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[26] = CELL_W[9].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[25] = CELL_W[9].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[24] = CELL_W[9].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[23] = CELL_W[10].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[22] = CELL_W[10].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[21] = CELL_W[10].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[20] = CELL_W[10].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[19] = CELL_W[11].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[18] = CELL_W[11].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[17] = CELL_W[11].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[16] = CELL_W[11].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[15] = CELL_W[12].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[14] = CELL_W[12].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[13] = CELL_W[12].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[12] = CELL_W[12].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[11] = CELL_W[13].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[10] = CELL_W[13].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[9] = CELL_W[13].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[8] = CELL_W[13].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[7] = CELL_W[14].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[6] = CELL_W[14].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[5] = CELL_W[14].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[4] = CELL_W[14].OUT_FAN_BEL[0];
				output C405PLBDCUWRDBUS[3] = CELL_W[15].OUT_FAN_BEL[3];
				output C405PLBDCUWRDBUS[2] = CELL_W[15].OUT_FAN_BEL[2];
				output C405PLBDCUWRDBUS[1] = CELL_W[15].OUT_FAN_BEL[1];
				output C405PLBDCUWRDBUS[0] = CELL_W[15].OUT_FAN_BEL[0];
				output C405PLBDCUWRITETHRU = CELL_W[2].OUT_FAN_BEL[5];
				output C405PLBICUABORT = CELL_W[2].OUT_SEC_BEL[12];
				output C405PLBICUABUS[29] = CELL_W[4].OUT_SEC_BEL[14];
				output C405PLBICUABUS[28] = CELL_W[4].OUT_SEC_BEL[15];
				output C405PLBICUABUS[27] = CELL_W[5].OUT_SEC_BEL[12];
				output C405PLBICUABUS[26] = CELL_W[5].OUT_SEC_BEL[13];
				output C405PLBICUABUS[25] = CELL_W[5].OUT_SEC_BEL[14];
				output C405PLBICUABUS[24] = CELL_W[5].OUT_SEC_BEL[15];
				output C405PLBICUABUS[23] = CELL_W[6].OUT_SEC_BEL[12];
				output C405PLBICUABUS[22] = CELL_W[6].OUT_SEC_BEL[13];
				output C405PLBICUABUS[21] = CELL_W[6].OUT_SEC_BEL[14];
				output C405PLBICUABUS[20] = CELL_W[6].OUT_SEC_BEL[15];
				output C405PLBICUABUS[19] = CELL_W[7].OUT_SEC_BEL[12];
				output C405PLBICUABUS[18] = CELL_W[7].OUT_SEC_BEL[13];
				output C405PLBICUABUS[17] = CELL_W[7].OUT_SEC_BEL[14];
				output C405PLBICUABUS[16] = CELL_W[7].OUT_SEC_BEL[15];
				output C405PLBICUABUS[15] = CELL_W[8].OUT_SEC_BEL[12];
				output C405PLBICUABUS[14] = CELL_W[8].OUT_SEC_BEL[13];
				output C405PLBICUABUS[13] = CELL_W[8].OUT_SEC_BEL[14];
				output C405PLBICUABUS[12] = CELL_W[8].OUT_SEC_BEL[15];
				output C405PLBICUABUS[11] = CELL_W[9].OUT_SEC_BEL[12];
				output C405PLBICUABUS[10] = CELL_W[9].OUT_SEC_BEL[13];
				output C405PLBICUABUS[9] = CELL_W[9].OUT_SEC_BEL[14];
				output C405PLBICUABUS[8] = CELL_W[9].OUT_SEC_BEL[15];
				output C405PLBICUABUS[7] = CELL_W[10].OUT_SEC_BEL[12];
				output C405PLBICUABUS[6] = CELL_W[10].OUT_SEC_BEL[13];
				output C405PLBICUABUS[5] = CELL_W[10].OUT_SEC_BEL[14];
				output C405PLBICUABUS[4] = CELL_W[10].OUT_SEC_BEL[15];
				output C405PLBICUABUS[3] = CELL_W[11].OUT_SEC_BEL[12];
				output C405PLBICUABUS[2] = CELL_W[11].OUT_SEC_BEL[13];
				output C405PLBICUABUS[1] = CELL_W[11].OUT_SEC_BEL[14];
				output C405PLBICUABUS[0] = CELL_W[11].OUT_SEC_BEL[15];
				output C405PLBICUCACHEABLE = CELL_W[12].OUT_SEC_BEL[12];
				output C405PLBICUPRIORITY[1] = CELL_W[2].OUT_SEC_BEL[13];
				output C405PLBICUPRIORITY[0] = CELL_W[2].OUT_SEC_BEL[14];
				output C405PLBICUREQUEST = CELL_W[2].OUT_SEC_BEL[15];
				output C405PLBICUSIZE[3] = CELL_W[12].OUT_SEC_BEL[14];
				output C405PLBICUSIZE[2] = CELL_W[12].OUT_SEC_BEL[15];
				output C405PLBICUU0ATTR = CELL_W[12].OUT_SEC_BEL[13];
				output C405DCRABUS[9] = CELL_E[13].OUT_SEC_BEL[15];
				output C405DCRABUS[8] = CELL_E[12].OUT_SEC_BEL[14];
				output C405DCRABUS[7] = CELL_E[12].OUT_SEC_BEL[15];
				output C405DCRABUS[6] = CELL_E[11].OUT_SEC_BEL[14];
				output C405DCRABUS[5] = CELL_E[11].OUT_SEC_BEL[15];
				output C405DCRABUS[4] = CELL_E[10].OUT_SEC_BEL[14];
				output C405DCRABUS[3] = CELL_E[10].OUT_SEC_BEL[15];
				output C405DCRABUS[2] = CELL_E[9].OUT_SEC_BEL[14];
				output C405DCRABUS[1] = CELL_E[9].OUT_SEC_BEL[15];
				output C405DCRABUS[0] = CELL_E[8].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[31] = CELL_E[10].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[30] = CELL_E[9].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[29] = CELL_E[8].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[28] = CELL_E[7].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[27] = CELL_E[6].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[26] = CELL_E[5].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[25] = CELL_E[4].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[24] = CELL_E[3].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[23] = CELL_E[2].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[22] = CELL_E[1].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[21] = CELL_E[0].OUT_SEC_BEL[12];
				output C405DCRDBUSOUT[20] = CELL_E[15].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[19] = CELL_E[14].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[18] = CELL_E[13].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[17] = CELL_E[12].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[16] = CELL_E[11].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[15] = CELL_E[10].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[14] = CELL_E[9].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[13] = CELL_E[8].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[12] = CELL_E[7].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[11] = CELL_E[6].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[10] = CELL_E[5].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[9] = CELL_E[4].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[8] = CELL_E[3].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[7] = CELL_E[2].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[6] = CELL_E[1].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[5] = CELL_E[0].OUT_SEC_BEL[13];
				output C405DCRDBUSOUT[4] = CELL_E[15].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[3] = CELL_E[15].OUT_SEC_BEL[15];
				output C405DCRDBUSOUT[2] = CELL_E[14].OUT_SEC_BEL[14];
				output C405DCRDBUSOUT[1] = CELL_E[14].OUT_SEC_BEL[15];
				output C405DCRDBUSOUT[0] = CELL_E[13].OUT_SEC_BEL[14];
				output C405DCRREAD = CELL_E[11].OUT_SEC_BEL[12];
				output C405DCRWRITE = CELL_E[12].OUT_SEC_BEL[12];
				output C405DBGLOADDATAONAPUDBUS = CELL_W[14].OUT_FAN_BEL[7];
				output C405DBGMSRWE = CELL_W[15].OUT_FAN_BEL[6];
				output C405DBGSTOPACK = CELL_W[15].OUT_FAN_BEL[7];
				output C405DBGWBCOMPLETE = CELL_W[0].OUT_SEC_BEL[15];
				output C405DBGWBFULL = CELL_W[0].OUT_SEC_BEL[14];
				output C405DBGWBIAR[29] = CELL_W[3].OUT_SEC_BEL[11];
				output C405DBGWBIAR[28] = CELL_W[2].OUT_SEC_BEL[11];
				output C405DBGWBIAR[27] = CELL_W[1].OUT_SEC_BEL[11];
				output C405DBGWBIAR[26] = CELL_W[0].OUT_SEC_BEL[11];
				output C405DBGWBIAR[25] = CELL_W[15].OUT_SEC_BEL[12];
				output C405DBGWBIAR[24] = CELL_W[14].OUT_SEC_BEL[12];
				output C405DBGWBIAR[23] = CELL_W[13].OUT_SEC_BEL[12];
				output C405DBGWBIAR[22] = CELL_W[1].OUT_SEC_BEL[12];
				output C405DBGWBIAR[21] = CELL_W[0].OUT_SEC_BEL[12];
				output C405DBGWBIAR[20] = CELL_W[15].OUT_SEC_BEL[13];
				output C405DBGWBIAR[19] = CELL_W[12].OUT_FAN_BEL[7];
				output C405DBGWBIAR[18] = CELL_W[4].OUT_SEC_BEL[12];
				output C405DBGWBIAR[17] = CELL_W[4].OUT_SEC_BEL[13];
				output C405DBGWBIAR[16] = CELL_W[3].OUT_SEC_BEL[12];
				output C405DBGWBIAR[15] = CELL_W[3].OUT_SEC_BEL[13];
				output C405DBGWBIAR[14] = CELL_W[3].OUT_SEC_BEL[14];
				output C405DBGWBIAR[13] = CELL_W[3].OUT_SEC_BEL[15];
				output C405DBGWBIAR[12] = CELL_W[2].OUT_FAN_BEL[7];
				output C405DBGWBIAR[11] = CELL_W[2].OUT_FAN_BEL[6];
				output C405DBGWBIAR[10] = CELL_W[14].OUT_SEC_BEL[13];
				output C405DBGWBIAR[9] = CELL_W[13].OUT_SEC_BEL[13];
				output C405DBGWBIAR[8] = CELL_W[1].OUT_SEC_BEL[13];
				output C405DBGWBIAR[7] = CELL_W[0].OUT_SEC_BEL[13];
				output C405DBGWBIAR[6] = CELL_W[15].OUT_SEC_BEL[14];
				output C405DBGWBIAR[5] = CELL_W[15].OUT_SEC_BEL[15];
				output C405DBGWBIAR[4] = CELL_W[14].OUT_SEC_BEL[14];
				output C405DBGWBIAR[3] = CELL_W[14].OUT_SEC_BEL[15];
				output C405DBGWBIAR[2] = CELL_W[13].OUT_SEC_BEL[14];
				output C405DBGWBIAR[1] = CELL_W[13].OUT_SEC_BEL[15];
				output C405DBGWBIAR[0] = CELL_W[1].OUT_SEC_BEL[14];
				output C405JTGCAPTUREDR = CELL_N[4].OUT_SEC_BEL[14];
				output C405JTGEXTEST = CELL_N[7].OUT_SEC_BEL[15];
				output C405JTGPGMOUT = CELL_N[7].OUT_SEC_BEL[14];
				output C405JTGSHIFTDR = CELL_N[0].OUT_SEC_BEL[13];
				output C405JTGTDO = CELL_N[1].OUT_SEC_BEL[13];
				output C405JTGTDOEN = CELL_N[2].OUT_SEC_BEL[13];
				output C405JTGUPDATEDR = CELL_N[3].OUT_SEC_BEL[13];
				output C405TRCCYCLE = CELL_N[7].OUT_FAN_BEL[0];
				output C405TRCEVENEXECUTIONSTATUS[1] = CELL_N[7].OUT_FAN_BEL[2];
				output C405TRCEVENEXECUTIONSTATUS[0] = CELL_N[7].OUT_FAN_BEL[1];
				output C405TRCODDEXECUTIONSTATUS[1] = CELL_N[0].OUT_FAN_BEL[4];
				output C405TRCODDEXECUTIONSTATUS[0] = CELL_N[7].OUT_FAN_BEL[3];
				output C405TRCTRACESTATUS[3] = CELL_N[0].OUT_FAN_BEL[6];
				output C405TRCTRACESTATUS[2] = CELL_N[7].OUT_FAN_BEL[5];
				output C405TRCTRACESTATUS[1] = CELL_N[7].OUT_FAN_BEL[4];
				output C405TRCTRACESTATUS[0] = CELL_N[0].OUT_FAN_BEL[5];
				output C405TRCTRIGGEREVENTOUT = CELL_N[0].OUT_FAN_BEL[7];
				output C405TRCTRIGGEREVENTTYPE[10] = CELL_N[4].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[9] = CELL_N[3].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[8] = CELL_N[3].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[7] = CELL_N[2].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[6] = CELL_N[2].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[5] = CELL_N[1].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[4] = CELL_N[1].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[3] = CELL_N[0].OUT_SEC_BEL[14];
				output C405TRCTRIGGEREVENTTYPE[2] = CELL_N[0].OUT_SEC_BEL[15];
				output C405TRCTRIGGEREVENTTYPE[1] = CELL_N[7].OUT_FAN_BEL[7];
				output C405TRCTRIGGEREVENTTYPE[0] = CELL_N[7].OUT_FAN_BEL[6];
				output C405XXXMACHINECHECK = CELL_W[14].OUT_FAN_BEL[6];
				output DSOCMBRAMABUS[29] = CELL_N[0].IMUX_BRAM_ADDRA[1], CELL_N[6].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA[1];
				output DSOCMBRAMABUS[28] = CELL_N[0].IMUX_BRAM_ADDRA[0], CELL_N[6].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA[0];
				output DSOCMBRAMABUS[27] = CELL_N[0].IMUX_BRAM_ADDRA_N1[3], CELL_N[6].OUT_FAN_BEL[7], CELL_N[7].IMUX_BRAM_ADDRA_N1[3];
				output DSOCMBRAMABUS[26] = CELL_N[0].IMUX_BRAM_ADDRA_N1[2], CELL_N[6].OUT_FAN_BEL[6], CELL_N[7].IMUX_BRAM_ADDRA_N1[2];
				output DSOCMBRAMABUS[25] = CELL_N[0].IMUX_BRAM_ADDRA_N1[1], CELL_N[6].OUT_FAN_BEL[5], CELL_N[7].IMUX_BRAM_ADDRA_N1[1];
				output DSOCMBRAMABUS[24] = CELL_N[0].IMUX_BRAM_ADDRA_N1[0], CELL_N[6].OUT_FAN_BEL[4], CELL_N[7].IMUX_BRAM_ADDRA_N1[0];
				output DSOCMBRAMABUS[23] = CELL_N[0].IMUX_BRAM_ADDRA_N2[3], CELL_N[6].OUT_FAN_BEL[3], CELL_N[7].IMUX_BRAM_ADDRA_N2[3];
				output DSOCMBRAMABUS[22] = CELL_N[0].IMUX_BRAM_ADDRA_N2[2], CELL_N[6].OUT_FAN_BEL[2], CELL_N[7].IMUX_BRAM_ADDRA_N2[2];
				output DSOCMBRAMABUS[21] = CELL_N[0].IMUX_BRAM_ADDRA_N2[1], CELL_N[6].OUT_FAN_BEL[1], CELL_N[7].IMUX_BRAM_ADDRA_N2[1];
				output DSOCMBRAMABUS[20] = CELL_N[0].IMUX_BRAM_ADDRA_N2[0], CELL_N[6].OUT_FAN_BEL[0], CELL_N[7].IMUX_BRAM_ADDRA_N2[0];
				output DSOCMBRAMABUS[19] = CELL_N[0].IMUX_BRAM_ADDRA_N3[3], CELL_N[5].OUT_SEC_BEL[12], CELL_N[7].IMUX_BRAM_ADDRA_N3[3];
				output DSOCMBRAMABUS[18] = CELL_N[0].IMUX_BRAM_ADDRA_N3[2], CELL_N[5].OUT_SEC_BEL[13], CELL_N[7].IMUX_BRAM_ADDRA_N3[2];
				output DSOCMBRAMABUS[17] = CELL_N[0].IMUX_BRAM_ADDRA_N3[1], CELL_N[5].OUT_SEC_BEL[14], CELL_N[7].IMUX_BRAM_ADDRA_N3[1];
				output DSOCMBRAMABUS[16] = CELL_N[0].IMUX_BRAM_ADDRA_N3[0], CELL_N[5].OUT_SEC_BEL[15], CELL_N[7].IMUX_BRAM_ADDRA_N3[0];
				output DSOCMBRAMABUS[15] = CELL_N[5].OUT_FAN_BEL[7];
				output DSOCMBRAMABUS[14] = CELL_N[5].OUT_FAN_BEL[6];
				output DSOCMBRAMABUS[13] = CELL_N[5].OUT_FAN_BEL[5];
				output DSOCMBRAMABUS[12] = CELL_N[5].OUT_FAN_BEL[4];
				output DSOCMBRAMABUS[11] = CELL_N[5].OUT_FAN_BEL[3];
				output DSOCMBRAMABUS[10] = CELL_N[5].OUT_FAN_BEL[2];
				output DSOCMBRAMABUS[9] = CELL_N[5].OUT_FAN_BEL[1];
				output DSOCMBRAMABUS[8] = CELL_N[5].OUT_FAN_BEL[0];
				output DSOCMBRAMBYTEWRITE[3] = CELL_N[0].OUT_FAN_BEL[3];
				output DSOCMBRAMBYTEWRITE[2] = CELL_N[0].OUT_FAN_BEL[2];
				output DSOCMBRAMBYTEWRITE[1] = CELL_N[0].OUT_FAN_BEL[1];
				output DSOCMBRAMBYTEWRITE[0] = CELL_N[0].OUT_FAN_BEL[0];
				output DSOCMBRAMEN = CELL_N[6].OUT_SEC_BEL[13];
				output DSOCMBRAMWRDBUS[31] = CELL_N[4].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[30] = CELL_N[4].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[29] = CELL_N[4].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[28] = CELL_N[4].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[27] = CELL_N[4].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[26] = CELL_N[4].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[25] = CELL_N[4].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[24] = CELL_N[4].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[23] = CELL_N[3].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[22] = CELL_N[3].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[21] = CELL_N[3].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[20] = CELL_N[3].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[19] = CELL_N[3].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[18] = CELL_N[3].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[17] = CELL_N[3].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[16] = CELL_N[3].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[15] = CELL_N[2].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[14] = CELL_N[2].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[13] = CELL_N[2].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[12] = CELL_N[2].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[11] = CELL_N[2].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[10] = CELL_N[2].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[9] = CELL_N[2].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[8] = CELL_N[2].OUT_FAN_BEL[0];
				output DSOCMBRAMWRDBUS[7] = CELL_N[1].OUT_FAN_BEL[7];
				output DSOCMBRAMWRDBUS[6] = CELL_N[1].OUT_FAN_BEL[6];
				output DSOCMBRAMWRDBUS[5] = CELL_N[1].OUT_FAN_BEL[5];
				output DSOCMBRAMWRDBUS[4] = CELL_N[1].OUT_FAN_BEL[4];
				output DSOCMBRAMWRDBUS[3] = CELL_N[1].OUT_FAN_BEL[3];
				output DSOCMBRAMWRDBUS[2] = CELL_N[1].OUT_FAN_BEL[2];
				output DSOCMBRAMWRDBUS[1] = CELL_N[1].OUT_FAN_BEL[1];
				output DSOCMBRAMWRDBUS[0] = CELL_N[1].OUT_FAN_BEL[0];
				output DSOCMBUSY = CELL_N[6].OUT_SEC_BEL[12];
				output DSOCMRDADDRVALID = CELL_N[4].OUT_SEC_BEL[13];
				output C405DSOCMCACHEABLE = CELL_S[0].OUT_TEST[6];
				output C405DSOCMGUARDED = CELL_S[1].OUT_TEST[0];
				output C405DSOCMSTRINGMULTIPLE = CELL_S[1].OUT_TEST[2];
				output C405DSOCMU0ATTR = CELL_S[2].OUT_TEST[2];
				output ISOCMBRAMEN = CELL_S[2].OUT_SEC_BEL[13];
				output ISOCMBRAMEVENWRITEEN = CELL_S[2].OUT_SEC_BEL[14];
				output ISOCMBRAMODDWRITEEN = CELL_S[2].OUT_SEC_BEL[15];
				output ISOCMBRAMRDABUS[28] = CELL_S[0].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].OUT_SEC_BEL[15];
				output ISOCMBRAMRDABUS[27] = CELL_S[0].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].OUT_FAN_BEL[7];
				output ISOCMBRAMRDABUS[26] = CELL_S[0].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].OUT_FAN_BEL[6];
				output ISOCMBRAMRDABUS[25] = CELL_S[0].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].OUT_FAN_BEL[5];
				output ISOCMBRAMRDABUS[24] = CELL_S[0].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].OUT_FAN_BEL[4];
				output ISOCMBRAMRDABUS[23] = CELL_S[0].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].OUT_FAN_BEL[3];
				output ISOCMBRAMRDABUS[22] = CELL_S[0].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].OUT_FAN_BEL[2];
				output ISOCMBRAMRDABUS[21] = CELL_S[0].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].OUT_FAN_BEL[1];
				output ISOCMBRAMRDABUS[20] = CELL_S[0].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].OUT_FAN_BEL[0];
				output ISOCMBRAMRDABUS[19] = CELL_S[0].IMUX_BRAM_ADDRB_S1[0], CELL_S[6].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRB_S1[0];
				output ISOCMBRAMRDABUS[18] = CELL_S[0].IMUX_BRAM_ADDRB[3], CELL_S[6].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRB[3];
				output ISOCMBRAMRDABUS[17] = CELL_S[0].IMUX_BRAM_ADDRB[2], CELL_S[6].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRB[2];
				output ISOCMBRAMRDABUS[16] = CELL_S[0].IMUX_BRAM_ADDRB[1], CELL_S[6].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRB[1];
				output ISOCMBRAMRDABUS[15] = CELL_S[0].IMUX_BRAM_ADDRB[0], CELL_S[6].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRB[0];
				output ISOCMBRAMRDABUS[14] = CELL_S[6].OUT_FAN_BEL[6];
				output ISOCMBRAMRDABUS[13] = CELL_S[6].OUT_FAN_BEL[5];
				output ISOCMBRAMRDABUS[12] = CELL_S[6].OUT_FAN_BEL[4];
				output ISOCMBRAMRDABUS[11] = CELL_S[6].OUT_FAN_BEL[3];
				output ISOCMBRAMRDABUS[10] = CELL_S[6].OUT_FAN_BEL[2];
				output ISOCMBRAMRDABUS[9] = CELL_S[6].OUT_FAN_BEL[1];
				output ISOCMBRAMRDABUS[8] = CELL_S[6].OUT_FAN_BEL[0];
				output ISOCMBRAMWRABUS[28] = CELL_S[0].IMUX_BRAM_ADDRA_S3[1], CELL_S[1].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA_S3[1];
				output ISOCMBRAMWRABUS[27] = CELL_S[0].IMUX_BRAM_ADDRA_S3[0], CELL_S[1].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA_S3[0];
				output ISOCMBRAMWRABUS[26] = CELL_S[0].IMUX_BRAM_ADDRA_S2[3], CELL_S[1].OUT_FAN_BEL[6], CELL_S[7].IMUX_BRAM_ADDRA_S2[3];
				output ISOCMBRAMWRABUS[25] = CELL_S[0].IMUX_BRAM_ADDRA_S2[2], CELL_S[1].OUT_FAN_BEL[5], CELL_S[7].IMUX_BRAM_ADDRA_S2[2];
				output ISOCMBRAMWRABUS[24] = CELL_S[0].IMUX_BRAM_ADDRA_S2[1], CELL_S[1].OUT_FAN_BEL[4], CELL_S[7].IMUX_BRAM_ADDRA_S2[1];
				output ISOCMBRAMWRABUS[23] = CELL_S[0].IMUX_BRAM_ADDRA_S2[0], CELL_S[1].OUT_FAN_BEL[3], CELL_S[7].IMUX_BRAM_ADDRA_S2[0];
				output ISOCMBRAMWRABUS[22] = CELL_S[0].IMUX_BRAM_ADDRA_S1[3], CELL_S[1].OUT_FAN_BEL[2], CELL_S[7].IMUX_BRAM_ADDRA_S1[3];
				output ISOCMBRAMWRABUS[21] = CELL_S[0].IMUX_BRAM_ADDRA_S1[2], CELL_S[1].OUT_FAN_BEL[1], CELL_S[7].IMUX_BRAM_ADDRA_S1[2];
				output ISOCMBRAMWRABUS[20] = CELL_S[0].IMUX_BRAM_ADDRA_S1[1], CELL_S[1].OUT_FAN_BEL[0], CELL_S[7].IMUX_BRAM_ADDRA_S1[1];
				output ISOCMBRAMWRABUS[19] = CELL_S[0].IMUX_BRAM_ADDRA_S1[0], CELL_S[0].OUT_SEC_BEL[12], CELL_S[7].IMUX_BRAM_ADDRA_S1[0];
				output ISOCMBRAMWRABUS[18] = CELL_S[0].IMUX_BRAM_ADDRA[3], CELL_S[0].OUT_SEC_BEL[13], CELL_S[7].IMUX_BRAM_ADDRA[3];
				output ISOCMBRAMWRABUS[17] = CELL_S[0].IMUX_BRAM_ADDRA[2], CELL_S[0].OUT_SEC_BEL[14], CELL_S[7].IMUX_BRAM_ADDRA[2];
				output ISOCMBRAMWRABUS[16] = CELL_S[0].IMUX_BRAM_ADDRA[1], CELL_S[0].OUT_SEC_BEL[15], CELL_S[7].IMUX_BRAM_ADDRA[1];
				output ISOCMBRAMWRABUS[15] = CELL_S[0].IMUX_BRAM_ADDRA[0], CELL_S[0].OUT_FAN_BEL[7], CELL_S[7].IMUX_BRAM_ADDRA[0];
				output ISOCMBRAMWRABUS[14] = CELL_S[0].OUT_FAN_BEL[6];
				output ISOCMBRAMWRABUS[13] = CELL_S[0].OUT_FAN_BEL[5];
				output ISOCMBRAMWRABUS[12] = CELL_S[0].OUT_FAN_BEL[4];
				output ISOCMBRAMWRABUS[11] = CELL_S[0].OUT_FAN_BEL[3];
				output ISOCMBRAMWRABUS[10] = CELL_S[0].OUT_FAN_BEL[2];
				output ISOCMBRAMWRABUS[9] = CELL_S[0].OUT_FAN_BEL[1];
				output ISOCMBRAMWRABUS[8] = CELL_S[0].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[31] = CELL_S[5].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[30] = CELL_S[5].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[29] = CELL_S[5].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[28] = CELL_S[5].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[27] = CELL_S[5].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[26] = CELL_S[5].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[25] = CELL_S[5].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[24] = CELL_S[5].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[23] = CELL_S[4].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[22] = CELL_S[4].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[21] = CELL_S[4].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[20] = CELL_S[4].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[19] = CELL_S[4].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[18] = CELL_S[4].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[17] = CELL_S[4].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[16] = CELL_S[4].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[15] = CELL_S[3].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[14] = CELL_S[3].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[13] = CELL_S[3].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[12] = CELL_S[3].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[11] = CELL_S[3].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[10] = CELL_S[3].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[9] = CELL_S[3].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[8] = CELL_S[3].OUT_FAN_BEL[0];
				output ISOCMBRAMWRDBUS[7] = CELL_S[2].OUT_FAN_BEL[7];
				output ISOCMBRAMWRDBUS[6] = CELL_S[2].OUT_FAN_BEL[6];
				output ISOCMBRAMWRDBUS[5] = CELL_S[2].OUT_FAN_BEL[5];
				output ISOCMBRAMWRDBUS[4] = CELL_S[2].OUT_FAN_BEL[4];
				output ISOCMBRAMWRDBUS[3] = CELL_S[2].OUT_FAN_BEL[3];
				output ISOCMBRAMWRDBUS[2] = CELL_S[2].OUT_FAN_BEL[2];
				output ISOCMBRAMWRDBUS[1] = CELL_S[2].OUT_FAN_BEL[1];
				output ISOCMBRAMWRDBUS[0] = CELL_S[2].OUT_FAN_BEL[0];
				output ISOCMRDADDRVALID = CELL_S[1].OUT_SEC_BEL[14];
				output C405ISOCMCACHEABLE = CELL_S[7].OUT_SEC_BEL[10];
				output C405ISOCMCONTEXTSYNC = CELL_S[7].OUT_SEC_BEL[9];
				output C405ISOCMU0ATTR = CELL_S[0].OUT_TEST[4];
				output C405APUDCDFULL = CELL_E[0].OUT_FAN_BEL[0];
				output C405APUDCDHOLD = CELL_E[0].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[31] = CELL_E[8].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[30] = CELL_E[8].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[29] = CELL_E[7].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[28] = CELL_E[7].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[27] = CELL_E[7].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[26] = CELL_E[7].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[25] = CELL_E[6].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[24] = CELL_E[6].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[23] = CELL_E[6].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[22] = CELL_E[6].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[21] = CELL_E[5].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[20] = CELL_E[5].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[19] = CELL_E[5].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[18] = CELL_E[5].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[17] = CELL_E[4].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[16] = CELL_E[4].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[15] = CELL_E[4].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[14] = CELL_E[4].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[13] = CELL_E[3].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[12] = CELL_E[3].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[11] = CELL_E[3].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[10] = CELL_E[3].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[9] = CELL_E[2].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[8] = CELL_E[2].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[7] = CELL_E[2].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[6] = CELL_E[2].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[5] = CELL_E[1].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[4] = CELL_E[1].OUT_FAN_BEL[2];
				output C405APUDCDINSTRUCTION[3] = CELL_E[1].OUT_FAN_BEL[1];
				output C405APUDCDINSTRUCTION[2] = CELL_E[1].OUT_FAN_BEL[0];
				output C405APUDCDINSTRUCTION[1] = CELL_E[0].OUT_FAN_BEL[3];
				output C405APUDCDINSTRUCTION[0] = CELL_E[0].OUT_FAN_BEL[2];
				output C405APUEXEFLUSH = CELL_E[8].OUT_FAN_BEL[2];
				output C405APUEXEHOLD = CELL_E[8].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[31] = CELL_E[1].OUT_FAN_BEL[5];
				output C405APUEXELOADDBUS[30] = CELL_E[1].OUT_FAN_BEL[4];
				output C405APUEXELOADDBUS[29] = CELL_E[0].OUT_FAN_BEL[5];
				output C405APUEXELOADDBUS[28] = CELL_E[0].OUT_FAN_BEL[4];
				output C405APUEXELOADDBUS[27] = CELL_E[15].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[26] = CELL_E[15].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[25] = CELL_E[15].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[24] = CELL_E[15].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[23] = CELL_E[14].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[22] = CELL_E[14].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[21] = CELL_E[14].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[20] = CELL_E[14].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[19] = CELL_E[13].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[18] = CELL_E[13].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[17] = CELL_E[13].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[16] = CELL_E[13].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[15] = CELL_E[12].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[14] = CELL_E[12].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[13] = CELL_E[12].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[12] = CELL_E[12].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[11] = CELL_E[11].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[10] = CELL_E[11].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[9] = CELL_E[11].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[8] = CELL_E[11].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[7] = CELL_E[10].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[6] = CELL_E[10].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[5] = CELL_E[10].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[4] = CELL_E[10].OUT_FAN_BEL[0];
				output C405APUEXELOADDBUS[3] = CELL_E[9].OUT_FAN_BEL[3];
				output C405APUEXELOADDBUS[2] = CELL_E[9].OUT_FAN_BEL[2];
				output C405APUEXELOADDBUS[1] = CELL_E[9].OUT_FAN_BEL[1];
				output C405APUEXELOADDBUS[0] = CELL_E[9].OUT_FAN_BEL[0];
				output C405APUEXELOADDVALID = CELL_E[2].OUT_FAN_BEL[4];
				output C405APUEXERADATA[31] = CELL_E[2].OUT_FAN_BEL[6];
				output C405APUEXERADATA[30] = CELL_E[1].OUT_FAN_BEL[7];
				output C405APUEXERADATA[29] = CELL_E[1].OUT_FAN_BEL[6];
				output C405APUEXERADATA[28] = CELL_E[0].OUT_FAN_BEL[7];
				output C405APUEXERADATA[27] = CELL_E[0].OUT_FAN_BEL[6];
				output C405APUEXERADATA[26] = CELL_E[15].OUT_FAN_BEL[5];
				output C405APUEXERADATA[25] = CELL_E[15].OUT_FAN_BEL[4];
				output C405APUEXERADATA[24] = CELL_E[14].OUT_FAN_BEL[5];
				output C405APUEXERADATA[23] = CELL_E[14].OUT_FAN_BEL[4];
				output C405APUEXERADATA[22] = CELL_E[13].OUT_FAN_BEL[5];
				output C405APUEXERADATA[21] = CELL_E[13].OUT_FAN_BEL[4];
				output C405APUEXERADATA[20] = CELL_E[12].OUT_FAN_BEL[5];
				output C405APUEXERADATA[19] = CELL_E[12].OUT_FAN_BEL[4];
				output C405APUEXERADATA[18] = CELL_E[11].OUT_FAN_BEL[5];
				output C405APUEXERADATA[17] = CELL_E[11].OUT_FAN_BEL[4];
				output C405APUEXERADATA[16] = CELL_E[10].OUT_FAN_BEL[5];
				output C405APUEXERADATA[15] = CELL_E[10].OUT_FAN_BEL[4];
				output C405APUEXERADATA[14] = CELL_E[9].OUT_FAN_BEL[5];
				output C405APUEXERADATA[13] = CELL_E[9].OUT_FAN_BEL[4];
				output C405APUEXERADATA[12] = CELL_E[8].OUT_FAN_BEL[5];
				output C405APUEXERADATA[11] = CELL_E[8].OUT_FAN_BEL[4];
				output C405APUEXERADATA[10] = CELL_E[7].OUT_FAN_BEL[5];
				output C405APUEXERADATA[9] = CELL_E[7].OUT_FAN_BEL[4];
				output C405APUEXERADATA[8] = CELL_E[6].OUT_FAN_BEL[5];
				output C405APUEXERADATA[7] = CELL_E[6].OUT_FAN_BEL[4];
				output C405APUEXERADATA[6] = CELL_E[5].OUT_FAN_BEL[5];
				output C405APUEXERADATA[5] = CELL_E[5].OUT_FAN_BEL[4];
				output C405APUEXERADATA[4] = CELL_E[4].OUT_FAN_BEL[5];
				output C405APUEXERADATA[3] = CELL_E[4].OUT_FAN_BEL[4];
				output C405APUEXERADATA[2] = CELL_E[3].OUT_FAN_BEL[5];
				output C405APUEXERADATA[1] = CELL_E[3].OUT_FAN_BEL[4];
				output C405APUEXERADATA[0] = CELL_E[2].OUT_FAN_BEL[5];
				output C405APUEXERBDATA[31] = CELL_E[2].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[30] = CELL_E[1].OUT_SEC_BEL[14];
				output C405APUEXERBDATA[29] = CELL_E[1].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[28] = CELL_E[0].OUT_SEC_BEL[14];
				output C405APUEXERBDATA[27] = CELL_E[0].OUT_SEC_BEL[15];
				output C405APUEXERBDATA[26] = CELL_E[15].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[25] = CELL_E[15].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[24] = CELL_E[14].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[23] = CELL_E[14].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[22] = CELL_E[13].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[21] = CELL_E[13].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[20] = CELL_E[12].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[19] = CELL_E[12].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[18] = CELL_E[11].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[17] = CELL_E[11].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[16] = CELL_E[10].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[15] = CELL_E[10].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[14] = CELL_E[9].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[13] = CELL_E[9].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[12] = CELL_E[8].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[11] = CELL_E[8].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[10] = CELL_E[7].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[9] = CELL_E[7].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[8] = CELL_E[6].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[7] = CELL_E[6].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[6] = CELL_E[5].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[5] = CELL_E[5].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[4] = CELL_E[4].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[3] = CELL_E[4].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[2] = CELL_E[3].OUT_FAN_BEL[7];
				output C405APUEXERBDATA[1] = CELL_E[3].OUT_FAN_BEL[6];
				output C405APUEXERBDATA[0] = CELL_E[2].OUT_FAN_BEL[7];
				output C405APUEXEWDCNT[1] = CELL_E[3].OUT_SEC_BEL[15];
				output C405APUEXEWDCNT[0] = CELL_E[2].OUT_SEC_BEL[14];
				output C405APUMSRFE[1] = CELL_E[4].OUT_SEC_BEL[15];
				output C405APUMSRFE[0] = CELL_E[3].OUT_SEC_BEL[14];
				output C405APUWBBYTEEN[3] = CELL_E[6].OUT_SEC_BEL[15];
				output C405APUWBBYTEEN[2] = CELL_E[5].OUT_SEC_BEL[14];
				output C405APUWBBYTEEN[1] = CELL_E[5].OUT_SEC_BEL[15];
				output C405APUWBBYTEEN[0] = CELL_E[4].OUT_SEC_BEL[14];
				output C405APUWBENDIAN = CELL_E[6].OUT_SEC_BEL[14];
				output C405APUWBFLUSH = CELL_E[7].OUT_SEC_BEL[15];
				output C405APUWBHOLD = CELL_E[7].OUT_SEC_BEL[14];
				output C405APUXERCA = CELL_E[8].OUT_SEC_BEL[15];
				output C405LSSDDIAGABISTDONE = CELL_S[1].OUT_SEC_BEL[9];
				output C405LSSDDIAGOUT = CELL_S[1].OUT_SEC_BEL[8];
				output C405LSSDSCANOUT[9] = CELL_S[6].OUT_TEST[2];
				output C405LSSDSCANOUT[8] = CELL_S[6].OUT_TEST[0];
				output C405LSSDSCANOUT[7] = CELL_S[5].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[6] = CELL_S[5].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[5] = CELL_S[4].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[4] = CELL_S[4].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[3] = CELL_S[3].OUT_SEC_BEL[10];
				output C405LSSDSCANOUT[2] = CELL_S[3].OUT_SEC_BEL[11];
				output C405LSSDSCANOUT[1] = CELL_S[2].OUT_TEST[0];
				output C405LSSDSCANOUT[0] = CELL_S[2].OUT_SEC_BEL[8];
				output TSTCLKINACTO = CELL_W[1].OUT_TEST[0];
				output TSTCPUCLKENO = CELL_W[1].OUT_SEC_BEL[9];
				output TSTCPUCLKO = CELL_W[1].OUT_SEC_BEL[8];
				output TSTDCRACKO = CELL_E[0].OUT_SEC_BEL[10];
				output TSTDCRBUSO[31] = CELL_E[8].OUT_SEC_BEL[10];
				output TSTDCRBUSO[30] = CELL_E[7].OUT_TEST[0];
				output TSTDCRBUSO[29] = CELL_E[7].OUT_SEC_BEL[8];
				output TSTDCRBUSO[28] = CELL_E[7].OUT_SEC_BEL[9];
				output TSTDCRBUSO[27] = CELL_E[7].OUT_SEC_BEL[10];
				output TSTDCRBUSO[26] = CELL_E[6].OUT_TEST[0];
				output TSTDCRBUSO[25] = CELL_E[6].OUT_SEC_BEL[8];
				output TSTDCRBUSO[24] = CELL_E[6].OUT_SEC_BEL[9];
				output TSTDCRBUSO[23] = CELL_E[6].OUT_SEC_BEL[10];
				output TSTDCRBUSO[22] = CELL_E[5].OUT_TEST[0];
				output TSTDCRBUSO[21] = CELL_E[5].OUT_SEC_BEL[8];
				output TSTDCRBUSO[20] = CELL_E[5].OUT_SEC_BEL[9];
				output TSTDCRBUSO[19] = CELL_E[5].OUT_SEC_BEL[10];
				output TSTDCRBUSO[18] = CELL_E[4].OUT_TEST[0];
				output TSTDCRBUSO[17] = CELL_E[4].OUT_SEC_BEL[8];
				output TSTDCRBUSO[16] = CELL_E[4].OUT_SEC_BEL[9];
				output TSTDCRBUSO[15] = CELL_E[4].OUT_SEC_BEL[10];
				output TSTDCRBUSO[14] = CELL_E[3].OUT_TEST[0];
				output TSTDCRBUSO[13] = CELL_E[3].OUT_SEC_BEL[8];
				output TSTDCRBUSO[12] = CELL_E[3].OUT_SEC_BEL[9];
				output TSTDCRBUSO[11] = CELL_E[3].OUT_SEC_BEL[10];
				output TSTDCRBUSO[10] = CELL_E[2].OUT_TEST[0];
				output TSTDCRBUSO[9] = CELL_E[2].OUT_SEC_BEL[8];
				output TSTDCRBUSO[8] = CELL_E[2].OUT_SEC_BEL[9];
				output TSTDCRBUSO[7] = CELL_E[2].OUT_SEC_BEL[10];
				output TSTDCRBUSO[6] = CELL_E[1].OUT_TEST[0];
				output TSTDCRBUSO[5] = CELL_E[1].OUT_SEC_BEL[8];
				output TSTDCRBUSO[4] = CELL_E[1].OUT_SEC_BEL[9];
				output TSTDCRBUSO[3] = CELL_E[1].OUT_SEC_BEL[10];
				output TSTDCRBUSO[2] = CELL_E[0].OUT_TEST[0];
				output TSTDCRBUSO[1] = CELL_E[0].OUT_SEC_BEL[8];
				output TSTDCRBUSO[0] = CELL_E[0].OUT_SEC_BEL[9];
				output TSTDSOCMABORTOPO = CELL_E[13].OUT_SEC_BEL[12];
				output TSTDSOCMABORTREQO = CELL_E[14].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[29] = CELL_E[4].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[28] = CELL_E[3].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[27] = CELL_E[2].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[26] = CELL_E[1].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[25] = CELL_E[0].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[24] = CELL_E[15].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[23] = CELL_N[6].OUT_TEST[0];
				output TSTDSOCMABUSO[22] = CELL_N[5].OUT_TEST[2];
				output TSTDSOCMABUSO[21] = CELL_N[5].OUT_TEST[0];
				output TSTDSOCMABUSO[20] = CELL_N[4].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[19] = CELL_N[4].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[18] = CELL_N[3].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[17] = CELL_N[3].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[16] = CELL_N[2].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[15] = CELL_N[2].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[14] = CELL_N[1].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[13] = CELL_N[1].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[12] = CELL_N[6].OUT_SEC_BEL[8];
				output TSTDSOCMABUSO[11] = CELL_N[6].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[10] = CELL_N[6].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[9] = CELL_N[6].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[8] = CELL_N[5].OUT_SEC_BEL[8];
				output TSTDSOCMABUSO[7] = CELL_N[5].OUT_SEC_BEL[9];
				output TSTDSOCMABUSO[6] = CELL_N[5].OUT_SEC_BEL[10];
				output TSTDSOCMABUSO[5] = CELL_N[5].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[4] = CELL_N[4].OUT_SEC_BEL[11];
				output TSTDSOCMABUSO[3] = CELL_N[4].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[2] = CELL_N[3].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[1] = CELL_N[2].OUT_SEC_BEL[12];
				output TSTDSOCMABUSO[0] = CELL_N[1].OUT_SEC_BEL[12];
				output TSTDSOCMBYTEENO[3] = CELL_E[8].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[2] = CELL_E[7].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[1] = CELL_E[6].OUT_SEC_BEL[11];
				output TSTDSOCMBYTEENO[0] = CELL_E[5].OUT_SEC_BEL[11];
				output TSTDSOCMDBUSO[7] = CELL_E[10].OUT_SEC_BEL[10];
				output TSTDSOCMDBUSO[6] = CELL_E[9].OUT_TEST[0];
				output TSTDSOCMDBUSO[5] = CELL_E[9].OUT_SEC_BEL[8];
				output TSTDSOCMDBUSO[4] = CELL_E[9].OUT_SEC_BEL[9];
				output TSTDSOCMDBUSO[3] = CELL_E[9].OUT_SEC_BEL[10];
				output TSTDSOCMDBUSO[2] = CELL_E[8].OUT_TEST[0];
				output TSTDSOCMDBUSO[1] = CELL_E[8].OUT_SEC_BEL[8];
				output TSTDSOCMDBUSO[0] = CELL_E[8].OUT_SEC_BEL[9];
				output TSTDSOCMDCRACKO = CELL_E[10].OUT_SEC_BEL[9];
				output TSTDSOCMHOLDO = CELL_E[5].OUT_TEST[2];
				output TSTDSOCMLOADREQO = CELL_E[9].OUT_SEC_BEL[11];
				output TSTDSOCMSTOREREQO = CELL_E[10].OUT_SEC_BEL[11];
				output TSTDSOCMWAITO = CELL_E[11].OUT_SEC_BEL[11];
				output TSTDSOCMWRDBUSO[31] = CELL_N[3].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[30] = CELL_N[2].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[29] = CELL_N[1].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[28] = CELL_N[0].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[27] = CELL_N[6].OUT_TEST[10];
				output TSTDSOCMWRDBUSO[26] = CELL_N[6].OUT_TEST[8];
				output TSTDSOCMWRDBUSO[25] = CELL_N[5].OUT_TEST[10];
				output TSTDSOCMWRDBUSO[24] = CELL_N[5].OUT_TEST[8];
				output TSTDSOCMWRDBUSO[23] = CELL_N[4].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[22] = CELL_N[4].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[21] = CELL_N[3].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[20] = CELL_N[3].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[19] = CELL_N[2].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[18] = CELL_N[2].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[17] = CELL_N[1].OUT_TEST[2];
				output TSTDSOCMWRDBUSO[16] = CELL_N[1].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[15] = CELL_N[0].OUT_SEC_BEL[10];
				output TSTDSOCMWRDBUSO[14] = CELL_N[0].OUT_SEC_BEL[11];
				output TSTDSOCMWRDBUSO[13] = CELL_N[6].OUT_TEST[6];
				output TSTDSOCMWRDBUSO[12] = CELL_N[6].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[11] = CELL_N[5].OUT_TEST[6];
				output TSTDSOCMWRDBUSO[10] = CELL_N[5].OUT_TEST[4];
				output TSTDSOCMWRDBUSO[9] = CELL_N[4].OUT_TEST[0];
				output TSTDSOCMWRDBUSO[8] = CELL_N[4].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[7] = CELL_N[3].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[6] = CELL_N[3].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[5] = CELL_N[2].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[4] = CELL_N[2].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[3] = CELL_N[1].OUT_SEC_BEL[8];
				output TSTDSOCMWRDBUSO[2] = CELL_N[1].OUT_SEC_BEL[9];
				output TSTDSOCMWRDBUSO[1] = CELL_N[0].OUT_SEC_BEL[12];
				output TSTDSOCMWRDBUSO[0] = CELL_N[6].OUT_TEST[2];
				output TSTDSOCMXLATEVALIDO = CELL_E[12].OUT_SEC_BEL[11];
				output TSTISOCMABORTO = CELL_S[0].OUT_TEST[2];
				output TSTISOCMABUSO[29] = CELL_S[0].OUT_TEST[0];
				output TSTISOCMABUSO[28] = CELL_S[7].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[27] = CELL_S[7].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[26] = CELL_S[7].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[25] = CELL_S[7].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[24] = CELL_S[6].OUT_SEC_BEL[8];
				output TSTISOCMABUSO[23] = CELL_S[6].OUT_SEC_BEL[9];
				output TSTISOCMABUSO[22] = CELL_S[6].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[21] = CELL_S[6].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[20] = CELL_S[5].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[19] = CELL_S[5].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[18] = CELL_S[5].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[17] = CELL_S[5].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[16] = CELL_S[4].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[15] = CELL_S[4].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[14] = CELL_S[4].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[13] = CELL_S[4].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[12] = CELL_S[3].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[11] = CELL_S[3].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[10] = CELL_S[3].OUT_SEC_BEL[14];
				output TSTISOCMABUSO[9] = CELL_S[3].OUT_SEC_BEL[15];
				output TSTISOCMABUSO[8] = CELL_S[2].OUT_SEC_BEL[9];
				output TSTISOCMABUSO[7] = CELL_S[2].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[6] = CELL_S[2].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[5] = CELL_S[2].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[4] = CELL_S[1].OUT_SEC_BEL[10];
				output TSTISOCMABUSO[3] = CELL_S[1].OUT_SEC_BEL[11];
				output TSTISOCMABUSO[2] = CELL_S[1].OUT_SEC_BEL[12];
				output TSTISOCMABUSO[1] = CELL_S[1].OUT_SEC_BEL[13];
				output TSTISOCMABUSO[0] = CELL_S[0].OUT_SEC_BEL[8];
				output TSTISOCMHOLDO = CELL_W[2].OUT_SEC_BEL[10];
				output TSTISOCMICUREADYO = CELL_S[0].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[63] = CELL_W[5].OUT_TEST[0];
				output TSTISOCMRDATAO[62] = CELL_W[4].OUT_TEST[2];
				output TSTISOCMRDATAO[61] = CELL_W[4].OUT_TEST[0];
				output TSTISOCMRDATAO[60] = CELL_W[3].OUT_TEST[4];
				output TSTISOCMRDATAO[59] = CELL_W[3].OUT_TEST[2];
				output TSTISOCMRDATAO[58] = CELL_W[2].OUT_TEST[4];
				output TSTISOCMRDATAO[57] = CELL_W[2].OUT_TEST[2];
				output TSTISOCMRDATAO[56] = CELL_W[1].OUT_TEST[4];
				output TSTISOCMRDATAO[55] = CELL_W[1].OUT_TEST[2];
				output TSTISOCMRDATAO[54] = CELL_W[0].OUT_TEST[4];
				output TSTISOCMRDATAO[53] = CELL_W[0].OUT_TEST[2];
				output TSTISOCMRDATAO[52] = CELL_W[15].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[51] = CELL_W[15].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[50] = CELL_W[15].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[49] = CELL_W[15].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[48] = CELL_W[14].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[47] = CELL_W[14].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[46] = CELL_W[14].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[45] = CELL_W[14].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[44] = CELL_W[13].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[43] = CELL_W[13].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[42] = CELL_W[13].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[41] = CELL_W[13].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[40] = CELL_W[12].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[39] = CELL_W[12].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[38] = CELL_W[12].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[37] = CELL_W[12].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[36] = CELL_W[11].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[35] = CELL_W[11].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[34] = CELL_W[11].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[33] = CELL_W[11].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[32] = CELL_W[10].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[31] = CELL_W[10].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[30] = CELL_W[10].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[29] = CELL_W[10].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[28] = CELL_W[9].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[27] = CELL_W[9].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[26] = CELL_W[9].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[25] = CELL_W[9].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[24] = CELL_W[8].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[23] = CELL_W[8].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[22] = CELL_W[8].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[21] = CELL_W[8].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[20] = CELL_W[7].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[19] = CELL_W[7].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[18] = CELL_W[7].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[17] = CELL_W[7].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[16] = CELL_W[6].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[15] = CELL_W[6].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[14] = CELL_W[6].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[13] = CELL_W[6].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[12] = CELL_W[5].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[11] = CELL_W[5].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[10] = CELL_W[5].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[9] = CELL_W[5].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[8] = CELL_W[4].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[7] = CELL_W[4].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[6] = CELL_W[4].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[5] = CELL_W[4].OUT_SEC_BEL[11];
				output TSTISOCMRDATAO[4] = CELL_W[3].OUT_TEST[0];
				output TSTISOCMRDATAO[3] = CELL_W[3].OUT_SEC_BEL[8];
				output TSTISOCMRDATAO[2] = CELL_W[3].OUT_SEC_BEL[9];
				output TSTISOCMRDATAO[1] = CELL_W[3].OUT_SEC_BEL[10];
				output TSTISOCMRDATAO[0] = CELL_W[2].OUT_TEST[0];
				output TSTISOCMRDDVALIDO[1] = CELL_W[2].OUT_SEC_BEL[8];
				output TSTISOCMRDDVALIDO[0] = CELL_W[2].OUT_SEC_BEL[9];
				output TSTISOCMREQPENDO = CELL_S[0].OUT_SEC_BEL[10];
				output TSTISOCMXLATEVALIDO = CELL_S[0].OUT_SEC_BEL[11];
				output TSTISOPFWDO = CELL_E[5].OUT_TEST[4];
				output TSTJTAGENO = CELL_W[0].OUT_TEST[0];
				output TSTOCMCOMPLETEO = CELL_E[6].OUT_TEST[2];
				output TSTPLBSAMPLECYCLEO = CELL_W[5].OUT_TEST[2];
				output TSTRDDBUSO[31] = CELL_E[4].OUT_TEST[4];
				output TSTRDDBUSO[30] = CELL_E[4].OUT_TEST[2];
				output TSTRDDBUSO[29] = CELL_E[3].OUT_TEST[4];
				output TSTRDDBUSO[28] = CELL_E[3].OUT_TEST[2];
				output TSTRDDBUSO[27] = CELL_E[2].OUT_TEST[4];
				output TSTRDDBUSO[26] = CELL_E[2].OUT_TEST[2];
				output TSTRDDBUSO[25] = CELL_E[1].OUT_TEST[4];
				output TSTRDDBUSO[24] = CELL_E[1].OUT_TEST[2];
				output TSTRDDBUSO[23] = CELL_E[0].OUT_TEST[4];
				output TSTRDDBUSO[22] = CELL_E[0].OUT_TEST[2];
				output TSTRDDBUSO[21] = CELL_E[15].OUT_SEC_BEL[8];
				output TSTRDDBUSO[20] = CELL_E[15].OUT_SEC_BEL[9];
				output TSTRDDBUSO[19] = CELL_E[15].OUT_SEC_BEL[10];
				output TSTRDDBUSO[18] = CELL_E[15].OUT_SEC_BEL[11];
				output TSTRDDBUSO[17] = CELL_E[14].OUT_SEC_BEL[8];
				output TSTRDDBUSO[16] = CELL_E[14].OUT_SEC_BEL[9];
				output TSTRDDBUSO[15] = CELL_E[14].OUT_SEC_BEL[10];
				output TSTRDDBUSO[14] = CELL_E[14].OUT_SEC_BEL[11];
				output TSTRDDBUSO[13] = CELL_E[13].OUT_SEC_BEL[8];
				output TSTRDDBUSO[12] = CELL_E[13].OUT_SEC_BEL[9];
				output TSTRDDBUSO[11] = CELL_E[13].OUT_SEC_BEL[10];
				output TSTRDDBUSO[10] = CELL_E[13].OUT_SEC_BEL[11];
				output TSTRDDBUSO[9] = CELL_E[12].OUT_TEST[0];
				output TSTRDDBUSO[8] = CELL_E[12].OUT_SEC_BEL[8];
				output TSTRDDBUSO[7] = CELL_E[12].OUT_SEC_BEL[9];
				output TSTRDDBUSO[6] = CELL_E[12].OUT_SEC_BEL[10];
				output TSTRDDBUSO[5] = CELL_E[11].OUT_TEST[0];
				output TSTRDDBUSO[4] = CELL_E[11].OUT_SEC_BEL[8];
				output TSTRDDBUSO[3] = CELL_E[11].OUT_SEC_BEL[9];
				output TSTRDDBUSO[2] = CELL_E[11].OUT_SEC_BEL[10];
				output TSTRDDBUSO[1] = CELL_E[10].OUT_TEST[0];
				output TSTRDDBUSO[0] = CELL_E[10].OUT_SEC_BEL[8];
				output TSTRESETCHIPO = CELL_W[0].OUT_SEC_BEL[10];
				output TSTRESETCOREO = CELL_W[0].OUT_SEC_BEL[9];
				output TSTRESETSYSO = CELL_W[0].OUT_SEC_BEL[8];
				output TSTTIMERENO = CELL_W[1].OUT_SEC_BEL[10];
				output TSTTRSTNEGO = CELL_W[12].OUT_TEST[0];
			}

			// wire CELL_W[0].IMUX_CLK_OPTINV[1]   PPC405.PLBCLK
			// wire CELL_W[0].IMUX_TI_OPTINV[0]    PPC405.TIEC405DETERMINISTICMULT
			// wire CELL_W[0].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[30]
			// wire CELL_W[0].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[31]
			// wire CELL_W[0].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[60]
			// wire CELL_W[0].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[60]
			// wire CELL_W[0].IMUX_G0_DATA[2]      PPC405.TSTRESETCHIPI
			// wire CELL_W[0].IMUX_G0_DATA[3]      PPC405.TSTISOCMREQPENDI
			// wire CELL_W[0].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[61]
			// wire CELL_W[0].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[61]
			// wire CELL_W[0].IMUX_G1_DATA[2]      PPC405.TSTCPUCLKI
			// wire CELL_W[0].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[62]
			// wire CELL_W[0].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[62]
			// wire CELL_W[0].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[11]
			// wire CELL_W[0].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[63]
			// wire CELL_W[0].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[63]
			// wire CELL_W[0].IMUX_G3_DATA[2]      PPC405.TSTISOCMXLATEVALIDI
			// wire CELL_W[0].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[60]
			// wire CELL_W[0].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[61]
			// wire CELL_W[0].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[62]
			// wire CELL_W[0].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[63]
			// wire CELL_W[0].OUT_FAN_BEL[4]       PPC405.C405RSTCHIPRESETREQ
			// wire CELL_W[0].OUT_FAN_BEL[5]       PPC405.C405RSTCORERESETREQ
			// wire CELL_W[0].OUT_FAN_BEL[6]       PPC405.C405CPMTIMERIRQ
			// wire CELL_W[0].OUT_FAN_BEL[7]       PPC405.C405CPMTIMERRESETREQ
			// wire CELL_W[0].OUT_SEC_BEL[8]       PPC405.TSTRESETSYSO
			// wire CELL_W[0].OUT_SEC_BEL[9]       PPC405.TSTRESETCOREO
			// wire CELL_W[0].OUT_SEC_BEL[10]      PPC405.TSTRESETCHIPO
			// wire CELL_W[0].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[26]
			// wire CELL_W[0].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[21]
			// wire CELL_W[0].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[7]
			// wire CELL_W[0].OUT_SEC_BEL[14]      PPC405.C405DBGWBFULL
			// wire CELL_W[0].OUT_SEC_BEL[15]      PPC405.C405DBGWBCOMPLETE
			// wire CELL_W[0].OUT_TEST[0]          PPC405.TSTJTAGENO
			// wire CELL_W[0].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[53]
			// wire CELL_W[0].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[54]
			// wire CELL_W[1].IMUX_CE_OPTINV[0]    PPC405.CPMC405CPUCLKEN
			// wire CELL_W[1].IMUX_TI_OPTINV[0]    PPC405.TIEC405DISOPERANDFWD
			// wire CELL_W[1].IMUX_TI_OPTINV[1]    PPC405.TIEC405MMUEN
			// wire CELL_W[1].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[29]
			// wire CELL_W[1].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[56]
			// wire CELL_W[1].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[56]
			// wire CELL_W[1].IMUX_G0_DATA[2]      PPC405.DBGC405DEBUGHALT
			// wire CELL_W[1].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[0]
			// wire CELL_W[1].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[57]
			// wire CELL_W[1].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[57]
			// wire CELL_W[1].IMUX_G1_DATA[2]      PPC405.TSTCLKINACTI
			// wire CELL_W[1].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[1]
			// wire CELL_W[1].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[58]
			// wire CELL_W[1].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[58]
			// wire CELL_W[1].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[12]
			// wire CELL_W[1].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[59]
			// wire CELL_W[1].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[59]
			// wire CELL_W[1].IMUX_G3_DATA[2]      PPC405.TSTISOCMICUREADYI
			// wire CELL_W[1].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[56]
			// wire CELL_W[1].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[57]
			// wire CELL_W[1].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[58]
			// wire CELL_W[1].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[59]
			// wire CELL_W[1].OUT_FAN_BEL[4]       PPC405.C405PLBDCUREQUEST
			// wire CELL_W[1].OUT_FAN_BEL[5]       PPC405.C405PLBDCUPRIORITY[0]
			// wire CELL_W[1].OUT_FAN_BEL[6]       PPC405.C405PLBDCUPRIORITY[1]
			// wire CELL_W[1].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABORT
			// wire CELL_W[1].OUT_SEC_BEL[8]       PPC405.TSTCPUCLKO
			// wire CELL_W[1].OUT_SEC_BEL[9]       PPC405.TSTCPUCLKENO
			// wire CELL_W[1].OUT_SEC_BEL[10]      PPC405.TSTTIMERENO
			// wire CELL_W[1].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[27]
			// wire CELL_W[1].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[22]
			// wire CELL_W[1].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[8]
			// wire CELL_W[1].OUT_SEC_BEL[14]      PPC405.C405DBGWBIAR[0]
			// wire CELL_W[1].OUT_SEC_BEL[15]      PPC405.C405PLBDCURNW
			// wire CELL_W[1].OUT_TEST[0]          PPC405.TSTCLKINACTO
			// wire CELL_W[1].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[55]
			// wire CELL_W[1].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[56]
			// wire CELL_W[2].IMUX_CE_OPTINV[0]    PPC405.CPMC405TIMERCLKEN
			// wire CELL_W[2].IMUX_TI_OPTINV[0]    PPC405.TIEC405PVR[26]
			// wire CELL_W[2].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[27]
			// wire CELL_W[2].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[28]
			// wire CELL_W[2].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[52]
			// wire CELL_W[2].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[52]
			// wire CELL_W[2].IMUX_G0_DATA[2]      PPC405.DBGC405UNCONDDEBUGEVENT
			// wire CELL_W[2].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[3]
			// wire CELL_W[2].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[53]
			// wire CELL_W[2].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[53]
			// wire CELL_W[2].IMUX_G1_DATA[2]      PPC405.TSTISOCMHOLDI
			// wire CELL_W[2].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[4]
			// wire CELL_W[2].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[54]
			// wire CELL_W[2].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[54]
			// wire CELL_W[2].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[13]
			// wire CELL_W[2].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[55]
			// wire CELL_W[2].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[55]
			// wire CELL_W[2].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[2]
			// wire CELL_W[2].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[52]
			// wire CELL_W[2].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[53]
			// wire CELL_W[2].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[54]
			// wire CELL_W[2].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[55]
			// wire CELL_W[2].OUT_FAN_BEL[4]       PPC405.C405PLBDCUGUARDED
			// wire CELL_W[2].OUT_FAN_BEL[5]       PPC405.C405PLBDCUWRITETHRU
			// wire CELL_W[2].OUT_FAN_BEL[6]       PPC405.C405DBGWBIAR[11]
			// wire CELL_W[2].OUT_FAN_BEL[7]       PPC405.C405DBGWBIAR[12]
			// wire CELL_W[2].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDDVALIDO[1]
			// wire CELL_W[2].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDDVALIDO[0]
			// wire CELL_W[2].OUT_SEC_BEL[10]      PPC405.TSTISOCMHOLDO
			// wire CELL_W[2].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[28]
			// wire CELL_W[2].OUT_SEC_BEL[12]      PPC405.C405PLBICUABORT
			// wire CELL_W[2].OUT_SEC_BEL[13]      PPC405.C405PLBICUPRIORITY[1]
			// wire CELL_W[2].OUT_SEC_BEL[14]      PPC405.C405PLBICUPRIORITY[0]
			// wire CELL_W[2].OUT_SEC_BEL[15]      PPC405.C405PLBICUREQUEST
			// wire CELL_W[2].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[0]
			// wire CELL_W[2].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[57]
			// wire CELL_W[2].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[58]
			// wire CELL_W[3].IMUX_CLK_OPTINV[0]   PPC405.CPMC405TIMERTICK
			// wire CELL_W[3].IMUX_CE_OPTINV[0]    PPC405.CPMC405JTAGCLKEN
			// wire CELL_W[3].IMUX_TI_OPTINV[0]    PPC405.TIEC405PVR[23]
			// wire CELL_W[3].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[24]
			// wire CELL_W[3].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[25]
			// wire CELL_W[3].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[48]
			// wire CELL_W[3].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[48]
			// wire CELL_W[3].IMUX_G0_DATA[2]      PPC405.TSTISOCMRDDVALIDI[0]
			// wire CELL_W[3].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[7]
			// wire CELL_W[3].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[49]
			// wire CELL_W[3].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[49]
			// wire CELL_W[3].IMUX_G1_DATA[2]      PPC405.TSTISOCMRDATAI[14]
			// wire CELL_W[3].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[50]
			// wire CELL_W[3].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[50]
			// wire CELL_W[3].IMUX_G2_DATA[2]      PPC405.TSTISOCMABUSI[5]
			// wire CELL_W[3].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[51]
			// wire CELL_W[3].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[51]
			// wire CELL_W[3].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[6]
			// wire CELL_W[3].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[48]
			// wire CELL_W[3].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[49]
			// wire CELL_W[3].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[50]
			// wire CELL_W[3].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[51]
			// wire CELL_W[3].OUT_FAN_BEL[4]       PPC405.C405PLBDCUBE[4]
			// wire CELL_W[3].OUT_FAN_BEL[5]       PPC405.C405PLBDCUBE[5]
			// wire CELL_W[3].OUT_FAN_BEL[6]       PPC405.C405PLBDCUBE[6]
			// wire CELL_W[3].OUT_FAN_BEL[7]       PPC405.C405PLBDCUBE[7]
			// wire CELL_W[3].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[3]
			// wire CELL_W[3].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[2]
			// wire CELL_W[3].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[1]
			// wire CELL_W[3].OUT_SEC_BEL[11]      PPC405.C405DBGWBIAR[29]
			// wire CELL_W[3].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[16]
			// wire CELL_W[3].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[15]
			// wire CELL_W[3].OUT_SEC_BEL[14]      PPC405.C405DBGWBIAR[14]
			// wire CELL_W[3].OUT_SEC_BEL[15]      PPC405.C405DBGWBIAR[13]
			// wire CELL_W[3].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[4]
			// wire CELL_W[3].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[59]
			// wire CELL_W[3].OUT_TEST[4]          PPC405.TSTISOCMRDATAO[60]
			// wire CELL_W[4].IMUX_TI_OPTINV[0]    PPC405.MCBCPUCLKEN
			// wire CELL_W[4].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[20]
			// wire CELL_W[4].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[21]
			// wire CELL_W[4].IMUX_TS_OPTINV[1]    PPC405.TIEC405PVR[22]
			// wire CELL_W[4].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[44]
			// wire CELL_W[4].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[44]
			// wire CELL_W[4].IMUX_G0_DATA[2]      PPC405.DBGC405EXTBUSHOLDACK
			// wire CELL_W[4].IMUX_G0_DATA[3]      PPC405.TSTISOCMABUSI[9]
			// wire CELL_W[4].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[45]
			// wire CELL_W[4].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[45]
			// wire CELL_W[4].IMUX_G1_DATA[2]      PPC405.TSTISOCMRDDVALIDI[1]
			// wire CELL_W[4].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[10]
			// wire CELL_W[4].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[46]
			// wire CELL_W[4].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[46]
			// wire CELL_W[4].IMUX_G2_DATA[2]      PPC405.TSTISOCMRDATAI[15]
			// wire CELL_W[4].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[47]
			// wire CELL_W[4].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[47]
			// wire CELL_W[4].IMUX_G3_DATA[2]      PPC405.TSTISOCMABUSI[8]
			// wire CELL_W[4].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[44]
			// wire CELL_W[4].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[45]
			// wire CELL_W[4].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[46]
			// wire CELL_W[4].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[47]
			// wire CELL_W[4].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[28]
			// wire CELL_W[4].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[29]
			// wire CELL_W[4].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[30]
			// wire CELL_W[4].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[31]
			// wire CELL_W[4].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[8]
			// wire CELL_W[4].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[7]
			// wire CELL_W[4].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[6]
			// wire CELL_W[4].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[5]
			// wire CELL_W[4].OUT_SEC_BEL[12]      PPC405.C405DBGWBIAR[18]
			// wire CELL_W[4].OUT_SEC_BEL[13]      PPC405.C405DBGWBIAR[17]
			// wire CELL_W[4].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[29]
			// wire CELL_W[4].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[28]
			// wire CELL_W[4].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[61]
			// wire CELL_W[4].OUT_TEST[2]          PPC405.TSTISOCMRDATAO[62]
			// wire CELL_W[5].IMUX_TI_OPTINV[0]    PPC405.MCBJTAGEN
			// wire CELL_W[5].IMUX_TI_OPTINV[1]    PPC405.TIEC405PVR[18]
			// wire CELL_W[5].IMUX_TS_OPTINV[0]    PPC405.TIEC405PVR[19]
			// wire CELL_W[5].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[40]
			// wire CELL_W[5].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[40]
			// wire CELL_W[5].IMUX_G0_DATA[2]      PPC405.PLBC405DCUWRDACK
			// wire CELL_W[5].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[16]
			// wire CELL_W[5].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[41]
			// wire CELL_W[5].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[41]
			// wire CELL_W[5].IMUX_G1_DATA[2]      PPC405.CPMC405CORECLKINACTIVE
			// wire CELL_W[5].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[11]
			// wire CELL_W[5].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[42]
			// wire CELL_W[5].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[42]
			// wire CELL_W[5].IMUX_G2_DATA[2]      PPC405.TSTRESETCOREI
			// wire CELL_W[5].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[12]
			// wire CELL_W[5].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[43]
			// wire CELL_W[5].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[43]
			// wire CELL_W[5].IMUX_G3_DATA[2]      PPC405.TSTISOCMRDATAI[0]
			// wire CELL_W[5].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[40]
			// wire CELL_W[5].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[41]
			// wire CELL_W[5].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[42]
			// wire CELL_W[5].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[43]
			// wire CELL_W[5].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[24]
			// wire CELL_W[5].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[25]
			// wire CELL_W[5].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[26]
			// wire CELL_W[5].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[27]
			// wire CELL_W[5].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[12]
			// wire CELL_W[5].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[11]
			// wire CELL_W[5].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[10]
			// wire CELL_W[5].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[9]
			// wire CELL_W[5].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[27]
			// wire CELL_W[5].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[26]
			// wire CELL_W[5].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[25]
			// wire CELL_W[5].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[24]
			// wire CELL_W[5].OUT_TEST[0]          PPC405.TSTISOCMRDATAO[63]
			// wire CELL_W[5].OUT_TEST[2]          PPC405.TSTPLBSAMPLECYCLEO
			// wire CELL_W[6].IMUX_TI_OPTINV[0]    PPC405.MCBTIMEREN
			// wire CELL_W[6].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[36]
			// wire CELL_W[6].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[36]
			// wire CELL_W[6].IMUX_G0_DATA[2]      PPC405.PLBC405DCURDWDADDR[1]
			// wire CELL_W[6].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[1]
			// wire CELL_W[6].IMUX_G0_DATA[4]      PPC405.TSTISOCMABUSI[15]
			// wire CELL_W[6].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[37]
			// wire CELL_W[6].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[37]
			// wire CELL_W[6].IMUX_G1_DATA[2]      PPC405.PLBC405DCURDWDADDR[2]
			// wire CELL_W[6].IMUX_G1_DATA[3]      PPC405.TSTPLBSAMPLECYCLEI
			// wire CELL_W[6].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[38]
			// wire CELL_W[6].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[38]
			// wire CELL_W[6].IMUX_G2_DATA[2]      PPC405.PLBC405DCURDWDADDR[3]
			// wire CELL_W[6].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[13]
			// wire CELL_W[6].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[39]
			// wire CELL_W[6].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[39]
			// wire CELL_W[6].IMUX_G3_DATA[2]      PPC405.PLBC405DCURDDACK
			// wire CELL_W[6].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[14]
			// wire CELL_W[6].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[36]
			// wire CELL_W[6].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[37]
			// wire CELL_W[6].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[38]
			// wire CELL_W[6].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[39]
			// wire CELL_W[6].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[20]
			// wire CELL_W[6].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[21]
			// wire CELL_W[6].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[22]
			// wire CELL_W[6].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[23]
			// wire CELL_W[6].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[16]
			// wire CELL_W[6].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[15]
			// wire CELL_W[6].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[14]
			// wire CELL_W[6].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[13]
			// wire CELL_W[6].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[23]
			// wire CELL_W[6].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[22]
			// wire CELL_W[6].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[21]
			// wire CELL_W[6].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[20]
			// wire CELL_W[7].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[32]
			// wire CELL_W[7].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[32]
			// wire CELL_W[7].IMUX_G0_DATA[2]      PPC405.PLBC405DCUADDRACK
			// wire CELL_W[7].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[2]
			// wire CELL_W[7].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[33]
			// wire CELL_W[7].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[33]
			// wire CELL_W[7].IMUX_G1_DATA[2]      PPC405.PLBC405DCUSSIZE1
			// wire CELL_W[7].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[16]
			// wire CELL_W[7].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[34]
			// wire CELL_W[7].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[34]
			// wire CELL_W[7].IMUX_G2_DATA[2]      PPC405.PLBC405DCUBUSY
			// wire CELL_W[7].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[17]
			// wire CELL_W[7].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[35]
			// wire CELL_W[7].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[35]
			// wire CELL_W[7].IMUX_G3_DATA[2]      PPC405.PLBC405DCUERR
			// wire CELL_W[7].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[18]
			// wire CELL_W[7].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[32]
			// wire CELL_W[7].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[33]
			// wire CELL_W[7].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[34]
			// wire CELL_W[7].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[35]
			// wire CELL_W[7].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[16]
			// wire CELL_W[7].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[17]
			// wire CELL_W[7].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[18]
			// wire CELL_W[7].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[19]
			// wire CELL_W[7].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[20]
			// wire CELL_W[7].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[19]
			// wire CELL_W[7].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[18]
			// wire CELL_W[7].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[17]
			// wire CELL_W[7].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[19]
			// wire CELL_W[7].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[18]
			// wire CELL_W[7].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[17]
			// wire CELL_W[7].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[16]
			// wire CELL_W[8].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[28]
			// wire CELL_W[8].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[28]
			// wire CELL_W[8].IMUX_G0_DATA[2]      PPC405.PLBC405ICUADDRACK
			// wire CELL_W[8].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[3]
			// wire CELL_W[8].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[29]
			// wire CELL_W[8].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[29]
			// wire CELL_W[8].IMUX_G1_DATA[2]      PPC405.PLBC405ICUSSIZE1
			// wire CELL_W[8].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[19]
			// wire CELL_W[8].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[30]
			// wire CELL_W[8].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[30]
			// wire CELL_W[8].IMUX_G2_DATA[2]      PPC405.PLBC405ICUBUSY
			// wire CELL_W[8].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[20]
			// wire CELL_W[8].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[31]
			// wire CELL_W[8].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[31]
			// wire CELL_W[8].IMUX_G3_DATA[2]      PPC405.PLBC405ICUERR
			// wire CELL_W[8].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[21]
			// wire CELL_W[8].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[28]
			// wire CELL_W[8].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[29]
			// wire CELL_W[8].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[30]
			// wire CELL_W[8].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[31]
			// wire CELL_W[8].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[12]
			// wire CELL_W[8].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[13]
			// wire CELL_W[8].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[14]
			// wire CELL_W[8].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[15]
			// wire CELL_W[8].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[24]
			// wire CELL_W[8].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[23]
			// wire CELL_W[8].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[22]
			// wire CELL_W[8].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[21]
			// wire CELL_W[8].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[15]
			// wire CELL_W[8].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[14]
			// wire CELL_W[8].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[13]
			// wire CELL_W[8].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[12]
			// wire CELL_W[9].IMUX_CLK_OPTINV[0]   PPC405.CPMC405CLOCK
			// wire CELL_W[9].IMUX_G0_DATA[0]      PPC405.PLBC405DCURDDBUS[24]
			// wire CELL_W[9].IMUX_G0_DATA[1]      PPC405.PLBC405ICURDDBUS[24]
			// wire CELL_W[9].IMUX_G0_DATA[2]      PPC405.PLBC405ICURDWDADDR[1]
			// wire CELL_W[9].IMUX_G0_DATA[3]      PPC405.TSTISOCMRDATAI[4]
			// wire CELL_W[9].IMUX_G1_DATA[0]      PPC405.PLBC405DCURDDBUS[25]
			// wire CELL_W[9].IMUX_G1_DATA[1]      PPC405.PLBC405ICURDDBUS[25]
			// wire CELL_W[9].IMUX_G1_DATA[2]      PPC405.PLBC405ICURDWDADDR[2]
			// wire CELL_W[9].IMUX_G1_DATA[3]      PPC405.TSTISOCMABUSI[22]
			// wire CELL_W[9].IMUX_G2_DATA[0]      PPC405.PLBC405DCURDDBUS[26]
			// wire CELL_W[9].IMUX_G2_DATA[1]      PPC405.PLBC405ICURDDBUS[26]
			// wire CELL_W[9].IMUX_G2_DATA[2]      PPC405.PLBC405ICURDWDADDR[3]
			// wire CELL_W[9].IMUX_G2_DATA[3]      PPC405.TSTISOCMABUSI[23]
			// wire CELL_W[9].IMUX_G3_DATA[0]      PPC405.PLBC405DCURDDBUS[27]
			// wire CELL_W[9].IMUX_G3_DATA[1]      PPC405.PLBC405ICURDDBUS[27]
			// wire CELL_W[9].IMUX_G3_DATA[2]      PPC405.PLBC405ICURDDACK
			// wire CELL_W[9].IMUX_G3_DATA[3]      PPC405.TSTISOCMABUSI[24]
			// wire CELL_W[9].OUT_FAN_BEL[0]       PPC405.C405PLBDCUWRDBUS[24]
			// wire CELL_W[9].OUT_FAN_BEL[1]       PPC405.C405PLBDCUWRDBUS[25]
			// wire CELL_W[9].OUT_FAN_BEL[2]       PPC405.C405PLBDCUWRDBUS[26]
			// wire CELL_W[9].OUT_FAN_BEL[3]       PPC405.C405PLBDCUWRDBUS[27]
			// wire CELL_W[9].OUT_FAN_BEL[4]       PPC405.C405PLBDCUABUS[8]
			// wire CELL_W[9].OUT_FAN_BEL[5]       PPC405.C405PLBDCUABUS[9]
			// wire CELL_W[9].OUT_FAN_BEL[6]       PPC405.C405PLBDCUABUS[10]
			// wire CELL_W[9].OUT_FAN_BEL[7]       PPC405.C405PLBDCUABUS[11]
			// wire CELL_W[9].OUT_SEC_BEL[8]       PPC405.TSTISOCMRDATAO[28]
			// wire CELL_W[9].OUT_SEC_BEL[9]       PPC405.TSTISOCMRDATAO[27]
			// wire CELL_W[9].OUT_SEC_BEL[10]      PPC405.TSTISOCMRDATAO[26]
			// wire CELL_W[9].OUT_SEC_BEL[11]      PPC405.TSTISOCMRDATAO[25]
			// wire CELL_W[9].OUT_SEC_BEL[12]      PPC405.C405PLBICUABUS[11]
			// wire CELL_W[9].OUT_SEC_BEL[13]      PPC405.C405PLBICUABUS[10]
			// wire CELL_W[9].OUT_SEC_BEL[14]      PPC405.C405PLBICUABUS[9]
			// wire CELL_W[9].OUT_SEC_BEL[15]      PPC405.C405PLBICUABUS[8]
			// wire CELL_W[10].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[15]
			// wire CELL_W[10].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[16]
			// wire CELL_W[10].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[17]
			// wire CELL_W[10].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[20]
			// wire CELL_W[10].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[20]
			// wire CELL_W[10].IMUX_G0_DATA[2]     PPC405.EICC405CRITINPUTIRQ
			// wire CELL_W[10].IMUX_G0_DATA[3]     PPC405.TSTISOCMABUSI[27]
			// wire CELL_W[10].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[21]
			// wire CELL_W[10].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[21]
			// wire CELL_W[10].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[5]
			// wire CELL_W[10].IMUX_G1_DATA[3]     PPC405.TSTISOCMABUSI[28]
			// wire CELL_W[10].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[22]
			// wire CELL_W[10].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[22]
			// wire CELL_W[10].IMUX_G2_DATA[2]     PPC405.TSTISOCMABUSI[25]
			// wire CELL_W[10].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[23]
			// wire CELL_W[10].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[23]
			// wire CELL_W[10].IMUX_G3_DATA[2]     PPC405.TSTISOCMABUSI[26]
			// wire CELL_W[10].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[20]
			// wire CELL_W[10].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[21]
			// wire CELL_W[10].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[22]
			// wire CELL_W[10].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[23]
			// wire CELL_W[10].OUT_FAN_BEL[4]      PPC405.C405PLBDCUABUS[4]
			// wire CELL_W[10].OUT_FAN_BEL[5]      PPC405.C405PLBDCUABUS[5]
			// wire CELL_W[10].OUT_FAN_BEL[6]      PPC405.C405PLBDCUABUS[6]
			// wire CELL_W[10].OUT_FAN_BEL[7]      PPC405.C405PLBDCUABUS[7]
			// wire CELL_W[10].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[32]
			// wire CELL_W[10].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[31]
			// wire CELL_W[10].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[30]
			// wire CELL_W[10].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[29]
			// wire CELL_W[10].OUT_SEC_BEL[12]     PPC405.C405PLBICUABUS[7]
			// wire CELL_W[10].OUT_SEC_BEL[13]     PPC405.C405PLBICUABUS[6]
			// wire CELL_W[10].OUT_SEC_BEL[14]     PPC405.C405PLBICUABUS[5]
			// wire CELL_W[10].OUT_SEC_BEL[15]     PPC405.C405PLBICUABUS[4]
			// wire CELL_W[11].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETCHIP
			// wire CELL_W[11].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[12]
			// wire CELL_W[11].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[13]
			// wire CELL_W[11].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[14]
			// wire CELL_W[11].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[16]
			// wire CELL_W[11].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[16]
			// wire CELL_W[11].IMUX_G0_DATA[2]     PPC405.TSTRESETSYSI
			// wire CELL_W[11].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[17]
			// wire CELL_W[11].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[17]
			// wire CELL_W[11].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[6]
			// wire CELL_W[11].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[18]
			// wire CELL_W[11].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[18]
			// wire CELL_W[11].IMUX_G2_DATA[2]     PPC405.TSTISOCMABUSI[29]
			// wire CELL_W[11].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[19]
			// wire CELL_W[11].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[19]
			// wire CELL_W[11].IMUX_G3_DATA[2]     PPC405.TSTISOCMABORTI
			// wire CELL_W[11].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[16]
			// wire CELL_W[11].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[17]
			// wire CELL_W[11].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[18]
			// wire CELL_W[11].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[19]
			// wire CELL_W[11].OUT_FAN_BEL[4]      PPC405.C405PLBDCUABUS[0]
			// wire CELL_W[11].OUT_FAN_BEL[5]      PPC405.C405PLBDCUABUS[1]
			// wire CELL_W[11].OUT_FAN_BEL[6]      PPC405.C405PLBDCUABUS[2]
			// wire CELL_W[11].OUT_FAN_BEL[7]      PPC405.C405PLBDCUABUS[3]
			// wire CELL_W[11].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[36]
			// wire CELL_W[11].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[35]
			// wire CELL_W[11].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[34]
			// wire CELL_W[11].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[33]
			// wire CELL_W[11].OUT_SEC_BEL[12]     PPC405.C405PLBICUABUS[3]
			// wire CELL_W[11].OUT_SEC_BEL[13]     PPC405.C405PLBICUABUS[2]
			// wire CELL_W[11].OUT_SEC_BEL[14]     PPC405.C405PLBICUABUS[1]
			// wire CELL_W[11].OUT_SEC_BEL[15]     PPC405.C405PLBICUABUS[0]
			// wire CELL_W[12].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETCORE
			// wire CELL_W[12].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[9]
			// wire CELL_W[12].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[10]
			// wire CELL_W[12].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[11]
			// wire CELL_W[12].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[12]
			// wire CELL_W[12].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[12]
			// wire CELL_W[12].IMUX_G0_DATA[2]     PPC405.TSTJTAGENI
			// wire CELL_W[12].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[13]
			// wire CELL_W[12].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[13]
			// wire CELL_W[12].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[7]
			// wire CELL_W[12].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[14]
			// wire CELL_W[12].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[14]
			// wire CELL_W[12].IMUX_G2_DATA[2]     PPC405.JTGC405TRSTNEG
			// wire CELL_W[12].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[15]
			// wire CELL_W[12].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[15]
			// wire CELL_W[12].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[12]
			// wire CELL_W[12].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[13]
			// wire CELL_W[12].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[14]
			// wire CELL_W[12].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[15]
			// wire CELL_W[12].OUT_FAN_BEL[4]      PPC405.C405PLBDCUSIZE2
			// wire CELL_W[12].OUT_FAN_BEL[5]      PPC405.C405PLBDCUU0ATTR
			// wire CELL_W[12].OUT_FAN_BEL[6]      PPC405.C405PLBDCUCACHEABLE
			// wire CELL_W[12].OUT_FAN_BEL[7]      PPC405.C405DBGWBIAR[19]
			// wire CELL_W[12].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[40]
			// wire CELL_W[12].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[39]
			// wire CELL_W[12].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[38]
			// wire CELL_W[12].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[37]
			// wire CELL_W[12].OUT_SEC_BEL[12]     PPC405.C405PLBICUCACHEABLE
			// wire CELL_W[12].OUT_SEC_BEL[13]     PPC405.C405PLBICUU0ATTR
			// wire CELL_W[12].OUT_SEC_BEL[14]     PPC405.C405PLBICUSIZE[3]
			// wire CELL_W[12].OUT_SEC_BEL[15]     PPC405.C405PLBICUSIZE[2]
			// wire CELL_W[12].OUT_TEST[0]         PPC405.TSTTRSTNEGO
			// wire CELL_W[13].IMUX_SR_OPTINV[0]   PPC405.RSTC405RESETSYS
			// wire CELL_W[13].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[6]
			// wire CELL_W[13].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[7]
			// wire CELL_W[13].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[8]
			// wire CELL_W[13].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[8]
			// wire CELL_W[13].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[8]
			// wire CELL_W[13].IMUX_G0_DATA[2]     PPC405.TSTTIMERENI
			// wire CELL_W[13].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[9]
			// wire CELL_W[13].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[9]
			// wire CELL_W[13].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[8]
			// wire CELL_W[13].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[10]
			// wire CELL_W[13].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[10]
			// wire CELL_W[13].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[11]
			// wire CELL_W[13].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[11]
			// wire CELL_W[13].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[8]
			// wire CELL_W[13].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[9]
			// wire CELL_W[13].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[10]
			// wire CELL_W[13].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[11]
			// wire CELL_W[13].OUT_FAN_BEL[4]      PPC405.C405PLBDCUBE[0]
			// wire CELL_W[13].OUT_FAN_BEL[5]      PPC405.C405PLBDCUBE[1]
			// wire CELL_W[13].OUT_FAN_BEL[6]      PPC405.C405PLBDCUBE[2]
			// wire CELL_W[13].OUT_FAN_BEL[7]      PPC405.C405PLBDCUBE[3]
			// wire CELL_W[13].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[44]
			// wire CELL_W[13].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[43]
			// wire CELL_W[13].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[42]
			// wire CELL_W[13].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[41]
			// wire CELL_W[13].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[23]
			// wire CELL_W[13].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[9]
			// wire CELL_W[13].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[2]
			// wire CELL_W[13].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[1]
			// wire CELL_W[14].IMUX_TI_OPTINV[0]   PPC405.MCPPCRST
			// wire CELL_W[14].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[3]
			// wire CELL_W[14].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[4]
			// wire CELL_W[14].IMUX_TS_OPTINV[1]   PPC405.TIEC405PVR[5]
			// wire CELL_W[14].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[4]
			// wire CELL_W[14].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[4]
			// wire CELL_W[14].IMUX_G0_DATA[2]     PPC405.TSTCPUCLKENI
			// wire CELL_W[14].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[5]
			// wire CELL_W[14].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[5]
			// wire CELL_W[14].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[9]
			// wire CELL_W[14].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[6]
			// wire CELL_W[14].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[6]
			// wire CELL_W[14].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[7]
			// wire CELL_W[14].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[7]
			// wire CELL_W[14].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[4]
			// wire CELL_W[14].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[5]
			// wire CELL_W[14].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[6]
			// wire CELL_W[14].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[7]
			// wire CELL_W[14].OUT_FAN_BEL[4]      PPC405.C405RSTSYSRESETREQ
			// wire CELL_W[14].OUT_FAN_BEL[5]      PPC405.C405CPMCORESLEEPREQ
			// wire CELL_W[14].OUT_FAN_BEL[6]      PPC405.C405XXXMACHINECHECK
			// wire CELL_W[14].OUT_FAN_BEL[7]      PPC405.C405DBGLOADDATAONAPUDBUS
			// wire CELL_W[14].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[48]
			// wire CELL_W[14].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[47]
			// wire CELL_W[14].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[46]
			// wire CELL_W[14].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[45]
			// wire CELL_W[14].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[24]
			// wire CELL_W[14].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[10]
			// wire CELL_W[14].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[4]
			// wire CELL_W[14].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[3]
			// wire CELL_W[15].IMUX_TI_OPTINV[0]   PPC405.TIEC405PVR[0]
			// wire CELL_W[15].IMUX_TI_OPTINV[1]   PPC405.TIEC405PVR[1]
			// wire CELL_W[15].IMUX_TS_OPTINV[0]   PPC405.TIEC405PVR[2]
			// wire CELL_W[15].IMUX_G0_DATA[0]     PPC405.PLBC405DCURDDBUS[0]
			// wire CELL_W[15].IMUX_G0_DATA[1]     PPC405.PLBC405ICURDDBUS[0]
			// wire CELL_W[15].IMUX_G0_DATA[2]     PPC405.EICC405EXTINPUTIRQ
			// wire CELL_W[15].IMUX_G1_DATA[0]     PPC405.PLBC405DCURDDBUS[1]
			// wire CELL_W[15].IMUX_G1_DATA[1]     PPC405.PLBC405ICURDDBUS[1]
			// wire CELL_W[15].IMUX_G1_DATA[2]     PPC405.TSTISOCMRDATAI[10]
			// wire CELL_W[15].IMUX_G2_DATA[0]     PPC405.PLBC405DCURDDBUS[2]
			// wire CELL_W[15].IMUX_G2_DATA[1]     PPC405.PLBC405ICURDDBUS[2]
			// wire CELL_W[15].IMUX_G3_DATA[0]     PPC405.PLBC405DCURDDBUS[3]
			// wire CELL_W[15].IMUX_G3_DATA[1]     PPC405.PLBC405ICURDDBUS[3]
			// wire CELL_W[15].OUT_FAN_BEL[0]      PPC405.C405PLBDCUWRDBUS[0]
			// wire CELL_W[15].OUT_FAN_BEL[1]      PPC405.C405PLBDCUWRDBUS[1]
			// wire CELL_W[15].OUT_FAN_BEL[2]      PPC405.C405PLBDCUWRDBUS[2]
			// wire CELL_W[15].OUT_FAN_BEL[3]      PPC405.C405PLBDCUWRDBUS[3]
			// wire CELL_W[15].OUT_FAN_BEL[4]      PPC405.C405CPMMSRCE
			// wire CELL_W[15].OUT_FAN_BEL[5]      PPC405.C405CPMMSREE
			// wire CELL_W[15].OUT_FAN_BEL[6]      PPC405.C405DBGMSRWE
			// wire CELL_W[15].OUT_FAN_BEL[7]      PPC405.C405DBGSTOPACK
			// wire CELL_W[15].OUT_SEC_BEL[8]      PPC405.TSTISOCMRDATAO[52]
			// wire CELL_W[15].OUT_SEC_BEL[9]      PPC405.TSTISOCMRDATAO[51]
			// wire CELL_W[15].OUT_SEC_BEL[10]     PPC405.TSTISOCMRDATAO[50]
			// wire CELL_W[15].OUT_SEC_BEL[11]     PPC405.TSTISOCMRDATAO[49]
			// wire CELL_W[15].OUT_SEC_BEL[12]     PPC405.C405DBGWBIAR[25]
			// wire CELL_W[15].OUT_SEC_BEL[13]     PPC405.C405DBGWBIAR[20]
			// wire CELL_W[15].OUT_SEC_BEL[14]     PPC405.C405DBGWBIAR[6]
			// wire CELL_W[15].OUT_SEC_BEL[15]     PPC405.C405DBGWBIAR[5]
			// wire CELL_E[0].IMUX_G0_DATA[0]      PPC405.APUC405DCDAPUOP
			// wire CELL_E[0].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[21]
			// wire CELL_E[0].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[14]
			// wire CELL_E[0].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[0]
			// wire CELL_E[0].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[8]
			// wire CELL_E[0].IMUX_G1_DATA[0]      PPC405.APUC405DCDCREN
			// wire CELL_E[0].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[22]
			// wire CELL_E[0].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[15]
			// wire CELL_E[0].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[1]
			// wire CELL_E[0].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[9]
			// wire CELL_E[0].IMUX_G2_DATA[0]      PPC405.APUC405DCDFORCEALGN
			// wire CELL_E[0].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[14]
			// wire CELL_E[0].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[11]
			// wire CELL_E[0].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[21]
			// wire CELL_E[0].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[3]
			// wire CELL_E[0].IMUX_G3_DATA[0]      PPC405.APUC405DCDFORCEBESTEERING
			// wire CELL_E[0].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[15]
			// wire CELL_E[0].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[12]
			// wire CELL_E[0].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[22]
			// wire CELL_E[0].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[4]
			// wire CELL_E[0].OUT_FAN_BEL[0]       PPC405.C405APUDCDFULL
			// wire CELL_E[0].OUT_FAN_BEL[1]       PPC405.C405APUDCDHOLD
			// wire CELL_E[0].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[0]
			// wire CELL_E[0].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[1]
			// wire CELL_E[0].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDBUS[28]
			// wire CELL_E[0].OUT_FAN_BEL[5]       PPC405.C405APUEXELOADDBUS[29]
			// wire CELL_E[0].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[27]
			// wire CELL_E[0].OUT_FAN_BEL[7]       PPC405.C405APUEXERADATA[28]
			// wire CELL_E[0].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[1]
			// wire CELL_E[0].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[0]
			// wire CELL_E[0].OUT_SEC_BEL[10]      PPC405.TSTDCRACKO
			// wire CELL_E[0].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[25]
			// wire CELL_E[0].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[21]
			// wire CELL_E[0].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[5]
			// wire CELL_E[0].OUT_SEC_BEL[14]      PPC405.C405APUEXERBDATA[28]
			// wire CELL_E[0].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[27]
			// wire CELL_E[0].OUT_TEST[0]          PPC405.TSTDCRBUSO[2]
			// wire CELL_E[0].OUT_TEST[2]          PPC405.TSTRDDBUSO[22]
			// wire CELL_E[0].OUT_TEST[4]          PPC405.TSTRDDBUSO[23]
			// wire CELL_E[1].IMUX_G0_DATA[0]      PPC405.APUC405DCDFPUOP
			// wire CELL_E[1].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[23]
			// wire CELL_E[1].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[16]
			// wire CELL_E[1].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[2]
			// wire CELL_E[1].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[10]
			// wire CELL_E[1].IMUX_G1_DATA[0]      PPC405.APUC405DCDGPRWRITE
			// wire CELL_E[1].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[24]
			// wire CELL_E[1].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[17]
			// wire CELL_E[1].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[3]
			// wire CELL_E[1].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[11]
			// wire CELL_E[1].IMUX_G2_DATA[0]      PPC405.APUC405DCDLDSTBYTE
			// wire CELL_E[1].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[16]
			// wire CELL_E[1].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[13]
			// wire CELL_E[1].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[23]
			// wire CELL_E[1].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[5]
			// wire CELL_E[1].IMUX_G3_DATA[0]      PPC405.APUC405DCDLDSTDW
			// wire CELL_E[1].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[17]
			// wire CELL_E[1].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[14]
			// wire CELL_E[1].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[24]
			// wire CELL_E[1].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[6]
			// wire CELL_E[1].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[2]
			// wire CELL_E[1].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[3]
			// wire CELL_E[1].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[4]
			// wire CELL_E[1].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[5]
			// wire CELL_E[1].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDBUS[30]
			// wire CELL_E[1].OUT_FAN_BEL[5]       PPC405.C405APUEXELOADDBUS[31]
			// wire CELL_E[1].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[29]
			// wire CELL_E[1].OUT_FAN_BEL[7]       PPC405.C405APUEXERADATA[30]
			// wire CELL_E[1].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[5]
			// wire CELL_E[1].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[4]
			// wire CELL_E[1].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[3]
			// wire CELL_E[1].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[26]
			// wire CELL_E[1].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[22]
			// wire CELL_E[1].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[6]
			// wire CELL_E[1].OUT_SEC_BEL[14]      PPC405.C405APUEXERBDATA[30]
			// wire CELL_E[1].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[29]
			// wire CELL_E[1].OUT_TEST[0]          PPC405.TSTDCRBUSO[6]
			// wire CELL_E[1].OUT_TEST[2]          PPC405.TSTRDDBUSO[24]
			// wire CELL_E[1].OUT_TEST[4]          PPC405.TSTRDDBUSO[25]
			// wire CELL_E[2].IMUX_G0_DATA[0]      PPC405.APUC405DCDLDSTHW
			// wire CELL_E[2].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[25]
			// wire CELL_E[2].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[18]
			// wire CELL_E[2].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[4]
			// wire CELL_E[2].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[12]
			// wire CELL_E[2].IMUX_G1_DATA[0]      PPC405.APUC405DCDLDSTQW
			// wire CELL_E[2].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[26]
			// wire CELL_E[2].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[19]
			// wire CELL_E[2].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[5]
			// wire CELL_E[2].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[13]
			// wire CELL_E[2].IMUX_G2_DATA[0]      PPC405.APUC405DCDLDSTWD
			// wire CELL_E[2].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[18]
			// wire CELL_E[2].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[15]
			// wire CELL_E[2].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[25]
			// wire CELL_E[2].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[7]
			// wire CELL_E[2].IMUX_G3_DATA[0]      PPC405.APUC405DCDLOAD
			// wire CELL_E[2].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[19]
			// wire CELL_E[2].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[16]
			// wire CELL_E[2].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[26]
			// wire CELL_E[2].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[8]
			// wire CELL_E[2].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[6]
			// wire CELL_E[2].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[7]
			// wire CELL_E[2].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[8]
			// wire CELL_E[2].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[9]
			// wire CELL_E[2].OUT_FAN_BEL[4]       PPC405.C405APUEXELOADDVALID
			// wire CELL_E[2].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[0]
			// wire CELL_E[2].OUT_FAN_BEL[6]       PPC405.C405APUEXERADATA[31]
			// wire CELL_E[2].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[0]
			// wire CELL_E[2].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[9]
			// wire CELL_E[2].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[8]
			// wire CELL_E[2].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[7]
			// wire CELL_E[2].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[27]
			// wire CELL_E[2].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[23]
			// wire CELL_E[2].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[7]
			// wire CELL_E[2].OUT_SEC_BEL[14]      PPC405.C405APUEXEWDCNT[0]
			// wire CELL_E[2].OUT_SEC_BEL[15]      PPC405.C405APUEXERBDATA[31]
			// wire CELL_E[2].OUT_TEST[0]          PPC405.TSTDCRBUSO[10]
			// wire CELL_E[2].OUT_TEST[2]          PPC405.TSTRDDBUSO[26]
			// wire CELL_E[2].OUT_TEST[4]          PPC405.TSTRDDBUSO[27]
			// wire CELL_E[3].IMUX_G0_DATA[0]      PPC405.APUC405DCDPRIVOP
			// wire CELL_E[3].IMUX_G0_DATA[1]      PPC405.APUC405EXERESULT[27]
			// wire CELL_E[3].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[20]
			// wire CELL_E[3].IMUX_G0_DATA[3]      PPC405.TSTC405DCRABUSI[6]
			// wire CELL_E[3].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[14]
			// wire CELL_E[3].IMUX_G1_DATA[0]      PPC405.APUC405DCDRAEN
			// wire CELL_E[3].IMUX_G1_DATA[1]      PPC405.APUC405EXERESULT[28]
			// wire CELL_E[3].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[21]
			// wire CELL_E[3].IMUX_G1_DATA[3]      PPC405.TSTC405DCRABUSI[7]
			// wire CELL_E[3].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[15]
			// wire CELL_E[3].IMUX_G2_DATA[0]      PPC405.APUC405DCDRBEN
			// wire CELL_E[3].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[20]
			// wire CELL_E[3].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[17]
			// wire CELL_E[3].IMUX_G2_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[27]
			// wire CELL_E[3].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[9]
			// wire CELL_E[3].IMUX_G3_DATA[0]      PPC405.APUC405DCDSTORE
			// wire CELL_E[3].IMUX_G3_DATA[1]      PPC405.DCRC405DBUSIN[21]
			// wire CELL_E[3].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[18]
			// wire CELL_E[3].IMUX_G3_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[28]
			// wire CELL_E[3].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[10]
			// wire CELL_E[3].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[10]
			// wire CELL_E[3].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[11]
			// wire CELL_E[3].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[12]
			// wire CELL_E[3].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[13]
			// wire CELL_E[3].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[1]
			// wire CELL_E[3].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[2]
			// wire CELL_E[3].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[1]
			// wire CELL_E[3].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[2]
			// wire CELL_E[3].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[13]
			// wire CELL_E[3].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[12]
			// wire CELL_E[3].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[11]
			// wire CELL_E[3].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[28]
			// wire CELL_E[3].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[24]
			// wire CELL_E[3].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[8]
			// wire CELL_E[3].OUT_SEC_BEL[14]      PPC405.C405APUMSRFE[0]
			// wire CELL_E[3].OUT_SEC_BEL[15]      PPC405.C405APUEXEWDCNT[1]
			// wire CELL_E[3].OUT_TEST[0]          PPC405.TSTDCRBUSO[14]
			// wire CELL_E[3].OUT_TEST[2]          PPC405.TSTRDDBUSO[28]
			// wire CELL_E[3].OUT_TEST[4]          PPC405.TSTRDDBUSO[29]
			// wire CELL_E[4].IMUX_TI_OPTINV[0]    PPC405.TIEC405APUDIVEN
			// wire CELL_E[4].IMUX_TI_OPTINV[1]    PPC405.TIEC405APUPRESENT
			// wire CELL_E[4].IMUX_G0_DATA[0]      PPC405.APUC405DCDTRAPBE
			// wire CELL_E[4].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[22]
			// wire CELL_E[4].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[19]
			// wire CELL_E[4].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[29]
			// wire CELL_E[4].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[11]
			// wire CELL_E[4].IMUX_G1_DATA[0]      PPC405.APUC405DCDTRAPLE
			// wire CELL_E[4].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[23]
			// wire CELL_E[4].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[20]
			// wire CELL_E[4].IMUX_G1_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[30]
			// wire CELL_E[4].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[12]
			// wire CELL_E[4].IMUX_G2_DATA[0]      PPC405.APUC405EXERESULT[29]
			// wire CELL_E[4].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[22]
			// wire CELL_E[4].IMUX_G2_DATA[2]      PPC405.TSTC405DCRABUSI[8]
			// wire CELL_E[4].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[16]
			// wire CELL_E[4].IMUX_G3_DATA[0]      PPC405.APUC405EXERESULT[30]
			// wire CELL_E[4].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[23]
			// wire CELL_E[4].IMUX_G3_DATA[2]      PPC405.TSTC405DCRABUSI[9]
			// wire CELL_E[4].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[17]
			// wire CELL_E[4].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[14]
			// wire CELL_E[4].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[15]
			// wire CELL_E[4].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[16]
			// wire CELL_E[4].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[17]
			// wire CELL_E[4].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[3]
			// wire CELL_E[4].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[4]
			// wire CELL_E[4].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[3]
			// wire CELL_E[4].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[4]
			// wire CELL_E[4].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[17]
			// wire CELL_E[4].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[16]
			// wire CELL_E[4].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[15]
			// wire CELL_E[4].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[29]
			// wire CELL_E[4].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[25]
			// wire CELL_E[4].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[9]
			// wire CELL_E[4].OUT_SEC_BEL[14]      PPC405.C405APUWBBYTEEN[0]
			// wire CELL_E[4].OUT_SEC_BEL[15]      PPC405.C405APUMSRFE[1]
			// wire CELL_E[4].OUT_TEST[0]          PPC405.TSTDCRBUSO[18]
			// wire CELL_E[4].OUT_TEST[2]          PPC405.TSTRDDBUSO[30]
			// wire CELL_E[4].OUT_TEST[4]          PPC405.TSTRDDBUSO[31]
			// wire CELL_E[5].IMUX_TI_OPTINV[0]    PPC405.TIEUTLBTAP1
			// wire CELL_E[5].IMUX_TI_OPTINV[1]    PPC405.TIEUTLBTAP2
			// wire CELL_E[5].IMUX_G0_DATA[0]      PPC405.APUC405DCDUPDATE
			// wire CELL_E[5].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[24]
			// wire CELL_E[5].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[21]
			// wire CELL_E[5].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[31]
			// wire CELL_E[5].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[13]
			// wire CELL_E[5].IMUX_G1_DATA[0]      PPC405.APUC405DCDVALIDOP
			// wire CELL_E[5].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[25]
			// wire CELL_E[5].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[22]
			// wire CELL_E[5].IMUX_G1_DATA[3]      PPC405.TSTC405DCRREADI
			// wire CELL_E[5].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[14]
			// wire CELL_E[5].IMUX_G2_DATA[0]      PPC405.APUC405EXERESULT[31]
			// wire CELL_E[5].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[24]
			// wire CELL_E[5].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[0]
			// wire CELL_E[5].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[18]
			// wire CELL_E[5].IMUX_G3_DATA[0]      PPC405.APUC405EXEXERCA
			// wire CELL_E[5].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[25]
			// wire CELL_E[5].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[1]
			// wire CELL_E[5].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[19]
			// wire CELL_E[5].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[18]
			// wire CELL_E[5].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[19]
			// wire CELL_E[5].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[20]
			// wire CELL_E[5].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[21]
			// wire CELL_E[5].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[5]
			// wire CELL_E[5].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[6]
			// wire CELL_E[5].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[5]
			// wire CELL_E[5].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[6]
			// wire CELL_E[5].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[21]
			// wire CELL_E[5].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[20]
			// wire CELL_E[5].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[19]
			// wire CELL_E[5].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[0]
			// wire CELL_E[5].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[26]
			// wire CELL_E[5].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[10]
			// wire CELL_E[5].OUT_SEC_BEL[14]      PPC405.C405APUWBBYTEEN[2]
			// wire CELL_E[5].OUT_SEC_BEL[15]      PPC405.C405APUWBBYTEEN[1]
			// wire CELL_E[5].OUT_TEST[0]          PPC405.TSTDCRBUSO[22]
			// wire CELL_E[5].OUT_TEST[2]          PPC405.TSTDSOCMHOLDO
			// wire CELL_E[5].OUT_TEST[4]          PPC405.TSTISOPFWDO
			// wire CELL_E[6].IMUX_TI_OPTINV[0]    PPC405.TIERAMTAP1
			// wire CELL_E[6].IMUX_TI_OPTINV[1]    PPC405.TIERAMTAP2
			// wire CELL_E[6].IMUX_G0_DATA[0]      PPC405.APUC405DCDXERCAEN
			// wire CELL_E[6].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[26]
			// wire CELL_E[6].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[23]
			// wire CELL_E[6].IMUX_G0_DATA[3]      PPC405.TSTC405DCRWRITEI
			// wire CELL_E[6].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[15]
			// wire CELL_E[6].IMUX_G1_DATA[0]      PPC405.APUC405DCDXEROVEN
			// wire CELL_E[6].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[27]
			// wire CELL_E[6].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[24]
			// wire CELL_E[6].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[0]
			// wire CELL_E[6].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[16]
			// wire CELL_E[6].IMUX_G2_DATA[0]      PPC405.APUC405EXEXEROV
			// wire CELL_E[6].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[26]
			// wire CELL_E[6].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[2]
			// wire CELL_E[6].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[20]
			// wire CELL_E[6].IMUX_G3_DATA[0]      PPC405.APUC405FPUEXCEPTION
			// wire CELL_E[6].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[27]
			// wire CELL_E[6].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[3]
			// wire CELL_E[6].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[21]
			// wire CELL_E[6].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[22]
			// wire CELL_E[6].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[23]
			// wire CELL_E[6].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[24]
			// wire CELL_E[6].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[25]
			// wire CELL_E[6].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[7]
			// wire CELL_E[6].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[8]
			// wire CELL_E[6].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[7]
			// wire CELL_E[6].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[8]
			// wire CELL_E[6].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[25]
			// wire CELL_E[6].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[24]
			// wire CELL_E[6].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[23]
			// wire CELL_E[6].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[1]
			// wire CELL_E[6].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[27]
			// wire CELL_E[6].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[11]
			// wire CELL_E[6].OUT_SEC_BEL[14]      PPC405.C405APUWBENDIAN
			// wire CELL_E[6].OUT_SEC_BEL[15]      PPC405.C405APUWBBYTEEN[3]
			// wire CELL_E[6].OUT_TEST[0]          PPC405.TSTDCRBUSO[26]
			// wire CELL_E[6].OUT_TEST[2]          PPC405.TSTOCMCOMPLETEO
			// wire CELL_E[7].IMUX_TI_OPTINV[0]    PPC405.TIETAGTAP1
			// wire CELL_E[7].IMUX_TI_OPTINV[1]    PPC405.TIETAGTAP2
			// wire CELL_E[7].IMUX_G0_DATA[0]      PPC405.APUC405EXCEPTION
			// wire CELL_E[7].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[28]
			// wire CELL_E[7].IMUX_G0_DATA[2]      PPC405.TSTRDDBUSI[25]
			// wire CELL_E[7].IMUX_G0_DATA[3]      PPC405.TSTDSOCMDBUSI[1]
			// wire CELL_E[7].IMUX_G0_DATA[4]      PPC405.TSTDSOCMWRDBUSI[17]
			// wire CELL_E[7].IMUX_G1_DATA[0]      PPC405.APUC405EXEBLOCKINGMCO
			// wire CELL_E[7].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[29]
			// wire CELL_E[7].IMUX_G1_DATA[2]      PPC405.TSTRDDBUSI[26]
			// wire CELL_E[7].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[2]
			// wire CELL_E[7].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[18]
			// wire CELL_E[7].IMUX_G2_DATA[0]      PPC405.APUC405LWBLDDEPEND
			// wire CELL_E[7].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[28]
			// wire CELL_E[7].IMUX_G2_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[4]
			// wire CELL_E[7].IMUX_G2_DATA[3]      PPC405.TSTDSOCMABUSI[22]
			// wire CELL_E[7].IMUX_G3_DATA[0]      PPC405.APUC405SLEEPREQ
			// wire CELL_E[7].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[29]
			// wire CELL_E[7].IMUX_G3_DATA[2]      PPC405.TSTC405DCRDBUSOUTI[5]
			// wire CELL_E[7].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[23]
			// wire CELL_E[7].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[26]
			// wire CELL_E[7].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[27]
			// wire CELL_E[7].OUT_FAN_BEL[2]       PPC405.C405APUDCDINSTRUCTION[28]
			// wire CELL_E[7].OUT_FAN_BEL[3]       PPC405.C405APUDCDINSTRUCTION[29]
			// wire CELL_E[7].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[9]
			// wire CELL_E[7].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[10]
			// wire CELL_E[7].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[9]
			// wire CELL_E[7].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[10]
			// wire CELL_E[7].OUT_SEC_BEL[8]       PPC405.TSTDCRBUSO[29]
			// wire CELL_E[7].OUT_SEC_BEL[9]       PPC405.TSTDCRBUSO[28]
			// wire CELL_E[7].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[27]
			// wire CELL_E[7].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[2]
			// wire CELL_E[7].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[28]
			// wire CELL_E[7].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[12]
			// wire CELL_E[7].OUT_SEC_BEL[14]      PPC405.C405APUWBHOLD
			// wire CELL_E[7].OUT_SEC_BEL[15]      PPC405.C405APUWBFLUSH
			// wire CELL_E[7].OUT_TEST[0]          PPC405.TSTDCRBUSO[30]
			// wire CELL_E[8].IMUX_TI_OPTINV[0]    PPC405.TESTSELI
			// wire CELL_E[8].IMUX_G0_DATA[0]      PPC405.APUC405EXEBUSY
			// wire CELL_E[8].IMUX_G0_DATA[1]      PPC405.DCRC405ACK
			// wire CELL_E[8].IMUX_G0_DATA[2]      PPC405.TSTDCRBUSI[30]
			// wire CELL_E[8].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[6]
			// wire CELL_E[8].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[25]
			// wire CELL_E[8].IMUX_G1_DATA[0]      PPC405.APUC405EXECR[0]
			// wire CELL_E[8].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[30]
			// wire CELL_E[8].IMUX_G1_DATA[2]      PPC405.TSTDCRBUSI[31]
			// wire CELL_E[8].IMUX_G1_DATA[3]      PPC405.TSTDSOCMDBUSI[3]
			// wire CELL_E[8].IMUX_G1_DATA[4]      PPC405.TSTDSOCMWRDBUSI[19]
			// wire CELL_E[8].IMUX_G2_DATA[0]      PPC405.APUC405EXECR[1]
			// wire CELL_E[8].IMUX_G2_DATA[1]      PPC405.DCRC405DBUSIN[31]
			// wire CELL_E[8].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[27]
			// wire CELL_E[8].IMUX_G2_DATA[3]      PPC405.TSTDSOCMDBUSI[4]
			// wire CELL_E[8].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[20]
			// wire CELL_E[8].IMUX_G3_DATA[0]      PPC405.APUC405WBLDDEPEND
			// wire CELL_E[8].IMUX_G3_DATA[1]      PPC405.TSTDCRACKI
			// wire CELL_E[8].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[28]
			// wire CELL_E[8].IMUX_G3_DATA[3]      PPC405.TSTDSOCMABUSI[24]
			// wire CELL_E[8].OUT_FAN_BEL[0]       PPC405.C405APUDCDINSTRUCTION[30]
			// wire CELL_E[8].OUT_FAN_BEL[1]       PPC405.C405APUDCDINSTRUCTION[31]
			// wire CELL_E[8].OUT_FAN_BEL[2]       PPC405.C405APUEXEFLUSH
			// wire CELL_E[8].OUT_FAN_BEL[3]       PPC405.C405APUEXEHOLD
			// wire CELL_E[8].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[11]
			// wire CELL_E[8].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[12]
			// wire CELL_E[8].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[11]
			// wire CELL_E[8].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[12]
			// wire CELL_E[8].OUT_SEC_BEL[8]       PPC405.TSTDSOCMDBUSO[1]
			// wire CELL_E[8].OUT_SEC_BEL[9]       PPC405.TSTDSOCMDBUSO[0]
			// wire CELL_E[8].OUT_SEC_BEL[10]      PPC405.TSTDCRBUSO[31]
			// wire CELL_E[8].OUT_SEC_BEL[11]      PPC405.TSTDSOCMBYTEENO[3]
			// wire CELL_E[8].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[29]
			// wire CELL_E[8].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[13]
			// wire CELL_E[8].OUT_SEC_BEL[14]      PPC405.C405DCRABUS[0]
			// wire CELL_E[8].OUT_SEC_BEL[15]      PPC405.C405APUXERCA
			// wire CELL_E[8].OUT_TEST[0]          PPC405.TSTDSOCMDBUSO[2]
			// wire CELL_E[9].IMUX_G0_DATA[0]      PPC405.APUC405EXECR[2]
			// wire CELL_E[9].IMUX_G0_DATA[1]      PPC405.DCRC405DBUSIN[0]
			// wire CELL_E[9].IMUX_G0_DATA[2]      PPC405.TSTDSOCMCOMPLETEI
			// wire CELL_E[9].IMUX_G0_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[7]
			// wire CELL_E[9].IMUX_G0_DATA[4]      PPC405.TSTDSOCMABUSI[26]
			// wire CELL_E[9].IMUX_G1_DATA[0]      PPC405.APUC405EXECR[3]
			// wire CELL_E[9].IMUX_G1_DATA[1]      PPC405.DCRC405DBUSIN[1]
			// wire CELL_E[9].IMUX_G1_DATA[2]      PPC405.TSTISOPFWDI
			// wire CELL_E[9].IMUX_G1_DATA[3]      PPC405.TSTC405DCRDBUSOUTI[8]
			// wire CELL_E[9].IMUX_G1_DATA[4]      PPC405.TSTDSOCMABUSI[27]
			// wire CELL_E[9].IMUX_G2_DATA[0]      PPC405.APUC405EXECRFIELD[0]
			// wire CELL_E[9].IMUX_G2_DATA[1]      PPC405.TSTDCRBUSI[0]
			// wire CELL_E[9].IMUX_G2_DATA[2]      PPC405.TSTRDDBUSI[29]
			// wire CELL_E[9].IMUX_G2_DATA[3]      PPC405.TSTDSOCMDBUSI[5]
			// wire CELL_E[9].IMUX_G2_DATA[4]      PPC405.TSTDSOCMWRDBUSI[21]
			// wire CELL_E[9].IMUX_G3_DATA[0]      PPC405.APUC405EXECRFIELD[1]
			// wire CELL_E[9].IMUX_G3_DATA[1]      PPC405.TSTDCRBUSI[1]
			// wire CELL_E[9].IMUX_G3_DATA[2]      PPC405.TSTRDDBUSI[30]
			// wire CELL_E[9].IMUX_G3_DATA[3]      PPC405.TSTDSOCMDBUSI[6]
			// wire CELL_E[9].IMUX_G3_DATA[4]      PPC405.TSTDSOCMWRDBUSI[22]
			// wire CELL_E[9].OUT_FAN_BEL[0]       PPC405.C405APUEXELOADDBUS[0]
			// wire CELL_E[9].OUT_FAN_BEL[1]       PPC405.C405APUEXELOADDBUS[1]
			// wire CELL_E[9].OUT_FAN_BEL[2]       PPC405.C405APUEXELOADDBUS[2]
			// wire CELL_E[9].OUT_FAN_BEL[3]       PPC405.C405APUEXELOADDBUS[3]
			// wire CELL_E[9].OUT_FAN_BEL[4]       PPC405.C405APUEXERADATA[13]
			// wire CELL_E[9].OUT_FAN_BEL[5]       PPC405.C405APUEXERADATA[14]
			// wire CELL_E[9].OUT_FAN_BEL[6]       PPC405.C405APUEXERBDATA[13]
			// wire CELL_E[9].OUT_FAN_BEL[7]       PPC405.C405APUEXERBDATA[14]
			// wire CELL_E[9].OUT_SEC_BEL[8]       PPC405.TSTDSOCMDBUSO[5]
			// wire CELL_E[9].OUT_SEC_BEL[9]       PPC405.TSTDSOCMDBUSO[4]
			// wire CELL_E[9].OUT_SEC_BEL[10]      PPC405.TSTDSOCMDBUSO[3]
			// wire CELL_E[9].OUT_SEC_BEL[11]      PPC405.TSTDSOCMLOADREQO
			// wire CELL_E[9].OUT_SEC_BEL[12]      PPC405.C405DCRDBUSOUT[30]
			// wire CELL_E[9].OUT_SEC_BEL[13]      PPC405.C405DCRDBUSOUT[14]
			// wire CELL_E[9].OUT_SEC_BEL[14]      PPC405.C405DCRABUS[2]
			// wire CELL_E[9].OUT_SEC_BEL[15]      PPC405.C405DCRABUS[1]
			// wire CELL_E[9].OUT_TEST[0]          PPC405.TSTDSOCMDBUSO[6]
			// wire CELL_E[10].IMUX_G0_DATA[0]     PPC405.APUC405EXECRFIELD[2]
			// wire CELL_E[10].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[2]
			// wire CELL_E[10].IMUX_G0_DATA[2]     PPC405.TSTDSOCMHOLDI
			// wire CELL_E[10].IMUX_G0_DATA[3]     PPC405.TSTC405DCRDBUSOUTI[10]
			// wire CELL_E[10].IMUX_G0_DATA[4]     PPC405.TSTDSOCMABUSI[29]
			// wire CELL_E[10].IMUX_G1_DATA[0]     PPC405.APUC405EXELDDEPEND
			// wire CELL_E[10].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[3]
			// wire CELL_E[10].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[0]
			// wire CELL_E[10].IMUX_G1_DATA[3]     PPC405.TSTDSOCMDBUSI[7]
			// wire CELL_E[10].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[23]
			// wire CELL_E[10].IMUX_G2_DATA[0]     PPC405.APUC405EXENONBLOCKINGMCO
			// wire CELL_E[10].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[2]
			// wire CELL_E[10].IMUX_G2_DATA[2]     PPC405.TSTRDDBUSI[31]
			// wire CELL_E[10].IMUX_G2_DATA[3]     PPC405.TSTDSOCMDCRACKI
			// wire CELL_E[10].IMUX_G2_DATA[4]     PPC405.TSTDSOCMWRDBUSI[24]
			// wire CELL_E[10].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[0]
			// wire CELL_E[10].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[3]
			// wire CELL_E[10].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[9]
			// wire CELL_E[10].IMUX_G3_DATA[3]     PPC405.TSTDSOCMABUSI[28]
			// wire CELL_E[10].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[4]
			// wire CELL_E[10].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[5]
			// wire CELL_E[10].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[6]
			// wire CELL_E[10].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[7]
			// wire CELL_E[10].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[15]
			// wire CELL_E[10].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[16]
			// wire CELL_E[10].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[15]
			// wire CELL_E[10].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[16]
			// wire CELL_E[10].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[0]
			// wire CELL_E[10].OUT_SEC_BEL[9]      PPC405.TSTDSOCMDCRACKO
			// wire CELL_E[10].OUT_SEC_BEL[10]     PPC405.TSTDSOCMDBUSO[7]
			// wire CELL_E[10].OUT_SEC_BEL[11]     PPC405.TSTDSOCMSTOREREQO
			// wire CELL_E[10].OUT_SEC_BEL[12]     PPC405.C405DCRDBUSOUT[31]
			// wire CELL_E[10].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[15]
			// wire CELL_E[10].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[4]
			// wire CELL_E[10].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[3]
			// wire CELL_E[10].OUT_TEST[0]         PPC405.TSTRDDBUSO[1]
			// wire CELL_E[11].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[1]
			// wire CELL_E[11].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[4]
			// wire CELL_E[11].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[1]
			// wire CELL_E[11].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABORTOPI
			// wire CELL_E[11].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[25]
			// wire CELL_E[11].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[2]
			// wire CELL_E[11].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[5]
			// wire CELL_E[11].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[2]
			// wire CELL_E[11].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABORTREQI
			// wire CELL_E[11].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[26]
			// wire CELL_E[11].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[3]
			// wire CELL_E[11].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[4]
			// wire CELL_E[11].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[11]
			// wire CELL_E[11].IMUX_G2_DATA[3]     PPC405.TSTDSOCMBYTEENI[0]
			// wire CELL_E[11].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[4]
			// wire CELL_E[11].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[5]
			// wire CELL_E[11].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[12]
			// wire CELL_E[11].IMUX_G3_DATA[3]     PPC405.TSTDSOCMBYTEENI[1]
			// wire CELL_E[11].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[8]
			// wire CELL_E[11].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[9]
			// wire CELL_E[11].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[10]
			// wire CELL_E[11].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[11]
			// wire CELL_E[11].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[17]
			// wire CELL_E[11].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[18]
			// wire CELL_E[11].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[17]
			// wire CELL_E[11].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[18]
			// wire CELL_E[11].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[4]
			// wire CELL_E[11].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[3]
			// wire CELL_E[11].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[2]
			// wire CELL_E[11].OUT_SEC_BEL[11]     PPC405.TSTDSOCMWAITO
			// wire CELL_E[11].OUT_SEC_BEL[12]     PPC405.C405DCRREAD
			// wire CELL_E[11].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[16]
			// wire CELL_E[11].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[6]
			// wire CELL_E[11].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[5]
			// wire CELL_E[11].OUT_TEST[0]         PPC405.TSTRDDBUSO[5]
			// wire CELL_E[12].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[5]
			// wire CELL_E[12].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[6]
			// wire CELL_E[12].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[3]
			// wire CELL_E[12].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[0]
			// wire CELL_E[12].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[27]
			// wire CELL_E[12].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[6]
			// wire CELL_E[12].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[7]
			// wire CELL_E[12].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[4]
			// wire CELL_E[12].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[1]
			// wire CELL_E[12].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[28]
			// wire CELL_E[12].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[7]
			// wire CELL_E[12].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[6]
			// wire CELL_E[12].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[13]
			// wire CELL_E[12].IMUX_G2_DATA[3]     PPC405.TSTDSOCMBYTEENI[2]
			// wire CELL_E[12].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[8]
			// wire CELL_E[12].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[7]
			// wire CELL_E[12].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[14]
			// wire CELL_E[12].IMUX_G3_DATA[3]     PPC405.TSTDSOCMBYTEENI[3]
			// wire CELL_E[12].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[12]
			// wire CELL_E[12].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[13]
			// wire CELL_E[12].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[14]
			// wire CELL_E[12].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[15]
			// wire CELL_E[12].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[19]
			// wire CELL_E[12].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[20]
			// wire CELL_E[12].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[19]
			// wire CELL_E[12].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[20]
			// wire CELL_E[12].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[8]
			// wire CELL_E[12].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[7]
			// wire CELL_E[12].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[6]
			// wire CELL_E[12].OUT_SEC_BEL[11]     PPC405.TSTDSOCMXLATEVALIDO
			// wire CELL_E[12].OUT_SEC_BEL[12]     PPC405.C405DCRWRITE
			// wire CELL_E[12].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[17]
			// wire CELL_E[12].OUT_SEC_BEL[14]     PPC405.C405DCRABUS[8]
			// wire CELL_E[12].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[7]
			// wire CELL_E[12].OUT_TEST[0]         PPC405.TSTRDDBUSO[9]
			// wire CELL_E[13].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[9]
			// wire CELL_E[13].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[8]
			// wire CELL_E[13].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[5]
			// wire CELL_E[13].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[2]
			// wire CELL_E[13].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[29]
			// wire CELL_E[13].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[10]
			// wire CELL_E[13].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[9]
			// wire CELL_E[13].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[6]
			// wire CELL_E[13].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[3]
			// wire CELL_E[13].IMUX_G1_DATA[4]     PPC405.TSTDSOCMWRDBUSI[30]
			// wire CELL_E[13].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[11]
			// wire CELL_E[13].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[8]
			// wire CELL_E[13].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[15]
			// wire CELL_E[13].IMUX_G2_DATA[3]     PPC405.TSTDSOCMLOADREQI
			// wire CELL_E[13].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[12]
			// wire CELL_E[13].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[9]
			// wire CELL_E[13].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[16]
			// wire CELL_E[13].IMUX_G3_DATA[3]     PPC405.TSTDSOCMSTOREREQI
			// wire CELL_E[13].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[16]
			// wire CELL_E[13].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[17]
			// wire CELL_E[13].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[18]
			// wire CELL_E[13].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[19]
			// wire CELL_E[13].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[21]
			// wire CELL_E[13].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[22]
			// wire CELL_E[13].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[21]
			// wire CELL_E[13].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[22]
			// wire CELL_E[13].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[13]
			// wire CELL_E[13].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[12]
			// wire CELL_E[13].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[11]
			// wire CELL_E[13].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[10]
			// wire CELL_E[13].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABORTOPO
			// wire CELL_E[13].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[18]
			// wire CELL_E[13].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[0]
			// wire CELL_E[13].OUT_SEC_BEL[15]     PPC405.C405DCRABUS[9]
			// wire CELL_E[14].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[13]
			// wire CELL_E[14].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[10]
			// wire CELL_E[14].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[7]
			// wire CELL_E[14].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[4]
			// wire CELL_E[14].IMUX_G0_DATA[4]     PPC405.TSTDSOCMWRDBUSI[31]
			// wire CELL_E[14].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[14]
			// wire CELL_E[14].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[11]
			// wire CELL_E[14].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[8]
			// wire CELL_E[14].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[5]
			// wire CELL_E[14].IMUX_G1_DATA[4]     PPC405.TSTDSOCMXLATEVALIDI
			// wire CELL_E[14].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[15]
			// wire CELL_E[14].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[10]
			// wire CELL_E[14].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[17]
			// wire CELL_E[14].IMUX_G2_DATA[3]     PPC405.TSTDSOCMWAITI
			// wire CELL_E[14].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[16]
			// wire CELL_E[14].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[11]
			// wire CELL_E[14].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[18]
			// wire CELL_E[14].IMUX_G3_DATA[3]     PPC405.TSTDSOCMWRDBUSI[0]
			// wire CELL_E[14].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[20]
			// wire CELL_E[14].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[21]
			// wire CELL_E[14].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[22]
			// wire CELL_E[14].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[23]
			// wire CELL_E[14].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[23]
			// wire CELL_E[14].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[24]
			// wire CELL_E[14].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[23]
			// wire CELL_E[14].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[24]
			// wire CELL_E[14].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[17]
			// wire CELL_E[14].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[16]
			// wire CELL_E[14].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[15]
			// wire CELL_E[14].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[14]
			// wire CELL_E[14].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABORTREQO
			// wire CELL_E[14].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[19]
			// wire CELL_E[14].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[2]
			// wire CELL_E[14].OUT_SEC_BEL[15]     PPC405.C405DCRDBUSOUT[1]
			// wire CELL_E[15].IMUX_G0_DATA[0]     PPC405.APUC405EXERESULT[17]
			// wire CELL_E[15].IMUX_G0_DATA[1]     PPC405.DCRC405DBUSIN[12]
			// wire CELL_E[15].IMUX_G0_DATA[2]     PPC405.TSTRDDBUSI[9]
			// wire CELL_E[15].IMUX_G0_DATA[3]     PPC405.TSTDSOCMABUSI[6]
			// wire CELL_E[15].IMUX_G1_DATA[0]     PPC405.APUC405EXERESULT[18]
			// wire CELL_E[15].IMUX_G1_DATA[1]     PPC405.DCRC405DBUSIN[13]
			// wire CELL_E[15].IMUX_G1_DATA[2]     PPC405.TSTRDDBUSI[10]
			// wire CELL_E[15].IMUX_G1_DATA[3]     PPC405.TSTDSOCMABUSI[7]
			// wire CELL_E[15].IMUX_G2_DATA[0]     PPC405.APUC405EXERESULT[19]
			// wire CELL_E[15].IMUX_G2_DATA[1]     PPC405.TSTDCRBUSI[12]
			// wire CELL_E[15].IMUX_G2_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[19]
			// wire CELL_E[15].IMUX_G2_DATA[3]     PPC405.TSTDSOCMWRDBUSI[1]
			// wire CELL_E[15].IMUX_G3_DATA[0]     PPC405.APUC405EXERESULT[20]
			// wire CELL_E[15].IMUX_G3_DATA[1]     PPC405.TSTDCRBUSI[13]
			// wire CELL_E[15].IMUX_G3_DATA[2]     PPC405.TSTC405DCRDBUSOUTI[20]
			// wire CELL_E[15].IMUX_G3_DATA[3]     PPC405.TSTDSOCMWRDBUSI[2]
			// wire CELL_E[15].OUT_FAN_BEL[0]      PPC405.C405APUEXELOADDBUS[24]
			// wire CELL_E[15].OUT_FAN_BEL[1]      PPC405.C405APUEXELOADDBUS[25]
			// wire CELL_E[15].OUT_FAN_BEL[2]      PPC405.C405APUEXELOADDBUS[26]
			// wire CELL_E[15].OUT_FAN_BEL[3]      PPC405.C405APUEXELOADDBUS[27]
			// wire CELL_E[15].OUT_FAN_BEL[4]      PPC405.C405APUEXERADATA[25]
			// wire CELL_E[15].OUT_FAN_BEL[5]      PPC405.C405APUEXERADATA[26]
			// wire CELL_E[15].OUT_FAN_BEL[6]      PPC405.C405APUEXERBDATA[25]
			// wire CELL_E[15].OUT_FAN_BEL[7]      PPC405.C405APUEXERBDATA[26]
			// wire CELL_E[15].OUT_SEC_BEL[8]      PPC405.TSTRDDBUSO[21]
			// wire CELL_E[15].OUT_SEC_BEL[9]      PPC405.TSTRDDBUSO[20]
			// wire CELL_E[15].OUT_SEC_BEL[10]     PPC405.TSTRDDBUSO[19]
			// wire CELL_E[15].OUT_SEC_BEL[11]     PPC405.TSTRDDBUSO[18]
			// wire CELL_E[15].OUT_SEC_BEL[12]     PPC405.TSTDSOCMABUSO[24]
			// wire CELL_E[15].OUT_SEC_BEL[13]     PPC405.C405DCRDBUSOUT[20]
			// wire CELL_E[15].OUT_SEC_BEL[14]     PPC405.C405DCRDBUSOUT[4]
			// wire CELL_E[15].OUT_SEC_BEL[15]     PPC405.C405DCRDBUSOUT[3]
			// wire CELL_S[0].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[0]
			// wire CELL_S[0].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[4]
			// wire CELL_S[0].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[8]
			// wire CELL_S[0].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[12]
			// wire CELL_S[0].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[17]
			// wire CELL_S[0].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[49]
			// wire CELL_S[0].IMUX_G0_DATA[6]      PPC405.LSSDC405SCANIN[8]
			// wire CELL_S[0].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[1]
			// wire CELL_S[0].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[5]
			// wire CELL_S[0].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[9]
			// wire CELL_S[0].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[13]
			// wire CELL_S[0].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[18]
			// wire CELL_S[0].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[50]
			// wire CELL_S[0].IMUX_G1_DATA[6]      PPC405.LSSDC405SCANIN[9]
			// wire CELL_S[0].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[2]
			// wire CELL_S[0].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[6]
			// wire CELL_S[0].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[10]
			// wire CELL_S[0].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[14]
			// wire CELL_S[0].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[19]
			// wire CELL_S[0].IMUX_G2_DATA[5]      PPC405.LSSDC405ARRAYCCLKNEG
			// wire CELL_S[0].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[3]
			// wire CELL_S[0].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[7]
			// wire CELL_S[0].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[11]
			// wire CELL_S[0].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[15]
			// wire CELL_S[0].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[20]
			// wire CELL_S[0].IMUX_G3_DATA[5]      PPC405.LSSDC405BCLK
			// wire CELL_S[0].IMUX_BRAM_ADDRA[0]   PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[1]   PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[2]   PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[0].IMUX_BRAM_ADDRA[3]   PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[0] PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[1] PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[2] PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S1[3] PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[0] PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[1] PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[2] PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S2[3] PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S3[0] PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[0].IMUX_BRAM_ADDRA_S3[1] PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[0]   PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[1]   PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[2]   PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[0].IMUX_BRAM_ADDRB[3]   PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[0] PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[1] PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[2] PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S1[3] PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[0] PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[1] PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[2] PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S2[3] PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S3[0] PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[0].IMUX_BRAM_ADDRB_S3[1] PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_S[0].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRABUS[8]
			// wire CELL_S[0].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRABUS[9]
			// wire CELL_S[0].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRABUS[10]
			// wire CELL_S[0].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRABUS[11]
			// wire CELL_S[0].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRABUS[12]
			// wire CELL_S[0].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRABUS[13]
			// wire CELL_S[0].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRABUS[14]
			// wire CELL_S[0].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[0].OUT_SEC_BEL[8]       PPC405.TSTISOCMABUSO[0]
			// wire CELL_S[0].OUT_SEC_BEL[9]       PPC405.TSTISOCMICUREADYO
			// wire CELL_S[0].OUT_SEC_BEL[10]      PPC405.TSTISOCMREQPENDO
			// wire CELL_S[0].OUT_SEC_BEL[11]      PPC405.TSTISOCMXLATEVALIDO
			// wire CELL_S[0].OUT_SEC_BEL[12]      PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[0].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[0].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[0].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[0].OUT_TEST[0]          PPC405.TSTISOCMABUSO[29]
			// wire CELL_S[0].OUT_TEST[2]          PPC405.TSTISOCMABORTO
			// wire CELL_S[0].OUT_TEST[4]          PPC405.C405ISOCMU0ATTR
			// wire CELL_S[0].OUT_TEST[6]          PPC405.C405DSOCMCACHEABLE
			// wire CELL_S[1].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[16]
			// wire CELL_S[1].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[20]
			// wire CELL_S[1].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[24]
			// wire CELL_S[1].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[28]
			// wire CELL_S[1].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[21]
			// wire CELL_S[1].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[51]
			// wire CELL_S[1].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[17]
			// wire CELL_S[1].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[21]
			// wire CELL_S[1].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[25]
			// wire CELL_S[1].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[29]
			// wire CELL_S[1].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[22]
			// wire CELL_S[1].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[52]
			// wire CELL_S[1].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[18]
			// wire CELL_S[1].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[22]
			// wire CELL_S[1].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[26]
			// wire CELL_S[1].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[30]
			// wire CELL_S[1].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[23]
			// wire CELL_S[1].IMUX_G2_DATA[5]      PPC405.LSSDC405BISTCCLK
			// wire CELL_S[1].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[19]
			// wire CELL_S[1].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[23]
			// wire CELL_S[1].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[27]
			// wire CELL_S[1].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[31]
			// wire CELL_S[1].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[24]
			// wire CELL_S[1].IMUX_G3_DATA[5]      PPC405.LSSDC405CNTLPOINT
			// wire CELL_S[1].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[1].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[1].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[1].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[1].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[1].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[1].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[1].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[1].OUT_SEC_BEL[8]       PPC405.C405LSSDDIAGOUT
			// wire CELL_S[1].OUT_SEC_BEL[9]       PPC405.C405LSSDDIAGABISTDONE
			// wire CELL_S[1].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[4]
			// wire CELL_S[1].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[3]
			// wire CELL_S[1].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[2]
			// wire CELL_S[1].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[1]
			// wire CELL_S[1].OUT_SEC_BEL[14]      PPC405.ISOCMRDADDRVALID
			// wire CELL_S[1].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[1].OUT_TEST[0]          PPC405.C405DSOCMGUARDED
			// wire CELL_S[1].OUT_TEST[2]          PPC405.C405DSOCMSTRINGMULTIPLE
			// wire CELL_S[2].IMUX_SR_OPTINV[0]    PPC405.ISCNTLVALUE[0]
			// wire CELL_S[2].IMUX_SR_OPTINV[1]    PPC405.ISCNTLVALUE[1]
			// wire CELL_S[2].IMUX_TI_OPTINV[0]    PPC405.TIEISOCMDCRADDR[0]
			// wire CELL_S[2].IMUX_TI_OPTINV[1]    PPC405.TIEISOCMDCRADDR[1]
			// wire CELL_S[2].IMUX_TS_OPTINV[0]    PPC405.TIEISOCMDCRADDR[2]
			// wire CELL_S[2].IMUX_TS_OPTINV[1]    PPC405.TIEISOCMDCRADDR[3]
			// wire CELL_S[2].IMUX_G0_DATA[0]      PPC405.ISCNTLVALUE[6]
			// wire CELL_S[2].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[27]
			// wire CELL_S[2].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANGATE
			// wire CELL_S[2].IMUX_G1_DATA[0]      PPC405.ISCNTLVALUE[7]
			// wire CELL_S[2].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[28]
			// wire CELL_S[2].IMUX_G1_DATA[2]      PPC405.LSSDC405TESTEVS
			// wire CELL_S[2].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[25]
			// wire CELL_S[2].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[53]
			// wire CELL_S[2].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[26]
			// wire CELL_S[2].IMUX_G3_DATA[1]      PPC405.TSTISOCMRDATAI[54]
			// wire CELL_S[2].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[0]
			// wire CELL_S[2].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[1]
			// wire CELL_S[2].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[2]
			// wire CELL_S[2].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[3]
			// wire CELL_S[2].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[4]
			// wire CELL_S[2].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[5]
			// wire CELL_S[2].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[6]
			// wire CELL_S[2].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[7]
			// wire CELL_S[2].OUT_SEC_BEL[8]       PPC405.C405LSSDSCANOUT[0]
			// wire CELL_S[2].OUT_SEC_BEL[9]       PPC405.TSTISOCMABUSO[8]
			// wire CELL_S[2].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[7]
			// wire CELL_S[2].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[6]
			// wire CELL_S[2].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[5]
			// wire CELL_S[2].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMEN
			// wire CELL_S[2].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMEVENWRITEEN
			// wire CELL_S[2].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMODDWRITEEN
			// wire CELL_S[2].OUT_TEST[0]          PPC405.C405LSSDSCANOUT[1]
			// wire CELL_S[2].OUT_TEST[2]          PPC405.C405DSOCMU0ATTR
			// wire CELL_S[3].IMUX_SR_OPTINV[0]    PPC405.ISCNTLVALUE[2]
			// wire CELL_S[3].IMUX_SR_OPTINV[1]    PPC405.ISCNTLVALUE[3]
			// wire CELL_S[3].IMUX_TI_OPTINV[0]    PPC405.TIEISOCMDCRADDR[4]
			// wire CELL_S[3].IMUX_TI_OPTINV[1]    PPC405.TIEISOCMDCRADDR[5]
			// wire CELL_S[3].IMUX_TS_OPTINV[0]    PPC405.TIEISOCMDCRADDR[6]
			// wire CELL_S[3].IMUX_TS_OPTINV[1]    PPC405.TIEISOCMDCRADDR[7]
			// wire CELL_S[3].IMUX_G0_DATA[0]      PPC405.TSTISOCMRDATAI[29]
			// wire CELL_S[3].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[55]
			// wire CELL_S[3].IMUX_G1_DATA[0]      PPC405.TSTISOCMRDATAI[30]
			// wire CELL_S[3].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[56]
			// wire CELL_S[3].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[31]
			// wire CELL_S[3].IMUX_G2_DATA[1]      PPC405.LSSDC405TESTM1
			// wire CELL_S[3].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[32]
			// wire CELL_S[3].IMUX_G3_DATA[1]      PPC405.LSSDC405TESTM3
			// wire CELL_S[3].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[8]
			// wire CELL_S[3].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[9]
			// wire CELL_S[3].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[10]
			// wire CELL_S[3].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[11]
			// wire CELL_S[3].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[12]
			// wire CELL_S[3].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[13]
			// wire CELL_S[3].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[14]
			// wire CELL_S[3].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[15]
			// wire CELL_S[3].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[3]
			// wire CELL_S[3].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[2]
			// wire CELL_S[3].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[12]
			// wire CELL_S[3].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[11]
			// wire CELL_S[3].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[10]
			// wire CELL_S[3].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[9]
			// wire CELL_S[4].IMUX_CLK_OPTINV[0]   PPC405.BRAMISOCMCLK
			// wire CELL_S[4].IMUX_TI_OPTINV[0]    PPC405.ISARCVALUE[0]
			// wire CELL_S[4].IMUX_TI_OPTINV[1]    PPC405.ISARCVALUE[1]
			// wire CELL_S[4].IMUX_TS_OPTINV[0]    PPC405.ISARCVALUE[2]
			// wire CELL_S[4].IMUX_TS_OPTINV[1]    PPC405.ISARCVALUE[3]
			// wire CELL_S[4].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDACK
			// wire CELL_S[4].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[36]
			// wire CELL_S[4].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANIN[1]
			// wire CELL_S[4].IMUX_G1_DATA[0]      PPC405.TSTISOCMRDATAI[33]
			// wire CELL_S[4].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[57]
			// wire CELL_S[4].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[34]
			// wire CELL_S[4].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[58]
			// wire CELL_S[4].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[35]
			// wire CELL_S[4].IMUX_G3_DATA[1]      PPC405.LSSDC405SCANIN[0]
			// wire CELL_S[4].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[16]
			// wire CELL_S[4].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[17]
			// wire CELL_S[4].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[18]
			// wire CELL_S[4].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[19]
			// wire CELL_S[4].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[20]
			// wire CELL_S[4].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[21]
			// wire CELL_S[4].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[22]
			// wire CELL_S[4].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[23]
			// wire CELL_S[4].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[5]
			// wire CELL_S[4].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[4]
			// wire CELL_S[4].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[16]
			// wire CELL_S[4].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[15]
			// wire CELL_S[4].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[14]
			// wire CELL_S[4].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[13]
			// wire CELL_S[5].IMUX_TI_OPTINV[0]    PPC405.ISARCVALUE[4]
			// wire CELL_S[5].IMUX_TI_OPTINV[1]    PPC405.ISARCVALUE[5]
			// wire CELL_S[5].IMUX_TS_OPTINV[0]    PPC405.ISARCVALUE[6]
			// wire CELL_S[5].IMUX_TS_OPTINV[1]    PPC405.ISARCVALUE[7]
			// wire CELL_S[5].IMUX_G0_DATA[0]      PPC405.ISCNTLVALUE[4]
			// wire CELL_S[5].IMUX_G0_DATA[1]      PPC405.TSTISOCMRDATAI[39]
			// wire CELL_S[5].IMUX_G0_DATA[2]      PPC405.LSSDC405SCANIN[2]
			// wire CELL_S[5].IMUX_G1_DATA[0]      PPC405.ISCNTLVALUE[5]
			// wire CELL_S[5].IMUX_G1_DATA[1]      PPC405.TSTISOCMRDATAI[40]
			// wire CELL_S[5].IMUX_G1_DATA[2]      PPC405.LSSDC405SCANIN[3]
			// wire CELL_S[5].IMUX_G2_DATA[0]      PPC405.TSTISOCMRDATAI[37]
			// wire CELL_S[5].IMUX_G2_DATA[1]      PPC405.TSTISOCMRDATAI[59]
			// wire CELL_S[5].IMUX_G3_DATA[0]      PPC405.TSTISOCMRDATAI[38]
			// wire CELL_S[5].IMUX_G3_DATA[1]      PPC405.TSTISOCMRDATAI[60]
			// wire CELL_S[5].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMWRDBUS[24]
			// wire CELL_S[5].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMWRDBUS[25]
			// wire CELL_S[5].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMWRDBUS[26]
			// wire CELL_S[5].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMWRDBUS[27]
			// wire CELL_S[5].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMWRDBUS[28]
			// wire CELL_S[5].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMWRDBUS[29]
			// wire CELL_S[5].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMWRDBUS[30]
			// wire CELL_S[5].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMWRDBUS[31]
			// wire CELL_S[5].OUT_SEC_BEL[10]      PPC405.C405LSSDSCANOUT[7]
			// wire CELL_S[5].OUT_SEC_BEL[11]      PPC405.C405LSSDSCANOUT[6]
			// wire CELL_S[5].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[20]
			// wire CELL_S[5].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[19]
			// wire CELL_S[5].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[18]
			// wire CELL_S[5].OUT_SEC_BEL[15]      PPC405.TSTISOCMABUSO[17]
			// wire CELL_S[6].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[32]
			// wire CELL_S[6].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[36]
			// wire CELL_S[6].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[40]
			// wire CELL_S[6].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[44]
			// wire CELL_S[6].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[41]
			// wire CELL_S[6].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[61]
			// wire CELL_S[6].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[33]
			// wire CELL_S[6].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[37]
			// wire CELL_S[6].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[41]
			// wire CELL_S[6].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[45]
			// wire CELL_S[6].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[42]
			// wire CELL_S[6].IMUX_G1_DATA[5]      PPC405.TSTISOCMRDATAI[62]
			// wire CELL_S[6].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[34]
			// wire CELL_S[6].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[38]
			// wire CELL_S[6].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[42]
			// wire CELL_S[6].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[46]
			// wire CELL_S[6].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[43]
			// wire CELL_S[6].IMUX_G2_DATA[5]      PPC405.LSSDC405SCANIN[4]
			// wire CELL_S[6].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[35]
			// wire CELL_S[6].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[39]
			// wire CELL_S[6].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[43]
			// wire CELL_S[6].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[47]
			// wire CELL_S[6].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[44]
			// wire CELL_S[6].IMUX_G3_DATA[5]      PPC405.LSSDC405SCANIN[5]
			// wire CELL_S[6].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMRDABUS[8]
			// wire CELL_S[6].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMRDABUS[9]
			// wire CELL_S[6].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMRDABUS[10]
			// wire CELL_S[6].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMRDABUS[11]
			// wire CELL_S[6].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMRDABUS[12]
			// wire CELL_S[6].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMRDABUS[13]
			// wire CELL_S[6].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMRDABUS[14]
			// wire CELL_S[6].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[6].OUT_SEC_BEL[8]       PPC405.TSTISOCMABUSO[24]
			// wire CELL_S[6].OUT_SEC_BEL[9]       PPC405.TSTISOCMABUSO[23]
			// wire CELL_S[6].OUT_SEC_BEL[10]      PPC405.TSTISOCMABUSO[22]
			// wire CELL_S[6].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[21]
			// wire CELL_S[6].OUT_SEC_BEL[12]      PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[6].OUT_SEC_BEL[13]      PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[6].OUT_SEC_BEL[14]      PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[6].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[6].OUT_TEST[0]          PPC405.C405LSSDSCANOUT[8]
			// wire CELL_S[6].OUT_TEST[2]          PPC405.C405LSSDSCANOUT[9]
			// wire CELL_S[7].IMUX_G0_DATA[0]      PPC405.BRAMISOCMRDDBUS[48]
			// wire CELL_S[7].IMUX_G0_DATA[1]      PPC405.BRAMISOCMRDDBUS[52]
			// wire CELL_S[7].IMUX_G0_DATA[2]      PPC405.BRAMISOCMRDDBUS[56]
			// wire CELL_S[7].IMUX_G0_DATA[3]      PPC405.BRAMISOCMRDDBUS[60]
			// wire CELL_S[7].IMUX_G0_DATA[4]      PPC405.TSTISOCMRDATAI[45]
			// wire CELL_S[7].IMUX_G0_DATA[5]      PPC405.TSTISOCMRDATAI[63]
			// wire CELL_S[7].IMUX_G1_DATA[0]      PPC405.BRAMISOCMRDDBUS[49]
			// wire CELL_S[7].IMUX_G1_DATA[1]      PPC405.BRAMISOCMRDDBUS[53]
			// wire CELL_S[7].IMUX_G1_DATA[2]      PPC405.BRAMISOCMRDDBUS[57]
			// wire CELL_S[7].IMUX_G1_DATA[3]      PPC405.BRAMISOCMRDDBUS[61]
			// wire CELL_S[7].IMUX_G1_DATA[4]      PPC405.TSTISOCMRDATAI[46]
			// wire CELL_S[7].IMUX_G1_DATA[5]      PPC405.LSSDC405ACLK
			// wire CELL_S[7].IMUX_G2_DATA[0]      PPC405.BRAMISOCMRDDBUS[50]
			// wire CELL_S[7].IMUX_G2_DATA[1]      PPC405.BRAMISOCMRDDBUS[54]
			// wire CELL_S[7].IMUX_G2_DATA[2]      PPC405.BRAMISOCMRDDBUS[58]
			// wire CELL_S[7].IMUX_G2_DATA[3]      PPC405.BRAMISOCMRDDBUS[62]
			// wire CELL_S[7].IMUX_G2_DATA[4]      PPC405.TSTISOCMRDATAI[47]
			// wire CELL_S[7].IMUX_G2_DATA[5]      PPC405.LSSDC405SCANIN[6]
			// wire CELL_S[7].IMUX_G3_DATA[0]      PPC405.BRAMISOCMRDDBUS[51]
			// wire CELL_S[7].IMUX_G3_DATA[1]      PPC405.BRAMISOCMRDDBUS[55]
			// wire CELL_S[7].IMUX_G3_DATA[2]      PPC405.BRAMISOCMRDDBUS[59]
			// wire CELL_S[7].IMUX_G3_DATA[3]      PPC405.BRAMISOCMRDDBUS[63]
			// wire CELL_S[7].IMUX_G3_DATA[4]      PPC405.TSTISOCMRDATAI[48]
			// wire CELL_S[7].IMUX_G3_DATA[5]      PPC405.LSSDC405SCANIN[7]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[0]   PPC405.ISOCMBRAMWRABUS[15]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[1]   PPC405.ISOCMBRAMWRABUS[16]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[2]   PPC405.ISOCMBRAMWRABUS[17]
			// wire CELL_S[7].IMUX_BRAM_ADDRA[3]   PPC405.ISOCMBRAMWRABUS[18]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[0] PPC405.ISOCMBRAMWRABUS[19]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[1] PPC405.ISOCMBRAMWRABUS[20]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[2] PPC405.ISOCMBRAMWRABUS[21]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S1[3] PPC405.ISOCMBRAMWRABUS[22]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[0] PPC405.ISOCMBRAMWRABUS[23]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[1] PPC405.ISOCMBRAMWRABUS[24]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[2] PPC405.ISOCMBRAMWRABUS[25]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S2[3] PPC405.ISOCMBRAMWRABUS[26]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S3[0] PPC405.ISOCMBRAMWRABUS[27]
			// wire CELL_S[7].IMUX_BRAM_ADDRA_S3[1] PPC405.ISOCMBRAMWRABUS[28]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[0]   PPC405.ISOCMBRAMRDABUS[15]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[1]   PPC405.ISOCMBRAMRDABUS[16]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[2]   PPC405.ISOCMBRAMRDABUS[17]
			// wire CELL_S[7].IMUX_BRAM_ADDRB[3]   PPC405.ISOCMBRAMRDABUS[18]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[0] PPC405.ISOCMBRAMRDABUS[19]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[1] PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[2] PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S1[3] PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[0] PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[1] PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[2] PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S2[3] PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S3[0] PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[7].IMUX_BRAM_ADDRB_S3[1] PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_S[7].OUT_FAN_BEL[0]       PPC405.ISOCMBRAMRDABUS[20]
			// wire CELL_S[7].OUT_FAN_BEL[1]       PPC405.ISOCMBRAMRDABUS[21]
			// wire CELL_S[7].OUT_FAN_BEL[2]       PPC405.ISOCMBRAMRDABUS[22]
			// wire CELL_S[7].OUT_FAN_BEL[3]       PPC405.ISOCMBRAMRDABUS[23]
			// wire CELL_S[7].OUT_FAN_BEL[4]       PPC405.ISOCMBRAMRDABUS[24]
			// wire CELL_S[7].OUT_FAN_BEL[5]       PPC405.ISOCMBRAMRDABUS[25]
			// wire CELL_S[7].OUT_FAN_BEL[6]       PPC405.ISOCMBRAMRDABUS[26]
			// wire CELL_S[7].OUT_FAN_BEL[7]       PPC405.ISOCMBRAMRDABUS[27]
			// wire CELL_S[7].OUT_SEC_BEL[9]       PPC405.C405ISOCMCONTEXTSYNC
			// wire CELL_S[7].OUT_SEC_BEL[10]      PPC405.C405ISOCMCACHEABLE
			// wire CELL_S[7].OUT_SEC_BEL[11]      PPC405.TSTISOCMABUSO[28]
			// wire CELL_S[7].OUT_SEC_BEL[12]      PPC405.TSTISOCMABUSO[27]
			// wire CELL_S[7].OUT_SEC_BEL[13]      PPC405.TSTISOCMABUSO[26]
			// wire CELL_S[7].OUT_SEC_BEL[14]      PPC405.TSTISOCMABUSO[25]
			// wire CELL_S[7].OUT_SEC_BEL[15]      PPC405.ISOCMBRAMRDABUS[28]
			// wire CELL_N[0].IMUX_G0_DATA[0]      PPC405.BRAMDSOCMRDDBUS[0]
			// wire CELL_N[0].IMUX_G0_DATA[1]      PPC405.BRAMDSOCMRDDBUS[4]
			// wire CELL_N[0].IMUX_G0_DATA[2]      PPC405.BRAMDSOCMRDDBUS[8]
			// wire CELL_N[0].IMUX_G0_DATA[3]      PPC405.BRAMDSOCMRDDBUS[12]
			// wire CELL_N[0].IMUX_G1_DATA[0]      PPC405.BRAMDSOCMRDDBUS[1]
			// wire CELL_N[0].IMUX_G1_DATA[1]      PPC405.BRAMDSOCMRDDBUS[5]
			// wire CELL_N[0].IMUX_G1_DATA[2]      PPC405.BRAMDSOCMRDDBUS[9]
			// wire CELL_N[0].IMUX_G1_DATA[3]      PPC405.BRAMDSOCMRDDBUS[13]
			// wire CELL_N[0].IMUX_G2_DATA[0]      PPC405.BRAMDSOCMRDDBUS[2]
			// wire CELL_N[0].IMUX_G2_DATA[1]      PPC405.BRAMDSOCMRDDBUS[6]
			// wire CELL_N[0].IMUX_G2_DATA[2]      PPC405.BRAMDSOCMRDDBUS[10]
			// wire CELL_N[0].IMUX_G2_DATA[3]      PPC405.BRAMDSOCMRDDBUS[14]
			// wire CELL_N[0].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDBUS[3]
			// wire CELL_N[0].IMUX_G3_DATA[1]      PPC405.BRAMDSOCMRDDBUS[7]
			// wire CELL_N[0].IMUX_G3_DATA[2]      PPC405.BRAMDSOCMRDDBUS[11]
			// wire CELL_N[0].IMUX_G3_DATA[3]      PPC405.BRAMDSOCMRDDBUS[15]
			// wire CELL_N[0].IMUX_BRAM_ADDRA[0]   PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[0].IMUX_BRAM_ADDRA[1]   PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[0] PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[1] PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[2] PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N1[3] PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[0] PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[1] PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[2] PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N2[3] PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[0] PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[1] PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[2] PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[0].IMUX_BRAM_ADDRA_N3[3] PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[0].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMBYTEWRITE[0]
			// wire CELL_N[0].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMBYTEWRITE[1]
			// wire CELL_N[0].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMBYTEWRITE[2]
			// wire CELL_N[0].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMBYTEWRITE[3]
			// wire CELL_N[0].OUT_FAN_BEL[4]       PPC405.C405TRCODDEXECUTIONSTATUS[1]
			// wire CELL_N[0].OUT_FAN_BEL[5]       PPC405.C405TRCTRACESTATUS[0]
			// wire CELL_N[0].OUT_FAN_BEL[6]       PPC405.C405TRCTRACESTATUS[3]
			// wire CELL_N[0].OUT_FAN_BEL[7]       PPC405.C405TRCTRIGGEREVENTOUT
			// wire CELL_N[0].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[28]
			// wire CELL_N[0].OUT_SEC_BEL[10]      PPC405.TSTDSOCMWRDBUSO[15]
			// wire CELL_N[0].OUT_SEC_BEL[11]      PPC405.TSTDSOCMWRDBUSO[14]
			// wire CELL_N[0].OUT_SEC_BEL[12]      PPC405.TSTDSOCMWRDBUSO[1]
			// wire CELL_N[0].OUT_SEC_BEL[13]      PPC405.C405JTGSHIFTDR
			// wire CELL_N[0].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[3]
			// wire CELL_N[0].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[2]
			// wire CELL_N[1].IMUX_CLK_OPTINV[0]   PPC405.JTGC405TCK
			// wire CELL_N[1].IMUX_TI_OPTINV[0]    PPC405.DSCNTLVALUE[0]
			// wire CELL_N[1].IMUX_TI_OPTINV[1]    PPC405.DSCNTLVALUE[1]
			// wire CELL_N[1].IMUX_TS_OPTINV[0]    PPC405.DSCNTLVALUE[2]
			// wire CELL_N[1].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[3]
			// wire CELL_N[1].IMUX_G0_DATA[0]      PPC405.TRCC405TRACEDISABLE
			// wire CELL_N[1].IMUX_G1_DATA[0]      PPC405.JTGC405TDI
			// wire CELL_N[1].IMUX_G2_DATA[0]      PPC405.JTGC405TMS
			// wire CELL_N[1].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[0]
			// wire CELL_N[1].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[1]
			// wire CELL_N[1].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[2]
			// wire CELL_N[1].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[3]
			// wire CELL_N[1].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[4]
			// wire CELL_N[1].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[5]
			// wire CELL_N[1].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[6]
			// wire CELL_N[1].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[7]
			// wire CELL_N[1].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[3]
			// wire CELL_N[1].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[2]
			// wire CELL_N[1].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[14]
			// wire CELL_N[1].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[13]
			// wire CELL_N[1].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[0]
			// wire CELL_N[1].OUT_SEC_BEL[13]      PPC405.C405JTGTDO
			// wire CELL_N[1].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[5]
			// wire CELL_N[1].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[4]
			// wire CELL_N[1].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[16]
			// wire CELL_N[1].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[17]
			// wire CELL_N[1].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[29]
			// wire CELL_N[2].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[0]
			// wire CELL_N[2].IMUX_TI_OPTINV[1]    PPC405.DSCNTLVALUE[4]
			// wire CELL_N[2].IMUX_TS_OPTINV[0]    PPC405.DSCNTLVALUE[5]
			// wire CELL_N[2].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[6]
			// wire CELL_N[2].IMUX_G0_DATA[0]      PPC405.TRCC405TRIGGEREVENTIN
			// wire CELL_N[2].IMUX_G1_DATA[0]      PPC405.JTGC405BNDSCANTDO
			// wire CELL_N[2].IMUX_G2_DATA[0]      PPC405.TSTTRSTNEGI
			// wire CELL_N[2].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDACK
			// wire CELL_N[2].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[8]
			// wire CELL_N[2].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[9]
			// wire CELL_N[2].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[10]
			// wire CELL_N[2].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[11]
			// wire CELL_N[2].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[12]
			// wire CELL_N[2].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[13]
			// wire CELL_N[2].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[14]
			// wire CELL_N[2].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[15]
			// wire CELL_N[2].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[5]
			// wire CELL_N[2].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[4]
			// wire CELL_N[2].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[16]
			// wire CELL_N[2].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[15]
			// wire CELL_N[2].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[1]
			// wire CELL_N[2].OUT_SEC_BEL[13]      PPC405.C405JTGTDOEN
			// wire CELL_N[2].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[7]
			// wire CELL_N[2].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[6]
			// wire CELL_N[2].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[18]
			// wire CELL_N[2].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[19]
			// wire CELL_N[2].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[30]
			// wire CELL_N[3].IMUX_CLK_OPTINV[0]   PPC405.BRAMDSOCMCLK
			// wire CELL_N[3].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[1]
			// wire CELL_N[3].IMUX_TI_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[2]
			// wire CELL_N[3].IMUX_TS_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[3]
			// wire CELL_N[3].IMUX_TS_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[4]
			// wire CELL_N[3].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[16]
			// wire CELL_N[3].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[17]
			// wire CELL_N[3].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[18]
			// wire CELL_N[3].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[19]
			// wire CELL_N[3].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[20]
			// wire CELL_N[3].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[21]
			// wire CELL_N[3].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[22]
			// wire CELL_N[3].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[23]
			// wire CELL_N[3].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[7]
			// wire CELL_N[3].OUT_SEC_BEL[9]       PPC405.TSTDSOCMWRDBUSO[6]
			// wire CELL_N[3].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[18]
			// wire CELL_N[3].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[17]
			// wire CELL_N[3].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[2]
			// wire CELL_N[3].OUT_SEC_BEL[13]      PPC405.C405JTGUPDATEDR
			// wire CELL_N[3].OUT_SEC_BEL[14]      PPC405.C405TRCTRIGGEREVENTTYPE[9]
			// wire CELL_N[3].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[8]
			// wire CELL_N[3].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[20]
			// wire CELL_N[3].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[21]
			// wire CELL_N[3].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[31]
			// wire CELL_N[4].IMUX_TI_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[5]
			// wire CELL_N[4].IMUX_TI_OPTINV[1]    PPC405.TIEDSOCMDCRADDR[6]
			// wire CELL_N[4].IMUX_TS_OPTINV[0]    PPC405.TIEDSOCMDCRADDR[7]
			// wire CELL_N[4].IMUX_TS_OPTINV[1]    PPC405.DSCNTLVALUE[7]
			// wire CELL_N[4].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMWRDBUS[24]
			// wire CELL_N[4].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMWRDBUS[25]
			// wire CELL_N[4].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMWRDBUS[26]
			// wire CELL_N[4].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMWRDBUS[27]
			// wire CELL_N[4].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMWRDBUS[28]
			// wire CELL_N[4].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMWRDBUS[29]
			// wire CELL_N[4].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMWRDBUS[30]
			// wire CELL_N[4].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMWRDBUS[31]
			// wire CELL_N[4].OUT_SEC_BEL[8]       PPC405.TSTDSOCMWRDBUSO[8]
			// wire CELL_N[4].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[20]
			// wire CELL_N[4].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[19]
			// wire CELL_N[4].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[4]
			// wire CELL_N[4].OUT_SEC_BEL[12]      PPC405.TSTDSOCMABUSO[3]
			// wire CELL_N[4].OUT_SEC_BEL[13]      PPC405.DSOCMRDADDRVALID
			// wire CELL_N[4].OUT_SEC_BEL[14]      PPC405.C405JTGCAPTUREDR
			// wire CELL_N[4].OUT_SEC_BEL[15]      PPC405.C405TRCTRIGGEREVENTTYPE[10]
			// wire CELL_N[4].OUT_TEST[0]          PPC405.TSTDSOCMWRDBUSO[9]
			// wire CELL_N[4].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[22]
			// wire CELL_N[4].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[23]
			// wire CELL_N[5].IMUX_TI_OPTINV[0]    PPC405.DSARCVALUE[0]
			// wire CELL_N[5].IMUX_TI_OPTINV[1]    PPC405.DSARCVALUE[1]
			// wire CELL_N[5].IMUX_TS_OPTINV[0]    PPC405.DSARCVALUE[2]
			// wire CELL_N[5].IMUX_TS_OPTINV[1]    PPC405.DSARCVALUE[3]
			// wire CELL_N[5].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMABUS[8]
			// wire CELL_N[5].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMABUS[9]
			// wire CELL_N[5].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMABUS[10]
			// wire CELL_N[5].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMABUS[11]
			// wire CELL_N[5].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMABUS[12]
			// wire CELL_N[5].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMABUS[13]
			// wire CELL_N[5].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMABUS[14]
			// wire CELL_N[5].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMABUS[15]
			// wire CELL_N[5].OUT_SEC_BEL[8]       PPC405.TSTDSOCMABUSO[8]
			// wire CELL_N[5].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[7]
			// wire CELL_N[5].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[6]
			// wire CELL_N[5].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[5]
			// wire CELL_N[5].OUT_SEC_BEL[12]      PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[5].OUT_SEC_BEL[13]      PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[5].OUT_SEC_BEL[14]      PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[5].OUT_SEC_BEL[15]      PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[5].OUT_TEST[0]          PPC405.TSTDSOCMABUSO[21]
			// wire CELL_N[5].OUT_TEST[2]          PPC405.TSTDSOCMABUSO[22]
			// wire CELL_N[5].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[10]
			// wire CELL_N[5].OUT_TEST[6]          PPC405.TSTDSOCMWRDBUSO[11]
			// wire CELL_N[5].OUT_TEST[8]          PPC405.TSTDSOCMWRDBUSO[24]
			// wire CELL_N[5].OUT_TEST[10]         PPC405.TSTDSOCMWRDBUSO[25]
			// wire CELL_N[6].IMUX_TI_OPTINV[0]    PPC405.DSARCVALUE[4]
			// wire CELL_N[6].IMUX_TI_OPTINV[1]    PPC405.DSARCVALUE[5]
			// wire CELL_N[6].IMUX_TS_OPTINV[0]    PPC405.DSARCVALUE[6]
			// wire CELL_N[6].IMUX_TS_OPTINV[1]    PPC405.DSARCVALUE[7]
			// wire CELL_N[6].OUT_FAN_BEL[0]       PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[6].OUT_FAN_BEL[1]       PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[6].OUT_FAN_BEL[2]       PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[6].OUT_FAN_BEL[3]       PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[6].OUT_FAN_BEL[4]       PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[6].OUT_FAN_BEL[5]       PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[6].OUT_FAN_BEL[6]       PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[6].OUT_FAN_BEL[7]       PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[6].OUT_SEC_BEL[8]       PPC405.TSTDSOCMABUSO[12]
			// wire CELL_N[6].OUT_SEC_BEL[9]       PPC405.TSTDSOCMABUSO[11]
			// wire CELL_N[6].OUT_SEC_BEL[10]      PPC405.TSTDSOCMABUSO[10]
			// wire CELL_N[6].OUT_SEC_BEL[11]      PPC405.TSTDSOCMABUSO[9]
			// wire CELL_N[6].OUT_SEC_BEL[12]      PPC405.DSOCMBUSY
			// wire CELL_N[6].OUT_SEC_BEL[13]      PPC405.DSOCMBRAMEN
			// wire CELL_N[6].OUT_SEC_BEL[14]      PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[6].OUT_SEC_BEL[15]      PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[6].OUT_TEST[0]          PPC405.TSTDSOCMABUSO[23]
			// wire CELL_N[6].OUT_TEST[2]          PPC405.TSTDSOCMWRDBUSO[0]
			// wire CELL_N[6].OUT_TEST[4]          PPC405.TSTDSOCMWRDBUSO[12]
			// wire CELL_N[6].OUT_TEST[6]          PPC405.TSTDSOCMWRDBUSO[13]
			// wire CELL_N[6].OUT_TEST[8]          PPC405.TSTDSOCMWRDBUSO[26]
			// wire CELL_N[6].OUT_TEST[10]         PPC405.TSTDSOCMWRDBUSO[27]
			// wire CELL_N[7].IMUX_G0_DATA[0]      PPC405.BRAMDSOCMRDDBUS[16]
			// wire CELL_N[7].IMUX_G0_DATA[1]      PPC405.BRAMDSOCMRDDBUS[20]
			// wire CELL_N[7].IMUX_G0_DATA[2]      PPC405.BRAMDSOCMRDDBUS[24]
			// wire CELL_N[7].IMUX_G0_DATA[3]      PPC405.BRAMDSOCMRDDBUS[28]
			// wire CELL_N[7].IMUX_G1_DATA[0]      PPC405.BRAMDSOCMRDDBUS[17]
			// wire CELL_N[7].IMUX_G1_DATA[1]      PPC405.BRAMDSOCMRDDBUS[21]
			// wire CELL_N[7].IMUX_G1_DATA[2]      PPC405.BRAMDSOCMRDDBUS[25]
			// wire CELL_N[7].IMUX_G1_DATA[3]      PPC405.BRAMDSOCMRDDBUS[29]
			// wire CELL_N[7].IMUX_G2_DATA[0]      PPC405.BRAMDSOCMRDDBUS[18]
			// wire CELL_N[7].IMUX_G2_DATA[1]      PPC405.BRAMDSOCMRDDBUS[22]
			// wire CELL_N[7].IMUX_G2_DATA[2]      PPC405.BRAMDSOCMRDDBUS[26]
			// wire CELL_N[7].IMUX_G2_DATA[3]      PPC405.BRAMDSOCMRDDBUS[30]
			// wire CELL_N[7].IMUX_G3_DATA[0]      PPC405.BRAMDSOCMRDDBUS[19]
			// wire CELL_N[7].IMUX_G3_DATA[1]      PPC405.BRAMDSOCMRDDBUS[23]
			// wire CELL_N[7].IMUX_G3_DATA[2]      PPC405.BRAMDSOCMRDDBUS[27]
			// wire CELL_N[7].IMUX_G3_DATA[3]      PPC405.BRAMDSOCMRDDBUS[31]
			// wire CELL_N[7].IMUX_BRAM_ADDRA[0]   PPC405.DSOCMBRAMABUS[28]
			// wire CELL_N[7].IMUX_BRAM_ADDRA[1]   PPC405.DSOCMBRAMABUS[29]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[0] PPC405.DSOCMBRAMABUS[24]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[1] PPC405.DSOCMBRAMABUS[25]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[2] PPC405.DSOCMBRAMABUS[26]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N1[3] PPC405.DSOCMBRAMABUS[27]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[0] PPC405.DSOCMBRAMABUS[20]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[1] PPC405.DSOCMBRAMABUS[21]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[2] PPC405.DSOCMBRAMABUS[22]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N2[3] PPC405.DSOCMBRAMABUS[23]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[0] PPC405.DSOCMBRAMABUS[16]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[1] PPC405.DSOCMBRAMABUS[17]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[2] PPC405.DSOCMBRAMABUS[18]
			// wire CELL_N[7].IMUX_BRAM_ADDRA_N3[3] PPC405.DSOCMBRAMABUS[19]
			// wire CELL_N[7].OUT_FAN_BEL[0]       PPC405.C405TRCCYCLE
			// wire CELL_N[7].OUT_FAN_BEL[1]       PPC405.C405TRCEVENEXECUTIONSTATUS[0]
			// wire CELL_N[7].OUT_FAN_BEL[2]       PPC405.C405TRCEVENEXECUTIONSTATUS[1]
			// wire CELL_N[7].OUT_FAN_BEL[3]       PPC405.C405TRCODDEXECUTIONSTATUS[0]
			// wire CELL_N[7].OUT_FAN_BEL[4]       PPC405.C405TRCTRACESTATUS[1]
			// wire CELL_N[7].OUT_FAN_BEL[5]       PPC405.C405TRCTRACESTATUS[2]
			// wire CELL_N[7].OUT_FAN_BEL[6]       PPC405.C405TRCTRIGGEREVENTTYPE[0]
			// wire CELL_N[7].OUT_FAN_BEL[7]       PPC405.C405TRCTRIGGEREVENTTYPE[1]
			// wire CELL_N[7].OUT_SEC_BEL[14]      PPC405.C405JTGPGMOUT
			// wire CELL_N[7].OUT_SEC_BEL[15]      PPC405.C405JTGEXTEST
		}

		tile_class CNR_SW_V2 {
			cell CELL;
			bitrect TERM_H: Vertical (rev 4, rev 80);
			bitrect TERM_V: Vertical (rev 22, rev 12);

			bel DCI[0] {
				input DCI_CLK = IMUX_G2_DATA[7];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_P = IMUX_G2_DATA[4];
				input HI_LO_N = IMUX_G2_DATA[5];
				output SCLK = OUT_HALF0[16];
				output ADDRESS[0] = OUT_HALF0[14];
				output ADDRESS[1] = OUT_HALF1[14];
				output ADDRESS[2] = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				output N_OR_P = OUT_HALF1[16];
				output UPDATE = OUT_HALF1[17];
				output DCI_DONE = OUT_HALF0[15];
				attribute ENABLE @TERM_H[2][42];
				attribute TEST_ENABLE @TERM_H[2][31];
				attribute FORCE_DONE_HIGH @TERM_H[3][31];
				attribute V2_PMASK_TERM_SPLIT @[TERM_H[2][32], TERM_H[3][32], TERM_H[2][33], TERM_H[3][33], TERM_H[2][34]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_H[2][37], TERM_H[3][37], TERM_H[2][38], TERM_H[3][38], TERM_H[2][39]];
				attribute V2_PMASK_TERM_VCC @[TERM_H[3][34], TERM_H[2][35], TERM_H[3][35], TERM_H[2][36], TERM_H[3][36]];
				attribute V2_LVDSBIAS @[TERM_H[3][44], TERM_H[2][45], TERM_H[3][45], TERM_H[2][46], TERM_H[3][46], TERM_H[2][47], TERM_H[3][47], TERM_H[2][48], TERM_H[3][48]];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_G1_DATA[7];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_P = IMUX_G1_DATA[4];
				input HI_LO_N = IMUX_G1_DATA[5];
				output SCLK = OUT_HALF0[11];
				output ADDRESS[0] = OUT_HALF0[9];
				output ADDRESS[1] = OUT_HALF1[9];
				output ADDRESS[2] = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				output N_OR_P = OUT_HALF1[11];
				output UPDATE = OUT_HALF1[12];
				output DCI_DONE = OUT_HALF0[10];
				attribute ENABLE @TERM_V[10][7];
				attribute TEST_ENABLE @TERM_V[9][6];
				attribute FORCE_DONE_HIGH @TERM_V[9][8];
				attribute V2_PMASK_TERM_SPLIT @[TERM_V[9][10], TERM_V[9][7], TERM_V[9][11], TERM_V[9][9], TERM_V[8][9]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_V[11][6], TERM_V[11][8], TERM_V[11][10], TERM_V[11][7], TERM_V[11][11]];
				attribute V2_PMASK_TERM_VCC @[TERM_V[8][10], TERM_V[8][11], TERM_V[8][7], TERM_V[8][6], TERM_V[8][8]];
				attribute V2_LVDSBIAS @[TERM_V[13][7], TERM_V[13][11], TERM_V[13][9], TERM_V[12][9], TERM_V[12][11], TERM_V[12][10], TERM_V[12][7], TERM_V[12][6], TERM_V[12][8]];
			}

			bel MISC_SW {
				attribute M0_PULL @[TERM_V[16][10], TERM_V[16][11]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute M1_PULL @[TERM_V[16][9], TERM_V[17][11]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute M2_PULL @[TERM_V[16][7], TERM_V[16][8]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute DCI_CLK_ENABLE @TERM_V[18][10];
				attribute DCI_ALTVR @TERM_V[18][9];
				attribute BCLK_N_DIV2 @[TERM_V[17][8], TERM_V[17][7], TERM_V[17][6], TERM_V[17][9], TERM_V[17][10]];
				attribute ZCLK_N_DIV2 @[TERM_V[19][10], TERM_V[19][7], TERM_V[19][11], TERM_V[19][9], TERM_V[18][11]];
				attribute DISABLE_BANDGAP @TERM_V[16][6];
				attribute RAISE_VGG @[TERM_V[19][8], TERM_V[19][6]];
			}

			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS[2]
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS[0]
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS[2]
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS[0]
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS[1]
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS[1]
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_SW_V2P {
			cell CELL;
			bitrect TERM_H: Vertical (rev 4, rev 80);
			bitrect TERM_V: Vertical (rev 22, rev 12);

			bel DCI[0] {
				input DCI_CLK = IMUX_G2_DATA[7];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_P = IMUX_G2_DATA[4];
				input HI_LO_N = IMUX_G2_DATA[5];
				output SCLK = OUT_HALF0[16];
				output ADDRESS[0] = OUT_HALF0[14];
				output ADDRESS[1] = OUT_HALF1[14];
				output ADDRESS[2] = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				output N_OR_P = OUT_HALF1[16];
				output UPDATE = OUT_HALF1[17];
				output DCI_DONE = OUT_HALF0[15];
				attribute ENABLE @TERM_H[2][42];
				attribute TEST_ENABLE @TERM_H[2][31];
				attribute FORCE_DONE_HIGH @TERM_H[3][31];
				attribute V2_PMASK_TERM_SPLIT @[TERM_H[2][32], TERM_H[3][32], TERM_H[2][33], TERM_H[3][33], TERM_H[2][34]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_H[2][37], TERM_H[3][37], TERM_H[2][38], TERM_H[3][38], TERM_H[2][39]];
				attribute V2_PMASK_TERM_VCC @[TERM_H[3][34], TERM_H[2][35], TERM_H[3][35], TERM_H[2][36], TERM_H[3][36]];
				attribute V2_LVDSBIAS @[TERM_H[3][44], TERM_H[2][45], TERM_H[3][45], TERM_H[2][46], TERM_H[3][46], TERM_H[2][47], TERM_H[3][47], TERM_H[2][48], TERM_H[3][48]];
				attribute QUIET @TERM_H[3][39];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_G1_DATA[7];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_P = IMUX_G1_DATA[4];
				input HI_LO_N = IMUX_G1_DATA[5];
				output SCLK = OUT_HALF0[11];
				output ADDRESS[0] = OUT_HALF0[9];
				output ADDRESS[1] = OUT_HALF1[9];
				output ADDRESS[2] = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				output N_OR_P = OUT_HALF1[11];
				output UPDATE = OUT_HALF1[12];
				output DCI_DONE = OUT_HALF0[10];
				attribute ENABLE @TERM_V[10][7];
				attribute TEST_ENABLE @TERM_V[9][6];
				attribute FORCE_DONE_HIGH @TERM_V[9][8];
				attribute V2_PMASK_TERM_SPLIT @[TERM_V[9][10], TERM_V[9][7], TERM_V[9][11], TERM_V[9][9], TERM_V[8][9]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_V[11][6], TERM_V[11][8], TERM_V[11][10], TERM_V[11][7], TERM_V[11][11]];
				attribute V2_PMASK_TERM_VCC @[TERM_V[8][10], TERM_V[8][11], TERM_V[8][7], TERM_V[8][6], TERM_V[8][8]];
				attribute V2_LVDSBIAS @[TERM_V[13][7], TERM_V[13][11], TERM_V[13][9], TERM_V[12][9], TERM_V[12][11], TERM_V[12][10], TERM_V[12][7], TERM_V[12][6], TERM_V[12][8]];
				attribute QUIET @TERM_V[11][9];
			}

			bel MISC_SW {
				attribute M0_PULL @[TERM_V[16][10], TERM_V[16][11]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute M1_PULL @[TERM_V[16][9], TERM_V[17][11]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute M2_PULL @[TERM_V[16][7], TERM_V[16][8]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute DCI_CLK_ENABLE @TERM_V[18][10];
				attribute BCLK_N_DIV2 @[TERM_V[17][8], TERM_V[17][7], TERM_V[17][6], TERM_V[17][9], TERM_V[17][10]];
				attribute ZCLK_N_DIV2 @[TERM_V[19][10], TERM_V[19][7], TERM_V[19][11], TERM_V[19][9], TERM_V[18][11]];
				attribute DISABLE_BANDGAP @TERM_V[16][6];
				attribute DISABLE_VGG_GENERATION @TERM_V[18][8];
				attribute RAISE_VGG @[TERM_V[19][8], TERM_V[19][6]];
			}

			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS[2]
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS[0]
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS[2]
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS[0]
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS[1]
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS[1]
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_SE_V2 {
			cell CELL;
			bitrect TERM_H: Vertical (rev 4, rev 80);
			bitrect TERM_V: Vertical (rev 22, rev 12);

			bel DCI[0] {
				input DCI_CLK = IMUX_G2_DATA[7];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_P = IMUX_G2_DATA[4];
				input HI_LO_N = IMUX_G2_DATA[5];
				output SCLK = OUT_HALF0[16];
				output ADDRESS[0] = OUT_HALF0[14];
				output ADDRESS[1] = OUT_HALF1[14];
				output ADDRESS[2] = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				output N_OR_P = OUT_HALF1[16];
				output UPDATE = OUT_HALF1[17];
				output DCI_DONE = OUT_HALF0[15];
				attribute ENABLE @TERM_H[2][42];
				attribute TEST_ENABLE @TERM_H[2][31];
				attribute FORCE_DONE_HIGH @TERM_H[3][31];
				attribute V2_PMASK_TERM_SPLIT @[TERM_H[2][32], TERM_H[3][32], TERM_H[2][33], TERM_H[3][33], TERM_H[2][34]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_H[2][37], TERM_H[3][37], TERM_H[2][38], TERM_H[3][38], TERM_H[2][39]];
				attribute V2_PMASK_TERM_VCC @[TERM_H[3][34], TERM_H[2][35], TERM_H[3][35], TERM_H[2][36], TERM_H[3][36]];
				attribute V2_LVDSBIAS @[TERM_H[3][44], TERM_H[2][45], TERM_H[3][45], TERM_H[2][46], TERM_H[3][46], TERM_H[2][47], TERM_H[3][47], TERM_H[2][48], TERM_H[3][48]];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_G1_DATA[7];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_P = IMUX_G1_DATA[4];
				input HI_LO_N = IMUX_G1_DATA[5];
				output SCLK = OUT_HALF0[11];
				output ADDRESS[0] = OUT_HALF0[9];
				output ADDRESS[1] = OUT_HALF1[9];
				output ADDRESS[2] = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				output N_OR_P = OUT_HALF1[11];
				output UPDATE = OUT_HALF1[12];
				output DCI_DONE = OUT_HALF0[10];
				attribute ENABLE @TERM_V[10][7];
				attribute TEST_ENABLE @TERM_V[9][6];
				attribute FORCE_DONE_HIGH @TERM_V[9][8];
				attribute V2_PMASK_TERM_SPLIT @[TERM_V[9][10], TERM_V[9][7], TERM_V[9][11], TERM_V[9][9], TERM_V[8][9]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_V[11][6], TERM_V[11][8], TERM_V[11][10], TERM_V[11][7], TERM_V[11][11]];
				attribute V2_PMASK_TERM_VCC @[TERM_V[8][10], TERM_V[8][11], TERM_V[8][7], TERM_V[8][6], TERM_V[8][8]];
				attribute V2_LVDSBIAS @[TERM_V[13][7], TERM_V[13][11], TERM_V[13][9], TERM_V[12][9], TERM_V[12][11], TERM_V[12][10], TERM_V[12][7], TERM_V[12][6], TERM_V[12][8]];
			}

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = ~IMUX_TS_OPTINV[0];
				attribute USER_GTS_GSR_ENABLE @TERM_H[2][4];
				attribute GTS_SYNC @TERM_H[2][5];
				attribute GSR_SYNC @TERM_H[3][5];
				attribute GWE_SYNC @TERM_H[3][4];
			}

			bel CAPTURE {
				input CLK = IMUX_CLK_OPTINV[2];
				input CAP = IMUX_SR_OPTINV[1];
			}

			bel ICAP {
				input CLK = IMUX_CLK_OPTINV[1];
				input CE = ~IMUX_CE_OPTINV[1];
				input WRITE = ~IMUX_TI_OPTINV[0];
				input I[0] = IMUX_G0_DATA[0];
				input I[1] = IMUX_G0_DATA[1];
				input I[2] = IMUX_G0_DATA[2];
				input I[3] = IMUX_G0_DATA[3];
				input I[4] = IMUX_G0_DATA[4];
				input I[5] = IMUX_G0_DATA[5];
				input I[6] = IMUX_G0_DATA[6];
				input I[7] = IMUX_G0_DATA[7];
				output BUSY = OUT_HALF0[17];
				output O[0] = OUT_FAN[0];
				output O[1] = OUT_FAN[1];
				output O[2] = OUT_FAN[2];
				output O[3] = OUT_FAN[3];
				output O[4] = OUT_FAN[4];
				output O[5] = OUT_FAN[5];
				output O[6] = OUT_FAN[6];
				output O[7] = OUT_FAN[7];
				attribute ENABLE @TERM_H[2][6];
			}

			bel MISC_SE {
				attribute CCLK_PULL @[TERM_H[3][7]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute DONE_PULL @[TERM_H[3][6]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute POWERDOWN_PULL @[TERM_H[2][7]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_CE_OPTINV[1]              ICAP.CE
			// wire IMUX_TI_OPTINV[0]              ICAP.WRITE
			// wire IMUX_TS_OPTINV[0]              STARTUP.GTS
			// wire IMUX_G0_DATA[0]                ICAP.I[0]
			// wire IMUX_G0_DATA[1]                ICAP.I[1]
			// wire IMUX_G0_DATA[2]                ICAP.I[2]
			// wire IMUX_G0_DATA[3]                ICAP.I[3]
			// wire IMUX_G0_DATA[4]                ICAP.I[4]
			// wire IMUX_G0_DATA[5]                ICAP.I[5]
			// wire IMUX_G0_DATA[6]                ICAP.I[6]
			// wire IMUX_G0_DATA[7]                ICAP.I[7]
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     ICAP.O[0]
			// wire OUT_FAN[1]                     ICAP.O[1]
			// wire OUT_FAN[2]                     ICAP.O[2]
			// wire OUT_FAN[3]                     ICAP.O[3]
			// wire OUT_FAN[4]                     ICAP.O[4]
			// wire OUT_FAN[5]                     ICAP.O[5]
			// wire OUT_FAN[6]                     ICAP.O[6]
			// wire OUT_FAN[7]                     ICAP.O[7]
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS[2]
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS[0]
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS[2]
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS[0]
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  ICAP.BUSY
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS[1]
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS[1]
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_SE_V2P {
			cell CELL;
			bitrect TERM_H: Vertical (rev 4, rev 80);
			bitrect TERM_V: Vertical (rev 22, rev 12);

			bel DCI[0] {
				input DCI_CLK = IMUX_G2_DATA[7];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_P = IMUX_G2_DATA[4];
				input HI_LO_N = IMUX_G2_DATA[5];
				output SCLK = OUT_HALF0[16];
				output ADDRESS[0] = OUT_HALF0[14];
				output ADDRESS[1] = OUT_HALF1[14];
				output ADDRESS[2] = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				output N_OR_P = OUT_HALF1[16];
				output UPDATE = OUT_HALF1[17];
				output DCI_DONE = OUT_HALF0[15];
				attribute ENABLE @TERM_H[2][42];
				attribute TEST_ENABLE @TERM_H[2][31];
				attribute FORCE_DONE_HIGH @TERM_H[3][31];
				attribute V2_PMASK_TERM_SPLIT @[TERM_H[2][32], TERM_H[3][32], TERM_H[2][33], TERM_H[3][33], TERM_H[2][34]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_H[2][37], TERM_H[3][37], TERM_H[2][38], TERM_H[3][38], TERM_H[2][39]];
				attribute V2_PMASK_TERM_VCC @[TERM_H[3][34], TERM_H[2][35], TERM_H[3][35], TERM_H[2][36], TERM_H[3][36]];
				attribute V2_LVDSBIAS @[TERM_H[3][44], TERM_H[2][45], TERM_H[3][45], TERM_H[2][46], TERM_H[3][46], TERM_H[2][47], TERM_H[3][47], TERM_H[2][48], TERM_H[3][48]];
				attribute QUIET @TERM_H[3][39];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_G1_DATA[7];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_P = IMUX_G1_DATA[4];
				input HI_LO_N = IMUX_G1_DATA[5];
				output SCLK = OUT_HALF0[11];
				output ADDRESS[0] = OUT_HALF0[9];
				output ADDRESS[1] = OUT_HALF1[9];
				output ADDRESS[2] = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				output N_OR_P = OUT_HALF1[11];
				output UPDATE = OUT_HALF1[12];
				output DCI_DONE = OUT_HALF0[10];
				attribute ENABLE @TERM_V[10][7];
				attribute TEST_ENABLE @TERM_V[9][6];
				attribute FORCE_DONE_HIGH @TERM_V[9][8];
				attribute V2_PMASK_TERM_SPLIT @[TERM_V[9][10], TERM_V[9][7], TERM_V[9][11], TERM_V[9][9], TERM_V[8][9]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_V[11][6], TERM_V[11][8], TERM_V[11][10], TERM_V[11][7], TERM_V[11][11]];
				attribute V2_PMASK_TERM_VCC @[TERM_V[8][10], TERM_V[8][11], TERM_V[8][7], TERM_V[8][6], TERM_V[8][8]];
				attribute V2_LVDSBIAS @[TERM_V[13][7], TERM_V[13][11], TERM_V[13][9], TERM_V[12][9], TERM_V[12][11], TERM_V[12][10], TERM_V[12][7], TERM_V[12][6], TERM_V[12][8]];
				attribute QUIET @TERM_V[11][9];
			}

			bel STARTUP {
				input CLK = IMUX_CLK_OPTINV[0];
				input GSR = IMUX_SR_OPTINV[0];
				input GTS = ~IMUX_TS_OPTINV[0];
				attribute USER_GTS_GSR_ENABLE @TERM_H[2][4];
				attribute GTS_SYNC @TERM_H[2][5];
				attribute GSR_SYNC @TERM_H[3][5];
				attribute GWE_SYNC @TERM_H[3][4];
			}

			bel CAPTURE {
				input CLK = IMUX_CLK_OPTINV[2];
				input CAP = IMUX_SR_OPTINV[1];
			}

			bel ICAP {
				input CLK = IMUX_CLK_OPTINV[1];
				input CE = ~IMUX_CE_OPTINV[1];
				input WRITE = ~IMUX_TI_OPTINV[0];
				input I[0] = IMUX_G0_DATA[0];
				input I[1] = IMUX_G0_DATA[1];
				input I[2] = IMUX_G0_DATA[2];
				input I[3] = IMUX_G0_DATA[3];
				input I[4] = IMUX_G0_DATA[4];
				input I[5] = IMUX_G0_DATA[5];
				input I[6] = IMUX_G0_DATA[6];
				input I[7] = IMUX_G0_DATA[7];
				output BUSY = OUT_HALF0[17];
				output O[0] = OUT_FAN[0];
				output O[1] = OUT_FAN[1];
				output O[2] = OUT_FAN[2];
				output O[3] = OUT_FAN[3];
				output O[4] = OUT_FAN[4];
				output O[5] = OUT_FAN[5];
				output O[6] = OUT_FAN[6];
				output O[7] = OUT_FAN[7];
				attribute ENABLE @TERM_H[2][6];
			}

			bel MISC_SE {
				attribute CCLK_PULL @[TERM_H[3][7]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute DONE_PULL @[TERM_H[3][6]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute POWERDOWN_PULL @[TERM_H[2][7]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
			}

			// wire IMUX_CLK_OPTINV[0]             STARTUP.CLK
			// wire IMUX_CLK_OPTINV[1]             ICAP.CLK
			// wire IMUX_CLK_OPTINV[2]             CAPTURE.CLK
			// wire IMUX_SR_OPTINV[0]              STARTUP.GSR
			// wire IMUX_SR_OPTINV[1]              CAPTURE.CAP
			// wire IMUX_CE_OPTINV[1]              ICAP.CE
			// wire IMUX_TI_OPTINV[0]              ICAP.WRITE
			// wire IMUX_TS_OPTINV[0]              STARTUP.GTS
			// wire IMUX_G0_DATA[0]                ICAP.I[0]
			// wire IMUX_G0_DATA[1]                ICAP.I[1]
			// wire IMUX_G0_DATA[2]                ICAP.I[2]
			// wire IMUX_G0_DATA[3]                ICAP.I[3]
			// wire IMUX_G0_DATA[4]                ICAP.I[4]
			// wire IMUX_G0_DATA[5]                ICAP.I[5]
			// wire IMUX_G0_DATA[6]                ICAP.I[6]
			// wire IMUX_G0_DATA[7]                ICAP.I[7]
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     ICAP.O[0]
			// wire OUT_FAN[1]                     ICAP.O[1]
			// wire OUT_FAN[2]                     ICAP.O[2]
			// wire OUT_FAN[3]                     ICAP.O[3]
			// wire OUT_FAN[4]                     ICAP.O[4]
			// wire OUT_FAN[5]                     ICAP.O[5]
			// wire OUT_FAN[6]                     ICAP.O[6]
			// wire OUT_FAN[7]                     ICAP.O[7]
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS[2]
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS[0]
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS[2]
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS[0]
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  ICAP.BUSY
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS[1]
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS[1]
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_NW_V2 {
			cell CELL;
			bitrect TERM_H: Vertical (rev 4, rev 80);
			bitrect TERM_V: Vertical (rev 22, rev 12);

			bel DCI[0] {
				input DCI_CLK = IMUX_G2_DATA[7];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_P = IMUX_G2_DATA[4];
				input HI_LO_N = IMUX_G2_DATA[5];
				output SCLK = OUT_HALF0[16];
				output ADDRESS[0] = OUT_HALF0[14];
				output ADDRESS[1] = OUT_HALF1[14];
				output ADDRESS[2] = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				output N_OR_P = OUT_HALF1[16];
				output UPDATE = OUT_HALF1[17];
				output DCI_DONE = OUT_HALF0[15];
				attribute ENABLE @TERM_H[2][42];
				attribute TEST_ENABLE @TERM_H[2][31];
				attribute FORCE_DONE_HIGH @TERM_H[3][31];
				attribute V2_PMASK_TERM_SPLIT @[TERM_H[2][32], TERM_H[3][32], TERM_H[2][33], TERM_H[3][33], TERM_H[2][34]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_H[2][37], TERM_H[3][37], TERM_H[2][38], TERM_H[3][38], TERM_H[2][39]];
				attribute V2_PMASK_TERM_VCC @[TERM_H[3][34], TERM_H[2][35], TERM_H[3][35], TERM_H[2][36], TERM_H[3][36]];
				attribute V2_LVDSBIAS @[TERM_H[3][44], TERM_H[2][45], TERM_H[3][45], TERM_H[2][46], TERM_H[3][46], TERM_H[2][47], TERM_H[3][47], TERM_H[2][48], TERM_H[3][48]];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_G1_DATA[7];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_P = IMUX_G1_DATA[4];
				input HI_LO_N = IMUX_G1_DATA[5];
				output SCLK = OUT_HALF0[11];
				output ADDRESS[0] = OUT_HALF0[9];
				output ADDRESS[1] = OUT_HALF1[9];
				output ADDRESS[2] = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				output N_OR_P = OUT_HALF1[11];
				output UPDATE = OUT_HALF1[12];
				output DCI_DONE = OUT_HALF0[10];
				attribute ENABLE @TERM_V[10][7];
				attribute TEST_ENABLE @TERM_V[9][6];
				attribute FORCE_DONE_HIGH @TERM_V[9][8];
				attribute V2_PMASK_TERM_SPLIT @[TERM_V[9][10], TERM_V[9][7], TERM_V[9][11], TERM_V[9][9], TERM_V[8][9]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_V[11][6], TERM_V[11][8], TERM_V[11][10], TERM_V[11][7], TERM_V[11][11]];
				attribute V2_PMASK_TERM_VCC @[TERM_V[8][10], TERM_V[8][11], TERM_V[8][7], TERM_V[8][6], TERM_V[8][8]];
				attribute V2_LVDSBIAS @[TERM_V[13][7], TERM_V[13][11], TERM_V[13][9], TERM_V[12][9], TERM_V[12][11], TERM_V[12][10], TERM_V[12][7], TERM_V[12][6], TERM_V[12][8]];
			}

			bel PMV {
				input A[0] = IMUX_G0_DATA[0];
				input A[1] = IMUX_G0_DATA[1];
				input A[2] = IMUX_G0_DATA[2];
				input A[3] = IMUX_G0_DATA[3];
				input A[4] = IMUX_G0_DATA[4];
				input A[5] = IMUX_G0_DATA[5];
				input EN = IMUX_G0_DATA[6];
				output O = OUT_HALF0[17];
			}

			bel MISC_NW {
				attribute HSWAPEN_PULL @[TERM_V[6][10], TERM_V[6][8]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute PROG_PULL @[TERM_V[6][11]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute TDI_PULL @[TERM_V[6][7], TERM_V[6][6]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute TEST_LL @TERM_V[6][9];
			}

			// wire IMUX_G0_DATA[0]                PMV.A[0]
			// wire IMUX_G0_DATA[1]                PMV.A[1]
			// wire IMUX_G0_DATA[2]                PMV.A[2]
			// wire IMUX_G0_DATA[3]                PMV.A[3]
			// wire IMUX_G0_DATA[4]                PMV.A[4]
			// wire IMUX_G0_DATA[5]                PMV.A[5]
			// wire IMUX_G0_DATA[6]                PMV.EN
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS[2]
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS[0]
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS[2]
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS[0]
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  PMV.O
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS[1]
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS[1]
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_NW_V2P {
			cell CELL;
			bitrect TERM_H: Vertical (rev 4, rev 80);
			bitrect TERM_V: Vertical (rev 22, rev 12);

			bel DCI[0] {
				input DCI_CLK = IMUX_G2_DATA[7];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_P = IMUX_G2_DATA[4];
				input HI_LO_N = IMUX_G2_DATA[5];
				output SCLK = OUT_HALF0[16];
				output ADDRESS[0] = OUT_HALF0[14];
				output ADDRESS[1] = OUT_HALF1[14];
				output ADDRESS[2] = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				output N_OR_P = OUT_HALF1[16];
				output UPDATE = OUT_HALF1[17];
				output DCI_DONE = OUT_HALF0[15];
				attribute ENABLE @TERM_H[2][42];
				attribute TEST_ENABLE @TERM_H[2][31];
				attribute FORCE_DONE_HIGH @TERM_H[3][31];
				attribute V2_PMASK_TERM_SPLIT @[TERM_H[2][32], TERM_H[3][32], TERM_H[2][33], TERM_H[3][33], TERM_H[2][34]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_H[2][37], TERM_H[3][37], TERM_H[2][38], TERM_H[3][38], TERM_H[2][39]];
				attribute V2_PMASK_TERM_VCC @[TERM_H[3][34], TERM_H[2][35], TERM_H[3][35], TERM_H[2][36], TERM_H[3][36]];
				attribute V2_LVDSBIAS @[TERM_H[3][44], TERM_H[2][45], TERM_H[3][45], TERM_H[2][46], TERM_H[3][46], TERM_H[2][47], TERM_H[3][47], TERM_H[2][48], TERM_H[3][48]];
				attribute QUIET @TERM_H[3][39];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_G1_DATA[7];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_P = IMUX_G1_DATA[4];
				input HI_LO_N = IMUX_G1_DATA[5];
				output SCLK = OUT_HALF0[11];
				output ADDRESS[0] = OUT_HALF0[9];
				output ADDRESS[1] = OUT_HALF1[9];
				output ADDRESS[2] = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				output N_OR_P = OUT_HALF1[11];
				output UPDATE = OUT_HALF1[12];
				output DCI_DONE = OUT_HALF0[10];
				attribute ENABLE @TERM_V[10][7];
				attribute TEST_ENABLE @TERM_V[9][6];
				attribute FORCE_DONE_HIGH @TERM_V[9][8];
				attribute V2_PMASK_TERM_SPLIT @[TERM_V[9][10], TERM_V[9][7], TERM_V[9][11], TERM_V[9][9], TERM_V[8][9]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_V[11][6], TERM_V[11][8], TERM_V[11][10], TERM_V[11][7], TERM_V[11][11]];
				attribute V2_PMASK_TERM_VCC @[TERM_V[8][10], TERM_V[8][11], TERM_V[8][7], TERM_V[8][6], TERM_V[8][8]];
				attribute V2_LVDSBIAS @[TERM_V[13][7], TERM_V[13][11], TERM_V[13][9], TERM_V[12][9], TERM_V[12][11], TERM_V[12][10], TERM_V[12][7], TERM_V[12][6], TERM_V[12][8]];
				attribute QUIET @TERM_V[11][9];
			}

			bel PMV {
				input A[0] = IMUX_G0_DATA[0];
				input A[1] = IMUX_G0_DATA[1];
				input A[2] = IMUX_G0_DATA[2];
				input A[3] = IMUX_G0_DATA[3];
				input A[4] = IMUX_G0_DATA[4];
				input A[5] = IMUX_G0_DATA[5];
				input EN = IMUX_G0_DATA[6];
				output O = OUT_HALF0[17];
			}

			bel MISC_NW {
				attribute HSWAPEN_PULL @[TERM_V[6][10], TERM_V[6][8]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute PROG_PULL @[TERM_V[6][11]] {
					NONE = 0b1,
					PULLUP = 0b0,
				}
				attribute TDI_PULL @[TERM_V[6][7], TERM_V[6][6]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute TEST_LL @TERM_V[6][9];
			}

			// wire IMUX_G0_DATA[0]                PMV.A[0]
			// wire IMUX_G0_DATA[1]                PMV.A[1]
			// wire IMUX_G0_DATA[2]                PMV.A[2]
			// wire IMUX_G0_DATA[3]                PMV.A[3]
			// wire IMUX_G0_DATA[4]                PMV.A[4]
			// wire IMUX_G0_DATA[5]                PMV.A[5]
			// wire IMUX_G0_DATA[6]                PMV.EN
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS[2]
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS[0]
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS[2]
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS[0]
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  PMV.O
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS[1]
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS[1]
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_NE_V2 {
			cell CELL;
			bitrect TERM_H: Vertical (rev 4, rev 80);
			bitrect TERM_V: Vertical (rev 22, rev 12);

			bel DCI[0] {
				input DCI_CLK = IMUX_G2_DATA[7];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_P = IMUX_G2_DATA[4];
				input HI_LO_N = IMUX_G2_DATA[5];
				output SCLK = OUT_HALF0[16];
				output ADDRESS[0] = OUT_HALF0[14];
				output ADDRESS[1] = OUT_HALF1[14];
				output ADDRESS[2] = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				output N_OR_P = OUT_HALF1[16];
				output UPDATE = OUT_HALF1[17];
				output DCI_DONE = OUT_HALF0[15];
				attribute ENABLE @TERM_H[2][42];
				attribute TEST_ENABLE @TERM_H[2][31];
				attribute FORCE_DONE_HIGH @TERM_H[3][31];
				attribute V2_PMASK_TERM_SPLIT @[TERM_H[2][32], TERM_H[3][32], TERM_H[2][33], TERM_H[3][33], TERM_H[2][34]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_H[2][37], TERM_H[3][37], TERM_H[2][38], TERM_H[3][38], TERM_H[2][39]];
				attribute V2_PMASK_TERM_VCC @[TERM_H[3][34], TERM_H[2][35], TERM_H[3][35], TERM_H[2][36], TERM_H[3][36]];
				attribute V2_LVDSBIAS @[TERM_H[3][44], TERM_H[2][45], TERM_H[3][45], TERM_H[2][46], TERM_H[3][46], TERM_H[2][47], TERM_H[3][47], TERM_H[2][48], TERM_H[3][48]];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_G1_DATA[7];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_P = IMUX_G1_DATA[4];
				input HI_LO_N = IMUX_G1_DATA[5];
				output SCLK = OUT_HALF0[11];
				output ADDRESS[0] = OUT_HALF0[9];
				output ADDRESS[1] = OUT_HALF1[9];
				output ADDRESS[2] = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				output N_OR_P = OUT_HALF1[11];
				output UPDATE = OUT_HALF1[12];
				output DCI_DONE = OUT_HALF0[10];
				attribute ENABLE @TERM_V[10][7];
				attribute TEST_ENABLE @TERM_V[9][6];
				attribute FORCE_DONE_HIGH @TERM_V[9][8];
				attribute V2_PMASK_TERM_SPLIT @[TERM_V[9][10], TERM_V[9][7], TERM_V[9][11], TERM_V[9][9], TERM_V[8][9]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_V[11][6], TERM_V[11][8], TERM_V[11][10], TERM_V[11][7], TERM_V[11][11]];
				attribute V2_PMASK_TERM_VCC @[TERM_V[8][10], TERM_V[8][11], TERM_V[8][7], TERM_V[8][6], TERM_V[8][8]];
				attribute V2_LVDSBIAS @[TERM_V[13][7], TERM_V[13][11], TERM_V[13][9], TERM_V[12][9], TERM_V[12][11], TERM_V[12][10], TERM_V[12][7], TERM_V[12][6], TERM_V[12][8]];
			}

			bel BSCAN {
				input TDO1 = IMUX_G0_DATA[0];
				input TDO2 = IMUX_G0_DATA[1];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output TDI = OUT_FAN[5];
				output RESET = OUT_HALF0[17];
				output CAPTURE = OUT_FAN[7];
				output SHIFT = OUT_FAN[4];
				output UPDATE = OUT_FAN[6];
				attribute USER_TDO_ENABLE @[TERM_H[3][20], TERM_H[2][20]];
				attribute USERCODE @[!TERM_H[3][19], !TERM_H[2][19], !TERM_H[3][18], !TERM_H[2][18], !TERM_H[3][17], !TERM_H[2][17], !TERM_H[3][16], !TERM_H[2][16], !TERM_H[3][15], !TERM_H[2][15], !TERM_H[3][14], !TERM_H[2][14], !TERM_H[3][13], !TERM_H[2][13], !TERM_H[3][12], !TERM_H[2][12], !TERM_H[3][11], !TERM_H[2][11], !TERM_H[3][10], !TERM_H[2][10], !TERM_H[3][9], !TERM_H[2][9], !TERM_H[3][8], !TERM_H[2][8], !TERM_H[3][7], !TERM_H[2][7], !TERM_H[3][6], !TERM_H[2][6], !TERM_H[3][5], !TERM_H[2][5], !TERM_H[3][4], !TERM_H[2][4]];
			}

			bel MISC_NE {
				attribute TCK_PULL @[TERM_V[3][10], TERM_V[3][7]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute TMS_PULL @[TERM_V[3][8], TERM_V[3][6]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute TDO_PULL @[TERM_V[3][11], TERM_V[3][9]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute TEST_LL @TERM_V[6][9];
			}

			// wire IMUX_G0_DATA[0]                BSCAN.TDO1
			// wire IMUX_G0_DATA[1]                BSCAN.TDO2
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS[2]
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS[0]
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS[2]
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS[0]
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  BSCAN.RESET
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS[1]
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS[1]
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}

		tile_class CNR_NE_V2P {
			cell CELL;
			bitrect TERM_H: Vertical (rev 4, rev 80);
			bitrect TERM_V: Vertical (rev 22, rev 12);

			bel DCI[0] {
				input DCI_CLK = IMUX_G2_DATA[7];
				input DCI_RESET = IMUX_G2_DATA[6];
				input HI_LO_P = IMUX_G2_DATA[4];
				input HI_LO_N = IMUX_G2_DATA[5];
				output SCLK = OUT_HALF0[16];
				output ADDRESS[0] = OUT_HALF0[14];
				output ADDRESS[1] = OUT_HALF1[14];
				output ADDRESS[2] = OUT_HALF0[13];
				output DATA = OUT_HALF1[15];
				output N_OR_P = OUT_HALF1[16];
				output UPDATE = OUT_HALF1[17];
				output DCI_DONE = OUT_HALF0[15];
				attribute ENABLE @TERM_H[2][42];
				attribute TEST_ENABLE @TERM_H[2][31];
				attribute FORCE_DONE_HIGH @TERM_H[3][31];
				attribute V2_PMASK_TERM_SPLIT @[TERM_H[2][32], TERM_H[3][32], TERM_H[2][33], TERM_H[3][33], TERM_H[2][34]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_H[2][37], TERM_H[3][37], TERM_H[2][38], TERM_H[3][38], TERM_H[2][39]];
				attribute V2_PMASK_TERM_VCC @[TERM_H[3][34], TERM_H[2][35], TERM_H[3][35], TERM_H[2][36], TERM_H[3][36]];
				attribute V2_LVDSBIAS @[TERM_H[3][44], TERM_H[2][45], TERM_H[3][45], TERM_H[2][46], TERM_H[3][46], TERM_H[2][47], TERM_H[3][47], TERM_H[2][48], TERM_H[3][48]];
				attribute QUIET @TERM_H[3][39];
			}

			bel DCI[1] {
				input DCI_CLK = IMUX_G1_DATA[7];
				input DCI_RESET = IMUX_G1_DATA[6];
				input HI_LO_P = IMUX_G1_DATA[4];
				input HI_LO_N = IMUX_G1_DATA[5];
				output SCLK = OUT_HALF0[11];
				output ADDRESS[0] = OUT_HALF0[9];
				output ADDRESS[1] = OUT_HALF1[9];
				output ADDRESS[2] = OUT_HALF0[8];
				output DATA = OUT_HALF1[10];
				output N_OR_P = OUT_HALF1[11];
				output UPDATE = OUT_HALF1[12];
				output DCI_DONE = OUT_HALF0[10];
				attribute ENABLE @TERM_V[10][7];
				attribute TEST_ENABLE @TERM_V[9][6];
				attribute FORCE_DONE_HIGH @TERM_V[9][8];
				attribute V2_PMASK_TERM_SPLIT @[TERM_V[9][10], TERM_V[9][7], TERM_V[9][11], TERM_V[9][9], TERM_V[8][9]];
				attribute V2_NMASK_TERM_SPLIT @[TERM_V[11][6], TERM_V[11][8], TERM_V[11][10], TERM_V[11][7], TERM_V[11][11]];
				attribute V2_PMASK_TERM_VCC @[TERM_V[8][10], TERM_V[8][11], TERM_V[8][7], TERM_V[8][6], TERM_V[8][8]];
				attribute V2_LVDSBIAS @[TERM_V[13][7], TERM_V[13][11], TERM_V[13][9], TERM_V[12][9], TERM_V[12][11], TERM_V[12][10], TERM_V[12][7], TERM_V[12][6], TERM_V[12][8]];
				attribute QUIET @TERM_V[11][9];
			}

			bel BSCAN {
				input TDO1 = IMUX_G0_DATA[0];
				input TDO2 = IMUX_G0_DATA[1];
				output DRCK1 = OUT_FAN[0];
				output DRCK2 = OUT_FAN[1];
				output SEL1 = OUT_FAN[2];
				output SEL2 = OUT_FAN[3];
				output TDI = OUT_FAN[5];
				output RESET = OUT_HALF0[17];
				output CAPTURE = OUT_FAN[7];
				output SHIFT = OUT_FAN[4];
				output UPDATE = OUT_FAN[6];
				attribute USER_TDO_ENABLE @[TERM_H[3][20], TERM_H[2][20]];
				attribute USERCODE @[!TERM_H[3][19], !TERM_H[2][19], !TERM_H[3][18], !TERM_H[2][18], !TERM_H[3][17], !TERM_H[2][17], !TERM_H[3][16], !TERM_H[2][16], !TERM_H[3][15], !TERM_H[2][15], !TERM_H[3][14], !TERM_H[2][14], !TERM_H[3][13], !TERM_H[2][13], !TERM_H[3][12], !TERM_H[2][12], !TERM_H[3][11], !TERM_H[2][11], !TERM_H[3][10], !TERM_H[2][10], !TERM_H[3][9], !TERM_H[2][9], !TERM_H[3][8], !TERM_H[2][8], !TERM_H[3][7], !TERM_H[2][7], !TERM_H[3][6], !TERM_H[2][6], !TERM_H[3][5], !TERM_H[2][5], !TERM_H[3][4], !TERM_H[2][4]];
			}

			bel JTAGPPC {
				input TDOPPC = IMUX_G0_DATA[2];
				input TDOTSPPC = IMUX_G0_DATA[3];
				output TCK = OUT_HALF0[12];
				output TMS = OUT_HALF1[13];
				output TDIPPC = OUT_HALF1[8];
				attribute ENABLE @TERM_H[3][42];
			}

			bel MISC_NE {
				attribute TCK_PULL @[TERM_V[3][10], TERM_V[3][7]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute TMS_PULL @[TERM_V[3][8], TERM_V[3][6]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute TDO_PULL @[TERM_V[3][11], TERM_V[3][9]] {
					NONE = 0b01,
					PULLUP = 0b00,
					PULLDOWN = 0b10,
				}
				attribute TEST_LL @TERM_V[6][9];
			}

			// wire IMUX_G0_DATA[0]                BSCAN.TDO1
			// wire IMUX_G0_DATA[1]                BSCAN.TDO2
			// wire IMUX_G0_DATA[2]                JTAGPPC.TDOPPC
			// wire IMUX_G0_DATA[3]                JTAGPPC.TDOTSPPC
			// wire IMUX_G1_DATA[4]                DCI[1].HI_LO_P
			// wire IMUX_G1_DATA[5]                DCI[1].HI_LO_N
			// wire IMUX_G1_DATA[6]                DCI[1].DCI_RESET
			// wire IMUX_G1_DATA[7]                DCI[1].DCI_CLK
			// wire IMUX_G2_DATA[4]                DCI[0].HI_LO_P
			// wire IMUX_G2_DATA[5]                DCI[0].HI_LO_N
			// wire IMUX_G2_DATA[6]                DCI[0].DCI_RESET
			// wire IMUX_G2_DATA[7]                DCI[0].DCI_CLK
			// wire OUT_FAN[0]                     BSCAN.DRCK1
			// wire OUT_FAN[1]                     BSCAN.DRCK2
			// wire OUT_FAN[2]                     BSCAN.SEL1
			// wire OUT_FAN[3]                     BSCAN.SEL2
			// wire OUT_FAN[4]                     BSCAN.SHIFT
			// wire OUT_FAN[5]                     BSCAN.TDI
			// wire OUT_FAN[6]                     BSCAN.UPDATE
			// wire OUT_FAN[7]                     BSCAN.CAPTURE
			// wire OUT_HALF0[8]                   DCI[1].ADDRESS[2]
			// wire OUT_HALF0[9]                   DCI[1].ADDRESS[0]
			// wire OUT_HALF0[10]                  DCI[1].DCI_DONE
			// wire OUT_HALF0[11]                  DCI[1].SCLK
			// wire OUT_HALF0[12]                  JTAGPPC.TCK
			// wire OUT_HALF0[13]                  DCI[0].ADDRESS[2]
			// wire OUT_HALF0[14]                  DCI[0].ADDRESS[0]
			// wire OUT_HALF0[15]                  DCI[0].DCI_DONE
			// wire OUT_HALF0[16]                  DCI[0].SCLK
			// wire OUT_HALF0[17]                  BSCAN.RESET
			// wire OUT_HALF1[8]                   JTAGPPC.TDIPPC
			// wire OUT_HALF1[9]                   DCI[1].ADDRESS[1]
			// wire OUT_HALF1[10]                  DCI[1].DATA
			// wire OUT_HALF1[11]                  DCI[1].N_OR_P
			// wire OUT_HALF1[12]                  DCI[1].UPDATE
			// wire OUT_HALF1[13]                  JTAGPPC.TMS
			// wire OUT_HALF1[14]                  DCI[0].ADDRESS[1]
			// wire OUT_HALF1[15]                  DCI[0].DATA
			// wire OUT_HALF1[16]                  DCI[0].N_OR_P
			// wire OUT_HALF1[17]                  DCI[0].UPDATE
		}
	}

	tile_slot TERM_H {
		bel_slot TERM_W: routing;
		bel_slot TERM_E: routing;
		bel_slot PPC_TERM_W: routing;
		bel_slot PPC_TERM_E: routing;
		bel_slot LLH: routing;

		tile_class TERM_W {
			cell CELL;
			bitrect TERM: Vertical (rev 4, rev 80);

			switchbox TERM_W {
				mux HEX_E1[0] @[TERM[1][3], TERM[1][2]] {
					HEX_W0[0] = 0b01,
					LH[7] = 0b10,
					LH[19] = 0b11,
					off = 0b00,
				}
				mux HEX_E1[1] @[TERM[1][11], TERM[1][10]] {
					HEX_W0[1] = 0b01,
					LH[1] = 0b11,
					LH[13] = 0b10,
					OUT_PCI[0] = 0b00,
				}
				mux HEX_E1[2] @[TERM[1][19], TERM[1][18]] {
					HEX_W0[2] = 0b01,
					LH[7] = 0b10,
					LH[19] = 0b11,
					off = 0b00,
				}
				mux HEX_E1[3] @[TERM[1][27], TERM[1][26]] {
					HEX_W0[3] = 0b01,
					LH[1] = 0b11,
					LH[13] = 0b10,
					off = 0b00,
				}
				mux HEX_E1[4] @[TERM[1][35], TERM[1][34]] {
					HEX_W0[4] = 0b01,
					LH[7] = 0b10,
					LH[19] = 0b11,
					off = 0b00,
				}
				mux HEX_E1[5] @[TERM[1][43], TERM[1][42]] {
					HEX_W0[5] = 0b01,
					LH[1] = 0b11,
					LH[13] = 0b10,
					off = 0b00,
				}
				mux HEX_E1[6] @[TERM[1][51], TERM[1][50]] {
					HEX_W0[6] = 0b01,
					LH[7] = 0b10,
					LH[19] = 0b11,
					off = 0b00,
				}
				mux HEX_E1[7] @[TERM[1][59], TERM[1][58]] {
					HEX_W0[7] = 0b01,
					LH[1] = 0b11,
					LH[13] = 0b10,
					off = 0b00,
				}
				mux HEX_E1[8] @[TERM[1][67], TERM[1][66]] {
					HEX_W0[8] = 0b01,
					LH[7] = 0b10,
					LH[19] = 0b11,
					off = 0b00,
				}
				mux HEX_E1[9] @[TERM[1][75], TERM[1][74]] {
					HEX_W0[9] = 0b01,
					LH[1] = 0b11,
					LH[13] = 0b10,
					off = 0b00,
				}
				mux HEX_E2[0] @[TERM[0][3], TERM[0][2]] {
					HEX_W1[0] = 0b01,
					LH[8] = 0b10,
					LH[20] = 0b11,
					off = 0b00,
				}
				mux HEX_E2[1] @[TERM[0][11], TERM[0][10]] {
					HEX_W1[1] = 0b01,
					LH[2] = 0b11,
					LH[14] = 0b10,
					OUT_PCI[1] = 0b00,
				}
				mux HEX_E2[2] @[TERM[0][19], TERM[0][18]] {
					HEX_W1[2] = 0b01,
					LH[8] = 0b10,
					LH[20] = 0b11,
					off = 0b00,
				}
				mux HEX_E2[3] @[TERM[0][27], TERM[0][26]] {
					HEX_W1[3] = 0b01,
					LH[2] = 0b11,
					LH[14] = 0b10,
					off = 0b00,
				}
				mux HEX_E2[4] @[TERM[0][35], TERM[0][34]] {
					HEX_W1[4] = 0b01,
					LH[8] = 0b10,
					LH[20] = 0b11,
					off = 0b00,
				}
				mux HEX_E2[5] @[TERM[0][43], TERM[0][42]] {
					HEX_W1[5] = 0b01,
					LH[2] = 0b11,
					LH[14] = 0b10,
					off = 0b00,
				}
				mux HEX_E2[6] @[TERM[0][51], TERM[0][50]] {
					HEX_W1[6] = 0b01,
					LH[8] = 0b10,
					LH[20] = 0b11,
					off = 0b00,
				}
				mux HEX_E2[7] @[TERM[0][59], TERM[0][58]] {
					HEX_W1[7] = 0b01,
					LH[2] = 0b11,
					LH[14] = 0b10,
					off = 0b00,
				}
				mux HEX_E2[8] @[TERM[0][67], TERM[0][66]] {
					HEX_W1[8] = 0b01,
					LH[8] = 0b10,
					LH[20] = 0b11,
					off = 0b00,
				}
				mux HEX_E2[9] @[TERM[0][75], TERM[0][74]] {
					HEX_W1[9] = 0b01,
					LH[2] = 0b11,
					LH[14] = 0b10,
					off = 0b00,
				}
				mux HEX_E3[0] @[TERM[1][5], TERM[1][4]] {
					HEX_W2[0] = 0b01,
					LH[9] = 0b10,
					LH[21] = 0b11,
					off = 0b00,
				}
				mux HEX_E3[1] @[TERM[1][13], TERM[1][12]] {
					HEX_W2[1] = 0b01,
					LH[3] = 0b11,
					LH[15] = 0b10,
					off = 0b00,
				}
				mux HEX_E3[2] @[TERM[1][21], TERM[1][20]] {
					HEX_W2[2] = 0b01,
					LH[9] = 0b10,
					LH[21] = 0b11,
					off = 0b00,
				}
				mux HEX_E3[3] @[TERM[1][29], TERM[1][28]] {
					HEX_W2[3] = 0b01,
					LH[3] = 0b11,
					LH[15] = 0b10,
					off = 0b00,
				}
				mux HEX_E3[4] @[TERM[1][37], TERM[1][36]] {
					HEX_W2[4] = 0b01,
					LH[9] = 0b10,
					LH[21] = 0b11,
					off = 0b00,
				}
				mux HEX_E3[5] @[TERM[1][45], TERM[1][44]] {
					HEX_W2[5] = 0b01,
					LH[3] = 0b11,
					LH[15] = 0b10,
					off = 0b00,
				}
				mux HEX_E3[6] @[TERM[1][53], TERM[1][52]] {
					HEX_W2[6] = 0b01,
					LH[9] = 0b10,
					LH[21] = 0b11,
					off = 0b00,
				}
				mux HEX_E3[7] @[TERM[1][61], TERM[1][60]] {
					HEX_W2[7] = 0b01,
					LH[3] = 0b11,
					LH[15] = 0b10,
					off = 0b00,
				}
				mux HEX_E3[8] @[TERM[1][69], TERM[1][68]] {
					HEX_W2[8] = 0b01,
					LH[9] = 0b10,
					LH[21] = 0b11,
					off = 0b00,
				}
				mux HEX_E3[9] @[TERM[1][77], TERM[1][76]] {
					HEX_W2[9] = 0b01,
					LH[3] = 0b11,
					LH[15] = 0b10,
					off = 0b00,
				}
				mux HEX_E4[0] @[TERM[0][5], TERM[0][4]] {
					HEX_W3[0] = 0b01,
					LH[10] = 0b10,
					LH[22] = 0b11,
					off = 0b00,
				}
				mux HEX_E4[1] @[TERM[0][13], TERM[0][12]] {
					HEX_W3[1] = 0b01,
					LH[4] = 0b11,
					LH[16] = 0b10,
					off = 0b00,
				}
				mux HEX_E4[2] @[TERM[0][21], TERM[0][20]] {
					HEX_W3[2] = 0b01,
					LH[10] = 0b10,
					LH[22] = 0b11,
					off = 0b00,
				}
				mux HEX_E4[3] @[TERM[0][29], TERM[0][28]] {
					HEX_W3[3] = 0b01,
					LH[4] = 0b11,
					LH[16] = 0b10,
					off = 0b00,
				}
				mux HEX_E4[4] @[TERM[0][37], TERM[0][36]] {
					HEX_W3[4] = 0b01,
					LH[10] = 0b10,
					LH[22] = 0b11,
					off = 0b00,
				}
				mux HEX_E4[5] @[TERM[0][45], TERM[0][44]] {
					HEX_W3[5] = 0b01,
					LH[4] = 0b11,
					LH[16] = 0b10,
					off = 0b00,
				}
				mux HEX_E4[6] @[TERM[0][53], TERM[0][52]] {
					HEX_W3[6] = 0b01,
					LH[10] = 0b10,
					LH[22] = 0b11,
					off = 0b00,
				}
				mux HEX_E4[7] @[TERM[0][61], TERM[0][60]] {
					HEX_W3[7] = 0b01,
					LH[4] = 0b11,
					LH[16] = 0b10,
					off = 0b00,
				}
				mux HEX_E4[8] @[TERM[0][69], TERM[0][68]] {
					HEX_W3[8] = 0b01,
					LH[10] = 0b10,
					LH[22] = 0b11,
					off = 0b00,
				}
				mux HEX_E4[9] @[TERM[0][77], TERM[0][76]] {
					HEX_W3[9] = 0b01,
					LH[4] = 0b11,
					LH[16] = 0b10,
					off = 0b00,
				}
				mux HEX_E5[0] @[TERM[1][7], TERM[1][6]] {
					HEX_W4[0] = 0b01,
					LH[11] = 0b10,
					LH[23] = 0b11,
					off = 0b00,
				}
				mux HEX_E5[1] @[TERM[1][15], TERM[1][14]] {
					HEX_W4[1] = 0b01,
					LH[5] = 0b11,
					LH[17] = 0b10,
					off = 0b00,
				}
				mux HEX_E5[2] @[TERM[1][23], TERM[1][22]] {
					HEX_W4[2] = 0b01,
					LH[11] = 0b10,
					LH[23] = 0b11,
					off = 0b00,
				}
				mux HEX_E5[3] @[TERM[1][31], TERM[1][30]] {
					HEX_W4[3] = 0b01,
					LH[5] = 0b11,
					LH[17] = 0b10,
					off = 0b00,
				}
				mux HEX_E5[4] @[TERM[1][39], TERM[1][38]] {
					HEX_W4[4] = 0b01,
					LH[11] = 0b10,
					LH[23] = 0b11,
					off = 0b00,
				}
				mux HEX_E5[5] @[TERM[1][47], TERM[1][46]] {
					HEX_W4[5] = 0b01,
					LH[5] = 0b11,
					LH[17] = 0b10,
					off = 0b00,
				}
				mux HEX_E5[6] @[TERM[1][55], TERM[1][54]] {
					HEX_W4[6] = 0b01,
					LH[11] = 0b10,
					LH[23] = 0b11,
					off = 0b00,
				}
				mux HEX_E5[7] @[TERM[1][63], TERM[1][62]] {
					HEX_W4[7] = 0b01,
					LH[5] = 0b11,
					LH[17] = 0b10,
					off = 0b00,
				}
				mux HEX_E5[8] @[TERM[1][71], TERM[1][70]] {
					HEX_W4[8] = 0b01,
					LH[11] = 0b10,
					LH[23] = 0b11,
					off = 0b00,
				}
				mux HEX_E5[9] @[TERM[1][79], TERM[1][78]] {
					HEX_W4[9] = 0b01,
					LH[5] = 0b11,
					LH[17] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[0] @[TERM[0][7], TERM[0][6]] {
					HEX_W5[0] = 0b01,
					LH[0] = 0b11,
					LH[12] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[1] @[TERM[0][15], TERM[0][14]] {
					HEX_W5[1] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[2] @[TERM[0][23], TERM[0][22]] {
					HEX_W5[2] = 0b01,
					LH[0] = 0b11,
					LH[12] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[3] @[TERM[0][31], TERM[0][30]] {
					HEX_W5[3] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[4] @[TERM[0][39], TERM[0][38]] {
					HEX_W5[4] = 0b01,
					LH[0] = 0b11,
					LH[12] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[5] @[TERM[0][47], TERM[0][46]] {
					HEX_W5[5] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[6] @[TERM[0][55], TERM[0][54]] {
					HEX_W5[6] = 0b01,
					LH[0] = 0b11,
					LH[12] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[7] @[TERM[0][63], TERM[0][62]] {
					HEX_W5[7] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[8] @[TERM[0][71], TERM[0][70]] {
					HEX_W5[8] = 0b01,
					LH[0] = 0b11,
					LH[12] = 0b10,
					off = 0b00,
				}
				mux HEX_E6[9] @[TERM[0][79], TERM[0][78]] {
					HEX_W5[9] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
			}
		}

		tile_class TERM_E {
			cell CELL;
			bitrect TERM: Vertical (rev 4, rev 80);

			switchbox TERM_E {
				mux HEX_W1[0] @[TERM[1][3], TERM[1][2]] {
					HEX_E0[0] = 0b01,
					LH[5] = 0b10,
					LH[17] = 0b11,
					off = 0b00,
				}
				mux HEX_W1[1] @[TERM[1][11], TERM[1][10]] {
					HEX_E0[1] = 0b01,
					LH[11] = 0b11,
					LH[23] = 0b10,
					off = 0b00,
				}
				mux HEX_W1[2] @[TERM[1][19], TERM[1][18]] {
					HEX_E0[2] = 0b01,
					LH[5] = 0b10,
					LH[17] = 0b11,
					off = 0b00,
				}
				mux HEX_W1[3] @[TERM[1][27], TERM[1][26]] {
					HEX_E0[3] = 0b01,
					LH[11] = 0b11,
					LH[23] = 0b10,
					off = 0b00,
				}
				mux HEX_W1[4] @[TERM[1][35], TERM[1][34]] {
					HEX_E0[4] = 0b01,
					LH[5] = 0b10,
					LH[17] = 0b11,
					off = 0b00,
				}
				mux HEX_W1[5] @[TERM[1][43], TERM[1][42]] {
					HEX_E0[5] = 0b01,
					LH[11] = 0b11,
					LH[23] = 0b10,
					off = 0b00,
				}
				mux HEX_W1[6] @[TERM[1][51], TERM[1][50]] {
					HEX_E0[6] = 0b01,
					LH[5] = 0b10,
					LH[17] = 0b11,
					off = 0b00,
				}
				mux HEX_W1[7] @[TERM[1][59], TERM[1][58]] {
					HEX_E0[7] = 0b01,
					LH[11] = 0b11,
					LH[23] = 0b10,
					OUT_PCI[0] = 0b00,
				}
				mux HEX_W1[8] @[TERM[1][67], TERM[1][66]] {
					HEX_E0[8] = 0b01,
					LH[5] = 0b10,
					LH[17] = 0b11,
					off = 0b00,
				}
				mux HEX_W1[9] @[TERM[1][75], TERM[1][74]] {
					HEX_E0[9] = 0b01,
					LH[11] = 0b11,
					LH[23] = 0b10,
					off = 0b00,
				}
				mux HEX_W2[0] @[TERM[0][3], TERM[0][2]] {
					HEX_E1[0] = 0b01,
					LH[4] = 0b10,
					LH[16] = 0b11,
					off = 0b00,
				}
				mux HEX_W2[1] @[TERM[0][11], TERM[0][10]] {
					HEX_E1[1] = 0b01,
					LH[10] = 0b11,
					LH[22] = 0b10,
					off = 0b00,
				}
				mux HEX_W2[2] @[TERM[0][19], TERM[0][18]] {
					HEX_E1[2] = 0b01,
					LH[4] = 0b10,
					LH[16] = 0b11,
					off = 0b00,
				}
				mux HEX_W2[3] @[TERM[0][27], TERM[0][26]] {
					HEX_E1[3] = 0b01,
					LH[10] = 0b11,
					LH[22] = 0b10,
					off = 0b00,
				}
				mux HEX_W2[4] @[TERM[0][35], TERM[0][34]] {
					HEX_E1[4] = 0b01,
					LH[4] = 0b10,
					LH[16] = 0b11,
					off = 0b00,
				}
				mux HEX_W2[5] @[TERM[0][43], TERM[0][42]] {
					HEX_E1[5] = 0b01,
					LH[10] = 0b11,
					LH[22] = 0b10,
					off = 0b00,
				}
				mux HEX_W2[6] @[TERM[0][51], TERM[0][50]] {
					HEX_E1[6] = 0b01,
					LH[4] = 0b10,
					LH[16] = 0b11,
					off = 0b00,
				}
				mux HEX_W2[7] @[TERM[0][59], TERM[0][58]] {
					HEX_E1[7] = 0b01,
					LH[10] = 0b11,
					LH[22] = 0b10,
					OUT_PCI[1] = 0b00,
				}
				mux HEX_W2[8] @[TERM[0][67], TERM[0][66]] {
					HEX_E1[8] = 0b01,
					LH[4] = 0b10,
					LH[16] = 0b11,
					off = 0b00,
				}
				mux HEX_W2[9] @[TERM[0][75], TERM[0][74]] {
					HEX_E1[9] = 0b01,
					LH[10] = 0b11,
					LH[22] = 0b10,
					off = 0b00,
				}
				mux HEX_W3[0] @[TERM[1][5], TERM[1][4]] {
					HEX_E2[0] = 0b01,
					LH[3] = 0b10,
					LH[15] = 0b11,
					off = 0b00,
				}
				mux HEX_W3[1] @[TERM[1][13], TERM[1][12]] {
					HEX_E2[1] = 0b01,
					LH[9] = 0b11,
					LH[21] = 0b10,
					off = 0b00,
				}
				mux HEX_W3[2] @[TERM[1][21], TERM[1][20]] {
					HEX_E2[2] = 0b01,
					LH[3] = 0b10,
					LH[15] = 0b11,
					off = 0b00,
				}
				mux HEX_W3[3] @[TERM[1][29], TERM[1][28]] {
					HEX_E2[3] = 0b01,
					LH[9] = 0b11,
					LH[21] = 0b10,
					off = 0b00,
				}
				mux HEX_W3[4] @[TERM[1][37], TERM[1][36]] {
					HEX_E2[4] = 0b01,
					LH[3] = 0b10,
					LH[15] = 0b11,
					off = 0b00,
				}
				mux HEX_W3[5] @[TERM[1][45], TERM[1][44]] {
					HEX_E2[5] = 0b01,
					LH[9] = 0b11,
					LH[21] = 0b10,
					off = 0b00,
				}
				mux HEX_W3[6] @[TERM[1][53], TERM[1][52]] {
					HEX_E2[6] = 0b01,
					LH[3] = 0b10,
					LH[15] = 0b11,
					off = 0b00,
				}
				mux HEX_W3[7] @[TERM[1][61], TERM[1][60]] {
					HEX_E2[7] = 0b01,
					LH[9] = 0b11,
					LH[21] = 0b10,
					off = 0b00,
				}
				mux HEX_W3[8] @[TERM[1][69], TERM[1][68]] {
					HEX_E2[8] = 0b01,
					LH[3] = 0b10,
					LH[15] = 0b11,
					off = 0b00,
				}
				mux HEX_W3[9] @[TERM[1][77], TERM[1][76]] {
					HEX_E2[9] = 0b01,
					LH[9] = 0b11,
					LH[21] = 0b10,
					off = 0b00,
				}
				mux HEX_W4[0] @[TERM[0][5], TERM[0][4]] {
					HEX_E3[0] = 0b01,
					LH[2] = 0b10,
					LH[14] = 0b11,
					off = 0b00,
				}
				mux HEX_W4[1] @[TERM[0][13], TERM[0][12]] {
					HEX_E3[1] = 0b01,
					LH[8] = 0b11,
					LH[20] = 0b10,
					off = 0b00,
				}
				mux HEX_W4[2] @[TERM[0][21], TERM[0][20]] {
					HEX_E3[2] = 0b01,
					LH[2] = 0b10,
					LH[14] = 0b11,
					off = 0b00,
				}
				mux HEX_W4[3] @[TERM[0][29], TERM[0][28]] {
					HEX_E3[3] = 0b01,
					LH[8] = 0b11,
					LH[20] = 0b10,
					off = 0b00,
				}
				mux HEX_W4[4] @[TERM[0][37], TERM[0][36]] {
					HEX_E3[4] = 0b01,
					LH[2] = 0b10,
					LH[14] = 0b11,
					off = 0b00,
				}
				mux HEX_W4[5] @[TERM[0][45], TERM[0][44]] {
					HEX_E3[5] = 0b01,
					LH[8] = 0b11,
					LH[20] = 0b10,
					off = 0b00,
				}
				mux HEX_W4[6] @[TERM[0][53], TERM[0][52]] {
					HEX_E3[6] = 0b01,
					LH[2] = 0b10,
					LH[14] = 0b11,
					off = 0b00,
				}
				mux HEX_W4[7] @[TERM[0][61], TERM[0][60]] {
					HEX_E3[7] = 0b01,
					LH[8] = 0b11,
					LH[20] = 0b10,
					off = 0b00,
				}
				mux HEX_W4[8] @[TERM[0][69], TERM[0][68]] {
					HEX_E3[8] = 0b01,
					LH[2] = 0b10,
					LH[14] = 0b11,
					off = 0b00,
				}
				mux HEX_W4[9] @[TERM[0][77], TERM[0][76]] {
					HEX_E3[9] = 0b01,
					LH[8] = 0b11,
					LH[20] = 0b10,
					off = 0b00,
				}
				mux HEX_W5[0] @[TERM[1][7], TERM[1][6]] {
					HEX_E4[0] = 0b01,
					LH[1] = 0b10,
					LH[13] = 0b11,
					off = 0b00,
				}
				mux HEX_W5[1] @[TERM[1][15], TERM[1][14]] {
					HEX_E4[1] = 0b01,
					LH[7] = 0b11,
					LH[19] = 0b10,
					off = 0b00,
				}
				mux HEX_W5[2] @[TERM[1][23], TERM[1][22]] {
					HEX_E4[2] = 0b01,
					LH[1] = 0b10,
					LH[13] = 0b11,
					off = 0b00,
				}
				mux HEX_W5[3] @[TERM[1][31], TERM[1][30]] {
					HEX_E4[3] = 0b01,
					LH[7] = 0b11,
					LH[19] = 0b10,
					off = 0b00,
				}
				mux HEX_W5[4] @[TERM[1][39], TERM[1][38]] {
					HEX_E4[4] = 0b01,
					LH[1] = 0b10,
					LH[13] = 0b11,
					off = 0b00,
				}
				mux HEX_W5[5] @[TERM[1][47], TERM[1][46]] {
					HEX_E4[5] = 0b01,
					LH[7] = 0b11,
					LH[19] = 0b10,
					off = 0b00,
				}
				mux HEX_W5[6] @[TERM[1][55], TERM[1][54]] {
					HEX_E4[6] = 0b01,
					LH[1] = 0b10,
					LH[13] = 0b11,
					off = 0b00,
				}
				mux HEX_W5[7] @[TERM[1][63], TERM[1][62]] {
					HEX_E4[7] = 0b01,
					LH[7] = 0b11,
					LH[19] = 0b10,
					off = 0b00,
				}
				mux HEX_W5[8] @[TERM[1][71], TERM[1][70]] {
					HEX_E4[8] = 0b01,
					LH[1] = 0b10,
					LH[13] = 0b11,
					off = 0b00,
				}
				mux HEX_W5[9] @[TERM[1][79], TERM[1][78]] {
					HEX_E4[9] = 0b01,
					LH[7] = 0b11,
					LH[19] = 0b10,
					off = 0b00,
				}
				mux HEX_W6[0] @[TERM[0][7], TERM[0][6]] {
					HEX_E5[0] = 0b01,
					LH[0] = 0b10,
					LH[12] = 0b11,
					off = 0b00,
				}
				mux HEX_W6[1] @[TERM[0][15], TERM[0][14]] {
					HEX_E5[1] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_W6[2] @[TERM[0][23], TERM[0][22]] {
					HEX_E5[2] = 0b01,
					LH[0] = 0b10,
					LH[12] = 0b11,
					off = 0b00,
				}
				mux HEX_W6[3] @[TERM[0][31], TERM[0][30]] {
					HEX_E5[3] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_W6[4] @[TERM[0][39], TERM[0][38]] {
					HEX_E5[4] = 0b01,
					LH[0] = 0b10,
					LH[12] = 0b11,
					off = 0b00,
				}
				mux HEX_W6[5] @[TERM[0][47], TERM[0][46]] {
					HEX_E5[5] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_W6[6] @[TERM[0][55], TERM[0][54]] {
					HEX_E5[6] = 0b01,
					LH[0] = 0b10,
					LH[12] = 0b11,
					off = 0b00,
				}
				mux HEX_W6[7] @[TERM[0][63], TERM[0][62]] {
					HEX_E5[7] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
				mux HEX_W6[8] @[TERM[0][71], TERM[0][70]] {
					HEX_E5[8] = 0b01,
					LH[0] = 0b10,
					LH[12] = 0b11,
					off = 0b00,
				}
				mux HEX_W6[9] @[TERM[0][79], TERM[0][78]] {
					HEX_E5[9] = 0b01,
					LH[6] = 0b11,
					LH[18] = 0b10,
					off = 0b00,
				}
			}
		}

		tile_class PPC_TERM_W {
			cell CELL;
			cell FAR;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox PPC_TERM_W {
				mux CELL.HEX_E1[0] @[MAIN[0][3], MAIN[0][2]] {
					CELL.HEX_W0[0] = 0b01,
					CELL.LH[7] = 0b10,
					CELL.LH[19] = 0b11,
					FAR.HEX_E0[0] = 0b00,
				}
				mux CELL.HEX_E1[1] @[MAIN[0][11], MAIN[0][10]] {
					CELL.HEX_W0[1] = 0b01,
					CELL.LH[1] = 0b11,
					CELL.LH[13] = 0b10,
					FAR.HEX_E0[1] = 0b00,
				}
				mux CELL.HEX_E1[2] @[MAIN[0][19], MAIN[0][18]] {
					CELL.HEX_W0[2] = 0b01,
					CELL.LH[7] = 0b10,
					CELL.LH[19] = 0b11,
					FAR.HEX_E0[2] = 0b00,
				}
				mux CELL.HEX_E1[3] @[MAIN[0][27], MAIN[0][26]] {
					CELL.HEX_W0[3] = 0b01,
					CELL.LH[1] = 0b11,
					CELL.LH[13] = 0b10,
					FAR.HEX_E0[3] = 0b00,
				}
				mux CELL.HEX_E1[4] @[MAIN[0][35], MAIN[0][34]] {
					CELL.HEX_W0[4] = 0b01,
					CELL.LH[7] = 0b10,
					CELL.LH[19] = 0b11,
					FAR.HEX_E0[4] = 0b00,
				}
				mux CELL.HEX_E1[5] @[MAIN[0][43], MAIN[0][42]] {
					CELL.HEX_W0[5] = 0b01,
					CELL.LH[1] = 0b11,
					CELL.LH[13] = 0b10,
					FAR.HEX_E0[5] = 0b00,
				}
				mux CELL.HEX_E1[6] @[MAIN[0][51], MAIN[0][50]] {
					CELL.HEX_W0[6] = 0b01,
					CELL.LH[7] = 0b10,
					CELL.LH[19] = 0b11,
					FAR.HEX_E0[6] = 0b00,
				}
				mux CELL.HEX_E1[7] @[MAIN[0][59], MAIN[0][58]] {
					CELL.HEX_W0[7] = 0b01,
					CELL.LH[1] = 0b11,
					CELL.LH[13] = 0b10,
					FAR.HEX_E0[7] = 0b00,
				}
				mux CELL.HEX_E1[8] @[MAIN[0][67], MAIN[0][66]] {
					CELL.HEX_W0[8] = 0b01,
					CELL.LH[7] = 0b10,
					CELL.LH[19] = 0b11,
					FAR.HEX_E0[8] = 0b00,
				}
				mux CELL.HEX_E1[9] @[MAIN[0][75], MAIN[0][74]] {
					CELL.HEX_W0[9] = 0b01,
					CELL.LH[1] = 0b11,
					CELL.LH[13] = 0b10,
					FAR.HEX_E0[9] = 0b00,
				}
				mux CELL.HEX_E2[0] @[MAIN[3][3], MAIN[3][2]] {
					CELL.HEX_W1[0] = 0b01,
					CELL.LH[8] = 0b10,
					CELL.LH[20] = 0b11,
					FAR.HEX_E1[0] = 0b00,
				}
				mux CELL.HEX_E2[1] @[MAIN[3][11], MAIN[3][10]] {
					CELL.HEX_W1[1] = 0b01,
					CELL.LH[2] = 0b11,
					CELL.LH[14] = 0b10,
					FAR.HEX_E1[1] = 0b00,
				}
				mux CELL.HEX_E2[2] @[MAIN[3][19], MAIN[3][18]] {
					CELL.HEX_W1[2] = 0b01,
					CELL.LH[8] = 0b10,
					CELL.LH[20] = 0b11,
					FAR.HEX_E1[2] = 0b00,
				}
				mux CELL.HEX_E2[3] @[MAIN[3][27], MAIN[3][26]] {
					CELL.HEX_W1[3] = 0b01,
					CELL.LH[2] = 0b11,
					CELL.LH[14] = 0b10,
					FAR.HEX_E1[3] = 0b00,
				}
				mux CELL.HEX_E2[4] @[MAIN[3][35], MAIN[3][34]] {
					CELL.HEX_W1[4] = 0b01,
					CELL.LH[8] = 0b10,
					CELL.LH[20] = 0b11,
					FAR.HEX_E1[4] = 0b00,
				}
				mux CELL.HEX_E2[5] @[MAIN[3][43], MAIN[3][42]] {
					CELL.HEX_W1[5] = 0b01,
					CELL.LH[2] = 0b11,
					CELL.LH[14] = 0b10,
					FAR.HEX_E1[5] = 0b00,
				}
				mux CELL.HEX_E2[6] @[MAIN[3][51], MAIN[3][50]] {
					CELL.HEX_W1[6] = 0b01,
					CELL.LH[8] = 0b10,
					CELL.LH[20] = 0b11,
					FAR.HEX_E1[6] = 0b00,
				}
				mux CELL.HEX_E2[7] @[MAIN[3][59], MAIN[3][58]] {
					CELL.HEX_W1[7] = 0b01,
					CELL.LH[2] = 0b11,
					CELL.LH[14] = 0b10,
					FAR.HEX_E1[7] = 0b00,
				}
				mux CELL.HEX_E2[8] @[MAIN[3][67], MAIN[3][66]] {
					CELL.HEX_W1[8] = 0b01,
					CELL.LH[8] = 0b10,
					CELL.LH[20] = 0b11,
					FAR.HEX_E1[8] = 0b00,
				}
				mux CELL.HEX_E2[9] @[MAIN[3][75], MAIN[3][74]] {
					CELL.HEX_W1[9] = 0b01,
					CELL.LH[2] = 0b11,
					CELL.LH[14] = 0b10,
					FAR.HEX_E1[9] = 0b00,
				}
				mux CELL.HEX_E3[0] @[MAIN[0][5], MAIN[0][4]] {
					CELL.HEX_W2[0] = 0b01,
					CELL.LH[9] = 0b10,
					CELL.LH[21] = 0b11,
					FAR.HEX_E2[0] = 0b00,
				}
				mux CELL.HEX_E3[1] @[MAIN[0][13], MAIN[0][12]] {
					CELL.HEX_W2[1] = 0b01,
					CELL.LH[3] = 0b11,
					CELL.LH[15] = 0b10,
					FAR.HEX_E2[1] = 0b00,
				}
				mux CELL.HEX_E3[2] @[MAIN[0][21], MAIN[0][20]] {
					CELL.HEX_W2[2] = 0b01,
					CELL.LH[9] = 0b10,
					CELL.LH[21] = 0b11,
					FAR.HEX_E2[2] = 0b00,
				}
				mux CELL.HEX_E3[3] @[MAIN[0][29], MAIN[0][28]] {
					CELL.HEX_W2[3] = 0b01,
					CELL.LH[3] = 0b11,
					CELL.LH[15] = 0b10,
					FAR.HEX_E2[3] = 0b00,
				}
				mux CELL.HEX_E3[4] @[MAIN[0][37], MAIN[0][36]] {
					CELL.HEX_W2[4] = 0b01,
					CELL.LH[9] = 0b10,
					CELL.LH[21] = 0b11,
					FAR.HEX_E2[4] = 0b00,
				}
				mux CELL.HEX_E3[5] @[MAIN[0][45], MAIN[0][44]] {
					CELL.HEX_W2[5] = 0b01,
					CELL.LH[3] = 0b11,
					CELL.LH[15] = 0b10,
					FAR.HEX_E2[5] = 0b00,
				}
				mux CELL.HEX_E3[6] @[MAIN[0][53], MAIN[0][52]] {
					CELL.HEX_W2[6] = 0b01,
					CELL.LH[9] = 0b10,
					CELL.LH[21] = 0b11,
					FAR.HEX_E2[6] = 0b00,
				}
				mux CELL.HEX_E3[7] @[MAIN[0][61], MAIN[0][60]] {
					CELL.HEX_W2[7] = 0b01,
					CELL.LH[3] = 0b11,
					CELL.LH[15] = 0b10,
					FAR.HEX_E2[7] = 0b00,
				}
				mux CELL.HEX_E3[8] @[MAIN[0][69], MAIN[0][68]] {
					CELL.HEX_W2[8] = 0b01,
					CELL.LH[9] = 0b10,
					CELL.LH[21] = 0b11,
					FAR.HEX_E2[8] = 0b00,
				}
				mux CELL.HEX_E3[9] @[MAIN[0][77], MAIN[0][76]] {
					CELL.HEX_W2[9] = 0b01,
					CELL.LH[3] = 0b11,
					CELL.LH[15] = 0b10,
					FAR.HEX_E2[9] = 0b00,
				}
				mux CELL.HEX_E4[0] @[MAIN[3][5], MAIN[3][4]] {
					CELL.HEX_W3[0] = 0b01,
					CELL.LH[10] = 0b10,
					CELL.LH[22] = 0b11,
					FAR.HEX_E3[0] = 0b00,
				}
				mux CELL.HEX_E4[1] @[MAIN[3][13], MAIN[3][12]] {
					CELL.HEX_W3[1] = 0b01,
					CELL.LH[4] = 0b11,
					CELL.LH[16] = 0b10,
					FAR.HEX_E3[1] = 0b00,
				}
				mux CELL.HEX_E4[2] @[MAIN[3][21], MAIN[3][20]] {
					CELL.HEX_W3[2] = 0b01,
					CELL.LH[10] = 0b10,
					CELL.LH[22] = 0b11,
					FAR.HEX_E3[2] = 0b00,
				}
				mux CELL.HEX_E4[3] @[MAIN[3][29], MAIN[3][28]] {
					CELL.HEX_W3[3] = 0b01,
					CELL.LH[4] = 0b11,
					CELL.LH[16] = 0b10,
					FAR.HEX_E3[3] = 0b00,
				}
				mux CELL.HEX_E4[4] @[MAIN[3][37], MAIN[3][36]] {
					CELL.HEX_W3[4] = 0b01,
					CELL.LH[10] = 0b10,
					CELL.LH[22] = 0b11,
					FAR.HEX_E3[4] = 0b00,
				}
				mux CELL.HEX_E4[5] @[MAIN[3][45], MAIN[3][44]] {
					CELL.HEX_W3[5] = 0b01,
					CELL.LH[4] = 0b11,
					CELL.LH[16] = 0b10,
					FAR.HEX_E3[5] = 0b00,
				}
				mux CELL.HEX_E4[6] @[MAIN[3][53], MAIN[3][52]] {
					CELL.HEX_W3[6] = 0b01,
					CELL.LH[10] = 0b10,
					CELL.LH[22] = 0b11,
					FAR.HEX_E3[6] = 0b00,
				}
				mux CELL.HEX_E4[7] @[MAIN[3][61], MAIN[3][60]] {
					CELL.HEX_W3[7] = 0b01,
					CELL.LH[4] = 0b11,
					CELL.LH[16] = 0b10,
					FAR.HEX_E3[7] = 0b00,
				}
				mux CELL.HEX_E4[8] @[MAIN[3][69], MAIN[3][68]] {
					CELL.HEX_W3[8] = 0b01,
					CELL.LH[10] = 0b10,
					CELL.LH[22] = 0b11,
					FAR.HEX_E3[8] = 0b00,
				}
				mux CELL.HEX_E4[9] @[MAIN[3][77], MAIN[3][76]] {
					CELL.HEX_W3[9] = 0b01,
					CELL.LH[4] = 0b11,
					CELL.LH[16] = 0b10,
					FAR.HEX_E3[9] = 0b00,
				}
				mux CELL.HEX_E5[0] @[MAIN[0][7], MAIN[0][6]] {
					CELL.HEX_W4[0] = 0b01,
					CELL.LH[11] = 0b10,
					CELL.LH[23] = 0b11,
					FAR.HEX_E4[0] = 0b00,
				}
				mux CELL.HEX_E5[1] @[MAIN[0][15], MAIN[0][14]] {
					CELL.HEX_W4[1] = 0b01,
					CELL.LH[5] = 0b11,
					CELL.LH[17] = 0b10,
					FAR.HEX_E4[1] = 0b00,
				}
				mux CELL.HEX_E5[2] @[MAIN[0][23], MAIN[0][22]] {
					CELL.HEX_W4[2] = 0b01,
					CELL.LH[11] = 0b10,
					CELL.LH[23] = 0b11,
					FAR.HEX_E4[2] = 0b00,
				}
				mux CELL.HEX_E5[3] @[MAIN[0][31], MAIN[0][30]] {
					CELL.HEX_W4[3] = 0b01,
					CELL.LH[5] = 0b11,
					CELL.LH[17] = 0b10,
					FAR.HEX_E4[3] = 0b00,
				}
				mux CELL.HEX_E5[4] @[MAIN[0][39], MAIN[0][38]] {
					CELL.HEX_W4[4] = 0b01,
					CELL.LH[11] = 0b10,
					CELL.LH[23] = 0b11,
					FAR.HEX_E4[4] = 0b00,
				}
				mux CELL.HEX_E5[5] @[MAIN[0][47], MAIN[0][46]] {
					CELL.HEX_W4[5] = 0b01,
					CELL.LH[5] = 0b11,
					CELL.LH[17] = 0b10,
					FAR.HEX_E4[5] = 0b00,
				}
				mux CELL.HEX_E5[6] @[MAIN[0][55], MAIN[0][54]] {
					CELL.HEX_W4[6] = 0b01,
					CELL.LH[11] = 0b10,
					CELL.LH[23] = 0b11,
					FAR.HEX_E4[6] = 0b00,
				}
				mux CELL.HEX_E5[7] @[MAIN[0][63], MAIN[0][62]] {
					CELL.HEX_W4[7] = 0b01,
					CELL.LH[5] = 0b11,
					CELL.LH[17] = 0b10,
					FAR.HEX_E4[7] = 0b00,
				}
				mux CELL.HEX_E5[8] @[MAIN[0][71], MAIN[0][70]] {
					CELL.HEX_W4[8] = 0b01,
					CELL.LH[11] = 0b10,
					CELL.LH[23] = 0b11,
					FAR.HEX_E4[8] = 0b00,
				}
				mux CELL.HEX_E5[9] @[MAIN[0][79], MAIN[0][78]] {
					CELL.HEX_W4[9] = 0b01,
					CELL.LH[5] = 0b11,
					CELL.LH[17] = 0b10,
					FAR.HEX_E4[9] = 0b00,
				}
				mux CELL.HEX_E6[0] @[MAIN[3][7], MAIN[3][6]] {
					CELL.HEX_W5[0] = 0b01,
					CELL.LH[0] = 0b11,
					CELL.LH[12] = 0b10,
					FAR.HEX_E5[0] = 0b00,
				}
				mux CELL.HEX_E6[1] @[MAIN[3][15], MAIN[3][14]] {
					CELL.HEX_W5[1] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_E5[1] = 0b00,
				}
				mux CELL.HEX_E6[2] @[MAIN[3][23], MAIN[3][22]] {
					CELL.HEX_W5[2] = 0b01,
					CELL.LH[0] = 0b11,
					CELL.LH[12] = 0b10,
					FAR.HEX_E5[2] = 0b00,
				}
				mux CELL.HEX_E6[3] @[MAIN[3][31], MAIN[3][30]] {
					CELL.HEX_W5[3] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_E5[3] = 0b00,
				}
				mux CELL.HEX_E6[4] @[MAIN[3][39], MAIN[3][38]] {
					CELL.HEX_W5[4] = 0b01,
					CELL.LH[0] = 0b11,
					CELL.LH[12] = 0b10,
					FAR.HEX_E5[4] = 0b00,
				}
				mux CELL.HEX_E6[5] @[MAIN[3][47], MAIN[3][46]] {
					CELL.HEX_W5[5] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_E5[5] = 0b00,
				}
				mux CELL.HEX_E6[6] @[MAIN[3][55], MAIN[3][54]] {
					CELL.HEX_W5[6] = 0b01,
					CELL.LH[0] = 0b11,
					CELL.LH[12] = 0b10,
					FAR.HEX_E5[6] = 0b00,
				}
				mux CELL.HEX_E6[7] @[MAIN[3][63], MAIN[3][62]] {
					CELL.HEX_W5[7] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_E5[7] = 0b00,
				}
				mux CELL.HEX_E6[8] @[MAIN[3][71], MAIN[3][70]] {
					CELL.HEX_W5[8] = 0b01,
					CELL.LH[0] = 0b11,
					CELL.LH[12] = 0b10,
					FAR.HEX_E5[8] = 0b00,
				}
				mux CELL.HEX_E6[9] @[MAIN[3][79], MAIN[3][78]] {
					CELL.HEX_W5[9] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_E5[9] = 0b00,
				}
			}
		}

		tile_class PPC_TERM_E {
			cell CELL;
			cell FAR;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox PPC_TERM_E {
				mux CELL.HEX_W1[0] @[MAIN[3][3], MAIN[3][2]] {
					CELL.HEX_E0[0] = 0b01,
					CELL.LH[5] = 0b10,
					CELL.LH[17] = 0b11,
					FAR.HEX_W0[0] = 0b00,
				}
				mux CELL.HEX_W1[1] @[MAIN[3][11], MAIN[3][10]] {
					CELL.HEX_E0[1] = 0b01,
					CELL.LH[11] = 0b11,
					CELL.LH[23] = 0b10,
					FAR.HEX_W0[1] = 0b00,
				}
				mux CELL.HEX_W1[2] @[MAIN[3][19], MAIN[3][18]] {
					CELL.HEX_E0[2] = 0b01,
					CELL.LH[5] = 0b10,
					CELL.LH[17] = 0b11,
					FAR.HEX_W0[2] = 0b00,
				}
				mux CELL.HEX_W1[3] @[MAIN[3][27], MAIN[3][26]] {
					CELL.HEX_E0[3] = 0b01,
					CELL.LH[11] = 0b11,
					CELL.LH[23] = 0b10,
					FAR.HEX_W0[3] = 0b00,
				}
				mux CELL.HEX_W1[4] @[MAIN[3][35], MAIN[3][34]] {
					CELL.HEX_E0[4] = 0b01,
					CELL.LH[5] = 0b10,
					CELL.LH[17] = 0b11,
					FAR.HEX_W0[4] = 0b00,
				}
				mux CELL.HEX_W1[5] @[MAIN[3][43], MAIN[3][42]] {
					CELL.HEX_E0[5] = 0b01,
					CELL.LH[11] = 0b11,
					CELL.LH[23] = 0b10,
					FAR.HEX_W0[5] = 0b00,
				}
				mux CELL.HEX_W1[6] @[MAIN[3][51], MAIN[3][50]] {
					CELL.HEX_E0[6] = 0b01,
					CELL.LH[5] = 0b10,
					CELL.LH[17] = 0b11,
					FAR.HEX_W0[6] = 0b00,
				}
				mux CELL.HEX_W1[7] @[MAIN[3][59], MAIN[3][58]] {
					CELL.HEX_E0[7] = 0b01,
					CELL.LH[11] = 0b11,
					CELL.LH[23] = 0b10,
					FAR.HEX_W0[7] = 0b00,
				}
				mux CELL.HEX_W1[8] @[MAIN[3][67], MAIN[3][66]] {
					CELL.HEX_E0[8] = 0b01,
					CELL.LH[5] = 0b10,
					CELL.LH[17] = 0b11,
					FAR.HEX_W0[8] = 0b00,
				}
				mux CELL.HEX_W1[9] @[MAIN[3][75], MAIN[3][74]] {
					CELL.HEX_E0[9] = 0b01,
					CELL.LH[11] = 0b11,
					CELL.LH[23] = 0b10,
					FAR.HEX_W0[9] = 0b00,
				}
				mux CELL.HEX_W2[0] @[MAIN[0][3], MAIN[0][2]] {
					CELL.HEX_E1[0] = 0b01,
					CELL.LH[4] = 0b10,
					CELL.LH[16] = 0b11,
					FAR.HEX_W1[0] = 0b00,
				}
				mux CELL.HEX_W2[1] @[MAIN[0][11], MAIN[0][10]] {
					CELL.HEX_E1[1] = 0b01,
					CELL.LH[10] = 0b11,
					CELL.LH[22] = 0b10,
					FAR.HEX_W1[1] = 0b00,
				}
				mux CELL.HEX_W2[2] @[MAIN[0][19], MAIN[0][18]] {
					CELL.HEX_E1[2] = 0b01,
					CELL.LH[4] = 0b10,
					CELL.LH[16] = 0b11,
					FAR.HEX_W1[2] = 0b00,
				}
				mux CELL.HEX_W2[3] @[MAIN[0][27], MAIN[0][26]] {
					CELL.HEX_E1[3] = 0b01,
					CELL.LH[10] = 0b11,
					CELL.LH[22] = 0b10,
					FAR.HEX_W1[3] = 0b00,
				}
				mux CELL.HEX_W2[4] @[MAIN[0][35], MAIN[0][34]] {
					CELL.HEX_E1[4] = 0b01,
					CELL.LH[4] = 0b10,
					CELL.LH[16] = 0b11,
					FAR.HEX_W1[4] = 0b00,
				}
				mux CELL.HEX_W2[5] @[MAIN[0][43], MAIN[0][42]] {
					CELL.HEX_E1[5] = 0b01,
					CELL.LH[10] = 0b11,
					CELL.LH[22] = 0b10,
					FAR.HEX_W1[5] = 0b00,
				}
				mux CELL.HEX_W2[6] @[MAIN[0][51], MAIN[0][50]] {
					CELL.HEX_E1[6] = 0b01,
					CELL.LH[4] = 0b10,
					CELL.LH[16] = 0b11,
					FAR.HEX_W1[6] = 0b00,
				}
				mux CELL.HEX_W2[7] @[MAIN[0][59], MAIN[0][58]] {
					CELL.HEX_E1[7] = 0b01,
					CELL.LH[10] = 0b11,
					CELL.LH[22] = 0b10,
					FAR.HEX_W1[7] = 0b00,
				}
				mux CELL.HEX_W2[8] @[MAIN[0][67], MAIN[0][66]] {
					CELL.HEX_E1[8] = 0b01,
					CELL.LH[4] = 0b10,
					CELL.LH[16] = 0b11,
					FAR.HEX_W1[8] = 0b00,
				}
				mux CELL.HEX_W2[9] @[MAIN[0][75], MAIN[0][74]] {
					CELL.HEX_E1[9] = 0b01,
					CELL.LH[10] = 0b11,
					CELL.LH[22] = 0b10,
					FAR.HEX_W1[9] = 0b00,
				}
				mux CELL.HEX_W3[0] @[MAIN[3][5], MAIN[3][4]] {
					CELL.HEX_E2[0] = 0b01,
					CELL.LH[3] = 0b10,
					CELL.LH[15] = 0b11,
					FAR.HEX_W2[0] = 0b00,
				}
				mux CELL.HEX_W3[1] @[MAIN[3][13], MAIN[3][12]] {
					CELL.HEX_E2[1] = 0b01,
					CELL.LH[9] = 0b11,
					CELL.LH[21] = 0b10,
					FAR.HEX_W2[1] = 0b00,
				}
				mux CELL.HEX_W3[2] @[MAIN[3][21], MAIN[3][20]] {
					CELL.HEX_E2[2] = 0b01,
					CELL.LH[3] = 0b10,
					CELL.LH[15] = 0b11,
					FAR.HEX_W2[2] = 0b00,
				}
				mux CELL.HEX_W3[3] @[MAIN[3][29], MAIN[3][28]] {
					CELL.HEX_E2[3] = 0b01,
					CELL.LH[9] = 0b11,
					CELL.LH[21] = 0b10,
					FAR.HEX_W2[3] = 0b00,
				}
				mux CELL.HEX_W3[4] @[MAIN[3][37], MAIN[3][36]] {
					CELL.HEX_E2[4] = 0b01,
					CELL.LH[3] = 0b10,
					CELL.LH[15] = 0b11,
					FAR.HEX_W2[4] = 0b00,
				}
				mux CELL.HEX_W3[5] @[MAIN[3][45], MAIN[3][44]] {
					CELL.HEX_E2[5] = 0b01,
					CELL.LH[9] = 0b11,
					CELL.LH[21] = 0b10,
					FAR.HEX_W2[5] = 0b00,
				}
				mux CELL.HEX_W3[6] @[MAIN[3][53], MAIN[3][52]] {
					CELL.HEX_E2[6] = 0b01,
					CELL.LH[3] = 0b10,
					CELL.LH[15] = 0b11,
					FAR.HEX_W2[6] = 0b00,
				}
				mux CELL.HEX_W3[7] @[MAIN[3][61], MAIN[3][60]] {
					CELL.HEX_E2[7] = 0b01,
					CELL.LH[9] = 0b11,
					CELL.LH[21] = 0b10,
					FAR.HEX_W2[7] = 0b00,
				}
				mux CELL.HEX_W3[8] @[MAIN[3][69], MAIN[3][68]] {
					CELL.HEX_E2[8] = 0b01,
					CELL.LH[3] = 0b10,
					CELL.LH[15] = 0b11,
					FAR.HEX_W2[8] = 0b00,
				}
				mux CELL.HEX_W3[9] @[MAIN[3][77], MAIN[3][76]] {
					CELL.HEX_E2[9] = 0b01,
					CELL.LH[9] = 0b11,
					CELL.LH[21] = 0b10,
					FAR.HEX_W2[9] = 0b00,
				}
				mux CELL.HEX_W4[0] @[MAIN[0][5], MAIN[0][4]] {
					CELL.HEX_E3[0] = 0b01,
					CELL.LH[2] = 0b10,
					CELL.LH[14] = 0b11,
					FAR.HEX_W3[0] = 0b00,
				}
				mux CELL.HEX_W4[1] @[MAIN[0][13], MAIN[0][12]] {
					CELL.HEX_E3[1] = 0b01,
					CELL.LH[8] = 0b11,
					CELL.LH[20] = 0b10,
					FAR.HEX_W3[1] = 0b00,
				}
				mux CELL.HEX_W4[2] @[MAIN[0][21], MAIN[0][20]] {
					CELL.HEX_E3[2] = 0b01,
					CELL.LH[2] = 0b10,
					CELL.LH[14] = 0b11,
					FAR.HEX_W3[2] = 0b00,
				}
				mux CELL.HEX_W4[3] @[MAIN[0][29], MAIN[0][28]] {
					CELL.HEX_E3[3] = 0b01,
					CELL.LH[8] = 0b11,
					CELL.LH[20] = 0b10,
					FAR.HEX_W3[3] = 0b00,
				}
				mux CELL.HEX_W4[4] @[MAIN[0][37], MAIN[0][36]] {
					CELL.HEX_E3[4] = 0b01,
					CELL.LH[2] = 0b10,
					CELL.LH[14] = 0b11,
					FAR.HEX_W3[4] = 0b00,
				}
				mux CELL.HEX_W4[5] @[MAIN[0][45], MAIN[0][44]] {
					CELL.HEX_E3[5] = 0b01,
					CELL.LH[8] = 0b11,
					CELL.LH[20] = 0b10,
					FAR.HEX_W3[5] = 0b00,
				}
				mux CELL.HEX_W4[6] @[MAIN[0][53], MAIN[0][52]] {
					CELL.HEX_E3[6] = 0b01,
					CELL.LH[2] = 0b10,
					CELL.LH[14] = 0b11,
					FAR.HEX_W3[6] = 0b00,
				}
				mux CELL.HEX_W4[7] @[MAIN[0][61], MAIN[0][60]] {
					CELL.HEX_E3[7] = 0b01,
					CELL.LH[8] = 0b11,
					CELL.LH[20] = 0b10,
					FAR.HEX_W3[7] = 0b00,
				}
				mux CELL.HEX_W4[8] @[MAIN[0][69], MAIN[0][68]] {
					CELL.HEX_E3[8] = 0b01,
					CELL.LH[2] = 0b10,
					CELL.LH[14] = 0b11,
					FAR.HEX_W3[8] = 0b00,
				}
				mux CELL.HEX_W4[9] @[MAIN[0][77], MAIN[0][76]] {
					CELL.HEX_E3[9] = 0b01,
					CELL.LH[8] = 0b11,
					CELL.LH[20] = 0b10,
					FAR.HEX_W3[9] = 0b00,
				}
				mux CELL.HEX_W5[0] @[MAIN[3][7], MAIN[3][6]] {
					CELL.HEX_E4[0] = 0b01,
					CELL.LH[1] = 0b10,
					CELL.LH[13] = 0b11,
					FAR.HEX_W4[0] = 0b00,
				}
				mux CELL.HEX_W5[1] @[MAIN[3][15], MAIN[3][14]] {
					CELL.HEX_E4[1] = 0b01,
					CELL.LH[7] = 0b11,
					CELL.LH[19] = 0b10,
					FAR.HEX_W4[1] = 0b00,
				}
				mux CELL.HEX_W5[2] @[MAIN[3][23], MAIN[3][22]] {
					CELL.HEX_E4[2] = 0b01,
					CELL.LH[1] = 0b10,
					CELL.LH[13] = 0b11,
					FAR.HEX_W4[2] = 0b00,
				}
				mux CELL.HEX_W5[3] @[MAIN[3][31], MAIN[3][30]] {
					CELL.HEX_E4[3] = 0b01,
					CELL.LH[7] = 0b11,
					CELL.LH[19] = 0b10,
					FAR.HEX_W4[3] = 0b00,
				}
				mux CELL.HEX_W5[4] @[MAIN[3][39], MAIN[3][38]] {
					CELL.HEX_E4[4] = 0b01,
					CELL.LH[1] = 0b10,
					CELL.LH[13] = 0b11,
					FAR.HEX_W4[4] = 0b00,
				}
				mux CELL.HEX_W5[5] @[MAIN[3][47], MAIN[3][46]] {
					CELL.HEX_E4[5] = 0b01,
					CELL.LH[7] = 0b11,
					CELL.LH[19] = 0b10,
					FAR.HEX_W4[5] = 0b00,
				}
				mux CELL.HEX_W5[6] @[MAIN[3][55], MAIN[3][54]] {
					CELL.HEX_E4[6] = 0b01,
					CELL.LH[1] = 0b10,
					CELL.LH[13] = 0b11,
					FAR.HEX_W4[6] = 0b00,
				}
				mux CELL.HEX_W5[7] @[MAIN[3][63], MAIN[3][62]] {
					CELL.HEX_E4[7] = 0b01,
					CELL.LH[7] = 0b11,
					CELL.LH[19] = 0b10,
					FAR.HEX_W4[7] = 0b00,
				}
				mux CELL.HEX_W5[8] @[MAIN[3][71], MAIN[3][70]] {
					CELL.HEX_E4[8] = 0b01,
					CELL.LH[1] = 0b10,
					CELL.LH[13] = 0b11,
					FAR.HEX_W4[8] = 0b00,
				}
				mux CELL.HEX_W5[9] @[MAIN[3][79], MAIN[3][78]] {
					CELL.HEX_E4[9] = 0b01,
					CELL.LH[7] = 0b11,
					CELL.LH[19] = 0b10,
					FAR.HEX_W4[9] = 0b00,
				}
				mux CELL.HEX_W6[0] @[MAIN[0][7], MAIN[0][6]] {
					CELL.HEX_E5[0] = 0b01,
					CELL.LH[0] = 0b10,
					CELL.LH[12] = 0b11,
					FAR.HEX_W5[0] = 0b00,
				}
				mux CELL.HEX_W6[1] @[MAIN[0][15], MAIN[0][14]] {
					CELL.HEX_E5[1] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_W5[1] = 0b00,
				}
				mux CELL.HEX_W6[2] @[MAIN[0][23], MAIN[0][22]] {
					CELL.HEX_E5[2] = 0b01,
					CELL.LH[0] = 0b10,
					CELL.LH[12] = 0b11,
					FAR.HEX_W5[2] = 0b00,
				}
				mux CELL.HEX_W6[3] @[MAIN[0][31], MAIN[0][30]] {
					CELL.HEX_E5[3] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_W5[3] = 0b00,
				}
				mux CELL.HEX_W6[4] @[MAIN[0][39], MAIN[0][38]] {
					CELL.HEX_E5[4] = 0b01,
					CELL.LH[0] = 0b10,
					CELL.LH[12] = 0b11,
					FAR.HEX_W5[4] = 0b00,
				}
				mux CELL.HEX_W6[5] @[MAIN[0][47], MAIN[0][46]] {
					CELL.HEX_E5[5] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_W5[5] = 0b00,
				}
				mux CELL.HEX_W6[6] @[MAIN[0][55], MAIN[0][54]] {
					CELL.HEX_E5[6] = 0b01,
					CELL.LH[0] = 0b10,
					CELL.LH[12] = 0b11,
					FAR.HEX_W5[6] = 0b00,
				}
				mux CELL.HEX_W6[7] @[MAIN[0][63], MAIN[0][62]] {
					CELL.HEX_E5[7] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_W5[7] = 0b00,
				}
				mux CELL.HEX_W6[8] @[MAIN[0][71], MAIN[0][70]] {
					CELL.HEX_E5[8] = 0b01,
					CELL.LH[0] = 0b10,
					CELL.LH[12] = 0b11,
					FAR.HEX_W5[8] = 0b00,
				}
				mux CELL.HEX_W6[9] @[MAIN[0][79], MAIN[0][78]] {
					CELL.HEX_E5[9] = 0b01,
					CELL.LH[6] = 0b11,
					CELL.LH[18] = 0b10,
					FAR.HEX_W5[9] = 0b00,
				}
			}
		}
	}

	tile_slot TERM_V {
		bel_slot TERM_S: routing;
		bel_slot TERM_N: routing;
		bel_slot PPC_TERM_S: routing;
		bel_slot PPC_TERM_N: routing;
		bel_slot LLV: routing;

		tile_class TERM_S {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			switchbox TERM_S {
				mux HEX_N1[0] @[TERM[9][4], TERM[9][5]] {
					HEX_S0[0] = 0b01,
					LV[11] = 0b11,
					LV[23] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[1] @[TERM[21][4], TERM[21][5]] {
					HEX_S0[1] = 0b01,
					LV[5] = 0b11,
					LV[17] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[2] @[TERM[14][4], TERM[14][5]] {
					HEX_S0[2] = 0b01,
					LV[11] = 0b11,
					LV[23] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[3] @[TERM[6][4], TERM[6][5]] {
					HEX_S0[3] = 0b01,
					LV[5] = 0b11,
					LV[17] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[4] @[TERM[18][4], TERM[18][5]] {
					HEX_S0[4] = 0b01,
					LV[11] = 0b11,
					LV[23] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[5] @[TERM[13][4], TERM[13][5]] {
					HEX_S0[5] = 0b01,
					LV[5] = 0b11,
					LV[17] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[6] @[TERM[5][4], TERM[5][5]] {
					HEX_S0[6] = 0b01,
					LV[11] = 0b11,
					LV[23] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[7] @[TERM[17][4], TERM[17][5]] {
					HEX_S0[7] = 0b01,
					LV[5] = 0b11,
					LV[17] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[8] @[TERM[10][4], TERM[10][5]] {
					HEX_S0[8] = 0b01,
					LV[11] = 0b11,
					LV[23] = 0b10,
					off = 0b00,
				}
				mux HEX_N1[9] @[TERM[0][4], TERM[0][5]] {
					HEX_S0[9] = 0b01,
					LV[5] = 0b11,
					LV[17] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[0] @[TERM[8][4], TERM[8][5]] {
					HEX_S1[0] = 0b01,
					LV[10] = 0b11,
					LV[22] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[1] @[TERM[20][4], TERM[20][5]] {
					HEX_S1[1] = 0b01,
					LV[4] = 0b11,
					LV[16] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[2] @[TERM[15][4], TERM[15][5]] {
					HEX_S1[2] = 0b01,
					LV[10] = 0b11,
					LV[22] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[3] @[TERM[7][4], TERM[7][5]] {
					HEX_S1[3] = 0b01,
					LV[4] = 0b11,
					LV[16] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[4] @[TERM[19][4], TERM[19][5]] {
					HEX_S1[4] = 0b01,
					LV[10] = 0b11,
					LV[22] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[5] @[TERM[12][4], TERM[12][5]] {
					HEX_S1[5] = 0b01,
					LV[4] = 0b11,
					LV[16] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[6] @[TERM[4][4], TERM[4][5]] {
					HEX_S1[6] = 0b01,
					LV[10] = 0b11,
					LV[22] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[7] @[TERM[16][4], TERM[16][5]] {
					HEX_S1[7] = 0b01,
					LV[4] = 0b11,
					LV[16] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[8] @[TERM[11][4], TERM[11][5]] {
					HEX_S1[8] = 0b01,
					LV[10] = 0b11,
					LV[22] = 0b10,
					off = 0b00,
				}
				mux HEX_N2[9] @[TERM[3][4], TERM[3][5]] {
					HEX_S1[9] = 0b01,
					LV[4] = 0b11,
					LV[16] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[0] @[TERM[9][2], TERM[9][3]] {
					HEX_S2[0] = 0b01,
					LV[9] = 0b11,
					LV[21] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[1] @[TERM[21][2], TERM[21][3]] {
					HEX_S2[1] = 0b01,
					LV[3] = 0b11,
					LV[15] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[2] @[TERM[14][2], TERM[14][3]] {
					HEX_S2[2] = 0b01,
					LV[9] = 0b11,
					LV[21] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[3] @[TERM[6][2], TERM[6][3]] {
					HEX_S2[3] = 0b01,
					LV[3] = 0b11,
					LV[15] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[4] @[TERM[18][2], TERM[18][3]] {
					HEX_S2[4] = 0b01,
					LV[9] = 0b11,
					LV[21] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[5] @[TERM[13][2], TERM[13][3]] {
					HEX_S2[5] = 0b01,
					LV[3] = 0b11,
					LV[15] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[6] @[TERM[5][2], TERM[5][3]] {
					HEX_S2[6] = 0b01,
					LV[9] = 0b11,
					LV[21] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[7] @[TERM[17][2], TERM[17][3]] {
					HEX_S2[7] = 0b01,
					LV[3] = 0b11,
					LV[15] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[8] @[TERM[10][2], TERM[10][3]] {
					HEX_S2[8] = 0b01,
					LV[9] = 0b11,
					LV[21] = 0b10,
					off = 0b00,
				}
				mux HEX_N3[9] @[TERM[0][2], TERM[0][3]] {
					HEX_S2[9] = 0b01,
					LV[3] = 0b11,
					LV[15] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[0] @[TERM[8][2], TERM[8][3]] {
					HEX_S3[0] = 0b01,
					LV[8] = 0b11,
					LV[20] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[1] @[TERM[20][2], TERM[20][3]] {
					HEX_S3[1] = 0b01,
					LV[2] = 0b11,
					LV[14] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[2] @[TERM[15][2], TERM[15][3]] {
					HEX_S3[2] = 0b01,
					LV[8] = 0b11,
					LV[20] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[3] @[TERM[7][2], TERM[7][3]] {
					HEX_S3[3] = 0b01,
					LV[2] = 0b11,
					LV[14] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[4] @[TERM[19][2], TERM[19][3]] {
					HEX_S3[4] = 0b01,
					LV[8] = 0b11,
					LV[20] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[5] @[TERM[12][2], TERM[12][3]] {
					HEX_S3[5] = 0b01,
					LV[2] = 0b11,
					LV[14] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[6] @[TERM[4][2], TERM[4][3]] {
					HEX_S3[6] = 0b01,
					LV[8] = 0b11,
					LV[20] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[7] @[TERM[16][2], TERM[16][3]] {
					HEX_S3[7] = 0b01,
					LV[2] = 0b11,
					LV[14] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[8] @[TERM[11][2], TERM[11][3]] {
					HEX_S3[8] = 0b01,
					LV[8] = 0b11,
					LV[20] = 0b10,
					off = 0b00,
				}
				mux HEX_N4[9] @[TERM[3][2], TERM[3][3]] {
					HEX_S3[9] = 0b01,
					LV[2] = 0b11,
					LV[14] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[0] @[TERM[9][0], TERM[9][1]] {
					HEX_S4[0] = 0b01,
					LV[7] = 0b11,
					LV[19] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[1] @[TERM[21][0], TERM[21][1]] {
					HEX_S4[1] = 0b01,
					LV[1] = 0b11,
					LV[13] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[2] @[TERM[14][0], TERM[14][1]] {
					HEX_S4[2] = 0b01,
					LV[7] = 0b11,
					LV[19] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[3] @[TERM[6][0], TERM[6][1]] {
					HEX_S4[3] = 0b01,
					LV[1] = 0b11,
					LV[13] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[4] @[TERM[18][0], TERM[18][1]] {
					HEX_S4[4] = 0b01,
					LV[7] = 0b11,
					LV[19] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[5] @[TERM[13][0], TERM[13][1]] {
					HEX_S4[5] = 0b01,
					LV[1] = 0b11,
					LV[13] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[6] @[TERM[5][0], TERM[5][1]] {
					HEX_S4[6] = 0b01,
					LV[7] = 0b11,
					LV[19] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[7] @[TERM[17][0], TERM[17][1]] {
					HEX_S4[7] = 0b01,
					LV[1] = 0b11,
					LV[13] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[8] @[TERM[10][0], TERM[10][1]] {
					HEX_S4[8] = 0b01,
					LV[7] = 0b11,
					LV[19] = 0b10,
					off = 0b00,
				}
				mux HEX_N5[9] @[TERM[0][0], TERM[0][1]] {
					HEX_S4[9] = 0b01,
					LV[1] = 0b11,
					LV[13] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[0] @[TERM[8][0], TERM[8][1]] {
					HEX_S5[0] = 0b01,
					LV[6] = 0b11,
					LV[18] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[1] @[TERM[20][0], TERM[20][1]] {
					HEX_S5[1] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[2] @[TERM[15][0], TERM[15][1]] {
					HEX_S5[2] = 0b01,
					LV[6] = 0b11,
					LV[18] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[3] @[TERM[7][0], TERM[7][1]] {
					HEX_S5[3] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[4] @[TERM[19][0], TERM[19][1]] {
					HEX_S5[4] = 0b01,
					LV[6] = 0b11,
					LV[18] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[5] @[TERM[12][0], TERM[12][1]] {
					HEX_S5[5] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[6] @[TERM[4][0], TERM[4][1]] {
					HEX_S5[6] = 0b01,
					LV[6] = 0b11,
					LV[18] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[7] @[TERM[16][0], TERM[16][1]] {
					HEX_S5[7] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[8] @[TERM[11][0], TERM[11][1]] {
					HEX_S5[8] = 0b01,
					LV[6] = 0b11,
					LV[18] = 0b10,
					off = 0b00,
				}
				mux HEX_N6[9] @[TERM[3][0], TERM[3][1]] {
					HEX_S5[9] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
			}
		}

		tile_class TERM_N {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			switchbox TERM_N {
				mux HEX_S1[0] @[TERM[9][4], TERM[9][5]] {
					HEX_N0[0] = 0b01,
					LV[1] = 0b10,
					LV[13] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[1] @[TERM[21][4], TERM[21][5]] {
					HEX_N0[1] = 0b01,
					LV[7] = 0b10,
					LV[19] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[2] @[TERM[14][4], TERM[14][5]] {
					HEX_N0[2] = 0b01,
					LV[1] = 0b10,
					LV[13] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[3] @[TERM[6][4], TERM[6][5]] {
					HEX_N0[3] = 0b01,
					LV[7] = 0b10,
					LV[19] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[4] @[TERM[18][4], TERM[18][5]] {
					HEX_N0[4] = 0b01,
					LV[1] = 0b10,
					LV[13] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[5] @[TERM[13][4], TERM[13][5]] {
					HEX_N0[5] = 0b01,
					LV[7] = 0b10,
					LV[19] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[6] @[TERM[5][4], TERM[5][5]] {
					HEX_N0[6] = 0b01,
					LV[1] = 0b10,
					LV[13] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[7] @[TERM[17][4], TERM[17][5]] {
					HEX_N0[7] = 0b01,
					LV[7] = 0b10,
					LV[19] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[8] @[TERM[10][4], TERM[10][5]] {
					HEX_N0[8] = 0b01,
					LV[1] = 0b10,
					LV[13] = 0b11,
					off = 0b00,
				}
				mux HEX_S1[9] @[TERM[0][4], TERM[0][5]] {
					HEX_N0[9] = 0b01,
					LV[7] = 0b10,
					LV[19] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[0] @[TERM[8][4], TERM[8][5]] {
					HEX_N1[0] = 0b01,
					LV[2] = 0b10,
					LV[14] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[1] @[TERM[20][4], TERM[20][5]] {
					HEX_N1[1] = 0b01,
					LV[8] = 0b10,
					LV[20] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[2] @[TERM[15][4], TERM[15][5]] {
					HEX_N1[2] = 0b01,
					LV[2] = 0b10,
					LV[14] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[3] @[TERM[7][4], TERM[7][5]] {
					HEX_N1[3] = 0b01,
					LV[8] = 0b10,
					LV[20] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[4] @[TERM[19][4], TERM[19][5]] {
					HEX_N1[4] = 0b01,
					LV[2] = 0b10,
					LV[14] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[5] @[TERM[12][4], TERM[12][5]] {
					HEX_N1[5] = 0b01,
					LV[8] = 0b10,
					LV[20] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[6] @[TERM[4][4], TERM[4][5]] {
					HEX_N1[6] = 0b01,
					LV[2] = 0b10,
					LV[14] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[7] @[TERM[16][4], TERM[16][5]] {
					HEX_N1[7] = 0b01,
					LV[8] = 0b10,
					LV[20] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[8] @[TERM[11][4], TERM[11][5]] {
					HEX_N1[8] = 0b01,
					LV[2] = 0b10,
					LV[14] = 0b11,
					off = 0b00,
				}
				mux HEX_S2[9] @[TERM[3][4], TERM[3][5]] {
					HEX_N1[9] = 0b01,
					LV[8] = 0b10,
					LV[20] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[0] @[TERM[9][2], TERM[9][3]] {
					HEX_N2[0] = 0b01,
					LV[3] = 0b10,
					LV[15] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[1] @[TERM[21][2], TERM[21][3]] {
					HEX_N2[1] = 0b01,
					LV[9] = 0b10,
					LV[21] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[2] @[TERM[14][2], TERM[14][3]] {
					HEX_N2[2] = 0b01,
					LV[3] = 0b10,
					LV[15] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[3] @[TERM[6][2], TERM[6][3]] {
					HEX_N2[3] = 0b01,
					LV[9] = 0b10,
					LV[21] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[4] @[TERM[18][2], TERM[18][3]] {
					HEX_N2[4] = 0b01,
					LV[3] = 0b10,
					LV[15] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[5] @[TERM[13][2], TERM[13][3]] {
					HEX_N2[5] = 0b01,
					LV[9] = 0b10,
					LV[21] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[6] @[TERM[5][2], TERM[5][3]] {
					HEX_N2[6] = 0b01,
					LV[3] = 0b10,
					LV[15] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[7] @[TERM[17][2], TERM[17][3]] {
					HEX_N2[7] = 0b01,
					LV[9] = 0b10,
					LV[21] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[8] @[TERM[10][2], TERM[10][3]] {
					HEX_N2[8] = 0b01,
					LV[3] = 0b10,
					LV[15] = 0b11,
					off = 0b00,
				}
				mux HEX_S3[9] @[TERM[0][2], TERM[0][3]] {
					HEX_N2[9] = 0b01,
					LV[9] = 0b10,
					LV[21] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[0] @[TERM[8][2], TERM[8][3]] {
					HEX_N3[0] = 0b01,
					LV[4] = 0b10,
					LV[16] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[1] @[TERM[20][2], TERM[20][3]] {
					HEX_N3[1] = 0b01,
					LV[10] = 0b10,
					LV[22] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[2] @[TERM[15][2], TERM[15][3]] {
					HEX_N3[2] = 0b01,
					LV[4] = 0b10,
					LV[16] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[3] @[TERM[7][2], TERM[7][3]] {
					HEX_N3[3] = 0b01,
					LV[10] = 0b10,
					LV[22] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[4] @[TERM[19][2], TERM[19][3]] {
					HEX_N3[4] = 0b01,
					LV[4] = 0b10,
					LV[16] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[5] @[TERM[12][2], TERM[12][3]] {
					HEX_N3[5] = 0b01,
					LV[10] = 0b10,
					LV[22] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[6] @[TERM[4][2], TERM[4][3]] {
					HEX_N3[6] = 0b01,
					LV[4] = 0b10,
					LV[16] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[7] @[TERM[16][2], TERM[16][3]] {
					HEX_N3[7] = 0b01,
					LV[10] = 0b10,
					LV[22] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[8] @[TERM[11][2], TERM[11][3]] {
					HEX_N3[8] = 0b01,
					LV[4] = 0b10,
					LV[16] = 0b11,
					off = 0b00,
				}
				mux HEX_S4[9] @[TERM[3][2], TERM[3][3]] {
					HEX_N3[9] = 0b01,
					LV[10] = 0b10,
					LV[22] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[0] @[TERM[9][0], TERM[9][1]] {
					HEX_N4[0] = 0b01,
					LV[5] = 0b10,
					LV[17] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[1] @[TERM[21][0], TERM[21][1]] {
					HEX_N4[1] = 0b01,
					LV[11] = 0b10,
					LV[23] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[2] @[TERM[14][0], TERM[14][1]] {
					HEX_N4[2] = 0b01,
					LV[5] = 0b10,
					LV[17] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[3] @[TERM[6][0], TERM[6][1]] {
					HEX_N4[3] = 0b01,
					LV[11] = 0b10,
					LV[23] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[4] @[TERM[18][0], TERM[18][1]] {
					HEX_N4[4] = 0b01,
					LV[5] = 0b10,
					LV[17] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[5] @[TERM[13][0], TERM[13][1]] {
					HEX_N4[5] = 0b01,
					LV[11] = 0b10,
					LV[23] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[6] @[TERM[5][0], TERM[5][1]] {
					HEX_N4[6] = 0b01,
					LV[5] = 0b10,
					LV[17] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[7] @[TERM[17][0], TERM[17][1]] {
					HEX_N4[7] = 0b01,
					LV[11] = 0b10,
					LV[23] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[8] @[TERM[10][0], TERM[10][1]] {
					HEX_N4[8] = 0b01,
					LV[5] = 0b10,
					LV[17] = 0b11,
					off = 0b00,
				}
				mux HEX_S5[9] @[TERM[0][0], TERM[0][1]] {
					HEX_N4[9] = 0b01,
					LV[11] = 0b10,
					LV[23] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[0] @[TERM[8][0], TERM[8][1]] {
					HEX_N5[0] = 0b01,
					LV[6] = 0b10,
					LV[18] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[1] @[TERM[20][0], TERM[20][1]] {
					HEX_N5[1] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_S6[2] @[TERM[15][0], TERM[15][1]] {
					HEX_N5[2] = 0b01,
					LV[6] = 0b10,
					LV[18] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[3] @[TERM[7][0], TERM[7][1]] {
					HEX_N5[3] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_S6[4] @[TERM[19][0], TERM[19][1]] {
					HEX_N5[4] = 0b01,
					LV[6] = 0b10,
					LV[18] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[5] @[TERM[12][0], TERM[12][1]] {
					HEX_N5[5] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_S6[6] @[TERM[4][0], TERM[4][1]] {
					HEX_N5[6] = 0b01,
					LV[6] = 0b10,
					LV[18] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[7] @[TERM[16][0], TERM[16][1]] {
					HEX_N5[7] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
				mux HEX_S6[8] @[TERM[11][0], TERM[11][1]] {
					HEX_N5[8] = 0b01,
					LV[6] = 0b10,
					LV[18] = 0b11,
					off = 0b00,
				}
				mux HEX_S6[9] @[TERM[3][0], TERM[3][1]] {
					HEX_N5[9] = 0b01,
					LV[0] = 0b11,
					LV[12] = 0b10,
					off = 0b00,
				}
			}
		}

		tile_class PPC_TERM_S {
			cell CELL;
			cell FAR;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox PPC_TERM_S {
				mux CELL.HEX_N1[0] @[MAIN[9][75], MAIN[9][74]] {
					CELL.HEX_S0[0] = 0b01,
					CELL.LV[11] = 0b11,
					CELL.LV[23] = 0b10,
					FAR.HEX_N0[0] = 0b00,
				}
				mux CELL.HEX_N1[1] @[MAIN[21][75], MAIN[21][74]] {
					CELL.HEX_S0[1] = 0b01,
					CELL.LV[5] = 0b11,
					CELL.LV[17] = 0b10,
					FAR.HEX_N0[1] = 0b00,
				}
				mux CELL.HEX_N1[2] @[MAIN[14][75], MAIN[14][74]] {
					CELL.HEX_S0[2] = 0b01,
					CELL.LV[11] = 0b11,
					CELL.LV[23] = 0b10,
					FAR.HEX_N0[2] = 0b00,
				}
				mux CELL.HEX_N1[3] @[MAIN[6][75], MAIN[6][74]] {
					CELL.HEX_S0[3] = 0b01,
					CELL.LV[5] = 0b11,
					CELL.LV[17] = 0b10,
					FAR.HEX_N0[3] = 0b00,
				}
				mux CELL.HEX_N1[4] @[MAIN[18][75], MAIN[18][74]] {
					CELL.HEX_S0[4] = 0b01,
					CELL.LV[11] = 0b11,
					CELL.LV[23] = 0b10,
					FAR.HEX_N0[4] = 0b00,
				}
				mux CELL.HEX_N1[5] @[MAIN[13][75], MAIN[13][74]] {
					CELL.HEX_S0[5] = 0b01,
					CELL.LV[5] = 0b11,
					CELL.LV[17] = 0b10,
					FAR.HEX_N0[5] = 0b00,
				}
				mux CELL.HEX_N1[6] @[MAIN[5][75], MAIN[5][74]] {
					CELL.HEX_S0[6] = 0b01,
					CELL.LV[11] = 0b11,
					CELL.LV[23] = 0b10,
					FAR.HEX_N0[6] = 0b00,
				}
				mux CELL.HEX_N1[7] @[MAIN[17][75], MAIN[17][74]] {
					CELL.HEX_S0[7] = 0b01,
					CELL.LV[5] = 0b11,
					CELL.LV[17] = 0b10,
					FAR.HEX_N0[7] = 0b00,
				}
				mux CELL.HEX_N1[8] @[MAIN[10][75], MAIN[10][74]] {
					CELL.HEX_S0[8] = 0b01,
					CELL.LV[11] = 0b11,
					CELL.LV[23] = 0b10,
					FAR.HEX_N0[8] = 0b00,
				}
				mux CELL.HEX_N1[9] @[MAIN[0][75], MAIN[0][74]] {
					CELL.HEX_S0[9] = 0b01,
					CELL.LV[5] = 0b11,
					CELL.LV[17] = 0b10,
					FAR.HEX_N0[9] = 0b00,
				}
				mux CELL.HEX_N2[0] @[MAIN[8][75], MAIN[8][74]] {
					CELL.HEX_S1[0] = 0b01,
					CELL.LV[10] = 0b11,
					CELL.LV[22] = 0b10,
					FAR.HEX_N1[0] = 0b00,
				}
				mux CELL.HEX_N2[1] @[MAIN[20][75], MAIN[20][74]] {
					CELL.HEX_S1[1] = 0b01,
					CELL.LV[4] = 0b11,
					CELL.LV[16] = 0b10,
					FAR.HEX_N1[1] = 0b00,
				}
				mux CELL.HEX_N2[2] @[MAIN[15][75], MAIN[15][74]] {
					CELL.HEX_S1[2] = 0b01,
					CELL.LV[10] = 0b11,
					CELL.LV[22] = 0b10,
					FAR.HEX_N1[2] = 0b00,
				}
				mux CELL.HEX_N2[3] @[MAIN[7][75], MAIN[7][74]] {
					CELL.HEX_S1[3] = 0b01,
					CELL.LV[4] = 0b11,
					CELL.LV[16] = 0b10,
					FAR.HEX_N1[3] = 0b00,
				}
				mux CELL.HEX_N2[4] @[MAIN[19][75], MAIN[19][74]] {
					CELL.HEX_S1[4] = 0b01,
					CELL.LV[10] = 0b11,
					CELL.LV[22] = 0b10,
					FAR.HEX_N1[4] = 0b00,
				}
				mux CELL.HEX_N2[5] @[MAIN[12][75], MAIN[12][74]] {
					CELL.HEX_S1[5] = 0b01,
					CELL.LV[4] = 0b11,
					CELL.LV[16] = 0b10,
					FAR.HEX_N1[5] = 0b00,
				}
				mux CELL.HEX_N2[6] @[MAIN[4][75], MAIN[4][74]] {
					CELL.HEX_S1[6] = 0b01,
					CELL.LV[10] = 0b11,
					CELL.LV[22] = 0b10,
					FAR.HEX_N1[6] = 0b00,
				}
				mux CELL.HEX_N2[7] @[MAIN[16][75], MAIN[16][74]] {
					CELL.HEX_S1[7] = 0b01,
					CELL.LV[4] = 0b11,
					CELL.LV[16] = 0b10,
					FAR.HEX_N1[7] = 0b00,
				}
				mux CELL.HEX_N2[8] @[MAIN[11][75], MAIN[11][74]] {
					CELL.HEX_S1[8] = 0b01,
					CELL.LV[10] = 0b11,
					CELL.LV[22] = 0b10,
					FAR.HEX_N1[8] = 0b00,
				}
				mux CELL.HEX_N2[9] @[MAIN[3][75], MAIN[3][74]] {
					CELL.HEX_S1[9] = 0b01,
					CELL.LV[4] = 0b11,
					CELL.LV[16] = 0b10,
					FAR.HEX_N1[9] = 0b00,
				}
				mux CELL.HEX_N3[0] @[MAIN[9][77], MAIN[9][76]] {
					CELL.HEX_S2[0] = 0b01,
					CELL.LV[9] = 0b11,
					CELL.LV[21] = 0b10,
					FAR.HEX_N2[0] = 0b00,
				}
				mux CELL.HEX_N3[1] @[MAIN[21][77], MAIN[21][76]] {
					CELL.HEX_S2[1] = 0b01,
					CELL.LV[3] = 0b11,
					CELL.LV[15] = 0b10,
					FAR.HEX_N2[1] = 0b00,
				}
				mux CELL.HEX_N3[2] @[MAIN[14][77], MAIN[14][76]] {
					CELL.HEX_S2[2] = 0b01,
					CELL.LV[9] = 0b11,
					CELL.LV[21] = 0b10,
					FAR.HEX_N2[2] = 0b00,
				}
				mux CELL.HEX_N3[3] @[MAIN[6][77], MAIN[6][76]] {
					CELL.HEX_S2[3] = 0b01,
					CELL.LV[3] = 0b11,
					CELL.LV[15] = 0b10,
					FAR.HEX_N2[3] = 0b00,
				}
				mux CELL.HEX_N3[4] @[MAIN[18][77], MAIN[18][76]] {
					CELL.HEX_S2[4] = 0b01,
					CELL.LV[9] = 0b11,
					CELL.LV[21] = 0b10,
					FAR.HEX_N2[4] = 0b00,
				}
				mux CELL.HEX_N3[5] @[MAIN[13][77], MAIN[13][76]] {
					CELL.HEX_S2[5] = 0b01,
					CELL.LV[3] = 0b11,
					CELL.LV[15] = 0b10,
					FAR.HEX_N2[5] = 0b00,
				}
				mux CELL.HEX_N3[6] @[MAIN[5][77], MAIN[5][76]] {
					CELL.HEX_S2[6] = 0b01,
					CELL.LV[9] = 0b11,
					CELL.LV[21] = 0b10,
					FAR.HEX_N2[6] = 0b00,
				}
				mux CELL.HEX_N3[7] @[MAIN[17][77], MAIN[17][76]] {
					CELL.HEX_S2[7] = 0b01,
					CELL.LV[3] = 0b11,
					CELL.LV[15] = 0b10,
					FAR.HEX_N2[7] = 0b00,
				}
				mux CELL.HEX_N3[8] @[MAIN[10][77], MAIN[10][76]] {
					CELL.HEX_S2[8] = 0b01,
					CELL.LV[9] = 0b11,
					CELL.LV[21] = 0b10,
					FAR.HEX_N2[8] = 0b00,
				}
				mux CELL.HEX_N3[9] @[MAIN[0][77], MAIN[0][76]] {
					CELL.HEX_S2[9] = 0b01,
					CELL.LV[3] = 0b11,
					CELL.LV[15] = 0b10,
					FAR.HEX_N2[9] = 0b00,
				}
				mux CELL.HEX_N4[0] @[MAIN[8][77], MAIN[8][76]] {
					CELL.HEX_S3[0] = 0b01,
					CELL.LV[8] = 0b11,
					CELL.LV[20] = 0b10,
					FAR.HEX_N3[0] = 0b00,
				}
				mux CELL.HEX_N4[1] @[MAIN[20][77], MAIN[20][76]] {
					CELL.HEX_S3[1] = 0b01,
					CELL.LV[2] = 0b11,
					CELL.LV[14] = 0b10,
					FAR.HEX_N3[1] = 0b00,
				}
				mux CELL.HEX_N4[2] @[MAIN[15][77], MAIN[15][76]] {
					CELL.HEX_S3[2] = 0b01,
					CELL.LV[8] = 0b11,
					CELL.LV[20] = 0b10,
					FAR.HEX_N3[2] = 0b00,
				}
				mux CELL.HEX_N4[3] @[MAIN[7][77], MAIN[7][76]] {
					CELL.HEX_S3[3] = 0b01,
					CELL.LV[2] = 0b11,
					CELL.LV[14] = 0b10,
					FAR.HEX_N3[3] = 0b00,
				}
				mux CELL.HEX_N4[4] @[MAIN[19][77], MAIN[19][76]] {
					CELL.HEX_S3[4] = 0b01,
					CELL.LV[8] = 0b11,
					CELL.LV[20] = 0b10,
					FAR.HEX_N3[4] = 0b00,
				}
				mux CELL.HEX_N4[5] @[MAIN[12][77], MAIN[12][76]] {
					CELL.HEX_S3[5] = 0b01,
					CELL.LV[2] = 0b11,
					CELL.LV[14] = 0b10,
					FAR.HEX_N3[5] = 0b00,
				}
				mux CELL.HEX_N4[6] @[MAIN[4][77], MAIN[4][76]] {
					CELL.HEX_S3[6] = 0b01,
					CELL.LV[8] = 0b11,
					CELL.LV[20] = 0b10,
					FAR.HEX_N3[6] = 0b00,
				}
				mux CELL.HEX_N4[7] @[MAIN[16][77], MAIN[16][76]] {
					CELL.HEX_S3[7] = 0b01,
					CELL.LV[2] = 0b11,
					CELL.LV[14] = 0b10,
					FAR.HEX_N3[7] = 0b00,
				}
				mux CELL.HEX_N4[8] @[MAIN[11][77], MAIN[11][76]] {
					CELL.HEX_S3[8] = 0b01,
					CELL.LV[8] = 0b11,
					CELL.LV[20] = 0b10,
					FAR.HEX_N3[8] = 0b00,
				}
				mux CELL.HEX_N4[9] @[MAIN[3][77], MAIN[3][76]] {
					CELL.HEX_S3[9] = 0b01,
					CELL.LV[2] = 0b11,
					CELL.LV[14] = 0b10,
					FAR.HEX_N3[9] = 0b00,
				}
				mux CELL.HEX_N5[0] @[MAIN[9][79], MAIN[9][78]] {
					CELL.HEX_S4[0] = 0b01,
					CELL.LV[7] = 0b11,
					CELL.LV[19] = 0b10,
					FAR.HEX_N4[0] = 0b00,
				}
				mux CELL.HEX_N5[1] @[MAIN[21][79], MAIN[21][78]] {
					CELL.HEX_S4[1] = 0b01,
					CELL.LV[1] = 0b11,
					CELL.LV[13] = 0b10,
					FAR.HEX_N4[1] = 0b00,
				}
				mux CELL.HEX_N5[2] @[MAIN[14][79], MAIN[14][78]] {
					CELL.HEX_S4[2] = 0b01,
					CELL.LV[7] = 0b11,
					CELL.LV[19] = 0b10,
					FAR.HEX_N4[2] = 0b00,
				}
				mux CELL.HEX_N5[3] @[MAIN[6][79], MAIN[6][78]] {
					CELL.HEX_S4[3] = 0b01,
					CELL.LV[1] = 0b11,
					CELL.LV[13] = 0b10,
					FAR.HEX_N4[3] = 0b00,
				}
				mux CELL.HEX_N5[4] @[MAIN[18][79], MAIN[18][78]] {
					CELL.HEX_S4[4] = 0b01,
					CELL.LV[7] = 0b11,
					CELL.LV[19] = 0b10,
					FAR.HEX_N4[4] = 0b00,
				}
				mux CELL.HEX_N5[5] @[MAIN[13][79], MAIN[13][78]] {
					CELL.HEX_S4[5] = 0b01,
					CELL.LV[1] = 0b11,
					CELL.LV[13] = 0b10,
					FAR.HEX_N4[5] = 0b00,
				}
				mux CELL.HEX_N5[6] @[MAIN[5][79], MAIN[5][78]] {
					CELL.HEX_S4[6] = 0b01,
					CELL.LV[7] = 0b11,
					CELL.LV[19] = 0b10,
					FAR.HEX_N4[6] = 0b00,
				}
				mux CELL.HEX_N5[7] @[MAIN[17][79], MAIN[17][78]] {
					CELL.HEX_S4[7] = 0b01,
					CELL.LV[1] = 0b11,
					CELL.LV[13] = 0b10,
					FAR.HEX_N4[7] = 0b00,
				}
				mux CELL.HEX_N5[8] @[MAIN[10][79], MAIN[10][78]] {
					CELL.HEX_S4[8] = 0b01,
					CELL.LV[7] = 0b11,
					CELL.LV[19] = 0b10,
					FAR.HEX_N4[8] = 0b00,
				}
				mux CELL.HEX_N5[9] @[MAIN[0][79], MAIN[0][78]] {
					CELL.HEX_S4[9] = 0b01,
					CELL.LV[1] = 0b11,
					CELL.LV[13] = 0b10,
					FAR.HEX_N4[9] = 0b00,
				}
				mux CELL.HEX_N6[0] @[MAIN[8][79], MAIN[8][78]] {
					CELL.HEX_S5[0] = 0b01,
					CELL.LV[6] = 0b11,
					CELL.LV[18] = 0b10,
					FAR.HEX_N5[0] = 0b00,
				}
				mux CELL.HEX_N6[1] @[MAIN[20][79], MAIN[20][78]] {
					CELL.HEX_S5[1] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_N5[1] = 0b00,
				}
				mux CELL.HEX_N6[2] @[MAIN[15][79], MAIN[15][78]] {
					CELL.HEX_S5[2] = 0b01,
					CELL.LV[6] = 0b11,
					CELL.LV[18] = 0b10,
					FAR.HEX_N5[2] = 0b00,
				}
				mux CELL.HEX_N6[3] @[MAIN[7][79], MAIN[7][78]] {
					CELL.HEX_S5[3] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_N5[3] = 0b00,
				}
				mux CELL.HEX_N6[4] @[MAIN[19][79], MAIN[19][78]] {
					CELL.HEX_S5[4] = 0b01,
					CELL.LV[6] = 0b11,
					CELL.LV[18] = 0b10,
					FAR.HEX_N5[4] = 0b00,
				}
				mux CELL.HEX_N6[5] @[MAIN[12][79], MAIN[12][78]] {
					CELL.HEX_S5[5] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_N5[5] = 0b00,
				}
				mux CELL.HEX_N6[6] @[MAIN[4][79], MAIN[4][78]] {
					CELL.HEX_S5[6] = 0b01,
					CELL.LV[6] = 0b11,
					CELL.LV[18] = 0b10,
					FAR.HEX_N5[6] = 0b00,
				}
				mux CELL.HEX_N6[7] @[MAIN[16][79], MAIN[16][78]] {
					CELL.HEX_S5[7] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_N5[7] = 0b00,
				}
				mux CELL.HEX_N6[8] @[MAIN[11][79], MAIN[11][78]] {
					CELL.HEX_S5[8] = 0b01,
					CELL.LV[6] = 0b11,
					CELL.LV[18] = 0b10,
					FAR.HEX_N5[8] = 0b00,
				}
				mux CELL.HEX_N6[9] @[MAIN[3][79], MAIN[3][78]] {
					CELL.HEX_S5[9] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_N5[9] = 0b00,
				}
			}
		}

		tile_class PPC_TERM_N {
			cell CELL;
			cell FAR;
			bitrect MAIN: Vertical (rev 22, rev 80);

			switchbox PPC_TERM_N {
				mux CELL.HEX_S1[0] @[MAIN[9][4], MAIN[9][5]] {
					CELL.HEX_N0[0] = 0b01,
					CELL.LV[1] = 0b10,
					CELL.LV[13] = 0b11,
					FAR.HEX_S0[0] = 0b00,
				}
				mux CELL.HEX_S1[1] @[MAIN[21][4], MAIN[21][5]] {
					CELL.HEX_N0[1] = 0b01,
					CELL.LV[7] = 0b10,
					CELL.LV[19] = 0b11,
					FAR.HEX_S0[1] = 0b00,
				}
				mux CELL.HEX_S1[2] @[MAIN[14][4], MAIN[14][5]] {
					CELL.HEX_N0[2] = 0b01,
					CELL.LV[1] = 0b10,
					CELL.LV[13] = 0b11,
					FAR.HEX_S0[2] = 0b00,
				}
				mux CELL.HEX_S1[3] @[MAIN[6][4], MAIN[6][5]] {
					CELL.HEX_N0[3] = 0b01,
					CELL.LV[7] = 0b10,
					CELL.LV[19] = 0b11,
					FAR.HEX_S0[3] = 0b00,
				}
				mux CELL.HEX_S1[4] @[MAIN[18][4], MAIN[18][5]] {
					CELL.HEX_N0[4] = 0b01,
					CELL.LV[1] = 0b10,
					CELL.LV[13] = 0b11,
					FAR.HEX_S0[4] = 0b00,
				}
				mux CELL.HEX_S1[5] @[MAIN[13][4], MAIN[13][5]] {
					CELL.HEX_N0[5] = 0b01,
					CELL.LV[7] = 0b10,
					CELL.LV[19] = 0b11,
					FAR.HEX_S0[5] = 0b00,
				}
				mux CELL.HEX_S1[6] @[MAIN[5][4], MAIN[5][5]] {
					CELL.HEX_N0[6] = 0b01,
					CELL.LV[1] = 0b10,
					CELL.LV[13] = 0b11,
					FAR.HEX_S0[6] = 0b00,
				}
				mux CELL.HEX_S1[7] @[MAIN[17][4], MAIN[17][5]] {
					CELL.HEX_N0[7] = 0b01,
					CELL.LV[7] = 0b10,
					CELL.LV[19] = 0b11,
					FAR.HEX_S0[7] = 0b00,
				}
				mux CELL.HEX_S1[8] @[MAIN[10][4], MAIN[10][5]] {
					CELL.HEX_N0[8] = 0b01,
					CELL.LV[1] = 0b10,
					CELL.LV[13] = 0b11,
					FAR.HEX_S0[8] = 0b00,
				}
				mux CELL.HEX_S1[9] @[MAIN[0][4], MAIN[0][5]] {
					CELL.HEX_N0[9] = 0b01,
					CELL.LV[7] = 0b10,
					CELL.LV[19] = 0b11,
					FAR.HEX_S0[9] = 0b00,
				}
				mux CELL.HEX_S2[0] @[MAIN[8][4], MAIN[8][5]] {
					CELL.HEX_N1[0] = 0b01,
					CELL.LV[2] = 0b10,
					CELL.LV[14] = 0b11,
					FAR.HEX_S1[0] = 0b00,
				}
				mux CELL.HEX_S2[1] @[MAIN[20][4], MAIN[20][5]] {
					CELL.HEX_N1[1] = 0b01,
					CELL.LV[8] = 0b10,
					CELL.LV[20] = 0b11,
					FAR.HEX_S1[1] = 0b00,
				}
				mux CELL.HEX_S2[2] @[MAIN[15][4], MAIN[15][5]] {
					CELL.HEX_N1[2] = 0b01,
					CELL.LV[2] = 0b10,
					CELL.LV[14] = 0b11,
					FAR.HEX_S1[2] = 0b00,
				}
				mux CELL.HEX_S2[3] @[MAIN[7][4], MAIN[7][5]] {
					CELL.HEX_N1[3] = 0b01,
					CELL.LV[8] = 0b10,
					CELL.LV[20] = 0b11,
					FAR.HEX_S1[3] = 0b00,
				}
				mux CELL.HEX_S2[4] @[MAIN[19][4], MAIN[19][5]] {
					CELL.HEX_N1[4] = 0b01,
					CELL.LV[2] = 0b10,
					CELL.LV[14] = 0b11,
					FAR.HEX_S1[4] = 0b00,
				}
				mux CELL.HEX_S2[5] @[MAIN[12][4], MAIN[12][5]] {
					CELL.HEX_N1[5] = 0b01,
					CELL.LV[8] = 0b10,
					CELL.LV[20] = 0b11,
					FAR.HEX_S1[5] = 0b00,
				}
				mux CELL.HEX_S2[6] @[MAIN[4][4], MAIN[4][5]] {
					CELL.HEX_N1[6] = 0b01,
					CELL.LV[2] = 0b10,
					CELL.LV[14] = 0b11,
					FAR.HEX_S1[6] = 0b00,
				}
				mux CELL.HEX_S2[7] @[MAIN[16][4], MAIN[16][5]] {
					CELL.HEX_N1[7] = 0b01,
					CELL.LV[8] = 0b10,
					CELL.LV[20] = 0b11,
					FAR.HEX_S1[7] = 0b00,
				}
				mux CELL.HEX_S2[8] @[MAIN[11][4], MAIN[11][5]] {
					CELL.HEX_N1[8] = 0b01,
					CELL.LV[2] = 0b10,
					CELL.LV[14] = 0b11,
					FAR.HEX_S1[8] = 0b00,
				}
				mux CELL.HEX_S2[9] @[MAIN[3][4], MAIN[3][5]] {
					CELL.HEX_N1[9] = 0b01,
					CELL.LV[8] = 0b10,
					CELL.LV[20] = 0b11,
					FAR.HEX_S1[9] = 0b00,
				}
				mux CELL.HEX_S3[0] @[MAIN[9][2], MAIN[9][3]] {
					CELL.HEX_N2[0] = 0b01,
					CELL.LV[3] = 0b10,
					CELL.LV[15] = 0b11,
					FAR.HEX_S2[0] = 0b00,
				}
				mux CELL.HEX_S3[1] @[MAIN[21][2], MAIN[21][3]] {
					CELL.HEX_N2[1] = 0b01,
					CELL.LV[9] = 0b10,
					CELL.LV[21] = 0b11,
					FAR.HEX_S2[1] = 0b00,
				}
				mux CELL.HEX_S3[2] @[MAIN[14][2], MAIN[14][3]] {
					CELL.HEX_N2[2] = 0b01,
					CELL.LV[3] = 0b10,
					CELL.LV[15] = 0b11,
					FAR.HEX_S2[2] = 0b00,
				}
				mux CELL.HEX_S3[3] @[MAIN[6][2], MAIN[6][3]] {
					CELL.HEX_N2[3] = 0b01,
					CELL.LV[9] = 0b10,
					CELL.LV[21] = 0b11,
					FAR.HEX_S2[3] = 0b00,
				}
				mux CELL.HEX_S3[4] @[MAIN[18][2], MAIN[18][3]] {
					CELL.HEX_N2[4] = 0b01,
					CELL.LV[3] = 0b10,
					CELL.LV[15] = 0b11,
					FAR.HEX_S2[4] = 0b00,
				}
				mux CELL.HEX_S3[5] @[MAIN[13][2], MAIN[13][3]] {
					CELL.HEX_N2[5] = 0b01,
					CELL.LV[9] = 0b10,
					CELL.LV[21] = 0b11,
					FAR.HEX_S2[5] = 0b00,
				}
				mux CELL.HEX_S3[6] @[MAIN[5][2], MAIN[5][3]] {
					CELL.HEX_N2[6] = 0b01,
					CELL.LV[3] = 0b10,
					CELL.LV[15] = 0b11,
					FAR.HEX_S2[6] = 0b00,
				}
				mux CELL.HEX_S3[7] @[MAIN[17][2], MAIN[17][3]] {
					CELL.HEX_N2[7] = 0b01,
					CELL.LV[9] = 0b10,
					CELL.LV[21] = 0b11,
					FAR.HEX_S2[7] = 0b00,
				}
				mux CELL.HEX_S3[8] @[MAIN[10][2], MAIN[10][3]] {
					CELL.HEX_N2[8] = 0b01,
					CELL.LV[3] = 0b10,
					CELL.LV[15] = 0b11,
					FAR.HEX_S2[8] = 0b00,
				}
				mux CELL.HEX_S3[9] @[MAIN[0][2], MAIN[0][3]] {
					CELL.HEX_N2[9] = 0b01,
					CELL.LV[9] = 0b10,
					CELL.LV[21] = 0b11,
					FAR.HEX_S2[9] = 0b00,
				}
				mux CELL.HEX_S4[0] @[MAIN[8][2], MAIN[8][3]] {
					CELL.HEX_N3[0] = 0b01,
					CELL.LV[4] = 0b10,
					CELL.LV[16] = 0b11,
					FAR.HEX_S3[0] = 0b00,
				}
				mux CELL.HEX_S4[1] @[MAIN[20][2], MAIN[20][3]] {
					CELL.HEX_N3[1] = 0b01,
					CELL.LV[10] = 0b10,
					CELL.LV[22] = 0b11,
					FAR.HEX_S3[1] = 0b00,
				}
				mux CELL.HEX_S4[2] @[MAIN[15][2], MAIN[15][3]] {
					CELL.HEX_N3[2] = 0b01,
					CELL.LV[4] = 0b10,
					CELL.LV[16] = 0b11,
					FAR.HEX_S3[2] = 0b00,
				}
				mux CELL.HEX_S4[3] @[MAIN[7][2], MAIN[7][3]] {
					CELL.HEX_N3[3] = 0b01,
					CELL.LV[10] = 0b10,
					CELL.LV[22] = 0b11,
					FAR.HEX_S3[3] = 0b00,
				}
				mux CELL.HEX_S4[4] @[MAIN[19][2], MAIN[19][3]] {
					CELL.HEX_N3[4] = 0b01,
					CELL.LV[4] = 0b10,
					CELL.LV[16] = 0b11,
					FAR.HEX_S3[4] = 0b00,
				}
				mux CELL.HEX_S4[5] @[MAIN[12][2], MAIN[12][3]] {
					CELL.HEX_N3[5] = 0b01,
					CELL.LV[10] = 0b10,
					CELL.LV[22] = 0b11,
					FAR.HEX_S3[5] = 0b00,
				}
				mux CELL.HEX_S4[6] @[MAIN[4][2], MAIN[4][3]] {
					CELL.HEX_N3[6] = 0b01,
					CELL.LV[4] = 0b10,
					CELL.LV[16] = 0b11,
					FAR.HEX_S3[6] = 0b00,
				}
				mux CELL.HEX_S4[7] @[MAIN[16][2], MAIN[16][3]] {
					CELL.HEX_N3[7] = 0b01,
					CELL.LV[10] = 0b10,
					CELL.LV[22] = 0b11,
					FAR.HEX_S3[7] = 0b00,
				}
				mux CELL.HEX_S4[8] @[MAIN[11][2], MAIN[11][3]] {
					CELL.HEX_N3[8] = 0b01,
					CELL.LV[4] = 0b10,
					CELL.LV[16] = 0b11,
					FAR.HEX_S3[8] = 0b00,
				}
				mux CELL.HEX_S4[9] @[MAIN[3][2], MAIN[3][3]] {
					CELL.HEX_N3[9] = 0b01,
					CELL.LV[10] = 0b10,
					CELL.LV[22] = 0b11,
					FAR.HEX_S3[9] = 0b00,
				}
				mux CELL.HEX_S5[0] @[MAIN[9][0], MAIN[9][1]] {
					CELL.HEX_N4[0] = 0b01,
					CELL.LV[5] = 0b10,
					CELL.LV[17] = 0b11,
					FAR.HEX_S4[0] = 0b00,
				}
				mux CELL.HEX_S5[1] @[MAIN[21][0], MAIN[21][1]] {
					CELL.HEX_N4[1] = 0b01,
					CELL.LV[11] = 0b10,
					CELL.LV[23] = 0b11,
					FAR.HEX_S4[1] = 0b00,
				}
				mux CELL.HEX_S5[2] @[MAIN[14][0], MAIN[14][1]] {
					CELL.HEX_N4[2] = 0b01,
					CELL.LV[5] = 0b10,
					CELL.LV[17] = 0b11,
					FAR.HEX_S4[2] = 0b00,
				}
				mux CELL.HEX_S5[3] @[MAIN[6][0], MAIN[6][1]] {
					CELL.HEX_N4[3] = 0b01,
					CELL.LV[11] = 0b10,
					CELL.LV[23] = 0b11,
					FAR.HEX_S4[3] = 0b00,
				}
				mux CELL.HEX_S5[4] @[MAIN[18][0], MAIN[18][1]] {
					CELL.HEX_N4[4] = 0b01,
					CELL.LV[5] = 0b10,
					CELL.LV[17] = 0b11,
					FAR.HEX_S4[4] = 0b00,
				}
				mux CELL.HEX_S5[5] @[MAIN[13][0], MAIN[13][1]] {
					CELL.HEX_N4[5] = 0b01,
					CELL.LV[11] = 0b10,
					CELL.LV[23] = 0b11,
					FAR.HEX_S4[5] = 0b00,
				}
				mux CELL.HEX_S5[6] @[MAIN[5][0], MAIN[5][1]] {
					CELL.HEX_N4[6] = 0b01,
					CELL.LV[5] = 0b10,
					CELL.LV[17] = 0b11,
					FAR.HEX_S4[6] = 0b00,
				}
				mux CELL.HEX_S5[7] @[MAIN[17][0], MAIN[17][1]] {
					CELL.HEX_N4[7] = 0b01,
					CELL.LV[11] = 0b10,
					CELL.LV[23] = 0b11,
					FAR.HEX_S4[7] = 0b00,
				}
				mux CELL.HEX_S5[8] @[MAIN[10][0], MAIN[10][1]] {
					CELL.HEX_N4[8] = 0b01,
					CELL.LV[5] = 0b10,
					CELL.LV[17] = 0b11,
					FAR.HEX_S4[8] = 0b00,
				}
				mux CELL.HEX_S5[9] @[MAIN[0][0], MAIN[0][1]] {
					CELL.HEX_N4[9] = 0b01,
					CELL.LV[11] = 0b10,
					CELL.LV[23] = 0b11,
					FAR.HEX_S4[9] = 0b00,
				}
				mux CELL.HEX_S6[0] @[MAIN[8][0], MAIN[8][1]] {
					CELL.HEX_N5[0] = 0b01,
					CELL.LV[6] = 0b10,
					CELL.LV[18] = 0b11,
					FAR.HEX_S5[0] = 0b00,
				}
				mux CELL.HEX_S6[1] @[MAIN[20][0], MAIN[20][1]] {
					CELL.HEX_N5[1] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_S5[1] = 0b00,
				}
				mux CELL.HEX_S6[2] @[MAIN[15][0], MAIN[15][1]] {
					CELL.HEX_N5[2] = 0b01,
					CELL.LV[6] = 0b10,
					CELL.LV[18] = 0b11,
					FAR.HEX_S5[2] = 0b00,
				}
				mux CELL.HEX_S6[3] @[MAIN[7][0], MAIN[7][1]] {
					CELL.HEX_N5[3] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_S5[3] = 0b00,
				}
				mux CELL.HEX_S6[4] @[MAIN[19][0], MAIN[19][1]] {
					CELL.HEX_N5[4] = 0b01,
					CELL.LV[6] = 0b10,
					CELL.LV[18] = 0b11,
					FAR.HEX_S5[4] = 0b00,
				}
				mux CELL.HEX_S6[5] @[MAIN[12][0], MAIN[12][1]] {
					CELL.HEX_N5[5] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_S5[5] = 0b00,
				}
				mux CELL.HEX_S6[6] @[MAIN[4][0], MAIN[4][1]] {
					CELL.HEX_N5[6] = 0b01,
					CELL.LV[6] = 0b10,
					CELL.LV[18] = 0b11,
					FAR.HEX_S5[6] = 0b00,
				}
				mux CELL.HEX_S6[7] @[MAIN[16][0], MAIN[16][1]] {
					CELL.HEX_N5[7] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_S5[7] = 0b00,
				}
				mux CELL.HEX_S6[8] @[MAIN[11][0], MAIN[11][1]] {
					CELL.HEX_N5[8] = 0b01,
					CELL.LV[6] = 0b10,
					CELL.LV[18] = 0b11,
					FAR.HEX_S5[8] = 0b00,
				}
				mux CELL.HEX_S6[9] @[MAIN[3][0], MAIN[3][1]] {
					CELL.HEX_N5[9] = 0b01,
					CELL.LV[0] = 0b11,
					CELL.LV[12] = 0b10,
					FAR.HEX_S5[9] = 0b00,
				}
			}
		}
	}

	tile_slot IOB {
		bel_slot IOB[0]: IOB;
		bel_slot IOB[1]: IOB;
		bel_slot IOB[2]: IOB;
		bel_slot IOB[3]: IOB;
		bel_slot IOB[4]: IOB;
		bel_slot IOB[5]: IOB;
		bel_slot IOB[6]: IOB;
		bel_slot IOB[7]: IOB;
		bel_slot IBUF[0]: IBUF;
		bel_slot IBUF[1]: IBUF;
		bel_slot IBUF[2]: IBUF;
		bel_slot IBUF[3]: IBUF;
		bel_slot OBUF[0]: OBUF;
		bel_slot OBUF[1]: OBUF;
		bel_slot OBUF[2]: OBUF;
		bel_slot OBUF[3]: OBUF;

		tile_class IOB_V2_SW2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 22, rev 12);
			bitrect TERM[1]: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[1][4][7], TERM[1][4][8], TERM[1][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][7][7];
				attribute VR @TERM[1][6][7];
				attribute IBUF_MODE @[TERM[1][4][10], TERM[1][4][6], TERM[1][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][7][10], TERM[1][7][6]];
				attribute DISABLE_GTS @TERM[1][7][11];
				attribute DCI_MODE @[TERM[1][4][11], TERM[1][6][6], TERM[1][6][8], TERM[1][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][5][11], TERM[1][5][7], !TERM[1][5][10], !TERM[1][0][8], TERM[1][0][7]];
				attribute V2_NDRIVE @[TERM[1][5][9], TERM[1][5][6], !TERM[1][5][8], !TERM[1][0][6], TERM[1][0][9]];
				attribute V2_SLEW @[TERM[1][3][8], TERM[1][3][6], TERM[1][3][10], TERM[1][3][7]];
				attribute V2_OUTPUT_MISC @[TERM[1][0][10]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][10][6], TERM[1][10][9], TERM[1][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][12][8];
				attribute IBUF_MODE @[TERM[1][10][8], TERM[1][10][7], TERM[1][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][13][8], TERM[1][13][6]];
				attribute DISABLE_GTS @TERM[1][13][11];
				attribute DCI_MODE @[TERM[1][10][11], TERM[1][12][6], TERM[1][12][7], TERM[1][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][11][9], TERM[1][11][7], !TERM[1][11][8], !TERM[1][8][8], TERM[1][8][7]];
				attribute V2_NDRIVE @[TERM[1][11][11], TERM[1][11][10], !TERM[1][11][6], !TERM[1][8][6], TERM[1][8][11]];
				attribute V2_SLEW @[TERM[1][9][8], TERM[1][9][6], TERM[1][9][10], TERM[1][9][7]];
				attribute V2_OUTPUT_MISC @[TERM[1][8][10]];
				attribute V2_OUTPUT_DIFF @[TERM[1][3][9], TERM[1][12][9], TERM[1][6][9], TERM[1][12][11], TERM[1][6][11], TERM[1][9][11]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][18][8], TERM[1][18][9], TERM[1][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][6], TERM[1][18][7], TERM[1][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][21][8], TERM[1][21][7]];
				attribute DISABLE_GTS @TERM[1][21][10];
				attribute DCI_MODE @[TERM[1][18][11], TERM[1][20][7], TERM[1][20][10], TERM[1][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][19][9], TERM[1][19][7], !TERM[1][19][8], !TERM[1][16][6], TERM[1][16][8]];
				attribute V2_NDRIVE @[TERM[1][19][11], TERM[1][19][10], !TERM[1][19][6], !TERM[1][16][7], TERM[1][16][10]];
				attribute V2_SLEW @[TERM[1][17][9], TERM[1][17][10], TERM[1][17][7], TERM[1][17][6]];
				attribute V2_OUTPUT_MISC @[TERM[1][16][11]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][4][7], TERM[0][4][8], TERM[0][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][4][10], TERM[0][4][6], TERM[0][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][7][10], TERM[0][7][6]];
				attribute DISABLE_GTS @TERM[0][7][11];
				attribute DCI_MODE @[TERM[0][4][11], TERM[0][6][6], TERM[0][6][8], TERM[0][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][5][11], TERM[0][5][7], !TERM[0][5][10], !TERM[0][0][8], TERM[0][0][7]];
				attribute V2_NDRIVE @[TERM[0][5][9], TERM[0][5][6], !TERM[0][5][8], !TERM[0][0][6], TERM[0][0][9]];
				attribute V2_SLEW @[TERM[0][3][8], TERM[0][3][6], TERM[0][3][10], TERM[0][3][7]];
				attribute V2_OUTPUT_MISC @[TERM[0][0][10]];
				attribute V2_OUTPUT_DIFF @[TERM[1][17][8], TERM[1][21][11], TERM[0][6][9], TERM[1][20][6], TERM[0][6][11], TERM[0][3][9]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][10][6], TERM[0][10][9], TERM[0][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][10][8], TERM[0][10][7], TERM[0][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][8], TERM[0][13][6]];
				attribute DISABLE_GTS @TERM[0][13][11];
				attribute DCI_MODE @[TERM[0][10][11], TERM[0][12][6], TERM[0][12][7], TERM[0][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][11][9], TERM[0][11][7], !TERM[0][11][8], !TERM[0][8][8], TERM[0][8][7]];
				attribute V2_NDRIVE @[TERM[0][11][11], TERM[0][11][10], !TERM[0][11][6], !TERM[0][8][6], TERM[0][8][11]];
				attribute V2_SLEW @[TERM[0][9][8], TERM[0][9][6], TERM[0][9][10], TERM[0][9][7]];
				attribute V2_OUTPUT_MISC @[TERM[0][8][10]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[0][18][8], TERM[0][18][9], TERM[0][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][21][9];
				attribute IBUF_MODE @[TERM[0][18][6], TERM[0][18][7], TERM[0][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][21][8], TERM[0][21][7]];
				attribute DISABLE_GTS @TERM[0][21][10];
				attribute DCI_MODE @[TERM[0][18][11], TERM[0][20][7], TERM[0][20][10], TERM[0][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][19][9], TERM[0][19][7], !TERM[0][19][8], !TERM[0][16][6], TERM[0][16][8]];
				attribute V2_NDRIVE @[TERM[0][19][11], TERM[0][19][10], !TERM[0][19][6], !TERM[0][16][7], TERM[0][16][10]];
				attribute V2_SLEW @[TERM[0][17][9], TERM[0][17][10], TERM[0][17][7], TERM[0][17][6]];
				attribute V2_OUTPUT_MISC @[TERM[0][16][11]];
				attribute V2_OUTPUT_DIFF @[TERM[0][9][11], TERM[0][21][11], TERM[0][12][9], TERM[0][20][6], TERM[0][12][11], TERM[0][17][8]];
			}
		}

		tile_class IOB_V2_SE2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 22, rev 12);
			bitrect TERM[1]: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[1][4][7], TERM[1][4][8], TERM[1][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][7][7];
				attribute IBUF_MODE @[TERM[1][4][10], TERM[1][4][6], TERM[1][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][7][10], TERM[1][7][6]];
				attribute DISABLE_GTS @TERM[1][7][11];
				attribute DCI_MODE @[TERM[1][4][11], TERM[1][6][6], TERM[1][6][8], TERM[1][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][5][11], TERM[1][5][7], !TERM[1][5][10], !TERM[1][0][8], TERM[1][0][7]];
				attribute V2_NDRIVE @[TERM[1][5][9], TERM[1][5][6], !TERM[1][5][8], !TERM[1][0][6], TERM[1][0][9]];
				attribute V2_SLEW @[TERM[1][3][8], TERM[1][3][6], TERM[1][3][10], TERM[1][3][7]];
				attribute V2_OUTPUT_MISC @[TERM[1][0][10]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][10][6], TERM[1][10][9], TERM[1][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][10][8], TERM[1][10][7], TERM[1][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][13][8], TERM[1][13][6]];
				attribute DISABLE_GTS @TERM[1][13][11];
				attribute DCI_MODE @[TERM[1][10][11], TERM[1][12][6], TERM[1][12][7], TERM[1][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][11][9], TERM[1][11][7], !TERM[1][11][8], !TERM[1][8][8], TERM[1][8][7]];
				attribute V2_NDRIVE @[TERM[1][11][11], TERM[1][11][10], !TERM[1][11][6], !TERM[1][8][6], TERM[1][8][11]];
				attribute V2_SLEW @[TERM[1][9][8], TERM[1][9][6], TERM[1][9][10], TERM[1][9][7]];
				attribute V2_OUTPUT_MISC @[TERM[1][8][10]];
				attribute V2_OUTPUT_DIFF @[TERM[1][3][9], TERM[1][12][9], TERM[1][6][9], TERM[1][12][11], TERM[1][6][11], TERM[1][9][11]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][18][8], TERM[1][18][9], TERM[1][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][6], TERM[1][18][7], TERM[1][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][21][8], TERM[1][21][7]];
				attribute DISABLE_GTS @TERM[1][21][10];
				attribute DCI_MODE @[TERM[1][18][11], TERM[1][20][7], TERM[1][20][10], TERM[1][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][19][9], TERM[1][19][7], !TERM[1][19][8], !TERM[1][16][6], TERM[1][16][8]];
				attribute V2_NDRIVE @[TERM[1][19][11], TERM[1][19][10], !TERM[1][19][6], !TERM[1][16][7], TERM[1][16][10]];
				attribute V2_SLEW @[TERM[1][17][9], TERM[1][17][10], TERM[1][17][7], TERM[1][17][6]];
				attribute V2_OUTPUT_MISC @[TERM[1][16][11]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][4][7], TERM[0][4][8], TERM[0][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][4][10], TERM[0][4][6], TERM[0][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][7][10], TERM[0][7][6]];
				attribute DISABLE_GTS @TERM[0][7][11];
				attribute DCI_MODE @[TERM[0][4][11], TERM[0][6][6], TERM[0][6][8], TERM[0][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][5][11], TERM[0][5][7], !TERM[0][5][10], !TERM[0][0][8], TERM[0][0][7]];
				attribute V2_NDRIVE @[TERM[0][5][9], TERM[0][5][6], !TERM[0][5][8], !TERM[0][0][6], TERM[0][0][9]];
				attribute V2_SLEW @[TERM[0][3][8], TERM[0][3][6], TERM[0][3][10], TERM[0][3][7]];
				attribute V2_OUTPUT_MISC @[TERM[0][0][10]];
				attribute V2_OUTPUT_DIFF @[TERM[1][17][8], TERM[1][21][11], TERM[0][6][9], TERM[1][20][6], TERM[0][6][11], TERM[0][3][9]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][10][6], TERM[0][10][9], TERM[0][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][12][8];
				attribute IBUF_MODE @[TERM[0][10][8], TERM[0][10][7], TERM[0][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][8], TERM[0][13][6]];
				attribute DISABLE_GTS @TERM[0][13][11];
				attribute DCI_MODE @[TERM[0][10][11], TERM[0][12][6], TERM[0][12][7], TERM[0][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][11][9], TERM[0][11][7], !TERM[0][11][8], !TERM[0][8][8], TERM[0][8][7]];
				attribute V2_NDRIVE @[TERM[0][11][11], TERM[0][11][10], !TERM[0][11][6], !TERM[0][8][6], TERM[0][8][11]];
				attribute V2_SLEW @[TERM[0][9][8], TERM[0][9][6], TERM[0][9][10], TERM[0][9][7]];
				attribute V2_OUTPUT_MISC @[TERM[0][8][10]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[0][18][8], TERM[0][18][9], TERM[0][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][21][9];
				attribute VR @TERM[0][20][8];
				attribute IBUF_MODE @[TERM[0][18][6], TERM[0][18][7], TERM[0][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][21][8], TERM[0][21][7]];
				attribute DISABLE_GTS @TERM[0][21][10];
				attribute DCI_MODE @[TERM[0][18][11], TERM[0][20][7], TERM[0][20][10], TERM[0][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][19][9], TERM[0][19][7], !TERM[0][19][8], !TERM[0][16][6], TERM[0][16][8]];
				attribute V2_NDRIVE @[TERM[0][19][11], TERM[0][19][10], !TERM[0][19][6], !TERM[0][16][7], TERM[0][16][10]];
				attribute V2_SLEW @[TERM[0][17][9], TERM[0][17][10], TERM[0][17][7], TERM[0][17][6]];
				attribute V2_OUTPUT_MISC @[TERM[0][16][11]];
				attribute V2_OUTPUT_DIFF @[TERM[0][9][11], TERM[0][21][11], TERM[0][12][9], TERM[0][20][6], TERM[0][12][11], TERM[0][17][8]];
			}
		}

		tile_class IOB_V2_NW2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 22, rev 12);
			bitrect TERM[1]: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[0][18][8], TERM[0][18][9], TERM[0][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][21][9];
				attribute IBUF_MODE @[TERM[0][18][6], TERM[0][18][7], TERM[0][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][21][8], TERM[0][21][7]];
				attribute DISABLE_GTS @TERM[0][21][10];
				attribute DCI_MODE @[TERM[0][18][11], TERM[0][20][7], TERM[0][20][10], TERM[0][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][19][9], TERM[0][19][7], !TERM[0][19][8], !TERM[0][16][6], TERM[0][16][8]];
				attribute V2_NDRIVE @[TERM[0][19][11], TERM[0][19][10], !TERM[0][19][6], !TERM[0][16][7], TERM[0][16][10]];
				attribute V2_SLEW @[TERM[0][17][9], TERM[0][17][10], TERM[0][17][7], TERM[0][17][6]];
				attribute V2_OUTPUT_MISC @[TERM[0][16][11]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][10][6], TERM[0][10][9], TERM[0][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][10][8], TERM[0][10][7], TERM[0][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][8], TERM[0][13][6]];
				attribute DISABLE_GTS @TERM[0][13][11];
				attribute DCI_MODE @[TERM[0][10][11], TERM[0][12][6], TERM[0][12][7], TERM[0][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][11][9], TERM[0][11][7], !TERM[0][11][8], !TERM[0][8][8], TERM[0][8][7]];
				attribute V2_NDRIVE @[TERM[0][11][11], TERM[0][11][10], !TERM[0][11][6], !TERM[0][8][6], TERM[0][8][11]];
				attribute V2_SLEW @[TERM[0][9][8], TERM[0][9][6], TERM[0][9][10], TERM[0][9][7]];
				attribute V2_OUTPUT_MISC @[TERM[0][8][10]];
				attribute V2_OUTPUT_DIFF @[TERM[0][17][8], TERM[0][21][11], TERM[0][12][9], TERM[0][20][6], TERM[0][12][11], TERM[0][9][11]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][4][7], TERM[0][4][8], TERM[0][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][4][10], TERM[0][4][6], TERM[0][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][7][10], TERM[0][7][6]];
				attribute DISABLE_GTS @TERM[0][7][11];
				attribute DCI_MODE @[TERM[0][4][11], TERM[0][6][6], TERM[0][6][8], TERM[0][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][5][11], TERM[0][5][7], !TERM[0][5][10], !TERM[0][0][8], TERM[0][0][7]];
				attribute V2_NDRIVE @[TERM[0][5][9], TERM[0][5][6], !TERM[0][5][8], !TERM[0][0][6], TERM[0][0][9]];
				attribute V2_SLEW @[TERM[0][3][8], TERM[0][3][6], TERM[0][3][10], TERM[0][3][7]];
				attribute V2_OUTPUT_MISC @[TERM[0][0][10]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][18][8], TERM[1][18][9], TERM[1][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][6], TERM[1][18][7], TERM[1][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][21][8], TERM[1][21][7]];
				attribute DISABLE_GTS @TERM[1][21][10];
				attribute DCI_MODE @[TERM[1][18][11], TERM[1][20][7], TERM[1][20][10], TERM[1][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][19][9], TERM[1][19][7], !TERM[1][19][8], !TERM[1][16][6], TERM[1][16][8]];
				attribute V2_NDRIVE @[TERM[1][19][11], TERM[1][19][10], !TERM[1][19][6], !TERM[1][16][7], TERM[1][16][10]];
				attribute V2_SLEW @[TERM[1][17][9], TERM[1][17][10], TERM[1][17][7], TERM[1][17][6]];
				attribute V2_OUTPUT_MISC @[TERM[1][16][11]];
				attribute V2_OUTPUT_DIFF @[TERM[0][3][9], TERM[1][21][11], TERM[0][6][9], TERM[1][20][6], TERM[0][6][11], TERM[1][17][8]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][10][6], TERM[1][10][9], TERM[1][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][12][8];
				attribute IBUF_MODE @[TERM[1][10][8], TERM[1][10][7], TERM[1][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][13][8], TERM[1][13][6]];
				attribute DISABLE_GTS @TERM[1][13][11];
				attribute DCI_MODE @[TERM[1][10][11], TERM[1][12][6], TERM[1][12][7], TERM[1][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][11][9], TERM[1][11][7], !TERM[1][11][8], !TERM[1][8][8], TERM[1][8][7]];
				attribute V2_NDRIVE @[TERM[1][11][11], TERM[1][11][10], !TERM[1][11][6], !TERM[1][8][6], TERM[1][8][11]];
				attribute V2_SLEW @[TERM[1][9][8], TERM[1][9][6], TERM[1][9][10], TERM[1][9][7]];
				attribute V2_OUTPUT_MISC @[TERM[1][8][10]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[1][4][7], TERM[1][4][8], TERM[1][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][7][7];
				attribute VR @TERM[1][6][7];
				attribute IBUF_MODE @[TERM[1][4][10], TERM[1][4][6], TERM[1][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][7][10], TERM[1][7][6]];
				attribute DISABLE_GTS @TERM[1][7][11];
				attribute DCI_MODE @[TERM[1][4][11], TERM[1][6][6], TERM[1][6][8], TERM[1][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][5][11], TERM[1][5][7], !TERM[1][5][10], !TERM[1][0][8], TERM[1][0][7]];
				attribute V2_NDRIVE @[TERM[1][5][9], TERM[1][5][6], !TERM[1][5][8], !TERM[1][0][6], TERM[1][0][9]];
				attribute V2_SLEW @[TERM[1][3][8], TERM[1][3][6], TERM[1][3][10], TERM[1][3][7]];
				attribute V2_OUTPUT_MISC @[TERM[1][0][10]];
				attribute V2_OUTPUT_DIFF @[TERM[1][9][11], TERM[1][12][9], TERM[1][6][9], TERM[1][12][11], TERM[1][6][11], TERM[1][3][9]];
			}
		}

		tile_class IOB_V2_NE2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 22, rev 12);
			bitrect TERM[1]: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[0][18][8], TERM[0][18][9], TERM[0][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][21][9];
				attribute VR @TERM[0][20][8];
				attribute IBUF_MODE @[TERM[0][18][6], TERM[0][18][7], TERM[0][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][21][8], TERM[0][21][7]];
				attribute DISABLE_GTS @TERM[0][21][10];
				attribute DCI_MODE @[TERM[0][18][11], TERM[0][20][7], TERM[0][20][10], TERM[0][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][19][9], TERM[0][19][7], !TERM[0][19][8], !TERM[0][16][6], TERM[0][16][8]];
				attribute V2_NDRIVE @[TERM[0][19][11], TERM[0][19][10], !TERM[0][19][6], !TERM[0][16][7], TERM[0][16][10]];
				attribute V2_SLEW @[TERM[0][17][9], TERM[0][17][10], TERM[0][17][7], TERM[0][17][6]];
				attribute V2_OUTPUT_MISC @[TERM[0][16][11]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][10][6], TERM[0][10][9], TERM[0][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][12][8];
				attribute IBUF_MODE @[TERM[0][10][8], TERM[0][10][7], TERM[0][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][8], TERM[0][13][6]];
				attribute DISABLE_GTS @TERM[0][13][11];
				attribute DCI_MODE @[TERM[0][10][11], TERM[0][12][6], TERM[0][12][7], TERM[0][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][11][9], TERM[0][11][7], !TERM[0][11][8], !TERM[0][8][8], TERM[0][8][7]];
				attribute V2_NDRIVE @[TERM[0][11][11], TERM[0][11][10], !TERM[0][11][6], !TERM[0][8][6], TERM[0][8][11]];
				attribute V2_SLEW @[TERM[0][9][8], TERM[0][9][6], TERM[0][9][10], TERM[0][9][7]];
				attribute V2_OUTPUT_MISC @[TERM[0][8][10]];
				attribute V2_OUTPUT_DIFF @[TERM[0][17][8], TERM[0][21][11], TERM[0][12][9], TERM[0][20][6], TERM[0][12][11], TERM[0][9][11]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][4][7], TERM[0][4][8], TERM[0][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][4][10], TERM[0][4][6], TERM[0][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][7][10], TERM[0][7][6]];
				attribute DISABLE_GTS @TERM[0][7][11];
				attribute DCI_MODE @[TERM[0][4][11], TERM[0][6][6], TERM[0][6][8], TERM[0][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][5][11], TERM[0][5][7], !TERM[0][5][10], !TERM[0][0][8], TERM[0][0][7]];
				attribute V2_NDRIVE @[TERM[0][5][9], TERM[0][5][6], !TERM[0][5][8], !TERM[0][0][6], TERM[0][0][9]];
				attribute V2_SLEW @[TERM[0][3][8], TERM[0][3][6], TERM[0][3][10], TERM[0][3][7]];
				attribute V2_OUTPUT_MISC @[TERM[0][0][10]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][18][8], TERM[1][18][9], TERM[1][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][6], TERM[1][18][7], TERM[1][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][21][8], TERM[1][21][7]];
				attribute DISABLE_GTS @TERM[1][21][10];
				attribute DCI_MODE @[TERM[1][18][11], TERM[1][20][7], TERM[1][20][10], TERM[1][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][19][9], TERM[1][19][7], !TERM[1][19][8], !TERM[1][16][6], TERM[1][16][8]];
				attribute V2_NDRIVE @[TERM[1][19][11], TERM[1][19][10], !TERM[1][19][6], !TERM[1][16][7], TERM[1][16][10]];
				attribute V2_SLEW @[TERM[1][17][9], TERM[1][17][10], TERM[1][17][7], TERM[1][17][6]];
				attribute V2_OUTPUT_MISC @[TERM[1][16][11]];
				attribute V2_OUTPUT_DIFF @[TERM[0][3][9], TERM[1][21][11], TERM[0][6][9], TERM[1][20][6], TERM[0][6][11], TERM[1][17][8]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][10][6], TERM[1][10][9], TERM[1][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][10][8], TERM[1][10][7], TERM[1][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][13][8], TERM[1][13][6]];
				attribute DISABLE_GTS @TERM[1][13][11];
				attribute DCI_MODE @[TERM[1][10][11], TERM[1][12][6], TERM[1][12][7], TERM[1][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][11][9], TERM[1][11][7], !TERM[1][11][8], !TERM[1][8][8], TERM[1][8][7]];
				attribute V2_NDRIVE @[TERM[1][11][11], TERM[1][11][10], !TERM[1][11][6], !TERM[1][8][6], TERM[1][8][11]];
				attribute V2_SLEW @[TERM[1][9][8], TERM[1][9][6], TERM[1][9][10], TERM[1][9][7]];
				attribute V2_OUTPUT_MISC @[TERM[1][8][10]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[1][4][7], TERM[1][4][8], TERM[1][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][7][7];
				attribute IBUF_MODE @[TERM[1][4][10], TERM[1][4][6], TERM[1][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][7][10], TERM[1][7][6]];
				attribute DISABLE_GTS @TERM[1][7][11];
				attribute DCI_MODE @[TERM[1][4][11], TERM[1][6][6], TERM[1][6][8], TERM[1][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][5][11], TERM[1][5][7], !TERM[1][5][10], !TERM[1][0][8], TERM[1][0][7]];
				attribute V2_NDRIVE @[TERM[1][5][9], TERM[1][5][6], !TERM[1][5][8], !TERM[1][0][6], TERM[1][0][9]];
				attribute V2_SLEW @[TERM[1][3][8], TERM[1][3][6], TERM[1][3][10], TERM[1][3][7]];
				attribute V2_OUTPUT_MISC @[TERM[1][0][10]];
				attribute V2_OUTPUT_DIFF @[TERM[1][9][11], TERM[1][12][9], TERM[1][6][9], TERM[1][12][11], TERM[1][6][11], TERM[1][3][9]];
			}
		}

		tile_class IOB_V2_WS2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 4, rev 80);
			bitrect TERM[1]: Vertical (rev 4, rev 80);

			bel IOB[0] {
				attribute PULL @[TERM[0][3][14], TERM[0][2][14], TERM[0][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][15], TERM[0][2][15], TERM[0][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][16], TERM[0][2][17]];
				attribute DISABLE_GTS @TERM[0][2][18];
				attribute DCI_MODE @[TERM[0][2][13], TERM[0][2][21], TERM[0][3][20], TERM[0][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][12], TERM[0][3][11], !TERM[0][3][10], !TERM[0][3][9], TERM[0][3][8]];
				attribute V2_NDRIVE @[TERM[0][2][12], TERM[0][2][11], !TERM[0][2][10], !TERM[0][2][9], TERM[0][2][8]];
				attribute V2_SLEW @[TERM[0][3][4], TERM[0][2][4], TERM[0][3][5], TERM[0][2][5]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][7]];
				attribute V2_OUTPUT_DIFF @[TERM[0][2][33], TERM[0][2][46], TERM[0][2][19], TERM[0][3][46], TERM[0][3][19], TERM[0][2][6]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][3][41], TERM[0][2][41], TERM[0][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][42], TERM[0][2][42], TERM[0][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][43], TERM[0][2][44]];
				attribute DISABLE_GTS @TERM[0][2][45];
				attribute DCI_MODE @[TERM[0][2][40], TERM[0][2][48], TERM[0][3][47], TERM[0][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][39], TERM[0][3][38], !TERM[0][3][37], !TERM[0][3][36], TERM[0][3][35]];
				attribute V2_NDRIVE @[TERM[0][2][39], TERM[0][2][38], !TERM[0][2][37], !TERM[0][2][36], TERM[0][2][35]];
				attribute V2_SLEW @[TERM[0][3][31], TERM[0][2][31], TERM[0][3][32], TERM[0][2][32]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][34]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][3][68], TERM[0][2][68], TERM[0][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][3][75];
				attribute IBUF_MODE @[TERM[0][3][69], TERM[0][2][69], TERM[0][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][70], TERM[0][2][71]];
				attribute DISABLE_GTS @TERM[0][2][72];
				attribute DCI_MODE @[TERM[0][2][67], TERM[0][2][75], TERM[0][3][74], TERM[0][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][66], TERM[0][3][65], !TERM[0][3][64], !TERM[0][3][63], TERM[0][3][62]];
				attribute V2_NDRIVE @[TERM[0][2][66], TERM[0][2][65], !TERM[0][2][64], !TERM[0][2][63], TERM[0][2][62]];
				attribute V2_SLEW @[TERM[0][3][58], TERM[0][2][58], TERM[0][3][59], TERM[0][2][59]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][61]];
				attribute V2_OUTPUT_DIFF @[TERM[1][2][6], TERM[1][2][19], TERM[0][2][73], TERM[1][3][19], TERM[0][3][73], TERM[0][2][60]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][3][14], TERM[1][2][14], TERM[1][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][3][21];
				attribute IBUF_MODE @[TERM[1][3][15], TERM[1][2][15], TERM[1][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][16], TERM[1][2][17]];
				attribute DISABLE_GTS @TERM[1][2][18];
				attribute DCI_MODE @[TERM[1][2][13], TERM[1][2][21], TERM[1][3][20], TERM[1][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][12], TERM[1][3][11], !TERM[1][3][10], !TERM[1][3][9], TERM[1][3][8]];
				attribute V2_NDRIVE @[TERM[1][2][12], TERM[1][2][11], !TERM[1][2][10], !TERM[1][2][9], TERM[1][2][8]];
				attribute V2_SLEW @[TERM[1][3][4], TERM[1][2][4], TERM[1][3][5], TERM[1][2][5]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][7]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][3][41], TERM[1][2][41], TERM[1][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][42], TERM[1][2][42], TERM[1][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][43], TERM[1][2][44]];
				attribute DISABLE_GTS @TERM[1][2][45];
				attribute DCI_MODE @[TERM[1][2][40], TERM[1][2][48], TERM[1][3][47], TERM[1][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][39], TERM[1][3][38], !TERM[1][3][37], !TERM[1][3][36], TERM[1][3][35]];
				attribute V2_NDRIVE @[TERM[1][2][39], TERM[1][2][38], !TERM[1][2][37], !TERM[1][2][36], TERM[1][2][35]];
				attribute V2_SLEW @[TERM[1][3][31], TERM[1][2][31], TERM[1][3][32], TERM[1][2][32]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][34]];
				attribute V2_OUTPUT_DIFF @[TERM[1][2][60], TERM[1][2][73], TERM[1][2][46], TERM[1][3][73], TERM[1][3][46], TERM[1][2][33]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[1][3][68], TERM[1][2][68], TERM[1][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][3][71];
				attribute IBUF_MODE @[TERM[1][3][69], TERM[1][2][69], TERM[1][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][70], TERM[1][2][71]];
				attribute DISABLE_GTS @TERM[1][2][72];
				attribute DCI_MODE @[TERM[1][2][67], TERM[1][2][75], TERM[1][3][74], TERM[1][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][66], TERM[1][3][65], !TERM[1][3][64], !TERM[1][3][63], TERM[1][3][62]];
				attribute V2_NDRIVE @[TERM[1][2][66], TERM[1][2][65], !TERM[1][2][64], !TERM[1][2][63], TERM[1][2][62]];
				attribute V2_SLEW @[TERM[1][3][58], TERM[1][2][58], TERM[1][3][59], TERM[1][2][59]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][61]];
			}
		}

		tile_class IOB_V2_WN2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 4, rev 80);
			bitrect TERM[1]: Vertical (rev 4, rev 80);

			bel IOB[0] {
				attribute PULL @[TERM[0][3][14], TERM[0][2][14], TERM[0][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][3][17];
				attribute IBUF_MODE @[TERM[0][3][15], TERM[0][2][15], TERM[0][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][16], TERM[0][2][17]];
				attribute DISABLE_GTS @TERM[0][2][18];
				attribute DCI_MODE @[TERM[0][2][13], TERM[0][2][21], TERM[0][3][20], TERM[0][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][12], TERM[0][3][11], !TERM[0][3][10], !TERM[0][3][9], TERM[0][3][8]];
				attribute V2_NDRIVE @[TERM[0][2][12], TERM[0][2][11], !TERM[0][2][10], !TERM[0][2][9], TERM[0][2][8]];
				attribute V2_SLEW @[TERM[0][3][4], TERM[0][2][4], TERM[0][3][5], TERM[0][2][5]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][7]];
				attribute V2_OUTPUT_DIFF @[TERM[0][2][33], TERM[0][2][46], TERM[0][2][19], TERM[0][3][46], TERM[0][3][19], TERM[0][2][6]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][3][41], TERM[0][2][41], TERM[0][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][42], TERM[0][2][42], TERM[0][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][43], TERM[0][2][44]];
				attribute DISABLE_GTS @TERM[0][2][45];
				attribute DCI_MODE @[TERM[0][2][40], TERM[0][2][48], TERM[0][3][47], TERM[0][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][39], TERM[0][3][38], !TERM[0][3][37], !TERM[0][3][36], TERM[0][3][35]];
				attribute V2_NDRIVE @[TERM[0][2][39], TERM[0][2][38], !TERM[0][2][37], !TERM[0][2][36], TERM[0][2][35]];
				attribute V2_SLEW @[TERM[0][3][31], TERM[0][2][31], TERM[0][3][32], TERM[0][2][32]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][34]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][3][68], TERM[0][2][68], TERM[0][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][3][75];
				attribute IBUF_MODE @[TERM[0][3][69], TERM[0][2][69], TERM[0][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][70], TERM[0][2][71]];
				attribute DISABLE_GTS @TERM[0][2][72];
				attribute DCI_MODE @[TERM[0][2][67], TERM[0][2][75], TERM[0][3][74], TERM[0][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][66], TERM[0][3][65], !TERM[0][3][64], !TERM[0][3][63], TERM[0][3][62]];
				attribute V2_NDRIVE @[TERM[0][2][66], TERM[0][2][65], !TERM[0][2][64], !TERM[0][2][63], TERM[0][2][62]];
				attribute V2_SLEW @[TERM[0][3][58], TERM[0][2][58], TERM[0][3][59], TERM[0][2][59]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][61]];
				attribute V2_OUTPUT_DIFF @[TERM[1][2][6], TERM[1][2][19], TERM[0][2][73], TERM[1][3][19], TERM[0][3][73], TERM[0][2][60]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][3][14], TERM[1][2][14], TERM[1][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][3][21];
				attribute IBUF_MODE @[TERM[1][3][15], TERM[1][2][15], TERM[1][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][16], TERM[1][2][17]];
				attribute DISABLE_GTS @TERM[1][2][18];
				attribute DCI_MODE @[TERM[1][2][13], TERM[1][2][21], TERM[1][3][20], TERM[1][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][12], TERM[1][3][11], !TERM[1][3][10], !TERM[1][3][9], TERM[1][3][8]];
				attribute V2_NDRIVE @[TERM[1][2][12], TERM[1][2][11], !TERM[1][2][10], !TERM[1][2][9], TERM[1][2][8]];
				attribute V2_SLEW @[TERM[1][3][4], TERM[1][2][4], TERM[1][3][5], TERM[1][2][5]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][7]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][3][41], TERM[1][2][41], TERM[1][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][42], TERM[1][2][42], TERM[1][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][43], TERM[1][2][44]];
				attribute DISABLE_GTS @TERM[1][2][45];
				attribute DCI_MODE @[TERM[1][2][40], TERM[1][2][48], TERM[1][3][47], TERM[1][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][39], TERM[1][3][38], !TERM[1][3][37], !TERM[1][3][36], TERM[1][3][35]];
				attribute V2_NDRIVE @[TERM[1][2][39], TERM[1][2][38], !TERM[1][2][37], !TERM[1][2][36], TERM[1][2][35]];
				attribute V2_SLEW @[TERM[1][3][31], TERM[1][2][31], TERM[1][3][32], TERM[1][2][32]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][34]];
				attribute V2_OUTPUT_DIFF @[TERM[1][2][60], TERM[1][2][73], TERM[1][2][46], TERM[1][3][73], TERM[1][3][46], TERM[1][2][33]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[1][3][68], TERM[1][2][68], TERM[1][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][69], TERM[1][2][69], TERM[1][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][70], TERM[1][2][71]];
				attribute DISABLE_GTS @TERM[1][2][72];
				attribute DCI_MODE @[TERM[1][2][67], TERM[1][2][75], TERM[1][3][74], TERM[1][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][66], TERM[1][3][65], !TERM[1][3][64], !TERM[1][3][63], TERM[1][3][62]];
				attribute V2_NDRIVE @[TERM[1][2][66], TERM[1][2][65], !TERM[1][2][64], !TERM[1][2][63], TERM[1][2][62]];
				attribute V2_SLEW @[TERM[1][3][58], TERM[1][2][58], TERM[1][3][59], TERM[1][2][59]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][61]];
			}
		}

		tile_class IOB_V2_ES2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 4, rev 80);
			bitrect TERM[1]: Vertical (rev 4, rev 80);

			bel IOB[0] {
				attribute PULL @[TERM[1][3][68], TERM[1][2][68], TERM[1][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][3][71];
				attribute IBUF_MODE @[TERM[1][3][69], TERM[1][2][69], TERM[1][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][70], TERM[1][2][71]];
				attribute DISABLE_GTS @TERM[1][2][72];
				attribute DCI_MODE @[TERM[1][2][67], TERM[1][2][75], TERM[1][3][74], TERM[1][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][66], TERM[1][3][65], !TERM[1][3][64], !TERM[1][3][63], TERM[1][3][62]];
				attribute V2_NDRIVE @[TERM[1][2][66], TERM[1][2][65], !TERM[1][2][64], !TERM[1][2][63], TERM[1][2][62]];
				attribute V2_SLEW @[TERM[1][3][58], TERM[1][2][58], TERM[1][3][59], TERM[1][2][59]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][61]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][3][41], TERM[1][2][41], TERM[1][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][42], TERM[1][2][42], TERM[1][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][43], TERM[1][2][44]];
				attribute DISABLE_GTS @TERM[1][2][45];
				attribute DCI_MODE @[TERM[1][2][40], TERM[1][2][48], TERM[1][3][47], TERM[1][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][39], TERM[1][3][38], !TERM[1][3][37], !TERM[1][3][36], TERM[1][3][35]];
				attribute V2_NDRIVE @[TERM[1][2][39], TERM[1][2][38], !TERM[1][2][37], !TERM[1][2][36], TERM[1][2][35]];
				attribute V2_SLEW @[TERM[1][3][31], TERM[1][2][31], TERM[1][3][32], TERM[1][2][32]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][34]];
				attribute V2_OUTPUT_DIFF @[TERM[1][2][60], TERM[1][2][73], TERM[1][2][46], TERM[1][3][73], TERM[1][3][46], TERM[1][2][33]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][3][14], TERM[1][2][14], TERM[1][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][3][21];
				attribute IBUF_MODE @[TERM[1][3][15], TERM[1][2][15], TERM[1][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][16], TERM[1][2][17]];
				attribute DISABLE_GTS @TERM[1][2][18];
				attribute DCI_MODE @[TERM[1][2][13], TERM[1][2][21], TERM[1][3][20], TERM[1][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][12], TERM[1][3][11], !TERM[1][3][10], !TERM[1][3][9], TERM[1][3][8]];
				attribute V2_NDRIVE @[TERM[1][2][12], TERM[1][2][11], !TERM[1][2][10], !TERM[1][2][9], TERM[1][2][8]];
				attribute V2_SLEW @[TERM[1][3][4], TERM[1][2][4], TERM[1][3][5], TERM[1][2][5]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][7]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][3][68], TERM[0][2][68], TERM[0][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][3][75];
				attribute IBUF_MODE @[TERM[0][3][69], TERM[0][2][69], TERM[0][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][70], TERM[0][2][71]];
				attribute DISABLE_GTS @TERM[0][2][72];
				attribute DCI_MODE @[TERM[0][2][67], TERM[0][2][75], TERM[0][3][74], TERM[0][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][66], TERM[0][3][65], !TERM[0][3][64], !TERM[0][3][63], TERM[0][3][62]];
				attribute V2_NDRIVE @[TERM[0][2][66], TERM[0][2][65], !TERM[0][2][64], !TERM[0][2][63], TERM[0][2][62]];
				attribute V2_SLEW @[TERM[0][3][58], TERM[0][2][58], TERM[0][3][59], TERM[0][2][59]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][61]];
				attribute V2_OUTPUT_DIFF @[TERM[1][2][6], TERM[1][2][19], TERM[0][2][73], TERM[1][3][19], TERM[0][3][73], TERM[0][2][60]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][3][41], TERM[0][2][41], TERM[0][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][42], TERM[0][2][42], TERM[0][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][43], TERM[0][2][44]];
				attribute DISABLE_GTS @TERM[0][2][45];
				attribute DCI_MODE @[TERM[0][2][40], TERM[0][2][48], TERM[0][3][47], TERM[0][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][39], TERM[0][3][38], !TERM[0][3][37], !TERM[0][3][36], TERM[0][3][35]];
				attribute V2_NDRIVE @[TERM[0][2][39], TERM[0][2][38], !TERM[0][2][37], !TERM[0][2][36], TERM[0][2][35]];
				attribute V2_SLEW @[TERM[0][3][31], TERM[0][2][31], TERM[0][3][32], TERM[0][2][32]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][34]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[0][3][14], TERM[0][2][14], TERM[0][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][15], TERM[0][2][15], TERM[0][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][16], TERM[0][2][17]];
				attribute DISABLE_GTS @TERM[0][2][18];
				attribute DCI_MODE @[TERM[0][2][13], TERM[0][2][21], TERM[0][3][20], TERM[0][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][12], TERM[0][3][11], !TERM[0][3][10], !TERM[0][3][9], TERM[0][3][8]];
				attribute V2_NDRIVE @[TERM[0][2][12], TERM[0][2][11], !TERM[0][2][10], !TERM[0][2][9], TERM[0][2][8]];
				attribute V2_SLEW @[TERM[0][3][4], TERM[0][2][4], TERM[0][3][5], TERM[0][2][5]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][7]];
				attribute V2_OUTPUT_DIFF @[TERM[0][2][33], TERM[0][2][46], TERM[0][2][19], TERM[0][3][46], TERM[0][3][19], TERM[0][2][6]];
			}
		}

		tile_class IOB_V2_EN2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 4, rev 80);
			bitrect TERM[1]: Vertical (rev 4, rev 80);

			bel IOB[0] {
				attribute PULL @[TERM[1][3][68], TERM[1][2][68], TERM[1][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][69], TERM[1][2][69], TERM[1][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][70], TERM[1][2][71]];
				attribute DISABLE_GTS @TERM[1][2][72];
				attribute DCI_MODE @[TERM[1][2][67], TERM[1][2][75], TERM[1][3][74], TERM[1][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][66], TERM[1][3][65], !TERM[1][3][64], !TERM[1][3][63], TERM[1][3][62]];
				attribute V2_NDRIVE @[TERM[1][2][66], TERM[1][2][65], !TERM[1][2][64], !TERM[1][2][63], TERM[1][2][62]];
				attribute V2_SLEW @[TERM[1][3][58], TERM[1][2][58], TERM[1][3][59], TERM[1][2][59]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][61]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][3][41], TERM[1][2][41], TERM[1][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][42], TERM[1][2][42], TERM[1][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][43], TERM[1][2][44]];
				attribute DISABLE_GTS @TERM[1][2][45];
				attribute DCI_MODE @[TERM[1][2][40], TERM[1][2][48], TERM[1][3][47], TERM[1][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][39], TERM[1][3][38], !TERM[1][3][37], !TERM[1][3][36], TERM[1][3][35]];
				attribute V2_NDRIVE @[TERM[1][2][39], TERM[1][2][38], !TERM[1][2][37], !TERM[1][2][36], TERM[1][2][35]];
				attribute V2_SLEW @[TERM[1][3][31], TERM[1][2][31], TERM[1][3][32], TERM[1][2][32]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][34]];
				attribute V2_OUTPUT_DIFF @[TERM[1][2][60], TERM[1][2][73], TERM[1][2][46], TERM[1][3][73], TERM[1][3][46], TERM[1][2][33]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][3][14], TERM[1][2][14], TERM[1][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][3][21];
				attribute IBUF_MODE @[TERM[1][3][15], TERM[1][2][15], TERM[1][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][16], TERM[1][2][17]];
				attribute DISABLE_GTS @TERM[1][2][18];
				attribute DCI_MODE @[TERM[1][2][13], TERM[1][2][21], TERM[1][3][20], TERM[1][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[1][3][12], TERM[1][3][11], !TERM[1][3][10], !TERM[1][3][9], TERM[1][3][8]];
				attribute V2_NDRIVE @[TERM[1][2][12], TERM[1][2][11], !TERM[1][2][10], !TERM[1][2][9], TERM[1][2][8]];
				attribute V2_SLEW @[TERM[1][3][4], TERM[1][2][4], TERM[1][3][5], TERM[1][2][5]];
				attribute V2_OUTPUT_MISC @[TERM[1][3][7]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][3][68], TERM[0][2][68], TERM[0][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][3][75];
				attribute IBUF_MODE @[TERM[0][3][69], TERM[0][2][69], TERM[0][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][70], TERM[0][2][71]];
				attribute DISABLE_GTS @TERM[0][2][72];
				attribute DCI_MODE @[TERM[0][2][67], TERM[0][2][75], TERM[0][3][74], TERM[0][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][66], TERM[0][3][65], !TERM[0][3][64], !TERM[0][3][63], TERM[0][3][62]];
				attribute V2_NDRIVE @[TERM[0][2][66], TERM[0][2][65], !TERM[0][2][64], !TERM[0][2][63], TERM[0][2][62]];
				attribute V2_SLEW @[TERM[0][3][58], TERM[0][2][58], TERM[0][3][59], TERM[0][2][59]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][61]];
				attribute V2_OUTPUT_DIFF @[TERM[1][2][6], TERM[1][2][19], TERM[0][2][73], TERM[1][3][19], TERM[0][3][73], TERM[0][2][60]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][3][41], TERM[0][2][41], TERM[0][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][42], TERM[0][2][42], TERM[0][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][43], TERM[0][2][44]];
				attribute DISABLE_GTS @TERM[0][2][45];
				attribute DCI_MODE @[TERM[0][2][40], TERM[0][2][48], TERM[0][3][47], TERM[0][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][39], TERM[0][3][38], !TERM[0][3][37], !TERM[0][3][36], TERM[0][3][35]];
				attribute V2_NDRIVE @[TERM[0][2][39], TERM[0][2][38], !TERM[0][2][37], !TERM[0][2][36], TERM[0][2][35]];
				attribute V2_SLEW @[TERM[0][3][31], TERM[0][2][31], TERM[0][3][32], TERM[0][2][32]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][34]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[0][3][14], TERM[0][2][14], TERM[0][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][3][17];
				attribute IBUF_MODE @[TERM[0][3][15], TERM[0][2][15], TERM[0][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][16], TERM[0][2][17]];
				attribute DISABLE_GTS @TERM[0][2][18];
				attribute DCI_MODE @[TERM[0][2][13], TERM[0][2][21], TERM[0][3][20], TERM[0][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute V2_PDRIVE @[TERM[0][3][12], TERM[0][3][11], !TERM[0][3][10], !TERM[0][3][9], TERM[0][3][8]];
				attribute V2_NDRIVE @[TERM[0][2][12], TERM[0][2][11], !TERM[0][2][10], !TERM[0][2][9], TERM[0][2][8]];
				attribute V2_SLEW @[TERM[0][3][4], TERM[0][2][4], TERM[0][3][5], TERM[0][2][5]];
				attribute V2_OUTPUT_MISC @[TERM[0][3][7]];
				attribute V2_OUTPUT_DIFF @[TERM[0][2][33], TERM[0][2][46], TERM[0][2][19], TERM[0][3][46], TERM[0][3][19], TERM[0][2][6]];
			}
		}

		tile_class IOB_V2P_SW2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 22, rev 12);
			bitrect TERM[1]: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[1][4][7], TERM[1][4][8], TERM[1][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][7][7];
				attribute IBUF_MODE @[TERM[1][4][10], TERM[1][4][6], TERM[1][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][7][10], TERM[1][7][6]];
				attribute DISABLE_GTS @TERM[1][7][11];
				attribute DCI_MODE @[TERM[1][4][11], TERM[1][6][6], TERM[1][6][8], TERM[1][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][11];
				attribute V2P_PDRIVE @[TERM[1][5][11], TERM[1][5][7], !TERM[1][5][10], !TERM[1][0][8]];
				attribute V2P_NDRIVE @[TERM[1][5][9], TERM[1][5][6], !TERM[1][5][8], !TERM[1][0][6], TERM[1][0][9]];
				attribute V2P_SLEW @[TERM[1][3][8], TERM[1][3][6], TERM[1][0][7], TERM[1][3][7], TERM[1][3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[1][0][10], TERM[1][0][11]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][10][6], TERM[1][10][9], TERM[1][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][10][8], TERM[1][10][7], TERM[1][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][13][8], TERM[1][13][6]];
				attribute DISABLE_GTS @TERM[1][13][11];
				attribute DCI_MODE @[TERM[1][10][11], TERM[1][12][6], TERM[1][12][7], TERM[1][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][9][9];
				attribute V2P_PDRIVE @[TERM[1][11][9], TERM[1][11][7], !TERM[1][11][8], !TERM[1][8][8]];
				attribute V2P_NDRIVE @[TERM[1][11][11], TERM[1][11][10], !TERM[1][11][6], !TERM[1][8][6], TERM[1][8][11]];
				attribute V2P_SLEW @[TERM[1][9][8], TERM[1][9][6], TERM[1][8][7], TERM[1][9][10], TERM[1][9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[1][8][10], TERM[1][8][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][3][9], TERM[1][12][9], TERM[1][9][11], TERM[1][6][9]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][18][8], TERM[1][18][9], TERM[1][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][6], TERM[1][18][7], TERM[1][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][21][8], TERM[1][21][7]];
				attribute DISABLE_GTS @TERM[1][21][10];
				attribute DCI_MODE @[TERM[1][18][11], TERM[1][20][7], TERM[1][20][10], TERM[1][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][17][11];
				attribute V2P_PDRIVE @[TERM[1][19][9], TERM[1][19][7], !TERM[1][19][8], !TERM[1][16][6]];
				attribute V2P_NDRIVE @[TERM[1][19][11], TERM[1][19][10], !TERM[1][19][6], !TERM[1][16][7], TERM[1][16][10]];
				attribute V2P_SLEW @[TERM[1][17][9], TERM[1][17][10], TERM[1][16][8], TERM[1][17][6], TERM[1][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[1][16][11], TERM[1][16][9]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][4][7], TERM[0][4][8], TERM[0][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][4][10], TERM[0][4][6], TERM[0][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][7][10], TERM[0][7][6]];
				attribute DISABLE_GTS @TERM[0][7][11];
				attribute DCI_MODE @[TERM[0][4][11], TERM[0][6][6], TERM[0][6][8], TERM[0][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][11];
				attribute V2P_PDRIVE @[TERM[0][5][11], TERM[0][5][7], !TERM[0][5][10], !TERM[0][0][8]];
				attribute V2P_NDRIVE @[TERM[0][5][9], TERM[0][5][6], !TERM[0][5][8], !TERM[0][0][6], TERM[0][0][9]];
				attribute V2P_SLEW @[TERM[0][3][8], TERM[0][3][6], TERM[0][0][7], TERM[0][3][7], TERM[0][3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][0][10], TERM[0][0][11]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][17][8], TERM[0][6][9], TERM[0][3][9], TERM[1][21][11]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][10][6], TERM[0][10][9], TERM[0][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][13][7];
				attribute IBUF_MODE @[TERM[0][10][8], TERM[0][10][7], TERM[0][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][8], TERM[0][13][6]];
				attribute DISABLE_GTS @TERM[0][13][11];
				attribute DCI_MODE @[TERM[0][10][11], TERM[0][12][6], TERM[0][12][7], TERM[0][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][9][9];
				attribute V2P_PDRIVE @[TERM[0][11][9], TERM[0][11][7], !TERM[0][11][8], !TERM[0][8][8]];
				attribute V2P_NDRIVE @[TERM[0][11][11], TERM[0][11][10], !TERM[0][11][6], !TERM[0][8][6], TERM[0][8][11]];
				attribute V2P_SLEW @[TERM[0][9][8], TERM[0][9][6], TERM[0][8][7], TERM[0][9][10], TERM[0][9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][8][10], TERM[0][8][9]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[0][18][8], TERM[0][18][9], TERM[0][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute BREFCLK @TERM[0][20][6];
				attribute IBUF_MODE @[TERM[0][18][6], TERM[0][18][7], TERM[0][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][21][8], TERM[0][21][7]];
				attribute DISABLE_GTS @TERM[0][21][10];
				attribute DCI_MODE @[TERM[0][18][11], TERM[0][20][7], TERM[0][20][10], TERM[0][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][17][11];
				attribute V2P_PDRIVE @[TERM[0][19][9], TERM[0][19][7], !TERM[0][19][8], !TERM[0][16][6]];
				attribute V2P_NDRIVE @[TERM[0][19][11], TERM[0][19][10], !TERM[0][19][6], !TERM[0][16][7], TERM[0][16][10]];
				attribute V2P_SLEW @[TERM[0][17][9], TERM[0][17][10], TERM[0][16][8], TERM[0][17][6], TERM[0][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][16][11], TERM[0][16][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][9][11], TERM[0][21][11], TERM[0][17][8], TERM[0][12][9]];
			}
		}

		tile_class IOB_V2P_SE2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 22, rev 12);
			bitrect TERM[1]: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[1][4][7], TERM[1][4][8], TERM[1][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][4][10], TERM[1][4][6], TERM[1][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][7][10], TERM[1][7][6]];
				attribute DISABLE_GTS @TERM[1][7][11];
				attribute DCI_MODE @[TERM[1][4][11], TERM[1][6][6], TERM[1][6][8], TERM[1][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][11];
				attribute V2P_PDRIVE @[TERM[1][5][11], TERM[1][5][7], !TERM[1][5][10], !TERM[1][0][8]];
				attribute V2P_NDRIVE @[TERM[1][5][9], TERM[1][5][6], !TERM[1][5][8], !TERM[1][0][6], TERM[1][0][9]];
				attribute V2P_SLEW @[TERM[1][3][8], TERM[1][3][6], TERM[1][0][7], TERM[1][3][7], TERM[1][3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[1][0][10], TERM[1][0][11]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][10][6], TERM[1][10][9], TERM[1][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][13][7];
				attribute BREFCLK @TERM[1][12][11];
				attribute IBUF_MODE @[TERM[1][10][8], TERM[1][10][7], TERM[1][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][13][8], TERM[1][13][6]];
				attribute DISABLE_GTS @TERM[1][13][11];
				attribute DCI_MODE @[TERM[1][10][11], TERM[1][12][6], TERM[1][12][7], TERM[1][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][9][9];
				attribute V2P_PDRIVE @[TERM[1][11][9], TERM[1][11][7], !TERM[1][11][8], !TERM[1][8][8]];
				attribute V2P_NDRIVE @[TERM[1][11][11], TERM[1][11][10], !TERM[1][11][6], !TERM[1][8][6], TERM[1][8][11]];
				attribute V2P_SLEW @[TERM[1][9][8], TERM[1][9][6], TERM[1][8][7], TERM[1][9][10], TERM[1][9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[1][8][10], TERM[1][8][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][3][9], TERM[1][12][9], TERM[1][9][11], TERM[1][6][9]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][18][8], TERM[1][18][9], TERM[1][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][6], TERM[1][18][7], TERM[1][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][21][8], TERM[1][21][7]];
				attribute DISABLE_GTS @TERM[1][21][10];
				attribute DCI_MODE @[TERM[1][18][11], TERM[1][20][7], TERM[1][20][10], TERM[1][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][17][11];
				attribute V2P_PDRIVE @[TERM[1][19][9], TERM[1][19][7], !TERM[1][19][8], !TERM[1][16][6]];
				attribute V2P_NDRIVE @[TERM[1][19][11], TERM[1][19][10], !TERM[1][19][6], !TERM[1][16][7], TERM[1][16][10]];
				attribute V2P_SLEW @[TERM[1][17][9], TERM[1][17][10], TERM[1][16][8], TERM[1][17][6], TERM[1][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[1][16][11], TERM[1][16][9]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][4][7], TERM[0][4][8], TERM[0][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][4][10], TERM[0][4][6], TERM[0][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][7][10], TERM[0][7][6]];
				attribute DISABLE_GTS @TERM[0][7][11];
				attribute DCI_MODE @[TERM[0][4][11], TERM[0][6][6], TERM[0][6][8], TERM[0][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][11];
				attribute V2P_PDRIVE @[TERM[0][5][11], TERM[0][5][7], !TERM[0][5][10], !TERM[0][0][8]];
				attribute V2P_NDRIVE @[TERM[0][5][9], TERM[0][5][6], !TERM[0][5][8], !TERM[0][0][6], TERM[0][0][9]];
				attribute V2P_SLEW @[TERM[0][3][8], TERM[0][3][6], TERM[0][0][7], TERM[0][3][7], TERM[0][3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][0][10], TERM[0][0][11]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][17][8], TERM[0][6][9], TERM[0][3][9], TERM[1][21][11]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][10][6], TERM[0][10][9], TERM[0][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][10][8], TERM[0][10][7], TERM[0][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][8], TERM[0][13][6]];
				attribute DISABLE_GTS @TERM[0][13][11];
				attribute DCI_MODE @[TERM[0][10][11], TERM[0][12][6], TERM[0][12][7], TERM[0][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][9][9];
				attribute V2P_PDRIVE @[TERM[0][11][9], TERM[0][11][7], !TERM[0][11][8], !TERM[0][8][8]];
				attribute V2P_NDRIVE @[TERM[0][11][11], TERM[0][11][10], !TERM[0][11][6], !TERM[0][8][6], TERM[0][8][11]];
				attribute V2P_SLEW @[TERM[0][9][8], TERM[0][9][6], TERM[0][8][7], TERM[0][9][10], TERM[0][9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][8][10], TERM[0][8][9]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[0][18][8], TERM[0][18][9], TERM[0][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][21][9];
				attribute IBUF_MODE @[TERM[0][18][6], TERM[0][18][7], TERM[0][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][21][8], TERM[0][21][7]];
				attribute DISABLE_GTS @TERM[0][21][10];
				attribute DCI_MODE @[TERM[0][18][11], TERM[0][20][7], TERM[0][20][10], TERM[0][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][17][11];
				attribute V2P_PDRIVE @[TERM[0][19][9], TERM[0][19][7], !TERM[0][19][8], !TERM[0][16][6]];
				attribute V2P_NDRIVE @[TERM[0][19][11], TERM[0][19][10], !TERM[0][19][6], !TERM[0][16][7], TERM[0][16][10]];
				attribute V2P_SLEW @[TERM[0][17][9], TERM[0][17][10], TERM[0][16][8], TERM[0][17][6], TERM[0][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][16][11], TERM[0][16][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][9][11], TERM[0][21][11], TERM[0][17][8], TERM[0][12][9]];
			}
		}

		tile_class IOB_V2P_SE2_CLK {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 22, rev 12);
			bitrect TERM[1]: Vertical (rev 22, rev 12);

			bel IOB[0] {
			}

			bel IOB[1] {
				attribute IBUF_MODE @[TERM[1][10][8], TERM[1][10][7], TERM[1][13][10]] {
					NONE = 0b000,
					DIFF = 0b101,
				}
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][18][8], TERM[1][18][9], TERM[1][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][6], TERM[1][18][7], TERM[1][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][21][8], TERM[1][21][7]];
				attribute DISABLE_GTS @TERM[1][21][10];
				attribute DCI_MODE @[TERM[1][18][11], TERM[1][20][7], TERM[1][20][10], TERM[1][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][17][11];
				attribute V2P_PDRIVE @[TERM[1][19][9], TERM[1][19][7], !TERM[1][19][8], !TERM[1][16][6]];
				attribute V2P_NDRIVE @[TERM[1][19][11], TERM[1][19][10], !TERM[1][19][6], !TERM[1][16][7], TERM[1][16][10]];
				attribute V2P_SLEW @[TERM[1][17][9], TERM[1][17][10], TERM[1][16][8], TERM[1][17][6], TERM[1][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[1][16][11], TERM[1][16][9]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][4][7], TERM[0][4][8], TERM[0][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][4][10], TERM[0][4][6], TERM[0][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][7][10], TERM[0][7][6]];
				attribute DISABLE_GTS @TERM[0][7][11];
				attribute DCI_MODE @[TERM[0][4][11], TERM[0][6][6], TERM[0][6][8], TERM[0][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][11];
				attribute V2P_PDRIVE @[TERM[0][5][11], TERM[0][5][7], !TERM[0][5][10], !TERM[0][0][8]];
				attribute V2P_NDRIVE @[TERM[0][5][9], TERM[0][5][6], !TERM[0][5][8], !TERM[0][0][6], TERM[0][0][9]];
				attribute V2P_SLEW @[TERM[0][3][8], TERM[0][3][6], TERM[0][0][7], TERM[0][3][7], TERM[0][3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][0][10], TERM[0][0][11]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][17][8], TERM[0][6][9], TERM[0][3][9], TERM[1][21][11]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][10][6], TERM[0][10][9], TERM[0][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][10][8], TERM[0][10][7], TERM[0][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][8], TERM[0][13][6]];
				attribute DISABLE_GTS @TERM[0][13][11];
				attribute DCI_MODE @[TERM[0][10][11], TERM[0][12][6], TERM[0][12][7], TERM[0][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][9][9];
				attribute V2P_PDRIVE @[TERM[0][11][9], TERM[0][11][7], !TERM[0][11][8], !TERM[0][8][8]];
				attribute V2P_NDRIVE @[TERM[0][11][11], TERM[0][11][10], !TERM[0][11][6], !TERM[0][8][6], TERM[0][8][11]];
				attribute V2P_SLEW @[TERM[0][9][8], TERM[0][9][6], TERM[0][8][7], TERM[0][9][10], TERM[0][9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][8][10], TERM[0][8][9]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[0][18][8], TERM[0][18][9], TERM[0][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][18][6], TERM[0][18][7], TERM[0][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][21][8], TERM[0][21][7]];
				attribute DISABLE_GTS @TERM[0][21][10];
				attribute DCI_MODE @[TERM[0][18][11], TERM[0][20][7], TERM[0][20][10], TERM[0][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][17][11];
				attribute V2P_PDRIVE @[TERM[0][19][9], TERM[0][19][7], !TERM[0][19][8], !TERM[0][16][6]];
				attribute V2P_NDRIVE @[TERM[0][19][11], TERM[0][19][10], !TERM[0][19][6], !TERM[0][16][7], TERM[0][16][10]];
				attribute V2P_SLEW @[TERM[0][17][9], TERM[0][17][10], TERM[0][16][8], TERM[0][17][6], TERM[0][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][16][11], TERM[0][16][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][9][11], TERM[0][21][11], TERM[0][17][8], TERM[0][12][9]];
			}
		}

		tile_class IOB_V2P_SW1 {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[4][7], TERM[4][8], TERM[4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[6][7];
				attribute IBUF_MODE @[TERM[4][10], TERM[4][6], TERM[7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[7][10], TERM[7][6]];
				attribute DISABLE_GTS @TERM[7][11];
				attribute DCI_MODE @[TERM[4][11], TERM[6][6], TERM[6][8], TERM[6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[3][11];
				attribute V2P_PDRIVE @[TERM[5][11], TERM[5][7], !TERM[5][10], !TERM[0][8]];
				attribute V2P_NDRIVE @[TERM[5][9], TERM[5][6], !TERM[5][8], !TERM[0][6], TERM[0][9]];
				attribute V2P_SLEW @[TERM[3][8], TERM[3][6], TERM[0][7], TERM[3][7], TERM[3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][10], TERM[0][11]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[10][6], TERM[10][9], TERM[10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[12][8];
				attribute IBUF_MODE @[TERM[10][8], TERM[10][7], TERM[13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[13][8], TERM[13][6]];
				attribute DISABLE_GTS @TERM[13][11];
				attribute DCI_MODE @[TERM[10][11], TERM[12][6], TERM[12][7], TERM[12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[9][9];
				attribute V2P_PDRIVE @[TERM[11][9], TERM[11][7], !TERM[11][8], !TERM[8][8]];
				attribute V2P_NDRIVE @[TERM[11][11], TERM[11][10], !TERM[11][6], !TERM[8][6], TERM[8][11]];
				attribute V2P_SLEW @[TERM[9][8], TERM[9][6], TERM[8][7], TERM[9][10], TERM[9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[8][10], TERM[8][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[3][9], TERM[12][9], TERM[9][11], TERM[6][9]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[18][8], TERM[18][9], TERM[18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[18][6], TERM[21][6], TERM[18][7]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[21][8], TERM[21][7]];
				attribute DISABLE_GTS @TERM[21][10];
				attribute DCI_MODE @[TERM[18][11], TERM[20][7], TERM[20][10], TERM[20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[17][11];
				attribute V2P_PDRIVE @[TERM[19][9], TERM[19][7], !TERM[19][8], !TERM[16][6]];
				attribute V2P_NDRIVE @[TERM[19][11], TERM[19][10], !TERM[19][6], !TERM[16][7], TERM[16][10]];
				attribute V2P_SLEW @[TERM[17][9], TERM[17][10], TERM[16][8], TERM[17][6], TERM[17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[16][11], TERM[16][9]];
			}
		}

		tile_class IOB_V2P_SW1_ALT {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[4][7], TERM[4][8], TERM[4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[4][10], TERM[7][8], TERM[4][6]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[7][10], TERM[7][6]];
				attribute DISABLE_GTS @TERM[7][11];
				attribute DCI_MODE @[TERM[4][11], TERM[6][6], TERM[6][8], TERM[6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[3][11];
				attribute V2P_PDRIVE @[TERM[5][11], TERM[5][7], !TERM[5][10], !TERM[0][8]];
				attribute V2P_NDRIVE @[TERM[5][9], TERM[5][6], !TERM[5][8], !TERM[0][6], TERM[0][9]];
				attribute V2P_SLEW @[TERM[3][8], TERM[3][6], TERM[0][7], TERM[3][7], TERM[3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][10], TERM[0][11]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[10][6], TERM[10][9], TERM[10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[10][8], TERM[10][7], TERM[13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[13][8], TERM[13][6]];
				attribute DISABLE_GTS @TERM[13][11];
				attribute DCI_MODE @[TERM[10][11], TERM[12][6], TERM[12][7], TERM[12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[9][9];
				attribute V2P_PDRIVE @[TERM[11][9], TERM[11][7], !TERM[11][8], !TERM[8][8]];
				attribute V2P_NDRIVE @[TERM[11][11], TERM[11][10], !TERM[11][6], !TERM[8][6], TERM[8][11]];
				attribute V2P_SLEW @[TERM[9][8], TERM[9][6], TERM[8][7], TERM[9][10], TERM[9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[8][10], TERM[8][9]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[18][8], TERM[18][9], TERM[18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[18][6], TERM[18][7], TERM[21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[21][8], TERM[21][7]];
				attribute DISABLE_GTS @TERM[21][10];
				attribute DCI_MODE @[TERM[18][11], TERM[20][7], TERM[20][10], TERM[20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[17][11];
				attribute V2P_PDRIVE @[TERM[19][9], TERM[19][7], !TERM[19][8], !TERM[16][6]];
				attribute V2P_NDRIVE @[TERM[19][11], TERM[19][10], !TERM[19][6], !TERM[16][7], TERM[16][10]];
				attribute V2P_SLEW @[TERM[17][9], TERM[17][10], TERM[16][8], TERM[17][6], TERM[17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[16][11], TERM[16][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[9][11], TERM[21][11], TERM[17][8], TERM[12][9]];
			}
		}

		tile_class IOB_V2P_SE1 {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[4][7], TERM[4][8], TERM[4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[4][10], TERM[7][8], TERM[4][6]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[7][10], TERM[7][6]];
				attribute DISABLE_GTS @TERM[7][11];
				attribute DCI_MODE @[TERM[4][11], TERM[6][6], TERM[6][8], TERM[6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[3][11];
				attribute V2P_PDRIVE @[TERM[5][11], TERM[5][7], !TERM[5][10], !TERM[0][8]];
				attribute V2P_NDRIVE @[TERM[5][9], TERM[5][6], !TERM[5][8], !TERM[0][6], TERM[0][9]];
				attribute V2P_SLEW @[TERM[3][8], TERM[3][6], TERM[0][7], TERM[3][7], TERM[3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][10], TERM[0][11]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[10][6], TERM[10][9], TERM[10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[12][8];
				attribute IBUF_MODE @[TERM[10][8], TERM[10][7], TERM[13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[13][8], TERM[13][6]];
				attribute DISABLE_GTS @TERM[13][11];
				attribute DCI_MODE @[TERM[10][11], TERM[12][6], TERM[12][7], TERM[12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[9][9];
				attribute V2P_PDRIVE @[TERM[11][9], TERM[11][7], !TERM[11][8], !TERM[8][8]];
				attribute V2P_NDRIVE @[TERM[11][11], TERM[11][10], !TERM[11][6], !TERM[8][6], TERM[8][11]];
				attribute V2P_SLEW @[TERM[9][8], TERM[9][6], TERM[8][7], TERM[9][10], TERM[9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[8][10], TERM[8][9]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[18][8], TERM[18][9], TERM[18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[20][8];
				attribute IBUF_MODE @[TERM[18][6], TERM[18][7], TERM[21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[21][8], TERM[21][7]];
				attribute DISABLE_GTS @TERM[21][10];
				attribute DCI_MODE @[TERM[18][11], TERM[20][7], TERM[20][10], TERM[20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[17][11];
				attribute V2P_PDRIVE @[TERM[19][9], TERM[19][7], !TERM[19][8], !TERM[16][6]];
				attribute V2P_NDRIVE @[TERM[19][11], TERM[19][10], !TERM[19][6], !TERM[16][7], TERM[16][10]];
				attribute V2P_SLEW @[TERM[17][9], TERM[17][10], TERM[16][8], TERM[17][6], TERM[17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[16][11], TERM[16][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[9][11], TERM[21][11], TERM[17][8], TERM[12][9]];
			}
		}

		tile_class IOB_V2P_SE1_ALT {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[4][7], TERM[4][8], TERM[4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[4][10], TERM[4][6], TERM[7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[7][10], TERM[7][6]];
				attribute DISABLE_GTS @TERM[7][11];
				attribute DCI_MODE @[TERM[4][11], TERM[6][6], TERM[6][8], TERM[6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[3][11];
				attribute V2P_PDRIVE @[TERM[5][11], TERM[5][7], !TERM[5][10], !TERM[0][8]];
				attribute V2P_NDRIVE @[TERM[5][9], TERM[5][6], !TERM[5][8], !TERM[0][6], TERM[0][9]];
				attribute V2P_SLEW @[TERM[3][8], TERM[3][6], TERM[0][7], TERM[3][7], TERM[3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][10], TERM[0][11]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[10][6], TERM[10][9], TERM[10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[10][8], TERM[10][7], TERM[13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[13][8], TERM[13][6]];
				attribute DISABLE_GTS @TERM[13][11];
				attribute DCI_MODE @[TERM[10][11], TERM[12][6], TERM[12][7], TERM[12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[9][9];
				attribute V2P_PDRIVE @[TERM[11][9], TERM[11][7], !TERM[11][8], !TERM[8][8]];
				attribute V2P_NDRIVE @[TERM[11][11], TERM[11][10], !TERM[11][6], !TERM[8][6], TERM[8][11]];
				attribute V2P_SLEW @[TERM[9][8], TERM[9][6], TERM[8][7], TERM[9][10], TERM[9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[8][10], TERM[8][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[3][9], TERM[12][9], TERM[9][11], TERM[6][9]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[18][8], TERM[18][9], TERM[18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[18][6], TERM[21][6], TERM[18][7]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[21][8], TERM[21][7]];
				attribute DISABLE_GTS @TERM[21][10];
				attribute DCI_MODE @[TERM[18][11], TERM[20][7], TERM[20][10], TERM[20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[17][11];
				attribute V2P_PDRIVE @[TERM[19][9], TERM[19][7], !TERM[19][8], !TERM[16][6]];
				attribute V2P_NDRIVE @[TERM[19][11], TERM[19][10], !TERM[19][6], !TERM[16][7], TERM[16][10]];
				attribute V2P_SLEW @[TERM[17][9], TERM[17][10], TERM[16][8], TERM[17][6], TERM[17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[16][11], TERM[16][9]];
			}
		}

		tile_class IOB_V2P_NW2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 22, rev 12);
			bitrect TERM[1]: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[0][18][8], TERM[0][18][9], TERM[0][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][20][8];
				attribute IBUF_MODE @[TERM[0][18][6], TERM[0][18][7], TERM[0][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][21][8], TERM[0][21][7]];
				attribute DISABLE_GTS @TERM[0][21][10];
				attribute DCI_MODE @[TERM[0][18][11], TERM[0][20][7], TERM[0][20][10], TERM[0][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][17][11];
				attribute V2P_PDRIVE @[TERM[0][19][9], TERM[0][19][7], !TERM[0][19][8], !TERM[0][16][6]];
				attribute V2P_NDRIVE @[TERM[0][19][11], TERM[0][19][10], !TERM[0][19][6], !TERM[0][16][7], TERM[0][16][10]];
				attribute V2P_SLEW @[TERM[0][17][9], TERM[0][17][10], TERM[0][16][8], TERM[0][17][6], TERM[0][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][16][11], TERM[0][16][9]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][10][6], TERM[0][10][9], TERM[0][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][12][8];
				attribute BREFCLK @TERM[0][12][11];
				attribute IBUF_MODE @[TERM[0][10][8], TERM[0][10][7], TERM[0][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][8], TERM[0][13][6]];
				attribute DISABLE_GTS @TERM[0][13][11];
				attribute DCI_MODE @[TERM[0][10][11], TERM[0][12][6], TERM[0][12][7], TERM[0][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][9][9];
				attribute V2P_PDRIVE @[TERM[0][11][9], TERM[0][11][7], !TERM[0][11][8], !TERM[0][8][8]];
				attribute V2P_NDRIVE @[TERM[0][11][11], TERM[0][11][10], !TERM[0][11][6], !TERM[0][8][6], TERM[0][8][11]];
				attribute V2P_SLEW @[TERM[0][9][8], TERM[0][9][6], TERM[0][8][7], TERM[0][9][10], TERM[0][9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][8][10], TERM[0][8][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][17][8], TERM[0][12][9], TERM[0][9][11], TERM[0][21][11]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][4][7], TERM[0][4][8], TERM[0][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][4][10], TERM[0][4][6], TERM[0][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][7][10], TERM[0][7][6]];
				attribute DISABLE_GTS @TERM[0][7][11];
				attribute DCI_MODE @[TERM[0][4][11], TERM[0][6][6], TERM[0][6][8], TERM[0][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][11];
				attribute V2P_PDRIVE @[TERM[0][5][11], TERM[0][5][7], !TERM[0][5][10], !TERM[0][0][8]];
				attribute V2P_NDRIVE @[TERM[0][5][9], TERM[0][5][6], !TERM[0][5][8], !TERM[0][0][6], TERM[0][0][9]];
				attribute V2P_SLEW @[TERM[0][3][8], TERM[0][3][6], TERM[0][0][7], TERM[0][3][7], TERM[0][3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][0][10], TERM[0][0][11]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][18][8], TERM[1][18][9], TERM[1][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][6], TERM[1][18][7], TERM[1][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][21][8], TERM[1][21][7]];
				attribute DISABLE_GTS @TERM[1][21][10];
				attribute DCI_MODE @[TERM[1][18][11], TERM[1][20][7], TERM[1][20][10], TERM[1][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][17][11];
				attribute V2P_PDRIVE @[TERM[1][19][9], TERM[1][19][7], !TERM[1][19][8], !TERM[1][16][6]];
				attribute V2P_NDRIVE @[TERM[1][19][11], TERM[1][19][10], !TERM[1][19][6], !TERM[1][16][7], TERM[1][16][10]];
				attribute V2P_SLEW @[TERM[1][17][9], TERM[1][17][10], TERM[1][16][8], TERM[1][17][6], TERM[1][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[1][16][11], TERM[1][16][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][3][9], TERM[1][21][11], TERM[1][17][8], TERM[0][6][9]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][10][6], TERM[1][10][9], TERM[1][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][10][8], TERM[1][10][7], TERM[1][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][13][8], TERM[1][13][6]];
				attribute DISABLE_GTS @TERM[1][13][11];
				attribute DCI_MODE @[TERM[1][10][11], TERM[1][12][6], TERM[1][12][7], TERM[1][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][9][9];
				attribute V2P_PDRIVE @[TERM[1][11][9], TERM[1][11][7], !TERM[1][11][8], !TERM[1][8][8]];
				attribute V2P_NDRIVE @[TERM[1][11][11], TERM[1][11][10], !TERM[1][11][6], !TERM[1][8][6], TERM[1][8][11]];
				attribute V2P_SLEW @[TERM[1][9][8], TERM[1][9][6], TERM[1][8][7], TERM[1][9][10], TERM[1][9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[1][8][10], TERM[1][8][9]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[1][4][7], TERM[1][4][8], TERM[1][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][7][7];
				attribute IBUF_MODE @[TERM[1][4][10], TERM[1][4][6], TERM[1][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][7][10], TERM[1][7][6]];
				attribute DISABLE_GTS @TERM[1][7][11];
				attribute DCI_MODE @[TERM[1][4][11], TERM[1][6][6], TERM[1][6][8], TERM[1][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][11];
				attribute V2P_PDRIVE @[TERM[1][5][11], TERM[1][5][7], !TERM[1][5][10], !TERM[1][0][8]];
				attribute V2P_NDRIVE @[TERM[1][5][9], TERM[1][5][6], !TERM[1][5][8], !TERM[1][0][6], TERM[1][0][9]];
				attribute V2P_SLEW @[TERM[1][3][8], TERM[1][3][6], TERM[1][0][7], TERM[1][3][7], TERM[1][3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[1][0][10], TERM[1][0][11]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][9][11], TERM[1][6][9], TERM[1][3][9], TERM[1][12][9]];
			}
		}

		tile_class IOB_V2P_NE2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 22, rev 12);
			bitrect TERM[1]: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[0][18][8], TERM[0][18][9], TERM[0][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[0][21][9];
				attribute IBUF_MODE @[TERM[0][18][6], TERM[0][18][7], TERM[0][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][21][8], TERM[0][21][7]];
				attribute DISABLE_GTS @TERM[0][21][10];
				attribute DCI_MODE @[TERM[0][18][11], TERM[0][20][7], TERM[0][20][10], TERM[0][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][17][11];
				attribute V2P_PDRIVE @[TERM[0][19][9], TERM[0][19][7], !TERM[0][19][8], !TERM[0][16][6]];
				attribute V2P_NDRIVE @[TERM[0][19][11], TERM[0][19][10], !TERM[0][19][6], !TERM[0][16][7], TERM[0][16][10]];
				attribute V2P_SLEW @[TERM[0][17][9], TERM[0][17][10], TERM[0][16][8], TERM[0][17][6], TERM[0][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][16][11], TERM[0][16][9]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][10][6], TERM[0][10][9], TERM[0][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][10][8], TERM[0][10][7], TERM[0][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][8], TERM[0][13][6]];
				attribute DISABLE_GTS @TERM[0][13][11];
				attribute DCI_MODE @[TERM[0][10][11], TERM[0][12][6], TERM[0][12][7], TERM[0][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][9][9];
				attribute V2P_PDRIVE @[TERM[0][11][9], TERM[0][11][7], !TERM[0][11][8], !TERM[0][8][8]];
				attribute V2P_NDRIVE @[TERM[0][11][11], TERM[0][11][10], !TERM[0][11][6], !TERM[0][8][6], TERM[0][8][11]];
				attribute V2P_SLEW @[TERM[0][9][8], TERM[0][9][6], TERM[0][8][7], TERM[0][9][10], TERM[0][9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][8][10], TERM[0][8][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][17][8], TERM[0][12][9], TERM[0][9][11], TERM[0][21][11]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][4][7], TERM[0][4][8], TERM[0][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][4][10], TERM[0][4][6], TERM[0][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][7][10], TERM[0][7][6]];
				attribute DISABLE_GTS @TERM[0][7][11];
				attribute DCI_MODE @[TERM[0][4][11], TERM[0][6][6], TERM[0][6][8], TERM[0][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][11];
				attribute V2P_PDRIVE @[TERM[0][5][11], TERM[0][5][7], !TERM[0][5][10], !TERM[0][0][8]];
				attribute V2P_NDRIVE @[TERM[0][5][9], TERM[0][5][6], !TERM[0][5][8], !TERM[0][0][6], TERM[0][0][9]];
				attribute V2P_SLEW @[TERM[0][3][8], TERM[0][3][6], TERM[0][0][7], TERM[0][3][7], TERM[0][3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][0][10], TERM[0][0][11]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][18][8], TERM[1][18][9], TERM[1][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][6], TERM[1][18][7], TERM[1][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][21][8], TERM[1][21][7]];
				attribute DISABLE_GTS @TERM[1][21][10];
				attribute DCI_MODE @[TERM[1][18][11], TERM[1][20][7], TERM[1][20][10], TERM[1][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][17][11];
				attribute V2P_PDRIVE @[TERM[1][19][9], TERM[1][19][7], !TERM[1][19][8], !TERM[1][16][6]];
				attribute V2P_NDRIVE @[TERM[1][19][11], TERM[1][19][10], !TERM[1][19][6], !TERM[1][16][7], TERM[1][16][10]];
				attribute V2P_SLEW @[TERM[1][17][9], TERM[1][17][10], TERM[1][16][8], TERM[1][17][6], TERM[1][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[1][16][11], TERM[1][16][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][3][9], TERM[1][21][11], TERM[1][17][8], TERM[0][6][9]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][10][6], TERM[1][10][9], TERM[1][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][12][8];
				attribute IBUF_MODE @[TERM[1][10][8], TERM[1][10][7], TERM[1][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][13][8], TERM[1][13][6]];
				attribute DISABLE_GTS @TERM[1][13][11];
				attribute DCI_MODE @[TERM[1][10][11], TERM[1][12][6], TERM[1][12][7], TERM[1][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][9][9];
				attribute V2P_PDRIVE @[TERM[1][11][9], TERM[1][11][7], !TERM[1][11][8], !TERM[1][8][8]];
				attribute V2P_NDRIVE @[TERM[1][11][11], TERM[1][11][10], !TERM[1][11][6], !TERM[1][8][6], TERM[1][8][11]];
				attribute V2P_SLEW @[TERM[1][9][8], TERM[1][9][6], TERM[1][8][7], TERM[1][9][10], TERM[1][9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[1][8][10], TERM[1][8][9]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[1][4][7], TERM[1][4][8], TERM[1][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][6][7];
				attribute BREFCLK @TERM[1][6][11];
				attribute IBUF_MODE @[TERM[1][4][10], TERM[1][4][6], TERM[1][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][7][10], TERM[1][7][6]];
				attribute DISABLE_GTS @TERM[1][7][11];
				attribute DCI_MODE @[TERM[1][4][11], TERM[1][6][6], TERM[1][6][8], TERM[1][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][11];
				attribute V2P_PDRIVE @[TERM[1][5][11], TERM[1][5][7], !TERM[1][5][10], !TERM[1][0][8]];
				attribute V2P_NDRIVE @[TERM[1][5][9], TERM[1][5][6], !TERM[1][5][8], !TERM[1][0][6], TERM[1][0][9]];
				attribute V2P_SLEW @[TERM[1][3][8], TERM[1][3][6], TERM[1][0][7], TERM[1][3][7], TERM[1][3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[1][0][10], TERM[1][0][11]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][9][11], TERM[1][6][9], TERM[1][3][9], TERM[1][12][9]];
			}
		}

		tile_class IOB_V2P_NE2_CLK {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 22, rev 12);
			bitrect TERM[1]: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[0][18][8], TERM[0][18][9], TERM[0][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][18][6], TERM[0][18][7], TERM[0][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][21][8], TERM[0][21][7]];
				attribute DISABLE_GTS @TERM[0][21][10];
				attribute DCI_MODE @[TERM[0][18][11], TERM[0][20][7], TERM[0][20][10], TERM[0][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][17][11];
				attribute V2P_PDRIVE @[TERM[0][19][9], TERM[0][19][7], !TERM[0][19][8], !TERM[0][16][6]];
				attribute V2P_NDRIVE @[TERM[0][19][11], TERM[0][19][10], !TERM[0][19][6], !TERM[0][16][7], TERM[0][16][10]];
				attribute V2P_SLEW @[TERM[0][17][9], TERM[0][17][10], TERM[0][16][8], TERM[0][17][6], TERM[0][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][16][11], TERM[0][16][9]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][10][6], TERM[0][10][9], TERM[0][10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][10][8], TERM[0][10][7], TERM[0][13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][13][8], TERM[0][13][6]];
				attribute DISABLE_GTS @TERM[0][13][11];
				attribute DCI_MODE @[TERM[0][10][11], TERM[0][12][6], TERM[0][12][7], TERM[0][12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][9][9];
				attribute V2P_PDRIVE @[TERM[0][11][9], TERM[0][11][7], !TERM[0][11][8], !TERM[0][8][8]];
				attribute V2P_NDRIVE @[TERM[0][11][11], TERM[0][11][10], !TERM[0][11][6], !TERM[0][8][6], TERM[0][8][11]];
				attribute V2P_SLEW @[TERM[0][9][8], TERM[0][9][6], TERM[0][8][7], TERM[0][9][10], TERM[0][9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[0][8][10], TERM[0][8][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][17][8], TERM[0][12][9], TERM[0][9][11], TERM[0][21][11]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][4][7], TERM[0][4][8], TERM[0][4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][4][10], TERM[0][4][6], TERM[0][7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][7][10], TERM[0][7][6]];
				attribute DISABLE_GTS @TERM[0][7][11];
				attribute DCI_MODE @[TERM[0][4][11], TERM[0][6][6], TERM[0][6][8], TERM[0][6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][11];
				attribute V2P_PDRIVE @[TERM[0][5][11], TERM[0][5][7], !TERM[0][5][10], !TERM[0][0][8]];
				attribute V2P_NDRIVE @[TERM[0][5][9], TERM[0][5][6], !TERM[0][5][8], !TERM[0][0][6], TERM[0][0][9]];
				attribute V2P_SLEW @[TERM[0][3][8], TERM[0][3][6], TERM[0][0][7], TERM[0][3][7], TERM[0][3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][0][10], TERM[0][0][11]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][18][8], TERM[1][18][9], TERM[1][18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][18][6], TERM[1][18][7], TERM[1][21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][21][8], TERM[1][21][7]];
				attribute DISABLE_GTS @TERM[1][21][10];
				attribute DCI_MODE @[TERM[1][18][11], TERM[1][20][7], TERM[1][20][10], TERM[1][20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][17][11];
				attribute V2P_PDRIVE @[TERM[1][19][9], TERM[1][19][7], !TERM[1][19][8], !TERM[1][16][6]];
				attribute V2P_NDRIVE @[TERM[1][19][11], TERM[1][19][10], !TERM[1][19][6], !TERM[1][16][7], TERM[1][16][10]];
				attribute V2P_SLEW @[TERM[1][17][9], TERM[1][17][10], TERM[1][16][8], TERM[1][17][6], TERM[1][17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[1][16][11], TERM[1][16][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][3][9], TERM[1][21][11], TERM[1][17][8], TERM[0][6][9]];
			}

			bel IOB[4] {
			}

			bel IOB[5] {
				attribute IBUF_MODE @[TERM[1][4][10], TERM[1][4][6], TERM[1][7][8]] {
					NONE = 0b000,
					DIFF = 0b101,
				}
			}
		}

		tile_class IOB_V2P_NW1 {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[18][8], TERM[18][9], TERM[18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[18][6], TERM[21][6], TERM[18][7]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[21][8], TERM[21][7]];
				attribute DISABLE_GTS @TERM[21][10];
				attribute DCI_MODE @[TERM[18][11], TERM[20][7], TERM[20][10], TERM[20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[17][11];
				attribute V2P_PDRIVE @[TERM[19][9], TERM[19][7], !TERM[19][8], !TERM[16][6]];
				attribute V2P_NDRIVE @[TERM[19][11], TERM[19][10], !TERM[19][6], !TERM[16][7], TERM[16][10]];
				attribute V2P_SLEW @[TERM[17][9], TERM[17][10], TERM[16][8], TERM[17][6], TERM[17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[16][11], TERM[16][9]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[10][6], TERM[10][9], TERM[10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[10][8], TERM[10][7], TERM[13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[13][8], TERM[13][6]];
				attribute DISABLE_GTS @TERM[13][11];
				attribute DCI_MODE @[TERM[10][11], TERM[12][6], TERM[12][7], TERM[12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[9][9];
				attribute V2P_PDRIVE @[TERM[11][9], TERM[11][7], !TERM[11][8], !TERM[8][8]];
				attribute V2P_NDRIVE @[TERM[11][11], TERM[11][10], !TERM[11][6], !TERM[8][6], TERM[8][11]];
				attribute V2P_SLEW @[TERM[9][8], TERM[9][6], TERM[8][7], TERM[9][10], TERM[9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[8][10], TERM[8][9]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[4][7], TERM[4][8], TERM[4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[4][10], TERM[4][6], TERM[7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[7][10], TERM[7][6]];
				attribute DISABLE_GTS @TERM[7][11];
				attribute DCI_MODE @[TERM[4][11], TERM[6][6], TERM[6][8], TERM[6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[3][11];
				attribute V2P_PDRIVE @[TERM[5][11], TERM[5][7], !TERM[5][10], !TERM[0][8]];
				attribute V2P_NDRIVE @[TERM[5][9], TERM[5][6], !TERM[5][8], !TERM[0][6], TERM[0][9]];
				attribute V2P_SLEW @[TERM[3][8], TERM[3][6], TERM[0][7], TERM[3][7], TERM[3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][10], TERM[0][11]];
				attribute V2P_OUTPUT_DIFF @[TERM[9][11], TERM[6][9], TERM[3][9], TERM[12][9]];
			}
		}

		tile_class IOB_V2P_NW1_ALT {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[18][8], TERM[18][9], TERM[18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[18][6], TERM[18][7], TERM[21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[21][8], TERM[21][7]];
				attribute DISABLE_GTS @TERM[21][10];
				attribute DCI_MODE @[TERM[18][11], TERM[20][7], TERM[20][10], TERM[20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[17][11];
				attribute V2P_PDRIVE @[TERM[19][9], TERM[19][7], !TERM[19][8], !TERM[16][6]];
				attribute V2P_NDRIVE @[TERM[19][11], TERM[19][10], !TERM[19][6], !TERM[16][7], TERM[16][10]];
				attribute V2P_SLEW @[TERM[17][9], TERM[17][10], TERM[16][8], TERM[17][6], TERM[17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[16][11], TERM[16][9]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[10][6], TERM[10][9], TERM[10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[10][8], TERM[10][7], TERM[13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[13][8], TERM[13][6]];
				attribute DISABLE_GTS @TERM[13][11];
				attribute DCI_MODE @[TERM[10][11], TERM[12][6], TERM[12][7], TERM[12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[9][9];
				attribute V2P_PDRIVE @[TERM[11][9], TERM[11][7], !TERM[11][8], !TERM[8][8]];
				attribute V2P_NDRIVE @[TERM[11][11], TERM[11][10], !TERM[11][6], !TERM[8][6], TERM[8][11]];
				attribute V2P_SLEW @[TERM[9][8], TERM[9][6], TERM[8][7], TERM[9][10], TERM[9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[8][10], TERM[8][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[17][8], TERM[12][9], TERM[9][11], TERM[21][11]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[4][7], TERM[4][8], TERM[4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[4][10], TERM[7][8], TERM[4][6]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[7][10], TERM[7][6]];
				attribute DISABLE_GTS @TERM[7][11];
				attribute DCI_MODE @[TERM[4][11], TERM[6][6], TERM[6][8], TERM[6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[3][11];
				attribute V2P_PDRIVE @[TERM[5][11], TERM[5][7], !TERM[5][10], !TERM[0][8]];
				attribute V2P_NDRIVE @[TERM[5][9], TERM[5][6], !TERM[5][8], !TERM[0][6], TERM[0][9]];
				attribute V2P_SLEW @[TERM[3][8], TERM[3][6], TERM[0][7], TERM[3][7], TERM[3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][10], TERM[0][11]];
			}
		}

		tile_class IOB_V2P_NE1 {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[18][8], TERM[18][9], TERM[18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[18][6], TERM[18][7], TERM[21][6]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[21][8], TERM[21][7]];
				attribute DISABLE_GTS @TERM[21][10];
				attribute DCI_MODE @[TERM[18][11], TERM[20][7], TERM[20][10], TERM[20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[17][11];
				attribute V2P_PDRIVE @[TERM[19][9], TERM[19][7], !TERM[19][8], !TERM[16][6]];
				attribute V2P_NDRIVE @[TERM[19][11], TERM[19][10], !TERM[19][6], !TERM[16][7], TERM[16][10]];
				attribute V2P_SLEW @[TERM[17][9], TERM[17][10], TERM[16][8], TERM[17][6], TERM[17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[16][11], TERM[16][9]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[10][6], TERM[10][9], TERM[10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[10][8], TERM[10][7], TERM[13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[13][8], TERM[13][6]];
				attribute DISABLE_GTS @TERM[13][11];
				attribute DCI_MODE @[TERM[10][11], TERM[12][6], TERM[12][7], TERM[12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[9][9];
				attribute V2P_PDRIVE @[TERM[11][9], TERM[11][7], !TERM[11][8], !TERM[8][8]];
				attribute V2P_NDRIVE @[TERM[11][11], TERM[11][10], !TERM[11][6], !TERM[8][6], TERM[8][11]];
				attribute V2P_SLEW @[TERM[9][8], TERM[9][6], TERM[8][7], TERM[9][10], TERM[9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[8][10], TERM[8][9]];
				attribute V2P_OUTPUT_DIFF @[TERM[17][8], TERM[12][9], TERM[9][11], TERM[21][11]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[4][7], TERM[4][8], TERM[4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[4][10], TERM[7][8], TERM[4][6]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[7][10], TERM[7][6]];
				attribute DISABLE_GTS @TERM[7][11];
				attribute DCI_MODE @[TERM[4][11], TERM[6][6], TERM[6][8], TERM[6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[3][11];
				attribute V2P_PDRIVE @[TERM[5][11], TERM[5][7], !TERM[5][10], !TERM[0][8]];
				attribute V2P_NDRIVE @[TERM[5][9], TERM[5][6], !TERM[5][8], !TERM[0][6], TERM[0][9]];
				attribute V2P_SLEW @[TERM[3][8], TERM[3][6], TERM[0][7], TERM[3][7], TERM[3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][10], TERM[0][11]];
			}
		}

		tile_class IOB_V2P_NE1_ALT {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			bel IOB[0] {
				attribute PULL @[TERM[18][8], TERM[18][9], TERM[18][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[18][6], TERM[21][6], TERM[18][7]] {
					NONE = 0b000,
					VREF = 0b011,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[21][8], TERM[21][7]];
				attribute DISABLE_GTS @TERM[21][10];
				attribute DCI_MODE @[TERM[18][11], TERM[20][7], TERM[20][10], TERM[20][11]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[17][11];
				attribute V2P_PDRIVE @[TERM[19][9], TERM[19][7], !TERM[19][8], !TERM[16][6]];
				attribute V2P_NDRIVE @[TERM[19][11], TERM[19][10], !TERM[19][6], !TERM[16][7], TERM[16][10]];
				attribute V2P_SLEW @[TERM[17][9], TERM[17][10], TERM[16][8], TERM[17][6], TERM[17][7]];
				attribute V2P_OUTPUT_MISC @[TERM[16][11], TERM[16][9]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[10][6], TERM[10][9], TERM[10][10]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[10][8], TERM[10][7], TERM[13][10]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[13][8], TERM[13][6]];
				attribute DISABLE_GTS @TERM[13][11];
				attribute DCI_MODE @[TERM[10][11], TERM[12][6], TERM[12][7], TERM[12][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[9][9];
				attribute V2P_PDRIVE @[TERM[11][9], TERM[11][7], !TERM[11][8], !TERM[8][8]];
				attribute V2P_NDRIVE @[TERM[11][11], TERM[11][10], !TERM[11][6], !TERM[8][6], TERM[8][11]];
				attribute V2P_SLEW @[TERM[9][8], TERM[9][6], TERM[8][7], TERM[9][10], TERM[9][7]];
				attribute V2P_OUTPUT_MISC @[TERM[8][10], TERM[8][9]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[4][7], TERM[4][8], TERM[4][9]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[4][10], TERM[4][6], TERM[7][8]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[7][10], TERM[7][6]];
				attribute DISABLE_GTS @TERM[7][11];
				attribute DCI_MODE @[TERM[4][11], TERM[6][6], TERM[6][8], TERM[6][10]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[3][11];
				attribute V2P_PDRIVE @[TERM[5][11], TERM[5][7], !TERM[5][10], !TERM[0][8]];
				attribute V2P_NDRIVE @[TERM[5][9], TERM[5][6], !TERM[5][8], !TERM[0][6], TERM[0][9]];
				attribute V2P_SLEW @[TERM[3][8], TERM[3][6], TERM[0][7], TERM[3][7], TERM[3][10]];
				attribute V2P_OUTPUT_MISC @[TERM[0][10], TERM[0][11]];
				attribute V2P_OUTPUT_DIFF @[TERM[9][11], TERM[6][9], TERM[3][9], TERM[12][9]];
			}
		}

		tile_class IOB_V2P_WS2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 4, rev 80);
			bitrect TERM[1]: Vertical (rev 4, rev 80);

			bel IOB[0] {
				attribute PULL @[TERM[0][3][14], TERM[0][2][14], TERM[0][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][3][21];
				attribute IBUF_MODE @[TERM[0][3][15], TERM[0][2][15], TERM[0][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][16], TERM[0][2][17]];
				attribute DISABLE_GTS @TERM[0][2][18];
				attribute DCI_MODE @[TERM[0][2][13], TERM[0][2][21], TERM[0][3][20], TERM[0][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][6];
				attribute V2P_PDRIVE @[TERM[0][3][12], TERM[0][3][11], !TERM[0][3][10], !TERM[0][3][9]];
				attribute V2P_NDRIVE @[TERM[0][2][12], TERM[0][2][11], !TERM[0][2][10], !TERM[0][2][9], TERM[0][2][8]];
				attribute V2P_SLEW @[TERM[0][3][4], TERM[0][3][8], TERM[0][2][4], TERM[0][2][5], TERM[0][3][5]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][7], TERM[0][2][7]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][2][33], TERM[0][2][19], TERM[0][2][6], TERM[0][2][46]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][3][41], TERM[0][2][41], TERM[0][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][3][48];
				attribute IBUF_MODE @[TERM[0][3][42], TERM[0][2][42], TERM[0][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][43], TERM[0][2][44]];
				attribute DISABLE_GTS @TERM[0][2][45];
				attribute DCI_MODE @[TERM[0][2][40], TERM[0][2][48], TERM[0][3][47], TERM[0][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][33];
				attribute V2P_PDRIVE @[TERM[0][3][39], TERM[0][3][38], !TERM[0][3][37], !TERM[0][3][36]];
				attribute V2P_NDRIVE @[TERM[0][2][39], TERM[0][2][38], !TERM[0][2][37], !TERM[0][2][36], TERM[0][2][35]];
				attribute V2P_SLEW @[TERM[0][3][31], TERM[0][3][35], TERM[0][2][31], TERM[0][2][32], TERM[0][3][32]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][34], TERM[0][2][34]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][3][68], TERM[0][2][68], TERM[0][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][69], TERM[0][2][69], TERM[0][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][70], TERM[0][2][71]];
				attribute DISABLE_GTS @TERM[0][2][72];
				attribute DCI_MODE @[TERM[0][2][67], TERM[0][2][75], TERM[0][3][74], TERM[0][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][60];
				attribute V2P_PDRIVE @[TERM[0][3][66], TERM[0][3][65], !TERM[0][3][64], !TERM[0][3][63]];
				attribute V2P_NDRIVE @[TERM[0][2][66], TERM[0][2][65], !TERM[0][2][64], !TERM[0][2][63], TERM[0][2][62]];
				attribute V2P_SLEW @[TERM[0][3][58], TERM[0][3][62], TERM[0][2][58], TERM[0][2][59], TERM[0][3][59]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][61], TERM[0][2][61]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][2][6], TERM[0][2][73], TERM[0][2][60], TERM[1][2][19]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][3][14], TERM[1][2][14], TERM[1][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][15], TERM[1][2][15], TERM[1][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][16], TERM[1][2][17]];
				attribute DISABLE_GTS @TERM[1][2][18];
				attribute DCI_MODE @[TERM[1][2][13], TERM[1][2][21], TERM[1][3][20], TERM[1][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][6];
				attribute V2P_PDRIVE @[TERM[1][3][12], TERM[1][3][11], !TERM[1][3][10], !TERM[1][3][9]];
				attribute V2P_NDRIVE @[TERM[1][2][12], TERM[1][2][11], !TERM[1][2][10], !TERM[1][2][9], TERM[1][2][8]];
				attribute V2P_SLEW @[TERM[1][3][4], TERM[1][3][8], TERM[1][2][4], TERM[1][2][5], TERM[1][3][5]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][7], TERM[1][2][7]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][3][41], TERM[1][2][41], TERM[1][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][42], TERM[1][2][42], TERM[1][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][43], TERM[1][2][44]];
				attribute DISABLE_GTS @TERM[1][2][45];
				attribute DCI_MODE @[TERM[1][2][40], TERM[1][2][48], TERM[1][3][47], TERM[1][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][33];
				attribute V2P_PDRIVE @[TERM[1][3][39], TERM[1][3][38], !TERM[1][3][37], !TERM[1][3][36]];
				attribute V2P_NDRIVE @[TERM[1][2][39], TERM[1][2][38], !TERM[1][2][37], !TERM[1][2][36], TERM[1][2][35]];
				attribute V2P_SLEW @[TERM[1][3][31], TERM[1][3][35], TERM[1][2][31], TERM[1][2][32], TERM[1][3][32]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][34], TERM[1][2][34]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][2][60], TERM[1][2][46], TERM[1][2][33], TERM[1][2][73]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[1][3][68], TERM[1][2][68], TERM[1][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][3][71];
				attribute IBUF_MODE @[TERM[1][3][69], TERM[1][2][69], TERM[1][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][70], TERM[1][2][71]];
				attribute DISABLE_GTS @TERM[1][2][72];
				attribute DCI_MODE @[TERM[1][2][67], TERM[1][2][75], TERM[1][3][74], TERM[1][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][60];
				attribute V2P_PDRIVE @[TERM[1][3][66], TERM[1][3][65], !TERM[1][3][64], !TERM[1][3][63]];
				attribute V2P_NDRIVE @[TERM[1][2][66], TERM[1][2][65], !TERM[1][2][64], !TERM[1][2][63], TERM[1][2][62]];
				attribute V2P_SLEW @[TERM[1][3][58], TERM[1][3][62], TERM[1][2][58], TERM[1][2][59], TERM[1][3][59]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][61], TERM[1][2][61]];
			}
		}

		tile_class IOB_V2P_WN2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 4, rev 80);
			bitrect TERM[1]: Vertical (rev 4, rev 80);

			bel IOB[0] {
				attribute PULL @[TERM[0][3][14], TERM[0][2][14], TERM[0][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][15], TERM[0][2][15], TERM[0][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][16], TERM[0][2][17]];
				attribute DISABLE_GTS @TERM[0][2][18];
				attribute DCI_MODE @[TERM[0][2][13], TERM[0][2][21], TERM[0][3][20], TERM[0][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][6];
				attribute V2P_PDRIVE @[TERM[0][3][12], TERM[0][3][11], !TERM[0][3][10], !TERM[0][3][9]];
				attribute V2P_NDRIVE @[TERM[0][2][12], TERM[0][2][11], !TERM[0][2][10], !TERM[0][2][9], TERM[0][2][8]];
				attribute V2P_SLEW @[TERM[0][3][4], TERM[0][3][8], TERM[0][2][4], TERM[0][2][5], TERM[0][3][5]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][7], TERM[0][2][7]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][2][33], TERM[0][2][19], TERM[0][2][6], TERM[0][2][46]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[0][3][41], TERM[0][2][41], TERM[0][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][42], TERM[0][2][42], TERM[0][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][43], TERM[0][2][44]];
				attribute DISABLE_GTS @TERM[0][2][45];
				attribute DCI_MODE @[TERM[0][2][40], TERM[0][2][48], TERM[0][3][47], TERM[0][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][33];
				attribute V2P_PDRIVE @[TERM[0][3][39], TERM[0][3][38], !TERM[0][3][37], !TERM[0][3][36]];
				attribute V2P_NDRIVE @[TERM[0][2][39], TERM[0][2][38], !TERM[0][2][37], !TERM[0][2][36], TERM[0][2][35]];
				attribute V2P_SLEW @[TERM[0][3][31], TERM[0][3][35], TERM[0][2][31], TERM[0][2][32], TERM[0][3][32]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][34], TERM[0][2][34]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[0][3][68], TERM[0][2][68], TERM[0][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][69], TERM[0][2][69], TERM[0][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][70], TERM[0][2][71]];
				attribute DISABLE_GTS @TERM[0][2][72];
				attribute DCI_MODE @[TERM[0][2][67], TERM[0][2][75], TERM[0][3][74], TERM[0][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][60];
				attribute V2P_PDRIVE @[TERM[0][3][66], TERM[0][3][65], !TERM[0][3][64], !TERM[0][3][63]];
				attribute V2P_NDRIVE @[TERM[0][2][66], TERM[0][2][65], !TERM[0][2][64], !TERM[0][2][63], TERM[0][2][62]];
				attribute V2P_SLEW @[TERM[0][3][58], TERM[0][3][62], TERM[0][2][58], TERM[0][2][59], TERM[0][3][59]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][61], TERM[0][2][61]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][2][6], TERM[0][2][73], TERM[0][2][60], TERM[1][2][19]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[1][3][14], TERM[1][2][14], TERM[1][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][15], TERM[1][2][15], TERM[1][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][16], TERM[1][2][17]];
				attribute DISABLE_GTS @TERM[1][2][18];
				attribute DCI_MODE @[TERM[1][2][13], TERM[1][2][21], TERM[1][3][20], TERM[1][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][6];
				attribute V2P_PDRIVE @[TERM[1][3][12], TERM[1][3][11], !TERM[1][3][10], !TERM[1][3][9]];
				attribute V2P_NDRIVE @[TERM[1][2][12], TERM[1][2][11], !TERM[1][2][10], !TERM[1][2][9], TERM[1][2][8]];
				attribute V2P_SLEW @[TERM[1][3][4], TERM[1][3][8], TERM[1][2][4], TERM[1][2][5], TERM[1][3][5]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][7], TERM[1][2][7]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[1][3][41], TERM[1][2][41], TERM[1][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][3][48];
				attribute IBUF_MODE @[TERM[1][3][42], TERM[1][2][42], TERM[1][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][43], TERM[1][2][44]];
				attribute DISABLE_GTS @TERM[1][2][45];
				attribute DCI_MODE @[TERM[1][2][40], TERM[1][2][48], TERM[1][3][47], TERM[1][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][33];
				attribute V2P_PDRIVE @[TERM[1][3][39], TERM[1][3][38], !TERM[1][3][37], !TERM[1][3][36]];
				attribute V2P_NDRIVE @[TERM[1][2][39], TERM[1][2][38], !TERM[1][2][37], !TERM[1][2][36], TERM[1][2][35]];
				attribute V2P_SLEW @[TERM[1][3][31], TERM[1][3][35], TERM[1][2][31], TERM[1][2][32], TERM[1][3][32]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][34], TERM[1][2][34]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][2][60], TERM[1][2][46], TERM[1][2][33], TERM[1][2][73]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[1][3][68], TERM[1][2][68], TERM[1][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][3][71];
				attribute VR @TERM[1][3][75];
				attribute IBUF_MODE @[TERM[1][3][69], TERM[1][2][69], TERM[1][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][70], TERM[1][2][71]];
				attribute DISABLE_GTS @TERM[1][2][72];
				attribute DCI_MODE @[TERM[1][2][67], TERM[1][2][75], TERM[1][3][74], TERM[1][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][60];
				attribute V2P_PDRIVE @[TERM[1][3][66], TERM[1][3][65], !TERM[1][3][64], !TERM[1][3][63]];
				attribute V2P_NDRIVE @[TERM[1][2][66], TERM[1][2][65], !TERM[1][2][64], !TERM[1][2][63], TERM[1][2][62]];
				attribute V2P_SLEW @[TERM[1][3][58], TERM[1][3][62], TERM[1][2][58], TERM[1][2][59], TERM[1][3][59]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][61], TERM[1][2][61]];
			}
		}

		tile_class IOB_V2P_ES2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 4, rev 80);
			bitrect TERM[1]: Vertical (rev 4, rev 80);

			bel IOB[0] {
				attribute PULL @[TERM[1][3][68], TERM[1][2][68], TERM[1][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][3][71];
				attribute IBUF_MODE @[TERM[1][3][69], TERM[1][2][69], TERM[1][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][70], TERM[1][2][71]];
				attribute DISABLE_GTS @TERM[1][2][72];
				attribute DCI_MODE @[TERM[1][2][67], TERM[1][2][75], TERM[1][3][74], TERM[1][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][60];
				attribute V2P_PDRIVE @[TERM[1][3][66], TERM[1][3][65], !TERM[1][3][64], !TERM[1][3][63]];
				attribute V2P_NDRIVE @[TERM[1][2][66], TERM[1][2][65], !TERM[1][2][64], !TERM[1][2][63], TERM[1][2][62]];
				attribute V2P_SLEW @[TERM[1][3][58], TERM[1][3][62], TERM[1][2][58], TERM[1][2][59], TERM[1][3][59]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][61], TERM[1][2][61]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][3][41], TERM[1][2][41], TERM[1][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][42], TERM[1][2][42], TERM[1][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][43], TERM[1][2][44]];
				attribute DISABLE_GTS @TERM[1][2][45];
				attribute DCI_MODE @[TERM[1][2][40], TERM[1][2][48], TERM[1][3][47], TERM[1][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][33];
				attribute V2P_PDRIVE @[TERM[1][3][39], TERM[1][3][38], !TERM[1][3][37], !TERM[1][3][36]];
				attribute V2P_NDRIVE @[TERM[1][2][39], TERM[1][2][38], !TERM[1][2][37], !TERM[1][2][36], TERM[1][2][35]];
				attribute V2P_SLEW @[TERM[1][3][31], TERM[1][3][35], TERM[1][2][31], TERM[1][2][32], TERM[1][3][32]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][34], TERM[1][2][34]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][2][60], TERM[1][2][46], TERM[1][2][33], TERM[1][2][73]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][3][14], TERM[1][2][14], TERM[1][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][15], TERM[1][2][15], TERM[1][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][16], TERM[1][2][17]];
				attribute DISABLE_GTS @TERM[1][2][18];
				attribute DCI_MODE @[TERM[1][2][13], TERM[1][2][21], TERM[1][3][20], TERM[1][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][6];
				attribute V2P_PDRIVE @[TERM[1][3][12], TERM[1][3][11], !TERM[1][3][10], !TERM[1][3][9]];
				attribute V2P_NDRIVE @[TERM[1][2][12], TERM[1][2][11], !TERM[1][2][10], !TERM[1][2][9], TERM[1][2][8]];
				attribute V2P_SLEW @[TERM[1][3][4], TERM[1][3][8], TERM[1][2][4], TERM[1][2][5], TERM[1][3][5]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][7], TERM[1][2][7]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][3][68], TERM[0][2][68], TERM[0][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][69], TERM[0][2][69], TERM[0][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][70], TERM[0][2][71]];
				attribute DISABLE_GTS @TERM[0][2][72];
				attribute DCI_MODE @[TERM[0][2][67], TERM[0][2][75], TERM[0][3][74], TERM[0][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][60];
				attribute V2P_PDRIVE @[TERM[0][3][66], TERM[0][3][65], !TERM[0][3][64], !TERM[0][3][63]];
				attribute V2P_NDRIVE @[TERM[0][2][66], TERM[0][2][65], !TERM[0][2][64], !TERM[0][2][63], TERM[0][2][62]];
				attribute V2P_SLEW @[TERM[0][3][58], TERM[0][3][62], TERM[0][2][58], TERM[0][2][59], TERM[0][3][59]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][61], TERM[0][2][61]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][2][6], TERM[0][2][73], TERM[0][2][60], TERM[1][2][19]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][3][41], TERM[0][2][41], TERM[0][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][3][48];
				attribute IBUF_MODE @[TERM[0][3][42], TERM[0][2][42], TERM[0][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][43], TERM[0][2][44]];
				attribute DISABLE_GTS @TERM[0][2][45];
				attribute DCI_MODE @[TERM[0][2][40], TERM[0][2][48], TERM[0][3][47], TERM[0][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][33];
				attribute V2P_PDRIVE @[TERM[0][3][39], TERM[0][3][38], !TERM[0][3][37], !TERM[0][3][36]];
				attribute V2P_NDRIVE @[TERM[0][2][39], TERM[0][2][38], !TERM[0][2][37], !TERM[0][2][36], TERM[0][2][35]];
				attribute V2P_SLEW @[TERM[0][3][31], TERM[0][3][35], TERM[0][2][31], TERM[0][2][32], TERM[0][3][32]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][34], TERM[0][2][34]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[0][3][14], TERM[0][2][14], TERM[0][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[0][3][21];
				attribute IBUF_MODE @[TERM[0][3][15], TERM[0][2][15], TERM[0][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][16], TERM[0][2][17]];
				attribute DISABLE_GTS @TERM[0][2][18];
				attribute DCI_MODE @[TERM[0][2][13], TERM[0][2][21], TERM[0][3][20], TERM[0][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][6];
				attribute V2P_PDRIVE @[TERM[0][3][12], TERM[0][3][11], !TERM[0][3][10], !TERM[0][3][9]];
				attribute V2P_NDRIVE @[TERM[0][2][12], TERM[0][2][11], !TERM[0][2][10], !TERM[0][2][9], TERM[0][2][8]];
				attribute V2P_SLEW @[TERM[0][3][4], TERM[0][3][8], TERM[0][2][4], TERM[0][2][5], TERM[0][3][5]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][7], TERM[0][2][7]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][2][33], TERM[0][2][19], TERM[0][2][6], TERM[0][2][46]];
			}
		}

		tile_class IOB_V2P_EN2 {
			cell CELL[0];
			cell CELL[1];
			bitrect TERM[0]: Vertical (rev 4, rev 80);
			bitrect TERM[1]: Vertical (rev 4, rev 80);

			bel IOB[0] {
				attribute PULL @[TERM[1][3][68], TERM[1][2][68], TERM[1][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VREF @TERM[1][3][71];
				attribute VR @TERM[1][3][75];
				attribute IBUF_MODE @[TERM[1][3][69], TERM[1][2][69], TERM[1][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][70], TERM[1][2][71]];
				attribute DISABLE_GTS @TERM[1][2][72];
				attribute DCI_MODE @[TERM[1][2][67], TERM[1][2][75], TERM[1][3][74], TERM[1][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][60];
				attribute V2P_PDRIVE @[TERM[1][3][66], TERM[1][3][65], !TERM[1][3][64], !TERM[1][3][63]];
				attribute V2P_NDRIVE @[TERM[1][2][66], TERM[1][2][65], !TERM[1][2][64], !TERM[1][2][63], TERM[1][2][62]];
				attribute V2P_SLEW @[TERM[1][3][58], TERM[1][3][62], TERM[1][2][58], TERM[1][2][59], TERM[1][3][59]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][61], TERM[1][2][61]];
			}

			bel IOB[1] {
				attribute PULL @[TERM[1][3][41], TERM[1][2][41], TERM[1][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute VR @TERM[1][3][48];
				attribute IBUF_MODE @[TERM[1][3][42], TERM[1][2][42], TERM[1][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][43], TERM[1][2][44]];
				attribute DISABLE_GTS @TERM[1][2][45];
				attribute DCI_MODE @[TERM[1][2][40], TERM[1][2][48], TERM[1][3][47], TERM[1][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][33];
				attribute V2P_PDRIVE @[TERM[1][3][39], TERM[1][3][38], !TERM[1][3][37], !TERM[1][3][36]];
				attribute V2P_NDRIVE @[TERM[1][2][39], TERM[1][2][38], !TERM[1][2][37], !TERM[1][2][36], TERM[1][2][35]];
				attribute V2P_SLEW @[TERM[1][3][31], TERM[1][3][35], TERM[1][2][31], TERM[1][2][32], TERM[1][3][32]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][34], TERM[1][2][34]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][2][60], TERM[1][2][46], TERM[1][2][33], TERM[1][2][73]];
			}

			bel IOB[2] {
				attribute PULL @[TERM[1][3][14], TERM[1][2][14], TERM[1][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[1][3][15], TERM[1][2][15], TERM[1][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[1][3][16], TERM[1][2][17]];
				attribute DISABLE_GTS @TERM[1][2][18];
				attribute DCI_MODE @[TERM[1][2][13], TERM[1][2][21], TERM[1][3][20], TERM[1][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[1][3][6];
				attribute V2P_PDRIVE @[TERM[1][3][12], TERM[1][3][11], !TERM[1][3][10], !TERM[1][3][9]];
				attribute V2P_NDRIVE @[TERM[1][2][12], TERM[1][2][11], !TERM[1][2][10], !TERM[1][2][9], TERM[1][2][8]];
				attribute V2P_SLEW @[TERM[1][3][4], TERM[1][3][8], TERM[1][2][4], TERM[1][2][5], TERM[1][3][5]];
				attribute V2P_OUTPUT_MISC @[TERM[1][3][7], TERM[1][2][7]];
			}

			bel IOB[3] {
				attribute PULL @[TERM[0][3][68], TERM[0][2][68], TERM[0][3][67]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][69], TERM[0][2][69], TERM[0][2][70]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][70], TERM[0][2][71]];
				attribute DISABLE_GTS @TERM[0][2][72];
				attribute DCI_MODE @[TERM[0][2][67], TERM[0][2][75], TERM[0][3][74], TERM[0][2][74]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][60];
				attribute V2P_PDRIVE @[TERM[0][3][66], TERM[0][3][65], !TERM[0][3][64], !TERM[0][3][63]];
				attribute V2P_NDRIVE @[TERM[0][2][66], TERM[0][2][65], !TERM[0][2][64], !TERM[0][2][63], TERM[0][2][62]];
				attribute V2P_SLEW @[TERM[0][3][58], TERM[0][3][62], TERM[0][2][58], TERM[0][2][59], TERM[0][3][59]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][61], TERM[0][2][61]];
				attribute V2P_OUTPUT_DIFF @[TERM[1][2][6], TERM[0][2][73], TERM[0][2][60], TERM[1][2][19]];
			}

			bel IOB[4] {
				attribute PULL @[TERM[0][3][41], TERM[0][2][41], TERM[0][3][40]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][42], TERM[0][2][42], TERM[0][2][43]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][43], TERM[0][2][44]];
				attribute DISABLE_GTS @TERM[0][2][45];
				attribute DCI_MODE @[TERM[0][2][40], TERM[0][2][48], TERM[0][3][47], TERM[0][2][47]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][33];
				attribute V2P_PDRIVE @[TERM[0][3][39], TERM[0][3][38], !TERM[0][3][37], !TERM[0][3][36]];
				attribute V2P_NDRIVE @[TERM[0][2][39], TERM[0][2][38], !TERM[0][2][37], !TERM[0][2][36], TERM[0][2][35]];
				attribute V2P_SLEW @[TERM[0][3][31], TERM[0][3][35], TERM[0][2][31], TERM[0][2][32], TERM[0][3][32]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][34], TERM[0][2][34]];
			}

			bel IOB[5] {
				attribute PULL @[TERM[0][3][14], TERM[0][2][14], TERM[0][3][13]] {
					NONE = 0b001,
					PULLUP = 0b011,
					PULLDOWN = 0b000,
					KEEPER = 0b101,
				}
				attribute IBUF_MODE @[TERM[0][3][15], TERM[0][2][15], TERM[0][2][16]] {
					NONE = 0b000,
					VREF = 0b011,
					DIFF = 0b101,
					CMOS = 0b111,
				}
				attribute OUTPUT_ENABLE @[TERM[0][3][16], TERM[0][2][17]];
				attribute DISABLE_GTS @TERM[0][2][18];
				attribute DCI_MODE @[TERM[0][2][13], TERM[0][2][21], TERM[0][3][20], TERM[0][2][20]] {
					NONE = 0b0000,
					OUTPUT = 0b0001,
					OUTPUT_HALF = 0b0010,
					TERM_VCC = 0b1011,
					TERM_SPLIT = 0b0100,
				}
				attribute DCIUPDATEMODE_ASREQUIRED @!TERM[0][3][6];
				attribute V2P_PDRIVE @[TERM[0][3][12], TERM[0][3][11], !TERM[0][3][10], !TERM[0][3][9]];
				attribute V2P_NDRIVE @[TERM[0][2][12], TERM[0][2][11], !TERM[0][2][10], !TERM[0][2][9], TERM[0][2][8]];
				attribute V2P_SLEW @[TERM[0][3][4], TERM[0][3][8], TERM[0][2][4], TERM[0][2][5], TERM[0][3][5]];
				attribute V2P_OUTPUT_MISC @[TERM[0][3][7], TERM[0][2][7]];
				attribute V2P_OUTPUT_DIFF @[TERM[0][2][33], TERM[0][2][19], TERM[0][2][6], TERM[0][2][46]];
			}
		}
	}

	tile_slot CLK {
		bel_slot CLK_INT: routing;
		bel_slot BUFGMUX[0]: BUFGMUX;
		bel_slot BUFGMUX[1]: BUFGMUX;
		bel_slot BUFGMUX[2]: BUFGMUX;
		bel_slot BUFGMUX[3]: BUFGMUX;
		bel_slot BUFGMUX[4]: BUFGMUX;
		bel_slot BUFGMUX[5]: BUFGMUX;
		bel_slot BUFGMUX[6]: BUFGMUX;
		bel_slot BUFGMUX[7]: BUFGMUX;
		bel_slot PCILOGIC: PCILOGIC;
		bel_slot PCILOGICSE: PCILOGICSE;
		bel_slot GLOBALSIG_BUFG[0]: GLOBALSIG_BUFG;
		bel_slot GLOBALSIG_BUFG[1]: GLOBALSIG_BUFG;
		bel_slot DCMCONN: routing;

		tile_class CLK_S {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (rev 4, rev 80);
			bitrect TERM: Vertical (rev 4, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_N10 @[MAIN[3][28], MAIN[3][24], MAIN[3][25], MAIN[3][26], MAIN[3][27]] {
					CELL[1].GCLK_S[0] = 0b00001,
					CELL[1].GCLK_S[1] = 0b00010,
					CELL[1].GCLK_S[2] = 0b00100,
					CELL[1].GCLK_S[3] = 0b01000,
					CELL[1].GCLK_S[4] = 0b10001,
					CELL[1].GCLK_S[5] = 0b10010,
					CELL[1].GCLK_S[6] = 0b10100,
					CELL[1].GCLK_S[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N11 @[MAIN[2][24], MAIN[2][25], MAIN[2][26], MAIN[2][27], MAIN[2][28]] {
					CELL[1].GCLK_S[0] = 0b00001,
					CELL[1].GCLK_S[1] = 0b00010,
					CELL[1].GCLK_S[2] = 0b00100,
					CELL[1].GCLK_S[3] = 0b01000,
					CELL[1].GCLK_S[4] = 0b10001,
					CELL[1].GCLK_S[5] = 0b10010,
					CELL[1].GCLK_S[6] = 0b10100,
					CELL[1].GCLK_S[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N12 @[MAIN[3][18], MAIN[3][14], MAIN[3][15], MAIN[3][16], MAIN[3][17]] {
					CELL[1].GCLK_S[0] = 0b00001,
					CELL[1].GCLK_S[1] = 0b00010,
					CELL[1].GCLK_S[2] = 0b00100,
					CELL[1].GCLK_S[3] = 0b01000,
					CELL[1].GCLK_S[4] = 0b10001,
					CELL[1].GCLK_S[5] = 0b10010,
					CELL[1].GCLK_S[6] = 0b10100,
					CELL[1].GCLK_S[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_N15 @[MAIN[2][14], MAIN[2][15], MAIN[2][16], MAIN[2][17], MAIN[2][18]] {
					CELL[1].GCLK_S[0] = 0b00001,
					CELL[1].GCLK_S[1] = 0b00010,
					CELL[1].GCLK_S[2] = 0b00100,
					CELL[1].GCLK_S[3] = 0b01000,
					CELL[1].GCLK_S[4] = 0b10001,
					CELL[1].GCLK_S[5] = 0b10010,
					CELL[1].GCLK_S[6] = 0b10100,
					CELL[1].GCLK_S[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N10 @[MAIN[0][28], MAIN[0][24], MAIN[0][25], MAIN[0][26], MAIN[0][27]] {
					CELL[1].GCLK_S[0] = 0b10001,
					CELL[1].GCLK_S[1] = 0b10010,
					CELL[1].GCLK_S[2] = 0b10100,
					CELL[1].GCLK_S[3] = 0b11000,
					CELL[1].GCLK_S[4] = 0b00001,
					CELL[1].GCLK_S[5] = 0b00010,
					CELL[1].GCLK_S[6] = 0b00100,
					CELL[1].GCLK_S[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N11 @[MAIN[1][24], MAIN[1][25], MAIN[1][26], MAIN[1][27], MAIN[1][28]] {
					CELL[1].GCLK_S[0] = 0b10001,
					CELL[1].GCLK_S[1] = 0b10010,
					CELL[1].GCLK_S[2] = 0b10100,
					CELL[1].GCLK_S[3] = 0b11000,
					CELL[1].GCLK_S[4] = 0b00001,
					CELL[1].GCLK_S[5] = 0b00010,
					CELL[1].GCLK_S[6] = 0b00100,
					CELL[1].GCLK_S[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N12 @[MAIN[0][18], MAIN[0][14], MAIN[0][15], MAIN[0][16], MAIN[0][17]] {
					CELL[1].GCLK_S[0] = 0b10001,
					CELL[1].GCLK_S[1] = 0b10010,
					CELL[1].GCLK_S[2] = 0b10100,
					CELL[1].GCLK_S[3] = 0b11000,
					CELL[1].GCLK_S[4] = 0b00001,
					CELL[1].GCLK_S[5] = 0b00010,
					CELL[1].GCLK_S[6] = 0b00100,
					CELL[1].GCLK_S[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_N15 @[MAIN[1][14], MAIN[1][15], MAIN[1][16], MAIN[1][17], MAIN[1][18]] {
					CELL[1].GCLK_S[0] = 0b10001,
					CELL[1].GCLK_S[1] = 0b10010,
					CELL[1].GCLK_S[2] = 0b10100,
					CELL[1].GCLK_S[3] = 0b11000,
					CELL[1].GCLK_S[4] = 0b00001,
					CELL[1].GCLK_S[5] = 0b00010,
					CELL[1].GCLK_S[6] = 0b00100,
					CELL[1].GCLK_S[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[0] @[MAIN[0][40], MAIN[0][35], MAIN[0][36], MAIN[0][37], MAIN[0][38], MAIN[0][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[1] @[MAIN[0][52], MAIN[0][47], MAIN[0][48], MAIN[0][49], MAIN[0][50], MAIN[0][51]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[2] @[MAIN[0][64], MAIN[0][59], MAIN[0][60], MAIN[0][61], MAIN[0][62], MAIN[0][63]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[3] @[MAIN[0][76], MAIN[0][71], MAIN[0][72], MAIN[0][73], MAIN[0][74], MAIN[0][75]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[4] @[MAIN[3][40], MAIN[3][35], MAIN[3][36], MAIN[3][37], MAIN[3][38], MAIN[3][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[5] @[MAIN[3][52], MAIN[3][47], MAIN[3][48], MAIN[3][49], MAIN[3][50], MAIN[3][51]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[6] @[MAIN[3][64], MAIN[3][59], MAIN[3][60], MAIN[3][61], MAIN[3][62], MAIN[3][63]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[7] @[MAIN[3][76], MAIN[3][71], MAIN[3][72], MAIN[3][73], MAIN[3][74], MAIN[3][75]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK[0] @[MAIN[0][10], MAIN[0][9], MAIN[0][7], MAIN[0][8]] {
					CELL[0].DCM_BUS[0] = 0b0001,
					CELL[1].OUT_CLKPAD[0] = 0b0010,
					CELL[1].DCM_BUS[0] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[0] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[1] @[MAIN[0][1], MAIN[0][2], MAIN[0][4], MAIN[0][3]] {
					CELL[0].DCM_BUS[1] = 0b0001,
					CELL[1].OUT_CLKPAD[1] = 0b0010,
					CELL[1].DCM_BUS[1] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[1] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[2] @[MAIN[0][0], TERM[0][15], TERM[0][13], TERM[0][14]] {
					CELL[0].DCM_BUS[2] = 0b0001,
					CELL[1].OUT_CLKPAD[2] = 0b0010,
					CELL[1].DCM_BUS[2] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[2] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[3] @[TERM[0][7], TERM[0][8], TERM[0][10], TERM[0][9]] {
					CELL[0].DCM_BUS[3] = 0b0001,
					CELL[1].OUT_CLKPAD[3] = 0b0010,
					CELL[1].DCM_BUS[3] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[3] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[4] @[MAIN[3][10], MAIN[3][9], MAIN[3][8], MAIN[3][7]] {
					CELL[0].OUT_CLKPAD[0] = 0b0001,
					CELL[0].DCM_BUS[4] = 0b0010,
					CELL[1].DCM_BUS[4] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[4] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[5] @[MAIN[3][1], MAIN[3][2], MAIN[3][3], MAIN[3][4]] {
					CELL[0].OUT_CLKPAD[1] = 0b0001,
					CELL[0].DCM_BUS[5] = 0b0010,
					CELL[1].DCM_BUS[5] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[5] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[6] @[MAIN[3][0], TERM[3][15], TERM[3][14], TERM[3][13]] {
					CELL[0].OUT_CLKPAD[2] = 0b0001,
					CELL[0].DCM_BUS[6] = 0b0010,
					CELL[1].DCM_BUS[6] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[6] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[7] @[TERM[3][7], TERM[3][8], TERM[3][9], TERM[3][10]] {
					CELL[0].OUT_CLKPAD[3] = 0b0001,
					CELL[0].DCM_BUS[7] = 0b0010,
					CELL[1].DCM_BUS[7] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[7] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_SEL[0] @[MAIN[1][35], MAIN[1][36], MAIN[1][37], MAIN[1][38], MAIN[1][39], MAIN[1][40]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[1] @[MAIN[1][47], MAIN[1][48], MAIN[1][49], MAIN[1][50], MAIN[1][51], MAIN[1][52]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[2] @[MAIN[1][59], MAIN[1][60], MAIN[1][61], MAIN[1][62], MAIN[1][63], MAIN[1][64]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[3] @[MAIN[1][71], MAIN[1][72], MAIN[1][73], MAIN[1][74], MAIN[1][75], MAIN[1][76]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[4] @[MAIN[2][35], MAIN[2][36], MAIN[2][37], MAIN[2][38], MAIN[2][39], MAIN[2][40]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[5] @[MAIN[2][47], MAIN[2][48], MAIN[2][49], MAIN[2][50], MAIN[2][51], MAIN[2][52]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[6] @[MAIN[2][59], MAIN[2][60], MAIN[2][61], MAIN[2][62], MAIN[2][63], MAIN[2][64]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[7] @[MAIN[2][71], MAIN[2][72], MAIN[2][73], MAIN[2][74], MAIN[2][75], MAIN[2][76]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				permabuf CELL[0].DCM_CLKPAD[0] = CELL[0].OUT_CLKPAD[0];
				permabuf CELL[0].DCM_CLKPAD[1] = CELL[0].OUT_CLKPAD[1];
				permabuf CELL[0].DCM_CLKPAD[2] = CELL[0].OUT_CLKPAD[2];
				permabuf CELL[0].DCM_CLKPAD[3] = CELL[0].OUT_CLKPAD[3];
				permabuf CELL[0].DCM_CLKPAD[4] = CELL[1].OUT_CLKPAD[0];
				permabuf CELL[0].DCM_CLKPAD[5] = CELL[1].OUT_CLKPAD[1];
				permabuf CELL[0].DCM_CLKPAD[6] = CELL[1].OUT_CLKPAD[2];
				permabuf CELL[0].DCM_CLKPAD[7] = CELL[1].OUT_CLKPAD[3];
				permabuf CELL[1].DCM_CLKPAD[0] = CELL[1].OUT_CLKPAD[0];
				permabuf CELL[1].DCM_CLKPAD[1] = CELL[1].OUT_CLKPAD[1];
				permabuf CELL[1].DCM_CLKPAD[2] = CELL[1].OUT_CLKPAD[2];
				permabuf CELL[1].DCM_CLKPAD[3] = CELL[1].OUT_CLKPAD[3];
				permabuf CELL[1].DCM_CLKPAD[4] = CELL[0].OUT_CLKPAD[0];
				permabuf CELL[1].DCM_CLKPAD[5] = CELL[0].OUT_CLKPAD[1];
				permabuf CELL[1].DCM_CLKPAD[6] = CELL[0].OUT_CLKPAD[2];
				permabuf CELL[1].DCM_CLKPAD[7] = CELL[0].OUT_CLKPAD[3];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[1].IMUX_BUFG_CLK[0];
				input I1 = CELL[1].IMUX_BUFG_CLK[1];
				input S = ^CELL[1].IMUX_BUFG_SEL[0] @!MAIN[1][34];
				output O = CELL[1].GCLK_S[0];
				attribute INIT_OUT @[MAIN[0][6]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[1].IMUX_BUFG_CLK[1];
				input I1 = CELL[1].IMUX_BUFG_CLK[0];
				input S = ^CELL[1].IMUX_BUFG_SEL[1] @!MAIN[1][46];
				output O = CELL[1].GCLK_S[1];
				attribute INIT_OUT @[MAIN[0][5]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[1].IMUX_BUFG_CLK[2];
				input I1 = CELL[1].IMUX_BUFG_CLK[3];
				input S = ^CELL[1].IMUX_BUFG_SEL[2] @!MAIN[1][58];
				output O = CELL[1].GCLK_S[2];
				attribute INIT_OUT @[TERM[0][12]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[1].IMUX_BUFG_CLK[3];
				input I1 = CELL[1].IMUX_BUFG_CLK[2];
				input S = ^CELL[1].IMUX_BUFG_SEL[3] @!MAIN[1][70];
				output O = CELL[1].GCLK_S[3];
				attribute INIT_OUT @[TERM[0][11]];
			}

			bel BUFGMUX[4] {
				input I0 = CELL[1].IMUX_BUFG_CLK[4];
				input I1 = CELL[1].IMUX_BUFG_CLK[5];
				input S = ^CELL[1].IMUX_BUFG_SEL[4] @!MAIN[2][34];
				output O = CELL[1].GCLK_S[4];
				attribute INIT_OUT @[MAIN[3][6]];
			}

			bel BUFGMUX[5] {
				input I0 = CELL[1].IMUX_BUFG_CLK[5];
				input I1 = CELL[1].IMUX_BUFG_CLK[4];
				input S = ^CELL[1].IMUX_BUFG_SEL[5] @!MAIN[2][46];
				output O = CELL[1].GCLK_S[5];
				attribute INIT_OUT @[MAIN[3][5]];
			}

			bel BUFGMUX[6] {
				input I0 = CELL[1].IMUX_BUFG_CLK[6];
				input I1 = CELL[1].IMUX_BUFG_CLK[7];
				input S = ^CELL[1].IMUX_BUFG_SEL[6] @!MAIN[2][58];
				output O = CELL[1].GCLK_S[6];
				attribute INIT_OUT @[TERM[3][12]];
			}

			bel BUFGMUX[7] {
				input I0 = CELL[1].IMUX_BUFG_CLK[7];
				input I1 = CELL[1].IMUX_BUFG_CLK[6];
				input S = ^CELL[1].IMUX_BUFG_SEL[7] @!MAIN[2][70];
				output O = CELL[1].GCLK_S[7];
				attribute INIT_OUT @[TERM[3][11]];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!TERM[0][6];
			}

			bel GLOBALSIG_BUFG[1] {
				attribute GWE_ENABLE @!TERM[3][6];
			}

			// wire CELL[1].GCLK_S[0]              BUFGMUX[0].O
			// wire CELL[1].GCLK_S[1]              BUFGMUX[1].O
			// wire CELL[1].GCLK_S[2]              BUFGMUX[2].O
			// wire CELL[1].GCLK_S[3]              BUFGMUX[3].O
			// wire CELL[1].GCLK_S[4]              BUFGMUX[4].O
			// wire CELL[1].GCLK_S[5]              BUFGMUX[5].O
			// wire CELL[1].GCLK_S[6]              BUFGMUX[6].O
			// wire CELL[1].GCLK_S[7]              BUFGMUX[7].O
			// wire CELL[1].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[1].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[1].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[1].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
			// wire CELL[1].IMUX_BUFG_CLK[4]       BUFGMUX[4].I0 BUFGMUX[5].I1
			// wire CELL[1].IMUX_BUFG_CLK[5]       BUFGMUX[4].I1 BUFGMUX[5].I0
			// wire CELL[1].IMUX_BUFG_CLK[6]       BUFGMUX[6].I0 BUFGMUX[7].I1
			// wire CELL[1].IMUX_BUFG_CLK[7]       BUFGMUX[6].I1 BUFGMUX[7].I0
			// wire CELL[1].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[1].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[1].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[1].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
			// wire CELL[1].IMUX_BUFG_SEL[4]       BUFGMUX[4].S
			// wire CELL[1].IMUX_BUFG_SEL[5]       BUFGMUX[5].S
			// wire CELL[1].IMUX_BUFG_SEL[6]       BUFGMUX[6].S
			// wire CELL[1].IMUX_BUFG_SEL[7]       BUFGMUX[7].S
		}

		tile_class CLK_N {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN: Vertical (rev 4, rev 80);
			bitrect TERM: Vertical (rev 4, rev 16);

			switchbox CLK_INT {
				mux CELL[0].OMUX_S0 @[MAIN[3][50], MAIN[3][54], MAIN[3][53], MAIN[3][52], MAIN[3][51]] {
					CELL[1].GCLK_N[0] = 0b00001,
					CELL[1].GCLK_N[1] = 0b00010,
					CELL[1].GCLK_N[2] = 0b00100,
					CELL[1].GCLK_N[3] = 0b01000,
					CELL[1].GCLK_N[4] = 0b10001,
					CELL[1].GCLK_N[5] = 0b10010,
					CELL[1].GCLK_N[6] = 0b10100,
					CELL[1].GCLK_N[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S3 @[MAIN[2][54], MAIN[2][53], MAIN[2][52], MAIN[2][51], MAIN[2][50]] {
					CELL[1].GCLK_N[0] = 0b00001,
					CELL[1].GCLK_N[1] = 0b00010,
					CELL[1].GCLK_N[2] = 0b00100,
					CELL[1].GCLK_N[3] = 0b01000,
					CELL[1].GCLK_N[4] = 0b10001,
					CELL[1].GCLK_N[5] = 0b10010,
					CELL[1].GCLK_N[6] = 0b10100,
					CELL[1].GCLK_N[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S4 @[MAIN[3][60], MAIN[3][64], MAIN[3][63], MAIN[3][62], MAIN[3][61]] {
					CELL[1].GCLK_N[0] = 0b00001,
					CELL[1].GCLK_N[1] = 0b00010,
					CELL[1].GCLK_N[2] = 0b00100,
					CELL[1].GCLK_N[3] = 0b01000,
					CELL[1].GCLK_N[4] = 0b10001,
					CELL[1].GCLK_N[5] = 0b10010,
					CELL[1].GCLK_N[6] = 0b10100,
					CELL[1].GCLK_N[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[0].OMUX_S5 @[MAIN[2][64], MAIN[2][63], MAIN[2][62], MAIN[2][61], MAIN[2][60]] {
					CELL[1].GCLK_N[0] = 0b00001,
					CELL[1].GCLK_N[1] = 0b00010,
					CELL[1].GCLK_N[2] = 0b00100,
					CELL[1].GCLK_N[3] = 0b01000,
					CELL[1].GCLK_N[4] = 0b10001,
					CELL[1].GCLK_N[5] = 0b10010,
					CELL[1].GCLK_N[6] = 0b10100,
					CELL[1].GCLK_N[7] = 0b11000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S0 @[MAIN[0][50], MAIN[0][54], MAIN[0][53], MAIN[0][52], MAIN[0][51]] {
					CELL[1].GCLK_N[0] = 0b10001,
					CELL[1].GCLK_N[1] = 0b10010,
					CELL[1].GCLK_N[2] = 0b10100,
					CELL[1].GCLK_N[3] = 0b11000,
					CELL[1].GCLK_N[4] = 0b00001,
					CELL[1].GCLK_N[5] = 0b00010,
					CELL[1].GCLK_N[6] = 0b00100,
					CELL[1].GCLK_N[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S3 @[MAIN[1][54], MAIN[1][53], MAIN[1][52], MAIN[1][51], MAIN[1][50]] {
					CELL[1].GCLK_N[0] = 0b10001,
					CELL[1].GCLK_N[1] = 0b10010,
					CELL[1].GCLK_N[2] = 0b10100,
					CELL[1].GCLK_N[3] = 0b11000,
					CELL[1].GCLK_N[4] = 0b00001,
					CELL[1].GCLK_N[5] = 0b00010,
					CELL[1].GCLK_N[6] = 0b00100,
					CELL[1].GCLK_N[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S4 @[MAIN[0][60], MAIN[0][64], MAIN[0][63], MAIN[0][62], MAIN[0][61]] {
					CELL[1].GCLK_N[0] = 0b10001,
					CELL[1].GCLK_N[1] = 0b10010,
					CELL[1].GCLK_N[2] = 0b10100,
					CELL[1].GCLK_N[3] = 0b11000,
					CELL[1].GCLK_N[4] = 0b00001,
					CELL[1].GCLK_N[5] = 0b00010,
					CELL[1].GCLK_N[6] = 0b00100,
					CELL[1].GCLK_N[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].OMUX_S5 @[MAIN[1][64], MAIN[1][63], MAIN[1][62], MAIN[1][61], MAIN[1][60]] {
					CELL[1].GCLK_N[0] = 0b10001,
					CELL[1].GCLK_N[1] = 0b10010,
					CELL[1].GCLK_N[2] = 0b10100,
					CELL[1].GCLK_N[3] = 0b11000,
					CELL[1].GCLK_N[4] = 0b00001,
					CELL[1].GCLK_N[5] = 0b00010,
					CELL[1].GCLK_N[6] = 0b00100,
					CELL[1].GCLK_N[7] = 0b01000,
					off = 0b00000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[0] @[MAIN[0][2], MAIN[0][7], MAIN[0][6], MAIN[0][5], MAIN[0][4], MAIN[0][3]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[1] @[MAIN[0][14], MAIN[0][19], MAIN[0][18], MAIN[0][17], MAIN[0][16], MAIN[0][15]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[2] @[MAIN[0][26], MAIN[0][31], MAIN[0][30], MAIN[0][29], MAIN[0][28], MAIN[0][27]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[3] @[MAIN[0][38], MAIN[0][43], MAIN[0][42], MAIN[0][41], MAIN[0][40], MAIN[0][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[4] @[MAIN[3][2], MAIN[3][7], MAIN[3][6], MAIN[3][5], MAIN[3][4], MAIN[3][3]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[5] @[MAIN[3][14], MAIN[3][19], MAIN[3][18], MAIN[3][17], MAIN[3][16], MAIN[3][15]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[6] @[MAIN[3][26], MAIN[3][31], MAIN[3][30], MAIN[3][29], MAIN[3][28], MAIN[3][27]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK_INT[7] @[MAIN[3][38], MAIN[3][43], MAIN[3][42], MAIN[3][41], MAIN[3][40], MAIN[3][39]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_CLK[0] @[MAIN[0][68], MAIN[0][69], MAIN[0][71], MAIN[0][70]] {
					CELL[0].DCM_BUS[0] = 0b0001,
					CELL[1].OUT_CLKPAD[0] = 0b0010,
					CELL[1].DCM_BUS[0] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[0] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[1] @[MAIN[0][77], MAIN[0][76], MAIN[0][74], MAIN[0][75]] {
					CELL[0].DCM_BUS[1] = 0b0001,
					CELL[1].OUT_CLKPAD[1] = 0b0010,
					CELL[1].DCM_BUS[1] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[1] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[2] @[MAIN[0][78], MAIN[0][79], TERM[0][1], TERM[0][0]] {
					CELL[0].DCM_BUS[2] = 0b0001,
					CELL[1].OUT_CLKPAD[2] = 0b0010,
					CELL[1].DCM_BUS[2] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[2] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[3] @[TERM[0][7], TERM[0][6], TERM[0][4], TERM[0][5]] {
					CELL[0].DCM_BUS[3] = 0b0001,
					CELL[1].OUT_CLKPAD[3] = 0b0010,
					CELL[1].DCM_BUS[3] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[3] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[4] @[MAIN[3][68], MAIN[3][69], MAIN[3][70], MAIN[3][71]] {
					CELL[0].OUT_CLKPAD[0] = 0b0001,
					CELL[0].DCM_BUS[4] = 0b0010,
					CELL[1].DCM_BUS[4] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[4] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[5] @[MAIN[3][77], MAIN[3][76], MAIN[3][75], MAIN[3][74]] {
					CELL[0].OUT_CLKPAD[1] = 0b0001,
					CELL[0].DCM_BUS[5] = 0b0010,
					CELL[1].DCM_BUS[5] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[5] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[6] @[MAIN[3][78], MAIN[3][79], TERM[3][0], TERM[3][1]] {
					CELL[0].OUT_CLKPAD[2] = 0b0001,
					CELL[0].DCM_BUS[6] = 0b0010,
					CELL[1].DCM_BUS[6] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[6] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_CLK[7] @[TERM[3][7], TERM[3][6], TERM[3][5], TERM[3][4]] {
					CELL[0].OUT_CLKPAD[3] = 0b0001,
					CELL[0].DCM_BUS[7] = 0b0010,
					CELL[1].DCM_BUS[7] = 0b0100,
					CELL[1].IMUX_BUFG_CLK_INT[7] = 0b1000,
					off = 0b0000,
				}
				mux CELL[1].IMUX_BUFG_SEL[0] @[MAIN[1][7], MAIN[1][6], MAIN[1][5], MAIN[1][4], MAIN[1][3], MAIN[1][2]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[1] @[MAIN[1][19], MAIN[1][18], MAIN[1][17], MAIN[1][16], MAIN[1][15], MAIN[1][14]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[2] @[MAIN[1][31], MAIN[1][30], MAIN[1][29], MAIN[1][28], MAIN[1][27], MAIN[1][26]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[3] @[MAIN[1][43], MAIN[1][42], MAIN[1][41], MAIN[1][40], MAIN[1][39], MAIN[1][38]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[4] @[MAIN[2][7], MAIN[2][6], MAIN[2][5], MAIN[2][4], MAIN[2][3], MAIN[2][2]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[0] = 0b000001,
					CELL[0].DBL_W2[1] = 0b000010,
					CELL[0].DBL_W2[2] = 0b000100,
					CELL[0].DBL_E0[0] = 0b100001,
					CELL[0].DBL_E0[1] = 0b100010,
					CELL[0].DBL_E0[2] = 0b100100,
					CELL[0].DBL_E1[0] = 0b101000,
					CELL[0].DBL_E1[1] = 0b110000,
					CELL[1].DBL_W0[0] = 0b001000,
					CELL[1].DBL_W0[1] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[5] @[MAIN[2][19], MAIN[2][18], MAIN[2][17], MAIN[2][16], MAIN[2][15], MAIN[2][14]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[3] = 0b000001,
					CELL[0].DBL_W2[4] = 0b000010,
					CELL[0].DBL_E0[3] = 0b100001,
					CELL[0].DBL_E0[4] = 0b100010,
					CELL[0].DBL_E1[2] = 0b100100,
					CELL[0].DBL_E1[3] = 0b101000,
					CELL[0].DBL_E1[4] = 0b110000,
					CELL[1].DBL_W0[2] = 0b000100,
					CELL[1].DBL_W0[3] = 0b001000,
					CELL[1].DBL_W0[4] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[6] @[MAIN[2][31], MAIN[2][30], MAIN[2][29], MAIN[2][28], MAIN[2][27], MAIN[2][26]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[5] = 0b000001,
					CELL[0].DBL_W2[6] = 0b000010,
					CELL[0].DBL_W2[7] = 0b000100,
					CELL[0].DBL_E0[5] = 0b100001,
					CELL[0].DBL_E0[6] = 0b100010,
					CELL[0].DBL_E0[7] = 0b100100,
					CELL[0].DBL_E1[5] = 0b101000,
					CELL[0].DBL_E1[6] = 0b110000,
					CELL[1].DBL_W0[5] = 0b001000,
					CELL[1].DBL_W0[6] = 0b010000,
				}
				mux CELL[1].IMUX_BUFG_SEL[7] @[MAIN[2][43], MAIN[2][42], MAIN[2][41], MAIN[2][40], MAIN[2][39], MAIN[2][38]] {
					CELL[0].PULLUP = 0b000000,
					CELL[0].DBL_W2[8] = 0b000001,
					CELL[0].DBL_W2[9] = 0b000010,
					CELL[0].DBL_E0[8] = 0b100001,
					CELL[0].DBL_E0[9] = 0b100010,
					CELL[0].DBL_E1[7] = 0b100100,
					CELL[0].DBL_E1[8] = 0b101000,
					CELL[0].DBL_E1[9] = 0b110000,
					CELL[1].DBL_W0[7] = 0b000100,
					CELL[1].DBL_W0[8] = 0b001000,
					CELL[1].DBL_W0[9] = 0b010000,
				}
				permabuf CELL[0].DCM_CLKPAD[0] = CELL[0].OUT_CLKPAD[0];
				permabuf CELL[0].DCM_CLKPAD[1] = CELL[0].OUT_CLKPAD[1];
				permabuf CELL[0].DCM_CLKPAD[2] = CELL[0].OUT_CLKPAD[2];
				permabuf CELL[0].DCM_CLKPAD[3] = CELL[0].OUT_CLKPAD[3];
				permabuf CELL[0].DCM_CLKPAD[4] = CELL[1].OUT_CLKPAD[0];
				permabuf CELL[0].DCM_CLKPAD[5] = CELL[1].OUT_CLKPAD[1];
				permabuf CELL[0].DCM_CLKPAD[6] = CELL[1].OUT_CLKPAD[2];
				permabuf CELL[0].DCM_CLKPAD[7] = CELL[1].OUT_CLKPAD[3];
				permabuf CELL[1].DCM_CLKPAD[0] = CELL[1].OUT_CLKPAD[0];
				permabuf CELL[1].DCM_CLKPAD[1] = CELL[1].OUT_CLKPAD[1];
				permabuf CELL[1].DCM_CLKPAD[2] = CELL[1].OUT_CLKPAD[2];
				permabuf CELL[1].DCM_CLKPAD[3] = CELL[1].OUT_CLKPAD[3];
				permabuf CELL[1].DCM_CLKPAD[4] = CELL[0].OUT_CLKPAD[0];
				permabuf CELL[1].DCM_CLKPAD[5] = CELL[0].OUT_CLKPAD[1];
				permabuf CELL[1].DCM_CLKPAD[6] = CELL[0].OUT_CLKPAD[2];
				permabuf CELL[1].DCM_CLKPAD[7] = CELL[0].OUT_CLKPAD[3];
			}

			bel BUFGMUX[0] {
				input I0 = CELL[1].IMUX_BUFG_CLK[0];
				input I1 = CELL[1].IMUX_BUFG_CLK[1];
				input S = ^CELL[1].IMUX_BUFG_SEL[0] @!MAIN[1][8];
				output O = CELL[1].GCLK_N[0];
				attribute INIT_OUT @[MAIN[0][72]];
			}

			bel BUFGMUX[1] {
				input I0 = CELL[1].IMUX_BUFG_CLK[1];
				input I1 = CELL[1].IMUX_BUFG_CLK[0];
				input S = ^CELL[1].IMUX_BUFG_SEL[1] @!MAIN[1][20];
				output O = CELL[1].GCLK_N[1];
				attribute INIT_OUT @[MAIN[0][73]];
			}

			bel BUFGMUX[2] {
				input I0 = CELL[1].IMUX_BUFG_CLK[2];
				input I1 = CELL[1].IMUX_BUFG_CLK[3];
				input S = ^CELL[1].IMUX_BUFG_SEL[2] @!MAIN[1][32];
				output O = CELL[1].GCLK_N[2];
				attribute INIT_OUT @[TERM[0][2]];
			}

			bel BUFGMUX[3] {
				input I0 = CELL[1].IMUX_BUFG_CLK[3];
				input I1 = CELL[1].IMUX_BUFG_CLK[2];
				input S = ^CELL[1].IMUX_BUFG_SEL[3] @!MAIN[1][44];
				output O = CELL[1].GCLK_N[3];
				attribute INIT_OUT @[TERM[0][3]];
			}

			bel BUFGMUX[4] {
				input I0 = CELL[1].IMUX_BUFG_CLK[4];
				input I1 = CELL[1].IMUX_BUFG_CLK[5];
				input S = ^CELL[1].IMUX_BUFG_SEL[4] @!MAIN[2][8];
				output O = CELL[1].GCLK_N[4];
				attribute INIT_OUT @[MAIN[3][72]];
			}

			bel BUFGMUX[5] {
				input I0 = CELL[1].IMUX_BUFG_CLK[5];
				input I1 = CELL[1].IMUX_BUFG_CLK[4];
				input S = ^CELL[1].IMUX_BUFG_SEL[5] @!MAIN[2][20];
				output O = CELL[1].GCLK_N[5];
				attribute INIT_OUT @[MAIN[3][73]];
			}

			bel BUFGMUX[6] {
				input I0 = CELL[1].IMUX_BUFG_CLK[6];
				input I1 = CELL[1].IMUX_BUFG_CLK[7];
				input S = ^CELL[1].IMUX_BUFG_SEL[6] @!MAIN[2][32];
				output O = CELL[1].GCLK_N[6];
				attribute INIT_OUT @[TERM[3][2]];
			}

			bel BUFGMUX[7] {
				input I0 = CELL[1].IMUX_BUFG_CLK[7];
				input I1 = CELL[1].IMUX_BUFG_CLK[6];
				input S = ^CELL[1].IMUX_BUFG_SEL[7] @!MAIN[2][44];
				output O = CELL[1].GCLK_N[7];
				attribute INIT_OUT @[TERM[3][3]];
			}

			bel GLOBALSIG_BUFG[0] {
				attribute GWE_ENABLE @!TERM[0][8];
			}

			bel GLOBALSIG_BUFG[1] {
				attribute GWE_ENABLE @!TERM[3][8];
			}

			// wire CELL[1].GCLK_N[0]              BUFGMUX[0].O
			// wire CELL[1].GCLK_N[1]              BUFGMUX[1].O
			// wire CELL[1].GCLK_N[2]              BUFGMUX[2].O
			// wire CELL[1].GCLK_N[3]              BUFGMUX[3].O
			// wire CELL[1].GCLK_N[4]              BUFGMUX[4].O
			// wire CELL[1].GCLK_N[5]              BUFGMUX[5].O
			// wire CELL[1].GCLK_N[6]              BUFGMUX[6].O
			// wire CELL[1].GCLK_N[7]              BUFGMUX[7].O
			// wire CELL[1].IMUX_BUFG_CLK[0]       BUFGMUX[0].I0 BUFGMUX[1].I1
			// wire CELL[1].IMUX_BUFG_CLK[1]       BUFGMUX[0].I1 BUFGMUX[1].I0
			// wire CELL[1].IMUX_BUFG_CLK[2]       BUFGMUX[2].I0 BUFGMUX[3].I1
			// wire CELL[1].IMUX_BUFG_CLK[3]       BUFGMUX[2].I1 BUFGMUX[3].I0
			// wire CELL[1].IMUX_BUFG_CLK[4]       BUFGMUX[4].I0 BUFGMUX[5].I1
			// wire CELL[1].IMUX_BUFG_CLK[5]       BUFGMUX[4].I1 BUFGMUX[5].I0
			// wire CELL[1].IMUX_BUFG_CLK[6]       BUFGMUX[6].I0 BUFGMUX[7].I1
			// wire CELL[1].IMUX_BUFG_CLK[7]       BUFGMUX[6].I1 BUFGMUX[7].I0
			// wire CELL[1].IMUX_BUFG_SEL[0]       BUFGMUX[0].S
			// wire CELL[1].IMUX_BUFG_SEL[1]       BUFGMUX[1].S
			// wire CELL[1].IMUX_BUFG_SEL[2]       BUFGMUX[2].S
			// wire CELL[1].IMUX_BUFG_SEL[3]       BUFGMUX[3].S
			// wire CELL[1].IMUX_BUFG_SEL[4]       BUFGMUX[4].S
			// wire CELL[1].IMUX_BUFG_SEL[5]       BUFGMUX[5].S
			// wire CELL[1].IMUX_BUFG_SEL[6]       BUFGMUX[6].S
			// wire CELL[1].IMUX_BUFG_SEL[7]       BUFGMUX[7].S
		}

		tile_class DCMCONN_S {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			switchbox DCMCONN {
				progbuf DCM_BUS[0] = OMUX[0] @TERM[21][10];
				progbuf DCM_BUS[1] = OMUX[3] @TERM[20][9];
				progbuf DCM_BUS[2] = OMUX[4] @TERM[21][11];
				progbuf DCM_BUS[3] = OMUX[5] @TERM[20][6];
				progbuf DCM_BUS[4] = OMUX[0] @TERM[20][11];
				progbuf DCM_BUS[5] = OMUX[3] @TERM[20][10];
				progbuf DCM_BUS[6] = OMUX[4] @TERM[20][7];
				progbuf DCM_BUS[7] = OMUX[5] @TERM[20][8];
			}
		}

		tile_class DCMCONN_N {
			cell CELL;
			bitrect TERM: Vertical (rev 22, rev 12);

			switchbox DCMCONN {
				progbuf DCM_BUS[0] = OMUX[10] @TERM[21][10];
				progbuf DCM_BUS[1] = OMUX[11] @TERM[20][9];
				progbuf DCM_BUS[2] = OMUX[12] @TERM[21][11];
				progbuf DCM_BUS[3] = OMUX[15] @TERM[20][6];
				progbuf DCM_BUS[4] = OMUX[10] @TERM[20][11];
				progbuf DCM_BUS[5] = OMUX[11] @TERM[20][10];
				progbuf DCM_BUS[6] = OMUX[12] @TERM[20][7];
				progbuf DCM_BUS[7] = OMUX[15] @TERM[20][8];
			}
		}

		tile_class PCI_W {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];

			bel PCILOGIC {
				input FI[0] = CELL[1].OMUX[14];
				input FI[1] = CELL[1].OMUX[9];
				input FI[2] = CELL[2].OMUX[1];
				input FI[3] = CELL[2].OMUX[6];
				input SI[0] = CELL[1].DBL_E2[5];
				input SI[1] = CELL[1].DBL_E2[6];
				input SI[2] = CELL[1].DBL_E2[7];
				input SI[3] = CELL[1].DBL_E2[8];
				input SI[4] = CELL[1].DBL_E2[9];
				input SI[5] = CELL[1].DBL_E2_S[0];
				input SI[6] = CELL[1].DBL_E2_S[1];
				input SI[7] = CELL[2].DBL_E2[2];
				input SI[8] = CELL[2].DBL_E2[3];
				input SI[9] = CELL[2].DBL_E2[4];
				output OUT[0] = CELL[1].OUT_PCI[0];
				output OUT[1] = CELL[1].OUT_PCI[1];
				output OUT[2] = CELL[0].OUT_PCI[0];
				output OUT[3] = CELL[2].OUT_PCI[0];
				output OUT[4] = CELL[2].OUT_PCI[1];
				output OUT[5] = CELL[3].OUT_PCI[0];
			}

			// wire CELL[0].OUT_PCI[0]             PCILOGIC.OUT[2]
			// wire CELL[1].OMUX[9]                PCILOGIC.FI[1]
			// wire CELL[1].OMUX[14]               PCILOGIC.FI[0]
			// wire CELL[1].DBL_E2[5]              PCILOGIC.SI[0]
			// wire CELL[1].DBL_E2[6]              PCILOGIC.SI[1]
			// wire CELL[1].DBL_E2[7]              PCILOGIC.SI[2]
			// wire CELL[1].DBL_E2[8]              PCILOGIC.SI[3]
			// wire CELL[1].DBL_E2[9]              PCILOGIC.SI[4]
			// wire CELL[1].DBL_E2_S[0]            PCILOGIC.SI[5]
			// wire CELL[1].DBL_E2_S[1]            PCILOGIC.SI[6]
			// wire CELL[1].OUT_PCI[0]             PCILOGIC.OUT[0]
			// wire CELL[1].OUT_PCI[1]             PCILOGIC.OUT[1]
			// wire CELL[2].OMUX[1]                PCILOGIC.FI[2]
			// wire CELL[2].OMUX[6]                PCILOGIC.FI[3]
			// wire CELL[2].DBL_E2[2]              PCILOGIC.SI[7]
			// wire CELL[2].DBL_E2[3]              PCILOGIC.SI[8]
			// wire CELL[2].DBL_E2[4]              PCILOGIC.SI[9]
			// wire CELL[2].OUT_PCI[0]             PCILOGIC.OUT[3]
			// wire CELL[2].OUT_PCI[1]             PCILOGIC.OUT[4]
			// wire CELL[3].OUT_PCI[0]             PCILOGIC.OUT[5]
		}

		tile_class PCI_E {
			cell CELL[0];
			cell CELL[1];
			cell CELL[2];
			cell CELL[3];

			bel PCILOGIC {
				input FI[0] = CELL[1].OMUX[8];
				input FI[1] = CELL[1].OMUX[13];
				input FI[2] = CELL[2].OMUX[2];
				input FI[3] = CELL[2].OMUX[7];
				input SI[0] = CELL[1].DBL_W2[5];
				input SI[1] = CELL[1].DBL_W2[6];
				input SI[2] = CELL[1].DBL_W2[7];
				input SI[3] = CELL[1].DBL_W2[8];
				input SI[4] = CELL[1].DBL_W2[9];
				input SI[5] = CELL[2].DBL_W2[0];
				input SI[6] = CELL[2].DBL_W2[1];
				input SI[7] = CELL[2].DBL_W2[2];
				input SI[8] = CELL[2].DBL_W2[3];
				input SI[9] = CELL[2].DBL_W2[4];
				output OUT[0] = CELL[1].OUT_PCI[0];
				output OUT[1] = CELL[1].OUT_PCI[1];
				output OUT[2] = CELL[0].OUT_PCI[0];
				output OUT[3] = CELL[2].OUT_PCI[0];
				output OUT[4] = CELL[2].OUT_PCI[1];
				output OUT[5] = CELL[3].OUT_PCI[0];
			}

			// wire CELL[0].OUT_PCI[0]             PCILOGIC.OUT[2]
			// wire CELL[1].OMUX[8]                PCILOGIC.FI[0]
			// wire CELL[1].OMUX[13]               PCILOGIC.FI[1]
			// wire CELL[1].DBL_W2[5]              PCILOGIC.SI[0]
			// wire CELL[1].DBL_W2[6]              PCILOGIC.SI[1]
			// wire CELL[1].DBL_W2[7]              PCILOGIC.SI[2]
			// wire CELL[1].DBL_W2[8]              PCILOGIC.SI[3]
			// wire CELL[1].DBL_W2[9]              PCILOGIC.SI[4]
			// wire CELL[1].OUT_PCI[0]             PCILOGIC.OUT[0]
			// wire CELL[1].OUT_PCI[1]             PCILOGIC.OUT[1]
			// wire CELL[2].OMUX[2]                PCILOGIC.FI[2]
			// wire CELL[2].OMUX[7]                PCILOGIC.FI[3]
			// wire CELL[2].DBL_W2[0]              PCILOGIC.SI[5]
			// wire CELL[2].DBL_W2[1]              PCILOGIC.SI[6]
			// wire CELL[2].DBL_W2[2]              PCILOGIC.SI[7]
			// wire CELL[2].DBL_W2[3]              PCILOGIC.SI[8]
			// wire CELL[2].DBL_W2[4]              PCILOGIC.SI[9]
			// wire CELL[2].OUT_PCI[0]             PCILOGIC.OUT[3]
			// wire CELL[2].OUT_PCI[1]             PCILOGIC.OUT[4]
			// wire CELL[3].OUT_PCI[0]             PCILOGIC.OUT[5]
		}
	}

	tile_slot HROW {
		bel_slot HROW: routing;

		tile_class HROW {
			cell CELL_W;
			cell CELL_E;
			bitrect CLK[0]: Vertical (rev 4, rev 80);
			bitrect CLK[1]: Vertical (rev 4, rev 80);
			bitrect CLK[2]: Vertical (rev 4, rev 80);
			bitrect CLK[3]: Vertical (rev 4, rev 80);

			switchbox HROW {
				mux CELL_W.GCLK_ROW[0] @[CLK[0][3][25]] {
					CELL_W.GCLK_S[0] = 0b0,
					CELL_W.GCLK_N[0] = 0b1,
				}
				mux CELL_W.GCLK_ROW[1] @[CLK[0][3][57]] {
					CELL_W.GCLK_S[1] = 0b0,
					CELL_W.GCLK_N[1] = 0b1,
				}
				mux CELL_W.GCLK_ROW[2] @[CLK[1][3][25]] {
					CELL_W.GCLK_S[2] = 0b0,
					CELL_W.GCLK_N[2] = 0b1,
				}
				mux CELL_W.GCLK_ROW[3] @[CLK[1][3][57]] {
					CELL_W.GCLK_S[3] = 0b0,
					CELL_W.GCLK_N[3] = 0b1,
				}
				mux CELL_W.GCLK_ROW[4] @[CLK[3][3][57]] {
					CELL_W.GCLK_S[4] = 0b0,
					CELL_W.GCLK_N[4] = 0b1,
				}
				mux CELL_W.GCLK_ROW[5] @[CLK[3][3][25]] {
					CELL_W.GCLK_S[5] = 0b0,
					CELL_W.GCLK_N[5] = 0b1,
				}
				mux CELL_W.GCLK_ROW[6] @[CLK[2][3][57]] {
					CELL_W.GCLK_S[6] = 0b0,
					CELL_W.GCLK_N[6] = 0b1,
				}
				mux CELL_W.GCLK_ROW[7] @[CLK[2][3][25]] {
					CELL_W.GCLK_S[7] = 0b0,
					CELL_W.GCLK_N[7] = 0b1,
				}
				mux CELL_E.GCLK_ROW[0] @[CLK[0][0][25]] {
					CELL_W.GCLK_S[0] = 0b0,
					CELL_W.GCLK_N[0] = 0b1,
				}
				mux CELL_E.GCLK_ROW[1] @[CLK[0][0][57]] {
					CELL_W.GCLK_S[1] = 0b0,
					CELL_W.GCLK_N[1] = 0b1,
				}
				mux CELL_E.GCLK_ROW[2] @[CLK[1][0][25]] {
					CELL_W.GCLK_S[2] = 0b0,
					CELL_W.GCLK_N[2] = 0b1,
				}
				mux CELL_E.GCLK_ROW[3] @[CLK[1][0][57]] {
					CELL_W.GCLK_S[3] = 0b0,
					CELL_W.GCLK_N[3] = 0b1,
				}
				mux CELL_E.GCLK_ROW[4] @[CLK[3][0][57]] {
					CELL_W.GCLK_S[4] = 0b0,
					CELL_W.GCLK_N[4] = 0b1,
				}
				mux CELL_E.GCLK_ROW[5] @[CLK[3][0][25]] {
					CELL_W.GCLK_S[5] = 0b0,
					CELL_W.GCLK_N[5] = 0b1,
				}
				mux CELL_E.GCLK_ROW[6] @[CLK[2][0][57]] {
					CELL_W.GCLK_S[6] = 0b0,
					CELL_W.GCLK_N[6] = 0b1,
				}
				mux CELL_E.GCLK_ROW[7] @[CLK[2][0][25]] {
					CELL_W.GCLK_S[7] = 0b0,
					CELL_W.GCLK_N[7] = 0b1,
				}
			}
		}

		tile_class HROW_S {
			cell CELL_W;
			cell CELL_E;
			bitrect CLK_S: Vertical (rev 4, rev 16);
			bitrect CLK[0]: Vertical (rev 4, rev 80);
			bitrect CLK[1]: Vertical (rev 4, rev 80);
			bitrect CLK[2]: Vertical (rev 4, rev 80);

			switchbox HROW {
				mux CELL_W.GCLK_ROW[0] @[CLK_S[3][5]] {
					CELL_W.GCLK_S[0] = 0b0,
					CELL_W.GCLK_N[0] = 0b1,
				}
				mux CELL_W.GCLK_ROW[1] @[CLK_S[2][5]] {
					CELL_W.GCLK_S[1] = 0b0,
					CELL_W.GCLK_N[1] = 0b1,
				}
				mux CELL_W.GCLK_ROW[2] @[CLK_S[3][4]] {
					CELL_W.GCLK_S[2] = 0b0,
					CELL_W.GCLK_N[2] = 0b1,
				}
				mux CELL_W.GCLK_ROW[3] @[CLK_S[2][4]] {
					CELL_W.GCLK_S[3] = 0b0,
					CELL_W.GCLK_N[3] = 0b1,
				}
				mux CELL_W.GCLK_ROW[4] @[CLK[2][3][57]] {
					CELL_W.GCLK_S[4] = 0b0,
					CELL_W.GCLK_N[4] = 0b1,
				}
				mux CELL_W.GCLK_ROW[5] @[CLK[2][3][25]] {
					CELL_W.GCLK_S[5] = 0b0,
					CELL_W.GCLK_N[5] = 0b1,
				}
				mux CELL_W.GCLK_ROW[6] @[CLK[1][3][57]] {
					CELL_W.GCLK_S[6] = 0b0,
					CELL_W.GCLK_N[6] = 0b1,
				}
				mux CELL_W.GCLK_ROW[7] @[CLK[1][3][25]] {
					CELL_W.GCLK_S[7] = 0b0,
					CELL_W.GCLK_N[7] = 0b1,
				}
				mux CELL_E.GCLK_ROW[0] @[CLK_S[0][5]] {
					CELL_W.GCLK_S[0] = 0b0,
					CELL_W.GCLK_N[0] = 0b1,
				}
				mux CELL_E.GCLK_ROW[1] @[CLK_S[1][5]] {
					CELL_W.GCLK_S[1] = 0b0,
					CELL_W.GCLK_N[1] = 0b1,
				}
				mux CELL_E.GCLK_ROW[2] @[CLK_S[0][4]] {
					CELL_W.GCLK_S[2] = 0b0,
					CELL_W.GCLK_N[2] = 0b1,
				}
				mux CELL_E.GCLK_ROW[3] @[CLK_S[1][4]] {
					CELL_W.GCLK_S[3] = 0b0,
					CELL_W.GCLK_N[3] = 0b1,
				}
				mux CELL_E.GCLK_ROW[4] @[CLK[2][0][57]] {
					CELL_W.GCLK_S[4] = 0b0,
					CELL_W.GCLK_N[4] = 0b1,
				}
				mux CELL_E.GCLK_ROW[5] @[CLK[2][0][25]] {
					CELL_W.GCLK_S[5] = 0b0,
					CELL_W.GCLK_N[5] = 0b1,
				}
				mux CELL_E.GCLK_ROW[6] @[CLK[1][0][57]] {
					CELL_W.GCLK_S[6] = 0b0,
					CELL_W.GCLK_N[6] = 0b1,
				}
				mux CELL_E.GCLK_ROW[7] @[CLK[1][0][25]] {
					CELL_W.GCLK_S[7] = 0b0,
					CELL_W.GCLK_N[7] = 0b1,
				}
			}
		}

		tile_class HROW_N {
			cell CELL_W;
			cell CELL_E;
			bitrect CLK[0]: Vertical (rev 4, rev 80);
			bitrect CLK[1]: Vertical (rev 4, rev 80);
			bitrect CLK[2]: Vertical (rev 4, rev 80);
			bitrect CLK_N: Vertical (rev 4, rev 16);

			switchbox HROW {
				mux CELL_W.GCLK_ROW[0] @[CLK[0][3][25]] {
					CELL_W.GCLK_S[0] = 0b0,
					CELL_W.GCLK_N[0] = 0b1,
				}
				mux CELL_W.GCLK_ROW[1] @[CLK[0][3][57]] {
					CELL_W.GCLK_S[1] = 0b0,
					CELL_W.GCLK_N[1] = 0b1,
				}
				mux CELL_W.GCLK_ROW[2] @[CLK[1][3][25]] {
					CELL_W.GCLK_S[2] = 0b0,
					CELL_W.GCLK_N[2] = 0b1,
				}
				mux CELL_W.GCLK_ROW[3] @[CLK[1][3][57]] {
					CELL_W.GCLK_S[3] = 0b0,
					CELL_W.GCLK_N[3] = 0b1,
				}
				mux CELL_W.GCLK_ROW[4] @[CLK_N[3][10]] {
					CELL_W.GCLK_S[4] = 0b0,
					CELL_W.GCLK_N[4] = 0b1,
				}
				mux CELL_W.GCLK_ROW[5] @[CLK_N[2][10]] {
					CELL_W.GCLK_S[5] = 0b0,
					CELL_W.GCLK_N[5] = 0b1,
				}
				mux CELL_W.GCLK_ROW[6] @[CLK_N[3][11]] {
					CELL_W.GCLK_S[6] = 0b0,
					CELL_W.GCLK_N[6] = 0b1,
				}
				mux CELL_W.GCLK_ROW[7] @[CLK_N[2][11]] {
					CELL_W.GCLK_S[7] = 0b0,
					CELL_W.GCLK_N[7] = 0b1,
				}
				mux CELL_E.GCLK_ROW[0] @[CLK[0][0][25]] {
					CELL_W.GCLK_S[0] = 0b0,
					CELL_W.GCLK_N[0] = 0b1,
				}
				mux CELL_E.GCLK_ROW[1] @[CLK[0][0][57]] {
					CELL_W.GCLK_S[1] = 0b0,
					CELL_W.GCLK_N[1] = 0b1,
				}
				mux CELL_E.GCLK_ROW[2] @[CLK[1][0][25]] {
					CELL_W.GCLK_S[2] = 0b0,
					CELL_W.GCLK_N[2] = 0b1,
				}
				mux CELL_E.GCLK_ROW[3] @[CLK[1][0][57]] {
					CELL_W.GCLK_S[3] = 0b0,
					CELL_W.GCLK_N[3] = 0b1,
				}
				mux CELL_E.GCLK_ROW[4] @[CLK_N[0][10]] {
					CELL_W.GCLK_S[4] = 0b0,
					CELL_W.GCLK_N[4] = 0b1,
				}
				mux CELL_E.GCLK_ROW[5] @[CLK_N[1][10]] {
					CELL_W.GCLK_S[5] = 0b0,
					CELL_W.GCLK_N[5] = 0b1,
				}
				mux CELL_E.GCLK_ROW[6] @[CLK_N[0][11]] {
					CELL_W.GCLK_S[6] = 0b0,
					CELL_W.GCLK_N[6] = 0b1,
				}
				mux CELL_E.GCLK_ROW[7] @[CLK_N[1][11]] {
					CELL_W.GCLK_S[7] = 0b0,
					CELL_W.GCLK_N[7] = 0b1,
				}
			}
		}
	}

	tile_slot HCLK {
		bel_slot HCLK: routing;
		bel_slot GLOBALSIG_HCLK: GLOBALSIG_HCLK_V2;

		tile_class HCLK {
			cell S;
			cell N;
			bitrect MAIN: Vertical (rev 22, rev 1);

			switchbox HCLK {
				progbuf S.GCLK[0] = N.GCLK_ROW[0] @MAIN[3][0];
				progbuf S.GCLK[1] = N.GCLK_ROW[1] @MAIN[5][0];
				progbuf S.GCLK[2] = N.GCLK_ROW[2] @MAIN[7][0];
				progbuf S.GCLK[3] = N.GCLK_ROW[3] @MAIN[9][0];
				progbuf S.GCLK[4] = N.GCLK_ROW[4] @MAIN[11][0];
				progbuf S.GCLK[5] = N.GCLK_ROW[5] @MAIN[13][0];
				progbuf S.GCLK[6] = N.GCLK_ROW[6] @MAIN[15][0];
				progbuf S.GCLK[7] = N.GCLK_ROW[7] @MAIN[17][0];
				progbuf N.GCLK[0] = N.GCLK_ROW[0] @MAIN[0][0];
				progbuf N.GCLK[1] = N.GCLK_ROW[1] @MAIN[4][0];
				progbuf N.GCLK[2] = N.GCLK_ROW[2] @MAIN[6][0];
				progbuf N.GCLK[3] = N.GCLK_ROW[3] @MAIN[8][0];
				progbuf N.GCLK[4] = N.GCLK_ROW[4] @MAIN[10][0];
				progbuf N.GCLK[5] = N.GCLK_ROW[5] @MAIN[12][0];
				progbuf N.GCLK[6] = N.GCLK_ROW[6] @MAIN[14][0];
				progbuf N.GCLK[7] = N.GCLK_ROW[7] @MAIN[16][0];
			}

			bel GLOBALSIG_HCLK {
				attribute GWE_GHIGH_S_ENABLE @!MAIN[19][0];
				attribute GWE_GHIGH_N_ENABLE @!MAIN[18][0];
				attribute GSR_S_ENABLE @!MAIN[21][0];
				attribute GSR_N_ENABLE @!MAIN[20][0];
			}
		}
	}

	tile_slot RANDOR {
		bel_slot RANDOR: RANDOR;
		bel_slot RANDOR_INIT: RANDOR_INIT;
	}

	tile_slot GLOBAL {
		bel_slot GLOBAL: GLOBAL;

		tile_class GLOBAL {
			bitrect COR: Horizontal (1, rev 32);
			bitrect CTL: Horizontal (1, rev 32);

			bel GLOBAL {
				attribute GWE_CYCLE @[COR[0][2], COR[0][1], COR[0][0]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					DONE = 0b110,
					KEEP = 0b111,
				}
				attribute GTS_CYCLE @[COR[0][5], COR[0][4], COR[0][3]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					DONE = 0b110,
					KEEP = 0b111,
				}
				attribute LOCK_CYCLE @[COR[0][8], COR[0][7], COR[0][6]] {
					_0 = 0b000,
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					NOWAIT = 0b111,
				}
				attribute MATCH_CYCLE @[COR[0][11], COR[0][10], COR[0][9]] {
					_0 = 0b000,
					_1 = 0b001,
					_2 = 0b010,
					_3 = 0b011,
					_4 = 0b100,
					_5 = 0b101,
					_6 = 0b110,
					NOWAIT = 0b111,
				}
				attribute DONE_CYCLE @[COR[0][14], COR[0][13], COR[0][12]] {
					_1 = 0b000,
					_2 = 0b001,
					_3 = 0b010,
					_4 = 0b011,
					_5 = 0b100,
					_6 = 0b101,
					KEEP = 0b111,
				}
				attribute STARTUP_CLOCK @[COR[0][16], COR[0][15]] {
					CCLK = 0b00,
					USERCLK = 0b01,
					JTAGCLK = 0b10,
				}
				attribute CONFIG_RATE_V2 @[COR[0][22], COR[0][21], COR[0][20], COR[0][19], COR[0][18], COR[0][17]] {
					_4 = 0b000010,
					_5 = 0b010001,
					_7 = 0b000100,
					_8 = 0b000101,
					_9 = 0b000110,
					_10 = 0b000111,
					_13 = 0b001010,
					_15 = 0b001101,
					_20 = 0b010111,
					_26 = 0b011010,
					_30 = 0b011101,
					_34 = 0b110010,
					_41 = 0b100111,
					_51 = 0b101010,
					_55 = 0b110100,
					_60 = 0b101101,
					_130 = 0b111111,
				}
				attribute CAPTURE_ONESHOT @COR[0][23];
				attribute DRIVE_DONE @COR[0][24];
				attribute DONE_PIPE @COR[0][25];
				attribute DCM_SHUTDOWN @COR[0][26];
				attribute POWERDOWN_STATUS @COR[0][28];
				attribute CRC_ENABLE @!COR[0][29];
				attribute GTS_USR_B @CTL[0][0];
				attribute VGG_TEST @CTL[0][1];
				attribute BCLK_TEST @CTL[0][2];
				attribute SECURITY @[CTL[0][5], CTL[0][4]] {
					NONE = 0b00,
					LEVEL1 = 0b01,
					LEVEL2 = 0b10,
				}
				attribute PERSIST @CTL[0][3];
			}
		}
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass OMUX_E2 = OMUX[2];
			pass OMUX_SE3 = OMUX_S3;
			pass OMUX_E7 = OMUX[7];
			pass OMUX_E8 = OMUX[8];
			pass OMUX_NE12 = OMUX_N12;
			pass OMUX_E13 = OMUX[13];
			pass DBL_E1[0] = DBL_E0[0];
			pass DBL_E1[1] = DBL_E0[1];
			pass DBL_E1[2] = DBL_E0[2];
			pass DBL_E1[3] = DBL_E0[3];
			pass DBL_E1[4] = DBL_E0[4];
			pass DBL_E1[5] = DBL_E0[5];
			pass DBL_E1[6] = DBL_E0[6];
			pass DBL_E1[7] = DBL_E0[7];
			pass DBL_E1[8] = DBL_E0[8];
			pass DBL_E1[9] = DBL_E0[9];
			pass DBL_E2[0] = DBL_E1[0];
			pass DBL_E2[1] = DBL_E1[1];
			pass DBL_E2[2] = DBL_E1[2];
			pass DBL_E2[3] = DBL_E1[3];
			pass DBL_E2[4] = DBL_E1[4];
			pass DBL_E2[5] = DBL_E1[5];
			pass DBL_E2[6] = DBL_E1[6];
			pass DBL_E2[7] = DBL_E1[7];
			pass DBL_E2[8] = DBL_E1[8];
			pass DBL_E2[9] = DBL_E1[9];
			pass HEX_E1[0] = HEX_E0[0];
			pass HEX_E1[1] = HEX_E0[1];
			pass HEX_E1[2] = HEX_E0[2];
			pass HEX_E1[3] = HEX_E0[3];
			pass HEX_E1[4] = HEX_E0[4];
			pass HEX_E1[5] = HEX_E0[5];
			pass HEX_E1[6] = HEX_E0[6];
			pass HEX_E1[7] = HEX_E0[7];
			pass HEX_E1[8] = HEX_E0[8];
			pass HEX_E1[9] = HEX_E0[9];
			pass HEX_E2[0] = HEX_E1[0];
			pass HEX_E2[1] = HEX_E1[1];
			pass HEX_E2[2] = HEX_E1[2];
			pass HEX_E2[3] = HEX_E1[3];
			pass HEX_E2[4] = HEX_E1[4];
			pass HEX_E2[5] = HEX_E1[5];
			pass HEX_E2[6] = HEX_E1[6];
			pass HEX_E2[7] = HEX_E1[7];
			pass HEX_E2[8] = HEX_E1[8];
			pass HEX_E2[9] = HEX_E1[9];
			pass HEX_E3[0] = HEX_E2[0];
			pass HEX_E3[1] = HEX_E2[1];
			pass HEX_E3[2] = HEX_E2[2];
			pass HEX_E3[3] = HEX_E2[3];
			pass HEX_E3[4] = HEX_E2[4];
			pass HEX_E3[5] = HEX_E2[5];
			pass HEX_E3[6] = HEX_E2[6];
			pass HEX_E3[7] = HEX_E2[7];
			pass HEX_E3[8] = HEX_E2[8];
			pass HEX_E3[9] = HEX_E2[9];
			pass HEX_E4[0] = HEX_E3[0];
			pass HEX_E4[1] = HEX_E3[1];
			pass HEX_E4[2] = HEX_E3[2];
			pass HEX_E4[3] = HEX_E3[3];
			pass HEX_E4[4] = HEX_E3[4];
			pass HEX_E4[5] = HEX_E3[5];
			pass HEX_E4[6] = HEX_E3[6];
			pass HEX_E4[7] = HEX_E3[7];
			pass HEX_E4[8] = HEX_E3[8];
			pass HEX_E4[9] = HEX_E3[9];
			pass HEX_E5[0] = HEX_E4[0];
			pass HEX_E5[1] = HEX_E4[1];
			pass HEX_E5[2] = HEX_E4[2];
			pass HEX_E5[3] = HEX_E4[3];
			pass HEX_E5[4] = HEX_E4[4];
			pass HEX_E5[5] = HEX_E4[5];
			pass HEX_E5[6] = HEX_E4[6];
			pass HEX_E5[7] = HEX_E4[7];
			pass HEX_E5[8] = HEX_E4[8];
			pass HEX_E5[9] = HEX_E4[9];
			pass HEX_E6[0] = HEX_E5[0];
			pass HEX_E6[1] = HEX_E5[1];
			pass HEX_E6[2] = HEX_E5[2];
			pass HEX_E6[3] = HEX_E5[3];
			pass HEX_E6[4] = HEX_E5[4];
			pass HEX_E6[5] = HEX_E5[5];
			pass HEX_E6[6] = HEX_E5[6];
			pass HEX_E6[7] = HEX_E5[7];
			pass HEX_E6[8] = HEX_E5[8];
			pass HEX_E6[9] = HEX_E5[9];
			pass LH[0] = LH[23];
			pass LH[1] = LH[0];
			pass LH[2] = LH[1];
			pass LH[3] = LH[2];
			pass LH[4] = LH[3];
			pass LH[5] = LH[4];
			pass LH[6] = LH[5];
			pass LH[7] = LH[6];
			pass LH[8] = LH[7];
			pass LH[9] = LH[8];
			pass LH[10] = LH[9];
			pass LH[11] = LH[10];
			pass LH[12] = LH[11];
			pass LH[13] = LH[12];
			pass LH[14] = LH[13];
			pass LH[15] = LH[14];
			pass LH[16] = LH[15];
			pass LH[17] = LH[16];
			pass LH[18] = LH[17];
			pass LH[19] = LH[18];
			pass LH[20] = LH[19];
			pass LH[21] = LH[20];
			pass LH[22] = LH[21];
			pass LH[23] = LH[22];
		}

		connector_class TERM_W {
			reflect DBL_E1[0] = DBL_W0[5];
			reflect DBL_E1[1] = DBL_W0[6];
			reflect DBL_E1[2] = DBL_W0[7];
			reflect DBL_E1[3] = DBL_W0[8];
			reflect DBL_E1[4] = DBL_W0[9];
			reflect DBL_E1[5] = DBL_W0[0];
			reflect DBL_E1[6] = DBL_W0[1];
			reflect DBL_E1[7] = DBL_W0[2];
			reflect DBL_E1[8] = DBL_W0[3];
			reflect DBL_E1[9] = DBL_W0[4];
			reflect DBL_E2[0] = DBL_W1[5];
			reflect DBL_E2[1] = DBL_W1[6];
			reflect DBL_E2[2] = DBL_W1[7];
			reflect DBL_E2[3] = DBL_W1[8];
			reflect DBL_E2[4] = DBL_W1[9];
			reflect DBL_E2[5] = DBL_W1[0];
			reflect DBL_E2[6] = DBL_W1[1];
			reflect DBL_E2[7] = DBL_W1[2];
			reflect DBL_E2[8] = DBL_W1[3];
			reflect DBL_E2[9] = DBL_W1[4];
		}

		connector_class PPC_W {
			reflect OMUX_E2 = OMUX[9];
			reflect OMUX_SE3 = OMUX_N10;
			reflect OMUX_E7 = OMUX[1];
			reflect OMUX_E8 = OMUX[14];
			reflect OMUX_NE12 = OMUX_S5;
			reflect OMUX_E13 = OMUX[6];
			reflect DBL_E1[0] = DBL_W0[5];
			reflect DBL_E1[1] = DBL_W0[6];
			reflect DBL_E1[2] = DBL_W0[7];
			reflect DBL_E1[3] = DBL_W0[8];
			reflect DBL_E1[4] = DBL_W0[9];
			reflect DBL_E1[5] = DBL_W0[0];
			reflect DBL_E1[6] = DBL_W0[1];
			reflect DBL_E1[7] = DBL_W0[2];
			reflect DBL_E1[8] = DBL_W0[3];
			reflect DBL_E1[9] = DBL_W0[4];
			reflect DBL_E2[0] = DBL_W1[5];
			reflect DBL_E2[1] = DBL_W1[6];
			reflect DBL_E2[2] = DBL_W1[7];
			reflect DBL_E2[3] = DBL_W1[8];
			reflect DBL_E2[4] = DBL_W1[9];
			reflect DBL_E2[5] = DBL_W1[0];
			reflect DBL_E2[6] = DBL_W1[1];
			reflect DBL_E2[7] = DBL_W1[2];
			reflect DBL_E2[8] = DBL_W1[3];
			reflect DBL_E2[9] = DBL_W1[4];
			pass LH[0] = LH[15];
			pass LH[1] = LH[16];
			pass LH[2] = LH[17];
			pass LH[3] = LH[18];
			pass LH[4] = LH[19];
			pass LH[5] = LH[20];
			pass LH[6] = LH[21];
			pass LH[7] = LH[22];
			pass LH[8] = LH[23];
			pass LH[9] = LH[0];
			pass LH[10] = LH[1];
			pass LH[11] = LH[2];
			pass LH[12] = LH[3];
			pass LH[13] = LH[4];
			pass LH[14] = LH[5];
			pass LH[15] = LH[6];
			pass LH[16] = LH[7];
			pass LH[17] = LH[8];
			pass LH[18] = LH[9];
			pass LH[19] = LH[10];
			pass LH[20] = LH[11];
			pass LH[21] = LH[12];
			pass LH[22] = LH[13];
			pass LH[23] = LH[14];
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass OMUX_W1 = OMUX[1];
			pass OMUX_SW5 = OMUX_S5;
			pass OMUX_W6 = OMUX[6];
			pass OMUX_W9 = OMUX[9];
			pass OMUX_NW10 = OMUX_N10;
			pass OMUX_W14 = OMUX[14];
			pass DBL_W1[0] = DBL_W0[0];
			pass DBL_W1[1] = DBL_W0[1];
			pass DBL_W1[2] = DBL_W0[2];
			pass DBL_W1[3] = DBL_W0[3];
			pass DBL_W1[4] = DBL_W0[4];
			pass DBL_W1[5] = DBL_W0[5];
			pass DBL_W1[6] = DBL_W0[6];
			pass DBL_W1[7] = DBL_W0[7];
			pass DBL_W1[8] = DBL_W0[8];
			pass DBL_W1[9] = DBL_W0[9];
			pass DBL_W2[0] = DBL_W1[0];
			pass DBL_W2[1] = DBL_W1[1];
			pass DBL_W2[2] = DBL_W1[2];
			pass DBL_W2[3] = DBL_W1[3];
			pass DBL_W2[4] = DBL_W1[4];
			pass DBL_W2[5] = DBL_W1[5];
			pass DBL_W2[6] = DBL_W1[6];
			pass DBL_W2[7] = DBL_W1[7];
			pass DBL_W2[8] = DBL_W1[8];
			pass DBL_W2[9] = DBL_W1[9];
			pass HEX_W1[0] = HEX_W0[0];
			pass HEX_W1[1] = HEX_W0[1];
			pass HEX_W1[2] = HEX_W0[2];
			pass HEX_W1[3] = HEX_W0[3];
			pass HEX_W1[4] = HEX_W0[4];
			pass HEX_W1[5] = HEX_W0[5];
			pass HEX_W1[6] = HEX_W0[6];
			pass HEX_W1[7] = HEX_W0[7];
			pass HEX_W1[8] = HEX_W0[8];
			pass HEX_W1[9] = HEX_W0[9];
			pass HEX_W2[0] = HEX_W1[0];
			pass HEX_W2[1] = HEX_W1[1];
			pass HEX_W2[2] = HEX_W1[2];
			pass HEX_W2[3] = HEX_W1[3];
			pass HEX_W2[4] = HEX_W1[4];
			pass HEX_W2[5] = HEX_W1[5];
			pass HEX_W2[6] = HEX_W1[6];
			pass HEX_W2[7] = HEX_W1[7];
			pass HEX_W2[8] = HEX_W1[8];
			pass HEX_W2[9] = HEX_W1[9];
			pass HEX_W3[0] = HEX_W2[0];
			pass HEX_W3[1] = HEX_W2[1];
			pass HEX_W3[2] = HEX_W2[2];
			pass HEX_W3[3] = HEX_W2[3];
			pass HEX_W3[4] = HEX_W2[4];
			pass HEX_W3[5] = HEX_W2[5];
			pass HEX_W3[6] = HEX_W2[6];
			pass HEX_W3[7] = HEX_W2[7];
			pass HEX_W3[8] = HEX_W2[8];
			pass HEX_W3[9] = HEX_W2[9];
			pass HEX_W4[0] = HEX_W3[0];
			pass HEX_W4[1] = HEX_W3[1];
			pass HEX_W4[2] = HEX_W3[2];
			pass HEX_W4[3] = HEX_W3[3];
			pass HEX_W4[4] = HEX_W3[4];
			pass HEX_W4[5] = HEX_W3[5];
			pass HEX_W4[6] = HEX_W3[6];
			pass HEX_W4[7] = HEX_W3[7];
			pass HEX_W4[8] = HEX_W3[8];
			pass HEX_W4[9] = HEX_W3[9];
			pass HEX_W5[0] = HEX_W4[0];
			pass HEX_W5[1] = HEX_W4[1];
			pass HEX_W5[2] = HEX_W4[2];
			pass HEX_W5[3] = HEX_W4[3];
			pass HEX_W5[4] = HEX_W4[4];
			pass HEX_W5[5] = HEX_W4[5];
			pass HEX_W5[6] = HEX_W4[6];
			pass HEX_W5[7] = HEX_W4[7];
			pass HEX_W5[8] = HEX_W4[8];
			pass HEX_W5[9] = HEX_W4[9];
			pass HEX_W6[0] = HEX_W5[0];
			pass HEX_W6[1] = HEX_W5[1];
			pass HEX_W6[2] = HEX_W5[2];
			pass HEX_W6[3] = HEX_W5[3];
			pass HEX_W6[4] = HEX_W5[4];
			pass HEX_W6[5] = HEX_W5[5];
			pass HEX_W6[6] = HEX_W5[6];
			pass HEX_W6[7] = HEX_W5[7];
			pass HEX_W6[8] = HEX_W5[8];
			pass HEX_W6[9] = HEX_W5[9];
		}

		connector_class TERM_E {
			reflect DBL_W1[0] = DBL_E0[5];
			reflect DBL_W1[1] = DBL_E0[6];
			reflect DBL_W1[2] = DBL_E0[7];
			reflect DBL_W1[3] = DBL_E0[8];
			reflect DBL_W1[4] = DBL_E0[9];
			reflect DBL_W1[5] = DBL_E0[0];
			reflect DBL_W1[6] = DBL_E0[1];
			reflect DBL_W1[7] = DBL_E0[2];
			reflect DBL_W1[8] = DBL_E0[3];
			reflect DBL_W1[9] = DBL_E0[4];
			reflect DBL_W2[0] = DBL_E1[5];
			reflect DBL_W2[1] = DBL_E1[6];
			reflect DBL_W2[2] = DBL_E1[7];
			reflect DBL_W2[3] = DBL_E1[8];
			reflect DBL_W2[4] = DBL_E1[9];
			reflect DBL_W2[5] = DBL_E1[0];
			reflect DBL_W2[6] = DBL_E1[1];
			reflect DBL_W2[7] = DBL_E1[2];
			reflect DBL_W2[8] = DBL_E1[3];
			reflect DBL_W2[9] = DBL_E1[4];
		}

		connector_class PPC_E {
			reflect OMUX_W1 = OMUX[7];
			reflect OMUX_SW5 = OMUX_N12;
			reflect OMUX_W6 = OMUX[13];
			reflect OMUX_W9 = OMUX[2];
			reflect OMUX_NW10 = OMUX_S3;
			reflect OMUX_W14 = OMUX[8];
			reflect DBL_W1[0] = DBL_E0[5];
			reflect DBL_W1[1] = DBL_E0[6];
			reflect DBL_W1[2] = DBL_E0[7];
			reflect DBL_W1[3] = DBL_E0[8];
			reflect DBL_W1[4] = DBL_E0[9];
			reflect DBL_W1[5] = DBL_E0[0];
			reflect DBL_W1[6] = DBL_E0[1];
			reflect DBL_W1[7] = DBL_E0[2];
			reflect DBL_W1[8] = DBL_E0[3];
			reflect DBL_W1[9] = DBL_E0[4];
			reflect DBL_W2[0] = DBL_E1[5];
			reflect DBL_W2[1] = DBL_E1[6];
			reflect DBL_W2[2] = DBL_E1[7];
			reflect DBL_W2[3] = DBL_E1[8];
			reflect DBL_W2[4] = DBL_E1[9];
			reflect DBL_W2[5] = DBL_E1[0];
			reflect DBL_W2[6] = DBL_E1[1];
			reflect DBL_W2[7] = DBL_E1[2];
			reflect DBL_W2[8] = DBL_E1[3];
			reflect DBL_W2[9] = DBL_E1[4];
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass OMUX_EN8 = OMUX_E8;
			pass OMUX_N10 = OMUX[10];
			pass OMUX_N11 = OMUX[11];
			pass OMUX_N12 = OMUX[12];
			pass OMUX_N13 = OMUX[13];
			pass OMUX_WN14 = OMUX_W14;
			pass OMUX_N15 = OMUX[15];
			pass DBL_W2_N[0] = DBL_W2[0];
			pass DBL_W2_N[1] = DBL_W2[1];
			pass DBL_W2_N[2] = DBL_W2[2];
			pass DBL_W2_N[3] = DBL_W2[3];
			pass DBL_W2_N[4] = DBL_W2[4];
			pass DBL_W2_N[5] = DBL_W2[5];
			pass DBL_W2_N[6] = DBL_W2[6];
			pass DBL_W2_N[7] = DBL_W2[7];
			pass DBL_W2_N[8] = DBL_W2[8];
			pass DBL_W2_N[9] = DBL_W2[9];
			pass DBL_N1[0] = DBL_N0[0];
			pass DBL_N1[1] = DBL_N0[1];
			pass DBL_N1[2] = DBL_N0[2];
			pass DBL_N1[3] = DBL_N0[3];
			pass DBL_N1[4] = DBL_N0[4];
			pass DBL_N1[5] = DBL_N0[5];
			pass DBL_N1[6] = DBL_N0[6];
			pass DBL_N1[7] = DBL_N0[7];
			pass DBL_N1[8] = DBL_N0[8];
			pass DBL_N1[9] = DBL_N0[9];
			pass DBL_N2[0] = DBL_N1[0];
			pass DBL_N2[1] = DBL_N1[1];
			pass DBL_N2[2] = DBL_N1[2];
			pass DBL_N2[3] = DBL_N1[3];
			pass DBL_N2[4] = DBL_N1[4];
			pass DBL_N2[5] = DBL_N1[5];
			pass DBL_N2[6] = DBL_N1[6];
			pass DBL_N2[7] = DBL_N1[7];
			pass DBL_N2[8] = DBL_N1[8];
			pass DBL_N2[9] = DBL_N1[9];
			pass DBL_N3[0] = DBL_N2[0];
			pass DBL_N3[1] = DBL_N2[1];
			pass DBL_N3[2] = DBL_N2[2];
			pass DBL_N3[3] = DBL_N2[3];
			pass DBL_N3[4] = DBL_N2[4];
			pass DBL_N3[5] = DBL_N2[5];
			pass DBL_N3[6] = DBL_N2[6];
			pass DBL_N3[7] = DBL_N2[7];
			pass DBL_N3[8] = DBL_N2[8];
			pass DBL_N3[9] = DBL_N2[9];
			pass HEX_W6_N[0] = HEX_W6[0];
			pass HEX_W6_N[1] = HEX_W6[1];
			pass HEX_W6_N[2] = HEX_W6[2];
			pass HEX_W6_N[3] = HEX_W6[3];
			pass HEX_W6_N[4] = HEX_W6[4];
			pass HEX_W6_N[5] = HEX_W6[5];
			pass HEX_W6_N[6] = HEX_W6[6];
			pass HEX_W6_N[7] = HEX_W6[7];
			pass HEX_W6_N[8] = HEX_W6[8];
			pass HEX_W6_N[9] = HEX_W6[9];
			pass HEX_N1[0] = HEX_N0[0];
			pass HEX_N1[1] = HEX_N0[1];
			pass HEX_N1[2] = HEX_N0[2];
			pass HEX_N1[3] = HEX_N0[3];
			pass HEX_N1[4] = HEX_N0[4];
			pass HEX_N1[5] = HEX_N0[5];
			pass HEX_N1[6] = HEX_N0[6];
			pass HEX_N1[7] = HEX_N0[7];
			pass HEX_N1[8] = HEX_N0[8];
			pass HEX_N1[9] = HEX_N0[9];
			pass HEX_N2[0] = HEX_N1[0];
			pass HEX_N2[1] = HEX_N1[1];
			pass HEX_N2[2] = HEX_N1[2];
			pass HEX_N2[3] = HEX_N1[3];
			pass HEX_N2[4] = HEX_N1[4];
			pass HEX_N2[5] = HEX_N1[5];
			pass HEX_N2[6] = HEX_N1[6];
			pass HEX_N2[7] = HEX_N1[7];
			pass HEX_N2[8] = HEX_N1[8];
			pass HEX_N2[9] = HEX_N1[9];
			pass HEX_N3[0] = HEX_N2[0];
			pass HEX_N3[1] = HEX_N2[1];
			pass HEX_N3[2] = HEX_N2[2];
			pass HEX_N3[3] = HEX_N2[3];
			pass HEX_N3[4] = HEX_N2[4];
			pass HEX_N3[5] = HEX_N2[5];
			pass HEX_N3[6] = HEX_N2[6];
			pass HEX_N3[7] = HEX_N2[7];
			pass HEX_N3[8] = HEX_N2[8];
			pass HEX_N3[9] = HEX_N2[9];
			pass HEX_N4[0] = HEX_N3[0];
			pass HEX_N4[1] = HEX_N3[1];
			pass HEX_N4[2] = HEX_N3[2];
			pass HEX_N4[3] = HEX_N3[3];
			pass HEX_N4[4] = HEX_N3[4];
			pass HEX_N4[5] = HEX_N3[5];
			pass HEX_N4[6] = HEX_N3[6];
			pass HEX_N4[7] = HEX_N3[7];
			pass HEX_N4[8] = HEX_N3[8];
			pass HEX_N4[9] = HEX_N3[9];
			pass HEX_N5[0] = HEX_N4[0];
			pass HEX_N5[1] = HEX_N4[1];
			pass HEX_N5[2] = HEX_N4[2];
			pass HEX_N5[3] = HEX_N4[3];
			pass HEX_N5[4] = HEX_N4[4];
			pass HEX_N5[5] = HEX_N4[5];
			pass HEX_N5[6] = HEX_N4[6];
			pass HEX_N5[7] = HEX_N4[7];
			pass HEX_N5[8] = HEX_N4[8];
			pass HEX_N5[9] = HEX_N4[9];
			pass HEX_N6[0] = HEX_N5[0];
			pass HEX_N6[1] = HEX_N5[1];
			pass HEX_N6[2] = HEX_N5[2];
			pass HEX_N6[3] = HEX_N5[3];
			pass HEX_N6[4] = HEX_N5[4];
			pass HEX_N6[5] = HEX_N5[5];
			pass HEX_N6[6] = HEX_N5[6];
			pass HEX_N6[7] = HEX_N5[7];
			pass HEX_N6[8] = HEX_N5[8];
			pass HEX_N6[9] = HEX_N5[9];
			pass HEX_N7[0] = HEX_N6[0];
			pass HEX_N7[1] = HEX_N6[1];
			pass HEX_N7[2] = HEX_N6[2];
			pass HEX_N7[3] = HEX_N6[3];
			pass HEX_N7[4] = HEX_N6[4];
			pass HEX_N7[5] = HEX_N6[5];
			pass HEX_N7[6] = HEX_N6[6];
			pass HEX_N7[7] = HEX_N6[7];
			pass HEX_N7[8] = HEX_N6[8];
			pass HEX_N7[9] = HEX_N6[9];
			pass LV[0] = LV[1];
			pass LV[1] = LV[2];
			pass LV[2] = LV[3];
			pass LV[3] = LV[4];
			pass LV[4] = LV[5];
			pass LV[5] = LV[6];
			pass LV[6] = LV[7];
			pass LV[7] = LV[8];
			pass LV[8] = LV[9];
			pass LV[9] = LV[10];
			pass LV[10] = LV[11];
			pass LV[11] = LV[12];
			pass LV[12] = LV[13];
			pass LV[13] = LV[14];
			pass LV[14] = LV[15];
			pass LV[15] = LV[16];
			pass LV[16] = LV[17];
			pass LV[17] = LV[18];
			pass LV[18] = LV[19];
			pass LV[19] = LV[20];
			pass LV[20] = LV[21];
			pass LV[21] = LV[22];
			pass LV[22] = LV[23];
			pass LV[23] = LV[0];
			pass IMUX_BRAM_ADDRA_N1[0] = IMUX_BRAM_ADDRA[0];
			pass IMUX_BRAM_ADDRA_N1[1] = IMUX_BRAM_ADDRA[1];
			pass IMUX_BRAM_ADDRA_N1[2] = IMUX_BRAM_ADDRA[2];
			pass IMUX_BRAM_ADDRA_N1[3] = IMUX_BRAM_ADDRA[3];
			pass IMUX_BRAM_ADDRA_N2[0] = IMUX_BRAM_ADDRA_N1[0];
			pass IMUX_BRAM_ADDRA_N2[1] = IMUX_BRAM_ADDRA_N1[1];
			pass IMUX_BRAM_ADDRA_N2[2] = IMUX_BRAM_ADDRA_N1[2];
			pass IMUX_BRAM_ADDRA_N2[3] = IMUX_BRAM_ADDRA_N1[3];
			pass IMUX_BRAM_ADDRA_N3[0] = IMUX_BRAM_ADDRA_N2[0];
			pass IMUX_BRAM_ADDRA_N3[1] = IMUX_BRAM_ADDRA_N2[1];
			pass IMUX_BRAM_ADDRA_N3[2] = IMUX_BRAM_ADDRA_N2[2];
			pass IMUX_BRAM_ADDRA_N3[3] = IMUX_BRAM_ADDRA_N2[3];
			pass IMUX_BRAM_ADDRA_N4[0] = IMUX_BRAM_ADDRA_N3[0];
			pass IMUX_BRAM_ADDRA_N4[1] = IMUX_BRAM_ADDRA_N3[1];
			pass IMUX_BRAM_ADDRA_N4[2] = IMUX_BRAM_ADDRA_N3[2];
			pass IMUX_BRAM_ADDRA_N4[3] = IMUX_BRAM_ADDRA_N3[3];
			pass IMUX_BRAM_ADDRB_N1[0] = IMUX_BRAM_ADDRB[0];
			pass IMUX_BRAM_ADDRB_N1[1] = IMUX_BRAM_ADDRB[1];
			pass IMUX_BRAM_ADDRB_N1[2] = IMUX_BRAM_ADDRB[2];
			pass IMUX_BRAM_ADDRB_N1[3] = IMUX_BRAM_ADDRB[3];
			pass IMUX_BRAM_ADDRB_N2[0] = IMUX_BRAM_ADDRB_N1[0];
			pass IMUX_BRAM_ADDRB_N2[1] = IMUX_BRAM_ADDRB_N1[1];
			pass IMUX_BRAM_ADDRB_N2[2] = IMUX_BRAM_ADDRB_N1[2];
			pass IMUX_BRAM_ADDRB_N2[3] = IMUX_BRAM_ADDRB_N1[3];
			pass IMUX_BRAM_ADDRB_N3[0] = IMUX_BRAM_ADDRB_N2[0];
			pass IMUX_BRAM_ADDRB_N3[1] = IMUX_BRAM_ADDRB_N2[1];
			pass IMUX_BRAM_ADDRB_N3[2] = IMUX_BRAM_ADDRB_N2[2];
			pass IMUX_BRAM_ADDRB_N3[3] = IMUX_BRAM_ADDRB_N2[3];
			pass IMUX_BRAM_ADDRB_N4[0] = IMUX_BRAM_ADDRB_N3[0];
			pass IMUX_BRAM_ADDRB_N4[1] = IMUX_BRAM_ADDRB_N3[1];
			pass IMUX_BRAM_ADDRB_N4[2] = IMUX_BRAM_ADDRB_N3[2];
			pass IMUX_BRAM_ADDRB_N4[3] = IMUX_BRAM_ADDRB_N3[3];
		}

		connector_class TERM_S {
			reflect DBL_N1[0] = DBL_S0[5];
			reflect DBL_N1[1] = DBL_S0[6];
			reflect DBL_N1[2] = DBL_S0[7];
			reflect DBL_N1[3] = DBL_S0[8];
			reflect DBL_N1[4] = DBL_S0[9];
			reflect DBL_N1[5] = DBL_S0[0];
			reflect DBL_N1[6] = DBL_S0[1];
			reflect DBL_N1[7] = DBL_S0[2];
			reflect DBL_N1[8] = DBL_S0[3];
			reflect DBL_N1[9] = DBL_S0[4];
			reflect DBL_N2[0] = DBL_S1[5];
			reflect DBL_N2[1] = DBL_S1[6];
			reflect DBL_N2[2] = DBL_S1[7];
			reflect DBL_N2[3] = DBL_S1[8];
			reflect DBL_N2[4] = DBL_S1[9];
			reflect DBL_N2[5] = DBL_S1[0];
			reflect DBL_N2[6] = DBL_S1[1];
			reflect DBL_N2[7] = DBL_S1[2];
			reflect DBL_N2[8] = DBL_S1[3];
			reflect DBL_N2[9] = DBL_S1[4];
		}

		connector_class PPC_S {
			reflect OMUX_EN8 = OMUX_E7;
			reflect OMUX_N10 = OMUX[3];
			reflect OMUX_N11 = OMUX[4];
			reflect OMUX_N12 = OMUX[5];
			reflect OMUX_WN14 = OMUX_W1;
			reflect OMUX_N15 = OMUX[0];
			reflect DBL_N1[0] = DBL_S0[5];
			reflect DBL_N1[1] = DBL_S0[6];
			reflect DBL_N1[2] = DBL_S0[7];
			reflect DBL_N1[3] = DBL_S0[8];
			reflect DBL_N1[4] = DBL_S0[9];
			reflect DBL_N1[5] = DBL_S0[0];
			reflect DBL_N1[6] = DBL_S0[1];
			reflect DBL_N1[7] = DBL_S0[2];
			reflect DBL_N1[8] = DBL_S0[3];
			reflect DBL_N1[9] = DBL_S0[4];
			reflect DBL_N2[0] = DBL_S1[5];
			reflect DBL_N2[1] = DBL_S1[6];
			reflect DBL_N2[2] = DBL_S1[7];
			reflect DBL_N2[3] = DBL_S1[8];
			reflect DBL_N2[4] = DBL_S1[9];
			reflect DBL_N2[5] = DBL_S1[0];
			reflect DBL_N2[6] = DBL_S1[1];
			reflect DBL_N2[7] = DBL_S1[2];
			reflect DBL_N2[8] = DBL_S1[3];
			reflect DBL_N2[9] = DBL_S1[4];
			pass LV[0] = LV[15];
			pass LV[1] = LV[16];
			pass LV[2] = LV[17];
			pass LV[3] = LV[18];
			pass LV[4] = LV[19];
			pass LV[5] = LV[20];
			pass LV[6] = LV[21];
			pass LV[7] = LV[22];
			pass LV[8] = LV[23];
			pass LV[9] = LV[0];
			pass LV[10] = LV[1];
			pass LV[11] = LV[2];
			pass LV[12] = LV[3];
			pass LV[13] = LV[4];
			pass LV[14] = LV[5];
			pass LV[15] = LV[6];
			pass LV[16] = LV[7];
			pass LV[17] = LV[8];
			pass LV[18] = LV[9];
			pass LV[19] = LV[10];
			pass LV[20] = LV[11];
			pass LV[21] = LV[12];
			pass LV[22] = LV[13];
			pass LV[23] = LV[14];
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass OMUX_S0 = OMUX[0];
			pass OMUX_WS1 = OMUX_W1;
			pass OMUX_S2 = OMUX[2];
			pass OMUX_S3 = OMUX[3];
			pass OMUX_S4 = OMUX[4];
			pass OMUX_S5 = OMUX[5];
			pass OMUX_ES7 = OMUX_E7;
			pass DBL_E2_S[0] = DBL_E2[0];
			pass DBL_E2_S[1] = DBL_E2[1];
			pass DBL_E2_S[2] = DBL_E2[2];
			pass DBL_E2_S[3] = DBL_E2[3];
			pass DBL_E2_S[4] = DBL_E2[4];
			pass DBL_E2_S[5] = DBL_E2[5];
			pass DBL_E2_S[6] = DBL_E2[6];
			pass DBL_E2_S[7] = DBL_E2[7];
			pass DBL_E2_S[8] = DBL_E2[8];
			pass DBL_E2_S[9] = DBL_E2[9];
			pass DBL_S1[0] = DBL_S0[0];
			pass DBL_S1[1] = DBL_S0[1];
			pass DBL_S1[2] = DBL_S0[2];
			pass DBL_S1[3] = DBL_S0[3];
			pass DBL_S1[4] = DBL_S0[4];
			pass DBL_S1[5] = DBL_S0[5];
			pass DBL_S1[6] = DBL_S0[6];
			pass DBL_S1[7] = DBL_S0[7];
			pass DBL_S1[8] = DBL_S0[8];
			pass DBL_S1[9] = DBL_S0[9];
			pass DBL_S2[0] = DBL_S1[0];
			pass DBL_S2[1] = DBL_S1[1];
			pass DBL_S2[2] = DBL_S1[2];
			pass DBL_S2[3] = DBL_S1[3];
			pass DBL_S2[4] = DBL_S1[4];
			pass DBL_S2[5] = DBL_S1[5];
			pass DBL_S2[6] = DBL_S1[6];
			pass DBL_S2[7] = DBL_S1[7];
			pass DBL_S2[8] = DBL_S1[8];
			pass DBL_S2[9] = DBL_S1[9];
			pass DBL_S3[0] = DBL_S2[0];
			pass DBL_S3[1] = DBL_S2[1];
			pass DBL_S3[2] = DBL_S2[2];
			pass DBL_S3[3] = DBL_S2[3];
			pass DBL_S3[4] = DBL_S2[4];
			pass DBL_S3[5] = DBL_S2[5];
			pass DBL_S3[6] = DBL_S2[6];
			pass DBL_S3[7] = DBL_S2[7];
			pass DBL_S3[8] = DBL_S2[8];
			pass DBL_S3[9] = DBL_S2[9];
			pass HEX_E6_S[0] = HEX_E6[0];
			pass HEX_E6_S[1] = HEX_E6[1];
			pass HEX_E6_S[2] = HEX_E6[2];
			pass HEX_E6_S[3] = HEX_E6[3];
			pass HEX_E6_S[4] = HEX_E6[4];
			pass HEX_E6_S[5] = HEX_E6[5];
			pass HEX_E6_S[6] = HEX_E6[6];
			pass HEX_E6_S[7] = HEX_E6[7];
			pass HEX_E6_S[8] = HEX_E6[8];
			pass HEX_E6_S[9] = HEX_E6[9];
			pass HEX_S1[0] = HEX_S0[0];
			pass HEX_S1[1] = HEX_S0[1];
			pass HEX_S1[2] = HEX_S0[2];
			pass HEX_S1[3] = HEX_S0[3];
			pass HEX_S1[4] = HEX_S0[4];
			pass HEX_S1[5] = HEX_S0[5];
			pass HEX_S1[6] = HEX_S0[6];
			pass HEX_S1[7] = HEX_S0[7];
			pass HEX_S1[8] = HEX_S0[8];
			pass HEX_S1[9] = HEX_S0[9];
			pass HEX_S2[0] = HEX_S1[0];
			pass HEX_S2[1] = HEX_S1[1];
			pass HEX_S2[2] = HEX_S1[2];
			pass HEX_S2[3] = HEX_S1[3];
			pass HEX_S2[4] = HEX_S1[4];
			pass HEX_S2[5] = HEX_S1[5];
			pass HEX_S2[6] = HEX_S1[6];
			pass HEX_S2[7] = HEX_S1[7];
			pass HEX_S2[8] = HEX_S1[8];
			pass HEX_S2[9] = HEX_S1[9];
			pass HEX_S3[0] = HEX_S2[0];
			pass HEX_S3[1] = HEX_S2[1];
			pass HEX_S3[2] = HEX_S2[2];
			pass HEX_S3[3] = HEX_S2[3];
			pass HEX_S3[4] = HEX_S2[4];
			pass HEX_S3[5] = HEX_S2[5];
			pass HEX_S3[6] = HEX_S2[6];
			pass HEX_S3[7] = HEX_S2[7];
			pass HEX_S3[8] = HEX_S2[8];
			pass HEX_S3[9] = HEX_S2[9];
			pass HEX_S4[0] = HEX_S3[0];
			pass HEX_S4[1] = HEX_S3[1];
			pass HEX_S4[2] = HEX_S3[2];
			pass HEX_S4[3] = HEX_S3[3];
			pass HEX_S4[4] = HEX_S3[4];
			pass HEX_S4[5] = HEX_S3[5];
			pass HEX_S4[6] = HEX_S3[6];
			pass HEX_S4[7] = HEX_S3[7];
			pass HEX_S4[8] = HEX_S3[8];
			pass HEX_S4[9] = HEX_S3[9];
			pass HEX_S5[0] = HEX_S4[0];
			pass HEX_S5[1] = HEX_S4[1];
			pass HEX_S5[2] = HEX_S4[2];
			pass HEX_S5[3] = HEX_S4[3];
			pass HEX_S5[4] = HEX_S4[4];
			pass HEX_S5[5] = HEX_S4[5];
			pass HEX_S5[6] = HEX_S4[6];
			pass HEX_S5[7] = HEX_S4[7];
			pass HEX_S5[8] = HEX_S4[8];
			pass HEX_S5[9] = HEX_S4[9];
			pass HEX_S6[0] = HEX_S5[0];
			pass HEX_S6[1] = HEX_S5[1];
			pass HEX_S6[2] = HEX_S5[2];
			pass HEX_S6[3] = HEX_S5[3];
			pass HEX_S6[4] = HEX_S5[4];
			pass HEX_S6[5] = HEX_S5[5];
			pass HEX_S6[6] = HEX_S5[6];
			pass HEX_S6[7] = HEX_S5[7];
			pass HEX_S6[8] = HEX_S5[8];
			pass HEX_S6[9] = HEX_S5[9];
			pass HEX_S7[0] = HEX_S6[0];
			pass HEX_S7[1] = HEX_S6[1];
			pass HEX_S7[2] = HEX_S6[2];
			pass HEX_S7[3] = HEX_S6[3];
			pass HEX_S7[4] = HEX_S6[4];
			pass HEX_S7[5] = HEX_S6[5];
			pass HEX_S7[6] = HEX_S6[6];
			pass HEX_S7[7] = HEX_S6[7];
			pass HEX_S7[8] = HEX_S6[8];
			pass HEX_S7[9] = HEX_S6[9];
			pass IMUX_BRAM_ADDRA_S1[0] = IMUX_BRAM_ADDRA[0];
			pass IMUX_BRAM_ADDRA_S1[1] = IMUX_BRAM_ADDRA[1];
			pass IMUX_BRAM_ADDRA_S1[2] = IMUX_BRAM_ADDRA[2];
			pass IMUX_BRAM_ADDRA_S1[3] = IMUX_BRAM_ADDRA[3];
			pass IMUX_BRAM_ADDRA_S2[0] = IMUX_BRAM_ADDRA_S1[0];
			pass IMUX_BRAM_ADDRA_S2[1] = IMUX_BRAM_ADDRA_S1[1];
			pass IMUX_BRAM_ADDRA_S2[2] = IMUX_BRAM_ADDRA_S1[2];
			pass IMUX_BRAM_ADDRA_S2[3] = IMUX_BRAM_ADDRA_S1[3];
			pass IMUX_BRAM_ADDRA_S3[0] = IMUX_BRAM_ADDRA_S2[0];
			pass IMUX_BRAM_ADDRA_S3[1] = IMUX_BRAM_ADDRA_S2[1];
			pass IMUX_BRAM_ADDRA_S3[2] = IMUX_BRAM_ADDRA_S2[2];
			pass IMUX_BRAM_ADDRA_S3[3] = IMUX_BRAM_ADDRA_S2[3];
			pass IMUX_BRAM_ADDRA_S4[0] = IMUX_BRAM_ADDRA_S3[0];
			pass IMUX_BRAM_ADDRA_S4[1] = IMUX_BRAM_ADDRA_S3[1];
			pass IMUX_BRAM_ADDRA_S4[2] = IMUX_BRAM_ADDRA_S3[2];
			pass IMUX_BRAM_ADDRA_S4[3] = IMUX_BRAM_ADDRA_S3[3];
			pass IMUX_BRAM_ADDRB_S1[0] = IMUX_BRAM_ADDRB[0];
			pass IMUX_BRAM_ADDRB_S1[1] = IMUX_BRAM_ADDRB[1];
			pass IMUX_BRAM_ADDRB_S1[2] = IMUX_BRAM_ADDRB[2];
			pass IMUX_BRAM_ADDRB_S1[3] = IMUX_BRAM_ADDRB[3];
			pass IMUX_BRAM_ADDRB_S2[0] = IMUX_BRAM_ADDRB_S1[0];
			pass IMUX_BRAM_ADDRB_S2[1] = IMUX_BRAM_ADDRB_S1[1];
			pass IMUX_BRAM_ADDRB_S2[2] = IMUX_BRAM_ADDRB_S1[2];
			pass IMUX_BRAM_ADDRB_S2[3] = IMUX_BRAM_ADDRB_S1[3];
			pass IMUX_BRAM_ADDRB_S3[0] = IMUX_BRAM_ADDRB_S2[0];
			pass IMUX_BRAM_ADDRB_S3[1] = IMUX_BRAM_ADDRB_S2[1];
			pass IMUX_BRAM_ADDRB_S3[2] = IMUX_BRAM_ADDRB_S2[2];
			pass IMUX_BRAM_ADDRB_S3[3] = IMUX_BRAM_ADDRB_S2[3];
			pass IMUX_BRAM_ADDRB_S4[0] = IMUX_BRAM_ADDRB_S3[0];
			pass IMUX_BRAM_ADDRB_S4[1] = IMUX_BRAM_ADDRB_S3[1];
			pass IMUX_BRAM_ADDRB_S4[2] = IMUX_BRAM_ADDRB_S3[2];
			pass IMUX_BRAM_ADDRB_S4[3] = IMUX_BRAM_ADDRB_S3[3];
		}

		connector_class TERM_N {
			reflect DBL_S1[0] = DBL_N0[5];
			reflect DBL_S1[1] = DBL_N0[6];
			reflect DBL_S1[2] = DBL_N0[7];
			reflect DBL_S1[3] = DBL_N0[8];
			reflect DBL_S1[4] = DBL_N0[9];
			reflect DBL_S1[5] = DBL_N0[0];
			reflect DBL_S1[6] = DBL_N0[1];
			reflect DBL_S1[7] = DBL_N0[2];
			reflect DBL_S1[8] = DBL_N0[3];
			reflect DBL_S1[9] = DBL_N0[4];
			reflect DBL_S2[0] = DBL_N1[5];
			reflect DBL_S2[1] = DBL_N1[6];
			reflect DBL_S2[2] = DBL_N1[7];
			reflect DBL_S2[3] = DBL_N1[8];
			reflect DBL_S2[4] = DBL_N1[9];
			reflect DBL_S2[5] = DBL_N1[0];
			reflect DBL_S2[6] = DBL_N1[1];
			reflect DBL_S2[7] = DBL_N1[2];
			reflect DBL_S2[8] = DBL_N1[3];
			reflect DBL_S2[9] = DBL_N1[4];
		}

		connector_class PPC_N {
			reflect OMUX_S0 = OMUX[11];
			reflect OMUX_WS1 = OMUX_W14;
			reflect OMUX_S3 = OMUX[10];
			reflect OMUX_S4 = OMUX[15];
			reflect OMUX_S5 = OMUX[12];
			reflect OMUX_ES7 = OMUX_E8;
			reflect DBL_S1[0] = DBL_N0[5];
			reflect DBL_S1[1] = DBL_N0[6];
			reflect DBL_S1[2] = DBL_N0[7];
			reflect DBL_S1[3] = DBL_N0[8];
			reflect DBL_S1[4] = DBL_N0[9];
			reflect DBL_S1[5] = DBL_N0[0];
			reflect DBL_S1[6] = DBL_N0[1];
			reflect DBL_S1[7] = DBL_N0[2];
			reflect DBL_S1[8] = DBL_N0[3];
			reflect DBL_S1[9] = DBL_N0[4];
			reflect DBL_S2[0] = DBL_N1[5];
			reflect DBL_S2[1] = DBL_N1[6];
			reflect DBL_S2[2] = DBL_N1[7];
			reflect DBL_S2[3] = DBL_N1[8];
			reflect DBL_S2[4] = DBL_N1[9];
			reflect DBL_S2[5] = DBL_N1[0];
			reflect DBL_S2[6] = DBL_N1[1];
			reflect DBL_S2[7] = DBL_N1[2];
			reflect DBL_S2[8] = DBL_N1[3];
			reflect DBL_S2[9] = DBL_N1[4];
		}
	}

	table IOB_DATA {
		field V2_PDRIVE: bitvec[5];
		field V2_NDRIVE: bitvec[5];
		field V2_SLEW: bitvec[4];
		field V2_OUTPUT_MISC: bitvec[1];
		field V2_OUTPUT_DIFF: bitvec[6];
		field V2_PMASK_TERM_SPLIT: bitvec[5];
		field V2_NMASK_TERM_SPLIT: bitvec[5];
		field V2_PMASK_TERM_VCC: bitvec[5];
		field V2_LVDSBIAS: bitvec[9];
		field V2P_PDRIVE: bitvec[4];
		field V2P_NDRIVE: bitvec[5];
		field V2P_SLEW: bitvec[5];
		field V2P_OUTPUT_MISC: bitvec[2];
		field V2P_OUTPUT_DIFF: bitvec[4];
		field V2P_PMASK_TERM_SPLIT: bitvec[5];
		field V2P_NMASK_TERM_SPLIT: bitvec[5];
		field V2P_PMASK_TERM_VCC: bitvec[5];
		field V2P_LVDSBIAS: bitvec[9];
		field S3_PDRIVE: bitvec[4];
		field S3_NDRIVE: bitvec[4];
		field S3_SLEW: bitvec[5];
		field S3_OUTPUT_MISC: bitvec[2];
		field S3_OUTPUT_DIFF: bitvec[3];
		field S3_PMASK_TERM_SPLIT: bitvec[4];
		field S3_NMASK_TERM_SPLIT: bitvec[4];
		field S3_PMASK_TERM_VCC: bitvec[4];
		field S3_LVDSBIAS: bitvec[13];
		field S3E_PDRIVE: bitvec[4];
		field S3E_NDRIVE: bitvec[4];
		field S3E_SLEW: bitvec[6];
		field S3E_OUTPUT_MISC: bitvec[1];
		field S3E_OUTPUT_DIFF: bitvec[2];
		field S3E_LVDSBIAS: bitvec[11];
		field S3A_WE_PDRIVE: bitvec[3];
		field S3A_WE_NDRIVE: bitvec[3];
		field S3A_SN_PDRIVE: bitvec[3];
		field S3A_SN_NDRIVE: bitvec[3];
		field S3A_PSLEW: bitvec[4];
		field S3A_2V5_NSLEW: bitvec[4];
		field S3A_3V3_NSLEW: bitvec[4];
		field S3A_OUTPUT_DIFF: bitvec[4];
		field S3A_LVDSBIAS: bitvec[12];

		row OFF {
			V2_PDRIVE = 0b00000;
			V2_NDRIVE = 0b00000;
			V2_SLEW = 0b0000;
			V2_OUTPUT_MISC = 0b0;
			V2_OUTPUT_DIFF = 0b000000;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
			V2_PMASK_TERM_VCC = 0b00000;
			V2_LVDSBIAS = 0b000000000;
			V2P_PDRIVE = 0b0000;
			V2P_NDRIVE = 0b00000;
			V2P_SLEW = 0b00000;
			V2P_OUTPUT_MISC = 0b00;
			V2P_OUTPUT_DIFF = 0b0000;
			V2P_PMASK_TERM_SPLIT = 0b00000;
			V2P_NMASK_TERM_SPLIT = 0b00000;
			V2P_PMASK_TERM_VCC = 0b00000;
			V2P_LVDSBIAS = 0b000000000;
		}
		row SLEW_SLOW_3V3 {
			V2_SLEW = 0b0000;
			V2P_SLEW = 0b00000;
		}
		row SLEW_SLOW_LV {
			V2_SLEW = 0b0000;
			V2P_SLEW = 0b00000;
		}
		row SLEW_FAST {
			V2_SLEW = 0b1111;
			V2P_SLEW = 0b11111;
		}
		row SLEW_QUIETIO;
		row VR {
			V2_SLEW = 0b1111;
			V2P_SLEW = 0b11111;
		}
		row DIFF_TERM {
			V2P_OUTPUT_DIFF = 0b0001;
		}
		row LVCMOS12;
		row LVCMOS12_2;
		row LVCMOS12_4;
		row LVCMOS12_6;
		row LVCMOS15 {
			V2_OUTPUT_MISC = 0b0;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVCMOS15_2 {
			V2_PDRIVE = 0b00100;
			V2_NDRIVE = 0b00001;
			V2P_PDRIVE = 0b0010;
			V2P_NDRIVE = 0b00001;
		}
		row LVCMOS15_4 {
			V2_PDRIVE = 0b01000;
			V2_NDRIVE = 0b00010;
			V2P_PDRIVE = 0b0011;
			V2P_NDRIVE = 0b00010;
		}
		row LVCMOS15_6 {
			V2_PDRIVE = 0b01100;
			V2_NDRIVE = 0b00011;
			V2P_PDRIVE = 0b0100;
			V2P_NDRIVE = 0b00011;
		}
		row LVCMOS15_8 {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b00100;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b00100;
		}
		row LVCMOS15_12 {
			V2_PDRIVE = 0b11000;
			V2_NDRIVE = 0b00110;
			V2P_PDRIVE = 0b1000;
			V2P_NDRIVE = 0b00110;
		}
		row LVCMOS15_16 {
			V2_PDRIVE = 0b11111;
			V2_NDRIVE = 0b01000;
			V2P_PDRIVE = 0b1010;
			V2P_NDRIVE = 0b01000;
		}
		row LVCMOS18 {
			V2_OUTPUT_MISC = 0b0;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVCMOS18_2 {
			V2_PDRIVE = 0b00011;
			V2_NDRIVE = 0b00001;
			V2P_PDRIVE = 0b0010;
			V2P_NDRIVE = 0b00001;
		}
		row LVCMOS18_4 {
			V2_PDRIVE = 0b00110;
			V2_NDRIVE = 0b00010;
			V2P_PDRIVE = 0b0011;
			V2P_NDRIVE = 0b00010;
		}
		row LVCMOS18_6 {
			V2_PDRIVE = 0b01000;
			V2_NDRIVE = 0b00011;
			V2P_PDRIVE = 0b0100;
			V2P_NDRIVE = 0b00011;
		}
		row LVCMOS18_8 {
			V2_PDRIVE = 0b01011;
			V2_NDRIVE = 0b00100;
			V2P_PDRIVE = 0b0100;
			V2P_NDRIVE = 0b00100;
		}
		row LVCMOS18_12 {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b00110;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b00110;
		}
		row LVCMOS18_16 {
			V2_PDRIVE = 0b10110;
			V2_NDRIVE = 0b01000;
			V2P_PDRIVE = 0b1000;
			V2P_NDRIVE = 0b01000;
		}
		row LVCMOS25 {
			V2_OUTPUT_MISC = 0b0;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVCMOS25_2 {
			V2_PDRIVE = 0b00010;
			V2_NDRIVE = 0b00001;
			V2P_PDRIVE = 0b0001;
			V2P_NDRIVE = 0b00001;
		}
		row LVCMOS25_4 {
			V2_PDRIVE = 0b00100;
			V2_NDRIVE = 0b00010;
			V2P_PDRIVE = 0b0010;
			V2P_NDRIVE = 0b00010;
		}
		row LVCMOS25_6 {
			V2_PDRIVE = 0b00101;
			V2_NDRIVE = 0b00011;
			V2P_PDRIVE = 0b0011;
			V2P_NDRIVE = 0b00011;
		}
		row LVCMOS25_8 {
			V2_PDRIVE = 0b00111;
			V2_NDRIVE = 0b00100;
			V2P_PDRIVE = 0b0100;
			V2P_NDRIVE = 0b00100;
		}
		row LVCMOS25_12 {
			V2_PDRIVE = 0b01011;
			V2_NDRIVE = 0b00110;
			V2P_PDRIVE = 0b0101;
			V2P_NDRIVE = 0b00110;
		}
		row LVCMOS25_16 {
			V2_PDRIVE = 0b01110;
			V2_NDRIVE = 0b01000;
			V2P_PDRIVE = 0b0111;
			V2P_NDRIVE = 0b01000;
		}
		row LVCMOS25_24 {
			V2_PDRIVE = 0b10101;
			V2_NDRIVE = 0b01100;
			V2P_PDRIVE = 0b1010;
			V2P_NDRIVE = 0b01100;
		}
		row LVCMOS33 {
			V2_OUTPUT_MISC = 0b0;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVCMOS33_2 {
			V2_PDRIVE = 0b00010;
			V2_NDRIVE = 0b00001;
			V2P_PDRIVE = 0b0001;
			V2P_NDRIVE = 0b00001;
		}
		row LVCMOS33_4 {
			V2_PDRIVE = 0b00011;
			V2_NDRIVE = 0b00010;
			V2P_PDRIVE = 0b0010;
			V2P_NDRIVE = 0b00010;
		}
		row LVCMOS33_6 {
			V2_PDRIVE = 0b00100;
			V2_NDRIVE = 0b00011;
			V2P_PDRIVE = 0b0010;
			V2P_NDRIVE = 0b00011;
		}
		row LVCMOS33_8 {
			V2_PDRIVE = 0b00110;
			V2_NDRIVE = 0b00100;
			V2P_PDRIVE = 0b0011;
			V2P_NDRIVE = 0b00100;
		}
		row LVCMOS33_12 {
			V2_PDRIVE = 0b01000;
			V2_NDRIVE = 0b00110;
			V2P_PDRIVE = 0b0100;
			V2P_NDRIVE = 0b00110;
		}
		row LVCMOS33_16 {
			V2_PDRIVE = 0b01011;
			V2_NDRIVE = 0b01000;
			V2P_PDRIVE = 0b0101;
			V2P_NDRIVE = 0b01000;
		}
		row LVCMOS33_24 {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b01100;
			V2P_PDRIVE = 0b1000;
			V2P_NDRIVE = 0b01100;
		}
		row LVTTL {
			V2_OUTPUT_MISC = 0b0;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVTTL_2 {
			V2_PDRIVE = 0b00001;
			V2_NDRIVE = 0b00001;
			V2P_PDRIVE = 0b0001;
			V2P_NDRIVE = 0b00001;
		}
		row LVTTL_4 {
			V2_PDRIVE = 0b00010;
			V2_NDRIVE = 0b00010;
			V2P_PDRIVE = 0b0001;
			V2P_NDRIVE = 0b00010;
		}
		row LVTTL_6 {
			V2_PDRIVE = 0b00011;
			V2_NDRIVE = 0b00011;
			V2P_PDRIVE = 0b0010;
			V2P_NDRIVE = 0b00011;
		}
		row LVTTL_8 {
			V2_PDRIVE = 0b00100;
			V2_NDRIVE = 0b00100;
			V2P_PDRIVE = 0b0010;
			V2P_NDRIVE = 0b00100;
		}
		row LVTTL_12 {
			V2_PDRIVE = 0b00110;
			V2_NDRIVE = 0b00110;
			V2P_PDRIVE = 0b0011;
			V2P_NDRIVE = 0b00110;
		}
		row LVTTL_16 {
			V2_PDRIVE = 0b01000;
			V2_NDRIVE = 0b01000;
			V2P_PDRIVE = 0b0100;
			V2P_NDRIVE = 0b01000;
		}
		row LVTTL_24 {
			V2_PDRIVE = 0b01100;
			V2_NDRIVE = 0b01100;
			V2P_PDRIVE = 0b0101;
			V2P_NDRIVE = 0b01100;
		}
		row PCI33_3 {
			V2_PDRIVE = 0b01001;
			V2_NDRIVE = 0b01011;
			V2_SLEW = 0b0000;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b0101;
			V2P_NDRIVE = 0b01110;
			V2P_SLEW = 0b00000;
			V2P_OUTPUT_MISC = 0b00;
		}
		row PCI66_3 {
			V2_PDRIVE = 0b01001;
			V2_NDRIVE = 0b01011;
			V2_SLEW = 0b0011;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b0101;
			V2P_NDRIVE = 0b01110;
			V2P_SLEW = 0b00000;
			V2P_OUTPUT_MISC = 0b00;
		}
		row PCIX {
			V2_PDRIVE = 0b01001;
			V2_NDRIVE = 0b01011;
			V2_SLEW = 0b0011;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b01100;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVDCI_15 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVDCI_18 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVDCI_25 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVDCI_33 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVDCI_DV2_15 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVDCI_DV2_18 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVDCI_DV2_25 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVDCI_DV2_33 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
		}
		row HSLVDCI_15 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row HSLVDCI_18 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row HSLVDCI_25 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row HSLVDCI_33 {
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row GTL {
			V2_PDRIVE = 0b00000;
			V2_NDRIVE = 0b10011;
			V2_SLEW = 0b0011;
			V2_OUTPUT_MISC = 0b1;
			V2P_PDRIVE = 0b0000;
			V2P_NDRIVE = 0b10011;
			V2P_SLEW = 0b00011;
			V2P_OUTPUT_MISC = 0b01;
		}
		row GTLP {
			V2_PDRIVE = 0b00000;
			V2_NDRIVE = 0b01101;
			V2_SLEW = 0b0011;
			V2_OUTPUT_MISC = 0b1;
			V2P_PDRIVE = 0b0000;
			V2P_NDRIVE = 0b01101;
			V2P_SLEW = 0b10011;
			V2P_OUTPUT_MISC = 0b01;
		}
		row AGP {
			V2_PDRIVE = 0b01001;
			V2_NDRIVE = 0b01011;
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
		}
		row SSTL18_I {
			V2_PDRIVE = 0b01100;
			V2_NDRIVE = 0b00100;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b0100;
			V2P_NDRIVE = 0b00100;
			V2P_SLEW = 0b01101;
			V2P_OUTPUT_MISC = 0b00;
		}
		row SSTL18_II {
			V2_PDRIVE = 0b11111;
			V2_NDRIVE = 0b01111;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b1111;
			V2P_NDRIVE = 0b01110;
			V2P_SLEW = 0b01101;
			V2P_OUTPUT_MISC = 0b00;
		}
		row SSTL2_I {
			V2_PDRIVE = 0b00101;
			V2_NDRIVE = 0b00011;
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b0011;
			V2P_NDRIVE = 0b00011;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row SSTL2_II {
			V2_PDRIVE = 0b01101;
			V2_NDRIVE = 0b01001;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b01001;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row SSTL3_I {
			V2_PDRIVE = 0b00011;
			V2_NDRIVE = 0b00011;
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
		}
		row SSTL3_II {
			V2_PDRIVE = 0b00110;
			V2_NDRIVE = 0b00111;
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
		}
		row HSTL_I {
			V2_PDRIVE = 0b10100;
			V2_NDRIVE = 0b00100;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b1000;
			V2P_NDRIVE = 0b00100;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row HSTL_II {
			V2_PDRIVE = 0b11111;
			V2_NDRIVE = 0b01001;
			V2_SLEW = 0b0100;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b1111;
			V2P_NDRIVE = 0b01000;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row HSTL_III {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b01101;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b01100;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b10;
		}
		row HSTL_IV {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b10111;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b11000;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b10;
		}
		row HSTL_I_18 {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b00101;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b1000;
			V2P_NDRIVE = 0b00100;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row HSTL_II_18 {
			V2_PDRIVE = 0b11111;
			V2_NDRIVE = 0b01001;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b1111;
			V2P_NDRIVE = 0b01000;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row HSTL_III_18 {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b01101;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b01100;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b10;
		}
		row HSTL_IV_18 {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b10111;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b11000;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b10;
		}
		row GTL_DCI {
			V2_PDRIVE = 0b00000;
			V2_NDRIVE = 0b10011;
			V2_SLEW = 0b0011;
			V2_OUTPUT_MISC = 0b1;
			V2_PMASK_TERM_VCC = 0b00000;
			V2P_PDRIVE = 0b0000;
			V2P_NDRIVE = 0b10011;
			V2P_SLEW = 0b01100;
			V2P_OUTPUT_MISC = 0b11;
			V2P_PMASK_TERM_VCC = 0b00000;
		}
		row GTLP_DCI {
			V2_PDRIVE = 0b00000;
			V2_NDRIVE = 0b01101;
			V2_SLEW = 0b0011;
			V2_OUTPUT_MISC = 0b1;
			V2_PMASK_TERM_VCC = 0b00000;
			V2P_PDRIVE = 0b0000;
			V2P_NDRIVE = 0b01101;
			V2P_SLEW = 0b11100;
			V2P_OUTPUT_MISC = 0b01;
			V2P_PMASK_TERM_VCC = 0b00000;
		}
		row SSTL18_I_DCI {
			V2_PDRIVE = 0b01000;
			V2_NDRIVE = 0b00011;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
			V2P_PDRIVE = 0b0100;
			V2P_NDRIVE = 0b00011;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
			V2P_PMASK_TERM_SPLIT = 0b00000;
			V2P_NMASK_TERM_SPLIT = 0b00000;
		}
		row SSTL18_II_DCI {
			V2_PDRIVE = 0b01000;
			V2_NDRIVE = 0b00101;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b00101;
			V2P_SLEW = 0b11101;
			V2P_OUTPUT_MISC = 0b00;
			V2P_PMASK_TERM_SPLIT = 0b00100;
			V2P_NMASK_TERM_SPLIT = 0b10100;
		}
		row SSTL2_I_DCI {
			V2_PDRIVE = 0b00100;
			V2_NDRIVE = 0b00010;
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
			V2P_PDRIVE = 0b0011;
			V2P_NDRIVE = 0b00010;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b00;
			V2P_PMASK_TERM_SPLIT = 0b00000;
			V2P_NMASK_TERM_SPLIT = 0b00000;
		}
		row SSTL2_II_DCI {
			V2_PDRIVE = 0b00100;
			V2_NDRIVE = 0b00100;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_SPLIT = 0b00100;
			V2_NMASK_TERM_SPLIT = 0b00100;
			V2P_PDRIVE = 0b0100;
			V2P_NDRIVE = 0b00101;
			V2P_SLEW = 0b11111;
			V2P_OUTPUT_MISC = 0b01;
			V2P_PMASK_TERM_SPLIT = 0b00000;
			V2P_NMASK_TERM_SPLIT = 0b10100;
		}
		row SSTL3_I_DCI {
			V2_PDRIVE = 0b00010;
			V2_NDRIVE = 0b00010;
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
		}
		row SSTL3_II_DCI {
			V2_PDRIVE = 0b00011;
			V2_NDRIVE = 0b00011;
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_SPLIT = 0b11000;
			V2_NMASK_TERM_SPLIT = 0b10000;
		}
		row HSTL_I_DCI {
			V2_PDRIVE = 0b10100;
			V2_NDRIVE = 0b00100;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
			V2P_PDRIVE = 0b1000;
			V2P_NDRIVE = 0b00100;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b00;
			V2P_PMASK_TERM_SPLIT = 0b00000;
			V2P_NMASK_TERM_SPLIT = 0b00000;
		}
		row HSTL_II_DCI {
			V2_PDRIVE = 0b11111;
			V2_NDRIVE = 0b01001;
			V2_SLEW = 0b0100;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_SPLIT = 0b11101;
			V2_NMASK_TERM_SPLIT = 0b10010;
			V2P_PDRIVE = 0b1111;
			V2P_NDRIVE = 0b01000;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b10;
			V2P_PMASK_TERM_SPLIT = 0b11101;
			V2P_NMASK_TERM_SPLIT = 0b00010;
		}
		row HSTL_III_DCI {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b01101;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_VCC = 0b00000;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b01100;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b10;
			V2P_PMASK_TERM_VCC = 0b00000;
		}
		row HSTL_IV_DCI {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b10111;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_VCC = 0b00001;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b11000;
			V2P_SLEW = 0b00000;
			V2P_OUTPUT_MISC = 0b11;
			V2P_PMASK_TERM_VCC = 0b00100;
		}
		row HSTL_I_DCI_18 {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b00101;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
			V2P_PDRIVE = 0b1000;
			V2P_NDRIVE = 0b00100;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b00;
			V2P_PMASK_TERM_SPLIT = 0b00000;
			V2P_NMASK_TERM_SPLIT = 0b00000;
		}
		row HSTL_II_DCI_18 {
			V2_PDRIVE = 0b11111;
			V2_NDRIVE = 0b01001;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_SPLIT = 0b11101;
			V2_NMASK_TERM_SPLIT = 0b10010;
			V2P_PDRIVE = 0b1111;
			V2P_NDRIVE = 0b01000;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b10;
			V2P_PMASK_TERM_SPLIT = 0b11101;
			V2P_NMASK_TERM_SPLIT = 0b00010;
		}
		row HSTL_III_DCI_18 {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b01101;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_VCC = 0b00000;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b01100;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b10;
			V2P_PMASK_TERM_VCC = 0b00000;
		}
		row HSTL_IV_DCI_18 {
			V2_PDRIVE = 0b10000;
			V2_NDRIVE = 0b10111;
			V2_SLEW = 0b0111;
			V2_OUTPUT_MISC = 0b0;
			V2_PMASK_TERM_VCC = 0b00001;
			V2P_PDRIVE = 0b0110;
			V2P_NDRIVE = 0b11000;
			V2P_SLEW = 0b00000;
			V2P_OUTPUT_MISC = 0b11;
			V2P_PMASK_TERM_VCC = 0b00100;
		}
		row DIFF_SSTL18_I;
		row DIFF_SSTL18_II;
		row DIFF_SSTL2_I;
		row DIFF_SSTL2_II;
		row DIFF_SSTL3_I;
		row DIFF_SSTL3_II;
		row DIFF_HSTL_I;
		row DIFF_HSTL_II;
		row DIFF_HSTL_III;
		row DIFF_HSTL_I_18;
		row DIFF_HSTL_II_18;
		row DIFF_HSTL_III_18;
		row LVPECL_25 {
			V2P_PDRIVE = 0b1100;
			V2P_NDRIVE = 0b11110;
			V2P_SLEW = 0b01101;
			V2P_OUTPUT_MISC = 0b00;
		}
		row LVPECL_33 {
			V2_PDRIVE = 0b11111;
			V2_NDRIVE = 0b10001;
			V2_SLEW = 0b1111;
			V2_OUTPUT_MISC = 0b0;
		}
		row BLVDS_25 {
			V2_PDRIVE = 0b11111;
			V2_NDRIVE = 0b10001;
			V2_SLEW = 0b0011;
			V2_OUTPUT_MISC = 0b0;
			V2P_PDRIVE = 0b1111;
			V2P_NDRIVE = 0b10011;
			V2P_SLEW = 0b01111;
			V2P_OUTPUT_MISC = 0b00;
		}
		row DIFF_SSTL18_II_DCI;
		row DIFF_SSTL2_II_DCI;
		row DIFF_HSTL_II_DCI;
		row DIFF_HSTL_II_DCI_18;
		row LVDS_25 {
			V2_OUTPUT_DIFF = 0b000001;
			V2_LVDSBIAS = 0b001000001;
			V2P_OUTPUT_DIFF = 0b0010;
			V2P_LVDSBIAS = 0b000100001;
		}
		row LVDS_33 {
			V2_OUTPUT_DIFF = 0b000111;
			V2_LVDSBIAS = 0b001010001;
		}
		row LVDSEXT_25 {
			V2_OUTPUT_DIFF = 0b011001;
			V2_LVDSBIAS = 0b001000001;
			V2P_OUTPUT_DIFF = 0b0110;
			V2P_LVDSBIAS = 0b000100001;
		}
		row LVDSEXT_33 {
			V2_OUTPUT_DIFF = 0b011111;
			V2_LVDSBIAS = 0b001010001;
		}
		row MINI_LVDS_25 {
			V2_OUTPUT_DIFF = 0b100001;
			V2_LVDSBIAS = 0b001000001;
			V2P_OUTPUT_DIFF = 0b1010;
			V2P_LVDSBIAS = 0b000100001;
		}
		row MINI_LVDS_33;
		row HT_25 {
			V2_OUTPUT_DIFF = 0b100001;
			V2_LVDSBIAS = 0b001000001;
			V2P_OUTPUT_DIFF = 0b1010;
			V2P_LVDSBIAS = 0b000100001;
		}
		row RSDS_25;
		row RSDS_33;
		row PPDS_25;
		row PPDS_33;
		row TMDS_33;
		row LVDS_25_DCI {
			V2_OUTPUT_DIFF = 0b000001;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
			V2_LVDSBIAS = 0b001000001;
			V2P_OUTPUT_DIFF = 0b0010;
			V2P_PMASK_TERM_SPLIT = 0b00000;
			V2P_NMASK_TERM_SPLIT = 0b00000;
			V2P_LVDSBIAS = 0b000100001;
		}
		row LVDS_33_DCI {
			V2_OUTPUT_DIFF = 0b000111;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
			V2_LVDSBIAS = 0b001010001;
		}
		row LVDSEXT_25_DCI {
			V2_OUTPUT_DIFF = 0b011001;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
			V2_LVDSBIAS = 0b001000001;
			V2P_OUTPUT_DIFF = 0b0110;
			V2P_PMASK_TERM_SPLIT = 0b00000;
			V2P_NMASK_TERM_SPLIT = 0b00000;
			V2P_LVDSBIAS = 0b000100001;
		}
		row LVDSEXT_33_DCI {
			V2_OUTPUT_DIFF = 0b011111;
			V2_PMASK_TERM_SPLIT = 0b00000;
			V2_NMASK_TERM_SPLIT = 0b00000;
			V2_LVDSBIAS = 0b001010001;
		}
	}

	table IOB_I_DELAY {
		field DELAY_WSN: bitvec[4];
		field DELAY_E: bitvec[4];

		row DLY1;
		row DLY2;
		row DLY3;
		row DLY4;
		row DLY5;
		row DLY6;
		row DLY7;
		row DLY8;
		row DLY9;
		row DLY10;
		row DLY11;
		row DLY12;
		row DLY13;
	}

	table IOB_IQ_DELAY {
		field DELAY_WSN: bitvec[3];
		field DELAY_E: bitvec[3];

		row DLY1;
		row DLY2;
		row DLY3;
		row DLY4;
		row DLY5;
		row DLY6;
		row DLY7;
	}

	table GT10_PMA_SPEED {
		field MASTERBIAS: bitvec[2];
		field VCODAC: bitvec[6];
		field TXDIVRATIO: bitvec[10];
		field TXBUSWID: bitvec[1];
		field ENDCD: bitvec[1];
		field SEL_DAC_TRAN: bitvec[4];
		field SEL_DAC_FIX: bitvec[4];
		field TXLOOPFILTERC: bitvec[2];
		field TXLOOPFILTERR: bitvec[2];
		field IBOOST: bitvec[1];
		field TXCPI: bitvec[1];
		field TXVCODAC: bitvec[1];
		field TXVCOGAIN: bitvec[1];
		field TXVSEL: bitvec[2];
		field TXREG: bitvec[2];
		field TXDOWNLEVEL: bitvec[4];
		field PRDRVOFF: bitvec[1];
		field EMPOFF: bitvec[1];
		field SLEW: bitvec[1];
		field TXEMPHLEVEL: bitvec[4];
		field TXDIGSW: bitvec[1];
		field TXANASW: bitvec[1];
		field RXDIVRATIO: bitvec[14];
		field RXLOOPFILTERC: bitvec[2];
		field RXLOOPFILTERR: bitvec[3];
		field AFE_FLAT_ENABLE: bitvec[1];
		field RXVCOSW: bitvec[1];
		field RXCPI: bitvec[2];
		field RXVCODAC: bitvec[1];
		field RXVCOGAIN: bitvec[1];
		field RXVSEL: bitvec[2];
		field RXREG: bitvec[2];
		field RXFLTCPT: bitvec[5];
		field RXVSELCP: bitvec[2];
		field VSELAFE: bitvec[2];
		field RXFEI: bitvec[2];
		field RXFLCPI: bitvec[2];
		field RXFER: bitvec[10];
		field PMA_REG_0E: bitvec[8];

		row _0_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _0_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _1_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _1_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _2_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _2_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _3_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000101;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010101;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _3_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000101;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010101;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _4_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _4_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _5_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _5_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _6_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _6_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _7_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _7_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _8_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _8_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _9_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000101;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010101;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _9_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101000101;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011010101;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _10_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _10_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _11_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _11_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0101001001;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011011001;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _12_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _12_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _13_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _13_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _14_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011101010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _14_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b10;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011101010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _15_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011000000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _15_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100000000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011000000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _16_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011000100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _16_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100000100;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011000100;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _17_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011001000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _17_64 {
			MASTERBIAS = 0b00;
			VCODAC = 0b011010;
			TXDIVRATIO = 0b0100001000;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b0;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00010011001000;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b101;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _18_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b100;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _18_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b100;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _19_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b100;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _19_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b01;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b100;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _20_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _20_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _21_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _21_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _22_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100110;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _22_80 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b1;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b11;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b0;
			SLEW = 0b0;
			TXEMPHLEVEL = 0b0010;
			TXDIGSW = 0b1;
			TXANASW = 0b0;
			RXDIVRATIO = 0b00011011100110;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b0;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b11;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _23_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0010100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000100110;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b000;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _23_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b000;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _23_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b01;
			RXLOOPFILTERR = 0b000;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b1;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10000;
			RXVSELCP = 0b10;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b00;
			RXFER = 0b1111111111;
			PMA_REG_0E = 0b00000000;
		}
		row _24_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0010100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _24_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _24_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _25_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0010100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _25_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _25_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _26_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0010101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _26_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _26_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001010;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _27_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0010100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _27_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _27_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110100010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _28_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0010100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _28_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _28_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110100110;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001100110;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _29_10 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0010101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001000101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _29_20 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _29_40 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0110101010;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11001001101010;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _30_8 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0000000100;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000000000100;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _30_16 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0100000100;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000001000100;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _30_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0100000100;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000001000100;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _31_8 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0000001000;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000000001000;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _31_16 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0100001000;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000001001000;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
		row _31_32 {
			MASTERBIAS = 0b00;
			VCODAC = 0b001000;
			TXDIVRATIO = 0b0100001000;
			TXBUSWID = 0b1;
			ENDCD = 0b0;
			SEL_DAC_TRAN = 0b0000;
			SEL_DAC_FIX = 0b0000;
			TXLOOPFILTERC = 0b01;
			TXLOOPFILTERR = 0b00;
			IBOOST = 0b0;
			TXCPI = 0b1;
			TXVCODAC = 0b0;
			TXVCOGAIN = 0b1;
			TXVSEL = 0b00;
			TXREG = 0b00;
			TXDOWNLEVEL = 0b1000;
			PRDRVOFF = 0b0;
			EMPOFF = 0b1;
			SLEW = 0b1;
			TXEMPHLEVEL = 0b0000;
			TXDIGSW = 0b1;
			TXANASW = 0b1;
			RXDIVRATIO = 0b11000001001000;
			RXLOOPFILTERC = 0b11;
			RXLOOPFILTERR = 0b011;
			AFE_FLAT_ENABLE = 0b0;
			RXVCOSW = 0b1;
			RXCPI = 0b01;
			RXVCODAC = 0b0;
			RXVCOGAIN = 0b0;
			RXVSEL = 0b00;
			RXREG = 0b00;
			RXFLTCPT = 0b10100;
			RXVSELCP = 0b01;
			VSELAFE = 0b01;
			RXFEI = 0b11;
			RXFLCPI = 0b10;
			RXFER = 0b1111110000;
			PMA_REG_0E = 0b11111111;
		}
	}

	device_data BRAM_WDEL_A: bitvec[3];
	device_data BRAM_WDEL_B: bitvec[3];
	device_data BRAM_DDEL_A: bitvec[2];
	device_data BRAM_DDEL_B: bitvec[2];
	device_data DCM_DESKEW_ADJUST: bitvec[4];
	device_data DCM_V2_VBG_SEL: bitvec[3];
	device_data DCM_V2_VBG_PD: bitvec[2];
	device_data PCILOGICSE_DELAY: PCILOGICSE_DELAY;
	device_data IDCODE: bitvec[32];
	device_data DOUBLE_GRESTORE: bool;
	device_data FREEZE_DCI_NOPS: u32;
}

