Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Nov 28 14:54:06 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file evo_v1_wrapper_timing_summary_routed.rpt -rpx evo_v1_wrapper_timing_summary_routed.rpx
| Design       : evo_v1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/state_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.002       -0.002                      1                18836        0.026        0.000                      0                18836        4.020        0.000                       0                  6583  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.002       -0.002                      1                18232        0.026        0.000                      0                18232        4.020        0.000                       0                  6583  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.082        0.000                      0                  604        0.408        0.000                      0                  604  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.002ns,  Total Violation       -0.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.002ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.742ns  (logic 4.628ns (47.507%)  route 5.114ns (52.493%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.660     2.968    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y63         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          0.746     4.170    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y61         LUT2 (Prop_lut2_I1_O)        0.119     4.289 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.706     4.994    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X17Y61         LUT5 (Prop_lut5_I0_O)        0.355     5.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.899 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.127    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.241 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.028     7.269    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X15Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.393 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.900     8.294    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X21Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.418 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.418    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X21Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.950 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.064    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.139    10.316    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X21Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.440 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.595    11.036    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.692 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.806 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.806    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.920    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.034    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.148    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.262    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X22Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.376    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.710 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.710    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[29]
    SLICE_X22Y66         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.478    12.670    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y66         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/C
                         clock pessimism              0.130    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X22Y66         FDRE (Setup_fdre_C_D)        0.062    12.708    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                 -0.002    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 4.607ns (47.394%)  route 5.114ns (52.606%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.660     2.968    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y63         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          0.746     4.170    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y61         LUT2 (Prop_lut2_I1_O)        0.119     4.289 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.706     4.994    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X17Y61         LUT5 (Prop_lut5_I0_O)        0.355     5.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.899 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.127    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.241 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.028     7.269    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X15Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.393 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.900     8.294    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X21Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.418 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.418    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X21Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.950 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.064    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.139    10.316    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X21Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.440 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.595    11.036    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.692 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.806 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.806    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.920    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.034    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.148    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.262    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X22Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.376    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.689 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.689    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[31]
    SLICE_X22Y66         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.478    12.670    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y66         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/C
                         clock pessimism              0.130    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X22Y66         FDRE (Setup_fdre_C_D)        0.062    12.708    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 4.533ns (46.990%)  route 5.114ns (53.010%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.660     2.968    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y63         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          0.746     4.170    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y61         LUT2 (Prop_lut2_I1_O)        0.119     4.289 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.706     4.994    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X17Y61         LUT5 (Prop_lut5_I0_O)        0.355     5.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.899 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.127    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.241 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.028     7.269    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X15Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.393 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.900     8.294    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X21Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.418 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.418    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X21Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.950 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.064    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.139    10.316    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X21Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.440 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.595    11.036    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.692 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.806 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.806    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.920    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.034    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.148    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.262    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X22Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.376    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.615 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.615    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[30]
    SLICE_X22Y66         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.478    12.670    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y66         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/C
                         clock pessimism              0.130    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X22Y66         FDRE (Setup_fdre_C_D)        0.062    12.708    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 4.517ns (46.902%)  route 5.114ns (53.098%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.660     2.968    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y63         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          0.746     4.170    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y61         LUT2 (Prop_lut2_I1_O)        0.119     4.289 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.706     4.994    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X17Y61         LUT5 (Prop_lut5_I0_O)        0.355     5.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.899 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.127    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.241 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.028     7.269    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X15Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.393 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.900     8.294    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X21Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.418 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.418    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X21Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.950 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.064    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.139    10.316    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X21Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.440 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.595    11.036    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.692 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.806 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.806    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.920    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.034    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.148    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.262    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X22Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.376 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.376    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X22Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.599 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.599    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[28]
    SLICE_X22Y66         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.478    12.670    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y66         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]/C
                         clock pessimism              0.130    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X22Y66         FDRE (Setup_fdre_C_D)        0.062    12.708    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -12.599    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.628ns  (logic 4.514ns (46.885%)  route 5.114ns (53.114%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.660     2.968    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y63         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          0.746     4.170    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y61         LUT2 (Prop_lut2_I1_O)        0.119     4.289 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.706     4.994    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X17Y61         LUT5 (Prop_lut5_I0_O)        0.355     5.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.899 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.127    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.241 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.028     7.269    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X15Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.393 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.900     8.294    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X21Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.418 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.418    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X21Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.950 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.064    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.139    10.316    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X21Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.440 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.595    11.036    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.692 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.806 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.806    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.920    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.034    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.148    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.262    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X22Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.596 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/O[1]
                         net (fo=1, routed)           0.000    12.596    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[25]
    SLICE_X22Y65         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.479    12.671    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y65         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[25]/C
                         clock pessimism              0.130    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X22Y65         FDRE (Setup_fdre_C_D)        0.062    12.709    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 4.493ns (46.769%)  route 5.114ns (53.231%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.660     2.968    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y63         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          0.746     4.170    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y61         LUT2 (Prop_lut2_I1_O)        0.119     4.289 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.706     4.994    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X17Y61         LUT5 (Prop_lut5_I0_O)        0.355     5.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.899 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.127    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.241 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.028     7.269    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X15Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.393 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.900     8.294    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X21Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.418 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.418    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X21Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.950 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.064    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.139    10.316    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X21Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.440 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.595    11.036    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.692 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.806 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.806    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.920    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.034    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.148    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.262    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X22Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.575 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/O[3]
                         net (fo=1, routed)           0.000    12.575    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[27]
    SLICE_X22Y65         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.479    12.671    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y65         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[27]/C
                         clock pessimism              0.130    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X22Y65         FDRE (Setup_fdre_C_D)        0.062    12.709    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[27]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg28_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 1.450ns (15.469%)  route 7.924ns (84.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=103, routed)         7.924    12.447    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[27]
    SLICE_X37Y81         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg28_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.555    12.747    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y81         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg28_reg[27]/C
                         clock pessimism              0.116    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X37Y81         FDRE (Setup_fdre_C_D)       -0.081    12.628    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg28_reg[27]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 1.450ns (15.549%)  route 7.875ns (84.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=109, routed)         7.875    12.398    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[2]
    SLICE_X12Y74         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.480    12.672    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y74         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X12Y74         FDRE (Setup_fdre_C_D)       -0.031    12.603    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 4.419ns (46.356%)  route 5.114ns (53.644%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.660     2.968    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y63         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.456     3.424 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          0.746     4.170    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y61         LUT2 (Prop_lut2_I1_O)        0.119     4.289 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.706     4.994    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X17Y61         LUT5 (Prop_lut5_I0_O)        0.355     5.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_7_n_0
    SLICE_X17Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.899 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.899    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X17Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.013    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X17Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.127    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X17Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.241 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.028     7.269    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X15Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.393 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.900     8.294    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X21Y63         LUT4 (Prop_lut4_I0_O)        0.124     8.418 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.418    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X21Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.950 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.064 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.064    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.178 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.139    10.316    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X21Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.440 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5/O
                         net (fo=1, routed)           0.595    11.036    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_5_n_0
    SLICE_X22Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.692 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X22Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.806 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.806    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X22Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.920    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X22Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.034    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.148 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.148    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.262 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.262    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X22Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.501 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/O[2]
                         net (fo=1, routed)           0.000    12.501    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[26]
    SLICE_X22Y65         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.479    12.671    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y65         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[26]/C
                         clock pessimism              0.130    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X22Y65         FDRE (Setup_fdre_C_D)        0.062    12.709    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[26]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 1.450ns (15.595%)  route 7.848ns (84.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=109, routed)         7.848    12.370    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[2]
    SLICE_X12Y73         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.482    12.674    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y73         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                         clock pessimism              0.116    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X12Y73         FDRE (Setup_fdre_C_D)       -0.043    12.593    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  0.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.693%)  route 0.221ns (63.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.558     0.899    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y39         FDRE                                         r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.221     1.247    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X16Y38         SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.829     1.199    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y38         SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.034     1.165    
    SLICE_X16Y38         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.221    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.248ns (62.336%)  route 0.150ns (37.664%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.559     0.900    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y52         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q
                         net (fo=1, routed)           0.150     1.190    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0[12]
    SLICE_X21Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.235 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.000     1.235    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[12]_i_2_n_0
    SLICE_X21Y53         MUXF7 (Prop_muxf7_I0_O)      0.062     1.297 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.297    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X21Y53         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.829     1.199    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y53         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDRE (Hold_fdre_C_D)         0.105     1.270    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.730%)  route 0.214ns (60.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.550     0.891    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y21         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[4]/Q
                         net (fo=1, routed)           0.214     1.245    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[4]
    SLICE_X20Y21         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.818     1.188    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y21         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[4]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDRE (Hold_fdre_C_D)         0.063     1.217    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (58.001%)  route 0.164ns (41.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.564     0.905    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y48         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q
                         net (fo=2, routed)           0.164     1.196    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[23]
    SLICE_X35Y50         LUT5 (Prop_lut5_I1_O)        0.098     1.294 r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.294    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X35Y50         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.832     1.202    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y50         FDRE                                         r  evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.092     1.265    evo_v1_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.248ns (59.826%)  route 0.167ns (40.174%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.562     0.903    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y50         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.167     1.210    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0[2]
    SLICE_X19Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.255 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.000     1.255    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X19Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.317 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.317    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X19Y49         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.832     1.202    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y49         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.105     1.278    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.360%)  route 0.236ns (62.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.550     0.891    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y21         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[3]/Q
                         net (fo=1, routed)           0.236     1.268    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12[3]
    SLICE_X18Y21         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.819     1.189    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y21         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[3]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X18Y21         FDRE (Hold_fdre_C_D)         0.070     1.225    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/deadBand_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.250ns (55.307%)  route 0.202ns (44.693%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.558     0.899    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y54         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[19]/Q
                         net (fo=2, routed)           0.202     1.242    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2[19]
    SLICE_X20Y53         LUT6 (Prop_lut6_I5_O)        0.045     1.287 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     1.287    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry__3_i_5_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.351 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.351    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0[19]
    SLICE_X20Y53         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.829     1.199    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y53         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[19]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y53         FDRE (Hold_fdre_C_D)         0.134     1.299    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.250ns (54.498%)  route 0.209ns (45.502%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.559     0.900    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y50         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=2, routed)           0.209     1.249    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X20Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.294 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.294    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry_i_5_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.358 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry/O[3]
                         net (fo=1, routed)           0.000     1.358    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0[3]
    SLICE_X20Y49         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.831     1.201    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y49         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[3]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.134     1.306    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.427%)  route 0.175ns (38.573%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.558     0.899    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y54         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y54         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[20]/Q
                         net (fo=2, routed)           0.175     1.238    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2[20]
    SLICE_X20Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.283 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry__4_i_8/O
                         net (fo=1, routed)           0.000     1.283    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry__4_i_8_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.353 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.353    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0[20]
    SLICE_X20Y54         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.829     1.199    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y54         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[20]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.134     1.299    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.559     0.900    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X21Y40         FDRE                                         r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.113     1.154    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X20Y39         SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.828     1.198    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y39         SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.283     0.915    
    SLICE_X20Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.098    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      evo_v1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y15    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y15    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y13    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y7     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y13    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y11    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y7     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y11    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y41   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y42   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y42   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y41   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y42   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y42   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y43   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y43   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y42   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 0.642ns (11.892%)  route 4.757ns (88.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.662     2.970    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.814     4.302    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.426 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.942     8.369    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y15         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.501    12.693    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y15         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[10]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X12Y15         FDCE (Recov_fdce_C_CLR)     -0.319    12.451    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 0.642ns (11.892%)  route 4.757ns (88.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.662     2.970    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.814     4.302    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.426 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.942     8.369    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y15         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.501    12.693    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y15         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[11]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X12Y15         FDCE (Recov_fdce_C_CLR)     -0.319    12.451    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 0.642ns (11.892%)  route 4.757ns (88.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.662     2.970    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.814     4.302    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.426 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.942     8.369    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y15         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.501    12.693    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y15         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[8]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X12Y15         FDCE (Recov_fdce_C_CLR)     -0.319    12.451    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 0.642ns (11.892%)  route 4.757ns (88.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.662     2.970    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.814     4.302    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.426 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.942     8.369    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y15         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.501    12.693    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y15         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[9]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X12Y15         FDCE (Recov_fdce_C_CLR)     -0.319    12.451    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.642ns (11.916%)  route 4.746ns (88.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.662     2.970    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.814     4.302    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.426 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.931     8.358    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y17         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.499    12.691    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y17         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]__1/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X10Y17         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]__1
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.642ns (11.916%)  route 4.746ns (88.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.662     2.970    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.814     4.302    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.426 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.931     8.358    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y17         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.499    12.691    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y17         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__1/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X10Y17         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__1
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.642ns (11.916%)  route 4.746ns (88.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.662     2.970    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.814     4.302    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.426 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.931     8.358    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y17         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.499    12.691    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y17         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]__1/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X10Y17         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]__1
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.642ns (11.916%)  route 4.746ns (88.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.662     2.970    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.814     4.302    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.426 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.931     8.358    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y17         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.499    12.691    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y17         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X10Y17         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.642ns (12.137%)  route 4.647ns (87.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.662     2.970    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.814     4.302    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.426 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.833     8.259    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X9Y31          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.497    12.689    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y31          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X9Y31          FDCE (Recov_fdce_C_CLR)     -0.405    12.361    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.126ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 0.642ns (12.000%)  route 4.708ns (88.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.662     2.970    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y18         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.518     3.488 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.814     4.302    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X18Y19         LUT2 (Prop_lut2_I1_O)        0.124     4.426 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.894     8.320    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y20         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        1.496    12.688    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y20         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[28]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X12Y20         FDCE (Recov_fdce_C_CLR)     -0.319    12.446    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  4.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.846%)  route 0.398ns (68.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.593     0.934    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y48         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.186     1.260    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.305 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.212     1.518    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X41Y51         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.861     1.231    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y51         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.846%)  route 0.398ns (68.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.593     0.934    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y48         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.186     1.260    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.305 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.212     1.518    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X41Y51         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.861     1.231    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y51         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.610%)  route 0.402ns (68.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.593     0.934    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y48         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.186     1.260    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.305 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.217     1.522    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X40Y51         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.861     1.231    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y51         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.610%)  route 0.402ns (68.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.593     0.934    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y48         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.186     1.260    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.305 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.217     1.522    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X40Y51         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.861     1.231    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y51         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.610%)  route 0.402ns (68.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.593     0.934    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y48         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.186     1.260    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.305 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.217     1.522    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X40Y51         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.861     1.231    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y51         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.610%)  route 0.402ns (68.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.593     0.934    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y48         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.186     1.260    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.305 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.217     1.522    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X40Y51         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.861     1.231    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y51         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.509%)  route 0.444ns (70.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.593     0.934    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y48         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.186     1.260    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.305 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.259     1.564    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X37Y50         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.859     1.229    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y50         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X37Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.509%)  route 0.444ns (70.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.593     0.934    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y48         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.186     1.260    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.305 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.259     1.564    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X37Y50         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.859     1.229    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y50         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X37Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.509%)  route 0.444ns (70.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.593     0.934    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y48         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.186     1.260    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.305 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.259     1.564    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X37Y50         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.859     1.229    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y50         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X37Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.509%)  route 0.444ns (70.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.593     0.934    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y48         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.075 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=3, routed)           0.186     1.260    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[0]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.305 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.259     1.564    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X37Y50         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6591, routed)        0.859     1.229    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y50         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X37Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.456    





