{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713443958319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713443958319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 15:39:18 2024 " "Processing started: Thu Apr 18 15:39:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713443958319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713443958319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chasi -c chasi " "Command: quartus_map --read_settings_files=on --write_settings_files=off chasi -c chasi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713443958319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713443958406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713443958406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex2seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seven_seg " "Found entity 1: hex2seven_seg" {  } { { "hex2seven_seg.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/hex2seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713443963441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713443963441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file hex2decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2decimal " "Found entity 1: hex2decimal" {  } { { "hex2decimal.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/hex2decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713443963442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713443963442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chasi.v 1 1 " "Found 1 design units, including 1 entities, in source file chasi.v" { { "Info" "ISGN_ENTITY_NAME" "1 chasi " "Found entity 1: chasi" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713443963442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713443963442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chasi " "Elaborating entity \"chasi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713443963463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button2_up chasi.v(25) " "Verilog HDL or VHDL warning at chasi.v(25): object \"button2_up\" assigned a value but never read" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713443963463 "|chasi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button3_up chasi.v(25) " "Verilog HDL or VHDL warning at chasi.v(25): object \"button3_up\" assigned a value but never read" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713443963463 "|chasi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button4_up chasi.v(25) " "Verilog HDL or VHDL warning at chasi.v(25): object \"button4_up\" assigned a value but never read" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713443963463 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chasi.v(101) " "Verilog HDL assignment warning at chasi.v(101): truncated value with size 32 to match size of target (1)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963464 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chasi.v(102) " "Verilog HDL assignment warning at chasi.v(102): truncated value with size 32 to match size of target (1)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963464 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chasi.v(104) " "Verilog HDL assignment warning at chasi.v(104): truncated value with size 32 to match size of target (1)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963464 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chasi.v(105) " "Verilog HDL assignment warning at chasi.v(105): truncated value with size 32 to match size of target (1)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963464 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chasi.v(107) " "Verilog HDL assignment warning at chasi.v(107): truncated value with size 32 to match size of target (1)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963464 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chasi.v(108) " "Verilog HDL assignment warning at chasi.v(108): truncated value with size 32 to match size of target (1)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963464 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chasi.v(116) " "Verilog HDL assignment warning at chasi.v(116): truncated value with size 32 to match size of target (8)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963464 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chasi.v(117) " "Verilog HDL assignment warning at chasi.v(117): truncated value with size 32 to match size of target (8)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963464 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chasi.v(130) " "Verilog HDL assignment warning at chasi.v(130): truncated value with size 32 to match size of target (1)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963465 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chasi.v(131) " "Verilog HDL assignment warning at chasi.v(131): truncated value with size 32 to match size of target (1)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963465 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chasi.v(132) " "Verilog HDL assignment warning at chasi.v(132): truncated value with size 32 to match size of target (1)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963465 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chasi.v(138) " "Verilog HDL assignment warning at chasi.v(138): truncated value with size 32 to match size of target (1)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963465 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 chasi.v(144) " "Verilog HDL assignment warning at chasi.v(144): truncated value with size 32 to match size of target (4)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963465 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chasi.v(151) " "Verilog HDL assignment warning at chasi.v(151): truncated value with size 32 to match size of target (8)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963465 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chasi.v(155) " "Verilog HDL assignment warning at chasi.v(155): truncated value with size 32 to match size of target (8)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963466 "|chasi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chasi.v(159) " "Verilog HDL assignment warning at chasi.v(159): truncated value with size 32 to match size of target (8)" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963466 "|chasi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2decimal hex2decimal:inst9 " "Elaborating entity \"hex2decimal\" for hierarchy \"hex2decimal:inst9\"" {  } { { "chasi.v" "inst9" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713443963474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hex2decimal.v(17) " "Verilog HDL assignment warning at hex2decimal.v(17): truncated value with size 32 to match size of target (8)" {  } { { "hex2decimal.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/hex2decimal.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963475 "|chasi|hex2decimal:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 hex2decimal.v(20) " "Verilog HDL assignment warning at hex2decimal.v(20): truncated value with size 7 to match size of target (4)" {  } { { "hex2decimal.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/hex2decimal.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963475 "|chasi|hex2decimal:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hex2decimal.v(30) " "Verilog HDL assignment warning at hex2decimal.v(30): truncated value with size 32 to match size of target (4)" {  } { { "hex2decimal.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/hex2decimal.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713443963475 "|chasi|hex2decimal:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seven_seg hex2seven_seg:inst1 " "Elaborating entity \"hex2seven_seg\" for hierarchy \"hex2seven_seg:inst1\"" {  } { { "chasi.v" "inst1" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713443963475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ss1\[1\] GND " "Pin \"ss1\[1\]\" is stuck at GND" {  } { { "chasi.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/chasi/chasi.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713443964076 "|chasi|ss1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713443964076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713443964114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713443964526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713443964526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "432 " "Implemented 432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713443964557 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713443964557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "378 " "Implemented 378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713443964557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713443964557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713443964561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 15:39:24 2024 " "Processing ended: Thu Apr 18 15:39:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713443964561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713443964561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713443964561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713443964561 ""}
