<div align="center">

<!-- Animated Header -->
<img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=32&duration=2500&pause=1000&color=34ebe8&center=true&vCenter=true&width=940&lines=âš¡+CMOS+Logic+Analyzer+âš¡;Circuit+Design+%26+Optimization;Visual+Logic+Simulation+Tool" alt="Typing SVG" />


<h3>ğŸ”¬ Exact Delay â€¢ ğŸ“ Area Optimization â€¢ ğŸ”‹ Power Analysis</h3>

<!-- Badges -->
<p align="center">
  <img src="https://img.shields.io/badge/Python-3.7+-blue.svg?style=for-the-badge&logo=python" alt="Python">
  <img src="https://img.shields.io/badge/License-MIT-green.svg?style=for-the-badge" alt="License">
  <img src="https://img.shields.io/badge/CMOS-Technology-purple.svg?style=for-the-badge" alt="CMOS">
  <img src="https://img.shields.io/badge/Status-Active-success.svg?style=for-the-badge" alt="Status">
</p>

<!-- Navigation -->
<p align="center">
  <a href="#-features"><b>Features</b></a> â€¢
  <a href="#-installation"><b>Installation</b></a> â€¢
  <a href="#-usage"><b>Usage</b></a> â€¢
  <a href="#-formulas"><b>Formulas</b></a> â€¢
  <a href="#-contributing"><b>Contributing</b></a>
</p>

---

</div>

## ğŸ“– Overview

<img align="right" width="300" src="https://user-images.githubusercontent.com/74038190/212284100-561aa473-3905-4a80-b561-0d28506553ee.gif">

A **comprehensive Python-based tool** for analyzing and optimizing CMOS logic circuits. This analyzer implements **exact delay calculations**, area optimization, and power analysis for digital logic designs using both **NAND+NOT** and **NOR+NOT** implementations.

### ğŸ¯ Key Highlights

> **ğŸ’ EXACT Mathematical Formulas** - Not approximations! Every calculation is based on fundamental semiconductor equations and technology-specific parameters derived from MOSFET physics.

<br clear="right"/>

---

## âœ¨ Features

<table>
<tr>
<td width="50%">

### ğŸ”§ Logic Minimization
- âœ… **Quine-McCluskey algorithm**
- âœ… Boolean function simplification
- âœ… **K-map visualization** (2, 3, 4 variables)
- âœ… Prime implicant grouping
- âœ… Color-coded outputs

### âš¡ Exact Delay Calculation
- âœ… **Non-linear MOSFET equations**
- âœ… Precise propagation delays
- âœ… Separate rise/fall analysis
- âœ… Capacitance models (cutoff/triode)
- âœ… Multi-input gate support

### ğŸ“ Area Optimization
- âœ… **Exact formula**: `nÃ—Wn(ln+2LDn) + wp(lp+2LDp)`
- âœ… Technology-dependent parameters
- âœ… Gate-level breakdown
- âœ… Silicon footprint minimization

</td>
<td width="50%">

### ğŸ”‹ Power Analysis
- âœ… **Maximum power dissipation**
- âœ… Switching voltage calculation
- âœ… Dynamic power estimation
- âœ… Gate-level power breakdown

### ğŸ¨ Visual K-Maps
- âœ… **Color-coded groupings**
- âœ… Prime implicant highlighting
- âœ… Interactive ASCII display
- âœ… 2D/3D representation

### ğŸ“Š Comparative Analysis
- âœ… **NAND+NOT vs NOR+NOT**
- âœ… 4-criteria optimization scoring
- âœ… Side-by-side metrics
- âœ… Design recommendation engine
- âœ… Performance comparison tables

</td>
</tr>
</table>

<div align="center">

### ğŸ¬ Demo Output

```
================================================================================
   CMOS LOGIC ANALYZER WITH EXACT DELAY AND AREA CALCULATIONS
================================================================================

âœ“ Selected: 0.35um CMOS
âœ“ Minimized: F = A + B + C + D
âœ“ Analyzed: NAND+NOT vs NOR+NOT

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•¦â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•¦â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘ Metric                 â•‘ NAND+NOT      â•‘ NOR+NOT       â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•¬â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•¬â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘ Total Delay (ns)       â•‘ 2.456         â•‘ 2.189         â•‘
â•‘ Bit Rate (MHz)         â•‘ 407.18        â•‘ 456.82        â•‘
â•‘ Total Area (Î¼mÂ²)       â•‘ 45.23         â•‘ 42.15         â•‘
â•‘ Max Power (Î¼W)         â•‘ 12.34         â•‘ 11.02         â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•©â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•©â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ† RECOMMENDED DESIGN: NOR+NOT
```

</div>

---

## ğŸ”¬ Supported CMOS Technologies

<div align="center">

| Technology | Gate Oxide | V<sub>th</sub> (V) | Î¼<sub>n</sub> | Î¼<sub>p</sub> | Applications |
|:----------:|:----------:|:------------------:|:-------------:|:-------------:|:-------------|
| **1.0Âµm** | 20 nm | Â±0.9 | 450 cmÂ²/VÂ·s | 180 cmÂ²/VÂ·s | ğŸ“ Legacy systems, education |
| **0.8Âµm** | 16 nm | Â±0.8 | 460 cmÂ²/VÂ·s | 185 cmÂ²/VÂ·s | ğŸ”§ Moderate performance |
| **0.6Âµm** | 12 nm | Â±0.75 | 470 cmÂ²/VÂ·s | 190 cmÂ²/VÂ·s | âš™ï¸ Standard digital logic |
| **0.5Âµm** | 10 nm | Â±0.7 | 460 cmÂ²/VÂ·s | 190 cmÂ²/VÂ·s | ğŸš€ High-speed circuits |
| **0.35Âµm** | 7 nm | Â±0.5 | 500 cmÂ²/VÂ·s | 200 cmÂ²/VÂ·s | ğŸ’ Advanced VLSI |

</div>

---

## ğŸš€ Installation

### ğŸ“‹ Prerequisites

```bash
âœ“ Python 3.7 or higher
âœ“ pip package manager
```

### âš¡ Quick Start

```bash
# 1ï¸âƒ£ Clone the repository
git clone https://github.com/yourusername/cmos-logic-analyzer.git
cd cmos-logic-analyzer

# 2ï¸âƒ£ Install dependencies
pip install colorama tabulate

# 3ï¸âƒ£ Run the analyzer
python main.py
```

### ğŸ”§ Installation with Virtual Environment

```bash
# Create virtual environment
python -m venv venv

# Activate (Windows)
venv\Scripts\activate

# Activate (Unix/MacOS)
source venv/bin/activate

# Install dependencies
pip install -r requirements.txt

# Run
python main.py
```

---

## ğŸ“‚ Project Structure

```
cmos-logic-analyzer/
â”‚
â”œâ”€â”€ ğŸ“„ main.py                    # Main application entry point
â”œâ”€â”€ ğŸ“„ constants.py               # Physical constants & CMOS datasheets
â”œâ”€â”€ ğŸ“„ mosfet.py                 # MOSFET parameter calculations
â”œâ”€â”€ ğŸ“„ logic_minimizer.py        # Quine-McCluskey & K-map generation
â”œâ”€â”€ ğŸ“„ design_implementer.py     # NAND/NOR implementations
â”œâ”€â”€ ğŸ“„ delay_calculator.py       # Exact delay formulas
â”œâ”€â”€ ğŸ“„ performance_analyzer.py   # Area, power, bit rate analysis
â”œâ”€â”€ ğŸ“„ comparator.py             # Design comparison engine
â”œâ”€â”€ ğŸ“„ requirements.txt          # Python dependencies
â”œâ”€â”€ ğŸ“„ README.md                 # This file
â””â”€â”€ ğŸ“„ LICENSE                   # MIT License
```

<details>
<summary><b>ğŸ“¦ Module Descriptions (Click to expand)</b></summary>

| Module | Description |
|--------|-------------|
| `main.py` | Interactive CLI with colorful output using colorama |
| `constants.py` | Physical constants (q, Îµâ‚€, Îµsi) and 5 CMOS technology datasheets |
| `mosfet.py` | Calculates Cox, Kn, Kp, Vth, and all parasitic capacitances |
| `logic_minimizer.py` | Implements Quine-McCluskey algorithm with K-map visualization |
| `design_implementer.py` | Converts SOP to NAND+NOT and NOR+NOT gate implementations |
| `delay_calculator.py` | Exact delay formulas for NOT, NAND, and NOR gates |
| `performance_analyzer.py` | Calculates area, power dissipation, and maximum bit rate |
| `comparator.py` | Compares both designs and recommends optimal implementation |

</details>

---

## ğŸ’¡ Usage

### ğŸ® Interactive Mode

```bash
python main.py
```

<details>
<summary><b>ğŸ“¸ Step-by-Step Guide (Click to expand)</b></summary>

#### **Step 1: Select Technology**
```
Available CMOS Technologies:
1. 1.0um CMOS
2. 0.8um CMOS
3. 0.6um CMOS
4. 0.5um CMOS
5. 0.35um CMOS

Select technology number: 5
```

#### **Step 2: Enter MOSFET Dimensions**
```
Enter NMOS width Wn (Âµm): 2.0
Enter NMOS length Ln (Âµm): 0.35
Enter PMOS width Wp (Âµm): 4.0
Enter PMOS length Lp (Âµm): 0.35
Enter body-source voltage VBS (V): 0
```

#### **Step 3: Input Logic Function**
```
Use SOP (minterms) or POS (maxterms)? [S/P]: S
Enter number of variables: 4
Enter minterms separated by commas: 1,3,5,7,9,11,13,15
Enter don't care terms (optional): 
```

#### **Step 4: View Results**
- âœ… Minimized logic expression
- âœ… Color-coded K-map
- âœ… NAND+NOT implementation with gate count
- âœ… NOR+NOT implementation with gate count
- âœ… Performance comparison table
- âœ… Optimization analysis
- âœ… **Design recommendation**

</details>

### ğŸ“Š Example Session

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘           CMOS LOGIC ANALYZER - ANALYSIS COMPLETE              â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Selected Technology: 0.35um CMOS

TRANSISTOR PARAMETERS:
  â€¢ Cox = 4.930e-03 F/mÂ²
  â€¢ Kn = 2.816e-02 Î¼A/VÂ²
  â€¢ Kp = 1.126e-02 Î¼A/VÂ²
  â€¢ Vth_n = 0.500 V
  â€¢ Vth_p = -0.600 V

MINIMIZED LOGIC FUNCTION (SOP):
  F = A + B + C + D

IMPLEMENTATION COMPARISON:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Metric              â”‚ NAND+NOT    â”‚ NOR+NOT     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Total Gates         â”‚ 6           â”‚ 5           â”‚
â”‚ Total Delay (ns)    â”‚ 2.456       â”‚ 2.189       â”‚
â”‚ Bit Rate (MHz)      â”‚ 407.18      â”‚ 456.82      â”‚
â”‚ Total Area (Î¼mÂ²)    â”‚ 45.23       â”‚ 42.15       â”‚
â”‚ Max Power (Î¼W)      â”‚ 12.34       â”‚ 11.02       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

ğŸ† RECOMMENDED DESIGN: NOR+NOT

ADVANTAGES:
  âœ“ Smaller area by 3.08 Î¼mÂ²
  âœ“ Lower power by 1.32 Î¼W
  âœ“ Higher speed by 49.64 MHz
  âœ“ Fewer gates by 1

Analysis Complete!
```

---

## ğŸ§® Mathematical Formulas

### ğŸ“Š NOT Gate Delay

<table>
<tr><td>

**Load Capacitance (V<sub>BS</sub> â‰  0):**
```
Cload = n(Cgd_pc + Cgd_nt + Cdb_pt) + Cdb_nc + Cgb_pc
```

**Load Capacitance (V<sub>BS</sub> = 0):**
```
Cload = n(Cgd_pc + Cgd_nt) + Cdb_pc + Cdb_nc + Cgb_pc
```

**Delays:**
```
Z_NOTâ» = Rn Ã— Cload    where Rn = 1/(KnÃ—(VDD - Vth_n))
Z_NOTâº = Rp Ã— Cload    where Rp = 1/(KpÃ—(VDD - |Vth_p|))
```

</td></tr>
</table>

### âš¡ NAND Gate Delay

<table>
<tr><td>

**Parameters:**
```
a = VDD - Vth_n
Xâ‚ = a(1 - âˆš(1/n))
Xâ‚‚ = a(1 - âˆš(1/n [1 + (1 - Vth_n/a)Â²(n-1)]))
```

**Falling Edge Delay:**
```
Z_NDâ» = (n Ã— Cloadâ» Ã— 10â¶) / ((nÂ² - 1)Kn Ã— a) Ã— [
        (n-1)ln((a - Xâ‚‚/2)/(a - Xâ‚/2)) + 
        2ln((1 - (n/(n-1))Xâ‚‚/2)/(1 - (n/(n-1))Xâ‚/2)) + 
        (n+1)ln(Xâ‚/Xâ‚‚)]
```

**Rising Edge Delay:**
```
Z_NDâº = Iâº  (NOT gate rise delay)
```

</td></tr>
</table>

### ğŸ”„ NOR Gate Delay

<table>
<tr><td>

**Parameters:**
```
a = VDD - |Vth_p|
Xâ‚ = a(1 - âˆš(1/n))
Xâ‚‚ = a(1 - âˆš(1/n [1 + (1 - Vth_p/a)Â²(n-1)]))
```

**Rising Edge Delay:**
```
Z_NRâº = (n Ã— Cloadâº Ã— 10â¶) / ((nÂ² - 1)Kp Ã— a) Ã— [
        (n-1)ln((a - Xâ‚‚/2)/(a - Xâ‚/2)) + 
        2ln((1 - (n/(n-1))Xâ‚‚/2)/(1 - (n/(n-1))Xâ‚/2)) + 
        (n+1)ln(Xâ‚/Xâ‚‚)]
```

**Falling Edge Delay:**
```
Z_NRâ» = Iâ»  (NOT gate fall delay)
```

</td></tr>
</table>

### ğŸ“ Area Calculation

<table>
<tr><td>

**Per Gate Area:**
```
Area = nÃ—Wn(ln + 2LDn) + wp(lp + 2LDp) [Î¼mÂ²]

where:
  n   = number of inputs
  Wn  = NMOS width per transistor
  ln  = NMOS channel length
  LDn = NMOS lateral diffusion length
  wp  = PMOS width per transistor
  lp  = PMOS channel length
  LDp = PMOS lateral diffusion length
```

</td></tr>
</table>

### ğŸ”‹ Power Calculation

<table>
<tr><td>

**Input Switching Voltage:**
```
V_inss = (âˆšKn Ã— Vth_n + âˆšKp(VDD - Vth_p)) / (âˆšKn + âˆšKp)
```

**Maximum Power Dissipation:**
```
Pmax = G Ã— (Kn/2) Ã— (V_inss - Vth_n)Â² Ã— VDD [Î¼W]

where:
  G = total number of gates
```

</td></tr>
</table>

---

## ğŸ¯ Design Optimization Criteria

<div align="center">

| Criterion | Description | Measurement | Weight |
|:---------:|-------------|:-----------:|:------:|
| ğŸ† **Area** | Minimizes silicon real estate | Î¼mÂ² | 25% |
| âš¡ **Speed** | Maximizes operating frequency | MHz | 25% |
| ğŸ”‹ **Power** | Minimizes energy consumption | Î¼W | 25% |
| ğŸšï¸ **Gates** | Reduces circuit complexity | Count | 25% |

</div>

### ğŸ“ˆ Optimization Algorithm

```python
# Scoring system (4 criteria)
for each criterion:
    if NAND+NOT is better:
        score_NAND += 1
    elif NOR+NOT is better:
        score_NOR += 1

# Winner determination
if scores are tied:
    winner = design_with_smaller_area  # Tie-breaker
else:
    winner = design_with_higher_score
```

---

## ğŸ” Technical Highlights

<div align="center">

### ğŸ’ Advanced Features

</div>

| Feature | Description |
|---------|-------------|
| âœ… **Non-linear delay models** | Exact logarithmic equations, not RC approximations |
| âœ… **Body effect consideration** | Accurate V<sub>th</sub> calculation with V<sub>BS</sub> variations |
| âœ… **Capacitance extraction** | Separate cutoff and triode region capacitances |
| âœ… **Load calculation** | C<sub>gd</sub>, C<sub>gs</sub>, C<sub>db</sub>, C<sub>gb</sub> for each transistor |
| âœ… **Multi-input gates** | 2-input to n-input NAND/NOR with exact formulas |
| âœ… **Technology scaling** | Accurate parameters from 1.0Âµm to 0.35Âµm |

### ğŸ”¬ Calculation Methodology

```mermaid
graph LR
    A[Input Function] --> B[Logic Minimization]
    B --> C[K-Map Generation]
    C --> D[Gate Implementation]
    D --> E[NAND+NOT]
    D --> F[NOR+NOT]
    E --> G[Delay Analysis]
    F --> G
    G --> H[Area Calculation]
    H --> I[Power Analysis]
    I --> J[Comparison & Recommendation]
```

<details>
<summary><b>ğŸ“Š Detailed Analysis Pipeline (Click to expand)</b></summary>

1. **MOSFET Parameters**
   - Calculate C<sub>ox</sub> from oxide thickness
   - Determine K<sub>n</sub> and K<sub>p</sub> from mobility
   - Compute threshold voltages with body effect
   - Extract all parasitic capacitances

2. **Logic Minimization**
   - Apply Quine-McCluskey algorithm
   - Generate prime implicants
   - Create K-map visualization
   - Produce minimal SOP expression

3. **Implementation Conversion**
   - NAND+NOT: Use De Morgan's laws
   - NOR+NOT: Direct mapping
   - Track gate hierarchy and fanout

4. **Performance Analysis**
   - Calculate exact delays using non-linear models
   - Sum delays along critical path
   - Compute area with technology formula
   - Estimate maximum power dissipation

5. **Comparison & Optimization**
   - Score on 4 criteria (area, speed, power, gates)
   - Determine winner with tie-breaker
   - Provide detailed advantages

</details>

---

## âš ï¸ Limitations & Assumptions

> **ğŸ“Œ Important Notes:**

| Assumption | Description |
|------------|-------------|
| âš™ï¸ **Ideal switching** | No noise or signal integrity issues |
| ğŸŒ¡ï¸ **Temperature** | Room temperature operation (T = 300K) |
| âš¡ **Supply voltage** | Fixed V<sub>DD</sub> = 5.0V |
| ğŸ”Œ **Interconnects** | Neglects RC wiring parasitics |
| ğŸ“ **MOSFET model** | Square-law (long-channel approximation) |
| ğŸšï¸ **Gate stages** | Single-stage gates only |
| ğŸ“Š **Logic style** | Static CMOS only (no dynamic/ratioed) |

### ğŸš€ Future Enhancements

- [ ] Deep submicron technologies (<0.18Âµm)
- [ ] Advanced BSIM models (BSIM4, BSIM6)
- [ ] Interconnect delay modeling
- [ ] Temperature and voltage variations
- [ ] Monte Carlo analysis for process variations
- [ ] Power-delay product optimization
- [ ] Export to SPICE netlist format
- [ ] PDF report generation
- [ ] Web-based GUI interface
- [ ] Multi-level logic optimization

---

## ğŸ“¸ Screenshots

<details>
<summary><b>ğŸ¨ K-Map Visualization (Click to expand)</b></summary>

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                  4-VARIABLE KARNAUGH MAP                   â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

     AB\CD â”‚  00  â”‚  01  â”‚  11  â”‚  10  â”‚
    â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
       00  â”‚  [1] â”‚  [1] â”‚  [1] â”‚  [1] â”‚  â† Group 1
       01  â”‚  [1] â”‚  [1] â”‚  [1] â”‚  [1] â”‚  â† Group 2
       11  â”‚  [1] â”‚  [1] â”‚  [1] â”‚  [1] â”‚  â† Group 3
       10  â”‚  [1] â”‚  [1] â”‚  [1] â”‚  [1] â”‚  â† Group 4
    
Prime Implicants: [colored groups displayed]
Minimized Expression: F = A + B + C + D
```

</details>

<details>
<summary><b>ğŸ“Š Performance Comparison Table (Click to expand)</b></summary>

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘           COMPREHENSIVE IMPLEMENTATION COMPARISON          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Gate Count Comparison â”‚   NAND+NOT    â”‚   NOR+NOT     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ NAND Gates            â”‚       2       â”‚      N/A      â”‚
â”‚ NOR Gates             â”‚      N/A      â”‚       2       â”‚
â”‚ NOT Gates             â”‚       4       â”‚       3       â”‚
â”‚ Total Gates           â”‚       6       â”‚       5       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Performance Metrics   â”‚   NAND+NOT    â”‚   NOR+NOT     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Total Delay (ns)      â”‚    2.456      â”‚    2.189      â”‚
â”‚ Bit Rate (Hz)         â”‚  4.072e+08    â”‚  4.568e+08    â”‚
â”‚ Bit Rate (MHz)        â”‚    407.18     â”‚    456.82     â”‚
â”‚ Total Area (Î¼mÂ²)      â”‚    45.23      â”‚    42.15      â”‚
â”‚ Max Power (Î¼W)        â”‚    12.34      â”‚    11.02      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘               OPTIMIZATION ANALYSIS                        â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

1. OPTIMUM AREA:
   â€¢ NOR+NOT design has optimum area: 42.15 Î¼mÂ²
   â€¢ Area saving: 6.8% compared to NAND+NOT

2. MAXIMUM POWER:
   â€¢ NOR+NOT design has lower power: 11.02 Î¼W
   â€¢ Power saving: 10.7% compared to NAND+NOT

3. MAXIMUM BIT RATE:
   â€¢ NOR+NOT design has higher bit rate: 456.82 MHz
   â€¢ Speed improvement: 12.2% compared to NAND+NOT

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘             OVERALL RECOMMENDATION                         â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

Optimization Scores:
  â€¢ NAND+NOT: 0/4 optimization criteria
  â€¢ NOR+NOT: 4/4 optimization criteria

ğŸ† RECOMMENDED DESIGN: NOR+NOT
Primary Reason: Superior in more optimization criteria

Key Advantages of NOR+NOT:
  â€¢ Smaller area by 3.08 Î¼mÂ²
  â€¢ Lower power by 1.32 Î¼W
  â€¢ Higher speed by 49.64 MHz
  â€¢ Fewer gates by 1
```

</details>

---

## ğŸ¤ Contributing

<div align="center">

### ğŸŒŸ We Welcome Contributors!

</div>

Contributions are welcome! Here's how you can help improve this project:

<table>
<tr>
<td width="33%">

### ğŸ”¬ Research
- Add CMOS technologies
- Implement BSIM models
- Advanced delay models
- Process variation analysis

</td>
<td width="33%">

### ğŸ’» Development
- Web interface (React/Vue)
- Mobile app
- GUI with PyQt/Tkinter
- API development
- Export features

</td>
<td width="33%">

### ğŸ“š Documentation
- Tutorials & guides
- Video demonstrations
- API documentation
- Translation
- Examples library

</td>
</tr>
</table>

### ğŸ“ How to Contribute

1. **ğŸ´ Fork** the repository
2. **ğŸŒ¿ Create** a feature branch
   ```bash
   git checkout -b feature/AmazingFeature
   ```
3. **ğŸ’¾ Commit** your changes
   ```bash
   git commit -m 'Add some AmazingFeature'
   ```
4. **ğŸ“¤ Push** to the branch
   ```bash
   git push origin feature/AmazingFeature
   ```
5. **ğŸ‰ Open** a Pull Request

### ğŸ“‹ Contribution Guidelines

- Follow PEP 8 style guidelines
- Add docstrings to all functions
- Include type hints where appropriate
- Write unit tests for new features
- Update documentation
- Add examples for new functionality

---

## ğŸ“œ License

<div align="center">

```
MIT License

Copyright (c) 2024 CMOS Logic Analyzer

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software.
```

</div>

---

## ğŸ‘¨â€ğŸ’» Author

<div align="center">

<img src="https://user-images.githubusercontent.com/74038190/213844263-a8897a51-32f4-4b3b-b5c2-e1528b89f6f3.png" width="50px">

**Created with â¤ï¸ for Digital Circuit Designers & VLSI Engineers**

[![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github)](https://github.com/Muhammad-296)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin)](https://www.linkedin.com/in/muhammad-abdulhamid/)
[![Email](https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:muhammad.al.ajami.se@gmail.com)

</div>

---

## ğŸ™ Acknowledgments

<div align="center">

Special thanks to:

ğŸ“ **VLSI Design Community** â€¢ ğŸ‘¥ **Contributors & Testers** â€¢ ğŸ“š **Academic Resources**

</div>

---

## ğŸ“š References

### ğŸ“– Textbooks

1. **Weste, N. H. E., & Harris, D.** (2010). *CMOS VLSI Design: A Circuits and Systems Perspective* (4th ed.). Addison-Wesley.
2. **Rabaey, J. M., Chandrakasan, A., & Nikolic, B.** (2003). *Digital Integrated Circuits: A Design Perspective* (2nd ed.). Prentice Hall.
3. **Sedra, A. S., & Smith, K. C.** (2015). *Microelectronic Circuits* (7th ed.). Oxford University Press.

### ğŸ”¬ Technical Resources

4. **BSIM Model Documentation** - Berkeley Short-channel IGFET Model
5. **MOSIS Integrated Circuit Fabrication Service** - Process specifications
6. **IEEE Xplore** - Research papers on CMOS delay modeling

### ğŸŒ Online Resources

7. [MIT OpenCourseWare - VLSI Design](https://ocw.mit.edu/)
8. [CMOS Logic Gates Tutorial](https://www.electronics-tutorials.ws/)
9. [Quine-McCluskey Algorithm](https://en.wikipedia.org/wiki/Quine%E2%80%93McCluskey_algorithm)


