AArch64 LB+dmb.st+ctrlisb
"DMB.STdRW Rfe DpCtrlIsbdW Rfe"
Cycle=Rfe DMB.STdRW Rfe DpCtrlIsbdW
Relax=
Safe=Rfe DMB.STdRW DpCtrlIsbdW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DMB.STdRW Rfe DpCtrlIsbdW Rfe
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0          | P1           ;
 LDR W0,[X1] | LDR W0,[X1]  ;
 DMB ST      | CBNZ W0,LC00 ;
 MOV W2,#1   | LC00:        ;
 STR W2,[X3] | ISB          ;
             | MOV W2,#1    ;
             | STR W2,[X3]  ;
exists
(0:X0=1 /\ 1:X0=1)
