module top_module ( 
    input clk, 
    input [7:0] d, 
    input [1:0] sel, 
    output [7:0] q 
);
    wire [7:0] q1, q2, q3;
    
    //instances
    my_dff8 dff1(.clk(clk), .d(d), .q(q1));
    my_dff8 dff2(.clk(clk), .d(q1), .q(q2));
    my_dff8 dff3(.clk(clk), .d(q2), .q(q3));
    
    // combo logic
    always @(*) begin
        case(sel)
           00: q = d;
           01: q = q1;
           10: q = q2;
           11: q = q3;
        endcase
    end
endmodule
