<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fifo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fifo_mem.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fifo_mem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fifo_mem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_mem.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fifo_mem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fifo_mem.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fifo_mem.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fifo_mem.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fifo_mem.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fifo_mem.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_mem.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fifo_mem.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo_mem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fifo_mem.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="fifo_mem.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fifo_mem.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fifo_mem.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fifo_mem.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fifo_mem.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fifo_mem.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_mem_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fifo_mem_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fifo_mem_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_mem_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fifo_mem_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_mem_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_mem_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fifo_mem_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fifo_mem_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_mem_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fifo_mem_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fifo_mem_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_mem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/fifo_mem_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/fifo_mem_synthesis.v"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_pointer_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="read_pointer_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="read_pointer_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="status_signal.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="status_signal.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="synchronous_fifo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="synchronous_fifo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="synchronous_fifo.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="synchronous_fifo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="synchronous_fifo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="synchronous_fifo_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="synchronous_fifo_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="synchronous_fifo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1725519663" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="3022341580356530245" xil_pn:start_ts="1725519660">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1725520329" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1725520329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725520329" xil_pn:in_ck="2873177966591534606" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1725520329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FIFO_test_bench.v"/>
      <outfile xil_pn:name="fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1725520608" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6117232408890624339" xil_pn:start_ts="1725520608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725520608" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7813124816224118769" xil_pn:start_ts="1725520608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725520329" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3609207639843504383" xil_pn:start_ts="1725520329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725520329" xil_pn:in_ck="2873177966591534606" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1725520329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FIFO_test_bench.v"/>
      <outfile xil_pn:name="fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1725544732" xil_pn:in_ck="2873177966591534606" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5542429007214720501" xil_pn:start_ts="1725544730">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="read_pointer_beh.prj"/>
      <outfile xil_pn:name="read_pointer_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1725544733" xil_pn:in_ck="-1800108686499441013" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8119119492109879544" xil_pn:start_ts="1725544732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="read_pointer_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1725477244" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1725477244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725519351" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3946634675564694583" xil_pn:start_ts="1725519351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725519351" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3609207639843504383" xil_pn:start_ts="1725519351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725477244" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1725477244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725519351" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3145348101282850215" xil_pn:start_ts="1725519351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725477244" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1725477244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725519351" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8912948790611334025" xil_pn:start_ts="1725519351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725520169" xil_pn:in_ck="4120119880" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7146366191802467428" xil_pn:start_ts="1725520156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fifo_mem.lso"/>
      <outfile xil_pn:name="fifo_mem.ngc"/>
      <outfile xil_pn:name="fifo_mem.ngr"/>
      <outfile xil_pn:name="fifo_mem.prj"/>
      <outfile xil_pn:name="fifo_mem.stx"/>
      <outfile xil_pn:name="fifo_mem.syr"/>
      <outfile xil_pn:name="fifo_mem.xst"/>
      <outfile xil_pn:name="fifo_mem_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1725519366" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893627582602116" xil_pn:start_ts="1725519366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1725520180" xil_pn:in_ck="5321004934224334344" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8233901486400230384" xil_pn:start_ts="1725520169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fifo_mem.bld"/>
      <outfile xil_pn:name="fifo_mem.ngd"/>
      <outfile xil_pn:name="fifo_mem_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1725520217" xil_pn:in_ck="5321004934224334345" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1725520180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fifo_mem.pcf"/>
      <outfile xil_pn:name="fifo_mem_map.map"/>
      <outfile xil_pn:name="fifo_mem_map.mrp"/>
      <outfile xil_pn:name="fifo_mem_map.ncd"/>
      <outfile xil_pn:name="fifo_mem_map.ngm"/>
      <outfile xil_pn:name="fifo_mem_map.xrpt"/>
      <outfile xil_pn:name="fifo_mem_summary.xml"/>
      <outfile xil_pn:name="fifo_mem_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1725520258" xil_pn:in_ck="-7613620367231714910" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1725520217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fifo_mem.ncd"/>
      <outfile xil_pn:name="fifo_mem.pad"/>
      <outfile xil_pn:name="fifo_mem.par"/>
      <outfile xil_pn:name="fifo_mem.ptwx"/>
      <outfile xil_pn:name="fifo_mem.unroutes"/>
      <outfile xil_pn:name="fifo_mem.xpi"/>
      <outfile xil_pn:name="fifo_mem_pad.csv"/>
      <outfile xil_pn:name="fifo_mem_pad.txt"/>
      <outfile xil_pn:name="fifo_mem_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1725520258" xil_pn:in_ck="5321004934224334213" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1725520241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fifo_mem.twr"/>
      <outfile xil_pn:name="fifo_mem.twx"/>
    </transform>
    <transform xil_pn:end_ts="1725520795" xil_pn:in_ck="5321004934224334344" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="6783366922713287094" xil_pn:start_ts="1725520793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/fifo_mem_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/fifo_mem_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
