digraph circuit

{


in1[label="INPUT"];
in2[label="INPUT"];
in3[label="INPUT"];
in4[label="INPUT"];
in5[label="INPUT"];
in6[label="INPUT"];
in7[label="INPUT"];

a[label="MUX2"];
b[label="OR2"];
c[label="NOT"];
d[label="NAND3"];
e[label="XOR4"];
f[label="NOR2"];
g[label="NOT"];
h[label="XOR3"];

in1->a[label="SEL"];
in2->a;
in3->a;
in3->b;
in4->b;
in4->d;
in5->e;
in6->f;
in7->g;

a->c;
a->e;
a->d;

b->d;
c->e;
d->e;
d->f;
e->h;
f->h;
g->h;

}
