@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2015.4/msys/bin/g++.exe"
   Compiling apatb_cmp_max.cpp
   Compiling (apcc) cmp_max.c_pre.c.tb.c
@I [HLS-10] Running 'c:/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/win64.o/apcc.exe'
            for user 'stevenlee' on host 'stevenlee7db2' (Windows NT_amd64 version 6.1) on Fri May 06 22:46:55 -0400 2016
            in directory 'C:/Users/stevenlee/Documents/cmp_max/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-3] Tmp directory is apcc_db
@I [APCC-1] APCC is done.
   Compiling (apcc) cmp_max_test.c_pre.c.tb.c
@I [HLS-10] Running 'c:/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/win64.o/apcc.exe'
            for user 'stevenlee' on host 'stevenlee7db2' (Windows NT_amd64 version 6.1) on Fri May 06 22:46:58 -0400 2016
            in directory 'C:/Users/stevenlee/Documents/cmp_max/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-3] Tmp directory is apcc_db
@I [APCC-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
2,3c2,3
< y0: 3.000000, y1: 1.000000, y2: 1.000000
< Output: 3.000000
---
> y0: 3 y1: 1 y2: 1
> Output: 3
5,6c5,6
< y0: 6.000000, y1: 2.000000, y2: 2.000000
< Output: 6.000000
---
> y0: 6 y1: 2 y2: 2
> Output: 6
8,9c8,9
< y0: 9.000000, y1: 3.000000, y2: 3.000000
< Output: 9.000000
---
> y0: 9 y1: 3 y2: 3
> Output: 9
11,12c11,12
< y0: 12.000000, y1: 4.000000, y2: 4.000000
< Output: 12.000000
---
> y0: 12 y1: 4 y2: 4
> Output: 12
14,15c14,15
< y0: 15.000000, y1: 5.000000, y2: 5.000000
< Output: 15.000000
---
> y0: 15 y1: 5 y2: 5
> Output: 15
17,18c17,18
< y0: 18.000000, y1: 6.000000, y2: 6.000000
< Output: 18.000000
---
> y0: 18 y1: 6 y2: 6
> Output: 18
20,21c20,21
< y0: 21.000000, y1: 7.000000, y2: 7.000000
< Output: 21.000000
---
> y0: 21 y1: 7 y2: 7
> Output: 21
23,24c23,24
< y0: 24.000000, y1: 8.000000, y2: 8.000000
< Output: 24.000000
---
> y0: 24 y1: 8 y2: 8
> Output: 24
26,27c26,27
< y0: 27.000000, y1: 9.000000, y2: 9.000000
< Output: 27.000000
---
> y0: 27 y1: 9 y2: 9
> Output: 27
29,30c29,30
< y0: 30.000000, y1: 10.000000, y2: 10.000000
< Output: 30.000000
---
> y0: 30 y1: 10 y2: 10
> Output: 30
IHellonHellopHellouHellotHellosHello
HelloyHello0Hello:Hello Hello3Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello1Hello:Hello Hello1Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello2Hello:Hello Hello1Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloOHellouHellotHellopHellouHellotHello:Hello Hello3Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloIHellonHellopHellouHellotHellosHello
HelloyHello0Hello:Hello Hello6Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello1Hello:Hello Hello2Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello2Hello:Hello Hello2Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloOHellouHellotHellopHellouHellotHello:Hello Hello6Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloIHellonHellopHellouHellotHellosHello
HelloyHello0Hello:Hello Hello9Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello1Hello:Hello Hello3Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello2Hello:Hello Hello3Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloOHellouHellotHellopHellouHellotHello:Hello Hello9Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloIHellonHellopHellouHellotHellosHello
HelloyHello0Hello:Hello Hello1Hello2Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello1Hello:Hello Hello4Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello2Hello:Hello Hello4Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloOHellouHellotHellopHellouHellotHello:Hello Hello1Hello2Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloIHellonHellopHellouHellotHellosHello
HelloyHello0Hello:Hello Hello1Hello5Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello1Hello:Hello Hello5Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello2Hello:Hello Hello5Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloOHellouHellotHellopHellouHellotHello:Hello Hello1Hello5Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloIHellonHellopHellouHellotHellosHello
HelloyHello0Hello:Hello Hello1Hello8Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello1Hello:Hello Hello6Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello2Hello:Hello Hello6Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloOHellouHellotHellopHellouHellotHello:Hello Hello1Hello8Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloIHellonHellopHellouHellotHellosHello
HelloyHello0Hello:Hello Hello2Hello1Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello1Hello:Hello Hello7Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello2Hello:Hello Hello7Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloOHellouHellotHellopHellouHellotHello:Hello Hello2Hello1Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloIHellonHellopHellouHellotHellosHello
HelloyHello0Hello:Hello Hello2Hello4Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello1Hello:Hello Hello8Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello2Hello:Hello Hello8Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloOHellouHellotHellopHellouHellotHello:Hello Hello2Hello4Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloIHellonHellopHellouHellotHellosHello
HelloyHello0Hello:Hello Hello2Hello7Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello1Hello:Hello Hello9Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello2Hello:Hello Hello9Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloOHellouHellotHellopHellouHellotHello:Hello Hello2Hello7Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloIHellonHellopHellouHellotHellosHello
HelloyHello0Hello:Hello Hello3Hello0Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello1Hello:Hello Hello1Hello0Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello,Hello HelloyHello2Hello:Hello Hello1Hello0Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloOHellouHellotHellopHellouHellotHello:Hello Hello3Hello0Hello.Hello0Hello0Hello0Hello0Hello0Hello0Hello
HelloComparing against output data...
*******************************************
FAIL: Output DOES NOT match the golden output
*******************************************
Test Complete!
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************

C:\Users\stevenlee\Documents\cmp_max\solution1\sim\vhdl>call xelab xil_defaultlib.apatb_cmp_max_top -prj cmp_max.prj --lib "ieee_proposed=./ieee_proposed" -s cmp_max  
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cmp_max_top -prj cmp_max.prj --lib ieee_proposed=./ieee_proposed -s cmp_max 
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xbip_utils_v3_0_5/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/axi_utils_v2_0_1/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_1
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xbip_pipe_v3_0_1/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xbip_dsp48_wrapper_v3_0_4/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48a1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e1_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48e2_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xbip_dsp48_addsub_v3_0_1/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xbip_dsp48_addsub_v3_0_1/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_addsub_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xbip_dsp48_multadd_v3_0_1/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_rtl
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_synth
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xbip_dsp48_multadd_v3_0_1/xbip_dsp48_multadd_v3_0.vhd" into library xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_dsp48_multadd_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xbip_bram18k_v3_0_1/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xbip_bram18k_v3_0_1/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_1
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/mult_gen_v12_0_10/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/mult_gen_v12_0_10/mult_gen_v12_0.vhd" into library mult_gen_v12_0_10
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd" into library floating_point_v7_1_1
INFO: [VRFC 10-307] analyzing entity fdgS
INFO: [VRFC 10-307] analyzing entity fdgW
INFO: [VRFC 10-307] analyzing entity lutV
INFO: [VRFC 10-307] analyzing entity lutS
INFO: [VRFC 10-307] analyzing entity lutN
INFO: [VRFC 10-307] analyzing entity lutNMuxS
INFO: [VRFC 10-307] analyzing entity srl16eS
INFO: [VRFC 10-307] analyzing entity delayS
INFO: [VRFC 10-307] analyzing entity andW
INFO: [VRFC 10-307] analyzing entity orW
INFO: [VRFC 10-307] analyzing entity srl16ew
INFO: [VRFC 10-307] analyzing entity delayW
INFO: [VRFC 10-307] analyzing entity compW
INFO: [VRFC 10-307] analyzing entity addSubW
INFO: [VRFC 10-307] analyzing entity equalW
INFO: [VRFC 10-307] analyzing entity addW
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity cntrlgen
INFO: [VRFC 10-307] analyzing entity cntrlgen2
INFO: [VRFC 10-307] analyzing entity ppGenR8
INFO: [VRFC 10-307] analyzing entity ppGenR8Msb2
INFO: [VRFC 10-307] analyzing entity addSubShGW
INFO: [VRFC 10-307] analyzing entity addSubShFW
INFO: [VRFC 10-307] analyzing entity vmRoundW
INFO: [VRFC 10-307] analyzing entity vmsMultCore
INFO: [VRFC 10-307] analyzing entity wideEmbedMult4
INFO: [VRFC 10-307] analyzing entity wideEmbedMult16
INFO: [VRFC 10-307] analyzing entity wideEmbedMult
INFO: [VRFC 10-307] analyzing entity dsp48MultALine
INFO: [VRFC 10-307] analyzing entity dsp48Mult
INFO: [VRFC 10-307] analyzing entity xMult
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity delay_s
INFO: [VRFC 10-307] analyzing entity mux_bus2
INFO: [VRFC 10-307] analyzing entity twos_comp
INFO: [VRFC 10-307] analyzing entity carry_chain
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-307] analyzing entity compare_gt
INFO: [VRFC 10-307] analyzing entity compare_eq_im
INFO: [VRFC 10-307] analyzing entity compare_ne_im
INFO: [VRFC 10-307] analyzing entity compare_eq
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity special_detect
INFO: [VRFC 10-307] analyzing entity norm_zero_det
INFO: [VRFC 10-307] analyzing entity zero_det_sel
INFO: [VRFC 10-307] analyzing entity shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_dec_op
INFO: [VRFC 10-307] analyzing entity flt_dec_op_lat
INFO: [VRFC 10-307] analyzing entity lead_zero_encode
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift
INFO: [VRFC 10-307] analyzing entity dsp48e1_wrapper
INFO: [VRFC 10-307] analyzing entity dsp48e2_wrapper
INFO: [VRFC 10-307] analyzing entity addsub_logic
INFO: [VRFC 10-307] analyzing entity addsub_dsp
INFO: [VRFC 10-307] analyzing entity addsub
INFO: [VRFC 10-307] analyzing entity flt_round_bit
INFO: [VRFC 10-307] analyzing entity renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity norm_and_round_logic
INFO: [VRFC 10-307] analyzing entity alignment
INFO: [VRFC 10-307] analyzing entity normalize
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity align_add
INFO: [VRFC 10-307] analyzing entity multadd
INFO: [VRFC 10-307] analyzing entity compare_ge
INFO: [VRFC 10-307] analyzing entity flt_mant_lookup_hp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity fix_to_flt_conv
INFO: [VRFC 10-307] analyzing entity flt_to_fix_conv
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv_exp
INFO: [VRFC 10-307] analyzing entity flt_to_flt_conv
INFO: [VRFC 10-307] analyzing entity fp_cmp
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_sqrt_mant
INFO: [VRFC 10-307] analyzing entity flt_sqrt_exp
INFO: [VRFC 10-307] analyzing entity flt_sqrt
INFO: [VRFC 10-307] analyzing entity flt_div_mant_addsub
INFO: [VRFC 10-307] analyzing entity flt_div_mant
INFO: [VRFC 10-307] analyzing entity flt_div_exp
INFO: [VRFC 10-307] analyzing entity flt_div
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_lat_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_sgl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e1_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_dsp48e2_dbl
INFO: [VRFC 10-307] analyzing entity fix_mult_qq
INFO: [VRFC 10-307] analyzing entity fix_mult_xx
INFO: [VRFC 10-307] analyzing entity fix_mult
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_full
INFO: [VRFC 10-307] analyzing entity flt_round_dsp_opt_part
INFO: [VRFC 10-307] analyzing entity flt_mult_round
INFO: [VRFC 10-307] analyzing entity flt_mult_exp
INFO: [VRFC 10-307] analyzing entity flt_mult
INFO: [VRFC 10-307] analyzing entity flt_add_exp
INFO: [VRFC 10-307] analyzing entity flt_add_logic
INFO: [VRFC 10-307] analyzing entity flt_add_lat_align_add
INFO: [VRFC 10-307] analyzing entity flt_add_lat_norm
INFO: [VRFC 10-307] analyzing entity flt_add_lat_exp
INFO: [VRFC 10-307] analyzing entity flt_add_lat
INFO: [VRFC 10-307] analyzing entity align_add_dsp48e1_hp
INFO: [VRFC 10-307] analyzing entity lead_zero_encode_shift_hp
INFO: [VRFC 10-307] analyzing entity norm_and_round_dsp48e1_hp
INFO: [VRFC 10-307] analyzing entity flt_add_exp_hp
INFO: [VRFC 10-307] analyzing entity flt_add_exp_sp
INFO: [VRFC 10-307] analyzing entity flt_add_dsp
INFO: [VRFC 10-307] analyzing entity flt_add
INFO: [VRFC 10-307] analyzing entity flt_recip_approx
INFO: [VRFC 10-307] analyzing entity flt_recip_nr
INFO: [VRFC 10-307] analyzing entity flt_recip_reduction_calc
INFO: [VRFC 10-307] analyzing entity flt_recip_eval
INFO: [VRFC 10-307] analyzing entity flt_recip_postprocess
INFO: [VRFC 10-307] analyzing entity flt_recip_specialcase
INFO: [VRFC 10-307] analyzing entity flt_recip_recomb
INFO: [VRFC 10-307] analyzing entity flt_recipsqrt_dp_m_calc
INFO: [VRFC 10-307] analyzing entity flt_recip
INFO: [VRFC 10-307] analyzing entity flt_log_addsub
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_addsub_taylor_combiner_fabric
INFO: [VRFC 10-307] analyzing entity flt_log_single_one_detect
INFO: [VRFC 10-307] analyzing entity flt_log_inproc
INFO: [VRFC 10-307] analyzing entity flt_log_exp
INFO: [VRFC 10-307] analyzing entity flt_log_L_block_memory
INFO: [VRFC 10-307] analyzing entity flt_pt_log_L_block
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul_iter
INFO: [VRFC 10-307] analyzing entity flt_log_rr_mul
INFO: [VRFC 10-307] analyzing entity flt_log_rr
INFO: [VRFC 10-307] analyzing entity flt_log_taylor
INFO: [VRFC 10-307] analyzing entity flt_log_shift_msb_first
INFO: [VRFC 10-307] analyzing entity flt_log_lead_zero_encode
INFO: [VRFC 10-307] analyzing entity flt_log_normalize
INFO: [VRFC 10-307] analyzing entity flt_log_norm
INFO: [VRFC 10-307] analyzing entity flt_log_rnd
INFO: [VRFC 10-307] analyzing entity flt_log_specialcase
INFO: [VRFC 10-307] analyzing entity flt_log_recomb
INFO: [VRFC 10-307] analyzing entity flt_log
INFO: [VRFC 10-307] analyzing entity flt_exp_specialcase
INFO: [VRFC 10-307] analyzing entity flt_exp_recomb
INFO: [VRFC 10-307] analyzing entity flt_exp_ccm
INFO: [VRFC 10-307] analyzing entity flt_exp_e2A
INFO: [VRFC 10-307] analyzing entity flt_exp_dp_poly
INFO: [VRFC 10-307] analyzing entity flt_exp_e2zmzm1
INFO: [VRFC 10-307] analyzing entity flt_exp_hp
INFO: [VRFC 10-307] analyzing entity flt_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_specialcase
INFO: [VRFC 10-307] analyzing entity flt_fma_round_bit
INFO: [VRFC 10-307] analyzing entity flt_fma_renorm_and_round_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_special_detect
INFO: [VRFC 10-307] analyzing entity flt_fma_add_exp
INFO: [VRFC 10-307] analyzing entity flt_fma_alignment
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp1
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub_dsp2
INFO: [VRFC 10-307] analyzing entity flt_fma_addsub
INFO: [VRFC 10-307] analyzing entity flt_fma_align_add
INFO: [VRFC 10-307] analyzing entity flt_fma_norm_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add_logic
INFO: [VRFC 10-307] analyzing entity flt_fma_add
INFO: [VRFC 10-307] analyzing entity flt_fma_mul
INFO: [VRFC 10-307] analyzing entity flt_fma
INFO: [VRFC 10-307] analyzing entity flt_accum_flt_to_fix
INFO: [VRFC 10-307] analyzing entity flt_accum_bit_encode
INFO: [VRFC 10-307] analyzing entity flt_accum
INFO: [VRFC 10-307] analyzing entity floating_point_v7_1_1_viv
INFO: [VRFC 10-307] analyzing entity floating_point_v7_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xil_defaultlib/cmp_max_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmp_max_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/cmp_max.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_cmp_max_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/cmp_max.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmp_max
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/cmp_max_fcmp_32ns_32ns_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cmp_max_fcmp_32ns_32ns_1_1
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/mult_gen_v12_0_10/mult_gen_v12_0_vh_rfs.vhd:2317]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/mult_gen_v12_0_10/mult_gen_v12_0_vh_rfs.vhd:2302]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:90424]
WARNING: [VRFC 10-1303] range is empty (null range) [C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/floating_point_v7_1_1/floating_point_v7_1_vh_rfs.vhd:13691]
WARNING: [VRFC 10-982] library name floating_point_v7_1_1 of instantiated unit conflicts with visible identifier [C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/ip/xil_defaultlib/cmp_max_ap_fcmp_0_no_dsp_32.vhd:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_viv_comp
Compiling package xbip_utils_v3_0_5.xbip_utils_v3_0_5_pkg
Compiling package axi_utils_v2_0_1.axi_utils_v2_0_1_pkg
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_exp_table_...
Compiling package mult_gen_v12_0_10.mult_gen_v12_0_10_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_1.floating_point_v7_1_1_pkg
Compiling package floating_point_v7_1_1.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv_comp
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(3,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("artix7",3,0,0,fals...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_eq_im [\compare_eq_im("artix7",16,(othe...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(4,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("artix7",4,0,0,fals...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_ne_im [\compare_ne_im("artix7",23,(othe...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(2,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("artix7",2,0,0,fals...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_eq_im [\compare_eq_im("artix7",8,(other...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(11,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("artix7",11,0,0,fal...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_eq [\compare_eq("artix7",32,false,0)...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(16,0,false,false)\]
Compiling architecture struct of entity floating_point_v7_1_1.carry_chain [\carry_chain("artix7",16,0,0,fal...]
Compiling architecture synth of entity floating_point_v7_1_1.compare_gt [\compare_gt("artix7",32,false,0)...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture rtl of entity floating_point_v7_1_1.delay [\delay(1,0,false,false)\]
Compiling architecture rtl of entity floating_point_v7_1_1.fp_cmp [\fp_cmp("artix7",2,32,24,32,24,1...]
Compiling architecture synth of entity xbip_pipe_v3_0_1.xbip_pipe_v3_0_1_viv [\xbip_pipe_v3_0_1_viv(0,1,0,0,0,...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1_viv [\floating_point_v7_1_1_viv("arti...]
Compiling architecture xilinx of entity floating_point_v7_1_1.floating_point_v7_1_1 [\floating_point_v7_1_1("artix7",...]
Compiling architecture cmp_max_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.cmp_max_ap_fcmp_0_no_dsp_32 [cmp_max_ap_fcmp_0_no_dsp_32_defa...]
Compiling architecture arch of entity xil_defaultlib.cmp_max_fcmp_32ns_32ns_1_1 [\cmp_max_fcmp_32ns_32ns_1_1(1,1,...]
Compiling architecture behav of entity xil_defaultlib.cmp_max [cmp_max_default]
Compiling architecture behav of entity xil_defaultlib.apatb_cmp_max_top
Built simulation snapshot cmp_max

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/xsim.dir/cmp_max/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 06 22:47:27 2016...

****** xsim v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/cmp_max/xsim_script.tcl
# xsim {cmp_max} -maxdeltaid 10000 -autoloadwcfg -tclbatch {cmp_max.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source cmp_max.tcl
## run all
Note: simulation done!
Time: 475 ns  Iteration: 1  Process: /apatb_cmp_max_top/generate_sim_done_proc  File: C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/cmp_max.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 475 ns  Iteration: 1  Process: /apatb_cmp_max_top/generate_sim_done_proc  File: C:/Users/stevenlee/Documents/cmp_max/solution1/sim/vhdl/cmp_max.autotb.vhd
$finish called at time : 475 ns
## quit
INFO: [Common 17-206] Exiting xsim at Fri May 06 22:47:31 2016...
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
