{
   "ActiveEmotionalView":"No Loops",
   "Addressing View_Layers":"/processing_system7_0_FCLK_RESET0_N:false|/rst_ps7_0_100M_peripheral_aresetn:false|/c_counter_binary_0_Q:false|/sys_clock_1:false|/clk_wiz_0_clk_100MHz:false|/processing_system7_0_FCLK_CLK0:false|",
   "Addressing View_ScaleFactor":"0.810606",
   "Addressing View_TopLeft":"-143,0",
   "Color Coded_ScaleFactor":"0.440852",
   "Color Coded_TopLeft":"-107,-111",
   "Default View_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_100M_peripheral_aresetn:true|/c_counter_binary_0_Q:true|/sys_clock_1:true|/clk_wiz_0_clk_100MHz:true|/processing_system7_0_FCLK_CLK0:true|",
   "Default View_ScaleFactor":"0.408242",
   "Default View_TopLeft":"-105,-137",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.387681",
   "Grouping and No Loops_TopLeft":"-397,0",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_RESET0_N:false|/rst_ps7_0_100M_peripheral_aresetn:false|/c_counter_binary_0_Q:false|/sys_clock_1:false|/clk_wiz_0_clk_100MHz:false|/processing_system7_0_FCLK_CLK0:false|",
   "Interfaces View_ScaleFactor":"0.732877",
   "Interfaces View_TopLeft":"-222,-4",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 2500 -y 860 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 2500 -y 890 -defaultsOSRD
preplace port leds_4bits -pg 1 -lvl 9 -x 2500 -y 1040 -defaultsOSRD
preplace port rgb_led -pg 1 -lvl 9 -x 2500 -y 1070 -defaultsOSRD
preplace port btns_4bits -pg 1 -lvl 9 -x 2500 -y 760 -defaultsOSRD
preplace port sws_2bits -pg 1 -lvl 9 -x 2500 -y 790 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 190 -y 840 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 23 17 18 19 20 21 22 0 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68} -defaultsOSRD -pinDir DDR right -pinY DDR 20R -pinDir FIXED_IO right -pinY FIXED_IO 40R -pinDir USBIND_0 right -pinY USBIND_0 0R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 120R -pinDir M_AXI_GP0_ACLK right -pinY M_AXI_GP0_ACLK 140R -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 160R -pinDir FCLK_RESET0_N right -pinY FCLK_RESET0_N 180R
preplace inst axi_gpio_to_256_0 -pg 1 -lvl 6 -x 1800 -y 460 -defaultsOSRD -pinBusDir channel1 left -pinBusY channel1 0L -pinBusDir channel2 left -pinBusY channel2 20L -pinBusDir o right -pinBusY o 0R
preplace inst axi_gpio_polynomial -pg 1 -lvl 3 -x 940 -y 420 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 20R -pinDir GPIO2 right -pinY GPIO2 40R -pinDir GPIO2.gpio2_io_o right -pinY GPIO2.gpio2_io_o 60R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 540 -y 960 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 57 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 39 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 111 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 93 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 136 130 137 131 138 132 139 133 140 134 141 135 142} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir M03_AXI right -pinY M03_AXI 80R -pinDir M04_AXI right -pinY M04_AXI 60R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 160L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 180L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 200L -pinDir M01_ACLK left -pinY M01_ACLK 80L -pinDir M01_ARESETN left -pinY M01_ARESETN 220L -pinDir M02_ACLK left -pinY M02_ACLK 100L -pinDir M02_ARESETN left -pinY M02_ARESETN 240L -pinDir M03_ACLK left -pinY M03_ACLK 120L -pinDir M03_ARESETN left -pinY M03_ARESETN 260L -pinDir M04_ACLK left -pinY M04_ACLK 140L -pinDir M04_ARESETN left -pinY M04_ARESETN 280L
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 190 -y 1140 -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 540 -y 320 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_100MHz right -pinY clk_100MHz 0R
preplace inst axi_gpio_control -pg 1 -lvl 3 -x 940 -y 60 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 60L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_i right -pinY GPIO.gpio_io_i 20R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 40R -pinDir GPIO2 right -pinY GPIO2 80R -pinDir GPIO2.gpio2_io_o right -pinY GPIO2.gpio2_io_o 100R -pinDir s_axi_aclk left -pinY s_axi_aclk 80L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 100L
preplace inst c_counter_binary_0 -pg 1 -lvl 3 -x 940 -y 260 -swap {0 3 2 1} -defaultsOSRD -pinDir CLK left -pinY CLK 60L -pinDir CE right -pinY CE 40R -pinDir SCLR right -pinY SCLR 20R -pinBusDir Q right -pinBusY Q 0R
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1230 -y 160 -swap {1 0 2} -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 60L -pinBusDir Op2 left -pinBusY Op2 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst util_reduced_logic_0 -pg 1 -lvl 5 -x 1520 -y 160 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinDir Res right -pinY Res 0R
preplace inst axi_gpio_result -pg 1 -lvl 3 -x 940 -y 580 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_i right -pinY GPIO.gpio_io_i 20R -pinDir GPIO2 right -pinY GPIO2 40R -pinDir GPIO2.gpio2_io_o right -pinY GPIO2.gpio2_io_o 60R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst b256_to_axi_0 -pg 1 -lvl 8 -x 2370 -y 540 -defaultsOSRD -pinBusDir i left -pinBusY i 0L -pinBusDir channel1 left -pinBusY channel1 60L -pinBusDir channel2 left -pinBusY channel2 100L
preplace inst ro_injector_0 -pg 1 -lvl 6 -x 1800 -y 360 -defaultsOSRD -pinDir enable left -pinY enable 0L -pinBusDir O right -pinBusY O 0R
preplace inst ReconfiguredRG_0 -pg 1 -lvl 7 -x 2110 -y 280 -swap {0 4 1 3 2 5} -defaultsOSRD -pinDir reset left -pinY reset 0L -pinDir clock left -pinY clock 260L -pinDir enable left -pinY enable 20L -pinBusDir polynomial left -pinBusY polynomial 180L -pinBusDir injectors left -pinBusY injectors 80L -pinBusDir outputs right -pinBusY outputs 260R
preplace inst control_slicer_0 -pg 1 -lvl 6 -x 1800 -y 80 -swap {1 0 2 3 4} -defaultsOSRD -pinBusDir channel1_I left -pinBusY channel1_I 20L -pinBusDir channel1_O left -pinBusY channel1_O 0L -pinDir rst_out right -pinY rst_out 120R -pinDir enable_out right -pinY enable_out 140R -pinDir not_ready_in left -pinY not_ready_in 80L
preplace inst axi_gpio_led -pg 1 -lvl 3 -x 940 -y 1040 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO2 right -pinY GPIO2 30R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_gpio_btns -pg 1 -lvl 3 -x 940 -y 760 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO2 right -pinY GPIO2 30R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace netloc ReconfiguredRG_0_outputs 1 7 1 N 540
preplace netloc axi_gpio_0_gpio2_io_o 1 3 1 N 160
preplace netloc axi_gpio_0_gpio_io_o 1 3 3 NJ 100 NJ 100 N
preplace netloc axi_gpio_polynomial_gpio2_io_o 1 3 3 NJ 480 NJ 480 N
preplace netloc axi_gpio_polynomial_gpio_io_o 1 3 3 NJ 440 NJ 440 1660
preplace netloc axi_gpio_result_gpio2_io_o 1 3 5 NJ 640 NJ 640 NJ 640 NJ 640 N
preplace netloc axi_gpio_to_256_0_o 1 6 1 N 460
preplace netloc b256_to_axi_0_channel1 1 3 5 NJ 600 NJ 600 NJ 600 NJ 600 N
preplace netloc c_counter_binary_0_Q 1 3 1 1080 220n
preplace netloc clk_wiz_0_clk_100MHz 1 2 5 720 700 NJ 700 NJ 700 NJ 700 1960
preplace netloc control_slicer_0_channel1_O 1 3 3 NJ 80 NJ 80 N
preplace netloc control_slicer_0_enable 1 3 4 NJ 300 NJ 300 1660 300 1940
preplace netloc control_slicer_0_reset 1 3 4 N 280 NJ 280 NJ 280 1960
preplace netloc processing_system7_0_FCLK_CLK0 1 1 2 380 900 740
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 20 1080 360
preplace netloc ro_injector_0_O 1 6 1 NJ 360
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 400 1300 760
preplace netloc sys_clock_1 1 0 2 NJ 320 NJ
preplace netloc util_reduced_logic_0_Res 1 5 1 NJ 160
preplace netloc util_vector_logic_0_Res 1 4 1 N 160
preplace netloc processing_system7_0_DDR 1 1 8 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ 860 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 8 NJ 880 NJ 880 1080J 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 N 960
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 700 440n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 680 120n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 780 600n
preplace netloc axi_gpio_0_GPIO 1 3 6 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 N 1040
preplace netloc axi_gpio_led_GPIO2 1 3 6 NJ 1070 NJ 1070 NJ 1070 NJ 1070 NJ 1070 NJ
preplace netloc axi_gpio_0_GPIO1 1 3 6 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ
preplace netloc axi_gpio_0_GPIO2 1 3 6 NJ 790 NJ 790 NJ 790 NJ 790 NJ 790 NJ
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 800 760n
levelinfo -pg 1 0 190 540 940 1230 1520 1800 2110 2370 2500
pagesize -pg 1 -db -bbox -sgen -110 0 2620 1310
",
   "No Loops_ScaleFactor":"0.378626",
   "No Loops_TopLeft":"-335,0",
   "Reduced Jogs_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_100M_peripheral_aresetn:true|/c_counter_binary_0_Q:true|/sys_clock_1:true|/clk_wiz_0_clk_100MHz:true|/processing_system7_0_FCLK_CLK0:true|",
   "Reduced Jogs_ScaleFactor":"0.368965",
   "Reduced Jogs_TopLeft":"-182,-141",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 2620 -y 550 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 2620 -y 580 -defaultsOSRD
preplace port leds_4bits -pg 1 -lvl 9 -x 2620 -y 640 -defaultsOSRD
preplace port rgb_led -pg 1 -lvl 9 -x 2620 -y 670 -defaultsOSRD
preplace port btns_4bits -pg 1 -lvl 9 -x 2620 -y 940 -defaultsOSRD
preplace port sws_2bits -pg 1 -lvl 9 -x 2620 -y 970 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 220 -y 610 -defaultsOSRD
preplace inst axi_gpio_to_256_0 -pg 1 -lvl 6 -x 1820 -y 110 -defaultsOSRD
preplace inst axi_gpio_polynomial -pg 1 -lvl 3 -x 910 -y 90 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 580 -y 780 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 220 -y 820 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 580 -y 380 -defaultsOSRD
preplace inst axi_gpio_control -pg 1 -lvl 3 -x 910 -y 270 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 3 -x 910 -y 470 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1220 -y 330 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 5 -x 1520 -y 330 -defaultsOSRD
preplace inst control_slicer_0 -pg 1 -lvl 6 -x 1820 -y 320 -defaultsOSRD
preplace inst ReconfiguredRG_0 -pg 1 -lvl 7 -x 2150 -y 420 -defaultsOSRD
preplace inst axi_gpio_result -pg 1 -lvl 3 -x 910 -y 810 -defaultsOSRD
preplace inst b256_to_axi_0 -pg 1 -lvl 8 -x 2460 -y 830 -defaultsOSRD
preplace inst ro_injector_0 -pg 1 -lvl 6 -x 1820 -y 470 -defaultsOSRD
preplace inst axi_gpio_leds -pg 1 -lvl 3 -x 910 -y 660 -defaultsOSRD
preplace inst axi_gpio_buttons -pg 1 -lvl 3 -x 910 -y 960 -defaultsOSRD
preplace netloc axi_gpio_polynomial_gpio_io_o 1 3 3 NJ 80 NJ 80 1660
preplace netloc axi_gpio_polynomial_gpio2_io_o 1 3 3 NJ 120 NJ 120 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 920 430 980 730
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 720 410
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 420 990 760
preplace netloc sys_clock_1 1 0 2 NJ 380 NJ
preplace netloc clk_wiz_0_clk_100MHz 1 2 5 750 380 1070J 400 NJ 400 NJ 400 NJ
preplace netloc axi_gpio_to_256_0_o 1 6 1 2000 110n
preplace netloc control_slicer_0_enable 1 2 5 770 390 1050J 410 NJ 410 1660 410 1990
preplace netloc control_slicer_0_reset 1 2 5 770 550 NJ 550 NJ 550 NJ 550 1980
preplace netloc c_counter_binary_0_Q 1 3 1 1060 320n
preplace netloc axi_gpio_0_gpio2_io_o 1 3 1 1050 320n
preplace netloc util_vector_logic_0_Res 1 4 1 NJ 330
preplace netloc axi_gpio_0_gpio_io_o 1 3 3 NJ 260 NJ 260 1660
preplace netloc control_slicer_0_channel1_O 1 3 4 NJ 240 NJ 240 NJ 240 1980
preplace netloc util_reduced_logic_0_Res 1 5 1 N 330
preplace netloc axi_gpio_result_gpio2_io_o 1 3 5 N 840 NJ 840 NJ 840 NJ 840 NJ
preplace netloc b256_to_axi_0_channel1 1 3 6 1060 900 NJ 900 NJ 900 NJ 900 NJ 900 2600
preplace netloc ReconfiguredRG_0_outputs 1 7 1 2310 420n
preplace netloc ro_injector_0_O 1 6 1 2000J 460n
preplace netloc processing_system7_0_DDR 1 1 8 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 2300J 550 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 8 NJ 580 NJ 580 NJ 580 NJ 580 NJ 580 NJ 580 NJ 580 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 440 620n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 720 70n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 740 250n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 720 780n
preplace netloc axi_gpio_0_GPIO 1 3 6 NJ 650 NJ 650 NJ 650 NJ 650 2320J 640 NJ
preplace netloc axi_gpio_0_GPIO2 1 3 6 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ
preplace netloc axi_gpio_0_GPIO1 1 3 6 NJ 950 NJ 950 NJ 950 NJ 950 NJ 950 2600J
preplace netloc axi_gpio_0_GPIO3 1 3 6 NJ 970 NJ 970 NJ 970 NJ 970 NJ 970 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 720 800n
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 770 640n
levelinfo -pg 1 0 220 580 910 1220 1520 1820 2150 2460 2620
pagesize -pg 1 -db -bbox -sgen -110 0 2740 1040
"
}
{
   "da_axi4_cnt":"18",
   "da_ps7_cnt":"2"
}
