Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/COLAB/EELABS/mylab/auto_seller__ f/tset_isim_beh.exe -prj F:/COLAB/EELABS/mylab/auto_seller__ f/tset_beh.prj work.tset work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/COLAB/EELABS/mylab/auto_seller__ f/top_module.v" into library work
Analyzing Verilog file "F:/COLAB/EELABS/mylab/auto_seller__ f/tset.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "F:/COLAB/EELABS/mylab/auto_seller__ f/tset.v" Line 42: Port cola_out is not connected to this instance
Completed static elaboration
Compiling module led_module
Compiling module top_module
Compiling module tset
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable F:/COLAB/EELABS/mylab/auto_seller__ f/tset_isim_beh.exe
Fuse Memory Usage: 28512 KB
Fuse CPU Usage: 1749 ms
