# Project

## proj1 - Disassembler
- Reads a binary file containing RISC-V machine code and **prints the assembly representation of the code**

## proj2 - single cycle RISC-V CPU Simulator
- implement an **instruction simulator** that suppports a subset of RISC-V instructions
- it supports
- numerical operations ('add','sub','addi', etc), jump ('jal', 'jalr'), branch ('beq', 'bne', etc), load and store
