

================================================================
== Vivado HLS Report for 'Systolic_Array_Conv'
================================================================
* Date:           Sun Feb 28 21:28:40 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv_v1.prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 13.323 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      163|  3128462| 2.172 us | 41.680 ms |  163|  3128462|   none  |
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+-------+----------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |           Instance          |      Module      |   min   |   max   |    min    |    max    | min |  max  |   Type   |
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+-------+----------+
        |grp_PE_array_fu_246          |PE_array          |       64|    30115|  0.853 us |  0.401 ms |   42|  30073| dataflow |
        |grp_Read_In_buf_line_fu_275  |Read_In_buf_line  |       66|     1082|  0.879 us | 14.415 us |   66|   1082|   none   |
        |grp_Write_C_buf_fu_296       |Write_C_buf       |        1|      801| 13.323 ns | 10.672 us |    1|    801|   none   |
        |grp_Read_W_buf_fu_311        |Read_W_buf        |       19|      109|  0.253 us |  1.452 us |   19|    109|   none   |
        +-----------------------------+------------------+---------+---------+-----------+-----------+-----+-------+----------+

        * Loop: 
        +--------------+---------+---------+--------------+-----------+-----------+--------+----------+
        |              |  Latency (cycles) |   Iteration  |  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |    Latency   |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+--------------+-----------+-----------+--------+----------+
        |- Row         |      141|  3128350| 141 ~ 312835 |          -|          -| 1 ~ 10 |    no    |
        | + Load_Line  |       69|    10850|   69 ~ 1085  |          -|          -| 1 ~ 10 |    no    |
        | + Channel    |       67|   301180|  67 ~ 30118  |          -|          -| 1 ~ 10 |    no    |
        +--------------+---------+---------+--------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 11 
9 --> 10 
10 --> 8 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.57>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%K_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %K)"   --->   Operation 12 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%CHout_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %CHout)"   --->   Operation 13 'read' 'CHout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%CHin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %CHin)"   --->   Operation 14 'read' 'CHin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Cin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Cin)"   --->   Operation 15 'read' 'Cin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Rin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Rin)"   --->   Operation 16 'read' 'Rin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%padding_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %padding)"   --->   Operation 17 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%stride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %stride)"   --->   Operation 18 'read' 'stride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%Out_ddr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %Out_ddr)"   --->   Operation 19 'read' 'Out_ddr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%W_ddr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %W_ddr)"   --->   Operation 20 'read' 'W_ddr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%In_ddr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %In_ddr)"   --->   Operation 21 'read' 'In_ddr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Out_ddr5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %Out_ddr_read, i32 2, i32 31)"   --->   Operation 22 'partselect' 'Out_ddr5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%W_ddr3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %W_ddr_read, i32 2, i32 31)"   --->   Operation 23 'partselect' 'W_ddr3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%In_ddr1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %In_ddr_read, i32 2, i32 31)"   --->   Operation 24 'partselect' 'In_ddr1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%In_buffer = alloca [500 x float], align 16" [conv_v1.cpp:327]   --->   Operation 25 'alloca' 'In_buffer' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%W_buffer = alloca [500 x float], align 16" [conv_v1.cpp:328]   --->   Operation 26 'alloca' 'W_buffer' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%Out_buffer = alloca [500 x float], align 16" [conv_v1.cpp:329]   --->   Operation 27 'alloca' 'Out_buffer' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i32 %CHin_read, i32* @p_chin_s, align 4" [conv_v1.cpp:315]   --->   Operation 28 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i32 %CHout_read, i32* @p_chout_s, align 4" [conv_v1.cpp:316]   --->   Operation 29 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "store i32 %Cin_read, i32* @p_cin_s, align 4" [conv_v1.cpp:320]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "store i32 %K_read, i32* @p_k_s, align 4" [conv_v1.cpp:321]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "store i32 %stride_read, i32* @p_s_s, align 4" [conv_v1.cpp:322]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i32 %padding_read, i32* @p_p_s, align 4" [conv_v1.cpp:323]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%add_ln324 = add nsw i32 %Rin_read, %padding_read" [conv_v1.cpp:324]   --->   Operation 34 'add' 'add_ln324' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "store i32 %add_ln324, i32* @p_rinp_s, align 4" [conv_v1.cpp:324]   --->   Operation 35 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.01ns)   --->   "%add_ln325 = add nsw i32 %Cin_read, %padding_read" [conv_v1.cpp:325]   --->   Operation 36 'add' 'add_ln325' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "store i32 %add_ln325, i32* @p_cinp_s, align 4" [conv_v1.cpp:325]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln332 = shl i32 %stride_read, 2" [conv_v1.cpp:332]   --->   Operation 38 'shl' 'shl_ln332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln332 = sub i32 %shl_ln332, %stride_read" [conv_v1.cpp:332]   --->   Operation 39 'sub' 'sub_ln332' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln332 = add nsw i32 %sub_ln332, %K_read" [conv_v1.cpp:332]   --->   Operation 40 'add' 'add_ln332' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (3.42ns)   --->   "%mul_ln332 = mul i32 %add_ln332, %CHin_read" [conv_v1.cpp:332]   --->   Operation 41 'mul' 'mul_ln332' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (3.42ns)   --->   "%mul_ln332_1 = mul i32 %mul_ln332, %Cin_read" [conv_v1.cpp:332]   --->   Operation 42 'mul' 'mul_ln332_1' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i32 %mul_ln332_1, i32* @In_buffer_length, align 4" [conv_v1.cpp:332]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.65ns)   --->   "store i32 0, i32* @In_buffer_start, align 4" [conv_v1.cpp:333]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 45 [1/1] (0.65ns)   --->   "store i32 0, i32* @In_buffer_end, align 4" [conv_v1.cpp:334]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 46 [1/1] (3.42ns)   --->   "%mul_ln336 = mul i32 %CHout_read, %CHin_read" [conv_v1.cpp:336]   --->   Operation 46 'mul' 'mul_ln336' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (3.42ns)   --->   "%mul_ln336_1 = mul i32 %K_read, %K_read" [conv_v1.cpp:336]   --->   Operation 47 'mul' 'mul_ln336_1' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (3.42ns)   --->   "%mul_ln336_2 = mul i32 %mul_ln336, %mul_ln336_1" [conv_v1.cpp:336]   --->   Operation 48 'mul' 'mul_ln336_2' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 49 [2/2] (8.75ns)   --->   "call fastcc void @Read_W_buf([500 x float]* nocapture %W_buffer, float* %gmem, i30 %W_ddr3, i32 %mul_ln336_2)" [conv_v1.cpp:336]   --->   Operation 49 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%C_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %C)"   --->   Operation 50 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%R_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %R)"   --->   Operation 51 'read' 'R_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !206"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %stride) nounwind, !map !216"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %padding) nounwind, !map !222"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %Rin) nounwind, !map !226"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %Cin) nounwind, !map !230"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %CHin) nounwind, !map !234"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %R) nounwind, !map !238"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %C) nounwind, !map !242"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %CHout) nounwind, !map !246"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %K) nounwind, !map !250"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @Systolic_Array_Conv_s) nounwind"   --->   Operation 62 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %Out_ddr, [10 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:308]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %W_ddr, [10 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:309]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %In_ddr, [10 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:310]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 144, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:313]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %R_read, i32* @p_r_s, align 4" [conv_v1.cpp:317]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %C_read, i32* @p_c_s, align 4" [conv_v1.cpp:318]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.00ns)   --->   "call fastcc void @Read_W_buf([500 x float]* nocapture %W_buffer, float* %gmem, i30 %W_ddr3, i32 %mul_ln336_2)" [conv_v1.cpp:336]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_s_load = load i32* @p_s_s, align 4" [conv_v1.cpp:337]   --->   Operation 70 'load' 'p_s_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%flush_row_count = shl i32 %p_s_load, 2" [conv_v1.cpp:337]   --->   Operation 71 'shl' 'flush_row_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln337 = sub i32 %flush_row_count, %p_s_load" [conv_v1.cpp:337]   --->   Operation 72 'sub' 'sub_ln337' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_k_load = load i32* @p_k_s, align 4" [conv_v1.cpp:337]   --->   Operation 73 'load' 'p_k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln337 = add nsw i32 %sub_ln337, %p_k_load" [conv_v1.cpp:337]   --->   Operation 74 'add' 'add_ln337' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (1.01ns)   --->   "%sub_ln364 = sub nsw i32 %add_ln337, %flush_row_count" [conv_v1.cpp:364]   --->   Operation 75 'sub' 'sub_ln364' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i32 %sub_ln364 to i31" [conv_v1.cpp:364]   --->   Operation 76 'trunc' 'trunc_ln364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.99ns)   --->   "%icmp_ln364 = icmp sgt i32 %sub_ln364, 0" [conv_v1.cpp:364]   --->   Operation 77 'icmp' 'icmp_ln364' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.41ns)   --->   "%reuse_row_count = select i1 %icmp_ln364, i31 %trunc_ln364, i31 0" [conv_v1.cpp:364]   --->   Operation 78 'select' 'reuse_row_count' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i31 %reuse_row_count to i32" [conv_v1.cpp:364]   --->   Operation 79 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.65ns)   --->   "br label %1" [conv_v1.cpp:340]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.01>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_0_rec = phi i64 [ 0, %0 ], [ %add_ln360, %Row_end ]" [conv_v1.cpp:360]   --->   Operation 81 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%reuse_row_count_0 = phi i31 [ 0, %0 ], [ %reuse_row_count, %Row_end ]"   --->   Operation 82 'phi' 'reuse_row_count_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%Out_buf_row_load = load i32* @Out_buf_row, align 4" [conv_v1.cpp:340]   --->   Operation 83 'load' 'Out_buf_row_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_r_load = load i32* @p_r_s, align 4" [conv_v1.cpp:340]   --->   Operation 84 'load' 'p_r_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.99ns)   --->   "%icmp_ln340 = icmp slt i32 %Out_buf_row_load, %p_r_load" [conv_v1.cpp:340]   --->   Operation 85 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln340, label %Row_begin, label %5" [conv_v1.cpp:340]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i31 %reuse_row_count_0 to i32" [conv_v1.cpp:340]   --->   Operation 87 'zext' 'zext_ln340' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str18) nounwind" [conv_v1.cpp:340]   --->   Operation 88 'specloopname' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str18) nounwind" [conv_v1.cpp:340]   --->   Operation 89 'specregionbegin' 'tmp' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:341]   --->   Operation 90 'speclooptripcount' <Predicate = (icmp_ln340)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.01ns)   --->   "%new_read_row_count = sub nsw i32 %add_ln337, %zext_ln340" [conv_v1.cpp:343]   --->   Operation 91 'sub' 'new_read_row_count' <Predicate = (icmp_ln340)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.65ns)   --->   "br label %2" [conv_v1.cpp:344]   --->   Operation 92 'br' <Predicate = (icmp_ln340)> <Delay = 0.65>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [conv_v1.cpp:368]   --->   Operation 93 'ret' <Predicate = (!icmp_ln340)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.43>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %Row_begin ], [ %i, %Load_Line ]"   --->   Operation 94 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i31 %i_0 to i32" [conv_v1.cpp:344]   --->   Operation 95 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.99ns)   --->   "%icmp_ln344 = icmp slt i32 %zext_ln344, %new_read_row_count" [conv_v1.cpp:344]   --->   Operation 96 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.00ns)   --->   "%i = add i31 %i_0, 1" [conv_v1.cpp:344]   --->   Operation 97 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln344, label %Load_Line, label %3" [conv_v1.cpp:344]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%In_buf_row_load = load i32* @In_buf_row, align 4" [conv_v1.cpp:346]   --->   Operation 99 'load' 'In_buf_row_load' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.01ns)   --->   "%add_ln346 = add nsw i32 %zext_ln344, %In_buf_row_load" [conv_v1.cpp:346]   --->   Operation 100 'add' 'add_ln346' <Predicate = (icmp_ln344)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [2/2] (3.42ns)   --->   "call fastcc void @Read_In_buf_line([500 x float]* nocapture %In_buffer, float* %gmem, i30 %In_ddr1, i32 %add_ln346)" [conv_v1.cpp:346]   --->   Operation 101 'call' <Predicate = (icmp_ln344)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 102 [1/1] (0.65ns)   --->   "store i32 0, i32* @Out_buf_cho, align 4" [conv_v1.cpp:350]   --->   Operation 102 'store' <Predicate = (!icmp_ln344)> <Delay = 0.65>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br label %4" [conv_v1.cpp:351]   --->   Operation 103 'br' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 104 [1/2] (0.00ns)   --->   "call fastcc void @Read_In_buf_line([500 x float]* nocapture %In_buffer, float* %gmem, i30 %In_ddr1, i32 %add_ln346)" [conv_v1.cpp:346]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.09>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str30) nounwind" [conv_v1.cpp:344]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str30) nounwind" [conv_v1.cpp:344]   --->   Operation 106 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:345]   --->   Operation 107 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%p_cinp_load = load i32* @p_cinp_s, align 4" [conv_v1.cpp:347]   --->   Operation 108 'load' 'p_cinp_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%p_chin_load = load i32* @p_chin_s, align 4" [conv_v1.cpp:347]   --->   Operation 109 'load' 'p_chin_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.42ns)   --->   "%mul_ln347 = mul nsw i32 %p_cinp_load, %p_chin_load" [conv_v1.cpp:347]   --->   Operation 110 'mul' 'mul_ln347' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%In_buffer_end_load = load i32* @In_buffer_end, align 4" [conv_v1.cpp:347]   --->   Operation 111 'load' 'In_buffer_end_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (1.01ns)   --->   "%add_ln347 = add nsw i32 %mul_ln347, %In_buffer_end_load" [conv_v1.cpp:347]   --->   Operation 112 'add' 'add_ln347' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.65ns)   --->   "store i32 %add_ln347, i32* @In_buffer_end, align 4" [conv_v1.cpp:347]   --->   Operation 113 'store' <Predicate = true> <Delay = 0.65>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str30, i32 %tmp_4) nounwind" [conv_v1.cpp:348]   --->   Operation 114 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %2" [conv_v1.cpp:344]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 8.51>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%Out_buf_cho_load = load i32* @Out_buf_cho, align 4" [conv_v1.cpp:351]   --->   Operation 116 'load' 'Out_buf_cho_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%p_chout_load = load i32* @p_chout_s, align 4" [conv_v1.cpp:351]   --->   Operation 117 'load' 'p_chout_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.99ns)   --->   "%icmp_ln351 = icmp slt i32 %Out_buf_cho_load, %p_chout_load" [conv_v1.cpp:351]   --->   Operation 118 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln351, label %Channel, label %Row_end" [conv_v1.cpp:351]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%Out_buf_row_load_1 = load i32* @Out_buf_row, align 4" [conv_v1.cpp:353]   --->   Operation 120 'load' 'Out_buf_row_load_1' <Predicate = (icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (0.00ns)   --->   "call fastcc void @PE_array([500 x float]* %In_buffer, [500 x float]* %W_buffer, [500 x float]* %Out_buffer, i32 %Out_buf_row_load_1, i32 %Out_buf_cho_load) nounwind" [conv_v1.cpp:353]   --->   Operation 121 'call' <Predicate = (icmp_ln351)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%p_r_load_1 = load i32* @p_r_s, align 4" [conv_v1.cpp:358]   --->   Operation 122 'load' 'p_r_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%Out_buf_row_load_2 = load i32* @Out_buf_row, align 4" [conv_v1.cpp:358]   --->   Operation 123 'load' 'Out_buf_row_load_2' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.01ns)   --->   "%sub_ln358 = sub nsw i32 %p_r_load_1, %Out_buf_row_load_2" [conv_v1.cpp:358]   --->   Operation 124 'sub' 'sub_ln358' <Predicate = (!icmp_ln351)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.99ns)   --->   "%icmp_ln358 = icmp sgt i32 %sub_ln358, 4" [conv_v1.cpp:358]   --->   Operation 125 'icmp' 'icmp_ln358' <Predicate = (!icmp_ln351)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.44ns)   --->   "%select_ln358 = select i1 %icmp_ln358, i32 4, i32 %sub_ln358" [conv_v1.cpp:358]   --->   Operation 126 'select' 'select_ln358' <Predicate = (!icmp_ln351)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "store i32 %select_ln358, i32* @Out_buf_row_count, align 4" [conv_v1.cpp:358]   --->   Operation 127 'store' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (3.42ns)   --->   "call fastcc void @Write_C_buf([500 x float]* nocapture %Out_buffer, float* %gmem, i30 %Out_ddr5, i64 %p_0_rec, i32 %select_ln358)" [conv_v1.cpp:359]   --->   Operation 128 'call' <Predicate = (!icmp_ln351)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%p_c_load = load i32* @p_c_s, align 4" [conv_v1.cpp:360]   --->   Operation 129 'load' 'p_c_load' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%p_chout_load_1 = load i32* @p_chout_s, align 4" [conv_v1.cpp:360]   --->   Operation 130 'load' 'p_chout_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (3.42ns)   --->   "%mul_ln360 = mul i32 %p_chout_load_1, %p_c_load" [conv_v1.cpp:360]   --->   Operation 131 'mul' 'mul_ln360' <Predicate = (!icmp_ln351)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln360)   --->   "%shl_ln360 = shl i32 %mul_ln360, 2" [conv_v1.cpp:360]   --->   Operation 132 'shl' 'shl_ln360' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln360)   --->   "%sext_ln360 = sext i32 %shl_ln360 to i64" [conv_v1.cpp:360]   --->   Operation 133 'sext' 'sext_ln360' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln360 = add i64 %sext_ln360, %p_0_rec" [conv_v1.cpp:360]   --->   Operation 134 'add' 'add_ln360' <Predicate = (!icmp_ln351)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%In_buf_row_load_1 = load i32* @In_buf_row, align 4" [conv_v1.cpp:362]   --->   Operation 135 'load' 'In_buf_row_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.01ns)   --->   "%add_ln362 = add nsw i32 %In_buf_row_load_1, %flush_row_count" [conv_v1.cpp:362]   --->   Operation 136 'add' 'add_ln362' <Predicate = (!icmp_ln351)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "store i32 %add_ln362, i32* @In_buf_row, align 4" [conv_v1.cpp:362]   --->   Operation 137 'store' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%In_buffer_end_load_1 = load i32* @In_buffer_end, align 4" [conv_v1.cpp:365]   --->   Operation 138 'load' 'In_buffer_end_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%p_cinp_load_1 = load i32* @p_cinp_s, align 4" [conv_v1.cpp:365]   --->   Operation 139 'load' 'p_cinp_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%p_chin_load_1 = load i32* @p_chin_s, align 4" [conv_v1.cpp:365]   --->   Operation 140 'load' 'p_chin_load_1' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (3.42ns)   --->   "%mul_ln365 = mul i32 %p_cinp_load_1, %zext_ln364" [conv_v1.cpp:365]   --->   Operation 141 'mul' 'mul_ln365' <Predicate = (!icmp_ln351)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (3.42ns)   --->   "%mul_ln365_1 = mul i32 %mul_ln365, %p_chin_load_1" [conv_v1.cpp:365]   --->   Operation 142 'mul' 'mul_ln365_1' <Predicate = (!icmp_ln351)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (1.01ns)   --->   "%sub_ln365 = sub nsw i32 %In_buffer_end_load_1, %mul_ln365_1" [conv_v1.cpp:365]   --->   Operation 143 'sub' 'sub_ln365' <Predicate = (!icmp_ln351)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.65ns)   --->   "store i32 %sub_ln365, i32* @In_buffer_start, align 4" [conv_v1.cpp:365]   --->   Operation 144 'store' <Predicate = (!icmp_ln351)> <Delay = 0.65>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 145 [1/2] (0.00ns)   --->   "call fastcc void @PE_array([500 x float]* %In_buffer, [500 x float]* %W_buffer, [500 x float]* %Out_buffer, i32 %Out_buf_row_load_1, i32 %Out_buf_cho_load) nounwind" [conv_v1.cpp:353]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.67>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str31) nounwind" [conv_v1.cpp:351]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str31) nounwind" [conv_v1.cpp:351]   --->   Operation 147 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv_v1.cpp:352]   --->   Operation 148 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%Out_buf_cho_load_1 = load i32* @Out_buf_cho, align 4" [conv_v1.cpp:354]   --->   Operation 149 'load' 'Out_buf_cho_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (1.01ns)   --->   "%add_ln354 = add nsw i32 %Out_buf_cho_load_1, 4" [conv_v1.cpp:354]   --->   Operation 150 'add' 'add_ln354' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.65ns)   --->   "store i32 %add_ln354, i32* @Out_buf_cho, align 4" [conv_v1.cpp:354]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.65>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str31, i32 %tmp_5) nounwind" [conv_v1.cpp:355]   --->   Operation 152 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "br label %4" [conv_v1.cpp:355]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.01>
ST_11 : Operation 154 [1/2] (0.00ns)   --->   "call fastcc void @Write_C_buf([500 x float]* nocapture %Out_buffer, float* %gmem, i30 %Out_ddr5, i64 %p_0_rec, i32 %select_ln358)" [conv_v1.cpp:359]   --->   Operation 154 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%Out_buf_row_count_lo = load i32* @Out_buf_row_count, align 4" [conv_v1.cpp:361]   --->   Operation 155 'load' 'Out_buf_row_count_lo' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%Out_buf_row_load_3 = load i32* @Out_buf_row, align 4" [conv_v1.cpp:361]   --->   Operation 156 'load' 'Out_buf_row_load_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (1.01ns)   --->   "%add_ln361 = add nsw i32 %Out_buf_row_load_3, %Out_buf_row_count_lo" [conv_v1.cpp:361]   --->   Operation 157 'add' 'add_ln361' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "store i32 %add_ln361, i32* @Out_buf_row, align 4" [conv_v1.cpp:361]   --->   Operation 158 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str18, i32 %tmp) nounwind" [conv_v1.cpp:366]   --->   Operation 159 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "br label %1" [conv_v1.cpp:366]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ In_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Out_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Rin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Cin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CHin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ R]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CHout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_chin_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_chout_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_r_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_c_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_cin_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_k_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_s_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_p_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_rinp_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_cinp_s]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ In_buffer_length]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ In_buffer_start]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ In_buffer_end]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Out_buf_row]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ In_buf_row]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ Out_buf_cho]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ Out_buf_row_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
K_read                  (read             ) [ 000000000000]
CHout_read              (read             ) [ 000000000000]
CHin_read               (read             ) [ 000000000000]
Cin_read                (read             ) [ 000000000000]
Rin_read                (read             ) [ 000000000000]
padding_read            (read             ) [ 000000000000]
stride_read             (read             ) [ 000000000000]
Out_ddr_read            (read             ) [ 000000000000]
W_ddr_read              (read             ) [ 000000000000]
In_ddr_read             (read             ) [ 000000000000]
Out_ddr5                (partselect       ) [ 001111111111]
W_ddr3                  (partselect       ) [ 001100000000]
In_ddr1                 (partselect       ) [ 001111111111]
In_buffer               (alloca           ) [ 001111111111]
W_buffer                (alloca           ) [ 001111111111]
Out_buffer              (alloca           ) [ 001111111111]
store_ln315             (store            ) [ 000000000000]
store_ln316             (store            ) [ 000000000000]
store_ln320             (store            ) [ 000000000000]
store_ln321             (store            ) [ 000000000000]
store_ln322             (store            ) [ 000000000000]
store_ln323             (store            ) [ 000000000000]
add_ln324               (add              ) [ 000000000000]
store_ln324             (store            ) [ 000000000000]
add_ln325               (add              ) [ 000000000000]
store_ln325             (store            ) [ 000000000000]
shl_ln332               (shl              ) [ 000000000000]
sub_ln332               (sub              ) [ 000000000000]
add_ln332               (add              ) [ 000000000000]
mul_ln332               (mul              ) [ 000000000000]
mul_ln332_1             (mul              ) [ 000000000000]
store_ln332             (store            ) [ 000000000000]
store_ln333             (store            ) [ 000000000000]
store_ln334             (store            ) [ 000000000000]
mul_ln336               (mul              ) [ 000000000000]
mul_ln336_1             (mul              ) [ 000000000000]
mul_ln336_2             (mul              ) [ 001100000000]
C_read                  (read             ) [ 000000000000]
R_read                  (read             ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 000000000000]
specinterface_ln308     (specinterface    ) [ 000000000000]
specinterface_ln309     (specinterface    ) [ 000000000000]
specinterface_ln310     (specinterface    ) [ 000000000000]
specinterface_ln313     (specinterface    ) [ 000000000000]
store_ln317             (store            ) [ 000000000000]
store_ln318             (store            ) [ 000000000000]
call_ln336              (call             ) [ 000000000000]
p_s_load                (load             ) [ 000000000000]
flush_row_count         (shl              ) [ 000011111111]
sub_ln337               (sub              ) [ 000000000000]
p_k_load                (load             ) [ 000000000000]
add_ln337               (add              ) [ 000011111111]
sub_ln364               (sub              ) [ 000000000000]
trunc_ln364             (trunc            ) [ 000000000000]
icmp_ln364              (icmp             ) [ 000000000000]
reuse_row_count         (select           ) [ 000111111111]
zext_ln364              (zext             ) [ 000011111111]
br_ln340                (br               ) [ 000111111111]
p_0_rec                 (phi              ) [ 000011111111]
reuse_row_count_0       (phi              ) [ 000010000000]
Out_buf_row_load        (load             ) [ 000000000000]
p_r_load                (load             ) [ 000000000000]
icmp_ln340              (icmp             ) [ 000011111111]
br_ln340                (br               ) [ 000000000000]
zext_ln340              (zext             ) [ 000000000000]
specloopname_ln340      (specloopname     ) [ 000000000000]
tmp                     (specregionbegin  ) [ 000001111111]
speclooptripcount_ln341 (speclooptripcount) [ 000000000000]
new_read_row_count      (sub              ) [ 000001110000]
br_ln344                (br               ) [ 000011111111]
ret_ln368               (ret              ) [ 000000000000]
i_0                     (phi              ) [ 000001000000]
zext_ln344              (zext             ) [ 000000000000]
icmp_ln344              (icmp             ) [ 000011111111]
i                       (add              ) [ 000011111111]
br_ln344                (br               ) [ 000000000000]
In_buf_row_load         (load             ) [ 000000000000]
add_ln346               (add              ) [ 000000100000]
store_ln350             (store            ) [ 000000000000]
br_ln351                (br               ) [ 000000000000]
call_ln346              (call             ) [ 000000000000]
specloopname_ln344      (specloopname     ) [ 000000000000]
tmp_4                   (specregionbegin  ) [ 000000000000]
speclooptripcount_ln345 (speclooptripcount) [ 000000000000]
p_cinp_load             (load             ) [ 000000000000]
p_chin_load             (load             ) [ 000000000000]
mul_ln347               (mul              ) [ 000000000000]
In_buffer_end_load      (load             ) [ 000000000000]
add_ln347               (add              ) [ 000000000000]
store_ln347             (store            ) [ 000000000000]
empty                   (specregionend    ) [ 000000000000]
br_ln344                (br               ) [ 000011111111]
Out_buf_cho_load        (load             ) [ 000000000100]
p_chout_load            (load             ) [ 000000000000]
icmp_ln351              (icmp             ) [ 000011111111]
br_ln351                (br               ) [ 000000000000]
Out_buf_row_load_1      (load             ) [ 000000000100]
p_r_load_1              (load             ) [ 000000000000]
Out_buf_row_load_2      (load             ) [ 000000000000]
sub_ln358               (sub              ) [ 000000000000]
icmp_ln358              (icmp             ) [ 000000000000]
select_ln358            (select           ) [ 000000000001]
store_ln358             (store            ) [ 000000000000]
p_c_load                (load             ) [ 000000000000]
p_chout_load_1          (load             ) [ 000000000000]
mul_ln360               (mul              ) [ 000000000000]
shl_ln360               (shl              ) [ 000000000000]
sext_ln360              (sext             ) [ 000000000000]
add_ln360               (add              ) [ 000110000001]
In_buf_row_load_1       (load             ) [ 000000000000]
add_ln362               (add              ) [ 000000000000]
store_ln362             (store            ) [ 000000000000]
In_buffer_end_load_1    (load             ) [ 000000000000]
p_cinp_load_1           (load             ) [ 000000000000]
p_chin_load_1           (load             ) [ 000000000000]
mul_ln365               (mul              ) [ 000000000000]
mul_ln365_1             (mul              ) [ 000000000000]
sub_ln365               (sub              ) [ 000000000000]
store_ln365             (store            ) [ 000000000000]
call_ln353              (call             ) [ 000000000000]
specloopname_ln351      (specloopname     ) [ 000000000000]
tmp_5                   (specregionbegin  ) [ 000000000000]
speclooptripcount_ln352 (speclooptripcount) [ 000000000000]
Out_buf_cho_load_1      (load             ) [ 000000000000]
add_ln354               (add              ) [ 000000000000]
store_ln354             (store            ) [ 000000000000]
empty_15                (specregionend    ) [ 000000000000]
br_ln355                (br               ) [ 000000000000]
call_ln359              (call             ) [ 000000000000]
Out_buf_row_count_lo    (load             ) [ 000000000000]
Out_buf_row_load_3      (load             ) [ 000000000000]
add_ln361               (add              ) [ 000000000000]
store_ln361             (store            ) [ 000000000000]
empty_16                (specregionend    ) [ 000000000000]
br_ln366                (br               ) [ 000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="In_ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stride">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="padding">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Rin">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rin"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Cin">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="CHin">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="R">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="CHout">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHout"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="K">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_chin_s">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chin_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_chout_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_chout_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_r_s">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_r_s"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_c_s">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_c_s"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_cin_s">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cin_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_k_s">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_k_s"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_s_s">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_s_s"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_p_s">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_p_s"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_rinp_s">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_rinp_s"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_cinp_s">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cinp_s"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="In_buffer_length">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_buffer_length"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="In_buffer_start">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_buffer_start"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="In_buffer_end">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_buffer_end"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Out_buf_row">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_buf_row"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="In_buf_row">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_buf_row"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="Out_buf_cho">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_buf_cho"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Out_buf_row_count">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_buf_row_count"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Read_W_buf"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Systolic_Array_Conv_s"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Read_In_buf_line"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_array"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Write_C_buf"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="In_buffer_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="In_buffer/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="W_buffer_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="W_buffer/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Out_buffer_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Out_buffer/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="K_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="CHout_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHout_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="CHin_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CHin_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="Cin_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Cin_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Rin_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Rin_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="padding_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="stride_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="Out_ddr_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Out_ddr_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="W_ddr_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_ddr_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="In_ddr_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="In_ddr_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="C_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="R_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="R_read/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="p_0_rec_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_0_rec_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="64" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec/4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="reuse_row_count_0_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="1"/>
<pin id="226" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="reuse_row_count_0 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="reuse_row_count_0_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="31" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reuse_row_count_0/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="1"/>
<pin id="237" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="31" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_PE_array_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="32" slack="0"/>
<pin id="252" dir="0" index="5" bw="32" slack="0"/>
<pin id="253" dir="0" index="6" bw="32" slack="0"/>
<pin id="254" dir="0" index="7" bw="32" slack="0"/>
<pin id="255" dir="0" index="8" bw="32" slack="0"/>
<pin id="256" dir="0" index="9" bw="32" slack="0"/>
<pin id="257" dir="0" index="10" bw="32" slack="0"/>
<pin id="258" dir="0" index="11" bw="32" slack="0"/>
<pin id="259" dir="0" index="12" bw="32" slack="0"/>
<pin id="260" dir="0" index="13" bw="32" slack="0"/>
<pin id="261" dir="0" index="14" bw="32" slack="0"/>
<pin id="262" dir="0" index="15" bw="32" slack="0"/>
<pin id="263" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln353/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_Read_In_buf_line_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="0" index="3" bw="30" slack="4"/>
<pin id="280" dir="0" index="4" bw="32" slack="0"/>
<pin id="281" dir="0" index="5" bw="32" slack="0"/>
<pin id="282" dir="0" index="6" bw="32" slack="0"/>
<pin id="283" dir="0" index="7" bw="32" slack="0"/>
<pin id="284" dir="0" index="8" bw="32" slack="0"/>
<pin id="285" dir="0" index="9" bw="32" slack="0"/>
<pin id="286" dir="0" index="10" bw="32" slack="0"/>
<pin id="287" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln346/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_Write_C_buf_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="0" index="3" bw="30" slack="5"/>
<pin id="301" dir="0" index="4" bw="64" slack="2"/>
<pin id="302" dir="0" index="5" bw="32" slack="0"/>
<pin id="303" dir="0" index="6" bw="32" slack="0"/>
<pin id="304" dir="0" index="7" bw="32" slack="0"/>
<pin id="305" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln359/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_Read_W_buf_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="0" index="3" bw="30" slack="1"/>
<pin id="316" dir="0" index="4" bw="32" slack="1"/>
<pin id="317" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln336/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Out_buf_row_load/4 Out_buf_row_load_1/8 Out_buf_row_load_2/8 Out_buf_row_load_3/11 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_load/4 p_r_load_1/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="In_buf_row_load/5 In_buf_row_load_1/8 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_cinp_load/7 p_cinp_load_1/8 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_chin_load/7 p_chin_load_1/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="In_buffer_end_load/7 In_buffer_end_load_1/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Out_buf_cho_load/8 Out_buf_cho_load_1/10 "/>
</bind>
</comp>

<comp id="350" class="1004" name="Out_ddr5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="30" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="3" slack="0"/>
<pin id="354" dir="0" index="3" bw="6" slack="0"/>
<pin id="355" dir="1" index="4" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Out_ddr5/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="W_ddr3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="30" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="3" slack="0"/>
<pin id="364" dir="0" index="3" bw="6" slack="0"/>
<pin id="365" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="W_ddr3/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="In_ddr1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="30" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="In_ddr1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln315_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln316_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln320_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln321_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln322_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln323_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln323/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln324_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln324_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln325_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln325/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln325_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln325/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="shl_ln332_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln332/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sub_ln332_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln332/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln332_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="mul_ln332_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln332/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="mul_ln332_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln332_1/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln332_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln333_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln333/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln334_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln334/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="mul_ln336_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln336/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="mul_ln336_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln336_1/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="mul_ln336_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln336_2/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln317_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln317/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln318_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_s_load_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_s_load/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="flush_row_count_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="flush_row_count/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sub_ln337_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln337/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_k_load_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_k_load/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln337_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln337/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln364_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln364/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln364_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln364_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln364/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="reuse_row_count_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="31" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_row_count/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln364_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="31" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln340_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln340_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="31" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln340/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="new_read_row_count_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="0" index="1" bw="31" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_read_row_count/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln344_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="31" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln344_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="31" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="1"/>
<pin id="594" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln344/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="i_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="31" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln346_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="31" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln350_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln350/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="mul_ln347_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln347/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln347_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln347/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln347_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_chout_load_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_chout_load/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln351_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln351/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sub_ln358_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln358/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln358_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="4" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln358/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln358_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="4" slack="0"/>
<pin id="658" dir="0" index="2" bw="32" slack="0"/>
<pin id="659" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln358/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln358_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln358/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_c_load_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_c_load/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_chout_load_1_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_chout_load_1/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="mul_ln360_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln360/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="shl_ln360_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="0" index="1" bw="3" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln360/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln360_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln360/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="add_ln360_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="64" slack="2"/>
<pin id="697" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln360/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln362_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="3"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln362_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln362/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="mul_ln365_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="31" slack="3"/>
<pin id="714" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln365/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="mul_ln365_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln365_1/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sub_ln365_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln365/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="store_ln365_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln365/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="add_ln354_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="4" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln354/10 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln354_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln354/10 "/>
</bind>
</comp>

<comp id="746" class="1004" name="Out_buf_row_count_lo_load_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Out_buf_row_count_lo/11 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln361_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln361/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="store_ln361_store_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln361/11 "/>
</bind>
</comp>

<comp id="762" class="1005" name="Out_ddr5_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="30" slack="5"/>
<pin id="764" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="Out_ddr5 "/>
</bind>
</comp>

<comp id="767" class="1005" name="W_ddr3_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="30" slack="1"/>
<pin id="769" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="W_ddr3 "/>
</bind>
</comp>

<comp id="772" class="1005" name="In_ddr1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="30" slack="4"/>
<pin id="774" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="In_ddr1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="mul_ln336_2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln336_2 "/>
</bind>
</comp>

<comp id="782" class="1005" name="flush_row_count_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="3"/>
<pin id="784" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="flush_row_count "/>
</bind>
</comp>

<comp id="787" class="1005" name="add_ln337_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln337 "/>
</bind>
</comp>

<comp id="792" class="1005" name="reuse_row_count_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="31" slack="1"/>
<pin id="794" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="reuse_row_count "/>
</bind>
</comp>

<comp id="797" class="1005" name="zext_ln364_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="3"/>
<pin id="799" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln364 "/>
</bind>
</comp>

<comp id="805" class="1005" name="new_read_row_count_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_read_row_count "/>
</bind>
</comp>

<comp id="813" class="1005" name="i_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="31" slack="0"/>
<pin id="815" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="818" class="1005" name="add_ln346_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln346 "/>
</bind>
</comp>

<comp id="823" class="1005" name="Out_buf_cho_load_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Out_buf_cho_load "/>
</bind>
</comp>

<comp id="831" class="1005" name="Out_buf_row_load_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Out_buf_row_load_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="select_ln358_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln358 "/>
</bind>
</comp>

<comp id="841" class="1005" name="add_ln360_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="64" slack="1"/>
<pin id="843" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln360 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="70" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="96" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="94" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="94" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="264"><net_src comp="120" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="246" pin=7"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="246" pin=8"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="246" pin=9"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="246" pin=10"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="246" pin=11"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="246" pin=12"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="246" pin=13"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="246" pin=14"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="246" pin=15"/></net>

<net id="288"><net_src comp="114" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="289"><net_src comp="0" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="275" pin=5"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="275" pin=6"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="275" pin=7"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="275" pin=8"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="275" pin=9"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="275" pin=10"/></net>

<net id="306"><net_src comp="124" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="212" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="296" pin=6"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="296" pin=7"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="52" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="44" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="246" pin=5"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="182" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="66" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="188" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="194" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="384"><net_src comp="152" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="26" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="146" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="158" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="34" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="140" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="176" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="38" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="170" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="164" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="170" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="158" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="170" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="176" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="66" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="176" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="140" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="152" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="158" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="46" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="72" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="48" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="72" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="146" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="152" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="140" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="140" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="488" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="206" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="30" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="200" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="32" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="38" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="66" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="518" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="36" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="528" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="522" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="544" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="72" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="550" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="94" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="320" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="325" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="228" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="239" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="239" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="112" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="587" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="329" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="608"><net_src comp="602" pin="2"/><net_sink comp="275" pin=4"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="56" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="333" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="337" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="341" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="50" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="28" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="345" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="325" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="320" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="122" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="649" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="122" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="643" pin="2"/><net_sink comp="655" pin=2"/></net>

<net id="663"><net_src comp="655" pin="3"/><net_sink comp="296" pin=5"/></net>

<net id="668"><net_src comp="655" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="58" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="32" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="28" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="670" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="66" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="212" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="329" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="54" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="333" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="711" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="337" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="341" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="48" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="345" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="122" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="56" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="58" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="320" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="52" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="350" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="296" pin=3"/></net>

<net id="770"><net_src comp="360" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="311" pin=3"/></net>

<net id="775"><net_src comp="370" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="780"><net_src comp="500" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="311" pin=4"/></net>

<net id="785"><net_src comp="522" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="790"><net_src comp="538" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="795"><net_src comp="560" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="800"><net_src comp="568" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="808"><net_src comp="582" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="816"><net_src comp="596" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="821"><net_src comp="602" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="826"><net_src comp="345" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="246" pin=5"/></net>

<net id="834"><net_src comp="320" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="839"><net_src comp="655" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="296" pin=5"/></net>

<net id="844"><net_src comp="694" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="216" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {8 11 }
	Port: p_chin_s | {1 }
	Port: p_chout_s | {1 }
	Port: p_r_s | {3 }
	Port: p_c_s | {3 }
	Port: p_cin_s | {1 }
	Port: p_k_s | {1 }
	Port: p_s_s | {1 }
	Port: p_p_s | {1 }
	Port: p_rinp_s | {1 }
	Port: p_cinp_s | {1 }
	Port: In_buffer_length | {1 }
	Port: In_buffer_start | {1 8 }
	Port: In_buffer_end | {1 7 }
	Port: Out_buf_row | {11 }
	Port: In_buf_row | {8 }
	Port: Out_buf_cho | {5 10 }
	Port: Out_buf_row_count | {8 }
 - Input state : 
	Port: Systolic_Array_Conv : gmem | {2 3 5 6 }
	Port: Systolic_Array_Conv : In_ddr | {1 }
	Port: Systolic_Array_Conv : W_ddr | {1 }
	Port: Systolic_Array_Conv : Out_ddr | {1 }
	Port: Systolic_Array_Conv : stride | {1 }
	Port: Systolic_Array_Conv : padding | {1 }
	Port: Systolic_Array_Conv : Rin | {1 }
	Port: Systolic_Array_Conv : Cin | {1 }
	Port: Systolic_Array_Conv : CHin | {1 }
	Port: Systolic_Array_Conv : R | {3 }
	Port: Systolic_Array_Conv : C | {3 }
	Port: Systolic_Array_Conv : CHout | {1 }
	Port: Systolic_Array_Conv : K | {1 }
	Port: Systolic_Array_Conv : p_chin_s | {5 6 7 8 9 }
	Port: Systolic_Array_Conv : p_chout_s | {8 9 11 }
	Port: Systolic_Array_Conv : p_r_s | {4 8 9 }
	Port: Systolic_Array_Conv : p_c_s | {8 9 11 }
	Port: Systolic_Array_Conv : p_cin_s | {8 9 }
	Port: Systolic_Array_Conv : p_k_s | {3 8 9 }
	Port: Systolic_Array_Conv : p_s_s | {3 8 9 }
	Port: Systolic_Array_Conv : p_p_s | {5 6 }
	Port: Systolic_Array_Conv : p_rinp_s | {5 6 }
	Port: Systolic_Array_Conv : p_cinp_s | {5 6 7 8 }
	Port: Systolic_Array_Conv : In_buffer_length | {5 6 8 9 }
	Port: Systolic_Array_Conv : In_buffer_start | {8 9 }
	Port: Systolic_Array_Conv : In_buffer_end | {5 6 7 8 }
	Port: Systolic_Array_Conv : Out_buf_row | {4 8 11 }
	Port: Systolic_Array_Conv : In_buf_row | {5 8 }
	Port: Systolic_Array_Conv : Out_buf_cho | {8 9 10 }
	Port: Systolic_Array_Conv : Out_buf_row_count | {11 }
  - Chain level:
	State 1
		store_ln324 : 1
		store_ln325 : 1
		add_ln332 : 1
		mul_ln332 : 2
		mul_ln332_1 : 3
		store_ln332 : 4
		mul_ln336_2 : 1
	State 2
	State 3
		flush_row_count : 1
		sub_ln337 : 1
		add_ln337 : 2
		sub_ln364 : 3
		trunc_ln364 : 4
		icmp_ln364 : 4
		reuse_row_count : 5
		zext_ln364 : 6
	State 4
		icmp_ln340 : 1
		br_ln340 : 2
		zext_ln340 : 1
		new_read_row_count : 2
	State 5
		zext_ln344 : 1
		icmp_ln344 : 2
		i : 1
		br_ln344 : 3
		add_ln346 : 2
		call_ln346 : 3
	State 6
	State 7
		mul_ln347 : 1
		add_ln347 : 2
		store_ln347 : 3
		empty : 1
	State 8
		icmp_ln351 : 1
		br_ln351 : 2
		call_ln353 : 1
		sub_ln358 : 1
		icmp_ln358 : 2
		select_ln358 : 3
		store_ln358 : 4
		call_ln359 : 4
		mul_ln360 : 1
		shl_ln360 : 2
		sext_ln360 : 2
		add_ln360 : 3
		add_ln362 : 1
		store_ln362 : 2
		mul_ln365 : 1
		mul_ln365_1 : 2
		sub_ln365 : 3
		store_ln365 : 4
	State 9
	State 10
		add_ln354 : 1
		store_ln354 : 2
		empty_15 : 1
	State 11
		add_ln361 : 1
		store_ln361 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |     grp_PE_array_fu_246     |   344   |  18.794 |  39978  |  26382  |
|   call   | grp_Read_In_buf_line_fu_275 |    12   | 3.29875 |   7809  |   6496  |
|          |    grp_Write_C_buf_fu_296   |    9    |  1.968  |   940   |   776   |
|          |    grp_Read_W_buf_fu_311    |    0    |  1.968  |   159   |    85   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       add_ln324_fu_416      |    0    |    0    |    0    |    39   |
|          |       add_ln325_fu_428      |    0    |    0    |    0    |    39   |
|          |       add_ln332_fu_452      |    0    |    0    |    0    |    32   |
|          |       add_ln337_fu_538      |    0    |    0    |    0    |    32   |
|          |           i_fu_596          |    0    |    0    |    0    |    38   |
|    add   |       add_ln346_fu_602      |    0    |    0    |    0    |    39   |
|          |       add_ln347_fu_621      |    0    |    0    |    0    |    39   |
|          |       add_ln360_fu_694      |    0    |    0    |    0    |    71   |
|          |       add_ln362_fu_700      |    0    |    0    |    0    |    39   |
|          |       add_ln354_fu_734      |    0    |    0    |    0    |    39   |
|          |       add_ln361_fu_750      |    0    |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       sub_ln332_fu_446      |    0    |    0    |    0    |    32   |
|          |       sub_ln337_fu_528      |    0    |    0    |    0    |    32   |
|    sub   |       sub_ln364_fu_544      |    0    |    0    |    0    |    39   |
|          |  new_read_row_count_fu_582  |    0    |    0    |    0    |    39   |
|          |       sub_ln358_fu_643      |    0    |    0    |    0    |    39   |
|          |       sub_ln365_fu_722      |    0    |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       mul_ln332_fu_458      |    3    |    0    |    0    |    20   |
|          |      mul_ln332_1_fu_464     |    3    |    0    |    0    |    20   |
|          |       mul_ln336_fu_488      |    3    |    0    |    0    |    20   |
|          |      mul_ln336_1_fu_494     |    3    |    0    |    0    |    20   |
|    mul   |      mul_ln336_2_fu_500     |    3    |    0    |    0    |    20   |
|          |       mul_ln347_fu_615      |    3    |    0    |    0    |    20   |
|          |       mul_ln360_fu_678      |    3    |    0    |    0    |    20   |
|          |       mul_ln365_fu_711      |    3    |    0    |    0    |    20   |
|          |      mul_ln365_1_fu_716     |    3    |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      icmp_ln364_fu_554      |    0    |    0    |    0    |    20   |
|          |      icmp_ln340_fu_572      |    0    |    0    |    0    |    20   |
|   icmp   |      icmp_ln344_fu_591      |    0    |    0    |    0    |    20   |
|          |      icmp_ln351_fu_637      |    0    |    0    |    0    |    20   |
|          |      icmp_ln358_fu_649      |    0    |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|---------|
|  select  |    reuse_row_count_fu_560   |    0    |    0    |    0    |    31   |
|          |     select_ln358_fu_655     |    0    |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      K_read_read_fu_140     |    0    |    0    |    0    |    0    |
|          |    CHout_read_read_fu_146   |    0    |    0    |    0    |    0    |
|          |    CHin_read_read_fu_152    |    0    |    0    |    0    |    0    |
|          |     Cin_read_read_fu_158    |    0    |    0    |    0    |    0    |
|          |     Rin_read_read_fu_164    |    0    |    0    |    0    |    0    |
|   read   |   padding_read_read_fu_170  |    0    |    0    |    0    |    0    |
|          |   stride_read_read_fu_176   |    0    |    0    |    0    |    0    |
|          |   Out_ddr_read_read_fu_182  |    0    |    0    |    0    |    0    |
|          |    W_ddr_read_read_fu_188   |    0    |    0    |    0    |    0    |
|          |   In_ddr_read_read_fu_194   |    0    |    0    |    0    |    0    |
|          |      C_read_read_fu_200     |    0    |    0    |    0    |    0    |
|          |      R_read_read_fu_206     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       Out_ddr5_fu_350       |    0    |    0    |    0    |    0    |
|partselect|        W_ddr3_fu_360        |    0    |    0    |    0    |    0    |
|          |        In_ddr1_fu_370       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       shl_ln332_fu_440      |    0    |    0    |    0    |    0    |
|    shl   |    flush_row_count_fu_522   |    0    |    0    |    0    |    0    |
|          |       shl_ln360_fu_684      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   trunc  |      trunc_ln364_fu_550     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      zext_ln364_fu_568      |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln340_fu_578      |    0    |    0    |    0    |    0    |
|          |      zext_ln344_fu_587      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   sext   |      sext_ln360_fu_690      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |   392   | 26.0288 |  48886  |  34748  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| In_buffer|    2   |    0   |    0   |    0   |
|Out_buffer|    2   |    0   |    0   |    0   |
| W_buffer |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    6   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      In_ddr1_reg_772     |   30   |
| Out_buf_cho_load_reg_823 |   32   |
|Out_buf_row_load_1_reg_831|   32   |
|     Out_ddr5_reg_762     |   30   |
|      W_ddr3_reg_767      |   30   |
|     add_ln337_reg_787    |   32   |
|     add_ln346_reg_818    |   32   |
|     add_ln360_reg_841    |   64   |
|  flush_row_count_reg_782 |   32   |
|        i_0_reg_235       |   31   |
|         i_reg_813        |   31   |
|    mul_ln336_2_reg_777   |   32   |
|new_read_row_count_reg_805|   32   |
|      p_0_rec_reg_212     |   64   |
| reuse_row_count_0_reg_224|   31   |
|  reuse_row_count_reg_792 |   31   |
|   select_ln358_reg_836   |   32   |
|    zext_ln364_reg_797    |   32   |
+--------------------------+--------+
|           Total          |   630  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       p_0_rec_reg_212       |  p0  |   2  |  64  |   128  ||    9    |
|     grp_PE_array_fu_246     |  p4  |   2  |  32  |   64   ||    9    |
|     grp_PE_array_fu_246     |  p5  |   2  |  32  |   64   ||    9    |
| grp_Read_In_buf_line_fu_275 |  p4  |   2  |  32  |   64   ||    9    |
|    grp_Write_C_buf_fu_296   |  p5  |   2  |  32  |   64   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   384  ||   3.28  ||    45   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   392  |   26   |  48886 |  34748 |    -   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   630  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |   392  |   29   |  49516 |  34793 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
