// Seed: 1011135274
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri   id_3,
    output tri   id_4,
    input  tri0  id_5
);
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd52
) (
    input tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    output wire _id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri id_7,
    output wire id_8
    , id_12,
    output wire id_9,
    input wor id_10
);
  logic [-1 : id_3  |  1] id_13;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5,
      id_1,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
