digraph "CFG for '_Z10stencil_1dPiS_' function" {
	label="CFG for '_Z10stencil_1dPiS_' function";

	Node0x4e48530 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = add i32 %10, %3\l  %12 = add nuw nsw i32 %3, 3\l  %13 = add nsw i32 %11, 3\l  %14 = sext i32 %13 to i64\l  %15 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %14\l  %16 = load i32, i32 addrspace(1)* %15, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %17 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_E4temp, i32 0, i32 %12\l  store i32 %16, i32 addrspace(3)* %17, align 4, !tbaa !7\l  %18 = icmp ult i32 %3, 3\l  %19 = sext i32 %11 to i64\l  br i1 %18, label %20, label %30\l|{<s0>T|<s1>F}}"];
	Node0x4e48530:s0 -> Node0x4e4b760;
	Node0x4e48530:s1 -> Node0x4e4b7f0;
	Node0x4e4b760 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %19\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %23 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_E4temp, i32 0, i32 %3\l  store i32 %22, i32 addrspace(3)* %23, align 4, !tbaa !7\l  %24 = add nsw i32 %11, 7\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %28 = add nuw nsw i32 %3, 7\l  %29 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_E4temp, i32 0, i32 %28\l  store i32 %27, i32 addrspace(3)* %29, align 4, !tbaa !7\l  br label %30\l}"];
	Node0x4e4b760 -> Node0x4e4b7f0;
	Node0x4e4b7f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %31 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_E4temp, i32 0, i32 %3\l  %32 = load i32, i32 addrspace(3)* %31, align 4, !tbaa !7\l  %33 = add nuw nsw i32 %3, 1\l  %34 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_E4temp, i32 0, i32 %33\l  %35 = load i32, i32 addrspace(3)* %34, align 4, !tbaa !7\l  %36 = add nsw i32 %35, %32\l  %37 = add nuw nsw i32 %3, 2\l  %38 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_E4temp, i32 0, i32 %37\l  %39 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !7\l  %40 = add nsw i32 %39, %36\l  %41 = load i32, i32 addrspace(3)* %17, align 4, !tbaa !7\l  %42 = add nsw i32 %41, %40\l  %43 = add nuw nsw i32 %3, 4\l  %44 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_E4temp, i32 0, i32 %43\l  %45 = load i32, i32 addrspace(3)* %44, align 4, !tbaa !7\l  %46 = add nsw i32 %45, %42\l  %47 = add nuw nsw i32 %3, 5\l  %48 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_E4temp, i32 0, i32 %47\l  %49 = load i32, i32 addrspace(3)* %48, align 4, !tbaa !7\l  %50 = add nsw i32 %49, %46\l  %51 = add nuw nsw i32 %3, 6\l  %52 = getelementptr inbounds [10 x i32], [10 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_E4temp, i32 0, i32 %51\l  %53 = load i32, i32 addrspace(3)* %52, align 4, !tbaa !7\l  %54 = add nsw i32 %53, %50\l  %55 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %19\l  store i32 %54, i32 addrspace(1)* %55, align 4, !tbaa !7\l  ret void\l}"];
}
