---
layout: default
title: 7.4 æ•™æäº‹ä¾‹ï¼šSRAMãƒã‚¯ãƒ­ä¸è‰¯ã¨DRé™ç•Œ  
---

---

# 7.4 æ•™æäº‹ä¾‹ï¼šSRAMãƒã‚¯ãƒ­ä¸è‰¯ã¨DRé™ç•Œ  
**7.4 Case Study: SRAM Macro Failure and the Limitations of DR**

---

## ğŸ¯ æ•™è‚²ç›®æ¨™ï½œLearning Objective

æœ¬ç¯€ã§ã¯ã€**0.25Âµmãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹ã«ãŠã‘ã‚‹SRAMãƒã‚¯ãƒ­ä¸è‰¯**ã‚’é¡Œæã«ã€  
**DRï¼ˆDesign Reviewï¼‰ã®é™ç•Œã¨ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã®é‡è¦æ€§**ã‚’å­¦ã¶ã€‚

> This section discusses a case in which a defect was missed despite passing DR,  
> emphasizing the need for **robust feedback mechanisms** in the development cycle.

---

## ğŸ“Œ ã‚±ãƒ¼ã‚¹æ¦‚è¦ï½œCase Overview

| é …ç›® | å†…å®¹ |
|------|------|
| **ä½¿ç”¨ãƒ—ãƒ­ã‚»ã‚¹** | 0.25Âµmãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹ï¼ˆTiã‚µãƒªã‚µã‚¤ãƒ‰ä»˜ãï¼‰<br>0.25Âµm logic process with Ti salicide |
| **æ§‹æˆãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«** | SRAMãƒã‚¯ãƒ­ï¼ˆ500Kbit â†’ 1Mbitã¸æ‹¡å¼µï¼‰<br>SRAM macro scaled from 500Kbit to 1Mbit |
| **ä¸è‰¯ç¾è±¡** | ãƒ©ãƒ³ãƒ€ãƒ ãƒ“ãƒƒãƒˆä¸è‰¯ãŒå¤šæ•°ç™ºç”Ÿ<br>Random bit failures in large-scale configuration |
| **è¨­è¨ˆè¦å› ** | å†—é•·å›è·¯æœªæ­è¼‰ã€å˜ä¸€ãƒ“ãƒƒãƒˆç•°å¸¸ã«è„†å¼±<br>No redundancy, single-bit failure = full failure |

---

## ğŸ§ª æŠ€è¡“çš„èƒŒæ™¯ï½œTechnical Background

| è¦å›  | èª¬æ˜ |
|------|------|
| **ç›¸è»¢ç§»ä¸å®Œå…¨**<br>Phase Transition Issue | Tiã‚µãƒªã‚µã‚¤ãƒ‰ã®C49 â†’ C54ç›¸è»¢ç§»ãŒä¸å®Œå…¨ã§é«˜æŠµæŠ—åŒ–<br>Incomplete phase change leads to high-resistance salicide |
| **ç†±å·¥ç¨‹ä¸é©åˆ**<br>Thermal Process Mismatch | ãƒ©ãƒ³ãƒ—ã‚¢ãƒ‹ãƒ¼ãƒ«æ¡ä»¶ãŒä¸é©åˆ‡ï¼ˆæ˜‡æ¸©é€Ÿåº¦ãƒ»ä¿æŒæ™‚é–“ï¼‰<br>Poor ramp anneal profile |
| **è¨­è¨ˆä¸Šã®å¼±ç‚¹**<br>Design Weakness | å†—é•·ãƒ“ãƒƒãƒˆæœªæ­è¼‰ã«ã‚ˆã‚Šã€1ãƒ“ãƒƒãƒˆä¸è‰¯ã§ã‚‚å…¨ä½“ãŒNG<br>Lack of redundancy causes fatal sensitivity to bit failures |

---

## ğŸ› ï¸ å®Ÿæ–½ã•ã‚ŒãŸå¯¾ç­–ï½œCountermeasures

### â—¾ ãƒ—ãƒ­ã‚»ã‚¹å¯¾å¿œï½œProcess Actions

- ğŸ”§ **ãƒ©ãƒ³ãƒ—ã‚¢ãƒ‹ãƒ¼ãƒ«æ¡ä»¶ã®æœ€é©åŒ–**  
ã€€æ˜‡æ¸©é€Ÿåº¦ã‚„ä¿æŒæ™‚é–“ã‚’è¦‹ç›´ã—ã€C54ç›¸ã¸ã®å®‰å®šé·ç§»ã‚’ç¢ºä¿  
- ğŸ“¦ **PDKã¸ã®æ˜è¨˜**  
ã€€Tiã‚µãƒªã‚µã‚¤ãƒ‰å½¢æˆæ¡ä»¶ã¨ç›¸è»¢ç§»ã®å†ç¾æ€§ãƒªã‚¹ã‚¯ã‚’PDKã«åæ˜   

### â—¾ è¨­è¨ˆå¯¾å¿œï½œDesign Actions

- ğŸ§± **å†—é•·ãƒ“ãƒƒãƒˆæ­è¼‰ã«ã‚ˆã‚‹å†è¨­è¨ˆ**  
ã€€ã‚·ãƒ³ã‚°ãƒ«ãƒ“ãƒƒãƒˆä¸è‰¯ã®å¸åæ‰‹æ®µã‚’è¿½åŠ   
- ğŸ§  **ãƒ—ãƒ­ã‚»ã‚¹è€æ€§ã‚’æ„è­˜ã—ãŸã‚»ãƒ«ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ”¹å–„**  
ã€€ã‚µã‚¤ãƒ‰ã‚¦ã‚©ãƒ¼ãƒ«ã‚¨ãƒƒãƒå·¥ç¨‹ã§ã®è·é›¢ãƒãƒ¼ã‚¸ãƒ³ç¢ºä¿  
ã€€â†’ Haloæ‹¡æ•£ã¨ã®å¹²æ¸‰é˜²æ­¢  

---

## ğŸ“š æ•™æçš„ãƒã‚¤ãƒ³ãƒˆï½œEducational Highlights

| æ•™è¨“ | å†…å®¹ |
|------|------|
| **DRã®å½¢å¼é€šé â‰  å“è³ªä¿è¨¼** | ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«è©¦ä½œæ™‚ã«OKã§ã‚‚ã€æ§‹æˆå¤‰æ›´ï¼ˆè¦æ¨¡æ‹¡å¤§ï¼‰ã§å•é¡ŒãŒé¡•åœ¨åŒ–ã™ã‚‹ |
| **ãƒ¬ãƒ“ãƒ¥ãƒ¼è¦–ç‚¹ã®é™ç•Œ** | å›è·¯æ§‹æˆãƒ»ç†±ãƒ—ãƒ­ãƒ•ã‚¡ã‚¤ãƒ«ãƒ»ã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£ã®è¦‹è½ã¨ã— |
| **PDKé€²åŒ–ã®å¿…è¦æ€§** | å®Ÿæ¸¬ãƒ‡ãƒ¼ã‚¿ã‚„ä¸å…·åˆäº‹ä¾‹ã‚’é€šã˜ãŸãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã®é‡è¦æ€§ |

---

## ğŸ§­ æ•™è‚²ä¸Šã®ã­ã‚‰ã„ï½œInstructional Focus

- DRã«ã¯é™ç•ŒãŒã‚ã‚Šã€**äº‹å¾Œã®æ°—ã¥ãã¨æ”¹å–„ãŒä¸å¯æ¬ **  
> DRs are not infallible. Improvement must follow discovery.

- æŠ€è¡“è€…ã«å¿…è¦ãªã®ã¯ã€**å®Œç’§ãªåˆæœŸåˆ¤æ–­ã‚ˆã‚Šã‚‚â€œå¯¾å¿œã™ã‚‹åŠ›â€**  
> Engineers must be trained to **adapt to failures**, not avoid them entirely.

- ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã¯ã€PDKãƒ»è¨­è¨ˆã‚¬ã‚¤ãƒ‰ãƒ©ã‚¤ãƒ³ãƒ»ãƒ¬ãƒ“ãƒ¥ãƒ¼è¦³ç‚¹ã‚’**é€²åŒ–ã•ã›ã‚‹æ–‡åŒ–åŸºç›¤**  
> Feedback transforms failure into institutional learning.

---

## ğŸ“ è£œè¶³æ³¨è¨˜ï¼ˆæ•™è‚²çš„é…æ…®ï¼‰ï½œEducational Disclaimer

> æœ¬æ•™æã¯ã€**ç‰¹å®šä¼æ¥­ã‚„è£½å“ã«ä¾å­˜ã—ãªã„ä¸€èˆ¬æ•™è‚²ç›®çš„**ã®äº‹ä¾‹ã§ã™ã€‚  
> ãƒ—ãƒ­ã‚»ã‚¹æ¡ä»¶ã‚„è¨­è¨ˆäº‹ä¾‹ã¯ã€éå»ä¸–ä»£æŠ€è¡“ï¼ˆä¾‹ï¼š0.25Âµmï¼‰ã‚’ãƒ™ãƒ¼ã‚¹ã«æ§‹æˆã•ã‚Œã¦ãŠã‚Šã€  
> ç¾è¡ŒæŠ€è¡“ã‚„ä¼æ¥­å›ºæœ‰ã®ãƒã‚¦ãƒã‚¦ã¨ã¯ç›´æ¥é–¢ä¿‚ã—ã¾ã›ã‚“ã€‚

> The described case is a **generalized educational scenario** based on legacy technology,  
> aiming to cultivate **structural thinking and feedback literacy** in early-career engineers.

---

[â† æˆ»ã‚‹ / Back to Chapter 7: Design Review and Organization Top](./README.md)
