<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -6 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>
time_elapsed: 0.004s
ram usage: 9584 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: pr1755593.v --------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a> to parse list
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>::14 error in parsing: (syntax error, unexpected vDELAY_ID)
	    #1 if (out !== data[sel]) begin
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>::17 error in parsing: (syntax error, unexpected vEND)
	    end
WARNING (4)::PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>::37 there are no ports for the module (main), all logic will be dropped since it is not driving an output
endmodule
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>::38 Unsuported token
primitive u_test (Z, D0, D1, D2, D3, E0, E1);
 ^~~~
Optimizing module by AST based optimizations
PARSE_ERROR <a href="../../../../third_party/tests/ivtest/ivltests/pr1755593.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1755593.v</a>::38 error in parsing: (syntax error, unexpected vSYMBOL_ID, expecting $end)
primitive u_test (Z, D0, D1, D2, D3, E0, E1);
ERROR (7)::PARSE_ERROR Parser found (1) errors in your syntax, exiting
Assertion failed()@[/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/odin_ii_1584682126323/work/ODIN_II/SRC/odin_error.cpp]verify_delayed_error::27 

</pre>
</body>