|ARM
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN1
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDR[0] <= IF_stage:ifs.port6
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
DRAM_CAS_N <= <GND>
DRAM_RAS_N <= <GND>
DRAM_CS_N <= <GND>
DRAM_BA_0 <= <GND>
DRAM_BA_1 <= <GND>
DRAM_CLK <= <GND>
DRAM_CKE <= <GND>
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <GND>
FL_RST_N <= <GND>
FL_OE_N <= <GND>
FL_CE_N <= <GND>
SRAM_DQ[0] <> <UNC>
SRAM_DQ[1] <> <UNC>
SRAM_DQ[2] <> <UNC>
SRAM_DQ[3] <> <UNC>
SRAM_DQ[4] <> <UNC>
SRAM_DQ[5] <> <UNC>
SRAM_DQ[6] <> <UNC>
SRAM_DQ[7] <> <UNC>
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_WE_N <= <GND>
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_RD_N <= <GND>
OTG_WR_N <= <GND>
OTG_RST_N <= <GND>
OTG_FSPEED <= <GND>
OTG_LSPEED <= <GND>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <GND>
OTG_DACK1_N <= <GND>
LCD_ON <= <GND>
LCD_BLON <= <GND>
LCD_RW <= <GND>
LCD_EN <= <GND>
LCD_RS <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <> <UNC>
I2C_SCLK <= <GND>
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK <= <GND>
VGA_HS <= <GND>
VGA_VS <= <GND>
VGA_BLANK <= <GND>
VGA_SYNC <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_R[8] <= <GND>
VGA_R[9] <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_G[8] <= <GND>
VGA_G[9] <= <GND>
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_B[8] <= <GND>
VGA_B[9] <= <GND>
ENET_DATA[0] <> <UNC>
ENET_DATA[1] <> <UNC>
ENET_DATA[2] <> <UNC>
ENET_DATA[3] <> <UNC>
ENET_DATA[4] <> <UNC>
ENET_DATA[5] <> <UNC>
ENET_DATA[6] <> <UNC>
ENET_DATA[7] <> <UNC>
ENET_DATA[8] <> <UNC>
ENET_DATA[9] <> <UNC>
ENET_DATA[10] <> <UNC>
ENET_DATA[11] <> <UNC>
ENET_DATA[12] <> <UNC>
ENET_DATA[13] <> <UNC>
ENET_DATA[14] <> <UNC>
ENET_DATA[15] <> <UNC>
ENET_CMD <= <GND>
ENET_CS_N <= <GND>
ENET_WR_N <= <GND>
ENET_RD_N <= <GND>
ENET_RST_N <= <GND>
ENET_INT => ~NO_FANOUT~
ENET_CLK <= <GND>
AUD_ADCLRCK <> <UNC>
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> <UNC>
AUD_DACDAT <= <GND>
AUD_BCLK <> <UNC>
AUD_XCK <= <GND>
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <GND>
TD_CLK27 => ~NO_FANOUT~
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>


|ARM|IF_stage:ifs
clk => clk.IN1
rst => PCreg[0].ACLR
rst => PCreg[1].ACLR
rst => PCreg[2].ACLR
rst => PCreg[3].ACLR
rst => PCreg[4].ACLR
rst => PCreg[5].ACLR
rst => PCreg[6].ACLR
rst => PCreg[7].ACLR
rst => PCreg[8].ACLR
rst => PCreg[9].ACLR
rst => PCreg[10].ACLR
rst => PCreg[11].ACLR
rst => PCreg[12].ACLR
rst => PCreg[13].ACLR
rst => PCreg[14].ACLR
rst => PCreg[15].ACLR
rst => PCreg[16].ACLR
rst => PCreg[17].ACLR
rst => PCreg[18].ACLR
rst => PCreg[19].ACLR
rst => PCreg[20].ACLR
rst => PCreg[21].ACLR
rst => PCreg[22].ACLR
rst => PCreg[23].ACLR
rst => PCreg[24].ACLR
rst => PCreg[25].ACLR
rst => PCreg[26].ACLR
rst => PCreg[27].ACLR
rst => PCreg[28].ACLR
rst => PCreg[29].ACLR
rst => PCreg[30].ACLR
rst => PCreg[31].ACLR
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
freeze => PCreg.OUTPUTSELECT
Branch_taken => MUXout[31].OUTPUTSELECT
Branch_taken => MUXout[30].OUTPUTSELECT
Branch_taken => MUXout[29].OUTPUTSELECT
Branch_taken => MUXout[28].OUTPUTSELECT
Branch_taken => MUXout[27].OUTPUTSELECT
Branch_taken => MUXout[26].OUTPUTSELECT
Branch_taken => MUXout[25].OUTPUTSELECT
Branch_taken => MUXout[24].OUTPUTSELECT
Branch_taken => MUXout[23].OUTPUTSELECT
Branch_taken => MUXout[22].OUTPUTSELECT
Branch_taken => MUXout[21].OUTPUTSELECT
Branch_taken => MUXout[20].OUTPUTSELECT
Branch_taken => MUXout[19].OUTPUTSELECT
Branch_taken => MUXout[18].OUTPUTSELECT
Branch_taken => MUXout[17].OUTPUTSELECT
Branch_taken => MUXout[16].OUTPUTSELECT
Branch_taken => MUXout[15].OUTPUTSELECT
Branch_taken => MUXout[14].OUTPUTSELECT
Branch_taken => MUXout[13].OUTPUTSELECT
Branch_taken => MUXout[12].OUTPUTSELECT
Branch_taken => MUXout[11].OUTPUTSELECT
Branch_taken => MUXout[10].OUTPUTSELECT
Branch_taken => MUXout[9].OUTPUTSELECT
Branch_taken => MUXout[8].OUTPUTSELECT
Branch_taken => MUXout[7].OUTPUTSELECT
Branch_taken => MUXout[6].OUTPUTSELECT
Branch_taken => MUXout[5].OUTPUTSELECT
Branch_taken => MUXout[4].OUTPUTSELECT
Branch_taken => MUXout[3].OUTPUTSELECT
Branch_taken => MUXout[2].OUTPUTSELECT
Branch_taken => MUXout[1].OUTPUTSELECT
Branch_taken => MUXout[0].OUTPUTSELECT
BranchAddr[0] => MUXout[0].DATAB
BranchAddr[1] => MUXout[1].DATAB
BranchAddr[2] => MUXout[2].DATAB
BranchAddr[3] => MUXout[3].DATAB
BranchAddr[4] => MUXout[4].DATAB
BranchAddr[5] => MUXout[5].DATAB
BranchAddr[6] => MUXout[6].DATAB
BranchAddr[7] => MUXout[7].DATAB
BranchAddr[8] => MUXout[8].DATAB
BranchAddr[9] => MUXout[9].DATAB
BranchAddr[10] => MUXout[10].DATAB
BranchAddr[11] => MUXout[11].DATAB
BranchAddr[12] => MUXout[12].DATAB
BranchAddr[13] => MUXout[13].DATAB
BranchAddr[14] => MUXout[14].DATAB
BranchAddr[15] => MUXout[15].DATAB
BranchAddr[16] => MUXout[16].DATAB
BranchAddr[17] => MUXout[17].DATAB
BranchAddr[18] => MUXout[18].DATAB
BranchAddr[19] => MUXout[19].DATAB
BranchAddr[20] => MUXout[20].DATAB
BranchAddr[21] => MUXout[21].DATAB
BranchAddr[22] => MUXout[22].DATAB
BranchAddr[23] => MUXout[23].DATAB
BranchAddr[24] => MUXout[24].DATAB
BranchAddr[25] => MUXout[25].DATAB
BranchAddr[26] => MUXout[26].DATAB
BranchAddr[27] => MUXout[27].DATAB
BranchAddr[28] => MUXout[28].DATAB
BranchAddr[29] => MUXout[29].DATAB
BranchAddr[30] => MUXout[30].DATAB
BranchAddr[31] => MUXout[31].DATAB
PC[0] <= PCreg[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PCreg[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[0] <= InstMem:IM.port2
Instruction[1] <= InstMem:IM.port2
Instruction[2] <= InstMem:IM.port2
Instruction[3] <= InstMem:IM.port2
Instruction[4] <= InstMem:IM.port2
Instruction[5] <= InstMem:IM.port2
Instruction[6] <= InstMem:IM.port2
Instruction[7] <= InstMem:IM.port2
Instruction[8] <= InstMem:IM.port2
Instruction[9] <= InstMem:IM.port2
Instruction[10] <= InstMem:IM.port2
Instruction[11] <= InstMem:IM.port2
Instruction[12] <= InstMem:IM.port2
Instruction[13] <= InstMem:IM.port2
Instruction[14] <= InstMem:IM.port2
Instruction[15] <= InstMem:IM.port2
Instruction[16] <= InstMem:IM.port2
Instruction[17] <= InstMem:IM.port2
Instruction[18] <= InstMem:IM.port2
Instruction[19] <= InstMem:IM.port2
Instruction[20] <= InstMem:IM.port2
Instruction[21] <= InstMem:IM.port2
Instruction[22] <= InstMem:IM.port2
Instruction[23] <= InstMem:IM.port2
Instruction[24] <= InstMem:IM.port2
Instruction[25] <= InstMem:IM.port2
Instruction[26] <= InstMem:IM.port2
Instruction[27] <= InstMem:IM.port2
Instruction[28] <= InstMem:IM.port2
Instruction[29] <= InstMem:IM.port2
Instruction[30] <= InstMem:IM.port2
Instruction[31] <= InstMem:IM.port2


|ARM|IF_stage:ifs|InstMem:IM
clk => ~NO_FANOUT~
address[0] => Equal0.IN63
address[0] => Equal1.IN63
address[0] => Equal2.IN63
address[0] => Equal3.IN63
address[0] => Equal4.IN63
address[0] => Equal5.IN63
address[0] => Equal6.IN63
address[0] => Equal7.IN63
address[0] => Equal8.IN63
address[0] => Equal9.IN63
address[0] => Equal10.IN63
address[0] => Equal11.IN63
address[0] => Equal12.IN63
address[1] => Equal0.IN62
address[1] => Equal1.IN62
address[1] => Equal2.IN62
address[1] => Equal3.IN62
address[1] => Equal4.IN62
address[1] => Equal5.IN62
address[1] => Equal6.IN62
address[1] => Equal7.IN62
address[1] => Equal8.IN62
address[1] => Equal9.IN62
address[1] => Equal10.IN62
address[1] => Equal11.IN62
address[1] => Equal12.IN62
address[2] => Equal0.IN61
address[2] => Equal1.IN61
address[2] => Equal2.IN61
address[2] => Equal3.IN61
address[2] => Equal4.IN61
address[2] => Equal5.IN61
address[2] => Equal6.IN61
address[2] => Equal7.IN61
address[2] => Equal8.IN61
address[2] => Equal9.IN61
address[2] => Equal10.IN61
address[2] => Equal11.IN61
address[2] => Equal12.IN61
address[3] => Equal0.IN60
address[3] => Equal1.IN60
address[3] => Equal2.IN60
address[3] => Equal3.IN60
address[3] => Equal4.IN60
address[3] => Equal5.IN60
address[3] => Equal6.IN60
address[3] => Equal7.IN60
address[3] => Equal8.IN60
address[3] => Equal9.IN60
address[3] => Equal10.IN60
address[3] => Equal11.IN60
address[3] => Equal12.IN60
address[4] => Equal0.IN59
address[4] => Equal1.IN59
address[4] => Equal2.IN59
address[4] => Equal3.IN59
address[4] => Equal4.IN59
address[4] => Equal5.IN59
address[4] => Equal6.IN59
address[4] => Equal7.IN59
address[4] => Equal8.IN59
address[4] => Equal9.IN59
address[4] => Equal10.IN59
address[4] => Equal11.IN59
address[4] => Equal12.IN59
address[5] => Equal0.IN58
address[5] => Equal1.IN58
address[5] => Equal2.IN58
address[5] => Equal3.IN58
address[5] => Equal4.IN58
address[5] => Equal5.IN58
address[5] => Equal6.IN58
address[5] => Equal7.IN58
address[5] => Equal8.IN58
address[5] => Equal9.IN58
address[5] => Equal10.IN58
address[5] => Equal11.IN58
address[5] => Equal12.IN58
address[6] => Equal0.IN57
address[6] => Equal1.IN57
address[6] => Equal2.IN57
address[6] => Equal3.IN57
address[6] => Equal4.IN57
address[6] => Equal5.IN57
address[6] => Equal6.IN57
address[6] => Equal7.IN57
address[6] => Equal8.IN57
address[6] => Equal9.IN57
address[6] => Equal10.IN57
address[6] => Equal11.IN57
address[6] => Equal12.IN57
address[7] => Equal0.IN56
address[7] => Equal1.IN56
address[7] => Equal2.IN56
address[7] => Equal3.IN56
address[7] => Equal4.IN56
address[7] => Equal5.IN56
address[7] => Equal6.IN56
address[7] => Equal7.IN56
address[7] => Equal8.IN56
address[7] => Equal9.IN56
address[7] => Equal10.IN56
address[7] => Equal11.IN56
address[7] => Equal12.IN56
address[8] => Equal0.IN55
address[8] => Equal1.IN55
address[8] => Equal2.IN55
address[8] => Equal3.IN55
address[8] => Equal4.IN55
address[8] => Equal5.IN55
address[8] => Equal6.IN55
address[8] => Equal7.IN55
address[8] => Equal8.IN55
address[8] => Equal9.IN55
address[8] => Equal10.IN55
address[8] => Equal11.IN55
address[8] => Equal12.IN55
address[9] => Equal0.IN54
address[9] => Equal1.IN54
address[9] => Equal2.IN54
address[9] => Equal3.IN54
address[9] => Equal4.IN54
address[9] => Equal5.IN54
address[9] => Equal6.IN54
address[9] => Equal7.IN54
address[9] => Equal8.IN54
address[9] => Equal9.IN54
address[9] => Equal10.IN54
address[9] => Equal11.IN54
address[9] => Equal12.IN54
address[10] => Equal0.IN53
address[10] => Equal1.IN53
address[10] => Equal2.IN53
address[10] => Equal3.IN53
address[10] => Equal4.IN53
address[10] => Equal5.IN53
address[10] => Equal6.IN53
address[10] => Equal7.IN53
address[10] => Equal8.IN53
address[10] => Equal9.IN53
address[10] => Equal10.IN53
address[10] => Equal11.IN53
address[10] => Equal12.IN53
address[11] => Equal0.IN52
address[11] => Equal1.IN52
address[11] => Equal2.IN52
address[11] => Equal3.IN52
address[11] => Equal4.IN52
address[11] => Equal5.IN52
address[11] => Equal6.IN52
address[11] => Equal7.IN52
address[11] => Equal8.IN52
address[11] => Equal9.IN52
address[11] => Equal10.IN52
address[11] => Equal11.IN52
address[11] => Equal12.IN52
address[12] => Equal0.IN51
address[12] => Equal1.IN51
address[12] => Equal2.IN51
address[12] => Equal3.IN51
address[12] => Equal4.IN51
address[12] => Equal5.IN51
address[12] => Equal6.IN51
address[12] => Equal7.IN51
address[12] => Equal8.IN51
address[12] => Equal9.IN51
address[12] => Equal10.IN51
address[12] => Equal11.IN51
address[12] => Equal12.IN51
address[13] => Equal0.IN50
address[13] => Equal1.IN50
address[13] => Equal2.IN50
address[13] => Equal3.IN50
address[13] => Equal4.IN50
address[13] => Equal5.IN50
address[13] => Equal6.IN50
address[13] => Equal7.IN50
address[13] => Equal8.IN50
address[13] => Equal9.IN50
address[13] => Equal10.IN50
address[13] => Equal11.IN50
address[13] => Equal12.IN50
address[14] => Equal0.IN49
address[14] => Equal1.IN49
address[14] => Equal2.IN49
address[14] => Equal3.IN49
address[14] => Equal4.IN49
address[14] => Equal5.IN49
address[14] => Equal6.IN49
address[14] => Equal7.IN49
address[14] => Equal8.IN49
address[14] => Equal9.IN49
address[14] => Equal10.IN49
address[14] => Equal11.IN49
address[14] => Equal12.IN49
address[15] => Equal0.IN48
address[15] => Equal1.IN48
address[15] => Equal2.IN48
address[15] => Equal3.IN48
address[15] => Equal4.IN48
address[15] => Equal5.IN48
address[15] => Equal6.IN48
address[15] => Equal7.IN48
address[15] => Equal8.IN48
address[15] => Equal9.IN48
address[15] => Equal10.IN48
address[15] => Equal11.IN48
address[15] => Equal12.IN48
address[16] => Equal0.IN47
address[16] => Equal1.IN47
address[16] => Equal2.IN47
address[16] => Equal3.IN47
address[16] => Equal4.IN47
address[16] => Equal5.IN47
address[16] => Equal6.IN47
address[16] => Equal7.IN47
address[16] => Equal8.IN47
address[16] => Equal9.IN47
address[16] => Equal10.IN47
address[16] => Equal11.IN47
address[16] => Equal12.IN47
address[17] => Equal0.IN46
address[17] => Equal1.IN46
address[17] => Equal2.IN46
address[17] => Equal3.IN46
address[17] => Equal4.IN46
address[17] => Equal5.IN46
address[17] => Equal6.IN46
address[17] => Equal7.IN46
address[17] => Equal8.IN46
address[17] => Equal9.IN46
address[17] => Equal10.IN46
address[17] => Equal11.IN46
address[17] => Equal12.IN46
address[18] => Equal0.IN45
address[18] => Equal1.IN45
address[18] => Equal2.IN45
address[18] => Equal3.IN45
address[18] => Equal4.IN45
address[18] => Equal5.IN45
address[18] => Equal6.IN45
address[18] => Equal7.IN45
address[18] => Equal8.IN45
address[18] => Equal9.IN45
address[18] => Equal10.IN45
address[18] => Equal11.IN45
address[18] => Equal12.IN45
address[19] => Equal0.IN44
address[19] => Equal1.IN44
address[19] => Equal2.IN44
address[19] => Equal3.IN44
address[19] => Equal4.IN44
address[19] => Equal5.IN44
address[19] => Equal6.IN44
address[19] => Equal7.IN44
address[19] => Equal8.IN44
address[19] => Equal9.IN44
address[19] => Equal10.IN44
address[19] => Equal11.IN44
address[19] => Equal12.IN44
address[20] => Equal0.IN43
address[20] => Equal1.IN43
address[20] => Equal2.IN43
address[20] => Equal3.IN43
address[20] => Equal4.IN43
address[20] => Equal5.IN43
address[20] => Equal6.IN43
address[20] => Equal7.IN43
address[20] => Equal8.IN43
address[20] => Equal9.IN43
address[20] => Equal10.IN43
address[20] => Equal11.IN43
address[20] => Equal12.IN43
address[21] => Equal0.IN42
address[21] => Equal1.IN42
address[21] => Equal2.IN42
address[21] => Equal3.IN42
address[21] => Equal4.IN42
address[21] => Equal5.IN42
address[21] => Equal6.IN42
address[21] => Equal7.IN42
address[21] => Equal8.IN42
address[21] => Equal9.IN42
address[21] => Equal10.IN42
address[21] => Equal11.IN42
address[21] => Equal12.IN42
address[22] => Equal0.IN41
address[22] => Equal1.IN41
address[22] => Equal2.IN41
address[22] => Equal3.IN41
address[22] => Equal4.IN41
address[22] => Equal5.IN41
address[22] => Equal6.IN41
address[22] => Equal7.IN41
address[22] => Equal8.IN41
address[22] => Equal9.IN41
address[22] => Equal10.IN41
address[22] => Equal11.IN41
address[22] => Equal12.IN41
address[23] => Equal0.IN40
address[23] => Equal1.IN40
address[23] => Equal2.IN40
address[23] => Equal3.IN40
address[23] => Equal4.IN40
address[23] => Equal5.IN40
address[23] => Equal6.IN40
address[23] => Equal7.IN40
address[23] => Equal8.IN40
address[23] => Equal9.IN40
address[23] => Equal10.IN40
address[23] => Equal11.IN40
address[23] => Equal12.IN40
address[24] => Equal0.IN39
address[24] => Equal1.IN39
address[24] => Equal2.IN39
address[24] => Equal3.IN39
address[24] => Equal4.IN39
address[24] => Equal5.IN39
address[24] => Equal6.IN39
address[24] => Equal7.IN39
address[24] => Equal8.IN39
address[24] => Equal9.IN39
address[24] => Equal10.IN39
address[24] => Equal11.IN39
address[24] => Equal12.IN39
address[25] => Equal0.IN38
address[25] => Equal1.IN38
address[25] => Equal2.IN38
address[25] => Equal3.IN38
address[25] => Equal4.IN38
address[25] => Equal5.IN38
address[25] => Equal6.IN38
address[25] => Equal7.IN38
address[25] => Equal8.IN38
address[25] => Equal9.IN38
address[25] => Equal10.IN38
address[25] => Equal11.IN38
address[25] => Equal12.IN38
address[26] => Equal0.IN37
address[26] => Equal1.IN37
address[26] => Equal2.IN37
address[26] => Equal3.IN37
address[26] => Equal4.IN37
address[26] => Equal5.IN37
address[26] => Equal6.IN37
address[26] => Equal7.IN37
address[26] => Equal8.IN37
address[26] => Equal9.IN37
address[26] => Equal10.IN37
address[26] => Equal11.IN37
address[26] => Equal12.IN37
address[27] => Equal0.IN36
address[27] => Equal1.IN36
address[27] => Equal2.IN36
address[27] => Equal3.IN36
address[27] => Equal4.IN36
address[27] => Equal5.IN36
address[27] => Equal6.IN36
address[27] => Equal7.IN36
address[27] => Equal8.IN36
address[27] => Equal9.IN36
address[27] => Equal10.IN36
address[27] => Equal11.IN36
address[27] => Equal12.IN36
address[28] => Equal0.IN35
address[28] => Equal1.IN35
address[28] => Equal2.IN35
address[28] => Equal3.IN35
address[28] => Equal4.IN35
address[28] => Equal5.IN35
address[28] => Equal6.IN35
address[28] => Equal7.IN35
address[28] => Equal8.IN35
address[28] => Equal9.IN35
address[28] => Equal10.IN35
address[28] => Equal11.IN35
address[28] => Equal12.IN35
address[29] => Equal0.IN34
address[29] => Equal1.IN34
address[29] => Equal2.IN34
address[29] => Equal3.IN34
address[29] => Equal4.IN34
address[29] => Equal5.IN34
address[29] => Equal6.IN34
address[29] => Equal7.IN34
address[29] => Equal8.IN34
address[29] => Equal9.IN34
address[29] => Equal10.IN34
address[29] => Equal11.IN34
address[29] => Equal12.IN34
address[30] => Equal0.IN33
address[30] => Equal1.IN33
address[30] => Equal2.IN33
address[30] => Equal3.IN33
address[30] => Equal4.IN33
address[30] => Equal5.IN33
address[30] => Equal6.IN33
address[30] => Equal7.IN33
address[30] => Equal8.IN33
address[30] => Equal9.IN33
address[30] => Equal10.IN33
address[30] => Equal11.IN33
address[30] => Equal12.IN33
address[31] => Equal0.IN32
address[31] => Equal1.IN32
address[31] => Equal2.IN32
address[31] => Equal3.IN32
address[31] => Equal4.IN32
address[31] => Equal5.IN32
address[31] => Equal6.IN32
address[31] => Equal7.IN32
address[31] => Equal8.IN32
address[31] => Equal9.IN32
address[31] => Equal10.IN32
address[31] => Equal11.IN32
address[31] => Equal12.IN32
instruction[0] <= <GND>
instruction[1] <= <GND>
instruction[2] <= <GND>
instruction[3] <= <GND>
instruction[4] <= <GND>
instruction[5] <= <GND>
instruction[6] <= <GND>
instruction[7] <= <GND>
instruction[8] <= <GND>
instruction[9] <= <GND>
instruction[10] <= <GND>
instruction[11] <= <GND>
instruction[12] <= <GND>
instruction[13] <= <GND>
instruction[14] <= <GND>
instruction[15] <= <GND>
instruction[16] <= <GND>
instruction[17] <= <GND>
instruction[18] <= <GND>
instruction[19] <= <GND>
instruction[20] <= <GND>
instruction[21] <= <GND>
instruction[22] <= <GND>
instruction[23] <= <GND>
instruction[24] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


