Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Thu Jan  9 20:32:14 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.513        0.000                      0                   64        0.201        0.000                      0                   64       41.166        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk12  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12              79.513        0.000                      0                   64        0.201        0.000                      0                   64       41.166        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :            0  Failing Endpoints,  Worst Slack       79.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.513ns  (required time - arrival time)
  Source:                 __main___tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_latch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.936ns (26.340%)  route 2.618ns (73.660%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 88.194 - 83.333 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.159    sys_clk
    SLICE_X3Y81          FDRE                                         r  __main___tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  __main___tx_counter_reg[0]/Q
                         net (fo=7, routed)           1.049     6.664    __main___tx_counter_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.153     6.817 f  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=19, routed)          0.897     7.713    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.327     8.040 r  __main___tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.672     8.712    __main___tx_latch_t_next_value_ce0
    SLICE_X3Y78          FDRE                                         r  __main___tx_latch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.497    88.194    sys_clk
    SLICE_X3Y78          FDRE                                         r  __main___tx_latch_reg[0]/C
                         clock pessimism              0.271    88.466    
                         clock uncertainty           -0.035    88.430    
    SLICE_X3Y78          FDRE (Setup_fdre_C_CE)      -0.205    88.225    __main___tx_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         88.225    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 79.513    

Slack (MET) :             79.513ns  (required time - arrival time)
  Source:                 __main___tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_latch_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.936ns (26.340%)  route 2.618ns (73.660%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 88.194 - 83.333 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.159    sys_clk
    SLICE_X3Y81          FDRE                                         r  __main___tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  __main___tx_counter_reg[0]/Q
                         net (fo=7, routed)           1.049     6.664    __main___tx_counter_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.153     6.817 f  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=19, routed)          0.897     7.713    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.327     8.040 r  __main___tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.672     8.712    __main___tx_latch_t_next_value_ce0
    SLICE_X3Y78          FDRE                                         r  __main___tx_latch_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.497    88.194    sys_clk
    SLICE_X3Y78          FDRE                                         r  __main___tx_latch_reg[1]/C
                         clock pessimism              0.271    88.466    
                         clock uncertainty           -0.035    88.430    
    SLICE_X3Y78          FDRE (Setup_fdre_C_CE)      -0.205    88.225    __main___tx_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         88.225    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 79.513    

Slack (MET) :             79.513ns  (required time - arrival time)
  Source:                 __main___tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_latch_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.936ns (26.340%)  route 2.618ns (73.660%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 88.194 - 83.333 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.159    sys_clk
    SLICE_X3Y81          FDRE                                         r  __main___tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  __main___tx_counter_reg[0]/Q
                         net (fo=7, routed)           1.049     6.664    __main___tx_counter_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.153     6.817 f  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=19, routed)          0.897     7.713    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.327     8.040 r  __main___tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.672     8.712    __main___tx_latch_t_next_value_ce0
    SLICE_X3Y78          FDRE                                         r  __main___tx_latch_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.497    88.194    sys_clk
    SLICE_X3Y78          FDRE                                         r  __main___tx_latch_reg[2]/C
                         clock pessimism              0.271    88.466    
                         clock uncertainty           -0.035    88.430    
    SLICE_X3Y78          FDRE (Setup_fdre_C_CE)      -0.205    88.225    __main___tx_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         88.225    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 79.513    

Slack (MET) :             79.618ns  (required time - arrival time)
  Source:                 __main___tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_serial1_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.961ns (29.649%)  route 2.280ns (70.351%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.195 - 83.333 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.159    sys_clk
    SLICE_X3Y81          FDRE                                         r  __main___tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  __main___tx_counter_reg[0]/Q
                         net (fo=7, routed)           1.049     6.664    __main___tx_counter_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.153     6.817 f  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=19, routed)          0.897     7.713    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I1_O)        0.352     8.065 r  __main___tx_serial1_i_1/O
                         net (fo=1, routed)           0.334     8.400    __main___tx_serial1_f_next_value_ce
    SLICE_X3Y79          FDSE                                         r  __main___tx_serial1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.498    88.195    sys_clk
    SLICE_X3Y79          FDSE                                         r  __main___tx_serial1_reg/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X3Y79          FDSE (Setup_fdse_C_CE)      -0.413    88.018    __main___tx_serial1_reg
  -------------------------------------------------------------------
                         required time                         88.018    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 79.618    

Slack (MET) :             79.738ns  (required time - arrival time)
  Source:                 __main___tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.964ns (29.535%)  route 2.300ns (70.465%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.193 - 83.333 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.159    sys_clk
    SLICE_X3Y81          FDRE                                         r  __main___tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  __main___tx_counter_reg[0]/Q
                         net (fo=7, routed)           1.049     6.664    __main___tx_counter_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.153     6.817 r  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=19, routed)          0.905     7.721    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I2_O)        0.355     8.076 r  __main___tx_counter[7]_i_1/O
                         net (fo=1, routed)           0.346     8.422    __main___tx_counter[7]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  __main___tx_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.496    88.193    sys_clk
    SLICE_X4Y79          FDRE                                         r  __main___tx_counter_reg[7]/C
                         clock pessimism              0.257    88.451    
                         clock uncertainty           -0.035    88.415    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)       -0.255    88.160    __main___tx_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         88.160    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 79.738    

Slack (MET) :             79.795ns  (required time - arrival time)
  Source:                 __main___tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_latch_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.936ns (28.599%)  route 2.337ns (71.401%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.195 - 83.333 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.159    sys_clk
    SLICE_X3Y81          FDRE                                         r  __main___tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  __main___tx_counter_reg[0]/Q
                         net (fo=7, routed)           1.049     6.664    __main___tx_counter_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.153     6.817 f  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=19, routed)          0.897     7.713    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.327     8.040 r  __main___tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.391     8.431    __main___tx_latch_t_next_value_ce0
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.498    88.195    sys_clk
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[3]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X3Y80          FDRE (Setup_fdre_C_CE)      -0.205    88.226    __main___tx_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         88.226    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                 79.795    

Slack (MET) :             79.795ns  (required time - arrival time)
  Source:                 __main___tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.936ns (28.599%)  route 2.337ns (71.401%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.195 - 83.333 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.159    sys_clk
    SLICE_X3Y81          FDRE                                         r  __main___tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  __main___tx_counter_reg[0]/Q
                         net (fo=7, routed)           1.049     6.664    __main___tx_counter_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.153     6.817 f  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=19, routed)          0.897     7.713    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.327     8.040 r  __main___tx_latch[4]_i_1/O
                         net (fo=5, routed)           0.391     8.431    __main___tx_latch_t_next_value_ce0
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.498    88.195    sys_clk
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[4]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X3Y80          FDRE (Setup_fdre_C_CE)      -0.205    88.226    __main___tx_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         88.226    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                 79.795    

Slack (MET) :             80.075ns  (required time - arrival time)
  Source:                 __main___tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.936ns (29.861%)  route 2.199ns (70.139%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 88.193 - 83.333 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.159    sys_clk
    SLICE_X3Y81          FDRE                                         r  __main___tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  __main___tx_counter_reg[0]/Q
                         net (fo=7, routed)           1.049     6.664    __main___tx_counter_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.153     6.817 r  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=19, routed)          0.765     7.581    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.327     7.908 r  __main___tx_counter[5]_i_1/O
                         net (fo=1, routed)           0.385     8.293    __main___tx_counter[5]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  __main___tx_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.496    88.193    sys_clk
    SLICE_X4Y80          FDRE                                         r  __main___tx_counter_reg[5]/C
                         clock pessimism              0.257    88.451    
                         clock uncertainty           -0.035    88.415    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)       -0.047    88.368    __main___tx_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         88.368    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                 80.075    

Slack (MET) :             80.199ns  (required time - arrival time)
  Source:                 __main___tx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.069ns (34.035%)  route 2.072ns (65.965%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.195 - 83.333 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.611     5.155    sys_clk
    SLICE_X5Y80          FDRE                                         r  __main___tx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  __main___tx_ready_reg/Q
                         net (fo=15, routed)          1.427     7.001    __main___tx_ready
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.324     7.325 r  __main___tx_counter[1]_i_2/O
                         net (fo=1, routed)           0.645     7.969    __main___tx_counter[1]_i_2_n_0
    SLICE_X2Y79          LUT6 (Prop_lut6_I0_O)        0.326     8.295 r  __main___tx_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.295    __main___tx_counter[1]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  __main___tx_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.498    88.195    sys_clk
    SLICE_X2Y79          FDRE                                         r  __main___tx_counter_reg[1]/C
                         clock pessimism              0.257    88.453    
                         clock uncertainty           -0.035    88.417    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.077    88.494    __main___tx_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         88.494    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                 80.199    

Slack (MET) :             80.286ns  (required time - arrival time)
  Source:                 __main___tx_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_latch_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.936ns (31.017%)  route 2.082ns (68.983%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 88.195 - 83.333 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.159    sys_clk
    SLICE_X3Y81          FDRE                                         r  __main___tx_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  __main___tx_counter_reg[0]/Q
                         net (fo=7, routed)           1.049     6.664    __main___tx_counter_reg_n_0_[0]
    SLICE_X3Y79          LUT5 (Prop_lut5_I2_O)        0.153     6.817 f  FSM_sequential_platform_tx_state[1]_i_2/O
                         net (fo=19, routed)          1.033     7.849    FSM_sequential_platform_tx_state[1]_i_2_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I4_O)        0.327     8.176 r  __main___tx_latch[3]_i_1/O
                         net (fo=1, routed)           0.000     8.176    __main___tx_latch_t_next_value0[3]
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.498    88.195    sys_clk
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[3]/C
                         clock pessimism              0.271    88.467    
                         clock uncertainty           -0.035    88.431    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.031    88.462    __main___tx_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         88.462    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                 80.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 __main___tx_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.582     1.486    sys_clk
    SLICE_X5Y79          FDRE                                         r  __main___tx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  __main___tx_counter_reg[10]/Q
                         net (fo=4, routed)           0.119     1.746    __main___tx_counter_reg_n_0_[10]
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  __main___tx_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.791    __main___tx_counter[8]_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  __main___tx_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     2.000    sys_clk
    SLICE_X4Y79          FDRE                                         r  __main___tx_counter_reg[8]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.091     1.590    __main___tx_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 __main___tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.487    sys_clk
    SLICE_X4Y80          FDRE                                         r  __main___tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 f  __main___tx_done_reg/Q
                         net (fo=7, routed)           0.129     1.757    __main___tx_done
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.045     1.802 r  __main___tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    __main___tx_data[1]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  __main___tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     2.001    sys_clk
    SLICE_X5Y80          FDRE                                         r  __main___tx_data_reg[1]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.092     1.592    __main___tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 __main___tx_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.487    sys_clk
    SLICE_X4Y80          FDRE                                         r  __main___tx_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  __main___tx_done_reg/Q
                         net (fo=7, routed)           0.129     1.757    __main___tx_done
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.045     1.802 r  __main___tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    __main___tx_data[3]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  __main___tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     2.001    sys_clk
    SLICE_X5Y80          FDRE                                         r  __main___tx_data_reg[3]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.092     1.592    __main___tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 __main___tx_bitn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_bitn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.489    sys_clk
    SLICE_X2Y80          FDRE                                         r  __main___tx_bitn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.148     1.637 r  __main___tx_bitn_reg[0]/Q
                         net (fo=4, routed)           0.086     1.722    __main___tx_bitn[0]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.098     1.820 r  __main___tx_bitn[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    __main___tx_bitn[1]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  __main___tx_bitn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     2.003    sys_clk
    SLICE_X2Y80          FDRE                                         r  __main___tx_bitn_reg[1]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121     1.610    __main___tx_bitn_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 __main___tx_latch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_latch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.487    sys_clk
    SLICE_X3Y78          FDRE                                         r  __main___tx_latch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  __main___tx_latch_reg[1]/Q
                         net (fo=1, routed)           0.136     1.764    __main___tx_latch_reg_n_0_[1]
    SLICE_X3Y78          LUT5 (Prop_lut5_I1_O)        0.045     1.809 r  __main___tx_latch[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    __main___tx_latch_t_next_value0[0]
    SLICE_X3Y78          FDRE                                         r  __main___tx_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     2.001    sys_clk
    SLICE_X3Y78          FDRE                                         r  __main___tx_latch_reg[0]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.092     1.579    __main___tx_latch_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 __main___tx_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.206%)  route 0.150ns (41.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.488    sys_clk
    SLICE_X2Y79          FDRE                                         r  __main___tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.652 r  __main___tx_counter_reg[2]/Q
                         net (fo=5, routed)           0.150     1.802    __main___tx_counter_reg_n_0_[2]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  __main___tx_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    __main___tx_counter[1]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  __main___tx_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.852     2.002    sys_clk
    SLICE_X2Y79          FDRE                                         r  __main___tx_counter_reg[1]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120     1.608    __main___tx_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FSM_sequential_platform_tx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_latch_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.271%)  route 0.152ns (41.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.489    sys_clk
    SLICE_X2Y80          FDRE                                         r  FSM_sequential_platform_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.653 f  FSM_sequential_platform_tx_state_reg[1]/Q
                         net (fo=23, routed)          0.152     1.805    platform_tx_state[1]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.048     1.853 r  __main___tx_latch[4]_i_2/O
                         net (fo=2, routed)           0.000     1.853    __main___tx_latch_t_next_value0[4]
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     2.003    sys_clk
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[4]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.101     1.603    __main___tx_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 __main___tx_latch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_latch_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.585     1.489    sys_clk
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  __main___tx_latch_reg[4]/Q
                         net (fo=1, routed)           0.158     1.788    __main___tx_latch_reg_n_0_[4]
    SLICE_X3Y80          LUT5 (Prop_lut5_I1_O)        0.045     1.833 r  __main___tx_latch[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    __main___tx_latch_t_next_value0[3]
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.853     2.003    sys_clk
    SLICE_X3Y80          FDRE                                         r  __main___tx_latch_reg[3]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.092     1.581    __main___tx_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 FSM_sequential_platform_fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.487    sys_clk
    SLICE_X5Y80          FDRE                                         r  FSM_sequential_platform_fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  FSM_sequential_platform_fsm_state_reg[0]/Q
                         net (fo=6, routed)           0.178     1.806    platform_fsm_state[0]
    SLICE_X5Y80          LUT5 (Prop_lut5_I1_O)        0.042     1.848 r  __main___tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    __main___tx_data[0]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  __main___tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     2.001    sys_clk
    SLICE_X5Y80          FDRE                                         r  __main___tx_data_reg[0]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.107     1.594    __main___tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 __main___tx_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            __main___tx_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.582     1.486    sys_clk
    SLICE_X5Y79          FDRE                                         r  __main___tx_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  __main___tx_counter_reg[10]/Q
                         net (fo=4, routed)           0.178     1.805    __main___tx_counter_reg_n_0_[10]
    SLICE_X5Y79          LUT5 (Prop_lut5_I4_O)        0.042     1.847 r  __main___tx_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.847    __main___tx_counter[9]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  __main___tx_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk12_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk12_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     2.000    sys_clk
    SLICE_X5Y79          FDRE                                         r  __main___tx_counter_reg[9]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.107     1.593    __main___tx_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  clk12_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X5Y80    FSM_sequential_platform_fsm_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X5Y80    FSM_sequential_platform_fsm_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y80    FSM_sequential_platform_tx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y80    FSM_sequential_platform_tx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y80    __main___tx_bitn_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y80    __main___tx_bitn_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X2Y80    __main___tx_bitn_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X3Y81    __main___tx_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X5Y79    __main___tx_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X3Y78    __main___tx_latch_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X3Y78    __main___tx_latch_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X3Y78    __main___tx_latch_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X5Y81    platform_int_rst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X5Y80    FSM_sequential_platform_fsm_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X5Y80    FSM_sequential_platform_fsm_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X4Y80    FSM_sequential_platform_tx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X2Y80    FSM_sequential_platform_tx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X2Y80    FSM_sequential_platform_tx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.167     SLICE_X2Y80    __main___tx_bitn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X5Y80    FSM_sequential_platform_fsm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X5Y80    FSM_sequential_platform_fsm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y80    FSM_sequential_platform_tx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X5Y79    __main___tx_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y79    __main___tx_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y79    __main___tx_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y79    __main___tx_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X2Y79    __main___tx_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y80    __main___tx_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X4Y80    __main___tx_counter_reg[6]/C



