
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Wed Nov  8 16:15:37 2023
Host:		cad4 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (6cores*6cpus*Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz 9216KB)
OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)

License:
		[16:15:37.108985] Configured Lic search path (21.01-s002): 5280@192.168.6.130

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog top_netlist.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=11/08 16:19:40, mem=1025.3M)
#% End Load MMMC data ... (date=11/08 16:19:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.1M, current mem=1026.1M)
Rc

Loading LEF file ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
Set DBUPerIGU to M2 pitch 580.

Loading LEF file ../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
**WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
**WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading FAST timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
Read 479 cells in library 'fast' 
Reading SLOW timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
Read 479 cells in library 'slow' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=31.0M, fe_cpu=0.91min, fe_real=4.07min, fe_mem=1062.0M) ***
#% Begin Load netlist data ... (date=11/08 16:19:42, mem=1047.6M)
*** Begin netlist parsing (mem=1062.0M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 479 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'top_netlist.v'

*** Memory Usage v#1 (Current mem = 1062.023M, initial mem = 483.863M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1062.0M) ***
#% End Load netlist data ... (date=11/08 16:19:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.6M, current mem=1061.6M)
Top level cell is top.
Hooked 958 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 967 modules.
** info: there are 175 stdCell insts.

*** Memory Usage v#1 (Current mem = 1117.438M, initial mem = 483.863M) ***
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl ...
Cap table was created using Encounter 05.20-s112_1.
Process name: gpdk090_9l.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC
    RC-Corner Name        : Rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
 
 Analysis View: WC
    RC-Corner Name        : Rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'top_block.sdc' ...
Current (total cpu=0:00:55.0, real=0:04:05, peak res=1359.4M, current mem=1359.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File top_block.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File top_block.sdc, Line 10).

top
INFO (CTE): Reading of timing constraints file top_block.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1381.3M, current mem=1381.3M)
Current (total cpu=0:00:55.0, real=0:04:05, peak res=1381.3M, current mem=1381.3M)
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
*** Message Summary: 1524 warning(s), 103 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 1 0.6 6 6 6 6
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 0.96835443038 0.599404 6.09 6.09 6.09 6.09
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
**ERROR: (IMPSYT-16175):	<To Global Net> field must be specified.
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Wed Nov  8 16:22:49 2023
viaInitial ends at Wed Nov  8 16:22:49 2023
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal9} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 4 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        2       |       NA       |
|  Via8  |        4       |        0       |
| Metal9 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal9} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1488.6M)
Ring generation is complete.
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 0.6 -spacing 0.4 -number_of_sets 2 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1491.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        2       |       NA       |
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 0.6 -spacing 0.4 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1491.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 10 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        4       |       NA       |
|  Via8  |       10       |        0       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 0.6 -spacing 0.4 -number_of_sets 2 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1491.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1491.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (6.390000, 3.690000) (6.390000, 52.860001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (50.610001, 11.440000) (50.610001, 46.110001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (7.390000, 2.690000) (7.390000, 53.860001) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (51.610001, 2.690000) (51.610001, 53.860001) because same wire already exists.
Stripe generation is complete.
<CMD> zoomBox 22.24450 27.05750 71.49350 54.65850
<CMD> zoomBox 40.14400 39.09950 61.99750 51.34700
<CMD> zoomBox 27.96400 29.52950 69.82950 52.99250
<CMD> zoomBox 23.49250 25.76350 72.74600 53.36700
<CMD> zoomBox 35.23350 37.68450 60.94450 52.09400
<CMD> zoomBox 41.79200 43.90750 55.21350 51.42950
<CMD> zoomBox 44.95250 46.46000 53.19500 51.07950
<CMD> zoomBox 41.41000 44.25400 54.83250 51.77650
<CMD> zoomBox 39.79000 43.25300 55.58150 52.10300
<CMD> zoomBox 26.25100 34.90150 61.84100 54.84750
<CMD> zoomBox 3.96500 21.25600 72.14350 59.46600
<CMD> zoomBox -38.72900 -4.45450 91.88000 68.74400
<CMD> zoomBox -67.30600 -7.66700 113.46750 93.64550
<CMD> zoomBox -53.04900 -7.25450 100.60850 78.86100
<CMD> zoomBox -40.93050 -6.90400 89.67850 66.29450
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Wed Nov  8 16:24:58 2023 ***
SPECIAL ROUTE ran on directory: /home/licet/macpro
SPECIAL ROUTE ran on machine: cad4 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.80Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2998.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 48 used
Read in 47 components
  47 core components: 47 unplaced, 0 placed, 0 fixed
Read in 18 logical pins
Read in 18 nets
Read in 2 special nets, 2 routed
Read in 94 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 2
  Number of Core ports routed: 36
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 18
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3028.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 56 wires.
ViaGen created 280 vias, deleted 1 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       54       |       NA       |
|  Via1  |       36       |        0       |
|  Via2  |       36       |        0       |
|  Via3  |       36       |        0       |
|  Via4  |       36       |        0       |
|  Via5  |       36       |        0       |
| Metal6 |        2       |       NA       |
|  Via6  |       40       |        0       |
|  Via7  |       40       |        0       |
|  Via8  |       20       |        1       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Wed Nov  8 16:24:58 2023 ***
SPECIAL ROUTE ran on directory: /home/licet/macpro
SPECIAL ROUTE ran on machine: cad4 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.80Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3028.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 48 used
Read in 47 components
  47 core components: 47 unplaced, 0 placed, 0 fixed
Read in 18 logical pins
Read in 18 nets
Read in 2 special nets, 2 routed
Read in 94 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3030.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> addWellTap -cell FILL1 -cellInterval 35 -prefix WELLTAP
Estimated cell power/ground rail width = 0.408 um
**WARN: (IMPSP-5134):	Setting cellInterval to 34.800 (microns) as a multiple of cell FILL1's techSite 'gsclib090site' width of 0.290 microns
Type 'man IMPSP-5134' for more detail.
For 34 new insts, Inserted 34 well-taps <FILL1> cells (prefix WELLTAP).
<CMD> addWellTap -cell FILL1 -cellInterval 35 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 34.800 (microns) as a multiple of cell FILL1's techSite 'gsclib090site' width of 0.290 microns
Type 'man IMPSP-5134' for more detail.
For 34 new insts, Inserted 34 well-taps <FILL1> cells (prefix WELLTAP).
<CMD> addWellTap -cell FILL2 -cellInterval 35 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 34.800 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
Type 'man IMPSP-5134' for more detail.
For 34 new insts, Inserted 34 well-taps <FILL2> cells (prefix WELLTAP).
<CMD> addWellTap -cell FILL2 -cellInterval 35 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 34.800 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
Type 'man IMPSP-5134' for more detail.
For 34 new insts, Inserted 34 well-taps <FILL2> cells (prefix WELLTAP).
**ERROR: (IMPSYT-16282):	Enter a pre cap cell name.
**ERROR: (IMPSYT-16282):	Enter a pre cap cell name.
<CMD> addEndCap -preCap FILL1 -postCap FILL2 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
Minimum row-size in sites for endcap insertion = 4.
Minimum number of sites for row blockage       = 1.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 6.090).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 8.700).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 11.310).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 13.920).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 16.530).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 19.140).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 21.750).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 24.360).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 26.970).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 29.580).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 32.190).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 34.800).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 37.410).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 40.020).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 42.630).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 45.240).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 47.850).
Type 'man IMPSP-5119' for more detail.
Inserted 0 pre-endcap <FILL1> cells (prefix ENDCAP).
Inserted 17 post-endcap <FILL2> cells (prefix ENDCAP).
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
For 17 new insts, <CMD> addEndCap -preCap FILL1 -postCap FILL2 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
Minimum row-size in sites for endcap insertion = 4.
Minimum number of sites for row blockage       = 1.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 6.090).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 6.090).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 8.700).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 8.700).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 11.310).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 11.310).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 13.920).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 13.920).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 16.530).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 16.530).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 19.140).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 19.140).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 21.750).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 21.750).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 24.360).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 24.360).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 26.970).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 26.970).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (6.090, 29.580).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (51.330, 29.580).
Type 'man IMPSP-5119' for more detail.
**WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Inserted 0 pre-endcap <FILL1> cells (prefix ENDCAP).
Inserted 0 post-endcap <FILL2> cells (prefix ENDCAP).
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
For 0 new insts, *** Applied 0 GNC rules.
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:54.8/0:12:05.3 (0.2), mem = 1527.1M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 27 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1644.61 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1659.13)
Total number of fetched objects 164
End delay calculation. (MEM=1805.23 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1805.23 CPU=0:00:00.1 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 153 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1787.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=1795.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.9 mem=1795.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 76 (46.9%) nets
3		: 36 (22.2%) nets
4     -	14	: 48 (29.6%) nets
15    -	39	: 2 (1.2%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
stdCell: 303 single + 0 double + 0 multi
Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
Average module density = 0.609.
Density for the design = 0.609.
       = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
Pin Density = 0.1895.
            = total # of pins 509 / total area 2686.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
              Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1819.1M
Iteration  2: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
              Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1819.1M
Iteration  3: Total net bbox = 1.784e+00 (1.05e+00 7.39e-01)
              Est.  stn bbox = 1.951e+00 (1.15e+00 8.05e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1820.5M
Active setup views:
    BC
Iteration  4: Total net bbox = 1.013e+03 (5.46e+02 4.67e+02)
              Est.  stn bbox = 1.136e+03 (6.13e+02 5.23e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1820.5M
Iteration  5: Total net bbox = 1.206e+03 (6.67e+02 5.39e+02)
              Est.  stn bbox = 1.340e+03 (7.42e+02 5.98e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1820.5M
Iteration  6: Total net bbox = 1.486e+03 (7.82e+02 7.04e+02)
              Est.  stn bbox = 1.623e+03 (8.58e+02 7.65e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1821.5M
Iteration  7: Total net bbox = 1.257e+03 (6.22e+02 6.35e+02)
              Est.  stn bbox = 1.370e+03 (6.85e+02 6.85e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1821.5M
Iteration  8: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
              Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1821.5M
Iteration  9: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
              Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.5M
*** cost = 2.577e+03 (1.35e+03 1.23e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:59 mem=1821.5M) ***
Total net bbox length = 2.577e+03 (1.348e+03 1.229e+03) (ext = 1.150e+03)
Move report: Detail placement moves 150 insts, mean move: 1.07 um, max move: 13.30 um 
	Max move on inst (p01_ain_reg[0]): (30.42, 21.76) --> (19.72, 24.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1846.5MB
Summary Report:
Instances move: 150 (out of 150 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 13.30 um (Instance: p01_ain_reg[0]) (30.42, 21.7635) -> (19.72, 24.36)
	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX4
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.485e+03 (1.235e+03 1.250e+03) (ext = 1.094e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1846.5MB
*** Finished refinePlace (0:01:59 mem=1846.5M) ***
*** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1846.5M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
Density distribution unevenness ratio = 2.199%
*** Free Virtual Timing Model ...(mem=1846.5M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1847.51)
Total number of fetched objects 164
End delay calculation. (MEM=1871.2 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1871.2 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 586 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 586
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 151 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 151
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 151 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1869.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   480 
[NR-eGR]  Metal2  (2V)           839   604 
[NR-eGR]  Metal3  (3H)           771     2 
[NR-eGR]  Metal4  (4V)             2     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1612  1086 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2485um
[NR-eGR] Total length: 1612um, number of vias: 1086
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 103um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1803.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 1803.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:04.1/0:00:05.2 (0.8), totSession cpu/real = 0:01:58.8/0:12:10.5 (0.2), mem = 1803.7M
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #2 [begin] : totSession cpu/real = 0:01:59.5/0:12:15.7 (0.2), mem = 1811.7M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1833.27)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 164
End delay calculation. (MEM=1872.97 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1872.97 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 153 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1863.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.7 mem=1863.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.9 mem=1863.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 76 (46.9%) nets
3		: 36 (22.2%) nets
4     -	14	: 48 (29.6%) nets
15    -	39	: 2 (1.2%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
stdCell: 303 single + 0 double + 0 multi
Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
Average module density = 0.609.
Density for the design = 0.609.
       = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
Pin Density = 0.1895.
            = total # of pins 509 / total area 2686.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
              Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1831.0M
Iteration  2: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
              Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1832.0M
Iteration  3: Total net bbox = 1.784e+00 (1.05e+00 7.39e-01)
              Est.  stn bbox = 1.951e+00 (1.15e+00 8.05e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1833.4M
Active setup views:
    BC
Iteration  4: Total net bbox = 1.013e+03 (5.46e+02 4.67e+02)
              Est.  stn bbox = 1.136e+03 (6.13e+02 5.23e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1833.4M
Iteration  5: Total net bbox = 1.206e+03 (6.67e+02 5.39e+02)
              Est.  stn bbox = 1.340e+03 (7.42e+02 5.98e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1833.4M
Iteration  6: Total net bbox = 1.486e+03 (7.82e+02 7.04e+02)
              Est.  stn bbox = 1.623e+03 (8.58e+02 7.65e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1833.4M
Iteration  7: Total net bbox = 1.257e+03 (6.22e+02 6.35e+02)
              Est.  stn bbox = 1.370e+03 (6.85e+02 6.85e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1833.4M
Iteration  8: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
              Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1835.4M
Iteration  9: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
              Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1835.4M
*** cost = 2.577e+03 (1.35e+03 1.23e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:02 mem=1835.4M) ***
Total net bbox length = 2.577e+03 (1.348e+03 1.229e+03) (ext = 1.150e+03)
Move report: Detail placement moves 150 insts, mean move: 1.07 um, max move: 13.30 um 
	Max move on inst (p01_ain_reg[0]): (30.42, 21.76) --> (19.72, 24.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1859.4MB
Summary Report:
Instances move: 150 (out of 150 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 13.30 um (Instance: p01_ain_reg[0]) (30.42, 21.7635) -> (19.72, 24.36)
	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX4
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.485e+03 (1.235e+03 1.250e+03) (ext = 1.094e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1859.4MB
*** Finished refinePlace (0:02:02 mem=1859.4M) ***
*** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1859.4M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
Density distribution unevenness ratio = 2.199%
*** Free Virtual Timing Model ...(mem=1859.4M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1859.44)
Total number of fetched objects 164
End delay calculation. (MEM=1883.13 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1883.13 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 586 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 586
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 151 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 151
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 151 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1881.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   480 
[NR-eGR]  Metal2  (2V)           839   604 
[NR-eGR]  Metal3  (3H)           771     2 
[NR-eGR]  Metal4  (4V)             2     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1612  1086 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2485um
[NR-eGR] Total length: 1612um, number of vias: 1086
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 103um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1820.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1820.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

*** placeDesign #2 [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:02:02.7/0:12:18.9 (0.2), mem = 1820.6M
<CMD> zoomBox -9.05600 5.28650 59.12350 43.49700
<CMD> zoomBox -3.83450 7.28350 54.11800 39.76250
<CMD> zoomBox 13.36950 11.30800 39.08400 25.71950
<CMD> zoomBox -15.74650 4.53600 64.46750 49.49100
<CMD> zoomBox -32.20650 0.70750 78.81700 62.92950
<CMD> setPlaceMode -fp true
<CMD> place_design
*** placeDesign #3 [begin] : totSession cpu/real = 0:02:05.2/0:12:38.9 (0.2), mem = 1826.6M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 153 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1833.4M)" ...
No user-set net weight.
Net fanout histogram:
2		: 76 (46.9%) nets
3		: 36 (22.2%) nets
4     -	14	: 48 (29.6%) nets
15    -	39	: 2 (1.2%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
Scan chains were not defined.
#std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
stdCell: 303 single + 0 double + 0 multi
Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
Average module density = 0.609.
Density for the design = 0.609.
       = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
Pin Density = 0.1895.
            = total # of pins 509 / total area 2686.
=== lastAutoLevel = 5 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 1.699e-12 (1.70e-12 0.00e+00)
              Est.  stn bbox = 1.746e-12 (1.75e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.4M
Iteration  2: Total net bbox = 1.699e-12 (1.70e-12 0.00e+00)
              Est.  stn bbox = 1.746e-12 (1.75e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.4M
Iteration  3: Total net bbox = 2.159e+01 (1.22e+01 9.42e+00)
              Est.  stn bbox = 2.382e+01 (1.34e+01 1.04e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.4M
Iteration  4: Total net bbox = 7.773e+02 (4.11e+02 3.66e+02)
              Est.  stn bbox = 8.707e+02 (4.60e+02 4.11e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.4M
Iteration  5: Total net bbox = 1.092e+03 (5.76e+02 5.16e+02)
              Est.  stn bbox = 1.214e+03 (6.34e+02 5.80e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1821.4M
Iteration  6: Total net bbox = 2.327e+03 (1.27e+03 1.06e+03)
              Est.  stn bbox = 2.503e+03 (1.36e+03 1.15e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1821.4M
*** cost = 2.327e+03 (1.27e+03 1.06e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1821.4M) ***
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 1821.4M **
Tdgp not successfully inited but do clear! skip clearing
INFO: Finished place_design in floorplan mode - no legalization done.


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 1 warning(s), 2 error(s)

*** placeDesign #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:05.3/0:12:39.1 (0.2), mem = 1821.4M
<CMD> setPlaceMode -fp false
<CMD> place_design -noPrePlaceOpt -incremental
*** placeDesign #4 [begin] : totSession cpu/real = 0:02:05.8/0:12:42.7 (0.2), mem = 1827.4M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1845.73)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 164
End delay calculation. (MEM=1885.42 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1885.42 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1885.42)
Total number of fetched objects 164
End delay calculation. (MEM=1885.42 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1885.42 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1885.42)
Total number of fetched objects 164
End delay calculation. (MEM=1885.42 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1885.42 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 153 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#6 (mem=1875.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.7 mem=1875.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.9 mem=1875.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 76 (46.9%) nets
3		: 36 (22.2%) nets
4     -	14	: 48 (29.6%) nets
15    -	39	: 2 (1.2%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
stdCell: 303 single + 0 double + 0 multi
Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
Average module density = 0.609.
Density for the design = 0.609.
       = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
Pin Density = 0.1895.
            = total # of pins 509 / total area 2686.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Active setup views:
    BC
Iteration  6: Total net bbox = 1.446e+03 (7.64e+02 6.82e+02)
              Est.  stn bbox = 1.573e+03 (8.28e+02 7.45e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1852.5M
Iteration  7: Total net bbox = 1.166e+03 (5.86e+02 5.80e+02)
              Est.  stn bbox = 1.267e+03 (6.29e+02 6.38e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1853.5M
Iteration  8: Total net bbox = 2.506e+03 (1.36e+03 1.15e+03)
              Est.  stn bbox = 2.677e+03 (1.44e+03 1.23e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1854.5M
Iteration  9: Total net bbox = 2.506e+03 (1.36e+03 1.15e+03)
              Est.  stn bbox = 2.677e+03 (1.44e+03 1.23e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1854.5M
*** cost = 2.506e+03 (1.36e+03 1.15e+03) (cpu for global=0:00:00.5) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
Core Placement runtime cpu: 0:00:00.4 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:09 mem=1858.5M) ***
Total net bbox length = 2.506e+03 (1.359e+03 1.147e+03) (ext = 1.159e+03)
Move report: Detail placement moves 150 insts, mean move: 1.55 um, max move: 14.92 um 
	Max move on inst (p03_ain_reg[4]): (40.74, 42.62) --> (28.42, 40.02)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1883.5MB
Summary Report:
Instances move: 150 (out of 150 movable)
Instances flipped: 0
Mean displacement: 1.55 um
Max displacement: 14.92 um (Instance: p03_ain_reg[4]) (40.7405, 42.624) -> (28.42, 40.02)
	Length: 38 sites, height: 1 rows, site name: gsclib090site, cell type: SDFFRX2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.454e+03 (1.283e+03 1.171e+03) (ext = 1.038e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1883.5MB
*** Finished refinePlace (0:02:09 mem=1883.5M) ***
*** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1880.5M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
Density distribution unevenness ratio = 4.874%
*** Free Virtual Timing Model ...(mem=1880.5M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1880.54)
Total number of fetched objects 164
End delay calculation. (MEM=1904.23 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1904.23 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 586 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 586
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 151 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 151
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 151 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.503360e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1902.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   480 
[NR-eGR]  Metal2  (2V)           762   625 
[NR-eGR]  Metal3  (3H)           819     4 
[NR-eGR]  Metal4  (4V)            15     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1595  1109 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2454um
[NR-eGR] Total length: 1595um, number of vias: 1109
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 73um, number of vias: 47
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1845.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1845.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 5 warning(s), 2 error(s)

*** placeDesign #4 [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:02:09.1/0:12:46.1 (0.2), mem = 1845.7M
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #5 [begin] : totSession cpu/real = 0:02:09.5/0:12:49.5 (0.2), mem = 1851.7M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1865.26)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 164
End delay calculation. (MEM=1904.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1904.95 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 153 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1895.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.7 mem=1895.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.9 mem=1895.4M) ***
No user-set net weight.
Net fanout histogram:
2		: 76 (46.9%) nets
3		: 36 (22.2%) nets
4     -	14	: 48 (29.6%) nets
15    -	39	: 2 (1.2%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
stdCell: 303 single + 0 double + 0 multi
Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
Average module density = 0.609.
Density for the design = 0.609.
       = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
Pin Density = 0.1895.
            = total # of pins 509 / total area 2686.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
              Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1863.0M
Iteration  2: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
              Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1863.0M
Iteration  3: Total net bbox = 1.784e+00 (1.05e+00 7.39e-01)
              Est.  stn bbox = 1.951e+00 (1.15e+00 8.05e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1864.4M
Active setup views:
    BC
Iteration  4: Total net bbox = 1.013e+03 (5.46e+02 4.67e+02)
              Est.  stn bbox = 1.136e+03 (6.13e+02 5.23e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1864.4M
Iteration  5: Total net bbox = 1.206e+03 (6.67e+02 5.39e+02)
              Est.  stn bbox = 1.340e+03 (7.42e+02 5.98e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1864.4M
Iteration  6: Total net bbox = 1.486e+03 (7.82e+02 7.04e+02)
              Est.  stn bbox = 1.623e+03 (8.58e+02 7.65e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1864.4M
Iteration  7: Total net bbox = 1.257e+03 (6.22e+02 6.35e+02)
              Est.  stn bbox = 1.370e+03 (6.85e+02 6.85e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1865.4M
Iteration  8: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
              Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1866.4M
Iteration  9: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
              Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1866.4M
*** cost = 2.577e+03 (1.35e+03 1.23e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:12 mem=1866.4M) ***
Total net bbox length = 2.577e+03 (1.348e+03 1.229e+03) (ext = 1.150e+03)
Move report: Detail placement moves 150 insts, mean move: 1.07 um, max move: 13.30 um 
	Max move on inst (p01_ain_reg[0]): (30.42, 21.76) --> (19.72, 24.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1890.4MB
Summary Report:
Instances move: 150 (out of 150 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 13.30 um (Instance: p01_ain_reg[0]) (30.42, 21.7635) -> (19.72, 24.36)
	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX4
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.485e+03 (1.235e+03 1.250e+03) (ext = 1.094e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1890.4MB
*** Finished refinePlace (0:02:12 mem=1890.4M) ***
*** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1890.4M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
Density distribution unevenness ratio = 2.199%
*** Free Virtual Timing Model ...(mem=1890.4M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1890.39)
Total number of fetched objects 164
End delay calculation. (MEM=1914.09 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1914.09 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 586 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 586
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 151 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 151
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 151 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1912.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   480 
[NR-eGR]  Metal2  (2V)           839   604 
[NR-eGR]  Metal3  (3H)           771     2 
[NR-eGR]  Metal4  (4V)             2     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1612  1086 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2485um
[NR-eGR] Total length: 1612um, number of vias: 1086
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 103um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1860.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1860.6M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

*** placeDesign #5 [finish] : cpu/real = 0:00:03.2/0:00:03.1 (1.0), totSession cpu/real = 0:02:12.7/0:12:52.6 (0.2), mem = 1860.6M
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #6 [begin] : totSession cpu/real = 0:02:13.0/0:12:54.8 (0.2), mem = 1866.6M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1880.1)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 164
End delay calculation. (MEM=1919.8 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1919.8 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 153 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1910.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.7 mem=1910.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.9 mem=1910.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 76 (46.9%) nets
3		: 36 (22.2%) nets
4     -	14	: 48 (29.6%) nets
15    -	39	: 2 (1.2%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
stdCell: 303 single + 0 double + 0 multi
Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
Average module density = 0.609.
Density for the design = 0.609.
       = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
Pin Density = 0.1895.
            = total # of pins 509 / total area 2686.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
              Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1875.8M
Iteration  2: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
              Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1875.8M
Iteration  3: Total net bbox = 1.784e+00 (1.05e+00 7.39e-01)
              Est.  stn bbox = 1.951e+00 (1.15e+00 8.05e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1875.8M
Active setup views:
    BC
Iteration  4: Total net bbox = 1.013e+03 (5.46e+02 4.67e+02)
              Est.  stn bbox = 1.136e+03 (6.13e+02 5.23e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1875.8M
Iteration  5: Total net bbox = 1.206e+03 (6.67e+02 5.39e+02)
              Est.  stn bbox = 1.340e+03 (7.42e+02 5.98e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1875.8M
Iteration  6: Total net bbox = 1.486e+03 (7.82e+02 7.04e+02)
              Est.  stn bbox = 1.623e+03 (8.58e+02 7.65e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1875.8M
Iteration  7: Total net bbox = 1.257e+03 (6.22e+02 6.35e+02)
              Est.  stn bbox = 1.370e+03 (6.85e+02 6.85e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1875.8M
Iteration  8: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
              Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1876.8M
Iteration  9: Total net bbox = 2.577e+03 (1.35e+03 1.23e+03)
              Est.  stn bbox = 2.750e+03 (1.44e+03 1.31e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1876.8M
*** cost = 2.577e+03 (1.35e+03 1.23e+03) (cpu for global=0:00:00.6) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:16 mem=1876.8M) ***
Total net bbox length = 2.577e+03 (1.348e+03 1.229e+03) (ext = 1.150e+03)
Move report: Detail placement moves 150 insts, mean move: 1.07 um, max move: 13.30 um 
	Max move on inst (p01_ain_reg[0]): (30.42, 21.76) --> (19.72, 24.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1900.8MB
Summary Report:
Instances move: 150 (out of 150 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 13.30 um (Instance: p01_ain_reg[0]) (30.42, 21.7635) -> (19.72, 24.36)
	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: DFFRHQX4
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.485e+03 (1.235e+03 1.250e+03) (ext = 1.094e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1900.8MB
*** Finished refinePlace (0:02:16 mem=1900.8M) ***
*** End of Placement (cpu=0:00:02.6, real=0:00:03.0, mem=1900.8M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
Density distribution unevenness ratio = 2.199%
*** Free Virtual Timing Model ...(mem=1900.8M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1900.82)
Total number of fetched objects 164
End delay calculation. (MEM=1922.52 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1922.52 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 586 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 586
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 151 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 151
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 151 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.534680e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1921.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   480 
[NR-eGR]  Metal2  (2V)           839   604 
[NR-eGR]  Metal3  (3H)           771     2 
[NR-eGR]  Metal4  (4V)             2     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1612  1086 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2485um
[NR-eGR] Total length: 1612um, number of vias: 1086
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 103um, number of vias: 42
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1871.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1871.0M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

*** placeDesign #6 [finish] : cpu/real = 0:00:03.2/0:00:03.1 (1.0), totSession cpu/real = 0:02:16.1/0:12:57.9 (0.2), mem = 1871.0M
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #7 [begin] : totSession cpu/real = 0:02:17.8/0:13:11.1 (0.2), mem = 1877.0M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1890.53)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 164
End delay calculation. (MEM=1930.23 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1930.23 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 153 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1920.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=1920.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.9 mem=1920.7M) ***
No user-set net weight.
Net fanout histogram:
2		: 76 (46.9%) nets
3		: 36 (22.2%) nets
4     -	14	: 48 (29.6%) nets
15    -	39	: 2 (1.2%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
stdCell: 303 single + 0 double + 0 multi
Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
Average module density = 0.609.
Density for the design = 0.609.
       = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
Pin Density = 0.1895.
            = total # of pins 509 / total area 2686.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
              Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.2M
Iteration  2: Total net bbox = 1.706e-12 (1.71e-12 0.00e+00)
              Est.  stn bbox = 1.758e-12 (1.76e-12 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1888.2M
Iteration  3: Total net bbox = 1.784e+00 (1.05e+00 7.39e-01)
              Est.  stn bbox = 1.951e+00 (1.15e+00 8.05e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1889.7M
Active setup views:
    BC
Iteration  4: Total net bbox = 1.013e+03 (5.46e+02 4.67e+02)
              Est.  stn bbox = 1.136e+03 (6.13e+02 5.23e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1889.7M
Iteration  5: Total net bbox = 1.206e+03 (6.67e+02 5.39e+02)
              Est.  stn bbox = 1.340e+03 (7.42e+02 5.98e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1889.7M
Iteration  6: Total net bbox = 1.486e+03 (7.82e+02 7.04e+02)
              Est.  stn bbox = 1.623e+03 (8.58e+02 7.65e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1890.7M
Iteration  7: Total net bbox = 1.257e+03 (6.22e+02 6.35e+02)
              Est.  stn bbox = 1.370e+03 (6.85e+02 6.85e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1890.7M
Iteration  8: Total net bbox = 1.698e+03 (9.32e+02 7.67e+02)
              Est.  stn bbox = 1.844e+03 (1.01e+03 8.33e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1891.7M
Iteration  9: Total net bbox = 1.698e+03 (9.32e+02 7.67e+02)
              Est.  stn bbox = 1.844e+03 (1.01e+03 8.33e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1891.7M
*** cost = 1.698e+03 (9.32e+02 7.67e+02) (cpu for global=0:00:00.6) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
Core Placement runtime cpu: 0:00:00.5 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:21 mem=1891.7M) ***
Total net bbox length = 1.782e+03 (9.530e+02 8.293e+02) (ext = 3.639e+02)
Move report: Detail placement moves 150 insts, mean move: 0.86 um, max move: 7.76 um 
	Max move on inst (g10487): (13.13, 24.35) --> (18.27, 26.97)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1915.7MB
Summary Report:
Instances move: 150 (out of 150 movable)
Instances flipped: 0
Mean displacement: 0.86 um
Max displacement: 7.76 um (Instance: g10487) (13.135, 24.349) -> (18.27, 26.97)
	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: CLKINVX1
Total net bbox length = 1.698e+03 (8.470e+02 8.506e+02) (ext = 3.046e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1915.7MB
*** Finished refinePlace (0:02:21 mem=1915.7M) ***
*** End of Placement (cpu=0:00:02.6, real=0:00:02.0, mem=1915.7M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
Density distribution unevenness ratio = 2.199%
*** Free Virtual Timing Model ...(mem=1915.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1915.66)
Total number of fetched objects 164
End delay calculation. (MEM=1947.36 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1947.36 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 586 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 586
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 162 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 162
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 162 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.816560e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1945.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   491 
[NR-eGR]  Metal2  (2V)           941   620 
[NR-eGR]  Metal3  (3H)           921    10 
[NR-eGR]  Metal4  (4V)            47     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1909  1121 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1679um
[NR-eGR] Total length: 1909um, number of vias: 1121
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 121um, number of vias: 47
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1890.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1890.8M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 4 warning(s), 2 error(s)

*** placeDesign #7 [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:02:21.0/0:13:14.3 (0.2), mem = 1890.8M
<CMD> zoomBox -62.23300 -7.11450 91.43300 79.00600
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #8 [begin] : totSession cpu/real = 0:02:21.3/0:13:16.3 (0.2), mem = 1897.8M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1911.37)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 164
End delay calculation. (MEM=1943.06 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1943.06 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 153 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1933.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.7 mem=1933.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.9 mem=1933.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 76 (46.9%) nets
3		: 36 (22.2%) nets
4     -	14	: 48 (29.6%) nets
15    -	39	: 2 (1.2%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=303 (153 fixed + 150 movable) #buf cell=0 #inv cell=32 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=162 #term=509 #term/net=3.14, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
stdCell: 303 single + 0 double + 0 multi
Total standard cell length = 0.5011 (mm), area = 0.0013 (mm^2)
Average module density = 0.609.
Density for the design = 0.609.
       = stdcell_area 1490 sites (1128 um^2) / alloc_area 2448 sites (1853 um^2).
Pin Density = 0.1895.
            = total # of pins 509 / total area 2686.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.425e+02 (5.20e+02 4.22e+02)
              Est.  stn bbox = 1.007e+03 (5.64e+02 4.43e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1900.1M
Iteration  2: Total net bbox = 9.425e+02 (5.20e+02 4.22e+02)
              Est.  stn bbox = 1.007e+03 (5.64e+02 4.43e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1900.1M
Iteration  3: Total net bbox = 8.324e+02 (4.61e+02 3.71e+02)
              Est.  stn bbox = 9.219e+02 (5.19e+02 4.03e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1901.5M
Active setup views:
    BC
Iteration  4: Total net bbox = 1.367e+03 (7.05e+02 6.62e+02)
              Est.  stn bbox = 1.525e+03 (7.95e+02 7.30e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1901.5M
Iteration  5: Total net bbox = 1.510e+03 (7.36e+02 7.74e+02)
              Est.  stn bbox = 1.691e+03 (8.30e+02 8.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1901.5M
Iteration  6: Total net bbox = 1.725e+03 (8.53e+02 8.73e+02)
              Est.  stn bbox = 1.910e+03 (9.47e+02 9.62e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1902.5M
Iteration  7: Total net bbox = 1.536e+03 (7.41e+02 7.96e+02)
              Est.  stn bbox = 1.702e+03 (8.24e+02 8.78e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1902.5M
Iteration  8: Total net bbox = 1.586e+03 (8.08e+02 7.78e+02)
              Est.  stn bbox = 1.758e+03 (8.94e+02 8.64e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1903.5M
Iteration  9: Total net bbox = 1.586e+03 (8.08e+02 7.78e+02)
              Est.  stn bbox = 1.758e+03 (8.94e+02 8.64e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1903.5M
*** cost = 1.586e+03 (8.08e+02 7.78e+02) (cpu for global=0:00:00.4) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/2
Solver runtime cpu: 0:00:00.3 real: 0:00:00.3
Core Placement runtime cpu: 0:00:00.4 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:24 mem=1903.5M) ***
Total net bbox length = 1.640e+03 (8.567e+02 7.837e+02) (ext = 2.701e+02)
Move report: Detail placement moves 150 insts, mean move: 0.79 um, max move: 6.22 um 
	Max move on inst (g10464__3680): (36.09, 34.80) --> (32.48, 37.41)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1927.5MB
Summary Report:
Instances move: 150 (out of 150 movable)
Instances flipped: 0
Mean displacement: 0.79 um
Max displacement: 6.22 um (Instance: g10464__3680) (36.087, 34.795) -> (32.48, 37.41)
	Length: 9 sites, height: 1 rows, site name: gsclib090site, cell type: MXI2X1
Total net bbox length = 1.599e+03 (7.744e+02 8.243e+02) (ext = 2.165e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1927.5MB
*** Finished refinePlace (0:02:24 mem=1927.5M) ***
*** End of Placement (cpu=0:00:02.5, real=0:00:02.0, mem=1927.5M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
Density distribution unevenness ratio = 0.824%
*** Free Virtual Timing Model ...(mem=1927.5M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.6628 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1927.5)
Total number of fetched objects 164
End delay calculation. (MEM=1959.2 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1959.2 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 586 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 586
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 162 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 162
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 162 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.696500e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1957.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   491 
[NR-eGR]  Metal2  (2V)           949   610 
[NR-eGR]  Metal3  (3H)           824    13 
[NR-eGR]  Metal4  (4V)            28     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1801  1114 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1565um
[NR-eGR] Total length: 1801um, number of vias: 1114
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 138um, number of vias: 43
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1905.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 12.50% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 2, mem = 1905.7M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 4 warning(s), 2 error(s)

*** placeDesign #8 [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:02:24.3/0:13:19.3 (0.2), mem = 1905.7M
<CMD> zoomBox -44.38550 -5.92600 86.23050 67.27650
<CMD> zoomBox -29.21550 -4.91600 81.80900 57.30650
<CMD> zoomBox -44.38600 -5.92650 86.23100 67.27650
<CMD> zoomBox -163.29500 -41.13150 183.03400 152.96500
<CMD> zoomBox -44.12350 11.91850 86.49450 85.12200
<CMD> zoomBox -4.01550 27.88750 53.94100 60.36850
<CMD> zoomBox 11.04100 32.66400 41.29600 49.62000
<CMD> zoomBox 8.91950 31.53100 44.51400 51.47950
<CMD> zoomBox 3.48800 28.63000 52.75400 56.24050
<CMD> zoomBox 12.10850 33.71450 47.70400 53.66350
<CMD> zoomBox 24.67800 41.01200 40.47250 49.86400
<CMD> zoomBox 27.45950 42.59000 38.87200 48.98600
<CMD> zoomBox 19.12550 39.66150 44.84750 54.07700
<CMD> zoomBox 5.40750 35.01400 54.68300 62.63000
<CMD> zoomBox -5.61600 31.30200 62.58600 69.52500
<CMD> zoomBox -12.61550 28.95150 67.62200 73.92000
<CMD> zoomBox -20.85100 26.18600 73.54700 79.09050
<CMD> zoomBox -70.93800 9.72600 109.89900 111.07400
<CMD> zoomBox -165.72600 -19.86150 180.70200 174.29050
<CMD> zoomBox -69.28400 -8.66400 111.55450 92.68500
<CMD> zoomBox -17.40650 -1.50400 76.99350 51.40150
<CMD> zoomBox 8.37750 3.45400 57.65500 31.07100
<CMD> zoomBox 21.51100 6.12150 47.23450 20.53800
<CMD> zoomBox 29.32450 7.74200 40.73950 14.13950
<CMD> zoomBox 32.30400 8.36000 38.26350 11.70000
<CMD> zoomBox 25.39500 7.08900 43.98650 17.50850
<CMD> zoomBox 8.60250 3.99950 57.89750 31.62650
<CMD> zoomBox -16.08550 -0.54100 78.34950 52.38400
<CMD> zoomBox -35.92350 -4.19000 94.78300 69.06300
<CMD> zoomBox -19.95000 -0.12400 74.48600 52.80150
<CMD> zoomBox -27.30350 -1.88500 83.79750 60.38050
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 16 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/cons was created. It contains 16 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window -unit_delay
<CMD> ctd_win -side none -id ctd_window -unit_delay
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1817.56 (MB), peak = 1845.20 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFDefaultRouteSpec_gpdk090
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          9
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1911.4M, init mem=1911.4M)
*info: Placed = 303            (Fixed = 153)
*info: Unplaced = 0           
Placement Density:60.87%(1128/1853)
Placement Density (including fixed std cells):64.33%(1308/2033)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1911.4M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1911.4M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Nov  8 16:35:47 2023
#
#Generating timing data, please wait...
#164 total nets, 162 already routed, 162 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 2.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1861.84 (MB), peak = 1869.16 (MB)
#Library Standard Delay: 12.10ps
#Slack threshold: 24.20ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.90 (MB), peak = 1869.16 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1868.62 (MB), peak = 1869.16 (MB)
#Default setup view is reset to BC.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.62 (MB), peak = 1869.16 (MB)
#Current view: BC 
#Current enabled view: BC 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1867.86 (MB), peak = 1875.90 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=173)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Start routing data preparation on Wed Nov  8 16:35:49 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 171 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1874.84 (MB), peak = 1908.41 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1878.99 (MB), peak = 1908.41 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.99 (MB), peak = 1908.41 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 162.
#Total number of nets in the design = 173.
#162 routable nets do not have any wires.
#162 nets will be global routed.
#
#Finished routing data preparation on Wed Nov  8 16:35:51 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1878.99 (MB)
#Peak memory = 1908.41 (MB)
#
#
#Start global routing on Wed Nov  8 16:35:51 2023
#
#
#Start global routing initialization on Wed Nov  8 16:35:51 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Nov  8 16:35:51 2023
#
#Start routing resource analysis on Wed Nov  8 16:35:51 2023
#
#Routing resource analysis is done on Wed Nov  8 16:35:51 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          81         114         169    39.05%
#  Metal2         V         187          13         169     0.00%
#  Metal3         H         183          12         169     0.00%
#  Metal4         V         188          12         169     0.00%
#  Metal5         H         183          12         169     0.00%
#  Metal6         V         186          14         169     0.00%
#  Metal7         H         182          13         169     0.00%
#  Metal8         V          52          14         169     0.00%
#  Metal9         H          48          16         169     6.51%
#  --------------------------------------------------------------
#  Total                   1292      15.79%        1521     5.06%
#
#
#
#
#Global routing data preparation is done on Wed Nov  8 16:35:51 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.99 (MB), peak = 1908.41 (MB)
#
#
#Global routing initialization is done on Wed Nov  8 16:35:51 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.99 (MB), peak = 1908.41 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.05 (MB), peak = 1908.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.05 (MB), peak = 1908.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 162.
#Total number of nets in the design = 173.
#
#162 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             162  
#-----------------------------
#        Total             162  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             162  
#-----------------------------
#        Total             162  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              4.00 |              4.00 |    52.20    10.44    58.01    52.20 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal9)     4.00 | (Metal9)     4.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 1573 um.
#Total half perimeter of net bounding box = 1797 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 861 um.
#Total wire length on LAYER Metal3 = 712 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 686
#Up-Via Summary (total 686):
#           
#-----------------------
# Metal1            464
# Metal2            222
#-----------------------
#                   686 
#
#Total number of involved regular nets 25
#Maximum src to sink distance  78.7
#Average of max src_to_sink distance  28.3
#Average of ave src_to_sink distance  20.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.21 (MB)
#Total memory = 1880.20 (MB)
#Peak memory = 1908.41 (MB)
#
#Finished global routing on Wed Nov  8 16:35:51 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.20 (MB), peak = 1908.41 (MB)
#Start Track Assignment.
#Done with 143 horizontal wires in 1 hboxes and 161 vertical wires in 1 hboxes.
#Done with 30 horizontal wires in 1 hboxes and 30 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       866.82 	  0.03%  	  0.00% 	  0.00%
# Metal3       678.41 	  0.14%  	  0.00% 	  0.00%
# Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        1545.23  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 1533 um.
#Total half perimeter of net bounding box = 1797 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 865 um.
#Total wire length on LAYER Metal3 = 668 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 686
#Up-Via Summary (total 686):
#           
#-----------------------
# Metal1            464
# Metal2            222
#-----------------------
#                   686 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.27 (MB), peak = 1908.41 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner Rc /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#SADV_On
# Corner(s) : 
#Rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[8] tech spc 800 != ict spc 880.0
#
#layer[9] tech spc 800 != ict spc 880.0
#total pattern=165 [9, 450]
#Generating the tQuantus model file automatically.
#num_tile=13860 avg_aspect_ratio=1.067518 
#Vertical num_row 42 per_row= 324 halo= 92812 
#hor_num_col = 114 final aspect_ratio= 0.746056
#Build RC corners: cpu time = 00:00:12, elapsed time = 00:00:13, memory = 1925.95 (MB), peak = 2070.27 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1930.07 (MB)
#Peak memory = 2070.27 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 27 horizontal wires in 1 hboxes and 38 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Core_i5 2.80GHz 9216KB Cache 6CPU...
#Process 0 special clock nets for rc extraction
#Total 162 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     3.55 (MB), total memory =  1933.73 (MB), peak memory =  2070.27 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1933.25 (MB), peak = 2070.27 (MB)
#RC Statistics: 486 Res, 318 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.41, Avg V/H Edge Length: 2739.96 (268), Avg L-Edge Length: 13281.38 (80)
#Register nets and terms for rcdb /tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 827 nodes, 665 edges, and 0 xcaps
#0 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2150.828M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell top has rcdb /tmp/innovus_temp_6628_cad4_licet_iBkMW3/nr6628_J5IMhp.rcdb.d specified
Cell top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2126.828M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:13
#Elapsed time = 00:00:15
#Increased memory = 55.17 (MB)
#Total memory = 1935.44 (MB)
#Peak memory = 2070.27 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 2.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1941.69 (MB), peak = 2070.27 (MB)
#Library Standard Delay: 12.10ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.46 (MB), peak = 2070.27 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1943.11 (MB), peak = 2070.27 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 1.460637 (late)
*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1943.23 (MB), peak = 2070.27 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 162
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:03:36, real=0:20:29, peak res=2070.3M, current mem=1855.5M)
top
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1867.8M, current mem=1867.8M)
Current (total cpu=0:03:36, real=0:20:29, peak res=2070.3M, current mem=1867.8M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.75 (MB), peak = 2070.27 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 162
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       868.85 	  0.03%  	  0.00% 	  0.00%
# Metal3       678.12 	  0.14%  	  0.00% 	  0.00%
# Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        1546.97  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 1533 um.
#Total half perimeter of net bounding box = 1797 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 865 um.
#Total wire length on LAYER Metal3 = 668 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 686
#Up-Via Summary (total 686):
#           
#-----------------------
# Metal1            464
# Metal2            222
#-----------------------
#                   686 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.90 (MB), peak = 2070.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:17
#Increased memory = -1.34 (MB)
#Total memory = 1867.90 (MB)
#Peak memory = 2070.27 (MB)
#Start reading timing information from file .timing_file_6628.tif.gz ...
#Read in timing information for 18 ports, 150 instances from timing file .timing_file_6628.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.96 (MB), peak = 2070.27 (MB)
#Complete Detail Routing.
#Total wire length = 1888 um.
#Total half perimeter of net bounding box = 1797 um.
#Total wire length on LAYER Metal1 = 126 um.
#Total wire length on LAYER Metal2 = 1115 um.
#Total wire length on LAYER Metal3 = 647 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 740
#Up-Via Summary (total 740):
#           
#-----------------------
# Metal1            481
# Metal2            259
#-----------------------
#                   740 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.06 (MB)
#Total memory = 1868.96 (MB)
#Peak memory = 2070.27 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.30 (MB), peak = 2070.27 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Nov  8 16:36:07 2023
#
#
#Start Post Route Wire Spread.
#Done with 11 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 1899 um.
#Total half perimeter of net bounding box = 1797 um.
#Total wire length on LAYER Metal1 = 126 um.
#Total wire length on LAYER Metal2 = 1120 um.
#Total wire length on LAYER Metal3 = 653 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 740
#Up-Via Summary (total 740):
#           
#-----------------------
# Metal1            481
# Metal2            259
#-----------------------
#                   740 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.01 (MB), peak = 2070.27 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1868.01 (MB), peak = 2070.27 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 1899 um.
#Total half perimeter of net bounding box = 1797 um.
#Total wire length on LAYER Metal1 = 126 um.
#Total wire length on LAYER Metal2 = 1120 um.
#Total wire length on LAYER Metal3 = 653 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 740
#Up-Via Summary (total 740):
#           
#-----------------------
# Metal1            481
# Metal2            259
#-----------------------
#                   740 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.11 (MB)
#Total memory = 1868.01 (MB)
#Peak memory = 2070.27 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:19
#Increased memory = 52.80 (MB)
#Total memory = 1870.75 (MB)
#Peak memory = 2070.27 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Nov  8 16:36:07 2023
#
#Default setup view is reset to BC.
#Default setup view is reset to BC.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:18, elapsed time = 00:00:19, memory = 1861.06 (MB), peak = 2070.27 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.10 (MB), peak = 2070.27 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          9
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2022.8M, init mem=2022.8M)
*info: Placed = 303            (Fixed = 153)
*info: Unplaced = 0           
Placement Density:60.87%(1128/1853)
Placement Density (including fixed std cells):64.33%(1308/2033)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2022.8M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2022.8M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Nov  8 16:36:09 2023
#
#Warning: design is detail-routed. Trial route is skipped!
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=173)
#Start reading timing information from file .timing_file_6628.tif.gz ...
#Read in timing information for 18 ports, 150 instances from timing file .timing_file_6628.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
#Total number of routable nets = 162.
#Total number of nets in the design = 173.
#162 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Wed Nov  8 16:36:09 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 171 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1862.09 (MB), peak = 2070.27 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1865.88 (MB), peak = 2070.27 (MB)
#
#Finished routing data preparation on Wed Nov  8 16:36:10 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.71 (MB)
#Total memory = 1865.88 (MB)
#Peak memory = 2070.27 (MB)
#
#
#Start global routing on Wed Nov  8 16:36:10 2023
#
#
#Start global routing initialization on Wed Nov  8 16:36:10 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.71 (MB)
#Total memory = 1865.88 (MB)
#Peak memory = 2070.27 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.88 (MB), peak = 2070.27 (MB)
#Complete Detail Routing.
#Total wire length = 1899 um.
#Total half perimeter of net bounding box = 1797 um.
#Total wire length on LAYER Metal1 = 126 um.
#Total wire length on LAYER Metal2 = 1120 um.
#Total wire length on LAYER Metal3 = 653 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 740
#Up-Via Summary (total 740):
#           
#-----------------------
# Metal1            481
# Metal2            259
#-----------------------
#                   740 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1865.89 (MB)
#Peak memory = 2070.27 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.93 (MB), peak = 2070.27 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Nov  8 16:36:11 2023
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 1900 um.
#Total half perimeter of net bounding box = 1797 um.
#Total wire length on LAYER Metal1 = 126 um.
#Total wire length on LAYER Metal2 = 1121 um.
#Total wire length on LAYER Metal3 = 653 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 740
#Up-Via Summary (total 740):
#           
#-----------------------
# Metal1            481
# Metal2            259
#-----------------------
#                   740 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.11 (MB), peak = 2070.27 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.11 (MB), peak = 2070.27 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 1900 um.
#Total half perimeter of net bounding box = 1797 um.
#Total wire length on LAYER Metal1 = 126 um.
#Total wire length on LAYER Metal2 = 1121 um.
#Total wire length on LAYER Metal3 = 653 um.
#Total wire length on LAYER Metal4 = 0 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 740
#Up-Via Summary (total 740):
#           
#-----------------------
# Metal1            481
# Metal2            259
#-----------------------
#                   740 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.78 (MB)
#Total memory = 1865.11 (MB)
#Peak memory = 2070.27 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.79 (MB)
#Total memory = 1860.81 (MB)
#Peak memory = 2070.27 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Nov  8 16:36:11 2023
#
#Default setup view is reset to BC.
#Default setup view is reset to BC.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1860.77 (MB), peak = 2070.27 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1861.4M, totSessionCpu=0:03:41 **
*** optDesign #1 [begin] : totSession cpu/real = 0:03:40.8/0:20:46.3 (0.2), mem = 2023.6M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:40.8/0:20:46.3 (0.2), mem = 2023.6M
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true
setRouteMode -earlyGlobalRouteSecondPG              false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1826.5M, totSessionCpu=0:03:41 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1978.2M)
Extraction called for design 'top' of instances=303 and nets=173 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2000.191M)
AAE DB initialization (MEM=2038.35 CPU=0:00:00.0 REAL=0:00:00.0) 

Footprint cell information for calculating maxBufDist
*info: There are 15 candidate Buffer cells
*info: There are 19 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2175.68 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2187.2)
Total number of fetched objects 164
End delay calculation. (MEM=2184.55 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2184.55 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:42 mem=2176.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.542  |  1.221  |  0.542  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   36    |   12    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.866%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1977.5M, totSessionCpu=0:03:42 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:03:42.4/0:20:47.9 (0.2), mem = 2112.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:42.4/0:20:48.0 (0.2), mem = 2113.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:42.4/0:20:48.0 (0.2), mem = 2113.8M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2113.8M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2113.8M) ***
*** Starting optimizing excluded clock nets MEM= 2113.8M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2113.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:42.5/0:20:48.0 (0.2), mem = 2113.8M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:42.7/0:20:48.2 (0.2), mem = 2114.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:42.7/0:20:48.2 (0.2), mem = 2130.0M
*info: 1 clock net excluded
*info: 7 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+-------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
+--------+--------+---------+------------+--------+----------+---------+-------------------+
|   0.000|   0.000|   60.87%|   0:00:00.0| 2188.2M|        BC|       NA| NA                |
+--------+--------+---------+------------+--------+----------+---------+-------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2188.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2188.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:43.7/0:20:49.2 (0.2), mem = 2129.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.

Active setup views:
 BC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:43.8/0:20:49.3 (0.2), mem = 2184.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.024  TNS Slack 0.000 Density 60.87
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   60.87%|        -|   0.024|   0.000|   0:00:00.0| 2188.6M|
|   60.83%|        1|   0.024|   0.000|   0:00:00.0| 2216.1M|
|   60.83%|        0|   0.024|   0.000|   0:00:00.0| 2216.1M|
|   60.83%|        0|   0.024|   0.000|   0:00:00.0| 2216.1M|
|   51.84%|       73|   0.024|   0.000|   0:00:01.0| 2228.7M|
|   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2228.7M|
|   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2228.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.024  TNS Slack 0.000 Density 51.84
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 119 skipped = 0, called in commitmove = 73, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:03:45 mem=2228.7M) ***
Total net bbox length = 1.581e+03 (7.471e+02 8.336e+02) (ext = 1.892e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2228.7MB
Summary Report:
Instances move: 0 (out of 149 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.581e+03 (7.471e+02 8.336e+02) (ext = 1.892e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2228.7MB
*** Finished refinePlace (0:03:45 mem=2228.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2228.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2228.7M) ***
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:03:45.2/0:20:50.7 (0.2), mem = 2228.7M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2148.57M, totSessionCpu=0:03:45).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:03:45 mem=2148.6M) ***
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 21.6391111677667141
Move report: Detail placement moves 27 insts, mean move: 2.81 um, max move: 6.67 um 
	Max move on inst (g10466): (15.08, 45.24) --> (16.53, 40.02)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2148.6MB
Summary Report:
Instances move: 27 (out of 149 movable)
Instances flipped: 0
Mean displacement: 2.81 um
Max displacement: 6.67 um (Instance: g10466) (15.08, 45.24) -> (16.53, 40.02)
	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: INVXL
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2148.6MB
*** Finished refinePlace (0:03:45 mem=2148.6M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2100.44 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2111.96)
Total number of fetched objects 163
End delay calculation. (MEM=2157.01 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2157.01 CPU=0:00:00.1 REAL=0:00:00.0)
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 676 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 4768
[NR-eGR] #PG Blockages       : 676
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 161 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 161
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 161 net(s) in layer range [1, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.706940e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)           306   496 
[NR-eGR]  Metal2  (2V)           925   210 
[NR-eGR]  Metal3  (3H)           545     8 
[NR-eGR]  Metal4  (4V)            15     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1790   714 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1576um
[NR-eGR] Total length: 1790um, number of vias: 714
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 138um, number of vias: 38
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2089.49 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2089.492M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:45.6/0:20:51.1 (0.2), mem = 2108.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:45.6/0:20:51.1 (0.2), mem = 2108.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2118.09)
Total number of fetched objects 163
End delay calculation. (MEM=2148.24 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2148.24 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:45.7/0:20:51.2 (0.2), mem = 2148.2M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0| 51.84%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0| 51.84%| 0:00:00.0|  2198.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2198.6M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:45.9/0:20:51.4 (0.2), mem = 2134.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:46 mem=2134.5M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.054%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2134.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2134.5MB
Summary Report:
Instances move: 0 (out of 149 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2134.5MB
*** Finished refinePlace (0:03:46 mem=2134.5M) ***
Register exp ratio and priority group on 0 nets on 163 nets : 

Active setup views:
 BC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2116.145M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2133.44)
Total number of fetched objects 163
End delay calculation. (MEM=2149.88 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2149.88 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:46 mem=2149.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2010.4M, totSessionCpu=0:03:46 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.719  |  1.096  |  0.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   36    |   12    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.838%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:08, mem = 2011.4M, totSessionCpu=0:03:46 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:05.4/0:00:07.2 (0.7), totSession cpu/real = 0:03:46.2/0:20:53.5 (0.2), mem = 2122.3M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1922.3M, totSessionCpu=0:03:46 **
*** optDesign #2 [begin] : totSession cpu/real = 0:03:46.3/0:20:54.5 (0.2), mem = 2056.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:46.3/0:20:54.5 (0.2), mem = 2056.3M
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { WC }
setOptMode -activeSetupViews                        { BC }
setOptMode -autoSetupViews                          { BC}
setOptMode -autoTDGRSetupViews                      { BC}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true
setRouteMode -earlyGlobalRouteSecondPG              false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1928.1M, totSessionCpu=0:03:47 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2074.3M)
Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.719  |  1.096  |  0.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   36    |   12    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.838%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2013.2M, totSessionCpu=0:03:48 **
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:03:48.1/0:20:56.2 (0.2), mem = 2141.5M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:48.1/0:20:56.2 (0.2), mem = 2141.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (8.2), totSession cpu/real = 0:03:48.1/0:20:56.2 (0.2), mem = 2141.5M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2141.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2141.5M) ***
*** Starting optimizing excluded clock nets MEM= 2141.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2141.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:48.1/0:20:56.3 (0.2), mem = 2141.5M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:48.3/0:20:56.4 (0.2), mem = 2141.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:48.3/0:20:56.5 (0.2), mem = 2141.6M
*info: 1 clock net excluded
*info: 7 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+-------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|     End Point     |
+--------+--------+---------+------------+--------+----------+---------+-------------------+
|   0.000|   0.000|   51.84%|   0:00:00.0| 2198.9M|        BC|       NA| NA                |
+--------+--------+---------+------------+--------+----------+---------+-------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2198.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2198.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:03:49.4/0:20:57.5 (0.2), mem = 2139.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:49.5/0:20:57.6 (0.2), mem = 2195.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 15
Reclaim Optimization WNS Slack 0.024  TNS Slack 0.000 Density 51.84
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   51.84%|        -|   0.024|   0.000|   0:00:00.0| 2199.0M|
|   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2199.0M|
|   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2199.0M|
|   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2199.0M|
|   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2199.0M|
|   51.84%|        0|   0.024|   0.000|   0:00:00.0| 2199.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.024  TNS Slack 0.000 Density 51.84
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
*** Starting refinePlace (0:03:50 mem=2199.0M) ***
Total net bbox length = 1.576e+03 (7.376e+02 8.388e+02) (ext = 1.886e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2199.0MB
Summary Report:
Instances move: 0 (out of 149 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.576e+03 (7.376e+02 8.388e+02) (ext = 1.886e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2199.0MB
*** Finished refinePlace (0:03:50 mem=2199.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2199.0M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2199.0M) ***
*** AreaOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:50.4/0:20:58.5 (0.2), mem = 2199.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2140.96M, totSessionCpu=0:03:50).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:03:50 mem=2141.0M) ***
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 21.6190350396300346
Move report: Detail placement moves 12 insts, mean move: 1.40 um, max move: 3.77 um 
	Max move on inst (g10514__1705): (22.91, 24.36) --> (21.75, 26.97)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2141.0MB
Summary Report:
Instances move: 12 (out of 149 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 3.77 um (Instance: g10514__1705) (22.91, 24.36) -> (21.75, 26.97)
	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: OAI21X1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2141.0MB
*** Finished refinePlace (0:03:50 mem=2141.0M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2140.96)
Total number of fetched objects 163
End delay calculation. (MEM=2157.39 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2157.39 CPU=0:00:00.0 REAL=0:00:00.0)
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 676 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 4768
[NR-eGR] #PG Blockages       : 676
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 161 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 161
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 161 net(s) in layer range [1, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.706940e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)           305   496 
[NR-eGR]  Metal2  (2V)           922   214 
[NR-eGR]  Metal3  (3H)           546     8 
[NR-eGR]  Metal4  (4V)            15     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1788   718 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1576um
[NR-eGR] Total length: 1788um, number of vias: 718
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 140um, number of vias: 36
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2100.88 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2100.875M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #2) : totSession cpu/real = 0:03:50.7/0:20:58.8 (0.2), mem = 2120.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:50.7/0:20:58.8 (0.2), mem = 2120.0M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2129.47)
Total number of fetched objects 163
End delay calculation. (MEM=2159.62 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2159.62 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #2) : totSession cpu/real = 0:03:50.9/0:20:59.0 (0.2), mem = 2159.6M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0| 51.84%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0| 51.84%| 0:00:00.0|  2210.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2210.0M) ***

*** DrvOpt #2 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:51.0/0:20:59.2 (0.2), mem = 2143.9M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
Register exp ratio and priority group on 0 nets on 163 nets : 

Active setup views:
 BC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2126.527M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2142.07)
Total number of fetched objects 163
End delay calculation. (MEM=2158.5 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2158.5 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:51 mem=2158.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2024.2M, totSessionCpu=0:03:51 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.719  |  1.097  |  0.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   36    |   12    |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.838%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2026.5M, totSessionCpu=0:03:51 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:05.0/0:00:06.8 (0.7), totSession cpu/real = 0:03:51.4/0:21:01.3 (0.2), mem = 2130.9M
<CMD> report_area
<CMD> report_power
env CDS_WORKAREA is set to /home/licet/macpro

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           1.1V	    VDD
Using Power View: BC.

Begin Power Analysis

             0V	    VSS
           1.1V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.45MB/3650.22MB/2034.06MB)

Begin Processing Timing Window Data for Power Calculation

clk(500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.45MB/3650.22MB/2034.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.82MB/3650.22MB/2034.06MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT)
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 10%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 20%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 30%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 40%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 50%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 60%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 70%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 80%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 90%

Finished Levelizing
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT)

Starting Activity Propagation
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 10%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 20%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 30%

Finished Activity Propagation
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.82MB/3650.22MB/2034.06MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT)
 ... Calculating switching power
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 10%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 20%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 30%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 40%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 50%
 ... Calculating internal and leakage power
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 60%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 70%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 80%
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT): 90%

Finished Calculating power
2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.88MB/3650.22MB/2034.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.88MB/3650.22MB/2034.06MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2030.88MB/3650.22MB/2034.06MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2030.88MB/3650.22MB/2034.06MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2023-Nov-08 16:37:54 (2023-Nov-08 11:07:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: top
*
*	Liberty Libraries used:
*	        BC: ../../install/FOUNDRY/digital/90nm/dig/lib/fast.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.39526972 	   71.4134%
Total Switching Power:       0.14829223 	   26.7920%
Total Leakage Power:         0.00993300 	    1.7946%
Total Power:                 0.55349495
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2764     0.08223    0.003106      0.3618       65.36
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1188     0.06606    0.006827      0.1917       34.64
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.3953      0.1483    0.009933      0.5535         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.3953      0.1483    0.009933      0.5535         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:            p03_ain_reg[4] (SDFFRX1):          0.03199
*              Highest Leakage Power:              g10488__2883 (XNOR3X1):        0.0003581
*                Total Cap:      2.13798e-12 F
*                Total instances in design:   149
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2030.88MB/3650.22MB/2034.06MB)

Rc
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2066.926M)
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'top' of instances=302 and nets=172 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2049.410M)
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report top.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 2055.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 993 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc      Mar outOfDie   CShort   AdjCut   CutSpc   Totals
	Metal1      497      362        0        0        0        0        0      859
	Via1          0        0        0        0       12        4        1       17
	Metal2       41        0       56       11        0        0        0      108
	Via2          0        0        0        0        1        0        0        1
	Metal3        0        0        1        7        0        0        0        8
	Totals      538      362       57       18       13        4        1      993

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report top.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 2309.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 993 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc      Mar outOfDie   CShort   AdjCut   CutSpc   Totals
	Metal1      497      362        0        0        0        0        0      859
	Via1          0        0        0        0       12        4        1       17
	Metal2       41        0       56       11        0        0        0      108
	Via2          0        0        0        0        1        0        0        1
	Metal3        0        0        1        7        0        0        0        8
	Totals      538      362       57       18       13        4        1      993

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomSelected
<CMD> zoomBox -2.26300 10.00150 65.96750 48.24050
<CMD> zoomBox -42.10750 -19.27650 138.80500 82.11400
<CMD> zoomBox -39.99700 -12.73900 113.77850 73.44300
<CMD> ui_view_box
<CMD> ui_view_box
<CMD> dbquery -area {-39.997 -12.739 113.7785 73.443} -objType inst
<CMD> dbquery -area {-39.997 -12.739 113.7785 73.443} -objType regular
<CMD> dbquery -area {-39.997 -12.739 113.7785 73.443} -objType special
<CMD> saveDesign top.enc
#% Begin save design ... (date=11/08 16:44:13, mem=1994.6M)
% Begin Save ccopt configuration ... (date=11/08 16:44:13, mem=1994.6M)
% End Save ccopt configuration ... (date=11/08 16:44:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1995.3M, current mem=1995.3M)
% Begin Save netlist data ... (date=11/08 16:44:13, mem=1995.3M)
Writing Binary DB to top.enc.dat/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/08 16:44:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1995.9M, current mem=1995.9M)
Saving symbol-table file ...
Saving congestion map file top.enc.dat/top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/08 16:44:14, mem=1996.1M)
Saving AAE Data ...
% End Save AAE data ... (date=11/08 16:44:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1996.1M, current mem=1996.1M)
Saving preference file top.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/08 16:44:14, mem=1997.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/08 16:44:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1997.7M, current mem=1997.7M)
Saving PG file top.enc.dat/top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Nov  8 16:44:14 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2119.2M) ***
Saving Drc markers ...
... 993 markers are saved ...
... 993 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/08 16:44:15, mem=1997.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/08 16:44:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.0M, current mem=1998.0M)
% Begin Save routing data ... (date=11/08 16:44:15, mem=1998.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2119.2M) ***
% End Save routing data ... (date=11/08 16:44:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1998.2M, current mem=1998.2M)
Saving property file top.enc.dat/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2122.2M) ***
#Saving pin access data to file top.enc.dat/top.apa ...
#
% Begin Save power constraints data ... (date=11/08 16:44:15, mem=1999.5M)
% End Save power constraints data ... (date=11/08 16:44:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1999.5M, current mem=1999.5M)
Rc
Rc
Rc
Generated self-contained design top.enc.dat
#% End save design ... (date=11/08 16:44:16, total cpu=0:00:00.4, real=0:00:03.0, peak res=2002.4M, current mem=2002.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign top.enc
#% Begin save design ... (date=11/08 16:44:26, mem=2003.6M)
% Begin Save ccopt configuration ... (date=11/08 16:44:26, mem=2003.6M)
% End Save ccopt configuration ... (date=11/08 16:44:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.6M, current mem=2003.6M)
% Begin Save netlist data ... (date=11/08 16:44:26, mem=2003.6M)
Writing Binary DB to top.enc.dat.tmp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/08 16:44:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.7M, current mem=2003.7M)
Saving symbol-table file ...
Saving congestion map file top.enc.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/08 16:44:27, mem=2003.7M)
Saving AAE Data ...
% End Save AAE data ... (date=11/08 16:44:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.7M, current mem=2003.7M)
Saving preference file top.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/08 16:44:27, mem=2003.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/08 16:44:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.8M, current mem=2003.8M)
Saving PG file top.enc.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Nov  8 16:44:27 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2143.9M) ***
Saving Drc markers ...
... 993 markers are saved ...
... 993 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/08 16:44:28, mem=2003.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/08 16:44:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.8M, current mem=2003.8M)
% Begin Save routing data ... (date=11/08 16:44:28, mem=2003.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2143.9M) ***
% End Save routing data ... (date=11/08 16:44:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.8M, current mem=2003.8M)
Saving property file top.enc.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2146.9M) ***
#Saving pin access data to file top.enc.dat.tmp/top.apa ...
#
% Begin Save power constraints data ... (date=11/08 16:44:28, mem=2003.8M)
% End Save power constraints data ... (date=11/08 16:44:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2003.8M, current mem=2003.8M)
Rc
Rc
Rc
Generated self-contained design top.enc.dat.tmp
#% End save design ... (date=11/08 16:44:28, total cpu=0:00:00.4, real=0:00:02.0, peak res=2006.0M, current mem=2006.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign top.enc
#% Begin save design ... (date=11/08 16:44:28, mem=2006.0M)
% Begin Save ccopt configuration ... (date=11/08 16:44:29, mem=2006.0M)
% End Save ccopt configuration ... (date=11/08 16:44:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
% Begin Save netlist data ... (date=11/08 16:44:29, mem=2006.0M)
Writing Binary DB to top.enc.dat.tmp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/08 16:44:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
Saving symbol-table file ...
Saving congestion map file top.enc.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/08 16:44:29, mem=2006.0M)
Saving AAE Data ...
% End Save AAE data ... (date=11/08 16:44:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
Saving preference file top.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/08 16:44:29, mem=2006.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/08 16:44:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=2006.0M, current mem=2006.0M)
Saving PG file top.enc.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Nov  8 16:44:30 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2156.5M) ***
Saving Drc markers ...
... 993 markers are saved ...
... 993 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/08 16:44:30, mem=2006.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/08 16:44:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
% Begin Save routing data ... (date=11/08 16:44:30, mem=2006.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2156.5M) ***
% End Save routing data ... (date=11/08 16:44:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
Saving property file top.enc.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2159.5M) ***
#Saving pin access data to file top.enc.dat.tmp/top.apa ...
#
% Begin Save power constraints data ... (date=11/08 16:44:31, mem=2006.0M)
% End Save power constraints data ... (date=11/08 16:44:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
Rc
Rc
Rc
Generated self-contained design top.enc.dat.tmp
#% End save design ... (date=11/08 16:44:31, total cpu=0:00:00.4, real=0:00:02.0, peak res=2006.0M, current mem=2006.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign top.enc
#% Begin save design ... (date=11/08 16:44:31, mem=2006.0M)
% Begin Save ccopt configuration ... (date=11/08 16:44:31, mem=2006.0M)
% End Save ccopt configuration ... (date=11/08 16:44:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
% Begin Save netlist data ... (date=11/08 16:44:31, mem=2006.0M)
Writing Binary DB to top.enc.dat.tmp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/08 16:44:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2006.0M, current mem=2006.0M)
Saving symbol-table file ...
Saving congestion map file top.enc.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/08 16:44:31, mem=2008.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/08 16:44:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
Saving preference file top.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/08 16:44:32, mem=2008.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/08 16:44:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
Saving PG file top.enc.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Nov  8 16:44:32 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2156.1M) ***
Saving Drc markers ...
... 993 markers are saved ...
... 993 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/08 16:44:32, mem=2008.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/08 16:44:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
% Begin Save routing data ... (date=11/08 16:44:32, mem=2008.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2156.1M) ***
% End Save routing data ... (date=11/08 16:44:33, total cpu=0:00:00.0, real=0:00:01.0, peak res=2008.8M, current mem=2008.8M)
Saving property file top.enc.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2159.1M) ***
#Saving pin access data to file top.enc.dat.tmp/top.apa ...
#
% Begin Save power constraints data ... (date=11/08 16:44:33, mem=2008.8M)
% End Save power constraints data ... (date=11/08 16:44:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
Rc
Rc
Rc
Generated self-contained design top.enc.dat.tmp
#% End save design ... (date=11/08 16:44:33, total cpu=0:00:00.4, real=0:00:02.0, peak res=2008.8M, current mem=2008.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign top.enc
#% Begin save design ... (date=11/08 16:44:33, mem=2008.8M)
% Begin Save ccopt configuration ... (date=11/08 16:44:33, mem=2008.8M)
% End Save ccopt configuration ... (date=11/08 16:44:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
% Begin Save netlist data ... (date=11/08 16:44:33, mem=2008.8M)
Writing Binary DB to top.enc.dat.tmp/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/08 16:44:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
Saving symbol-table file ...
Saving congestion map file top.enc.dat.tmp/top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/08 16:44:34, mem=2008.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/08 16:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
Saving preference file top.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/08 16:44:34, mem=2008.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/08 16:44:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
Saving PG file top.enc.dat.tmp/top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Wed Nov  8 16:44:34 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2156.6M) ***
Saving Drc markers ...
... 993 markers are saved ...
... 993 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/08 16:44:35, mem=2008.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/08 16:44:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
% Begin Save routing data ... (date=11/08 16:44:35, mem=2008.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2156.6M) ***
% End Save routing data ... (date=11/08 16:44:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
Saving property file top.enc.dat.tmp/top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2159.6M) ***
#Saving pin access data to file top.enc.dat.tmp/top.apa ...
#
% Begin Save power constraints data ... (date=11/08 16:44:35, mem=2008.8M)
% End Save power constraints data ... (date=11/08 16:44:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2008.8M, current mem=2008.8M)
Rc
Rc
Rc
Generated self-contained design top.enc.dat.tmp
#% End save design ... (date=11/08 16:44:35, total cpu=0:00:00.4, real=0:00:02.0, peak res=2008.8M, current mem=2008.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveNetlist top_route.v
Writing Netlist "top_route.v" ...
<CMD> streamOut top.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 16
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    191                             COMP
    192                          DIEAREA
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    86                              Via4
    50                            Metal3
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    56                            Metal3
    57                            Metal3
    114                           Metal6
    58                            Metal3
    115                           Metal6
    59                            Metal3
    116                           Metal6
    65                              Via3
    66                              Via3
    67                              Via3
    68                              Via3
    75                            Metal4
    76                            Metal4
    77                            Metal4
    78                            Metal4
    79                            Metal4
    80                            Metal4
    87                              Via4
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                            302

Ports/Pins                            18
    metal layer Metal2                11
    metal layer Metal3                 7

Nets                                 774
    metal layer Metal1               308
    metal layer Metal2               332
    metal layer Metal3               130
    metal layer Metal4                 4

    Via Instances                    718

Special Nets                          74
    metal layer Metal1                54
    metal layer Metal6                 2
    metal layer Metal8                 8
    metal layer Metal9                10

    Via Instances                    301

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 181
    metal layer Metal1                71
    metal layer Metal2                93
    metal layer Metal3                14
    metal layer Metal4                 1
    metal layer Metal8                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut top.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 16
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    191                             COMP
    192                          DIEAREA
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    86                              Via4
    50                            Metal3
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    56                            Metal3
    57                            Metal3
    114                           Metal6
    58                            Metal3
    115                           Metal6
    59                            Metal3
    116                           Metal6
    65                              Via3
    66                              Via3
    67                              Via3
    68                              Via3
    75                            Metal4
    76                            Metal4
    77                            Metal4
    78                            Metal4
    79                            Metal4
    80                            Metal4
    87                              Via4
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                            302

Ports/Pins                            18
    metal layer Metal2                11
    metal layer Metal3                 7

Nets                                 774
    metal layer Metal1               308
    metal layer Metal2               332
    metal layer Metal3               130
    metal layer Metal4                 4

    Via Instances                    718

Special Nets                          74
    metal layer Metal1                54
    metal layer Metal6                 2
    metal layer Metal8                 8
    metal layer Metal9                10

    Via Instances                    301

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 181
    metal layer Metal1                71
    metal layer Metal2                93
    metal layer Metal3                14
    metal layer Metal4                 1
    metal layer Metal8                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> zoomBox -23.76600 -5.74150 87.33800 56.52550
<CMD> zoomBox 2.55650 5.60600 44.46100 29.09100
<CMD> zoomBox 6.97950 7.51250 37.25650 24.48100
<CMD> zoomBox 7.90200 10.09200 26.49700 20.51350
<CMD> zoomBox 9.59150 11.43650 19.29900 16.87700
<CMD> zoomBox 10.31550 11.91750 16.27800 15.25900
<CMD> zoomBox 10.48850 12.03200 15.55650 14.87250
<CMD> zoomBox 10.56500 12.23100 14.87350 14.64550
<CMD> zoomBox 10.62750 12.40300 14.29000 14.45550
<CMD> zoomBox 10.72600 12.67350 13.37250 14.15650
<CMD> selectMarker 11.0350 13.2700 11.1150 13.3400 1 1 2
<CMD> gui_select -rect {11.05500 13.30650 11.25400 13.28650}
<CMD> deselectAll
<CMD> selectMarker 11.0350 13.2700 11.1150 13.3400 1 1 2
<CMD> highlight -index 1
<CMD> deselectAll
<CMD> selectMarker 11.0350 13.2700 11.1150 13.3400 1 1 2
<CMD> deselectAll
<CMD> selectObject Pin {p03_ain_reg[3]/SE}
<CMD> zoomBox 11.21500 13.02250 12.21450 13.58250
<CMD> zoomBox 10.94250 12.82800 12.85800 13.90150
<CMD> zoomBox 10.42000 12.45500 14.09050 14.51200
<CMD> zoomBox 9.73400 11.96600 15.71000 15.31500
<CMD> zoomBox 8.10500 10.80350 19.55450 17.22050
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report top.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report top.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 2172.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 993 Viols.

 Violation Summary By Layer and Type:

	          Short   MetSpc      Mar outOfDie   CShort   AdjCut   CutSpc   Totals
	Metal1      497      362        0        0        0        0        0      859
	Via1          0        0        0        0       12        4        1       17
	Metal2       41        0       56       11        0        0        0      108
	Via2          0        0        0        0        1        0        0        1
	Metal3        0        0        1        7        0        0        0        8
	Totals      538      362       57       18       13        4        1      993

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 264.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
