`timescale 1ns / 1ps
`include "defines.vh"

module alu(
    input wire [7:0] aluControl,
    input wire [31:0] x,//SrcAE
    input wire [31:0] y,//SrcBE
    output reg [31:0] result,
    output wire zero
    );

    always @(*)
    begin
        case(aluControl)
            `EXE_ADD_OP: begin result <= x + y;end  //åŠ æ³•
            `EXE_ADDI_OP: begin result <= x + y;end //å‡æ³•
            `EXE_ADDU_OP: begin result <= x + y;end //æ— ç¬¦å·æ•°åŠ æ³•
            `EXE_ADDIU_OP: begin result <= x + y;end //æ— ç¬¦å·ç«‹å³æ•°åŠ æ³•
            `EXE_SUB_OP: begin result <= x - y;end  //å‡æ³•
            `EXE_SUBU_OP: begin result <= x - y;end //æ— ç¬¦å·æ•°å‡æ³•

            `EXE_SLT_OP: begin 
                if (x < y)begin 
                    result <= 32'b1;
                end else begin
                    result <= 32'b0;
                end
            end //å°†å¯„å­˜å™¨ rs çš„å?¼ä¸å¯„å­˜å™? rt ä¸­çš„å€¼è¿›è¡Œæœ‰ç¬¦å·æ•°æ¯”è¾ƒï¼Œå¦‚æœå¯„å­˜å™? rs ä¸­çš„å€¼å°ï¼Œåˆ™å¯„å­˜å™? rd ç½? 1ï¼?
                //å¦åˆ™å¯„å­˜å™? rd ç½? 0

            `EXE_SLTI_OP: begin 
                if (x < y)begin 
                    result <= 32'b1;
                end else begin
                    result <= 32'b0;
                end
            end//å°†å¯„å­˜å™¨ rs çš„å?¼ä¸æœ‰ç¬¦å·æ‰©å±•è‡³ 32 ä½çš„ç«‹å³æ•? imm è¿›è¡Œæœ‰ç¬¦å·æ•°æ¯”è¾ƒï¼Œå¦‚æœå¯„å­˜å™¨ rs ä¸­çš„å€¼å°ï¼?
                //åˆ™å¯„å­˜å™¨ rt ç½? 1ï¼›å¦åˆ™å¯„å­˜å™¨ rt ç½? 0ã€?


            `EXE_SLTU_OP: begin 
                if (x < y)begin 
                    result <= 32'b1;
                end else begin
                    result <= 32'b0;
                end
            end  //å°†å¯„å­˜å™¨ rs çš„å?¼ä¸å¯„å­˜å™? rt ä¸­çš„å€¼è¿›è¡Œæ— ç¬¦å·æ•°æ¯”è¾ƒï¼Œå¦‚æœå¯„å­˜å™? rs ä¸­çš„å€¼å°ï¼Œåˆ™å¯„å­˜å™? rd ç½? 1ï¼?
                //å¦åˆ™å¯„å­˜å™? rd ç½? 0

            
            `EXE_SLTIU_OP: begin
                 if (x < y)begin 
                    result <= 32'b1;
                end else begin
                    result <= 32'b0;
                end
            end //å°†å¯„å­˜å™¨ rs çš„å?¼ä¸å¯„å­˜å™? rt ä¸­çš„å€¼è¿›è¡Œæœ‰ç¬¦å·æ•°æ¯”è¾ƒï¼Œå¦‚æœå¯„å­˜å™? rs ä¸­çš„å€¼å°ï¼Œåˆ™å¯„å­˜å™? rd ç½? 1ï¼?
                //å¦åˆ™å¯„å­˜å™? rd ç½? 0
            
            // `EXE_DIV_OP: begin result <= x + y;end //TODO:è¿™é‡Œé¢„è®¡çš„æ˜¯å°†ä¹˜æ³•å™¨å†™åœ¨é€šè·¯é‡Œï¼Œé€šè¿‡é€‰æ‹©å™¨è¿›è¡Œé?‰æ‹©
            // `EXE_DIVU_OP: begin result <= x | y;end
            // `EXE_MULT_OP: begin result <= x + y;end  
            // `EXE_MULTU_OP: begin result <= x - y;end 

            //è¿™ä¸‹é¢æ˜¯é€»è¾‘è¿ç®—ç¬?
            `EXE_AND_OP: begin 
                result <= x & y;
            end //å¯„å­˜å™? rs ä¸­çš„å€¼ä¸å¯„å­˜å™? rt ä¸­çš„å€¼æŒ‰ä½é?»è¾‘ä¸ï¼Œç»“æœå†™å…¥å¯„å­˜å™? rd ä¸?


            `EXE_ANDI_OP: begin 
                result <= x & y;
            end //å¯„å­˜å™? rs ä¸­çš„å€¼ä¸ 0 æ‰©å±•è‡? 32 ä½çš„ç«‹å³æ•? imm æŒ‰ä½é€»è¾‘ä¸ï¼Œç»“æœå†™å…¥å¯„å­˜å™? rt ä¸?


            `EXE_LUI_OP: begin 
                result <= {y[15:0],16'b0};
            end  //å°? 16 ä½ç«‹å³æ•° imm å†™å…¥å¯„å­˜å™? rt çš„é«˜ 16 ä½ï¼Œå¯„å­˜å™? rt çš„ä½ 16 ä½ç½® 0ã€?
                //TODO:è¿™é‡Œéœ?è¦åœ¨é€šè·¯ä¸­è®¾è®¡è¦å­˜çš„å¯„å­˜å™¨ä¸ºrt

            `EXE_NOR_OP: begin 
                result <= ~(x | y);
            end //å¯„å­˜å™? rs ä¸­çš„å€¼ä¸å¯„å­˜å™? rt ä¸­çš„å€¼æŒ‰ä½é?»è¾‘æˆ–éï¼Œç»“æœå†™å…¥å¯„å­˜å™¨ rd ä¸?

            `EXE_OR_OP: begin result <= x | y;end 
            `EXE_ORI_OP: begin result <= x | y;end
            `EXE_XOR_OP: begin result <= x ^ y;end  
            `EXE_XORI_OP: begin result <= x ^ y;end  

            //è¿™ä¸‹é¢æ˜¯ç§»ä½æŒ‡ä»¤
            `EXE_SLLV_OP: begin 
                result <= y << x[4:0];
            end //é€»è¾‘å·¦ç§»0å¡«å……

            `EXE_SLL_OP: begin 
                result <= y << x[4:0];
            end //ç”±ç«‹å³æ•° sa æŒ‡å®šç§»ä½é‡ï¼Œå¯¹å¯„å­˜å™¨ rt çš„å?¼è¿›è¡Œé?»è¾‘å·¦ç§»ï¼Œç»“æœå†™å…¥å¯„å­˜å™¨ rd ä¸­ã??
            //TODO:è¿™é‡Œä¹Ÿéœ€è¦ä¿®æ”¹æ•°æ®é?šè·¯ï¼Œç”¨0å¡«å……

            `EXE_SRAV_OP: begin 
                result <= ($signed(y)) >>> x[4:0];
            end  //é€»è¾‘å³ç§»TODO:è¿™é‡Œéœ?è¦å°†ä½¿ç”¨y[31]è¿›è¡Œå¡«å……

            `EXE_SRA_OP: begin 
                result <= ($signed(y)) >>> x[4:0];
            end //ç”±ç«‹å³æ•° sa æŒ‡å®šç§»ä½é‡ï¼Œå¯¹å¯„å­˜å™¨ rt çš„å?¼è¿›è¡Œç®—æœ¯å³ç§»ï¼Œç»“æœå†™å…¥å¯„å­˜å™? rd ä¸?
                //TODO:è¿™é‡Œéœ?è¦ä¿®æ”¹æ•°æ®é?šè·¯ï¼Œåº”è¯¥æ˜¯å’Œä¸Šé¢çš„é‚£ä¸ªä¸?æ ·çš„é—®é¢˜ï¼Œå¦å¤–éœ€è¦ç”¨rt[31]è¿›è¡Œå¡«å……

            `EXE_SRLV_OP: begin 
                result <= y >> x[4:0];
            end //é€»è¾‘å³ç§»0å¡«å……

            `EXE_SRL_OP: begin 
                result <= y >> x[4:0];
            end//ç”±ç«‹å³æ•° sa æŒ‡å®šç§»ä½é‡ï¼Œå¯¹å¯„å­˜å™¨ rt çš„å?¼è¿›è¡Œé?»è¾‘å³ç§»ï¼Œç»“æœå†™å…¥å¯„å­˜å™¨ rd ä¸­ã??
                //TODO:éœ?è¦ä¿®æ”¹æ•°æ®é?šè·¯å®ç°ï¼ŒåŸå› è·Ÿä¸Šé¢ä¸?è‡´ï¼Œç”?0å¡«å……

            //ä¸‹é¢æ˜¯åˆ†æ”¯è·³è½¬æŒ‡ä»?
            // `EXE_BEQ_OP: begin result <= x + y;end  //åŠ æ³•
            // `EXE_BNE_OP: begin result <= x - y;end //å‡æ³•
            // `EXE_BGEZ_OP: begin result <= x + y;end //æ— ç¬¦å·æ•°åŠ æ³•
            // `EXE_BGTZ_OP: begin result <= x | y;end
            // `EXE_BLEZ_OP: begin result <= x + y;end  //åŠ æ³•
            // `EXE_BLTZ_OP: begin result <= x - y;end //å‡æ³•
            // `EXE_BGEZAL_OP: begin result <= x + y;end //æ— ç¬¦å·æ•°åŠ æ³•
            // `EXE_BLTZAL_OP: begin result <= x | y;end
            // `EXE_J_OP: begin result <= x + y;end  //åŠ æ³•
            // `EXE_JAL_OP: begin result <= x - y;end //å‡æ³•
            // `EXE_JR_OP: begin result <= x + y;end //æ— ç¬¦å·æ•°åŠ æ³•
            // `EXE_JALR_OP: begin result <= x | y;end


            //TODO:ä¸‹é¢æ˜¯æ•°æ®ç§»åŠ¨æŒ‡ä»¤ï¼Œéœ?è¦ç”¨åˆ°HILOå¯„å­˜å™?
            // `EXE_MFHI_OP: begin result <= x | y;end
            // `EXE_MFLO_OP: begin result <= x + y;end  //åŠ æ³•
            // `EXE_MTHI_OP: begin result <= x - y;end //å‡æ³•
            // `EXE_MTLO_OP: begin result <= x + y;end //æ— ç¬¦å·æ•°åŠ æ³•

            // //è‡ªé™·æŒ‡ä»¤
            // `EXE_BREAK_OP: begin result <= x | y;end
            // `EXE_SYSCALL_OP: begin result <= x + y;end  //åŠ æ³•

            //TODO:è®¿å­˜æŒ‡ä»¤,è¿™é‡Œéœ?è¦å¤§å¹…åº¦ä¿®æ”¹æ•°æ®é€šè·¯
            // `EXE_LB_OP: begin result <= x - y;end //å‡æ³•
            // `EXE_LBU_OP: begin result <= x + y;end //æ— ç¬¦å·æ•°åŠ æ³•
            // `EXE_LH_OP: begin result <= x | y;end
            // `EXE_LHU_OP: begin result <= x | y;end
            // `EXE_LW_OP: begin result <= x + y;end  //åŠ æ³•
            // `EXE_SB_OP: begin result <= x - y;end //å‡æ³•
            // `EXE_SH_OP: begin result <= x + y;end //æ— ç¬¦å·æ•°åŠ æ³•
            // `EXE_SW_OP: begin result <= x | y;end

            // //ç‰¹æƒæŒ‡ä»¤
            // `EXE_ERET_OP: begin result <= x + y;end  //åŠ æ³•
            // `EXE_MFC0_OP: begin result <= x - y;end //å‡æ³•
            // `EXE_MTC0_OP: begin result <= x + y;end //æ— ç¬¦å·æ•°åŠ æ³•
            
            default: begin
                result <= 32'b0;
            end
        endcase
    end
    //assign result = reg_s;
    assign zero = (result == 32'b0) ? 1 : 0; 
endmodule
