begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2012 Ganbold Tsagaankhuu<ganbold@gmail.com>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/ktr.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<dev/fdt/fdt_common.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_comment
comment|/**  * Interrupt controller registers  *  */
end_comment

begin_define
define|#
directive|define
name|SW_INT_VECTOR_REG
value|0x00
end_define

begin_define
define|#
directive|define
name|SW_INT_BASE_ADR_REG
value|0x04
end_define

begin_define
define|#
directive|define
name|SW_INT_PROTECTION_REG
value|0x08
end_define

begin_define
define|#
directive|define
name|SW_INT_NMI_CTRL_REG
value|0x0c
end_define

begin_define
define|#
directive|define
name|SW_INT_IRQ_PENDING_REG0
value|0x10
end_define

begin_define
define|#
directive|define
name|SW_INT_IRQ_PENDING_REG1
value|0x14
end_define

begin_define
define|#
directive|define
name|SW_INT_IRQ_PENDING_REG2
value|0x18
end_define

begin_define
define|#
directive|define
name|SW_INT_FIQ_PENDING_REG0
value|0x20
end_define

begin_define
define|#
directive|define
name|SW_INT_FIQ_PENDING_REG1
value|0x24
end_define

begin_define
define|#
directive|define
name|SW_INT_FIQ_PENDING_REG2
value|0x28
end_define

begin_define
define|#
directive|define
name|SW_INT_SELECT_REG0
value|0x30
end_define

begin_define
define|#
directive|define
name|SW_INT_SELECT_REG1
value|0x34
end_define

begin_define
define|#
directive|define
name|SW_INT_SELECT_REG2
value|0x38
end_define

begin_define
define|#
directive|define
name|SW_INT_ENABLE_REG0
value|0x40
end_define

begin_define
define|#
directive|define
name|SW_INT_ENABLE_REG1
value|0x44
end_define

begin_define
define|#
directive|define
name|SW_INT_ENABLE_REG2
value|0x48
end_define

begin_define
define|#
directive|define
name|SW_INT_MASK_REG0
value|0x50
end_define

begin_define
define|#
directive|define
name|SW_INT_MASK_REG1
value|0x54
end_define

begin_define
define|#
directive|define
name|SW_INT_MASK_REG2
value|0x58
end_define

begin_define
define|#
directive|define
name|SW_INT_IRQNO_ENMI
value|0
end_define

begin_define
define|#
directive|define
name|SW_INT_IRQ_PENDING_REG
parameter_list|(
name|_b
parameter_list|)
value|(0x10 + ((_b) * 4))
end_define

begin_define
define|#
directive|define
name|SW_INT_FIQ_PENDING_REG
parameter_list|(
name|_b
parameter_list|)
value|(0x20 + ((_b) * 4))
end_define

begin_define
define|#
directive|define
name|SW_INT_SELECT_REG
parameter_list|(
name|_b
parameter_list|)
value|(0x30 + ((_b) * 4))
end_define

begin_define
define|#
directive|define
name|SW_INT_ENABLE_REG
parameter_list|(
name|_b
parameter_list|)
value|(0x40 + ((_b) * 4))
end_define

begin_define
define|#
directive|define
name|SW_INT_MASK_REG
parameter_list|(
name|_b
parameter_list|)
value|(0x50 + ((_b) * 4))
end_define

begin_struct
struct|struct
name|a10_aintc_softc
block|{
name|device_t
name|sc_dev
decl_stmt|;
name|struct
name|resource
modifier|*
name|aintc_res
decl_stmt|;
name|bus_space_tag_t
name|aintc_bst
decl_stmt|;
name|bus_space_handle_t
name|aintc_bsh
decl_stmt|;
name|uint8_t
name|ver
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|a10_aintc_softc
modifier|*
name|a10_aintc_sc
init|=
name|NULL
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|aintc_read_4
parameter_list|(
name|reg
parameter_list|)
define|\
value|bus_space_read_4(a10_aintc_sc->aintc_bst, a10_aintc_sc->aintc_bsh, reg)
end_define

begin_define
define|#
directive|define
name|aintc_write_4
parameter_list|(
name|reg
parameter_list|,
name|val
parameter_list|)
define|\
value|bus_space_write_4(a10_aintc_sc->aintc_bst, a10_aintc_sc->aintc_bsh, reg, val)
end_define

begin_function
specifier|static
name|int
name|a10_aintc_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"allwinner,sun4i-ic"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"A10 AINTC Interrupt Controller"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_aintc_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|a10_aintc_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|int
name|rid
init|=
literal|0
decl_stmt|;
name|int
name|i
decl_stmt|;
name|sc
operator|->
name|sc_dev
operator|=
name|dev
expr_stmt|;
if|if
condition|(
name|a10_aintc_sc
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|sc
operator|->
name|aintc_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|sc
operator|->
name|aintc_res
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not allocate resource\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|sc
operator|->
name|aintc_bst
operator|=
name|rman_get_bustag
argument_list|(
name|sc
operator|->
name|aintc_res
argument_list|)
expr_stmt|;
name|sc
operator|->
name|aintc_bsh
operator|=
name|rman_get_bushandle
argument_list|(
name|sc
operator|->
name|aintc_res
argument_list|)
expr_stmt|;
name|a10_aintc_sc
operator|=
name|sc
expr_stmt|;
comment|/* Disable& clear all interrupts */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|3
condition|;
name|i
operator|++
control|)
block|{
name|aintc_write_4
argument_list|(
name|SW_INT_ENABLE_REG
argument_list|(
name|i
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|aintc_write_4
argument_list|(
name|SW_INT_MASK_REG
argument_list|(
name|i
argument_list|)
argument_list|,
literal|0xffffffff
argument_list|)
expr_stmt|;
block|}
comment|/* enable protection mode*/
name|aintc_write_4
argument_list|(
name|SW_INT_PROTECTION_REG
argument_list|,
literal|0x01
argument_list|)
expr_stmt|;
comment|/* config the external interrupt source type*/
name|aintc_write_4
argument_list|(
name|SW_INT_NMI_CTRL_REG
argument_list|,
literal|0x00
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|a10_aintc_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|a10_aintc_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|a10_aintc_attach
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|a10_aintc_driver
init|=
block|{
literal|"aintc"
block|,
name|a10_aintc_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|a10_aintc_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|a10_aintc_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|aintc
argument_list|,
name|simplebus
argument_list|,
name|a10_aintc_driver
argument_list|,
name|a10_aintc_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
name|int
name|arm_get_next_irq
parameter_list|(
name|int
name|last_irq
parameter_list|)
block|{
name|uint32_t
name|value
decl_stmt|;
name|int
name|i
decl_stmt|,
name|b
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|3
condition|;
name|i
operator|++
control|)
block|{
name|value
operator|=
name|aintc_read_4
argument_list|(
name|SW_INT_IRQ_PENDING_REG
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|b
operator|=
literal|0
init|;
name|b
operator|<
literal|32
condition|;
name|b
operator|++
control|)
if|if
condition|(
name|value
operator|&
operator|(
literal|1
operator|<<
name|b
operator|)
condition|)
block|{
return|return
operator|(
name|i
operator|*
literal|32
operator|+
name|b
operator|)
return|;
block|}
block|}
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
end_function

begin_function
name|void
name|arm_mask_irq
parameter_list|(
name|uintptr_t
name|nb
parameter_list|)
block|{
name|uint32_t
name|bit
decl_stmt|,
name|block
decl_stmt|,
name|value
decl_stmt|;
name|bit
operator|=
operator|(
name|nb
operator|%
literal|32
operator|)
expr_stmt|;
name|block
operator|=
operator|(
name|nb
operator|/
literal|32
operator|)
expr_stmt|;
name|value
operator|=
name|aintc_read_4
argument_list|(
name|SW_INT_ENABLE_REG
argument_list|(
name|block
argument_list|)
argument_list|)
expr_stmt|;
name|value
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|bit
operator|)
expr_stmt|;
name|aintc_write_4
argument_list|(
name|SW_INT_ENABLE_REG
argument_list|(
name|block
argument_list|)
argument_list|,
name|value
argument_list|)
expr_stmt|;
name|value
operator|=
name|aintc_read_4
argument_list|(
name|SW_INT_MASK_REG
argument_list|(
name|block
argument_list|)
argument_list|)
expr_stmt|;
name|value
operator||=
operator|(
literal|1
operator|<<
name|bit
operator|)
expr_stmt|;
name|aintc_write_4
argument_list|(
name|SW_INT_MASK_REG
argument_list|(
name|block
argument_list|)
argument_list|,
name|value
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|arm_unmask_irq
parameter_list|(
name|uintptr_t
name|nb
parameter_list|)
block|{
name|uint32_t
name|bit
decl_stmt|,
name|block
decl_stmt|,
name|value
decl_stmt|;
name|bit
operator|=
operator|(
name|nb
operator|%
literal|32
operator|)
expr_stmt|;
name|block
operator|=
operator|(
name|nb
operator|/
literal|32
operator|)
expr_stmt|;
name|value
operator|=
name|aintc_read_4
argument_list|(
name|SW_INT_ENABLE_REG
argument_list|(
name|block
argument_list|)
argument_list|)
expr_stmt|;
name|value
operator||=
operator|(
literal|1
operator|<<
name|bit
operator|)
expr_stmt|;
name|aintc_write_4
argument_list|(
name|SW_INT_ENABLE_REG
argument_list|(
name|block
argument_list|)
argument_list|,
name|value
argument_list|)
expr_stmt|;
name|value
operator|=
name|aintc_read_4
argument_list|(
name|SW_INT_MASK_REG
argument_list|(
name|block
argument_list|)
argument_list|)
expr_stmt|;
name|value
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|bit
operator|)
expr_stmt|;
name|aintc_write_4
argument_list|(
name|SW_INT_MASK_REG
argument_list|(
name|block
argument_list|)
argument_list|,
name|value
argument_list|)
expr_stmt|;
if|if
condition|(
name|nb
operator|==
name|SW_INT_IRQNO_ENMI
condition|)
comment|/* must clear pending bit when enabled */
name|aintc_write_4
argument_list|(
name|SW_INT_IRQ_PENDING_REG
argument_list|(
literal|0
argument_list|)
argument_list|,
operator|(
literal|1
operator|<<
name|SW_INT_IRQNO_ENMI
operator|)
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

