{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432670044697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432670044698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 26 16:54:04 2015 " "Processing started: Tue May 26 16:54:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432670044698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432670044698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432670044698 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045290 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045290 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045291 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045292 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045292 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045292 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045292 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045292 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045292 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045292 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045292 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045292 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045293 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045293 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045293 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045293 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045293 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045293 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045293 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045293 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045293 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045294 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045334 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045334 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045334 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045335 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045336 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045336 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045336 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045336 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045336 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045336 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045336 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045336 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045337 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045337 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_PRESERVE_HIGH_SPEED_TILES " "Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045337 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IGNORE_SOURCE_FILE_CHANGES " "Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045337 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ALWAYS_USE_QXP_NETLIST " "Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_NEW_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS " "Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PIN_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_IMPORT_PROMOTE_ASSIGNMENTS " "Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_TYPE " "Ignored duplicate of assignment PARTITION_TYPE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ALLOW_MULTIPLE_PERSONAS " "Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_ASD_REGION_ID " "Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " CROSS_BOUNDARY_OPTIMIZATIONS " "Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_CONSTANTS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PROPAGATE_INVERSIONS_ON_INPUTS " "Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS " "Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_INPUTS " "Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " MERGE_EQUIVALENT_BIDIRS " "Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045338 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS " "Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045339 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_EXTRACT_HARD_BLOCK_NODES " "Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045339 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_SOURCE " "Ignored duplicate of assignment PARTITION_SOURCE for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045339 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_BACK_ANNOTATION " "Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045339 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " PARTITION_COLOR " "Ignored duplicate of assignment PARTITION_COLOR for node \"\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045339 ""}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" "\| HIERARCHY_BLACKBOX_FILE " "Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node \"\|\"" {  } {  } 0 136002 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670045339 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1432670045756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb/usb_inc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file usb/usb_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_inc " "Found design unit 1: usb_inc" {  } { { "usb/usb_inc.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/usb_inc.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 usb_inc-body " "Found design unit 2: usb_inc-body" {  } { { "usb/usb_inc.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/usb_inc.vhd" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb/isp_inc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file usb/isp_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isp_inc " "Found design unit 1: isp_inc" {  } { { "usb/isp_inc.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/isp_inc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb/hal.vhd 3 1 " "Found 3 design units, including 1 entities, in source file usb/hal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isp_hal " "Found design unit 1: isp_hal" {  } { { "usb/hal.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/hal.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hal-handler " "Found design unit 2: hal-handler" {  } { { "usb/hal.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/hal.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046625 ""} { "Info" "ISGN_ENTITY_NAME" "1 hal " "Found entity 1: hal" {  } { { "usb/hal.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/hal.vhd" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb/drv.vhd 3 1 " "Found 3 design units, including 1 entities, in source file usb/drv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 isp_drv " "Found design unit 1: isp_drv" {  } { { "usb/drv.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/drv.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046637 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 drv-handler " "Found design unit 2: drv-handler" {  } { { "usb/drv.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/drv.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046637 ""} { "Info" "ISGN_ENTITY_NAME" "1 drv " "Found entity 1: drv" {  } { { "usb/drv.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/drv.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb/devreq.vhd 3 1 " "Found 3 design units, including 1 entities, in source file usb/devreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 devreq_inc " "Found design unit 1: devreq_inc" {  } { { "usb/devreq.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/devreq.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046646 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 devreq-handler " "Found design unit 2: devreq-handler" {  } { { "usb/devreq.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/devreq.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046646 ""} { "Info" "ISGN_ENTITY_NAME" "1 devreq " "Found entity 1: devreq" {  } { { "usb/devreq.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/usb/devreq.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file float_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 float_pkg (ieee_proposed) " "Found design unit 1: float_pkg (ieee_proposed)" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046671 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 float_pkg-body " "Found design unit 2: float_pkg-body" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 1006 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg (ieee_proposed) " "Found design unit 1: fixed_pkg (ieee_proposed)" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046694 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types (ieee_proposed) " "Found design unit 1: fixed_float_types (ieee_proposed)" {  } { { "fixed_float_types_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Found design unit 1: DE2_CLOCK-a" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046711 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Found entity 1: DE2_CLOCK" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_library-a " "Found design unit 1: my_library-a" {  } { { "my_library.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/my_library.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046720 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_library " "Found entity 1: my_library" {  } { { "my_library.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/my_library.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types " "Found design unit 1: Types" {  } { { "Types.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/Types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670046728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670046728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Clock " "Elaborating entity \"DE2_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432670047271 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1432670047274 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1432670047274 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1432670047274 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "float_pkg_c.vhdl(1021) " "VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(1021): subtype or type has null range" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 1021 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1432670047275 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "float_pkg_c.vhdl(1022) " "VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(1022): subtype or type has null range" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 1022 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1432670047275 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAC_SIGNAL DE2_CLOCK.vhd(63) " "Verilog HDL or VHDL warning at DE2_CLOCK.vhd(63): object \"DAC_SIGNAL\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432670047289 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC1 DE2_CLOCK.vhd(65) " "Verilog HDL or VHDL warning at DE2_CLOCK.vhd(65): object \"ADC1\" assigned a value but never read" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432670047289 "|DE2_Clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign float_pkg_c.vhdl(2902) " "Verilog HDL or VHDL warning at float_pkg_c.vhdl(2902): object \"sign\" assigned a value but never read" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2902 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432670048371 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "float_pkg_c.vhdl(3840) " "VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(3840): subtype or type has null range" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 3840 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1432670048412 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT_DAC DE2_CLOCK.vhd(648) " "VHDL Process Statement warning at DE2_CLOCK.vhd(648): signal \"COUNT_DAC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 648 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432670058023 "|DE2_Clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT_DAC DE2_CLOCK.vhd(649) " "VHDL Process Statement warning at DE2_CLOCK.vhd(649): signal \"COUNT_DAC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 649 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1432670058023 "|DE2_Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_library my_library:A1 " "Elaborating entity \"my_library\" for hierarchy \"my_library:A1\"" {  } { { "DE2_CLOCK.vhd" "A1" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670062775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hal hal:h " "Elaborating entity \"hal\" for hierarchy \"hal:h\"" {  } { { "DE2_CLOCK.vhd" "h" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670062780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drv drv:d " "Elaborating entity \"drv\" for hierarchy \"drv:d\"" {  } { { "DE2_CLOCK.vhd" "d" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670062786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "devreq devreq:dvrq " "Elaborating entity \"devreq\" for hierarchy \"devreq:dvrq\"" {  } { { "DE2_CLOCK.vhd" "dvrq" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670062795 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "51 " "Inferred 51 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "fixed_pkg_c.vhdl" "Div7" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult14\"" {  } { { "float_pkg_c.vhdl" "Mult14" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult15\"" {  } { { "float_pkg_c.vhdl" "Mult15" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult16\"" {  } { { "float_pkg_c.vhdl" "Mult16" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult17\"" {  } { { "float_pkg_c.vhdl" "Mult17" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult18\"" {  } { { "float_pkg_c.vhdl" "Mult18" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult19\"" {  } { { "float_pkg_c.vhdl" "Mult19" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult20\"" {  } { { "float_pkg_c.vhdl" "Mult20" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult21\"" {  } { { "float_pkg_c.vhdl" "Mult21" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult22\"" {  } { { "float_pkg_c.vhdl" "Mult22" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult23\"" {  } { { "float_pkg_c.vhdl" "Mult23" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult24\"" {  } { { "float_pkg_c.vhdl" "Mult24" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult25\"" {  } { { "float_pkg_c.vhdl" "Mult25" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "fixed_pkg_c.vhdl" "Div3" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "float_pkg_c.vhdl" "Mult1" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "float_pkg_c.vhdl" "Mult2" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "float_pkg_c.vhdl" "Mult3" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "float_pkg_c.vhdl" "Mult4" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "float_pkg_c.vhdl" "Mult5" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "float_pkg_c.vhdl" "Mult6" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "float_pkg_c.vhdl" "Mult7" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8\"" {  } { { "float_pkg_c.vhdl" "Mult8" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult9\"" {  } { { "float_pkg_c.vhdl" "Mult9" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult10\"" {  } { { "float_pkg_c.vhdl" "Mult10" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult11\"" {  } { { "float_pkg_c.vhdl" "Mult11" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult12\"" {  } { { "float_pkg_c.vhdl" "Mult12" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "fixed_pkg_c.vhdl" "Div11" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult27\"" {  } { { "float_pkg_c.vhdl" "Mult27" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult28\"" {  } { { "float_pkg_c.vhdl" "Mult28" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult29\"" {  } { { "float_pkg_c.vhdl" "Mult29" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult30\"" {  } { { "float_pkg_c.vhdl" "Mult30" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult31\"" {  } { { "float_pkg_c.vhdl" "Mult31" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult32\"" {  } { { "float_pkg_c.vhdl" "Mult32" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult33\"" {  } { { "float_pkg_c.vhdl" "Mult33" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult34\"" {  } { { "float_pkg_c.vhdl" "Mult34" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult35\"" {  } { { "float_pkg_c.vhdl" "Mult35" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult36\"" {  } { { "float_pkg_c.vhdl" "Mult36" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult37\"" {  } { { "float_pkg_c.vhdl" "Mult37" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult38\"" {  } { { "float_pkg_c.vhdl" "Mult38" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "fixed_pkg_c.vhdl" "Div6" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "fixed_pkg_c.vhdl" "Div2" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "fixed_pkg_c.vhdl" "Div10" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "fixed_pkg_c.vhdl" "Div5" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult13\"" {  } { { "float_pkg_c.vhdl" "Mult13" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "fixed_pkg_c.vhdl" "Div1" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "float_pkg_c.vhdl" "Mult0" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "fixed_pkg_c.vhdl" "Div9" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult26\"" {  } { { "float_pkg_c.vhdl" "Mult26" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "fixed_pkg_c.vhdl" "Div4" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "fixed_pkg_c.vhdl" "Div0" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "fixed_pkg_c.vhdl" "Div8" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888789 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1432670888789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670888999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 40 " "Parameter \"LPM_WIDTHN\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889001 ""}  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670889001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670889114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670889114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670889170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670889170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670889342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670889342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670889500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670889500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670889615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670889615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lpm_mult:Mult14\"" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670889939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult14 " "Instantiated megafunction \"lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670889940 ""}  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670889940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult14\|multcore:mult_core lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lpm_mult:Mult14\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670890080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult14\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670890157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670890272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ch " "Found entity 1: add_sub_2ch" {  } { { "db/add_sub_2ch.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/db/add_sub_2ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670890405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670890405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670890433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670890441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ch " "Found entity 1: add_sub_6ch" {  } { { "db/add_sub_6ch.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/db/add_sub_6ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670890546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670890546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult14\|altshift:external_latency_ffs lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lpm_mult:Mult14\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670890626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult23 " "Elaborated megafunction instantiation \"lpm_mult:Mult23\"" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670891258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult23 " "Instantiated megafunction \"lpm_mult:Mult23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891258 ""}  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670891258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432670891392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432670891392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult24 " "Elaborated megafunction instantiation \"lpm_mult:Mult24\"" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670891411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult24 " "Instantiated megafunction \"lpm_mult:Mult24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891411 ""}  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670891411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670891558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670891558 ""}  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670891558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult11 " "Elaborated megafunction instantiation \"lpm_mult:Mult11\"" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670892275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult11 " "Instantiated megafunction \"lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892275 ""}  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670892275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult27 " "Elaborated megafunction instantiation \"lpm_mult:Mult27\"" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670892409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult27 " "Instantiated megafunction \"lpm_mult:Mult27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670892409 ""}  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670892409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult37 " "Elaborated megafunction instantiation \"lpm_mult:Mult37\"" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670893136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult37 " "Instantiated megafunction \"lpm_mult:Mult37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893136 ""}  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670893136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult13 " "Elaborated megafunction instantiation \"lpm_mult:Mult13\"" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670893401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult13 " "Instantiated megafunction \"lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893401 ""}  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670893401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670893514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893514 ""}  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670893514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult26 " "Elaborated megafunction instantiation \"lpm_mult:Mult26\"" {  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670893638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult26 " "Instantiated megafunction \"lpm_mult:Mult26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893638 ""}  } { { "float_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/float_pkg_c.vhdl" 2132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670893638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670893714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 40 " "Parameter \"LPM_WIDTHN\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432670893714 ""}  } { { "fixed_pkg_c.vhdl" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/fixed_pkg_c.vhdl" 2570 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432670893714 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[0\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432670913440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[1\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432670913440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[2\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432670913440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[3\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432670913440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[4\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432670913440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[5\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432670913440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[6\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432670913440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[7\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432670913440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[9\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432670913440 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[11\]\" and its non-tri-state driver." {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1432670913440 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1432670913440 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[13\] " "Bidir \"GPIO0\[13\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[14\] " "Bidir \"GPIO0\[14\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[15\] " "Bidir \"GPIO0\[15\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[16\] " "Bidir \"GPIO0\[16\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[17\] " "Bidir \"GPIO0\[17\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[18\] " "Bidir \"GPIO0\[18\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[19\] " "Bidir \"GPIO0\[19\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[20\] " "Bidir \"GPIO0\[20\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[21\] " "Bidir \"GPIO0\[21\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[22\] " "Bidir \"GPIO0\[22\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[23\] " "Bidir \"GPIO0\[23\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[24\] " "Bidir \"GPIO0\[24\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[25\] " "Bidir \"GPIO0\[25\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[26\] " "Bidir \"GPIO0\[26\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[27\] " "Bidir \"GPIO0\[27\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[28\] " "Bidir \"GPIO0\[28\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[29\] " "Bidir \"GPIO0\[29\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[30\] " "Bidir \"GPIO0\[30\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[31\] " "Bidir \"GPIO0\[31\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[32\] " "Bidir \"GPIO0\[32\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[33\] " "Bidir \"GPIO0\[33\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[34\] " "Bidir \"GPIO0\[34\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[35\] " "Bidir \"GPIO0\[35\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[0\] " "Bidir \"GPIO1\[0\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[1\] " "Bidir \"GPIO1\[1\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[2\] " "Bidir \"GPIO1\[2\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[3\] " "Bidir \"GPIO1\[3\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[4\] " "Bidir \"GPIO1\[4\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "Bidir \"GPIO1\[5\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[6\] " "Bidir \"GPIO1\[6\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "Bidir \"GPIO1\[7\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[8\] " "Bidir \"GPIO1\[8\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "Bidir \"GPIO1\[9\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[10\] " "Bidir \"GPIO1\[10\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[11\] " "Bidir \"GPIO1\[11\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[12\] " "Bidir \"GPIO1\[12\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[13\] " "Bidir \"GPIO1\[13\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[14\] " "Bidir \"GPIO1\[14\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[15\] " "Bidir \"GPIO1\[15\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[16\] " "Bidir \"GPIO1\[16\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "Bidir \"GPIO1\[17\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[18\] " "Bidir \"GPIO1\[18\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[19\] " "Bidir \"GPIO1\[19\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[20\] " "Bidir \"GPIO1\[20\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[21\] " "Bidir \"GPIO1\[21\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[22\] " "Bidir \"GPIO1\[22\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[23\] " "Bidir \"GPIO1\[23\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[24\] " "Bidir \"GPIO1\[24\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "Bidir \"GPIO1\[25\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[26\] " "Bidir \"GPIO1\[26\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[27\] " "Bidir \"GPIO1\[27\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[28\] " "Bidir \"GPIO1\[28\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "Bidir \"GPIO1\[29\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[30\] " "Bidir \"GPIO1\[30\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[31\] " "Bidir \"GPIO1\[31\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[32\] " "Bidir \"GPIO1\[32\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "Bidir \"GPIO1\[33\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[34\] " "Bidir \"GPIO1\[34\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[35\] " "Bidir \"GPIO1\[35\]\" has no driver" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1432670913441 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1432670913441 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO0\[8\] GND pin " "The pin \"GPIO0\[8\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1432670913444 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO0\[10\] GND pin " "The pin \"GPIO0\[10\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1432670913444 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO0\[12\] GND pin " "The pin \"GPIO0\[12\]\" is fed by GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1432670913444 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1432670913444 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 42 -1 0 } } { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 311 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1432670914445 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1432670914446 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[0\]~synth " "Node \"GPIO0\[0\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[1\]~synth " "Node \"GPIO0\[1\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[2\]~synth " "Node \"GPIO0\[2\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[3\]~synth " "Node \"GPIO0\[3\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[4\]~synth " "Node \"GPIO0\[4\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[5\]~synth " "Node \"GPIO0\[5\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[6\]~synth " "Node \"GPIO0\[6\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[7\]~synth " "Node \"GPIO0\[7\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[9\]~synth " "Node \"GPIO0\[9\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[11\]~synth " "Node \"GPIO0\[11\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[0\]~synth " "Node \"DATA_BUS\[0\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[1\]~synth " "Node \"DATA_BUS\[1\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[2\]~synth " "Node \"DATA_BUS\[2\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[3\]~synth " "Node \"DATA_BUS\[3\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[4\]~synth " "Node \"DATA_BUS\[4\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[5\]~synth " "Node \"DATA_BUS\[5\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[6\]~synth " "Node \"DATA_BUS\[6\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_BUS\[7\]~synth " "Node \"DATA_BUS\[7\]~synth\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670949011 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1432670949011 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] VCC " "Pin \"OTG_ADDR\[1\]\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N VCC " "Pin \"OTG_DACK0_N\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N VCC " "Pin \"OTG_DACK1_N\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432670949011 "|DE2_CLOCK|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1432670949011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1432670970129 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1432670971538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432670972585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670972585 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_CLOCK.vhd" "" { Text "C:/Users/Admin/Documents/GitHub/Mestrado/VHDL/DE2_CLOCK.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432670974139 "|DE2_CLOCK|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1432670974139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22815 " "Implemented 22815 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432670974141 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432670974141 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1432670974141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22653 " "Implemented 22653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432670974141 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1432670974141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432670974141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432670974378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 26 17:09:34 2015 " "Processing ended: Tue May 26 17:09:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432670974378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:30 " "Elapsed time: 00:15:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432670974378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:15 " "Total CPU time (on all processors): 00:15:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432670974378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432670974378 ""}
