

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s'
================================================================
* Date:           Wed Jul 27 22:58:26 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.800 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      396|    21888| 2.693 us | 0.149 ms |  396|  21888|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                       |                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                Instance                               |                         Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_574                  |product_dense_ap_fixed_ap_fixed_ap_fixed_s             |        4|        4| 27.200 ns | 27.200 ns |    1|    1| function |
        |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_fu_580  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |      395|    21887| 11 ~ 608 |          -|          -|    36|    no    |
        | + ReuseLoop  |      589|      589|        15|          1|          1|   576|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   7376|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    4979|   3818|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    601|    -|
|Register         |        0|      -|    6137|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|   11116|  11891|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |      10|     22|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |                                Instance                               |                         Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_fu_580  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s  |        0|      0|  1025|   512|    0|
    |myproject_axi_lshr_2304ns_12ns_2304_6_1_U106                           |myproject_axi_lshr_2304ns_12ns_2304_6_1                |        0|      0|  3692|  3216|    0|
    |myproject_axi_mux_83_32_1_1_U107                                       |myproject_axi_mux_83_32_1_1                            |        0|      0|     0|    89|    0|
    |grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_574                  |product_dense_ap_fixed_ap_fixed_ap_fixed_s             |        0|      2|   262|     1|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                  |                                                       |        0|      2|  4979|  3818|    0|
    +-----------------------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w27_V_U  |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_w2bFp  |        1|  0|   0|    0|   576|   15|     1|         8640|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                              |        1|  0|   0|    0|   576|   15|     1|         8640|
    +---------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+------+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+------+------------+------------+
    |acc_0_V_fu_912_p2          |     +    |      0|  0|    39|          32|          32|
    |add_ln245_fu_971_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln247_fu_982_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln250_fu_931_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln252_fu_942_p2        |     +    |      0|  0|    39|          32|           1|
    |add_ln521_fu_871_p2        |     +    |      0|  0|    27|          11|          20|
    |add_ln544_fu_801_p2        |     +    |      0|  0|    14|          10|           1|
    |i_fu_720_p2                |     +    |      0|  0|    15|           6|           1|
    |ir_fu_795_p2               |     +    |      0|  0|    14|           1|          10|
    |sub_ln532_22_fu_756_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_23_fu_762_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_24_fu_784_p2     |     -    |      0|  0|    12|          12|          12|
    |sub_ln532_fu_750_p2        |     -    |      0|  0|    12|          12|          12|
    |and_ln215_15_fu_708_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_16_fu_714_p2     |    and   |      0|  0|     2|           1|           1|
    |and_ln215_fu_702_p2        |    and   |      0|  0|     2|           1|           1|
    |and_ln532_fu_862_p2        |    and   |      0|  0|  2304|        2304|        2304|
    |ap_block_state33           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_368           |    and   |      0|  0|     2|           1|           1|
    |ap_condition_377           |    and   |      0|  0|     2|           1|           1|
    |icmp_ln206_fu_1011_p2      |   icmp   |      0|  0|    11|           6|           6|
    |icmp_ln215_22_fu_656_p2    |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln215_23_fu_676_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_24_fu_696_p2    |   icmp   |      0|  0|    18|          31|           1|
    |icmp_ln215_fu_646_p2       |   icmp   |      0|  0|    18|          32|           2|
    |icmp_ln237_fu_926_p2       |   icmp   |      0|  0|    18|          32|           3|
    |icmp_ln241_fu_966_p2       |   icmp   |      0|  0|    18|          32|           3|
    |icmp_ln514_fu_821_p2       |   icmp   |      0|  0|    13|          10|          10|
    |icmp_ln532_fu_744_p2       |   icmp   |      0|  0|    13|          12|          12|
    |icmp_ln544_fu_807_p2       |   icmp   |      0|  0|    13|          10|           7|
    |lshr_ln532_8_fu_856_p2     |   lshr   |      0|  0|  2171|           2|        2304|
    |ap_block_state1            |    or    |      0|  0|     2|           1|           1|
    |empty_229_fu_738_p2        |    or    |      0|  0|    12|          12|           5|
    |grp_fu_847_p0              |  select  |      0|  0|  2304|           1|        2304|
    |select_ln247_fu_987_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln252_fu_947_p3     |  select  |      0|  0|    32|           1|           2|
    |select_ln532_16_fu_776_p3  |  select  |      0|  0|    12|           1|          12|
    |select_ln532_fu_768_p3     |  select  |      0|  0|    12|           1|          12|
    |select_ln544_fu_813_p3     |  select  |      0|  0|    10|           1|          10|
    |ap_enable_pp0              |    xor   |      0|  0|     2|           1|           2|
    +---------------------------+----------+-------+---+------+------------+------------+
    |Total                      |          |      0|  0|  7376|        2796|        7127|
    +---------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  101|         21|    1|         21|
    |ap_done                                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter14                |    9|          2|    1|          2|
    |ap_phi_mux_in_index_phi_fu_209_p4       |    9|          2|   10|         20|
    |ap_phi_mux_ir1_0_i_i_i21_phi_fu_198_p4  |    9|          2|   10|         20|
    |ap_phi_mux_storemerge_i_phi_fu_567_p4   |    9|          2|   32|         64|
    |ap_phi_mux_tmp_V_222_phi_fu_537_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_223_phi_fu_506_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_224_phi_fu_475_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_225_phi_fu_444_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_226_phi_fu_413_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_227_phi_fu_382_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_228_phi_fu_351_p16     |   15|          3|   32|         96|
    |ap_phi_mux_tmp_V_229_phi_fu_320_p16     |   15|          3|   32|         96|
    |data_V_V_blk_n                          |    9|          2|    1|          2|
    |i_0_i22_reg_182                         |    9|          2|    6|         12|
    |in_index_reg_205                        |    9|          2|   10|         20|
    |ir1_0_i_i_i21_reg_194                   |    9|          2|   10|         20|
    |pX_2                                    |    9|          2|   32|         64|
    |pY_2                                    |    9|          2|   32|         64|
    |phi_mul_reg_304                         |    9|          2|   20|         40|
    |real_start                              |    9|          2|    1|          2|
    |res_V_V_blk_n                           |    9|          2|    1|          2|
    |res_V_V_din                             |   44|          9|   32|        288|
    |sX_2                                    |    9|          2|   32|         64|
    |storemerge_i_reg_563                    |    9|          2|   32|         64|
    |tmp_V_21420_reg_216                     |    9|          2|   32|         64|
    |tmp_V_21518_reg_227                     |    9|          2|   32|         64|
    |tmp_V_21616_reg_238                     |    9|          2|   32|         64|
    |tmp_V_21714_reg_249                     |    9|          2|   32|         64|
    |tmp_V_21812_reg_260                     |    9|          2|   32|         64|
    |tmp_V_21910_reg_271                     |    9|          2|   32|         64|
    |tmp_V_2208_reg_282                      |    9|          2|   32|         64|
    |tmp_V_2216_reg_293                      |    9|          2|   32|         64|
    |tmp_V_222_reg_532                       |   15|          3|   32|         96|
    |tmp_V_223_reg_501                       |   15|          3|   32|         96|
    |tmp_V_224_reg_470                       |   15|          3|   32|         96|
    |tmp_V_225_reg_439                       |   15|          3|   32|         96|
    |tmp_V_226_reg_408                       |   15|          3|   32|         96|
    |tmp_V_227_reg_377                       |   15|          3|   32|         96|
    |tmp_V_228_reg_346                       |   15|          3|   32|         96|
    |tmp_V_229_reg_315                       |   15|          3|   32|         96|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  601|        126| 1032|       2819|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+------+----+------+-----------+
    |           Name           |  FF  | LUT| Bits | Const Bits|
    +--------------------------+------+----+------+-----------+
    |and_ln215_16_reg_1089     |     1|   0|     1|          0|
    |ap_CS_fsm                 |    20|   0|    20|          0|
    |ap_done_reg               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter10  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter11  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter12  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter13  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter14  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter5   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter6   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter7   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter8   |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter9   |     1|   0|     1|          0|
    |i_0_i22_reg_182           |     6|   0|     6|          0|
    |i_reg_1093                |     6|   0|     6|          0|
    |icmp_ln215_22_reg_1072    |     1|   0|     1|          0|
    |icmp_ln215_reg_1062       |     1|   0|     1|          0|
    |icmp_ln237_reg_1170       |     1|   0|     1|          0|
    |icmp_ln241_reg_1179       |     1|   0|     1|          0|
    |icmp_ln514_reg_1128       |     1|   0|     1|          0|
    |icmp_ln532_reg_1098       |     1|   0|     1|          0|
    |in_index_reg_205          |    10|   0|    10|          0|
    |ir1_0_i_i_i21_reg_194     |    10|   0|    10|          0|
    |ir_reg_1118               |    10|   0|    10|          0|
    |layer_in_V_13             |  2304|   0|  2304|          0|
    |lshr_ln532_reg_1147       |  2304|   0|  2304|          0|
    |pX_2                      |    32|   0|    32|          0|
    |pX_2_load_reg_1083        |    32|   0|    32|          0|
    |pY_2                      |    32|   0|    32|          0|
    |pY_2_load_reg_1077        |    32|   0|    32|          0|
    |p_0_reg_1157              |    31|   0|    31|          0|
    |phi_mul_reg_304           |    20|   0|    20|          0|
    |sX_2                      |    32|   0|    32|          0|
    |sX_2_load_reg_1057        |    32|   0|    32|          0|
    |sY_2                      |    32|   0|    32|          0|
    |sY_2_load_reg_1067        |    32|   0|    32|          0|
    |select_ln247_reg_1183     |    32|   0|    32|          0|
    |select_ln252_reg_1174     |    32|   0|    32|          0|
    |select_ln532_16_reg_1103  |    12|   0|    12|          0|
    |select_ln544_reg_1123     |    10|   0|    10|          0|
    |start_once_reg            |     1|   0|     1|          0|
    |storemerge_i_reg_563      |    32|   0|    32|          0|
    |sub_ln532_24_reg_1108     |    11|   0|    12|          1|
    |tmp_V_21420_reg_216       |    32|   0|    32|          0|
    |tmp_V_21518_reg_227       |    32|   0|    32|          0|
    |tmp_V_215_reg_1022        |    32|   0|    32|          0|
    |tmp_V_21616_reg_238       |    32|   0|    32|          0|
    |tmp_V_216_reg_1027        |    32|   0|    32|          0|
    |tmp_V_21714_reg_249       |    32|   0|    32|          0|
    |tmp_V_217_reg_1032        |    32|   0|    32|          0|
    |tmp_V_21812_reg_260       |    32|   0|    32|          0|
    |tmp_V_218_reg_1037        |    32|   0|    32|          0|
    |tmp_V_21910_reg_271       |    32|   0|    32|          0|
    |tmp_V_219_reg_1042        |    32|   0|    32|          0|
    |tmp_V_2208_reg_282        |    32|   0|    32|          0|
    |tmp_V_220_reg_1047        |    32|   0|    32|          0|
    |tmp_V_2216_reg_293        |    32|   0|    32|          0|
    |tmp_V_221_reg_1052        |    32|   0|    32|          0|
    |tmp_V_222_reg_532         |    32|   0|    32|          0|
    |tmp_V_223_reg_501         |    32|   0|    32|          0|
    |tmp_V_224_reg_470         |    32|   0|    32|          0|
    |tmp_V_225_reg_439         |    32|   0|    32|          0|
    |tmp_V_226_reg_408         |    32|   0|    32|          0|
    |tmp_V_227_reg_377         |    32|   0|    32|          0|
    |tmp_V_228_reg_346         |    32|   0|    32|          0|
    |tmp_V_229_reg_315         |    32|   0|    32|          0|
    |tmp_V_reg_1017            |    32|   0|    32|          0|
    |trunc_ln532_reg_1152      |    32|   0|    32|          0|
    |w27_V_load_reg_1142       |    15|   0|    15|          0|
    |icmp_ln514_reg_1128       |    64|  32|     1|          0|
    |sub_ln532_24_reg_1108     |    64|  32|    12|          1|
    |w27_V_load_reg_1142       |    64|  32|    15|          0|
    +--------------------------+------+----+------+-----------+
    |Total                     |  6137|  96|  5974|          2|
    +--------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                        |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                         res_V_V                        |    pointer   |
+------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 33 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 11 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 39 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 39 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 40 [1/1] (2.18ns)   --->   "%tmp_V_215 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 40 'read' 'tmp_V_215' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 41 [1/1] (2.18ns)   --->   "%tmp_V_216 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 41 'read' 'tmp_V_216' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_217 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 42 'read' 'tmp_V_217' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 43 [1/1] (2.18ns)   --->   "%tmp_V_218 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 43 'read' 'tmp_V_218' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 44 [1/1] (2.18ns)   --->   "%tmp_V_219 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 44 'read' 'tmp_V_219' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 45 [1/1] (2.18ns)   --->   "%tmp_V_220 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 45 'read' 'tmp_V_220' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V_221 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 46 'read' 'tmp_V_221' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 4.44>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%i_0_i22 = phi i6 [ 0, %codeRepl ], [ %i, %5 ]"   --->   Operation 47 'phi' 'i_0_i22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%tmpdata_V = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V_221, i32 %tmp_V_220, i32 %tmp_V_219, i32 %tmp_V_218, i32 %tmp_V_217, i32 %tmp_V_216, i32 %tmp_V_215, i32 %tmp_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 48 'bitconcatenate' 'tmpdata_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%layer_in_V_13_load = load i2304* @layer_in_V_13, align 16"   --->   Operation 49 'load' 'layer_in_V_13_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (3.23ns)   --->   "%call_ret = call fastcc i2304 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27>"(i256 %tmpdata_V, i2304 %layer_in_V_13_load)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "store i2304 %call_ret, i2304* @layer_in_V_13, align 16" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%sX_2_load = load i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 52 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln215 = icmp eq i32 %sX_2_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 53 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%sY_2_load = load i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 54 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln215_22 = icmp eq i32 %sY_2_load, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 55 'icmp' 'icmp_ln215_22' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%pY_2_load = load i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 56 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_23 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 57 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln215_23 = icmp sgt i31 %tmp_23, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 58 'icmp' 'icmp_ln215_23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%pX_2_load = load i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 59 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_24 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 60 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln215_24 = icmp sgt i31 %tmp_24, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 61 'icmp' 'icmp_ln215_24' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_16)   --->   "%and_ln215 = and i1 %icmp_ln215, %icmp_ln215_22" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 62 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_16)   --->   "%and_ln215_15 = and i1 %icmp_ln215_23, %icmp_ln215_24" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 63 'and' 'and_ln215_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln215_16 = and i1 %and_ln215_15, %and_ln215" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 64 'and' 'and_ln215_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (1.82ns)   --->   "%i = add i6 %i_0_i22, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 65 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %and_ln215_16, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin", label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%rbegin57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_7) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 67 'specregionbegin' 'rbegin57_i' <Predicate = (and_ln215_16)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 68 'br' <Predicate = (and_ln215_16)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 4.18>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%ir1_0_i_i_i21 = phi i10 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %ir, %ReuseLoop_end ]"   --->   Operation 69 'phi' 'ir1_0_i_i_i21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%in_index = phi i10 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %select_ln544, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 70 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%empty_228 = trunc i10 %in_index to i7" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 71 'trunc' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %empty_228, i5 0)" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 72 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%empty_229 = or i12 %tmp_s, 31" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 73 'or' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (1.99ns)   --->   "%icmp_ln532 = icmp ugt i12 %tmp_s, %empty_229" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 74 'icmp' 'icmp_ln532' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 75 [1/1] (1.54ns)   --->   "%sub_ln532 = sub i12 %tmp_s, %empty_229" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 75 'sub' 'sub_ln532' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (1.54ns)   --->   "%sub_ln532_22 = sub i12 -1793, %tmp_s" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 76 'sub' 'sub_ln532_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (1.54ns)   --->   "%sub_ln532_23 = sub i12 %empty_229, %tmp_s" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 77 'sub' 'sub_ln532_23' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sub_ln532_24)   --->   "%select_ln532 = select i1 %icmp_ln532, i12 %sub_ln532, i12 %sub_ln532_23" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 78 'select' 'select_ln532' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.69ns)   --->   "%select_ln532_16 = select i1 %icmp_ln532, i12 %sub_ln532_22, i12 %tmp_s" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 79 'select' 'select_ln532_16' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (1.54ns) (out node of the LUT)   --->   "%sub_ln532_24 = sub i12 -1793, %select_ln532" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 80 'sub' 'sub_ln532_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i10 %ir1_0_i_i_i21 to i64" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 81 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%w27_V_addr = getelementptr [576 x i15]* @w27_V, i64 0, i64 %zext_ln532" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 82 'getelementptr' 'w27_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (3.25ns)   --->   "%w27_V_load = load i15* %w27_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 83 'load' 'w27_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 576> <ROM>
ST_11 : Operation 84 [1/1] (1.73ns)   --->   "%ir = add i10 1, %ir1_0_i_i_i21" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 84 'add' 'ir' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln544 = add i10 %in_index, 1" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 85 'add' 'add_ln544' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (1.77ns)   --->   "%icmp_ln544 = icmp ult i10 %add_ln544, 72" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 86 'icmp' 'icmp_ln544' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.68ns)   --->   "%select_ln544 = select i1 %icmp_ln544, i10 %add_ln544, i10 0" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 87 'select' 'select_ln544' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (1.77ns)   --->   "%icmp_ln514 = icmp eq i10 %ir1_0_i_i_i21, -449" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 88 'icmp' 'icmp_ln514' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln514, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.29>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%layer_in_V_13_load_1 = load i2304* @layer_in_V_13, align 16" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 90 'load' 'layer_in_V_13_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_25 = call i2304 @llvm.part.select.i2304(i2304 %layer_in_V_13_load_1, i32 2303, i32 0)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 91 'partselect' 'tmp_25' <Predicate = (icmp_ln532)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (2.39ns)   --->   "%select_ln532_15 = select i1 %icmp_ln532, i2304 %tmp_25, i2304 %layer_in_V_13_load_1" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 92 'select' 'select_ln532_15' <Predicate = true> <Delay = 2.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln532_15 = zext i12 %select_ln532_16 to i2304" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 93 'zext' 'zext_ln532_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [6/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_15, %zext_ln532_15" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 94 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/2] (3.25ns)   --->   "%w27_V_load = load i15* %w27_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 95 'load' 'w27_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 576> <ROM>

State 13 <SV = 12> <Delay = 3.89>
ST_13 : Operation 96 [5/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_15, %zext_ln532_15" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 96 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 97 [4/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_15, %zext_ln532_15" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 97 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 98 [3/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_15, %zext_ln532_15" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 98 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 99 [2/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_15, %zext_ln532_15" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 99 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 100 [1/6] (3.89ns)   --->   "%lshr_ln532 = lshr i2304 %select_ln532_15, %zext_ln532_15" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 100 'lshr' 'lshr_ln532' <Predicate = true> <Delay = 3.89> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.56>
ST_18 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln532)   --->   "%zext_ln532_16 = zext i12 %sub_ln532_24 to i2304" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 101 'zext' 'zext_ln532_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln532)   --->   "%lshr_ln532_8 = lshr i2304 -1, %zext_ln532_16" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 102 'lshr' 'lshr_ln532_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 103 [1/1] (3.56ns) (out node of the LUT)   --->   "%and_ln532 = and i2304 %lshr_ln532, %lshr_ln532_8" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 103 'and' 'and_ln532' <Predicate = true> <Delay = 3.56> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln532 = trunc i2304 %and_ln532 to i32" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 104 'trunc' 'trunc_ln532' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.95>
ST_19 : Operation 105 [6/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w27_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 105 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.95>
ST_20 : Operation 106 [5/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w27_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 106 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 3.95>
ST_21 : Operation 107 [4/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w27_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 107 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.95>
ST_22 : Operation 108 [3/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w27_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 108 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.95>
ST_23 : Operation 109 [2/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w27_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 109 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.95>
ST_24 : Operation 110 [1/6] (3.95ns)   --->   "%p_0 = call fastcc i31 @"product_dense<ap_fixed,ap_fixed,ap_fixed >"(i32 %trunc_ln532, i15 %w27_V_load)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 110 'call' 'p_0' <Predicate = true> <Delay = 3.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 6.80>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_V_21420 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %tmp_V_222, %ReuseLoop_end ]"   --->   Operation 111 'phi' 'tmp_V_21420' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_V_21518 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %tmp_V_223, %ReuseLoop_end ]"   --->   Operation 112 'phi' 'tmp_V_21518' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_V_21616 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %tmp_V_224, %ReuseLoop_end ]"   --->   Operation 113 'phi' 'tmp_V_21616' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_V_21714 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %tmp_V_225, %ReuseLoop_end ]"   --->   Operation 114 'phi' 'tmp_V_21714' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_V_21812 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %tmp_V_226, %ReuseLoop_end ]"   --->   Operation 115 'phi' 'tmp_V_21812' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_V_21910 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %tmp_V_227, %ReuseLoop_end ]"   --->   Operation 116 'phi' 'tmp_V_21910' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_V_2208 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %tmp_V_228, %ReuseLoop_end ]"   --->   Operation 117 'phi' 'tmp_V_2208' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_V_2216 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %tmp_V_229, %ReuseLoop_end ]"   --->   Operation 118 'phi' 'tmp_V_2216' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>.region_begin" ], [ %add_ln521, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:521->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 119 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str121) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str121)" [firmware/nnet_utils/nnet_dense_resource.h:514->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 121 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:515->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 122 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (2.19ns)   --->   "%add_ln521 = add i20 1821, %phi_mul" [firmware/nnet_utils/nnet_dense_resource.h:521->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 123 'add' 'add_ln521' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %phi_mul, i32 17, i32 19)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 124 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (2.47ns)   --->   "%tmp_8 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %tmp_V_21420, i32 %tmp_V_21518, i32 %tmp_V_21616, i32 %tmp_V_21714, i32 %tmp_V_21812, i32 %tmp_V_21910, i32 %tmp_V_2208, i32 %tmp_V_2216, i3 %trunc_ln)" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 125 'mux' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i31 %p_0 to i32" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 126 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (2.55ns)   --->   "%acc_0_V = add i32 %sext_ln703, %tmp_8" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 127 'add' 'acc_0_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [1/1] (1.76ns)   --->   "switch i3 %trunc_ln, label %branch7 [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 128 'switch' <Predicate = true> <Delay = 1.76>
ST_25 : Operation 129 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 129 'br' <Predicate = (trunc_ln == 6)> <Delay = 1.76>
ST_25 : Operation 130 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 130 'br' <Predicate = (trunc_ln == 5)> <Delay = 1.76>
ST_25 : Operation 131 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 131 'br' <Predicate = (trunc_ln == 4)> <Delay = 1.76>
ST_25 : Operation 132 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 132 'br' <Predicate = (trunc_ln == 3)> <Delay = 1.76>
ST_25 : Operation 133 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 133 'br' <Predicate = (trunc_ln == 2)> <Delay = 1.76>
ST_25 : Operation 134 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 134 'br' <Predicate = (trunc_ln == 1)> <Delay = 1.76>
ST_25 : Operation 135 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:532->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 135 'br' <Predicate = (trunc_ln == 7)> <Delay = 1.76>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_V_229 = phi i32 [ %acc_0_V, %branch7 ], [ %tmp_V_2216, %branch6 ], [ %tmp_V_2216, %branch5 ], [ %tmp_V_2216, %branch4 ], [ %tmp_V_2216, %branch3 ], [ %tmp_V_2216, %branch2 ], [ %tmp_V_2216, %branch1 ], [ %tmp_V_2216, %ReuseLoop_begin ]"   --->   Operation 136 'phi' 'tmp_V_229' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_V_228 = phi i32 [ %tmp_V_2208, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_V_2208, %branch5 ], [ %tmp_V_2208, %branch4 ], [ %tmp_V_2208, %branch3 ], [ %tmp_V_2208, %branch2 ], [ %tmp_V_2208, %branch1 ], [ %tmp_V_2208, %ReuseLoop_begin ]"   --->   Operation 137 'phi' 'tmp_V_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_V_227 = phi i32 [ %tmp_V_21910, %branch7 ], [ %tmp_V_21910, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_V_21910, %branch4 ], [ %tmp_V_21910, %branch3 ], [ %tmp_V_21910, %branch2 ], [ %tmp_V_21910, %branch1 ], [ %tmp_V_21910, %ReuseLoop_begin ]"   --->   Operation 138 'phi' 'tmp_V_227' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_V_226 = phi i32 [ %tmp_V_21812, %branch7 ], [ %tmp_V_21812, %branch6 ], [ %tmp_V_21812, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_V_21812, %branch3 ], [ %tmp_V_21812, %branch2 ], [ %tmp_V_21812, %branch1 ], [ %tmp_V_21812, %ReuseLoop_begin ]"   --->   Operation 139 'phi' 'tmp_V_226' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_V_225 = phi i32 [ %tmp_V_21714, %branch7 ], [ %tmp_V_21714, %branch6 ], [ %tmp_V_21714, %branch5 ], [ %tmp_V_21714, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_V_21714, %branch2 ], [ %tmp_V_21714, %branch1 ], [ %tmp_V_21714, %ReuseLoop_begin ]"   --->   Operation 140 'phi' 'tmp_V_225' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_V_224 = phi i32 [ %tmp_V_21616, %branch7 ], [ %tmp_V_21616, %branch6 ], [ %tmp_V_21616, %branch5 ], [ %tmp_V_21616, %branch4 ], [ %tmp_V_21616, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_V_21616, %branch1 ], [ %tmp_V_21616, %ReuseLoop_begin ]"   --->   Operation 141 'phi' 'tmp_V_224' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V_223 = phi i32 [ %tmp_V_21518, %branch7 ], [ %tmp_V_21518, %branch6 ], [ %tmp_V_21518, %branch5 ], [ %tmp_V_21518, %branch4 ], [ %tmp_V_21518, %branch3 ], [ %tmp_V_21518, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_V_21518, %ReuseLoop_begin ]"   --->   Operation 142 'phi' 'tmp_V_223' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_V_222 = phi i32 [ %tmp_V_21420, %branch7 ], [ %tmp_V_21420, %branch6 ], [ %tmp_V_21420, %branch5 ], [ %tmp_V_21420, %branch4 ], [ %tmp_V_21420, %branch3 ], [ %tmp_V_21420, %branch2 ], [ %tmp_V_21420, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 143 'phi' 'tmp_V_222' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%empty_230 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str121, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:544->firmware/nnet_utils/nnet_dense_resource.h:656->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 144 'specregionend' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%empty_231 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 145 'speclooptripcount' 'empty_231' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 146 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_222)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 146 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 27 <SV = 26> <Delay = 2.18>
ST_27 : Operation 147 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_223)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 147 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 148 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_224)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 148 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 29 <SV = 28> <Delay = 2.18>
ST_29 : Operation 149 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_225)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 149 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 30 <SV = 29> <Delay = 2.18>
ST_30 : Operation 150 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_226)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 150 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 31 <SV = 30> <Delay = 2.18>
ST_31 : Operation 151 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_227)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 151 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 32 <SV = 31> <Delay = 2.18>
ST_32 : Operation 152 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_228)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 152 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 33 <SV = 32> <Delay = 4.45>
ST_33 : Operation 153 [1/1] (0.00ns)   --->   "%rend58_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_7, i32 %rbegin57_i) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:226->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 153 'specregionend' 'rend58_i' <Predicate = (and_ln215_16)> <Delay = 0.00>
ST_33 : Operation 154 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_229)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 154 'write' <Predicate = (and_ln215_16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_33 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:234->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 155 'br' <Predicate = (and_ln215_16)> <Delay = 0.00>
ST_33 : Operation 156 [1/1] (2.47ns)   --->   "%icmp_ln237 = icmp eq i32 %pX_2_load, 5" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 156 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %0, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 158 [1/1] (2.55ns)   --->   "%add_ln250 = add nsw i32 %pX_2_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 158 'add' 'add_ln250' <Predicate = (!icmp_ln237)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 159 [1/1] (1.76ns)   --->   "store i32 %add_ln250, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 159 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_33 : Operation 160 [1/1] (2.55ns)   --->   "%add_ln252 = add i32 %sX_2_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 160 'add' 'add_ln252' <Predicate = (!icmp_ln237 & !icmp_ln215)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 161 [1/1] (0.69ns)   --->   "%select_ln252 = select i1 %icmp_ln215, i32 2, i32 %add_ln252" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 161 'select' 'select_ln252' <Predicate = (!icmp_ln237)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 162 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:239->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 162 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_33 : Operation 163 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:240->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 163 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_33 : Operation 164 [1/1] (2.47ns)   --->   "%icmp_ln241 = icmp eq i32 %pY_2_load, 5" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 164 'icmp' 'icmp_ln241' <Predicate = (icmp_ln237)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %1, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 165 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_33 : Operation 166 [1/1] (2.55ns)   --->   "%add_ln245 = add nsw i32 %pY_2_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 166 'add' 'add_ln245' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 167 [1/1] (1.76ns)   --->   "store i32 %add_ln245, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 167 'store' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_33 : Operation 168 [1/1] (2.55ns)   --->   "%add_ln247 = add i32 %sY_2_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 168 'add' 'add_ln247' <Predicate = (icmp_ln237 & !icmp_ln241 & !icmp_ln215_22)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 169 [1/1] (0.69ns)   --->   "%select_ln247 = select i1 %icmp_ln215_22, i32 2, i32 %add_ln247" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 169 'select' 'select_ln247' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 170 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:242->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 170 'store' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>
ST_33 : Operation 171 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:244->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 171 'br' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>

State 34 <SV = 33> <Delay = 1.76>
ST_34 : Operation 172 [1/1] (1.76ns)   --->   "store i32 %select_ln252, i32* @sX_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 172 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 173 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 174 'br' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 [ %select_ln247, %2 ], [ 0, %1 ]" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 175 'phi' 'storemerge_i' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (0.00ns)   --->   "store i32 %storemerge_i, i32* @sY_2, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:243->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 176 'store' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_34 : Operation 177 [1/1] (0.00ns)   --->   "br label %5" [firmware/nnet_utils/nnet_conv2d_stream.h:249->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 177 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_34 : Operation 178 [1/1] (1.42ns)   --->   "%icmp_ln206 = icmp eq i6 %i_0_i22, -29" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 178 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 179 [1/1] (0.00ns)   --->   "%empty_232 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 179 'speclooptripcount' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %"conv_2d_large_cl_nopad_pad_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config27>.exit", label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 181 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:273]   --->   Operation 181 'ret' <Predicate = (icmp_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_in_row_Array_V_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_2_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w27_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0    (specinterface    ) [ 00000000000000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln206             (br               ) [ 01111111111111111111111111111111111]
tmp_V                (read             ) [ 00011111111000000000000000000000000]
tmp_V_215            (read             ) [ 00001111111000000000000000000000000]
tmp_V_216            (read             ) [ 00000111111000000000000000000000000]
tmp_V_217            (read             ) [ 00000011111000000000000000000000000]
tmp_V_218            (read             ) [ 00000001111000000000000000000000000]
tmp_V_219            (read             ) [ 00000000111000000000000000000000000]
tmp_V_220            (read             ) [ 00000000011000000000000000000000000]
tmp_V_221            (read             ) [ 00000000001000000000000000000000000]
i_0_i22              (phi              ) [ 00111111111111111111111111111111111]
tmpdata_V            (bitconcatenate   ) [ 00000000000000000000000000000000000]
layer_in_V_13_load   (load             ) [ 00000000000000000000000000000000000]
call_ret             (call             ) [ 00000000000000000000000000000000000]
store_ln210          (store            ) [ 00000000000000000000000000000000000]
sX_2_load            (load             ) [ 00000000000111111111111111111111110]
icmp_ln215           (icmp             ) [ 00000000000111111111111111111111110]
sY_2_load            (load             ) [ 00000000000111111111111111111111110]
icmp_ln215_22        (icmp             ) [ 00000000000111111111111111111111110]
pY_2_load            (load             ) [ 00000000000111111111111111111111110]
tmp_23               (partselect       ) [ 00000000000000000000000000000000000]
icmp_ln215_23        (icmp             ) [ 00000000000000000000000000000000000]
pX_2_load            (load             ) [ 00000000000111111111111111111111110]
tmp_24               (partselect       ) [ 00000000000000000000000000000000000]
icmp_ln215_24        (icmp             ) [ 00000000000000000000000000000000000]
and_ln215            (and              ) [ 00000000000000000000000000000000000]
and_ln215_15         (and              ) [ 00000000000000000000000000000000000]
and_ln215_16         (and              ) [ 00111111111111111111111111111111111]
i                    (add              ) [ 01111111111111111111111111111111111]
br_ln215             (br               ) [ 00000000000000000000000000000000000]
rbegin57_i           (specregionbegin  ) [ 00000000000111111111111111111111110]
br_ln514             (br               ) [ 00111111111111111111111111111111111]
ir1_0_i_i_i21        (phi              ) [ 00000000000111111111111111000000000]
in_index             (phi              ) [ 00000000000111111111111111000000000]
empty_228            (trunc            ) [ 00000000000000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 00000000000000000000000000000000000]
empty_229            (or               ) [ 00000000000000000000000000000000000]
icmp_ln532           (icmp             ) [ 00000000000110000000000000000000000]
sub_ln532            (sub              ) [ 00000000000000000000000000000000000]
sub_ln532_22         (sub              ) [ 00000000000000000000000000000000000]
sub_ln532_23         (sub              ) [ 00000000000000000000000000000000000]
select_ln532         (select           ) [ 00000000000000000000000000000000000]
select_ln532_16      (select           ) [ 00000000000110000000000000000000000]
sub_ln532_24         (sub              ) [ 00000000000111111110000000000000000]
zext_ln532           (zext             ) [ 00000000000000000000000000000000000]
w27_V_addr           (getelementptr    ) [ 00000000000110000000000000000000000]
ir                   (add              ) [ 00111111111111111111111111111111111]
add_ln544            (add              ) [ 00000000000000000000000000000000000]
icmp_ln544           (icmp             ) [ 00000000000000000000000000000000000]
select_ln544         (select           ) [ 00111111111111111111111111111111111]
icmp_ln514           (icmp             ) [ 00111111111111111111111111111111111]
br_ln514             (br               ) [ 00111111111111111111111111111111111]
layer_in_V_13_load_1 (load             ) [ 00000000000000000000000000000000000]
tmp_25               (partselect       ) [ 00000000000000000000000000000000000]
select_ln532_15      (select           ) [ 00000000000101111100000000000000000]
zext_ln532_15        (zext             ) [ 00000000000101111100000000000000000]
w27_V_load           (load             ) [ 00000000000101111111111110000000000]
lshr_ln532           (lshr             ) [ 00000000000100000010000000000000000]
zext_ln532_16        (zext             ) [ 00000000000000000000000000000000000]
lshr_ln532_8         (lshr             ) [ 00000000000000000000000000000000000]
and_ln532            (and              ) [ 00000000000000000000000000000000000]
trunc_ln532          (trunc            ) [ 00000000000100000001111110000000000]
p_0                  (call             ) [ 00000000000100000000000001000000000]
tmp_V_21420          (phi              ) [ 00000000000111111111111111000000000]
tmp_V_21518          (phi              ) [ 00000000000111111111111111000000000]
tmp_V_21616          (phi              ) [ 00000000000111111111111111000000000]
tmp_V_21714          (phi              ) [ 00000000000111111111111111000000000]
tmp_V_21812          (phi              ) [ 00000000000111111111111111000000000]
tmp_V_21910          (phi              ) [ 00000000000111111111111111000000000]
tmp_V_2208           (phi              ) [ 00000000000111111111111111000000000]
tmp_V_2216           (phi              ) [ 00000000000111111111111111000000000]
phi_mul              (phi              ) [ 00000000000111111111111111000000000]
specloopname_ln514   (specloopname     ) [ 00000000000000000000000000000000000]
tmp                  (specregionbegin  ) [ 00000000000000000000000000000000000]
specpipeline_ln515   (specpipeline     ) [ 00000000000000000000000000000000000]
add_ln521            (add              ) [ 00111111111111111111111111111111111]
trunc_ln             (partselect       ) [ 00111111111111111111111111111111111]
tmp_8                (mux              ) [ 00000000000000000000000000000000000]
sext_ln703           (sext             ) [ 00000000000000000000000000000000000]
acc_0_V              (add              ) [ 00000000000000000000000000000000000]
switch_ln532         (switch           ) [ 00000000000000000000000000000000000]
br_ln532             (br               ) [ 00000000000000000000000000000000000]
br_ln532             (br               ) [ 00000000000000000000000000000000000]
br_ln532             (br               ) [ 00000000000000000000000000000000000]
br_ln532             (br               ) [ 00000000000000000000000000000000000]
br_ln532             (br               ) [ 00000000000000000000000000000000000]
br_ln532             (br               ) [ 00000000000000000000000000000000000]
br_ln532             (br               ) [ 00000000000000000000000000000000000]
tmp_V_229            (phi              ) [ 00111111111111111111111111111111111]
tmp_V_228            (phi              ) [ 00111111111111111111111111111111111]
tmp_V_227            (phi              ) [ 00111111111111111111111111111111111]
tmp_V_226            (phi              ) [ 00111111111111111111111111111111111]
tmp_V_225            (phi              ) [ 00111111111111111111111111111111111]
tmp_V_224            (phi              ) [ 00111111111111111111111111111111111]
tmp_V_223            (phi              ) [ 00111111111111111111111111111111111]
tmp_V_222            (phi              ) [ 00111111111111111111111111111111111]
empty_230            (specregionend    ) [ 00000000000000000000000000000000000]
empty_231            (speclooptripcount) [ 00000000000000000000000000000000000]
write_ln229          (write            ) [ 00000000000000000000000000000000000]
write_ln229          (write            ) [ 00000000000000000000000000000000000]
write_ln229          (write            ) [ 00000000000000000000000000000000000]
write_ln229          (write            ) [ 00000000000000000000000000000000000]
write_ln229          (write            ) [ 00000000000000000000000000000000000]
write_ln229          (write            ) [ 00000000000000000000000000000000000]
write_ln229          (write            ) [ 00000000000000000000000000000000000]
rend58_i             (specregionend    ) [ 00000000000000000000000000000000000]
write_ln229          (write            ) [ 00000000000000000000000000000000000]
br_ln234             (br               ) [ 00000000000000000000000000000000000]
icmp_ln237           (icmp             ) [ 00111111111111111111111111111111111]
br_ln237             (br               ) [ 00000000000000000000000000000000000]
add_ln250            (add              ) [ 00000000000000000000000000000000000]
store_ln250          (store            ) [ 00000000000000000000000000000000000]
add_ln252            (add              ) [ 00000000000000000000000000000000000]
select_ln252         (select           ) [ 00000000000000000000000000000000001]
store_ln239          (store            ) [ 00000000000000000000000000000000000]
store_ln240          (store            ) [ 00000000000000000000000000000000000]
icmp_ln241           (icmp             ) [ 00111111111111111111111111111111111]
br_ln241             (br               ) [ 00000000000000000000000000000000000]
add_ln245            (add              ) [ 00000000000000000000000000000000000]
store_ln245          (store            ) [ 00000000000000000000000000000000000]
add_ln247            (add              ) [ 00000000000000000000000000000000000]
select_ln247         (select           ) [ 00111111111111111111111111111111111]
store_ln242          (store            ) [ 00000000000000000000000000000000000]
br_ln244             (br               ) [ 00111111111111111111111111111111111]
store_ln252          (store            ) [ 00000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000000000000]
storemerge_i         (phi              ) [ 00000000000000000000000000000000001]
store_ln243          (store            ) [ 00000000000000000000000000000000000]
br_ln249             (br               ) [ 00000000000000000000000000000000000]
icmp_ln206           (icmp             ) [ 00111111111111111111111111111111111]
empty_232            (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln206             (br               ) [ 01111111111111111111111111111111111]
ret_ln273            (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_V_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_2_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_2_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_2_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_2_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_2_0_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_2_1_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_2_0_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_2_1_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_2_0_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_2_1_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_2_0_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_2_1_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_2_0_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_2_1_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_2_0_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_2_1_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_2_1_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sX_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pY_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pX_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="w27_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w27_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="9"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config27>"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i2304"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product_dense<ap_fixed,ap_fixed,ap_fixed >"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="grp_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 tmp_V_215/3 tmp_V_216/4 tmp_V_217/5 tmp_V_218/6 tmp_V_219/7 tmp_V_220/8 tmp_V_221/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln229/26 write_ln229/27 write_ln229/28 write_ln229/29 write_ln229/30 write_ln229/31 write_ln229/32 write_ln229/33 "/>
</bind>
</comp>

<comp id="169" class="1004" name="w27_V_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w27_V_addr/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w27_V_load/11 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_0_i22_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="9"/>
<pin id="184" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="i_0_i22 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_0_i22_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="9"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i22/10 "/>
</bind>
</comp>

<comp id="194" class="1005" name="ir1_0_i_i_i21_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="1"/>
<pin id="196" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ir1_0_i_i_i21 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="ir1_0_i_i_i21_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir1_0_i_i_i21/11 "/>
</bind>
</comp>

<comp id="205" class="1005" name="in_index_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_index (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="in_index_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index/11 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_V_21420_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="15"/>
<pin id="218" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_21420 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_V_21420_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="15"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_21420/25 "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_V_21518_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="15"/>
<pin id="229" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_21518 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_V_21518_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="15"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_21518/25 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_V_21616_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="15"/>
<pin id="240" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_21616 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_V_21616_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="15"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_21616/25 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_V_21714_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="15"/>
<pin id="251" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_21714 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_V_21714_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="15"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="32" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_21714/25 "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_V_21812_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="15"/>
<pin id="262" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_21812 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_V_21812_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="15"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_21812/25 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_V_21910_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="15"/>
<pin id="273" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_21910 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_V_21910_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="15"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_21910/25 "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_V_2208_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="15"/>
<pin id="284" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_2208 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_V_2208_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="15"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_2208/25 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_V_2216_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="15"/>
<pin id="295" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="tmp_V_2216 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_V_2216_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="15"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_2216/25 "/>
</bind>
</comp>

<comp id="304" class="1005" name="phi_mul_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="20" slack="15"/>
<pin id="306" dir="1" index="1" bw="20" slack="15"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="phi_mul_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="15"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="20" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/25 "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_V_229_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_229 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_V_229_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="4" bw="32" slack="0"/>
<pin id="326" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="32" slack="0"/>
<pin id="328" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="8" bw="32" slack="0"/>
<pin id="330" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="10" bw="32" slack="0"/>
<pin id="332" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="12" bw="32" slack="0"/>
<pin id="334" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="14" bw="32" slack="0"/>
<pin id="336" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_229/25 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_V_228_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_228 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_V_228_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="4" bw="32" slack="0"/>
<pin id="357" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="6" bw="32" slack="0"/>
<pin id="359" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="8" bw="32" slack="0"/>
<pin id="361" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="10" bw="32" slack="0"/>
<pin id="363" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="12" bw="32" slack="0"/>
<pin id="365" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="14" bw="32" slack="0"/>
<pin id="367" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_228/25 "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_V_227_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_227 (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_V_227_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="4" bw="32" slack="0"/>
<pin id="388" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="6" bw="32" slack="0"/>
<pin id="390" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="8" bw="32" slack="0"/>
<pin id="392" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="10" bw="32" slack="0"/>
<pin id="394" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="12" bw="32" slack="0"/>
<pin id="396" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="14" bw="32" slack="0"/>
<pin id="398" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_227/25 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_V_226_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_226 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_V_226_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="4" bw="32" slack="0"/>
<pin id="419" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="6" bw="32" slack="0"/>
<pin id="421" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="8" bw="32" slack="0"/>
<pin id="423" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="10" bw="32" slack="0"/>
<pin id="425" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="12" bw="32" slack="0"/>
<pin id="427" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="14" bw="32" slack="0"/>
<pin id="429" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_226/25 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_V_225_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_225 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_V_225_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="32" slack="0"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="4" bw="32" slack="0"/>
<pin id="450" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="6" bw="32" slack="0"/>
<pin id="452" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="8" bw="32" slack="0"/>
<pin id="454" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="10" bw="32" slack="0"/>
<pin id="456" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="12" bw="32" slack="0"/>
<pin id="458" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="14" bw="32" slack="0"/>
<pin id="460" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_225/25 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_V_224_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_224 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_V_224_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="4" bw="32" slack="0"/>
<pin id="481" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="6" bw="32" slack="0"/>
<pin id="483" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="8" bw="32" slack="0"/>
<pin id="485" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="10" bw="32" slack="0"/>
<pin id="487" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="12" bw="32" slack="0"/>
<pin id="489" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="14" bw="32" slack="0"/>
<pin id="491" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_224/25 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp_V_223_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_223 (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_V_223_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="4" bw="32" slack="0"/>
<pin id="512" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="6" bw="32" slack="0"/>
<pin id="514" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="8" bw="32" slack="0"/>
<pin id="516" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="10" bw="32" slack="0"/>
<pin id="518" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="12" bw="32" slack="0"/>
<pin id="520" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="14" bw="32" slack="0"/>
<pin id="522" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_223/25 "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_V_222_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_222 (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_V_222_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="4" bw="32" slack="0"/>
<pin id="543" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="6" bw="32" slack="0"/>
<pin id="545" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="8" bw="32" slack="0"/>
<pin id="547" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="10" bw="32" slack="0"/>
<pin id="549" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="12" bw="32" slack="0"/>
<pin id="551" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="14" bw="32" slack="0"/>
<pin id="553" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_222/25 "/>
</bind>
</comp>

<comp id="563" class="1005" name="storemerge_i_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="567" class="1004" name="storemerge_i_phi_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="570" dir="0" index="2" bw="1" slack="1"/>
<pin id="571" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/34 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="0" index="2" bw="15" slack="7"/>
<pin id="578" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/19 "/>
</bind>
</comp>

<comp id="580" class="1004" name="call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2304" slack="0"/>
<pin id="582" dir="0" index="1" bw="256" slack="0"/>
<pin id="583" dir="0" index="2" bw="2304" slack="0"/>
<pin id="584" dir="0" index="3" bw="32" slack="0"/>
<pin id="585" dir="0" index="4" bw="32" slack="0"/>
<pin id="586" dir="0" index="5" bw="32" slack="0"/>
<pin id="587" dir="0" index="6" bw="32" slack="0"/>
<pin id="588" dir="0" index="7" bw="32" slack="0"/>
<pin id="589" dir="0" index="8" bw="32" slack="0"/>
<pin id="590" dir="0" index="9" bw="32" slack="0"/>
<pin id="591" dir="0" index="10" bw="32" slack="0"/>
<pin id="592" dir="0" index="11" bw="32" slack="0"/>
<pin id="593" dir="0" index="12" bw="32" slack="0"/>
<pin id="594" dir="0" index="13" bw="32" slack="0"/>
<pin id="595" dir="0" index="14" bw="32" slack="0"/>
<pin id="596" dir="0" index="15" bw="32" slack="0"/>
<pin id="597" dir="0" index="16" bw="32" slack="0"/>
<pin id="598" dir="0" index="17" bw="32" slack="0"/>
<pin id="599" dir="0" index="18" bw="32" slack="0"/>
<pin id="600" dir="1" index="19" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2304" slack="0"/>
<pin id="620" dir="1" index="1" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_13_load/10 layer_in_V_13_load_1/12 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmpdata_V_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="256" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="1"/>
<pin id="626" dir="0" index="2" bw="32" slack="2"/>
<pin id="627" dir="0" index="3" bw="32" slack="3"/>
<pin id="628" dir="0" index="4" bw="32" slack="4"/>
<pin id="629" dir="0" index="5" bw="32" slack="5"/>
<pin id="630" dir="0" index="6" bw="32" slack="6"/>
<pin id="631" dir="0" index="7" bw="32" slack="7"/>
<pin id="632" dir="0" index="8" bw="32" slack="8"/>
<pin id="633" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpdata_V/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln210_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="2304" slack="0"/>
<pin id="638" dir="0" index="1" bw="2304" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sX_2_load_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln215_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sY_2_load_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln215_22_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_22/10 "/>
</bind>
</comp>

<comp id="662" class="1004" name="pY_2_load_load_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_23_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="31" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="0" index="3" bw="6" slack="0"/>
<pin id="671" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln215_23_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="31" slack="0"/>
<pin id="678" dir="0" index="1" bw="31" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_23/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="pX_2_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_24_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="31" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="0" index="3" bw="6" slack="0"/>
<pin id="691" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/10 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln215_24_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="31" slack="0"/>
<pin id="698" dir="0" index="1" bw="31" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_24/10 "/>
</bind>
</comp>

<comp id="702" class="1004" name="and_ln215_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/10 "/>
</bind>
</comp>

<comp id="708" class="1004" name="and_ln215_15_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_15/10 "/>
</bind>
</comp>

<comp id="714" class="1004" name="and_ln215_16_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_16/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="i_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="6" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="726" class="1004" name="empty_228_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="10" slack="0"/>
<pin id="728" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_228/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_s_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="12" slack="0"/>
<pin id="732" dir="0" index="1" bw="7" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="738" class="1004" name="empty_229_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="12" slack="0"/>
<pin id="740" dir="0" index="1" bw="12" slack="0"/>
<pin id="741" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_229/11 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln532_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="0"/>
<pin id="746" dir="0" index="1" bw="12" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln532/11 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sub_ln532_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="0"/>
<pin id="752" dir="0" index="1" bw="12" slack="0"/>
<pin id="753" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sub_ln532_22_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="12" slack="0"/>
<pin id="758" dir="0" index="1" bw="12" slack="0"/>
<pin id="759" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532_22/11 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sub_ln532_23_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="12" slack="0"/>
<pin id="764" dir="0" index="1" bw="12" slack="0"/>
<pin id="765" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532_23/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln532_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="12" slack="0"/>
<pin id="771" dir="0" index="2" bw="12" slack="0"/>
<pin id="772" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/11 "/>
</bind>
</comp>

<comp id="776" class="1004" name="select_ln532_16_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="12" slack="0"/>
<pin id="779" dir="0" index="2" bw="12" slack="0"/>
<pin id="780" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532_16/11 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sub_ln532_24_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="12" slack="0"/>
<pin id="786" dir="0" index="1" bw="12" slack="0"/>
<pin id="787" dir="1" index="2" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln532_24/11 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln532_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="0"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532/11 "/>
</bind>
</comp>

<comp id="795" class="1004" name="ir_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="10" slack="0"/>
<pin id="798" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/11 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln544_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln544/11 "/>
</bind>
</comp>

<comp id="807" class="1004" name="icmp_ln544_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="10" slack="0"/>
<pin id="809" dir="0" index="1" bw="10" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln544/11 "/>
</bind>
</comp>

<comp id="813" class="1004" name="select_ln544_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="10" slack="0"/>
<pin id="816" dir="0" index="2" bw="10" slack="0"/>
<pin id="817" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/11 "/>
</bind>
</comp>

<comp id="821" class="1004" name="icmp_ln514_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="10" slack="0"/>
<pin id="823" dir="0" index="1" bw="10" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln514/11 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_25_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="2304" slack="0"/>
<pin id="829" dir="0" index="1" bw="2304" slack="0"/>
<pin id="830" dir="0" index="2" bw="13" slack="0"/>
<pin id="831" dir="0" index="3" bw="1" slack="0"/>
<pin id="832" dir="1" index="4" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="837" class="1004" name="select_ln532_15_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="0" index="1" bw="2304" slack="0"/>
<pin id="840" dir="0" index="2" bw="2304" slack="0"/>
<pin id="841" dir="1" index="3" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532_15/12 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln532_15_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="12" slack="1"/>
<pin id="846" dir="1" index="1" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532_15/12 "/>
</bind>
</comp>

<comp id="847" class="1004" name="grp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2304" slack="0"/>
<pin id="849" dir="0" index="1" bw="12" slack="0"/>
<pin id="850" dir="1" index="2" bw="2304" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln532/12 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln532_16_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="12" slack="7"/>
<pin id="855" dir="1" index="1" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln532_16/18 "/>
</bind>
</comp>

<comp id="856" class="1004" name="lshr_ln532_8_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="12" slack="0"/>
<pin id="859" dir="1" index="2" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln532_8/18 "/>
</bind>
</comp>

<comp id="862" class="1004" name="and_ln532_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2304" slack="1"/>
<pin id="864" dir="0" index="1" bw="2304" slack="0"/>
<pin id="865" dir="1" index="2" bw="2304" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln532/18 "/>
</bind>
</comp>

<comp id="867" class="1004" name="trunc_ln532_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2304" slack="0"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln532/18 "/>
</bind>
</comp>

<comp id="871" class="1004" name="add_ln521_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="12" slack="0"/>
<pin id="873" dir="0" index="1" bw="20" slack="0"/>
<pin id="874" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521/25 "/>
</bind>
</comp>

<comp id="877" class="1004" name="trunc_ln_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="3" slack="0"/>
<pin id="879" dir="0" index="1" bw="20" slack="0"/>
<pin id="880" dir="0" index="2" bw="6" slack="0"/>
<pin id="881" dir="0" index="3" bw="6" slack="0"/>
<pin id="882" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/25 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_8_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="0" index="2" bw="32" slack="0"/>
<pin id="891" dir="0" index="3" bw="32" slack="0"/>
<pin id="892" dir="0" index="4" bw="32" slack="0"/>
<pin id="893" dir="0" index="5" bw="32" slack="0"/>
<pin id="894" dir="0" index="6" bw="32" slack="0"/>
<pin id="895" dir="0" index="7" bw="32" slack="0"/>
<pin id="896" dir="0" index="8" bw="32" slack="0"/>
<pin id="897" dir="0" index="9" bw="3" slack="0"/>
<pin id="898" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/25 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext_ln703_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="31" slack="1"/>
<pin id="911" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/25 "/>
</bind>
</comp>

<comp id="912" class="1004" name="acc_0_V_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="31" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/25 "/>
</bind>
</comp>

<comp id="926" class="1004" name="icmp_ln237_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="23"/>
<pin id="928" dir="0" index="1" bw="32" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/33 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln250_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="23"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/33 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln250_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="0"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/33 "/>
</bind>
</comp>

<comp id="942" class="1004" name="add_ln252_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="23"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/33 "/>
</bind>
</comp>

<comp id="947" class="1004" name="select_ln252_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="23"/>
<pin id="949" dir="0" index="1" bw="32" slack="0"/>
<pin id="950" dir="0" index="2" bw="32" slack="0"/>
<pin id="951" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln252/33 "/>
</bind>
</comp>

<comp id="954" class="1004" name="store_ln239_store_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/33 "/>
</bind>
</comp>

<comp id="960" class="1004" name="store_ln240_store_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/33 "/>
</bind>
</comp>

<comp id="966" class="1004" name="icmp_ln241_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="23"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/33 "/>
</bind>
</comp>

<comp id="971" class="1004" name="add_ln245_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="23"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/33 "/>
</bind>
</comp>

<comp id="976" class="1004" name="store_ln245_store_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/33 "/>
</bind>
</comp>

<comp id="982" class="1004" name="add_ln247_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="23"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/33 "/>
</bind>
</comp>

<comp id="987" class="1004" name="select_ln247_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="23"/>
<pin id="989" dir="0" index="1" bw="32" slack="0"/>
<pin id="990" dir="0" index="2" bw="32" slack="0"/>
<pin id="991" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247/33 "/>
</bind>
</comp>

<comp id="994" class="1004" name="store_ln242_store_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="0"/>
<pin id="997" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/33 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="store_ln252_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="0" index="1" bw="32" slack="0"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/34 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="store_ln243_store_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="32" slack="0"/>
<pin id="1008" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/34 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="icmp_ln206_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="6" slack="24"/>
<pin id="1013" dir="0" index="1" bw="6" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/34 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="tmp_V_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="8"/>
<pin id="1019" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmp_V_215_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="7"/>
<pin id="1024" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_V_215 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmp_V_216_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="6"/>
<pin id="1029" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_V_216 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_V_217_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="5"/>
<pin id="1034" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_217 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="tmp_V_218_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="4"/>
<pin id="1039" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V_218 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="tmp_V_219_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="3"/>
<pin id="1044" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_219 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="tmp_V_220_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="2"/>
<pin id="1049" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_220 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp_V_221_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_221 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="sX_2_load_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="23"/>
<pin id="1059" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sX_2_load "/>
</bind>
</comp>

<comp id="1062" class="1005" name="icmp_ln215_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="23"/>
<pin id="1064" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="sY_2_load_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="23"/>
<pin id="1069" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="sY_2_load "/>
</bind>
</comp>

<comp id="1072" class="1005" name="icmp_ln215_22_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="23"/>
<pin id="1074" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="icmp_ln215_22 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="pY_2_load_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="23"/>
<pin id="1079" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="pY_2_load "/>
</bind>
</comp>

<comp id="1083" class="1005" name="pX_2_load_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="23"/>
<pin id="1085" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="pX_2_load "/>
</bind>
</comp>

<comp id="1089" class="1005" name="and_ln215_16_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln215_16 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="i_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="6" slack="0"/>
<pin id="1095" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1098" class="1005" name="icmp_ln532_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln532 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="select_ln532_16_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="12" slack="1"/>
<pin id="1105" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln532_16 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="sub_ln532_24_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="12" slack="7"/>
<pin id="1110" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="sub_ln532_24 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="w27_V_addr_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="10" slack="1"/>
<pin id="1115" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w27_V_addr "/>
</bind>
</comp>

<comp id="1118" class="1005" name="ir_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="10" slack="0"/>
<pin id="1120" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="1123" class="1005" name="select_ln544_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="10" slack="0"/>
<pin id="1125" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="icmp_ln514_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln514 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="select_ln532_15_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="2304" slack="1"/>
<pin id="1134" dir="1" index="1" bw="2304" slack="1"/>
</pin_list>
<bind>
<opset="select_ln532_15 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="zext_ln532_15_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="2304" slack="1"/>
<pin id="1139" dir="1" index="1" bw="2304" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln532_15 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="w27_V_load_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="15" slack="7"/>
<pin id="1144" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="w27_V_load "/>
</bind>
</comp>

<comp id="1147" class="1005" name="lshr_ln532_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="2304" slack="1"/>
<pin id="1149" dir="1" index="1" bw="2304" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln532 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="trunc_ln532_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="1"/>
<pin id="1154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln532 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="p_0_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="31" slack="1"/>
<pin id="1159" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="add_ln521_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="20" slack="0"/>
<pin id="1164" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln521 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="icmp_ln237_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="1"/>
<pin id="1172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="select_ln252_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="1"/>
<pin id="1176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln252 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="icmp_ln241_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="1"/>
<pin id="1181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="select_ln247_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="1"/>
<pin id="1185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln247 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="160"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="150" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="96" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="66" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="86" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="86" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="112" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="338"><net_src comp="297" pin="4"/><net_sink comp="320" pin=2"/></net>

<net id="339"><net_src comp="297" pin="4"/><net_sink comp="320" pin=4"/></net>

<net id="340"><net_src comp="297" pin="4"/><net_sink comp="320" pin=6"/></net>

<net id="341"><net_src comp="297" pin="4"/><net_sink comp="320" pin=8"/></net>

<net id="342"><net_src comp="297" pin="4"/><net_sink comp="320" pin=10"/></net>

<net id="343"><net_src comp="297" pin="4"/><net_sink comp="320" pin=12"/></net>

<net id="344"><net_src comp="297" pin="4"/><net_sink comp="320" pin=14"/></net>

<net id="345"><net_src comp="320" pin="16"/><net_sink comp="315" pin=0"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="369"><net_src comp="286" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="370"><net_src comp="286" pin="4"/><net_sink comp="351" pin=4"/></net>

<net id="371"><net_src comp="286" pin="4"/><net_sink comp="351" pin=6"/></net>

<net id="372"><net_src comp="286" pin="4"/><net_sink comp="351" pin=8"/></net>

<net id="373"><net_src comp="286" pin="4"/><net_sink comp="351" pin=10"/></net>

<net id="374"><net_src comp="286" pin="4"/><net_sink comp="351" pin=12"/></net>

<net id="375"><net_src comp="286" pin="4"/><net_sink comp="351" pin=14"/></net>

<net id="376"><net_src comp="351" pin="16"/><net_sink comp="346" pin=0"/></net>

<net id="380"><net_src comp="377" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="400"><net_src comp="275" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="401"><net_src comp="275" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="402"><net_src comp="275" pin="4"/><net_sink comp="382" pin=6"/></net>

<net id="403"><net_src comp="275" pin="4"/><net_sink comp="382" pin=8"/></net>

<net id="404"><net_src comp="275" pin="4"/><net_sink comp="382" pin=10"/></net>

<net id="405"><net_src comp="275" pin="4"/><net_sink comp="382" pin=12"/></net>

<net id="406"><net_src comp="275" pin="4"/><net_sink comp="382" pin=14"/></net>

<net id="407"><net_src comp="382" pin="16"/><net_sink comp="377" pin=0"/></net>

<net id="411"><net_src comp="408" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="431"><net_src comp="264" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="432"><net_src comp="264" pin="4"/><net_sink comp="413" pin=2"/></net>

<net id="433"><net_src comp="264" pin="4"/><net_sink comp="413" pin=4"/></net>

<net id="434"><net_src comp="264" pin="4"/><net_sink comp="413" pin=8"/></net>

<net id="435"><net_src comp="264" pin="4"/><net_sink comp="413" pin=10"/></net>

<net id="436"><net_src comp="264" pin="4"/><net_sink comp="413" pin=12"/></net>

<net id="437"><net_src comp="264" pin="4"/><net_sink comp="413" pin=14"/></net>

<net id="438"><net_src comp="413" pin="16"/><net_sink comp="408" pin=0"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="462"><net_src comp="253" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="463"><net_src comp="253" pin="4"/><net_sink comp="444" pin=2"/></net>

<net id="464"><net_src comp="253" pin="4"/><net_sink comp="444" pin=4"/></net>

<net id="465"><net_src comp="253" pin="4"/><net_sink comp="444" pin=6"/></net>

<net id="466"><net_src comp="253" pin="4"/><net_sink comp="444" pin=10"/></net>

<net id="467"><net_src comp="253" pin="4"/><net_sink comp="444" pin=12"/></net>

<net id="468"><net_src comp="253" pin="4"/><net_sink comp="444" pin=14"/></net>

<net id="469"><net_src comp="444" pin="16"/><net_sink comp="439" pin=0"/></net>

<net id="473"><net_src comp="470" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="493"><net_src comp="242" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="494"><net_src comp="242" pin="4"/><net_sink comp="475" pin=2"/></net>

<net id="495"><net_src comp="242" pin="4"/><net_sink comp="475" pin=4"/></net>

<net id="496"><net_src comp="242" pin="4"/><net_sink comp="475" pin=6"/></net>

<net id="497"><net_src comp="242" pin="4"/><net_sink comp="475" pin=8"/></net>

<net id="498"><net_src comp="242" pin="4"/><net_sink comp="475" pin=12"/></net>

<net id="499"><net_src comp="242" pin="4"/><net_sink comp="475" pin=14"/></net>

<net id="500"><net_src comp="475" pin="16"/><net_sink comp="470" pin=0"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="524"><net_src comp="231" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="525"><net_src comp="231" pin="4"/><net_sink comp="506" pin=2"/></net>

<net id="526"><net_src comp="231" pin="4"/><net_sink comp="506" pin=4"/></net>

<net id="527"><net_src comp="231" pin="4"/><net_sink comp="506" pin=6"/></net>

<net id="528"><net_src comp="231" pin="4"/><net_sink comp="506" pin=8"/></net>

<net id="529"><net_src comp="231" pin="4"/><net_sink comp="506" pin=10"/></net>

<net id="530"><net_src comp="231" pin="4"/><net_sink comp="506" pin=14"/></net>

<net id="531"><net_src comp="506" pin="16"/><net_sink comp="501" pin=0"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="555"><net_src comp="220" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="556"><net_src comp="220" pin="4"/><net_sink comp="537" pin=2"/></net>

<net id="557"><net_src comp="220" pin="4"/><net_sink comp="537" pin=4"/></net>

<net id="558"><net_src comp="220" pin="4"/><net_sink comp="537" pin=6"/></net>

<net id="559"><net_src comp="220" pin="4"/><net_sink comp="537" pin=8"/></net>

<net id="560"><net_src comp="220" pin="4"/><net_sink comp="537" pin=10"/></net>

<net id="561"><net_src comp="220" pin="4"/><net_sink comp="537" pin=12"/></net>

<net id="562"><net_src comp="537" pin="16"/><net_sink comp="532" pin=0"/></net>

<net id="566"><net_src comp="52" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="110" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="601"><net_src comp="70" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="602"><net_src comp="6" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="603"><net_src comp="8" pin="0"/><net_sink comp="580" pin=4"/></net>

<net id="604"><net_src comp="10" pin="0"/><net_sink comp="580" pin=5"/></net>

<net id="605"><net_src comp="12" pin="0"/><net_sink comp="580" pin=6"/></net>

<net id="606"><net_src comp="14" pin="0"/><net_sink comp="580" pin=7"/></net>

<net id="607"><net_src comp="16" pin="0"/><net_sink comp="580" pin=8"/></net>

<net id="608"><net_src comp="18" pin="0"/><net_sink comp="580" pin=9"/></net>

<net id="609"><net_src comp="20" pin="0"/><net_sink comp="580" pin=10"/></net>

<net id="610"><net_src comp="22" pin="0"/><net_sink comp="580" pin=11"/></net>

<net id="611"><net_src comp="24" pin="0"/><net_sink comp="580" pin=12"/></net>

<net id="612"><net_src comp="26" pin="0"/><net_sink comp="580" pin=13"/></net>

<net id="613"><net_src comp="28" pin="0"/><net_sink comp="580" pin=14"/></net>

<net id="614"><net_src comp="30" pin="0"/><net_sink comp="580" pin=15"/></net>

<net id="615"><net_src comp="32" pin="0"/><net_sink comp="580" pin=16"/></net>

<net id="616"><net_src comp="34" pin="0"/><net_sink comp="580" pin=17"/></net>

<net id="617"><net_src comp="36" pin="0"/><net_sink comp="580" pin=18"/></net>

<net id="621"><net_src comp="4" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="634"><net_src comp="68" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="635"><net_src comp="623" pin="9"/><net_sink comp="580" pin=1"/></net>

<net id="640"><net_src comp="580" pin="19"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="4" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="38" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="56" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="40" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="56" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="42" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="672"><net_src comp="72" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="74" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="76" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="680"><net_src comp="666" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="78" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="44" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="692"><net_src comp="72" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="74" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="76" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="700"><net_src comp="686" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="78" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="646" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="656" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="676" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="696" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="702" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="186" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="80" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="209" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="88" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="726" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="90" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="92" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="730" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="738" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="730" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="738" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="94" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="730" pin="3"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="738" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="730" pin="3"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="744" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="750" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="762" pin="2"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="744" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="756" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="730" pin="3"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="94" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="768" pin="3"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="198" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="799"><net_src comp="98" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="198" pin="4"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="209" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="98" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="100" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="801" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="86" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="825"><net_src comp="198" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="102" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="833"><net_src comp="104" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="618" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="835"><net_src comp="106" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="836"><net_src comp="52" pin="0"/><net_sink comp="827" pin=3"/></net>

<net id="842"><net_src comp="827" pin="4"/><net_sink comp="837" pin=1"/></net>

<net id="843"><net_src comp="618" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="851"><net_src comp="837" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="860"><net_src comp="108" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="870"><net_src comp="862" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="122" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="308" pin="4"/><net_sink comp="871" pin=1"/></net>

<net id="883"><net_src comp="124" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="308" pin="4"/><net_sink comp="877" pin=1"/></net>

<net id="885"><net_src comp="126" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="886"><net_src comp="128" pin="0"/><net_sink comp="877" pin=3"/></net>

<net id="899"><net_src comp="130" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="900"><net_src comp="220" pin="4"/><net_sink comp="887" pin=1"/></net>

<net id="901"><net_src comp="231" pin="4"/><net_sink comp="887" pin=2"/></net>

<net id="902"><net_src comp="242" pin="4"/><net_sink comp="887" pin=3"/></net>

<net id="903"><net_src comp="253" pin="4"/><net_sink comp="887" pin=4"/></net>

<net id="904"><net_src comp="264" pin="4"/><net_sink comp="887" pin=5"/></net>

<net id="905"><net_src comp="275" pin="4"/><net_sink comp="887" pin=6"/></net>

<net id="906"><net_src comp="286" pin="4"/><net_sink comp="887" pin=7"/></net>

<net id="907"><net_src comp="297" pin="4"/><net_sink comp="887" pin=8"/></net>

<net id="908"><net_src comp="877" pin="4"/><net_sink comp="887" pin=9"/></net>

<net id="916"><net_src comp="909" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="887" pin="10"/><net_sink comp="912" pin=1"/></net>

<net id="918"><net_src comp="912" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="919"><net_src comp="912" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="920"><net_src comp="912" pin="2"/><net_sink comp="382" pin=4"/></net>

<net id="921"><net_src comp="912" pin="2"/><net_sink comp="413" pin=6"/></net>

<net id="922"><net_src comp="912" pin="2"/><net_sink comp="444" pin=8"/></net>

<net id="923"><net_src comp="912" pin="2"/><net_sink comp="475" pin=10"/></net>

<net id="924"><net_src comp="912" pin="2"/><net_sink comp="506" pin=12"/></net>

<net id="925"><net_src comp="912" pin="2"/><net_sink comp="537" pin=14"/></net>

<net id="930"><net_src comp="152" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="74" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="931" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="44" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="74" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="56" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="953"><net_src comp="942" pin="2"/><net_sink comp="947" pin=2"/></net>

<net id="958"><net_src comp="52" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="44" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="52" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="38" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="152" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="74" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="971" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="42" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="986"><net_src comp="74" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="992"><net_src comp="56" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="993"><net_src comp="982" pin="2"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="52" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="42" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="38" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="567" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="40" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="182" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="154" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="156" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="623" pin=8"/></net>

<net id="1025"><net_src comp="156" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="623" pin=7"/></net>

<net id="1030"><net_src comp="156" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="623" pin=6"/></net>

<net id="1035"><net_src comp="156" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="623" pin=5"/></net>

<net id="1040"><net_src comp="156" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="623" pin=4"/></net>

<net id="1045"><net_src comp="156" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="623" pin=3"/></net>

<net id="1050"><net_src comp="156" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="1055"><net_src comp="156" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1060"><net_src comp="642" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1065"><net_src comp="646" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1070"><net_src comp="652" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1075"><net_src comp="656" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1080"><net_src comp="662" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1086"><net_src comp="682" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1088"><net_src comp="1083" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1092"><net_src comp="714" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="720" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="1101"><net_src comp="744" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1106"><net_src comp="776" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1111"><net_src comp="784" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1116"><net_src comp="169" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1121"><net_src comp="795" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1126"><net_src comp="813" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1131"><net_src comp="821" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="837" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1140"><net_src comp="844" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1145"><net_src comp="176" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1150"><net_src comp="847" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1155"><net_src comp="867" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1160"><net_src comp="574" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1165"><net_src comp="871" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1173"><net_src comp="926" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1177"><net_src comp="947" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1182"><net_src comp="966" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1186"><net_src comp="987" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="567" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {26 27 28 29 30 31 32 33 }
	Port: layer_in_V_13 | {10 }
	Port: layer_in_row_Array_V_2_0_0 | {}
	Port: layer_in_row_Array_V_2_1_0 | {}
	Port: layer_in_row_Array_V_2_0_1 | {}
	Port: layer_in_row_Array_V_2_1_1 | {}
	Port: layer_in_row_Array_V_2_0_2 | {}
	Port: layer_in_row_Array_V_2_1_2 | {}
	Port: layer_in_row_Array_V_2_0_3 | {}
	Port: layer_in_row_Array_V_2_1_3 | {}
	Port: layer_in_row_Array_V_2_0_4 | {}
	Port: layer_in_row_Array_V_2_1_4 | {}
	Port: layer_in_row_Array_V_2_0_5 | {}
	Port: layer_in_row_Array_V_2_1_5 | {}
	Port: layer_in_row_Array_V_2_0_6 | {}
	Port: layer_in_row_Array_V_2_1_6 | {}
	Port: layer_in_row_Array_V_2_0_7 | {}
	Port: layer_in_row_Array_V_2_1_7 | {}
	Port: sX_2 | {33 34 }
	Port: sY_2 | {34 }
	Port: pY_2 | {33 }
	Port: pX_2 | {33 }
	Port: w27_V | {}
 - Input state : 
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : data_V_V | {2 3 4 5 6 7 8 9 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_V_13 | {10 12 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_0 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_0 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_1 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_1 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_2 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_2 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_3 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_3 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_4 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_4 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_5 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_5 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_6 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_6 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_0_7 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : layer_in_row_Array_V_2_1_7 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : sX_2 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : sY_2 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : pY_2 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : pX_2 | {10 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config27> : w27_V | {11 12 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		call_ret : 1
		store_ln210 : 2
		icmp_ln215 : 1
		icmp_ln215_22 : 1
		tmp_23 : 1
		icmp_ln215_23 : 2
		tmp_24 : 1
		icmp_ln215_24 : 2
		and_ln215 : 2
		and_ln215_15 : 3
		and_ln215_16 : 3
		i : 1
		br_ln215 : 3
	State 11
		empty_228 : 1
		tmp_s : 2
		empty_229 : 3
		icmp_ln532 : 3
		sub_ln532 : 3
		sub_ln532_22 : 3
		sub_ln532_23 : 3
		select_ln532 : 4
		select_ln532_16 : 4
		sub_ln532_24 : 5
		zext_ln532 : 1
		w27_V_addr : 2
		w27_V_load : 3
		ir : 1
		add_ln544 : 1
		icmp_ln544 : 2
		select_ln544 : 3
		icmp_ln514 : 1
		br_ln514 : 2
	State 12
		tmp_25 : 1
		select_ln532_15 : 2
		lshr_ln532 : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		lshr_ln532_8 : 1
		and_ln532 : 2
		trunc_ln532 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		add_ln521 : 1
		trunc_ln : 1
		tmp_8 : 2
		acc_0_V : 3
		switch_ln532 : 2
		tmp_V_229 : 4
		tmp_V_228 : 4
		tmp_V_227 : 4
		tmp_V_226 : 4
		tmp_V_225 : 4
		tmp_V_224 : 4
		tmp_V_223 : 4
		tmp_V_222 : 4
		empty_230 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		br_ln237 : 1
		store_ln250 : 1
		select_ln252 : 1
		br_ln241 : 1
		store_ln245 : 1
		select_ln247 : 1
	State 34
		storemerge_i : 1
		store_ln243 : 2
		br_ln206 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   lshr   |                               grp_fu_847                              |    0    |    0    |   3692  |   3216  |
|          |                          lshr_ln532_8_fu_856                          |    0    |    0    |    0    |    27   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          select_ln532_fu_768                          |    0    |    0    |    0    |    12   |
|          |                         select_ln532_16_fu_776                        |    0    |    0    |    0    |    12   |
|  select  |                          select_ln544_fu_813                          |    0    |    0    |    0    |    10   |
|          |                         select_ln532_15_fu_837                        |    0    |    0    |    0    |   2304  |
|          |                          select_ln252_fu_947                          |    0    |    0    |    0    |    32   |
|          |                          select_ln247_fu_987                          |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            and_ln215_fu_702                           |    0    |    0    |    0    |    2    |
|    and   |                          and_ln215_15_fu_708                          |    0    |    0    |    0    |    2    |
|          |                          and_ln215_16_fu_714                          |    0    |    0    |    0    |    2    |
|          |                            and_ln532_fu_862                           |    0    |    0    |    0    |   2304  |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |         grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_574         |    2    |  3.538  |   309   |    19   |
|          | call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config27_s_fu_580 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                i_fu_720                               |    0    |    0    |    0    |    15   |
|          |                               ir_fu_795                               |    0    |    0    |    0    |    14   |
|          |                            add_ln544_fu_801                           |    0    |    0    |    0    |    14   |
|          |                            add_ln521_fu_871                           |    0    |    0    |    0    |    27   |
|    add   |                             acc_0_V_fu_912                            |    0    |    0    |    0    |    39   |
|          |                            add_ln250_fu_931                           |    0    |    0    |    0    |    39   |
|          |                            add_ln252_fu_942                           |    0    |    0    |    0    |    39   |
|          |                            add_ln245_fu_971                           |    0    |    0    |    0    |    39   |
|          |                            add_ln247_fu_982                           |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           icmp_ln215_fu_646                           |    0    |    0    |    0    |    18   |
|          |                          icmp_ln215_22_fu_656                         |    0    |    0    |    0    |    18   |
|          |                          icmp_ln215_23_fu_676                         |    0    |    0    |    0    |    18   |
|          |                          icmp_ln215_24_fu_696                         |    0    |    0    |    0    |    18   |
|   icmp   |                           icmp_ln532_fu_744                           |    0    |    0    |    0    |    13   |
|          |                           icmp_ln544_fu_807                           |    0    |    0    |    0    |    13   |
|          |                           icmp_ln514_fu_821                           |    0    |    0    |    0    |    13   |
|          |                           icmp_ln237_fu_926                           |    0    |    0    |    0    |    18   |
|          |                           icmp_ln241_fu_966                           |    0    |    0    |    0    |    18   |
|          |                           icmp_ln206_fu_1011                          |    0    |    0    |    0    |    11   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|    mux   |                              tmp_8_fu_887                             |    0    |    0    |    0    |    89   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sub_ln532_fu_750                           |    0    |    0    |    0    |    12   |
|    sub   |                          sub_ln532_22_fu_756                          |    0    |    0    |    0    |    12   |
|          |                          sub_ln532_23_fu_762                          |    0    |    0    |    0    |    12   |
|          |                          sub_ln532_24_fu_784                          |    0    |    0    |    0    |    12   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            grp_read_fu_156                            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                            grp_write_fu_162                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                            tmpdata_V_fu_623                           |    0    |    0    |    0    |    0    |
|          |                              tmp_s_fu_730                             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             tmp_23_fu_666                             |    0    |    0    |    0    |    0    |
|partselect|                             tmp_24_fu_686                             |    0    |    0    |    0    |    0    |
|          |                             tmp_25_fu_827                             |    0    |    0    |    0    |    0    |
|          |                            trunc_ln_fu_877                            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                            empty_228_fu_726                           |    0    |    0    |    0    |    0    |
|          |                           trunc_ln532_fu_867                          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                            empty_229_fu_738                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           zext_ln532_fu_790                           |    0    |    0    |    0    |    0    |
|   zext   |                          zext_ln532_15_fu_844                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln532_16_fu_853                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                           sext_ln703_fu_909                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                       |    2    |  3.538  |   4001  |   8534  |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln521_reg_1162   |   20   |
|  and_ln215_16_reg_1089 |    1   |
|     i_0_i22_reg_182    |    6   |
|       i_reg_1093       |    6   |
| icmp_ln215_22_reg_1072 |    1   |
|   icmp_ln215_reg_1062  |    1   |
|   icmp_ln237_reg_1170  |    1   |
|   icmp_ln241_reg_1179  |    1   |
|   icmp_ln514_reg_1128  |    1   |
|   icmp_ln532_reg_1098  |    1   |
|    in_index_reg_205    |   10   |
|  ir1_0_i_i_i21_reg_194 |   10   |
|       ir_reg_1118      |   10   |
|   lshr_ln532_reg_1147  |  2304  |
|   pX_2_load_reg_1083   |   32   |
|   pY_2_load_reg_1077   |   32   |
|      p_0_reg_1157      |   31   |
|     phi_mul_reg_304    |   20   |
|   sX_2_load_reg_1057   |   32   |
|   sY_2_load_reg_1067   |   32   |
|  select_ln247_reg_1183 |   32   |
|  select_ln252_reg_1174 |   32   |
|select_ln532_15_reg_1132|  2304  |
|select_ln532_16_reg_1103|   12   |
|  select_ln544_reg_1123 |   10   |
|  storemerge_i_reg_563  |   32   |
|  sub_ln532_24_reg_1108 |   12   |
|   tmp_V_21420_reg_216  |   32   |
|   tmp_V_21518_reg_227  |   32   |
|   tmp_V_215_reg_1022   |   32   |
|   tmp_V_21616_reg_238  |   32   |
|   tmp_V_216_reg_1027   |   32   |
|   tmp_V_21714_reg_249  |   32   |
|   tmp_V_217_reg_1032   |   32   |
|   tmp_V_21812_reg_260  |   32   |
|   tmp_V_218_reg_1037   |   32   |
|   tmp_V_21910_reg_271  |   32   |
|   tmp_V_219_reg_1042   |   32   |
|   tmp_V_2208_reg_282   |   32   |
|   tmp_V_220_reg_1047   |   32   |
|   tmp_V_2216_reg_293   |   32   |
|   tmp_V_221_reg_1052   |   32   |
|    tmp_V_222_reg_532   |   32   |
|    tmp_V_223_reg_501   |   32   |
|    tmp_V_224_reg_470   |   32   |
|    tmp_V_225_reg_439   |   32   |
|    tmp_V_226_reg_408   |   32   |
|    tmp_V_227_reg_377   |   32   |
|    tmp_V_228_reg_346   |   32   |
|    tmp_V_229_reg_315   |   32   |
|     tmp_V_reg_1017     |   32   |
|  trunc_ln532_reg_1152  |   32   |
|   w27_V_addr_reg_1113  |   10   |
|   w27_V_load_reg_1142  |   15   |
| zext_ln532_15_reg_1137 |  2304  |
+------------------------+--------+
|          Total         |  8115  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_162 |  p2  |   8  |  32  |   256  ||    41   |
| grp_access_fu_176 |  p0  |   2  |  10  |   20   ||    9    |
|  i_0_i22_reg_182  |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_847    |  p0  |   2  | 2304 |  4608  ||    9    |
|     grp_fu_847    |  p1  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  4920  ||  9.0774 ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    3   |  4001  |  8534  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   77   |
|  Register |    -   |    -   |  8115  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |  12116 |  8611  |
+-----------+--------+--------+--------+--------+
