
---------- Begin Simulation Statistics ----------
final_tick                                 4855126500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177598                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710748                       # Number of bytes of host memory used
host_op_rate                                   253255                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.67                       # Real time elapsed on the host
host_tick_rate                               65902267                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13083875                       # Number of instructions simulated
sim_ops                                      18657716                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004855                       # Number of seconds simulated
sim_ticks                                  4855126500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               760717                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34762                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            755413                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             682918                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          760717                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            77799                       # Number of indirect misses.
system.cpu.branchPred.lookups                  847392                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   49465                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7622                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3373032                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5539037                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             34762                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     685343                       # Number of branches committed
system.cpu.commit.bw_lim_events                364208                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          832613                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             13083875                       # Number of instructions committed
system.cpu.commit.committedOps               18657716                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9448451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.974685                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.598471                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4272620     45.22%     45.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1534492     16.24%     61.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1049536     11.11%     72.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       518881      5.49%     78.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       199870      2.12%     80.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       147223      1.56%     81.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       513097      5.43%     87.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       848524      8.98%     96.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       364208      3.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9448451                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    4392337                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                30473                       # Number of function calls committed.
system.cpu.commit.int_insts                  16132584                       # Number of committed integer instructions.
system.cpu.commit.loads                       6224287                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3867      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9209648     49.36%     49.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5247      0.03%     49.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9888      0.05%     49.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         901521      4.83%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1268      0.01%     54.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14680      0.08%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              44      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2280      0.01%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          29888      0.16%     54.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           538      0.00%     54.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     54.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       438682      2.35%     56.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        33382      0.18%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          160      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       429270      2.30%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4848561     25.99%     85.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         887149      4.75%     90.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      1375726      7.37%     97.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       465885      2.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          18657716                       # Class of committed instruction
system.cpu.commit.refs                        7577321                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    13083875                       # Number of Instructions Simulated
system.cpu.committedOps                      18657716                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.742154                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.742154                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               6165391                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               19812531                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   837814                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    913794                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  35236                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1616757                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     6419322                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           217                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1386889                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            94                       # TLB misses on write requests
system.cpu.fetch.Branches                      847392                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1313029                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8145757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 10774                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       14400707                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.SquashCycles                   70472                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.087268                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1387870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             732383                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.483041                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9568992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.180856                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.183753                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5928267     61.95%     61.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   269481      2.82%     64.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   348284      3.64%     68.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   295938      3.09%     71.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   260853      2.73%     74.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   318184      3.33%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   316144      3.30%     80.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   171193      1.79%     82.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1660648     17.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9568992                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   4619792                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3919654                       # number of floating regfile writes
system.cpu.idleCycles                          141262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                37066                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   711134                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.978380                       # Inst execution rate
system.cpu.iew.exec_refs                      7792699                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1386873                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   85417                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6475841                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                194                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7060                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1436302                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19490326                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6405826                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             77098                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19210577                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2062                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  35236                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2075                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2389465                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         2038                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          604                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2805                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       251554                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        83268                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            604                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        18396                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18670                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  18834120                       # num instructions consuming a value
system.cpu.iew.wb_count                      19164816                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.815363                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15356640                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.973668                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19183037                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29808829                       # number of integer regfile reads
system.cpu.int_regfile_writes                13181378                       # number of integer regfile writes
system.cpu.ipc                               1.347429                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.347429                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6515      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9565690     49.59%     49.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5287      0.03%     49.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10163      0.05%     49.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              918375      4.76%     54.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     54.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1461      0.01%     54.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16571      0.09%     54.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.00%     54.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2840      0.01%     54.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               30206      0.16%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                881      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          439089      2.28%     57.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           33756      0.18%     57.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             164      0.00%     57.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         429837      2.23%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5032279     26.09%     85.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              927641      4.81%     90.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1399913      7.26%     97.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         466931      2.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19287675                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4453216                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8896885                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4419647                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4556357                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      149166                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007734                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2562      1.72%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     42      0.03%      1.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     36      0.02%      1.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    19      0.01%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   11      0.01%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 5      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                1      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 135732     90.99%     92.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1161      0.78%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              9518      6.38%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               79      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14977110                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           39397130                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14745169                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15767148                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19489953                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19287675                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 373                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          832609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               507                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            305                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       969887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9568992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.015643                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.890770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3102599     32.42%     32.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1277805     13.35%     45.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1586364     16.58%     62.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1305359     13.64%     76.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1117456     11.68%     87.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              744349      7.78%     95.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              323860      3.38%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              103264      1.08%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7936      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9568992                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.986320                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1313029                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           182                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           2109998                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           232553                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6475841                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1436302                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9246030                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          9710254                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3728872                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22049099                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents          2024135                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                     44                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1394144                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     38                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups              48262230                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               19621082                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            23120147                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1886054                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  15641                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  35236                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2520033                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1071048                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           4709865                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         30514798                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4653                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                130                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   8461355                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     28574572                       # The number of ROB reads
system.cpu.rob.rob_writes                    39101578                       # The number of ROB writes
system.cpu.timesIdled                            1485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    50                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4855126500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23032                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19704                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1852                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4694                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4754                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4754                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2364                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20668                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         6580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        75242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        75242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  81822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       269824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       269824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3157888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27786                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000900                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029983                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27761     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               27786                       # Request fanout histogram
system.membus.reqLayer2.occupancy           147607500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12537250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy          133997000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4855126500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         151296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1627008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1778304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       151296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        151296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1261056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1261056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           25422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19704                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19704                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          31162113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         335111351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             366273464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     31162113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31162113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      259737002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            259737002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      259737002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         31162113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        335111351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            626010465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     21377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     24162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000591789750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1295                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1295                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73998                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20079                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27786                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21549                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27786                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21549                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1369                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   172                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              570                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    236875500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  132085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               732194250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8966.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27716.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    23102                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18706                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27786                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21549                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    513.430588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   330.606242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   387.085960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1183     19.88%     19.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          984     16.54%     36.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          552      9.28%     45.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          431      7.24%     52.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          358      6.02%     58.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          378      6.35%     65.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          223      3.75%     69.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          204      3.43%     72.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1637     27.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5950                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.395367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.663602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.577065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1192     92.05%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            74      5.71%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            15      1.16%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      0.31%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      0.23%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.15%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.08%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.490347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.465515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              994     76.76%     76.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.85%     77.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              261     20.15%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      1.47%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.62%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1295                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1690688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   87616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1366720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1778304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1379136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       348.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       281.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    366.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4855120000                       # Total gap between requests
system.mem_ctrls.avgGap                      98411.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       144320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1546368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1366720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 29725281.102356445044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 318502102.880326569080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 281500389.330741405487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        25422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21549                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     73722750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    658471500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 118684798500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31185.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25901.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5507670.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             25489800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             13525380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           116289180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           70308180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     382920720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1569268140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        542880000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2720681400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.372917                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1395490000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    161980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3297656500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             17093160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              9054870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            72328200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           41164920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     382920720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1367076030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        713147040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2602784940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.090036                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1839230500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    161980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2853916000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      4855126500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4855126500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1310007                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1310007                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1310007                       # number of overall hits
system.cpu.icache.overall_hits::total         1310007                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3021                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3021                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3021                       # number of overall misses
system.cpu.icache.overall_misses::total          3021                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    181115998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181115998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181115998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181115998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1313028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1313028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1313028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1313028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002301                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002301                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002301                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002301                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59952.333002                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59952.333002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59952.333002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59952.333002                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          699                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.117647                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1852                       # number of writebacks
system.cpu.icache.writebacks::total              1852                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          657                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          657                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          657                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          657                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2364                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2364                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2364                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2364                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149512500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149512500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001800                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001800                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001800                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001800                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63245.558376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63245.558376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63245.558376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63245.558376                       # average overall mshr miss latency
system.cpu.icache.replacements                   1852                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1310007                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1310007                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3021                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3021                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181115998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181115998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1313028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1313028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002301                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002301                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59952.333002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59952.333002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          657                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          657                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2364                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2364                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001800                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001800                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63245.558376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63245.558376                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4855126500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.537895                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              219473                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1852                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.505940                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.537895                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          214                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2628420                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2628420                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4855126500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4855126500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4855126500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4855126500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5345571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5345571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5345571                       # number of overall hits
system.cpu.dcache.overall_hits::total         5345571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33202                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33202                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33202                       # number of overall misses
system.cpu.dcache.overall_misses::total         33202                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1921711000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1921711000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1921711000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1921711000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5378773                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5378773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5378773                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5378773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006173                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006173                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006173                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57879.374736                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57879.374736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57879.374736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57879.374736                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2221                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.457143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19704                       # number of writebacks
system.cpu.dcache.writebacks::total             19704                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7780                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7780                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        25422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        25422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25422                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1449181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1449181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1449181000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1449181000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004726                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004726                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004726                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004726                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57004.995673                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57004.995673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57004.995673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57004.995673                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24398                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3997288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3997288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1639070000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1639070000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4025728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4025728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57632.559775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57632.559775                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7771                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7771                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1171718500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1171718500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56689.656007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56689.656007                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1348283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1348283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    282641000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    282641000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1353045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1353045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59353.422932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59353.422932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    277462500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    277462500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003513                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58376.288660                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58376.288660                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4855126500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.008768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2068826                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24398                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             84.794901                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            146000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.008768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          600                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10782968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10782968                       # Number of data accesses

---------- End Simulation Statistics   ----------
