#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct  8 15:36:22 2019
# Process ID: 8516
# Current directory: D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8484 D:\Users\Nathan\Professionnal Drive\Universite\Cours\INF1500\Labo\TP\project_2\project_2.xpr
# Log file: D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/vivado.log
# Journal file: D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.xpr}
update_compile_order -fileset sources_1
open_bd_design {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}
report_ip_status -name ip_status 
set_property  ip_repo_paths  {{d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/ATAD_LIB} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/DIV_4_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/MIROIR_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/XUP_LIB} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/one_bit_full_adder}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/ATAD_LIB} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/DIV_4_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/MIROIR_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/XUP_LIB}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/ATAD_LIB} {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/1B_full_add} {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/4B_full_add} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/DIV_4_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/MIROIR_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/XUP_LIB}} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
launch_simulation
close_project
open_project {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.xpr}
update_compile_order -fileset sources_1
open_bd_design {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/four_bit_full_adder/four_bit_full_adder.bd}
ipx::package_project -root_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/4B_full_add} -vendor xilinx.com -library user -taxonomy /UserIP -module four_bit_full_adder -import_files -force
ipx::remove_file sim/four_bit_full_adder.protoinst [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::find_open_core xilinx.com:user:4B_full_add:1.0]]
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:4B_full_add:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:4B_full_add:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:4B_full_add:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:4B_full_add:1.0]
update_ip_catalog -rebuild -repo_path {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo}
set_property core_revision 3 [ipx::find_open_core xilinx.com:user:full_add_4B:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:full_add_4B:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:full_add_4B:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:full_add_4B:1.0]
update_ip_catalog -rebuild -repo_path {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo}
close_project
open_project {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.xpr}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
update_ip_catalog -rebuild
set_property  ip_repo_paths  {{d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/ATAD_LIB} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/4B_full_add} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/DIV_4_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/MIROIR_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/XUP_LIB}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/ATAD_LIB} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/DIV_4_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/MIROIR_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/XUP_LIB}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {{d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/ATAD_LIB} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/DIV_4_5B} {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/full_add_1B} {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/full_add_4B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/MIROIR_5B} {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/XUP_LIB}} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
open_bd_design {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:full_add_4B:1.0 full_add_4B_0
endgroup
set_property location {4 652 180} [get_bd_cells full_add_4B_0]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
connect_bd_net [get_bd_pins full_add_4B_0/a] [get_bd_pins xlconcat_0/dout]
delete_bd_objs [get_bd_nets xlconcat_1_dout]
connect_bd_net [get_bd_pins xlconcat_1/dout] [get_bd_pins full_add_4B_0/b]
delete_bd_objs [get_bd_nets R0_1]
connect_bd_net [get_bd_ports R0] [get_bd_pins xlconcat_2/In0]
connect_bd_net [get_bd_ports R0] [get_bd_pins full_add_4B_0/cin]
delete_bd_objs [get_bd_nets four_bit_full_adder_0_S]
connect_bd_net [get_bd_pins full_add_4B_0/S] [get_bd_pins xlconcat_3/In0]
delete_bd_objs [get_bd_nets four_bit_full_adder_0_Zero]
connect_bd_net [get_bd_pins full_add_4B_0/Zero] [get_bd_pins xup_xor2_0/b]
connect_bd_net [get_bd_pins xup_xor2_0/a] [get_bd_pins full_add_4B_0/Zero]
delete_bd_objs [get_bd_nets four_bit_full_adder_0_cout]
connect_bd_net [get_bd_ports cout] [get_bd_pins full_add_4B_0/cout]
delete_bd_objs [get_bd_cells four_bit_full_adder_0]
regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design
generate_target Simulation [get_files {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}]
export_ip_user_files -of_objects [get_files {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}}] -directory {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files} -ipstatic_source_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
close_project
open_project {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.xpr}
update_compile_order -fileset sources_1
open_bd_design {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/four_bit_full_adder/four_bit_full_adder.bd}
save_bd_design_as full_add_4B
add_files -norecurse {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_add_4B/full_add_4B.bd}}
export_ip_user_files -of_objects  [get_files  {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_add_4B/full_add_4B.bd}}] -lib_map_path [list {modelsim=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.cache/compile_simlib/activehdl}] -force -quiet
open_bd_design {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_add_4B/full_add_4B.bd}
update_compile_order -fileset sources_1
make_wrapper -files [get_files {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_add_4B/full_add_4B.bd}}] -top
add_files -norecurse {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_add_4B/hdl/full_add_4B_wrapper.v}}
export_ip_user_files -of_objects  [get_files {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/four_bit_full_adder/hdl/four_bit_full_adder_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/four_bit_full_adder/hdl/four_bit_full_adder_wrapper.v}}
file delete -force {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/four_bit_full_adder/hdl/four_bit_full_adder_wrapper.v}
current_bd_design [get_bd_designs four_bit_full_adder]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/four_bit_full_adder/four_bit_full_adder.bd}}] -no_script -reset -force -quiet
remove_files  {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/four_bit_full_adder/four_bit_full_adder.bd}}
file delete -force {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/four_bit_full_adder}
open_bd_design {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/one_bit_full_adder/one_bit_full_adder.bd}
update_compile_order -fileset sources_1
save_bd_design_as full_add_1B
add_files -norecurse {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_add_1B/full_add_1B.bd}}
export_ip_user_files -of_objects  [get_files  {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_add_1B/full_add_1B.bd}}] -lib_map_path [list {modelsim=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.cache/compile_simlib/activehdl}] -force -quiet
open_bd_design {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_add_1B/full_add_1B.bd}
update_compile_order -fileset sources_1
make_wrapper -files [get_files {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_add_1B/full_add_1B.bd}}] -top
add_files -norecurse {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/full_add_1B/hdl/full_add_1B_wrapper.v}}
export_ip_user_files -of_objects  [get_files {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/one_bit_full_adder/one_bit_full_adder.bd}}] -no_script -reset -force -quiet
remove_files  {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/one_bit_full_adder/one_bit_full_adder.bd}}
file delete -force {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_1/project_1.srcs/sources_1/bd/one_bit_full_adder}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
current_bd_design [get_bd_designs full_add_4B]
ipx::package_project -root_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/full_add_1B} -vendor xilinx.com -library user -taxonomy /UserIP -module full_add_1B -import_files -force
ipx::remove_file sim/full_add_1B.protoinst [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::find_open_core xilinx.com:user:full_add_1B:1.0]]
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:full_add_1B:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:full_add_1B:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:full_add_1B:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:full_add_1B:1.0]
update_ip_catalog -rebuild -repo_path {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:full_add_1B:1.0 full_add_1B_0
endgroup
set_property location {4 656 12} [get_bd_cells full_add_1B_0]
delete_bd_objs [get_bd_nets ATAD_SPLIT_4_0_VOUT0]
connect_bd_net [get_bd_pins ATAD_SPLIT_4_0/VOUT0] [get_bd_pins full_add_1B_0/A]
delete_bd_objs [get_bd_nets xup_xor2_0_y]
connect_bd_net [get_bd_pins xup_xor2_0/y] [get_bd_pins full_add_1B_0/B]
delete_bd_objs [get_bd_nets cin_1]
connect_bd_net [get_bd_ports cin] [get_bd_pins xup_xor2_0/b]
connect_bd_net [get_bd_ports cin] [get_bd_pins xup_xor2_1/b]
connect_bd_net [get_bd_ports cin] [get_bd_pins xup_xor2_3/b]
connect_bd_net [get_bd_ports cin] [get_bd_pins xup_xor2_2/b]
connect_bd_net [get_bd_ports cin] [get_bd_pins xup_xor2_4/b]
connect_bd_net [get_bd_ports cin] [get_bd_pins full_add_1B_0/CIN]
delete_bd_objs [get_bd_nets one_bit_full_adder_0_COUT] [get_bd_cells one_bit_full_adder_0]
connect_bd_net [get_bd_pins full_add_1B_0/COUT] [get_bd_pins one_bit_full_adder_1/CIN]
set_property location {3 706 213} [get_bd_cells full_add_1B_0]
connect_bd_net [get_bd_pins full_add_1B_0/S] [get_bd_pins xup_nor4_0/a]
copy_bd_objs /  [get_bd_cells {full_add_1B_0}]
delete_bd_objs [get_bd_nets full_add_1B_0_COUT] [get_bd_nets ATAD_SPLIT_4_0_VOUT1] [get_bd_nets xup_xor2_1_y] [get_bd_nets one_bit_full_adder_1_COUT] [get_bd_cells one_bit_full_adder_1]
connect_bd_net [get_bd_pins full_add_1B_1/COUT] [get_bd_pins one_bit_full_adder_3/CIN]
connect_bd_net [get_bd_pins full_add_1B_1/S] [get_bd_pins xup_nor4_0/b]
connect_bd_net [get_bd_pins full_add_1B_1/A] [get_bd_pins ATAD_SPLIT_4_0/VOUT1]
connect_bd_net [get_bd_pins full_add_1B_1/B] [get_bd_pins xup_xor2_1/y]
connect_bd_net [get_bd_pins full_add_1B_0/COUT] [get_bd_pins full_add_1B_1/CIN]
copy_bd_objs /  [get_bd_cells {full_add_1B_1}]
copy_bd_objs /  [get_bd_cells {full_add_1B_1}]
set_property location {6 1321 41} [get_bd_cells full_add_1B_2]
set_property location {5 1156 41} [get_bd_cells full_add_1B_3]
connect_bd_net [get_bd_pins full_add_1B_3/COUT] [get_bd_pins full_add_1B_2/CIN]
delete_bd_objs [get_bd_nets full_add_1B_1_COUT] [get_bd_nets ATAD_SPLIT_4_0_VOUT2] [get_bd_nets xup_xor2_3_y] [get_bd_nets one_bit_full_adder_3_COUT] [get_bd_cells one_bit_full_adder_3]
connect_bd_net [get_bd_pins ATAD_SPLIT_4_0/VOUT2] [get_bd_pins full_add_1B_3/A]
connect_bd_net [get_bd_pins xup_xor2_3/y] [get_bd_pins full_add_1B_3/B]
connect_bd_net [get_bd_pins full_add_1B_1/COUT] [get_bd_pins full_add_1B_3/CIN]
connect_bd_net [get_bd_pins full_add_1B_3/S] [get_bd_pins xup_nor4_0/d]
delete_bd_objs [get_bd_nets ATAD_SPLIT_4_0_VOUT3] [get_bd_nets xup_xor2_2_y] [get_bd_nets one_bit_full_adder_2_COUT] [get_bd_cells one_bit_full_adder_2]
connect_bd_net [get_bd_pins full_add_1B_2/S] [get_bd_pins xup_nor4_0/c]
connect_bd_net [get_bd_pins full_add_1B_2/COUT] [get_bd_pins xup_xor2_4/a]
connect_bd_net [get_bd_pins xup_xor2_2/y] [get_bd_pins full_add_1B_2/B]
connect_bd_net [get_bd_pins ATAD_SPLIT_4_0/VOUT3] [get_bd_pins full_add_1B_2/A]
regenerate_bd_layout
validate_bd_design
save_bd_design
ipx::package_project -root_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo/full_add_4B} -vendor xilinx.com -library user -taxonomy /UserIP -module full_add_4B -import_files -force
ipx::remove_file sim/full_add_4B.protoinst [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::find_open_core xilinx.com:user:full_add_4B:1.0]]
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:full_add_4B:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:full_add_4B:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:full_add_4B:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:full_add_4B:1.0]
update_ip_catalog -rebuild -repo_path {d:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/ip_repo}
close_project
open_project {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.xpr}
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:full_add_4B:1.0 [get_ips  mini_UAL_full_add_4B_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mini_UAL_full_add_4B_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}}]
catch { config_ip_cache -export [get_ips -all mini_UAL_xup_xor2_0_0] }
catch { config_ip_cache -export [get_ips -all mini_UAL_xup_4_to_1_mux_vector_0_0] }
catch { config_ip_cache -export [get_ips -all mini_UAL_ATAD_SPLIT_5_0_0] }
catch { config_ip_cache -export [get_ips -all mini_UAL_ATAD_SPLIT_5_0_1] }
catch { config_ip_cache -export [get_ips -all mini_UAL_MIROIR_5B_0_0] }
catch { config_ip_cache -export [get_ips -all mini_UAL_DIV_4_5B_0_0] }
catch { config_ip_cache -export [get_ips -all mini_UAL_full_add_4B_0_0] }
export_ip_user_files -of_objects [get_files {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}}]
launch_runs -jobs 4 {mini_UAL_xup_xor2_0_0_synth_1 mini_UAL_xup_4_to_1_mux_vector_0_0_synth_1 mini_UAL_ATAD_SPLIT_5_0_0_synth_1 mini_UAL_ATAD_SPLIT_5_0_1_synth_1 mini_UAL_MIROIR_5B_0_0_synth_1 mini_UAL_DIV_4_5B_0_0_synth_1 mini_UAL_full_add_4B_0_0_synth_1}
export_simulation -of_objects [get_files {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}}] -directory {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files} -ipstatic_source_dir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/constrs_1
file mkdir D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/constrs_1
file mkdir D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/constrs_1/new
file mkdir D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/constrs_1/new
file mkdir D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/constrs_1/new
file mkdir D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/constrs_1/new
file mkdir D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/constrs_1
file mkdir {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/constrs_1/new}
close [ open {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/constrs_1/new/lab2.xdc} w ]
add_files -fileset constrs_1 {{D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/constrs_1/new/lab2.xdc}}
launch_simulation
source mini_UAL_wrapper.tcl
open_bd_design {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/MIROIR_5B/MIROIR_5B.bd}
set_property top MIROIR_5B_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
launch_simulation
close_sim
launch_simulation
source MIROIR_5B_wrapper.tcl
add_force {/MIROIR_5B_wrapper/A} -radix bin {01101 0ns}
add_force {/MIROIR_5B_wrapper/B} -radix bin {10110 0ns}
run 10 us
add_force {/MIROIR_5B_wrapper/A} -radix hex {16 0ns}
run 10 us
add_force {/MIROIR_5B_wrapper/A} -radix hex {0 0ns}
add_force {/MIROIR_5B_wrapper/B} -radix hex {0 0ns}
run 10 us
open_bd_design {D:/Users/Nathan/Professionnal Drive/Universite/Cours/INF1500/Labo/TP/project_2/project_2.srcs/sources_1/bd/mini_UAL/mini_UAL.bd}
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
set_property top mini_UAL_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run impl_1 -prev_step 
launch_simulation
current_bd_design [get_bd_designs MIROIR_5B]
close_bd_design [get_bd_designs MIROIR_5B]
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
