<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>nasa.gov</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>vata_460p3_axi_interface</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>bram_rtl_bus</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_dwrite</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_dread</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_wea</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>vata_460p3_axi_interface_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e3ce0515</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>vata_460p3_axi_interface_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e3ce0515</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>spi_cal_dac_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e0dbeb1c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c6886ca5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>trigger_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_ena</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_ena_ena</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>trigger_ena_force</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FEE_hit</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FEE_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FEE_busy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FEE_spare</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>event_id_latch</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>event_id_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cal_pulse_trigger_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vata_s0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vata_s1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vata_s2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vata_s_latch</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vata_i1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vata_i3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vata_i4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vata_o5</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vata_o6</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dread</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dwrite</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_wea</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vss_shutdown_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cal_dac_spi_sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cal_dac_spi_mosi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cal_dac_spi_syncn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>set_config_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>get_config_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>set_cal_dac_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cal_pulse_trigger_in_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cp_data_done_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reg_indx_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>state_counter_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>state_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reg_from_vata_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">378</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>event_id_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>abort_daq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/cal_pulse.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/event_id_s2p.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spi_cal_dac.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/trigger_ack_timeout_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vata_460p3_axi_interface_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vata_460p3_iface_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vata_460p3_axi_interface_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_408510b6</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/cal_pulse.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/event_id_s2p.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spi_cal_dac.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/trigger_ack_timeout_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vata_460p3_axi_interface_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vata_460p3_iface_fsm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>vata_460p3_axi_interface_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tb/spi_cal_dac_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/vata_460p3_axi_interface_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dfc3df4a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>vata_460p3_axi_interface_v2_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">vata_460p3_axi_interface_v2_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>vata_460p3_axi_interface_v2_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>nasa.gov:user:vata_460p3_axi_interface_v2_0:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-10-03T15:55:28Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145fbe1a_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19382f44_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3f390_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70262fe_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676114f5_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4475e6_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c1cc5b_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7fb1d9_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9912f4_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30532d42_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132cb6b0_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536ab74a_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f291d4_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6c0d97_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a53279c_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431e02e1_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0c162d_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4b9abe_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655462d4_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f01168_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397cc24e_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c4e6e3_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e51251e_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428bc525_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1f40ee_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a93c1a_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b909d08_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784bcc6_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dce5403_ARCHIVE_LOCATION">c:/Users/aschoenw/Documents/Projects/Hardware/FPGA/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2604cc78_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ea3226_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36648d6c_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203cfa40_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a88aa9_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e778291_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec88ac5_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b298e1d_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c6514f_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3d5409_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2358b80f_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b59e00_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c545299_ARCHIVE_LOCATION">/local/data/puff/sgriffi4/xilinx/lucas/other-compair-tracker-fpga-branches/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf8b6f2_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd27b18_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732da0ba_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb3afee_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468e00c2_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66990907_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed54a10_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387d73eb_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c1e583_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0298fb_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f0fda9_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2701e3ab_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3859a94b_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6649d574_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e51a300_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23bf1e25_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dc12d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7242048e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337ca250_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a80d13_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2401d77a_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbe8588_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f61ced_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dc6b93_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4787a26f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395b6faa_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bfcf32_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672752f6_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9449d9_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301d5086_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6806142f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bdb943_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce1cadc_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f28ff28_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40806d0f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430b190f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1720b28_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c1e70d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ee0fb8_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124d2318_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff56035_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d955ccb_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660275f7_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f3966c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39328c56_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a75214_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8de24d1_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5117bf51_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6646b6_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df44f6d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e663b77_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53650748_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5837aedd_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20420dba_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc51e60_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d0e3d4_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b795d16_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5096edd8_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79002518_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be7a13a_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c925ea_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c5695a_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41cc9fa3_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2254088_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4016a980_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3607e055_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6c6510_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111f05ae_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec53f53_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f237af3_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e5fe17_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba27b84_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2339894c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e66992e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae91984_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488167d0_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2123b729_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f1a8cb_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373c7f93_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1019fcdf_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e0ce14_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad0857d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aed26ab_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec3010c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3507adbe_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eee34c7_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bf1015_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621550f1_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4a7e06_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76259866_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37df6b67_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380c6099_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576d7270_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c274622_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce44334_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bfe27e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5a08bc_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c04ac2_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc247d8_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3561174d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428739dc_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b59fa04_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e152641_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfda60f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71601c1d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc3fca6_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d20f17_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de28293_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c43cab_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2ea4c4_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c821cf2_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170b2c7b_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4c7b06_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d57f4d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bd8ac3_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750fc310_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fd5d2b_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0a958f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f4527d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ccc7b9_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f00411c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e663d95_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d99ffd_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b8bf45_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb8eee0_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6cfcc2_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427ab258_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0c538b_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71153668_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b4a434_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5992bd97_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8dd536_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754a72c1_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31bc04c7_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55aeed5b_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d92a268_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e52e8f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ead2f7_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0de0c5_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28473ca3_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95966f4_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c97cb6_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750ce51d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f77f0d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c116ce1_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba35e75_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1228d5ce_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3684105a_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e112a_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672b56fd_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebdc720_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dd9c34_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a47d098_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5765870d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46723cb8_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1304db8f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382f563f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74654d9a_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c6bc5d_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650e2721_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddec266_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63fe2c1_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245b0051_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c095879_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2808eefd_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bd534a_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d99d014_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c76425e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218c522c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523b8812_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edccaae_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d7c464_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e1e6d1_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d7798b_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406029d3_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efddf19_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d77a98e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311db968_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4687c9_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478f5e93_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aea9b5f_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a73523a_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eed515e_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2051a444_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71495033_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2094a625_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34eaa364_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249a5d53_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c72e064_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4429ed34_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320efc29_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb92584_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b367915_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b0101c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459cb302_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a93c85_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f12ab08_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235ab63b_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dffbbb6_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25561859_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf5019c_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6e267a_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d8e012_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f78565_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67399ea3_ARCHIVE_LOCATION">/home/lucas/fpga/ComPair-tracker-FPGA/cores/vata_460p3</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e9dcb13f"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871c369d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="038e9b32"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1f3022ce"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="aed2e092"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="33ff9148"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
