
---------- Begin Simulation Statistics ----------
final_tick                               2559035918500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246902                       # Simulator instruction rate (inst/s)
host_mem_usage                                8537372                       # Number of bytes of host memory used
host_op_rate                                   246902                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   405.02                       # Real time elapsed on the host
host_tick_rate                               75522752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000021                       # Number of instructions simulated
sim_ops                                     100000021                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030588                       # Number of seconds simulated
sim_ticks                                 30588135750                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          19                       # Number of instructions committed
system.cpu.committedOps                            19                       # Number of ops (including micro ops) committed
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data        56643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        56643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 16016.129032                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16016.129032                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 15016.129032                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15016.129032                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data        56612                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        56612                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       496500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       496500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000547                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           31                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       465500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       465500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000547                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           31                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     24440267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24440275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15911.285450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15910.995398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25067.909269                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25067.909269                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     24056277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24056278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6109774500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6109774500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.875000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.015711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            7                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       383990                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        383997                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       294098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       294098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2253404500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2253404500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        89892                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        89892                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data        56608                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        56608                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data        56608                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        56608                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     12868821                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12868826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 61722.697782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61722.515028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 67322.039105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67322.039105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     12531085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12531089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  20845977058                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20845977058                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       337736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       337737                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       264829                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       264829                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4908247905                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4908247905                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        72907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        72907                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.409787                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   148.740000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             19210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              50                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       853112                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7437                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data           13                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37309088                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37309101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37349.009954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37348.595962                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 43990.764102                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43990.764102                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36587362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36587367                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  26955751558                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26955751558                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.615385                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019345                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019345                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            8                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       721726                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         721734                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       558927                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       558927                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7161652405                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7161652405                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       162799                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       162799                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data           13                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37309088                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37309101                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37349.009954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37348.595962                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 43990.764102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43990.764102                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36587362                       # number of overall hits
system.cpu.dcache.overall_hits::total        36587367                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  26955751558                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26955751558                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.615385                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019345                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019345                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            8                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       721726                       # number of overall misses
system.cpu.dcache.overall_misses::total        721734                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       558927                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       558927                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7161652405                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7161652405                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       162799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       162799                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 162326                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            226.380974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        299541654                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.161257                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.061819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.998168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998483                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            162838                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         299541654                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           511.223076                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36863425                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2528447783500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       131692                       # number of writebacks
system.cpu.dcache.writebacks::total            131692                       # number of writebacks
system.cpu.dtb.data_accesses                       13                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                           13                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        8                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            8                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       5                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           5                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     16731432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16731451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14662.079109                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14661.915155                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13732.600115                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13732.600115                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     16552578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16552595                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   2622371497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2622371497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.010690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       178854                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        178856                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         9643                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         9643                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   2323706998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2323706998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.010113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       169211                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       169211                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.716667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         2083                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           19                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     16731432                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16731451                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14662.079109                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14661.915155                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13732.600115                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13732.600115                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     16552578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16552595                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   2622371497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2622371497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.105263                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.010690                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010690                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       178854                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         178856                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         9643                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         9643                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   2323706998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2323706998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.010113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       169211                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       169211                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           19                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     16731432                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16731451                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14662.079109                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14661.915155                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13732.600115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13732.600115                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     16552578                       # number of overall hits
system.cpu.icache.overall_hits::total        16552595                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   2622371497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2622371497                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.105263                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.010690                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010690                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       178854                       # number of overall misses
system.cpu.icache.overall_misses::total        178856                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         9643                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         9643                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   2323706998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2323706998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.010113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       169211                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       169211                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 168701                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             98.821060                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        134020821                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.078616                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   511.376497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.998782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998936                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            169213                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         134020821                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.455113                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16721808                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2528447783500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       168701                       # number of writebacks
system.cpu.icache.writebacks::total            168701                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      19                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          19                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                            13                       # number of memory refs
system.cpu.num_store_insts                          5                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     31.58%     31.58% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     31.58% # Class of executed instruction
system.cpu.op_class::MemRead                        8     42.11%     73.68% # Class of executed instruction
system.cpu.op_class::MemWrite                       5     26.32%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         19                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    30588125750                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                   306                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.InvalidateReq_accesses::.switch_cpus.data          159                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           159                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19186.619718                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19186.619718                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                17                       # number of InvalidateReq hits
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.893082                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.893082                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_misses::.switch_cpus.data          142                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             142                       # number of InvalidateReq misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data      2724500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2724500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.893082                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.893082                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data          142                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          142                       # number of InvalidateReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       169211                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         169213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86099.423235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86052.154817                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76099.423235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76099.423235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       165570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             165570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    313488000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    313488000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.021518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         3641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3643                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    277078000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    277078000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.021518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         3641                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3641                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        72749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             72750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93222.944169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93221.024342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83222.933892                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83222.933892                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        24192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24192                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data   4526626500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4526626500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.667459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.667464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        48557                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48558                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4041056001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4041056001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.667459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.667450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        48557                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          48557                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        89922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         89929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 105782.614016                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105722.235812                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 95782.614016                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95782.614016                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        77665                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             77665                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1296577500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1296577500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.136307                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.136374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        12257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12264                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1174007500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1174007500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.136307                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.136296                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        12257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12257                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       168701                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       168701                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       168701                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           168701                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       131692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       131692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       131692                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           131692                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       169211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       162671                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               331892                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86099.423235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95754.332884                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95194.167378                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76099.423235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85754.324679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85208.928725                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.inst       165570                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       101857                       # number of demand (read+write) hits
system.l2.demand_hits::total                   267427                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst    313488000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5823204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6136692000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.021518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.373847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.194235                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         3641                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        60814                       # number of demand (read+write) misses
system.l2.demand_misses::total                  64465                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    277078000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5215063501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5492141501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.021518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.373847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst         3641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        60814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64455                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       169211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       162671                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              331892                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86099.423235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95754.332884                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95194.167378                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76099.423235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85754.324679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85208.928725                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.inst       165570                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       101857                       # number of overall hits
system.l2.overall_hits::total                  267427                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst    313488000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5823204000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6136692000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.021518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.373847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.194235                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         3641                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        60814                       # number of overall misses
system.l2.overall_misses::total                 64465                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    277078000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5215063501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5492141501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.021518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.373847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.194205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst         3641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        60814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            64455                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          31839                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1501                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16744                       # Occupied blocks per task id
system.l2.tags.avg_refs                     10.258356                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 10673872                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      98.179313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         7.151555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2344.884778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 26258.322877                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.071560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.801340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.876176                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     64624                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  10673872                       # Number of tag accesses
system.l2.tags.tagsinuse                 28710.538524                       # Cycle average of tags in use
system.l2.tags.total_refs                      662936                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              2528447783500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               21850                       # number of writebacks
system.l2.writebacks::total                     21850                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     354404.29                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                43963.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     21850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      3641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     60814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     25213.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       134.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        45.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      22.23                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         4185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      7618117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7622302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              4185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             16739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      7618117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    127242014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             134881054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45717072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             4185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            16739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      7618117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    127242014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            180598126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45717072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45717072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        20749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.138705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.746957                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.508560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9537     45.96%     45.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4436     21.38%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1367      6.59%     73.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1120      5.40%     79.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1085      5.23%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          779      3.75%     88.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          609      2.94%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          408      1.97%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1408      6.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20749                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                4125120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 4125120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1396992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1398400                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       233024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        233152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       233024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      3892096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4125760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1398400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1398400                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         3641                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        60814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34910.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     44505.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       233024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      3892096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 7618117.099535888061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 127242014.087112203240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    127110000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2706556250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        21850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  29719117.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      1396992                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 45671040.936190433800                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 649362707000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1289                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              151269                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20606                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1289                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         3641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        60814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               64465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21850                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    75.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              4393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1583                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004240465750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.001552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.299397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    612.566114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1287     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   44881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     64455                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 64455                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       64455                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 75.92                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    48933                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  322275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   30586862000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2833666250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1625135000                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.934057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.900552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              714     55.39%     55.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.47%     55.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              523     40.57%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               34      2.64%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.78%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    21850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21850                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      21850                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                75.98                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   16601                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            961063890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 75284160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5564780040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            423.256906                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    106561750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     594627000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  12683183000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3411607750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1588757750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12203388500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             69709920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 40014480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1310085120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               235805640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1406296320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3224196840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            12946639710                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          28298179250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               59027760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            962088180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 72863700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5461029210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            422.343168                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    112312000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     593580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  12713408500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3601661250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1591297500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11975866500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             71242560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 38727975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1383071520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               224403060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1403223120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3246494820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            12918690165                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          28289915750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               54914400                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       160841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 160841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5524160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5524160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           200221500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          340795750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             64607                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   64607    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               64607                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        31769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         96376                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              15907                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21850                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9919                       # Transaction distribution
system.membus.trans_dist::ReadExReq             48558                       # Transaction distribution
system.membus.trans_dist::ReadExResp            48558                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15907                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           142                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     75.303874                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits         8069280                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     10715624                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect        96657                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1143025                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     14850576                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       549296                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1174131                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       624835                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        19899222                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         1826463                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       722883                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1223681                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           14082483                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       5267101                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls       113522                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     24826362                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    101732055                       # Number of instructions committed
system.switch_cpus.commit.committedOps      101732055                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     56805016                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.790899                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.531171                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     25911528     45.61%     45.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     11503706     20.25%     65.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      5464550      9.62%     75.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      3682438      6.48%     81.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1589316      2.80%     84.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1239976      2.18%     86.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1466824      2.58%     89.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       679577      1.20%     90.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      5267101      9.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     56805016                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              84244                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      1205210                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          99155039                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              26899005                       # Number of loads committed
system.switch_cpus.commit.membars               56608                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      1732053      1.70%      1.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     60089871     59.07%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1066      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        27994      0.03%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           19      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            9      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     26927621     26.47%     87.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     12897200     12.68%     99.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        27992      0.03%     99.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        28230      0.03%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    101732055                       # Class of committed instruction
system.switch_cpus.commit.refs               39824435                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.611762                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.611762                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      16546862                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred         62080                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved      7843509                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      134237918                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         19257777                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          21574798                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1257098                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts        229555                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       2150191                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         44253009                       # DTB accesses
system.switch_cpus.dtb.data_acv                    61                       # DTB access violations
system.switch_cpus.dtb.data_hits             44147368                       # DTB hits
system.switch_cpus.dtb.data_misses             105641                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         29095459                       # DTB read accesses
system.switch_cpus.dtb.read_acv                    29                       # DTB read access violations
system.switch_cpus.dtb.read_hits             28999751                       # DTB read hits
system.switch_cpus.dtb.read_misses              95708                       # DTB read misses
system.switch_cpus.dtb.write_accesses        15157550                       # DTB write accesses
system.switch_cpus.dtb.write_acv                   32                       # DTB write access violations
system.switch_cpus.dtb.write_hits            15147617                       # DTB write hits
system.switch_cpus.dtb.write_misses              9933                       # DTB write misses
system.switch_cpus.fetch.Branches            19899222                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          16731432                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37344526                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        493189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          195                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              138196258                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles       122021                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      1194599                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         2634228                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                121                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.325277                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     20808151                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     10445039                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.258985                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     60786727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.273461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.186925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         35297405     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3310431      5.45%     63.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2184628      3.59%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1860579      3.06%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2337216      3.84%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2146636      3.53%     77.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1653495      2.72%     80.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1038876      1.71%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         10957461     18.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     60786727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             93860                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            58999                       # number of floating regfile writes
system.switch_cpus.idleCycles                  389524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1365323                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         15750855                       # Number of branches executed
system.switch_cpus.iew.exec_nop               2530681                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.817235                       # Inst execution rate
system.switch_cpus.iew.exec_refs             44297512                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           15158019                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2837834                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      34877958                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        57940                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       230036                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     16570075                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    127147393                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      29139493                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2217036                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     111171621                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1072613                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1257098                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1070397                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        18301                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      4501445                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        16549                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7567                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7978933                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3644636                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         7567                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       726378                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       638945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86496607                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             110387911                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.719519                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          62235909                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.804424                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              110769298                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        145062969                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        81072562                       # number of integer regfile writes
system.switch_cpus.ipc                       1.634621                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.634621                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       188895      0.17%      0.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      67213895     59.28%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1072      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        29434      0.03%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           42      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           14      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     30651563     27.03%     86.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     15238622     13.44%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        30067      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        35054      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      113388658                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           95015                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       189650                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        93908                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       105398                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2572310                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022686                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          214905      8.35%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1539523     59.85%     68.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        817478     31.78%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           43      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          361      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      115677058                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    290469022                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    110294003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    149135483                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          124501455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         113388658                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       115257                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     24616663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       522320                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1735                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16595761                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     60786727                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.865352                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.072449                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22695153     37.34%     37.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     10308204     16.96%     54.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      9280258     15.27%     69.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      5431218      8.93%     78.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4937565      8.12%     86.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3608574      5.94%     92.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2005439      3.30%     95.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1762008      2.90%     98.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       758308      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     60786727                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.853475                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        17013410                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            16731432                       # ITB hits
system.switch_cpus.itb.fetch_misses            281978                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      2036697                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1374496                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     34877958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     16570075                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          140379                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         113216                       # number of misc regfile writes
system.switch_cpus.numCycles                 61176251                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  30588135750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles         3996184                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      74190633                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4203581                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         20303832                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1352377                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10809                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     167565575                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      131840717                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     94770699                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          22621640                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1477363                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1257098                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7261547                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         20580024                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       130968                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    167407444                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      5346425                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        86396                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8688219                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        58121                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            177734386                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           257113550                       # The number of ROB writes
system.switch_cpus.timesIdled                   13212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       507127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       488002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                995129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     21626496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18839744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40466240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2559035918500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          631927000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         253831969                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         244095481                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   1398400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           363890                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000192                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013868                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 363820     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     70      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             363890                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       331027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           70                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       663078                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             70                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           31839                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            259142                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       153542                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       168701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            72750                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           72750                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        169213                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        89929                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          159                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          159                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
