Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Sep 12 21:30:02 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: BTNU (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_CONT/button_state_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/button_state_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[11]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[12]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[13]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[14]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[15]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[16]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[17]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[18]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[19]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[20]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[21]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[22]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[23]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[24]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[25]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[26]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_SEND_PULSE/count_reg_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_TRANSMITTER/U_FSM/state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.742        0.000                      0                  256        0.149        0.000                      0                  256        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.742        0.000                      0                  256        0.149        0.000                      0                  256        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 U_SEND_CONT/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/count_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.952ns (22.525%)  route 3.275ns (77.475%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.708     5.310    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  U_SEND_CONT/count_reg_reg[1]/Q
                         net (fo=2, routed)           1.020     6.786    U_SEND_CONT/count_reg_reg_n_0_[1]
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  U_SEND_CONT/count_reg[26]_i_10__0/O
                         net (fo=1, routed)           0.808     7.718    U_SEND_CONT/count_reg[26]_i_10__0_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.842 r  U_SEND_CONT/count_reg[26]_i_7__0/O
                         net (fo=1, routed)           0.583     8.425    U_SEND_CONT/count_reg[26]_i_7__0_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.549 f  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.864     9.413    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.124     9.537 r  U_SEND_CONT/count_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.537    U_SEND_CONT/count_next[17]
    SLICE_X7Y109         FDRE                                         r  U_SEND_CONT/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.585    15.007    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  U_SEND_CONT/count_reg_reg[17]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_D)        0.031    15.279    U_SEND_CONT/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 U_SEND_CONT/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/count_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.952ns (22.535%)  route 3.273ns (77.465%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.708     5.310    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  U_SEND_CONT/count_reg_reg[1]/Q
                         net (fo=2, routed)           1.020     6.786    U_SEND_CONT/count_reg_reg_n_0_[1]
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  U_SEND_CONT/count_reg[26]_i_10__0/O
                         net (fo=1, routed)           0.808     7.718    U_SEND_CONT/count_reg[26]_i_10__0_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.842 r  U_SEND_CONT/count_reg[26]_i_7__0/O
                         net (fo=1, routed)           0.583     8.425    U_SEND_CONT/count_reg[26]_i_7__0_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.549 f  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.862     9.411    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.124     9.535 r  U_SEND_CONT/count_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.535    U_SEND_CONT/count_next[13]
    SLICE_X7Y109         FDRE                                         r  U_SEND_CONT/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.585    15.007    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  U_SEND_CONT/count_reg_reg[13]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_D)        0.029    15.277    U_SEND_CONT/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 U_SEND_CONT/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/count_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.980ns (23.034%)  route 3.275ns (76.966%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.708     5.310    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  U_SEND_CONT/count_reg_reg[1]/Q
                         net (fo=2, routed)           1.020     6.786    U_SEND_CONT/count_reg_reg_n_0_[1]
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  U_SEND_CONT/count_reg[26]_i_10__0/O
                         net (fo=1, routed)           0.808     7.718    U_SEND_CONT/count_reg[26]_i_10__0_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.842 r  U_SEND_CONT/count_reg[26]_i_7__0/O
                         net (fo=1, routed)           0.583     8.425    U_SEND_CONT/count_reg[26]_i_7__0_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.549 f  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.864     9.413    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.152     9.565 r  U_SEND_CONT/count_reg[25]_i_1__0/O
                         net (fo=1, routed)           0.000     9.565    U_SEND_CONT/count_next[25]
    SLICE_X7Y109         FDRE                                         r  U_SEND_CONT/count_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.585    15.007    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  U_SEND_CONT/count_reg_reg[25]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_D)        0.075    15.323    U_SEND_CONT/count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 U_SEND_CONT/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/count_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.980ns (23.045%)  route 3.273ns (76.955%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.708     5.310    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  U_SEND_CONT/count_reg_reg[1]/Q
                         net (fo=2, routed)           1.020     6.786    U_SEND_CONT/count_reg_reg_n_0_[1]
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  U_SEND_CONT/count_reg[26]_i_10__0/O
                         net (fo=1, routed)           0.808     7.718    U_SEND_CONT/count_reg[26]_i_10__0_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.842 r  U_SEND_CONT/count_reg[26]_i_7__0/O
                         net (fo=1, routed)           0.583     8.425    U_SEND_CONT/count_reg[26]_i_7__0_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.549 f  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.862     9.411    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X7Y109         LUT2 (Prop_lut2_I1_O)        0.152     9.563 r  U_SEND_CONT/count_reg[21]_i_1__0/O
                         net (fo=1, routed)           0.000     9.563    U_SEND_CONT/count_next[21]
    SLICE_X7Y109         FDRE                                         r  U_SEND_CONT/count_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.585    15.007    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  U_SEND_CONT/count_reg_reg[21]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_D)        0.075    15.323    U_SEND_CONT/count_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 U_SEND_CONT/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/count_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.952ns (22.646%)  route 3.252ns (77.354%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.708     5.310    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  U_SEND_CONT/count_reg_reg[1]/Q
                         net (fo=2, routed)           1.020     6.786    U_SEND_CONT/count_reg_reg_n_0_[1]
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  U_SEND_CONT/count_reg[26]_i_10__0/O
                         net (fo=1, routed)           0.808     7.718    U_SEND_CONT/count_reg[26]_i_10__0_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.842 r  U_SEND_CONT/count_reg[26]_i_7__0/O
                         net (fo=1, routed)           0.583     8.425    U_SEND_CONT/count_reg[26]_i_7__0_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.549 f  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.841     9.390    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X7Y108         LUT2 (Prop_lut2_I1_O)        0.124     9.514 r  U_SEND_CONT/count_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.514    U_SEND_CONT/count_next[19]
    SLICE_X7Y108         FDRE                                         r  U_SEND_CONT/count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.586    15.008    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  U_SEND_CONT/count_reg_reg[19]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.029    15.278    U_SEND_CONT/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 U_SEND_CONT/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.980ns (23.157%)  route 3.252ns (76.842%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.708     5.310    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  U_SEND_CONT/count_reg_reg[1]/Q
                         net (fo=2, routed)           1.020     6.786    U_SEND_CONT/count_reg_reg_n_0_[1]
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  U_SEND_CONT/count_reg[26]_i_10__0/O
                         net (fo=1, routed)           0.808     7.718    U_SEND_CONT/count_reg[26]_i_10__0_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.842 r  U_SEND_CONT/count_reg[26]_i_7__0/O
                         net (fo=1, routed)           0.583     8.425    U_SEND_CONT/count_reg[26]_i_7__0_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.549 f  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.841     9.390    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X7Y108         LUT2 (Prop_lut2_I1_O)        0.152     9.542 r  U_SEND_CONT/count_reg[26]_i_2__0/O
                         net (fo=1, routed)           0.000     9.542    U_SEND_CONT/count_next[26]
    SLICE_X7Y108         FDRE                                         r  U_SEND_CONT/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.586    15.008    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  U_SEND_CONT/count_reg_reg[26]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.075    15.324    U_SEND_CONT/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 U_SEND_CONT/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/button_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.952ns (22.818%)  route 3.220ns (77.182%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.708     5.310    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  U_SEND_CONT/count_reg_reg[1]/Q
                         net (fo=2, routed)           1.020     6.786    U_SEND_CONT/count_reg_reg_n_0_[1]
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.124     6.910 f  U_SEND_CONT/count_reg[26]_i_10__0/O
                         net (fo=1, routed)           0.808     7.718    U_SEND_CONT/count_reg[26]_i_10__0_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.842 f  U_SEND_CONT/count_reg[26]_i_7__0/O
                         net (fo=1, routed)           0.583     8.425    U_SEND_CONT/count_reg[26]_i_7__0_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.549 r  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.809     9.359    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.124     9.483 r  U_SEND_CONT/button_state_i_1__0/O
                         net (fo=1, routed)           0.000     9.483    U_SEND_CONT/button_state_i_1__0_n_0
    SLICE_X4Y104         FDRE                                         r  U_SEND_CONT/button_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.587    15.009    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  U_SEND_CONT/button_state_reg/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y104         FDRE (Setup_fdre_C_D)        0.029    15.279    U_SEND_CONT/button_state_reg
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 U_SEND_CONT/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.952ns (22.966%)  route 3.193ns (77.034%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.708     5.310    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  U_SEND_CONT/count_reg_reg[1]/Q
                         net (fo=2, routed)           1.020     6.786    U_SEND_CONT/count_reg_reg_n_0_[1]
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  U_SEND_CONT/count_reg[26]_i_10__0/O
                         net (fo=1, routed)           0.808     7.718    U_SEND_CONT/count_reg[26]_i_10__0_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.842 r  U_SEND_CONT/count_reg[26]_i_7__0/O
                         net (fo=1, routed)           0.583     8.425    U_SEND_CONT/count_reg[26]_i_7__0_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.549 f  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.782     9.332    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.456 r  U_SEND_CONT/count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.456    U_SEND_CONT/count_next[3]
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.587    15.009    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[3]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.031    15.306    U_SEND_CONT/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 U_SEND_CONT/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.952ns (22.988%)  route 3.189ns (77.012%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.708     5.310    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  U_SEND_CONT/count_reg_reg[1]/Q
                         net (fo=2, routed)           1.020     6.786    U_SEND_CONT/count_reg_reg_n_0_[1]
    SLICE_X7Y109         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  U_SEND_CONT/count_reg[26]_i_10__0/O
                         net (fo=1, routed)           0.808     7.718    U_SEND_CONT/count_reg[26]_i_10__0_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I4_O)        0.124     7.842 r  U_SEND_CONT/count_reg[26]_i_7__0/O
                         net (fo=1, routed)           0.583     8.425    U_SEND_CONT/count_reg[26]_i_7__0_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I0_O)        0.124     8.549 f  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.778     9.328    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X7Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.452 r  U_SEND_CONT/count_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.452    U_SEND_CONT/count_next[1]
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.587    15.009    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y104         FDRE                                         r  U_SEND_CONT/count_reg_reg[1]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.029    15.304    U_SEND_CONT/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.180ns (29.489%)  route 2.821ns (70.511%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.725     5.328    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=10, routed)          0.694     6.478    U_TRANSMITTER/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.150     6.628 f  U_TRANSMITTER/U_BIT_COUNTER/state[0]_i_8/O
                         net (fo=1, routed)           0.582     7.210    U_TRANSMITTER/U_BIT_COUNTER/state[0]_i_8_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I5_O)        0.326     7.536 f  U_TRANSMITTER/U_BIT_COUNTER/state[0]_i_5/O
                         net (fo=1, routed)           0.943     8.478    U_TRANSMITTER/U_BIT_COUNTER/state[0]_i_5_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  U_TRANSMITTER/U_BIT_COUNTER/state[0]_i_3/O
                         net (fo=1, routed)           0.603     9.205    U_TRANSMITTER/U_FSM/state_reg[0]_1
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.124     9.329 r  U_TRANSMITTER/U_FSM/state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.329    U_TRANSMITTER/U_FSM/state[0]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.590    15.012    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.031    15.188    U_TRANSMITTER/U_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.599     1.518    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_TRANSMITTER/U_BAUD_2_RATE/enb_reg/Q
                         net (fo=1, routed)           0.099     1.759    U_TRANSMITTER/U_BAUD_2_PULSE/enb_reg
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     2.037    U_TRANSMITTER/U_BAUD_2_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.075     1.609    U_TRANSMITTER/U_BAUD_2_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.292ns (53.529%)  route 0.254ns (46.471%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.599     1.518    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=3, routed)           0.100     1.766    U_TRANSMITTER/U_WAIT_BIT_COUNTER/wait_counter_out[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.099     1.865 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/state[2]_i_2/O
                         net (fo=2, routed)           0.154     2.019    U_TRANSMITTER/U_FSM/Q_reg[0]
    SLICE_X0Y99          LUT6 (Prop_lut6_I0_O)        0.045     2.064 r  U_TRANSMITTER/U_FSM/state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.064    U_TRANSMITTER/U_FSM/state[2]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.043    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    U_TRANSMITTER/U_FSM/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.605     1.524    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_TRANSMITTER/U_BAUD_RATE/enb_reg/Q
                         net (fo=1, routed)           0.116     1.781    U_TRANSMITTER/U_BAUD_PULSE/enb
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.043    U_TRANSMITTER/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.059     1.596    U_TRANSMITTER/U_BAUD_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_RESET_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/last_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.422%)  route 0.388ns (67.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.599     1.518    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_RESET_DEBOUNCE/button_state_reg/Q
                         net (fo=11, routed)          0.388     2.047    U_TRANSMITTER/U_FSM/debounced_reset
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.045     2.092 r  U_TRANSMITTER/U_FSM/last[0]_i_1/O
                         net (fo=1, routed)           0.000     2.092    U_TRANSMITTER/U_FSM/last[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  U_TRANSMITTER/U_FSM/last_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.043    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  U_TRANSMITTER/U_FSM/last_reg[0]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.091     1.888    U_TRANSMITTER/U_FSM/last_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.049%)  route 0.134ns (41.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.605     1.524    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  U_TRANSMITTER/U_BAUD_RATE/q_reg[10]/Q
                         net (fo=6, routed)           0.134     1.800    U_TRANSMITTER/U_BAUD_RATE/q[10]
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  U_TRANSMITTER/U_BAUD_RATE/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    U_TRANSMITTER/U_BAUD_RATE/q_0[1]
    SLICE_X3Y98          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.043    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.092     1.632    U_TRANSMITTER/U_BAUD_RATE/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.597%)  route 0.149ns (44.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.605     1.524    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  U_TRANSMITTER/U_BAUD_RATE/q_reg[6]/Q
                         net (fo=5, routed)           0.149     1.814    U_TRANSMITTER/U_BAUD_RATE/q[6]
    SLICE_X3Y99          LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  U_TRANSMITTER/U_BAUD_RATE/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.859    U_TRANSMITTER/U_BAUD_RATE/q_0[4]
    SLICE_X3Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.043    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[4]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092     1.632    U_TRANSMITTER/U_BAUD_RATE/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.266%)  route 0.170ns (47.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.605     1.524    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_TRANSMITTER/U_BAUD_RATE/q_reg[1]/Q
                         net (fo=7, routed)           0.170     1.835    U_TRANSMITTER/U_BAUD_RATE/q[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.045     1.880 r  U_TRANSMITTER/U_BAUD_RATE/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.880    U_TRANSMITTER/U_BAUD_RATE/q_0[5]
    SLICE_X4Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.875     2.040    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[5]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     1.652    U_TRANSMITTER/U_BAUD_RATE/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.599     1.518    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=6, routed)           0.175     1.858    U_TRANSMITTER/U_WAIT_BIT_COUNTER/wait_counter_out[0]
    SLICE_X2Y100         LUT2 (Prop_lut2_I1_O)        0.043     1.901 r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.901    U_TRANSMITTER/U_WAIT_BIT_COUNTER/p_0_in__1[1]
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     2.037    U_TRANSMITTER/U_WAIT_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.131     1.649    U_TRANSMITTER/U_WAIT_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_SEND_PULSE/count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_PULSE/count_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.392%)  route 0.176ns (48.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.515    U_SEND_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  U_SEND_PULSE/count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_SEND_PULSE/count_reg_reg[25]/Q
                         net (fo=29, routed)          0.176     1.832    U_SEND_PULSE/count_reg_reg_n_0_[25]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.045     1.877 r  U_SEND_PULSE/count_reg[17]_i_1__1/O
                         net (fo=1, routed)           0.000     1.877    U_SEND_PULSE/count_next[17]
    SLICE_X4Y107         FDRE                                         r  U_SEND_PULSE/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.866     2.032    U_SEND_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  U_SEND_PULSE/count_reg_reg[17]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.091     1.622    U_SEND_PULSE/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.599     1.518    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/Q
                         net (fo=9, routed)           0.172     1.855    U_TRANSMITTER/U_BAUD_2_RATE/q_reg_n_0_[3]
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.045     1.900 r  U_TRANSMITTER/U_BAUD_2_RATE/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.900    U_TRANSMITTER/U_BAUD_2_RATE/q[3]
    SLICE_X2Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.872     2.037    U_TRANSMITTER/U_BAUD_2_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.121     1.639    U_TRANSMITTER/U_BAUD_2_RATE/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    U_RESET_DEBOUNCE/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y110    U_RESET_DEBOUNCE/count_reg_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y108    U_RESET_DEBOUNCE/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108    U_RESET_DEBOUNCE/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108    U_RESET_DEBOUNCE/count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    U_RESET_DEBOUNCE/count_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    U_RESET_DEBOUNCE/count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    U_RESET_DEBOUNCE/count_reg_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110    U_RESET_DEBOUNCE/count_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    U_RESET_DEBOUNCE/count_reg_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110    U_RESET_DEBOUNCE/count_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111    U_RESET_DEBOUNCE/count_reg_reg[17]/C



