Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c51d87db95e04b4e8990303073160288 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_behav xil_defaultlib.adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.pl_pack
Compiling architecture behavioral of entity xil_defaultlib.add3bits [add3bits_default]
Compiling architecture beh of entity xil_defaultlib.serial_adder [\serial_adder(n=4)\]
Compiling architecture behav of entity xil_defaultlib.sh_reg [sh_reg_default]
Compiling architecture behav of entity xil_defaultlib.control [control_default]
Compiling architecture struc of entity xil_defaultlib.adder
Built simulation snapshot adder_behav
