m255
K3
13
cModel Technology
Z0 d/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src
Eadd_1_bit
Z1 w1410348987
Z2 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 d/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src
Z7 8/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/adder.vhd
Z8 F/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/adder.vhd
l0
L7
V1ZFE3D1ciFnIE[m^`caYZ1
!s100 A9^c6BS5KNifJC;FjWJD]3
Z9 OV;C;10.1d;51
32
!i10b 1
Z10 !s108 1410356799.907400
Z11 !s90 -reportprogress|300|-work|work|/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/adder.vhd|/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/alu_testbench.vhd|/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/main.vhd|
Z12 !s107 /mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/main.vhd|/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/alu_testbench.vhd|/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/adder.vhd|
Z13 o-work work -O0
Z14 tExplicit 1
Amain
R2
R3
R4
R5
Z15 DEx4 work 9 add_1_bit 0 22 1ZFE3D1ciFnIE[m^`caYZ1
l18
L17
Z16 V6PhmMVb5OWH3hdBo;@BZO3
Z17 !s100 Uo50d3Y?kWUPm]fiW=h1H2
R9
32
!i10b 1
R10
R11
R12
R13
R14
Eadd_4_bits
R1
R2
R3
R4
R5
R6
R7
R8
l0
L30
VQOAA0ao]754lfXoK4nj]20
!s100 TA@<XoA2iMGJ6WZolYmfc2
R9
32
!i10b 1
R10
R11
R12
R13
R14
Amain
R2
R3
R4
R5
Z18 DEx4 work 10 add_4_bits 0 22 QOAA0ao]754lfXoK4nj]20
l51
L40
Z19 VZLCdQR?]4>P^4njE2FANa2
Z20 !s100 VYcVBO55D;CIf=WOORLE]2
R9
32
!i10b 1
R10
R11
R12
R13
R14
vbusgate4
!s100 8:zdUWl1]8EHXQG]C7=Kk1
II;IMG02V7Y`2dChjOo]=c2
V@cH2D;@jZ=^DjE=fjOTWJ2
R6
Z21 w1410349622
Z22 8/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/busgate.v
Z23 F/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/busgate.v
L0 1
Z24 OV;L;10.1d;51
r1
31
Z25 !s108 1410356799.875027
Z26 !s107 /mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/busgate.v|
Z27 !s90 -reportprogress|300|-work|work|/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/busgate.v|
R13
!i10b 1
!s85 0
!s101 -O0
vbusmux4x4
!s100 0N0;iGKGJiDGFoTXPScK10
I9aJ]knB`8e:aDnLo?OOOR3
VIAlIaS220Y;25>IP_0_Yd2
R6
R21
R22
R23
L0 5
R24
r1
31
R25
R26
R27
R13
!i10b 1
!s85 0
!s101 -O0
Emain
Z28 w1410356367
R2
R3
R4
R5
R6
Z29 8/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/main.vhd
Z30 F/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/main.vhd
l0
L9
VCO<b]QOh[C]n;K5A2ioXU2
!s100 63c5L_0gB6hXcAT>PFj6h3
R9
32
!i10b 1
R10
R11
R12
R13
R14
Aalu5
R2
R3
R4
R5
Z31 DEx4 work 4 main 0 22 CO<b]QOh[C]n;K5A2ioXU2
l101
L100
Z32 VI;60SMXJb[I@716S3c:dB0
Z33 !s100 cG@]=GKNCii_YeKf?chh^1
R9
32
!i10b 1
R10
R11
R12
R13
R14
Aalu4
R2
R3
R4
R5
R31
l84
L83
Z34 VID5b13En=5108iG7UBCn@0
Z35 !s100 1OzH7L1BfVcV@OIBmJ_ZF3
R9
32
!i10b 1
R10
R11
R12
R13
R14
Aalu3
R2
R3
R4
R5
R31
l72
L71
Z36 VS7hCcbh6<J[_0JG9m<>Hg3
Z37 !s100 nL4MDO287W_S7OE6VIVac2
R9
32
!i10b 1
R10
R11
R12
R13
R14
Aalu2
R2
R3
R4
R5
R31
l59
L58
Z38 VbfTI[5GJ6f4aUl>EijT@:3
Z39 !s100 9R=TZ_3l4WV^[5E_Ve2h]0
R9
32
!i10b 1
R10
R11
R12
R13
R14
Aalu1
R2
R3
R4
R5
R31
l45
L25
Z40 V<cD82@@@B4PnDeHM>Y0YK0
Z41 !s100 L>SThJ9FSZSKLZ?_FN5j`1
R9
32
!i10b 1
R10
R11
R12
R13
R14
Emain_testbench
Z42 w1410355250
R2
R3
R4
R5
R6
Z43 8/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/alu_testbench.vhd
Z44 F/mnt/laptop-home/Projects/bsuir/9/FPGA/1/altera-project/src/alu_testbench.vhd
l0
L6
VcH4Q9>19Q@Q=1D4AFm8Nf2
!s100 5SiUN7bPN`2KCik>VLIId1
R9
32
!i10b 1
R10
R11
R12
R13
R14
Amain_testbench_arch
R31
R2
R3
R4
R5
Z45 DEx4 work 14 main_testbench 0 22 cH4Q9>19Q@Q=1D4AFm8Nf2
l28
L9
Z46 V`cT1LFRJR13:1e<NgZJ813
Z47 !s100 UMz`nCoi6X4J66;:meD7?2
R9
32
!i10b 1
R10
R11
R12
R13
R14
