Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[10:40:38.023427] Configured Lic search path (21.01-s002): 1700@europa.tele.ntnu.no:5280@europa.tele.ntnu.no:1717@europa.tele.ntnu.no

Version: 21.18-s082_1, built Tue Jul 18 04:08:41 PDT 2023
Options: -files ../tcl/synth.tcl 
Date:    Thu Oct 19 10:40:38 2023
Host:    jupiter.tele.ntnu.no (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (4cores*16cpus*1physical cpu*Intel(R) Xeon(R) CPU X5560 @ 2.80GHz 8192KB) (24508716KB)
PID:     25054
OS:      CentOS Linux release 7.9.2009 (Core)


[10:40:39.190785] Periodic Lic check successful
[10:40:39.190795] Feature usage summary:
[10:40:39.190800] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (42 seconds elapsed).

#@ Processing -files option
@genus 1> source ../tcl/synth.tcl
#@ Begin verbose source ../tcl/synth.tcl
@file(synth.tcl) 1: source "../tcl/settings.tcl"
Sourcing '../tcl/settings.tcl' (Thu Oct 19 10:41:23 CEST 2023)...
#@ Begin verbose source ../tcl/settings.tcl
@file(settings.tcl) 1: set DESIGN_NAME "cv32e40s"
@file(settings.tcl) 2: set DESIGN_TOP_MODULE "cv32e40s_core"
@file(settings.tcl) 5: set TIMING_CLOCK_PERIOD 5405
@file(settings.tcl) 6: set TIMING_INPUT_DELAY 0.2
@file(settings.tcl) 7: set TIMING_OUTPUT_DELAY 15
@file(settings.tcl) 8: set LOAD 0.1
@file(settings.tcl) 10: set PATH_LIB_BASE "/eda/kits/cadence/45nm/gsclib045_all_v4.4"
@file(settings.tcl) 11: set PATH_TECHNOKIT "$PATH_LIB_BASE/gsclib045_tech/"
@file(settings.tcl) 13: set LIB_FILES {}
@file(settings.tcl) 14: lappend LIB_FILES ${PATH_LIB_BASE}/gsclib045/cds.lib
@file(settings.tcl) 16: set slow_libs {}
@file(settings.tcl) 17: lappend slow_libs ${PATH_LIB_BASE}/gsclib045_lvt/cds.lib
@file(settings.tcl) 19: set fast_libs {}
@file(settings.tcl) 20: lappend fast_libs ${PATH_LIB_BASE}/gsclib045_hvt/cds.lib
@file(settings.tcl) 22: set LEF_FILES {}
@file(settings.tcl) 23: lappend LEF_FILES $PATH_TECHNOKIT/lef/gsclib045_tech.lef
@file(settings.tcl) 24: lappend LEF_FILES $PATH_LIB_BASE/gsclib045/lef/gsclib045_macro.lef
@file(settings.tcl) 25: lappend LEF_FILES $PATH_LIB_BASE/gsclib045/lef/gsclib045_multibitsDFF.lef
@file(settings.tcl) 26: lappend LEF_FILES $PATH_LIB_BASE/gsclib045/lef/gsclib045_tech.lef
@file(settings.tcl) 27: lappend LEF_FILES $PATH_LIB_BASE/gsclib045_backbias/lef/gsclib045_backbias_macro.lef
@file(settings.tcl) 28: lappend LEF_FILES $PATH_LIB_BASE/gsclib045_hvt/lef/gsclib045_hvt_macro.lef
@file(settings.tcl) 29: lappend LEF_FILES $PATH_LIB_BASE/gsclib045_lvt/lef/gsclib045_lvt_macro.lef
@file(settings.tcl) 31: set QRC_FILES {}
@file(settings.tcl) 32: lappend QRC_FILES $PATH_TECHNOKIT/qrc/qx/gpdk045.tch
#@ End verbose source ../tcl/settings.tcl
@file(synth.tcl) 3: set TIMING_CLOCK_PORT "clk"
@file(synth.tcl) 6: set_db / .library $LIB_FILES
Error   : Fail to load library file. [LBR-522] [set_db]
        : Attempt to read .lib library '/eda/kits/cadence/45nm/gsclib045_all_v4.4/gsclib045/cds.lib' failed
        : Fix the library read error, then reload the library.

Threads Configured:3
Invalid character detected on line 1!
Expected "(" or ":". Found "*"Error   : Parsing error. [LBR-130] [set_db]
        : Syntax error/unsupported construct 'Unexpected characters found' (File /eda/kits/cadence/45nm/gsclib045_all_v4.4/gsclib045/cds.lib, Line 1)
        : Invalid liberty syntax is parsed, or unsupported liberty syntax is encountered.
Error   : Fail to load library file. [LBR-522] [set_db]
        : Attempt to read .lib library '/eda/kits/cadence/45nm/gsclib045_all_v4.4/gsclib045/cds.lib' failed (File /eda/kits/cadence/45nm/gsclib045_all_v4.4/gsclib045/cds.lib)

  Message Summary for Library cds.lib:
  ************************************
  Fail to load library file. [LBR-522]: 2
  Parsing error. [LBR-130]: 1
  ************************************
 
Bad technology libraries.
Error   : The data value for this attribute is invalid. [TUI-24] [set_db]
        : The value '/eda/kits/cadence/45nm/gsclib045_all_v4.4/gsclib045/cds.lib' cannot be set for attribute 'library'.
        : To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
#@ End verbose source ../tcl/synth.tcl
1
Encountered problems processing file: ../tcl/synth.tcl
@genus:root: 2> ::legacy::set_attribute -h library

Usage: ::legacy::set_attribute [-quiet] [-lock] <string> <string> [<object>+]

    [-quiet]:
        keeps quiet unless there are problems 
    [-lock]:
        attribute becomes read only once locked 
    <string>:
        attribute name 
    <string>:
        new value. A compound string (containing spaces) should be represented as a list (using double-quotes or braces). 
    [<object>+]:
        object(s) of interest 

'::legacy::set_attribute -h <attribute_name> <object_type>' will give you more information. Both 'attribute_name' and 'object_type' support the wildcard ('*') character for non-hidden attributes. Valid object types are: 

        actual_scan_chain                cost_group                       hdl_block                        hport_bus                        mode                             port_bus                         sdp_instance 
        actual_scan_segment              ctp_source                       hdl_component                    inst                             module                           power_domain                     sdp_row 
        analysis_view                    def_pin                          hdl_implementation               isolation_rule                   net                              power_intent_command_id          specialnet 
        attribute                        delay_corner                     hdl_inst                         jtag_instruction                 nominal_condition                power_mode                       state_retention_rule 
        base_cell                        design                           hdl_label                        jtag_instruction_register        opcg_domain                      power_scope                      test_bus_port 
        base_cell_set                    dft_configuration_mode           hdl_lib                          jtag_macro                       opcg_mode                        rc_corner                        test_clock 
        base_pin                         exception                        hdl_operator                     jtag_port                        operating_condition              region                           test_signal 
        blackbox                         external_delay                   hdl_parameter                    layer                            pcell                            root                             timing_condition 
        blockage                         flow                             hdl_pin                          level_shifter_rule               pg_lib_pin                       route_blockage                   via 
        boundary_scan_segment            flow_step                        hdl_procedure                    lib_arc                          pg_net                           route_rule                       virtual_techelt 
        bump                             formal_verification_constraint   hdl_subprogram                   lib_cell                         pg_pin                           route_type                       wireload 
        cell_model                       fpobject                         hinst                            lib_pin                          pin                              row                              clock 
        gcell                            hnet                             library                          pinstance                        scan_chain                       cluster                          group 
        hpin                             library_domain                   place_blockage                   scan_segment                     constant                         hdl_architecture                 hpin_bus 
        mbist_clock_domain               pnet                             sdp_column                       constraint_mode                  hdl_bind                         hport                            message 
        port                             sdp_group                        
@genus:root: 3> exit

Lic Summary:
[10:49:07.107216] Cdslmd servers: europa
[10:49:07.107233] Feature usage summary:
[10:49:07.107234] Genus_Synthesis

Normal exit.