Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.16])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C2879480DFF
	for <sashiko-reviews@lists.linux.dev>; Wed,  1 Jul 2026 12:05:02 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.16
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1782907504; cv=none; b=JebIC84kLJ6SVIi4NXKB35NCtGUtc/xeKX5HnSW3AcSTxVDYG9zhDi7sCdnpRASVsgxbxyTu1mbQbpsntJLVBQPM8GdxtUA0FybTOPOTxDFm69iuhUOimhaAOCGkqXNjh1CxLFyLvlrqG+EKKXzTgdUmXVShAHun9ZtvttWnrfU=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1782907504; c=relaxed/simple;
	bh=0A2ZYfJTsilpM08NAVtRvkoZtT4pmMvnrvxQuPDEeHw=;
	h=Content-Type:MIME-Version:In-Reply-To:References:Subject:From:Cc:
	 To:Date:Message-ID; b=cRPx0iULoO3fwqrgtzEfL0OppSetKW0/Yd1H1L/O8lfEvPpjDgvPSYpBOqQeXWDpJY5/bDdbFiCAeE4v+tIo64VXO2ubUJEljuyh78j61f4uoVUw7ST/8SO2ZfQOHNpBUUck+gU6OYjDeeYAzmcDvYy+m0S5HNxVHE82aygyHDI=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=pass smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=jloWBhyK; arc=none smtp.client-ip=192.198.163.16
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="jloWBhyK"
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1782907503; x=1814443503;
  h=mime-version:content-transfer-encoding:in-reply-to:
   references:subject:from:cc:to:date:message-id;
  bh=0A2ZYfJTsilpM08NAVtRvkoZtT4pmMvnrvxQuPDEeHw=;
  b=jloWBhyK4kdgLgREXl8zCcOOVXBNG8TsH7kRkh+BLX5ANE7KreYdLqc+
   kzuY0wAtIvi1x7qIijFjSuBBZJLAOv8HAJDG+tOjDK3P9qk+0IvsSbUYe
   elTQGkpRxvHyymU/tIOcm43GM3F37vzfDUhX8feaW8eqr90oBIMPytAYu
   hVb436DQSel8LaF9gJTfNGQ8E3MZwGDabSy1HlAQRLRZBJ2zcV66/FKmG
   vqwaNrA3z+SO/DTEv+zdMgIAElnCcpv+q6qMX64MGxf79+yoiW0qFm0Oi
   sjVg1+qVjyjY4kYLQcolencTXC9G3knQ2aFYUDlMO5tCeCABTkm3zjONm
   g==;
X-CSE-ConnectionGUID: RjGn8gapQ+CwlFkH4CRR3w==
X-CSE-MsgGUID: KIS+x+1DRBimqj5VuDgRJA==
X-IronPort-AV: E=McAfee;i="6800,10657,11833"; a="71162264"
X-IronPort-AV: E=Sophos;i="6.25,141,1779174000"; 
   d="scan'208";a="71162264"
Received: from fmviesa006.fm.intel.com ([10.60.135.146])
  by fmvoesa110.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Jul 2026 05:05:02 -0700
X-CSE-ConnectionGUID: mHTeX9ywTXqHZKtbhsUZmg==
X-CSE-MsgGUID: w3oIyxoZTiSpHz1jdKbbPQ==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.25,141,1779174000"; 
   d="scan'208";a="248086073"
Received: from abityuts-desk.ger.corp.intel.com (HELO localhost) ([10.245.244.25])
  by fmviesa006-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Jul 2026 05:05:00 -0700
Content-Type: text/plain; charset="utf-8"
Precedence: bulk
X-Mailing-List: sashiko-reviews@lists.linux.dev
List-Id: <sashiko-reviews.lists.linux.dev>
List-Subscribe: <mailto:sashiko-reviews+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:sashiko-reviews+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <20260630225349.984AB1F000E9@smtp.kernel.org>
References: <20260630223946.2107382-1-jia.yao@intel.com> <20260630225349.984AB1F000E9@smtp.kernel.org>
Subject: Re: [PATCH v9] drm/i915/dg2: Add per-context control for Wa_22013059131
From: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Cc: dri-devel@lists.freedesktop.org, intel-gfx@intel.com, Matt Roper <matthew.d.roper@intel.com>, Tvrtko Ursulin <tursulin@ursulin.net>
To: Jia Yao <jia.yao@intel.com>, sashiko-bot@kernel.org, sashiko-reviews@lists.linux.dev
Date: Wed, 01 Jul 2026 15:04:57 +0300
Message-ID: <178290749714.224587.15234445443946207851@jlahtine-mobl>
User-Agent: alot/0.13.dev2+g40c57d620

(+ intel-gfx, Matt and Tvrtko)

Quoting sashiko-bot@kernel.org (2026-07-01 01:53:49)
> Thank you for your contribution! Sashiko AI review found 1 potential issu=
e(s) to consider:
> - [High] Dynamically modifying the globally shared MCR register LSC_CHICK=
EN_BIT_0 per-context causes a race condition when contexts execute concurre=
ntly on different engines, leading to L3 cache state corruption and GPU han=
gs.
> --
>=20
> commit aa5554c571fd6ea50b4b1d107d0ba27eeae18a7c
> Author: Jia Yao <jia.yao@intel.com>
>=20
> drm/i915/dg2: Add per-context control for Wa_22013059131
>=20
> This commit introduces a per-context opt-out for Wa_22013059131 on DG2-G11
> platforms, allowing userspace to manage LSC_CHICKEN_BIT_0 bit 15 itself.
> It applies this workaround conditionally during indirect context batchbuf=
fer
> execution rather than globally at engine init.
>=20
> Link: https://github.com/intel/compute-runtime/pull/919
>=20
> > diff --git a/drivers/gpu/drm/i915/gt/intel_lrc.c b/drivers/gpu/drm/i915=
/gt/intel_lrc.c
> > index 147d22907960b..a35601e6f1e90 100644
> > --- a/drivers/gpu/drm/i915/gt/intel_lrc.c
> > +++ b/drivers/gpu/drm/i915/gt/intel_lrc.c
>=20
> [ ... ]
>=20
> > @@ -1348,6 +1348,37 @@ gen12_invalidate_state_cache(u32 *cs)
> >       return cs;
> >  }
> > =20
> > +static u32 *
> > +dg2_g11_emit_wa_22013059131(const struct intel_context *ce, u32 *cs)
> > +{
> > +     /*
> > +      * While re-writing LSC_CHICKEN_BIT_0 for Wa_22013059131, the
> > +      * other bits of the register will also get overwritten.  The
> > +      * hardware default for all other bits is 0, but any workarounds
> > +      * that adjust the other bits in the lower dword of the register
> > +      * also need to be re-applied here.  At the moment that's just
> > +      * Wa_22014226127, which is always set for DG2-G11 platforms.
> > +      */
> > +     u32 val =3D DISABLE_D8_D16_COASLESCE;
> > +
> > +     /*
> > +      * Wa_22013059131: only set FORCE_1_SUB_MESSAGE_PER_FRAGMENT for
> > +      * userspace contexts that have not opted out.  Kernel-internal
> > +      * contexts (gem_context =3D=3D NULL) never run shader workloads =
that
> > +      * require this workaround, so skip them unconditionally.
> > +      */
> > +     if (rcu_access_pointer(ce->gem_context) &&
> > +         !test_bit(CONTEXT_WA_22013059131, &ce->flags)) {
> > +             val |=3D FORCE_1_SUB_MESSAGE_PER_FRAGMENT;
> > +     }
> > +
>=20
> [Severity: High]
> Does dynamically modifying LSC_CHICKEN_BIT_0 per-context cause a race con=
dition
> when contexts execute concurrently on different engines?
>=20
> LSC_CHICKEN_BIT_0 is a globally shared MCR register affecting the L3 cach=
e,
> which is shared across all render and compute engines on DG2. Modifying i=
t via
> MI_LOAD_REGISTER_IMM broadcasts the change to all L3 banks.
>=20
> If Context A (which requires the workaround) runs on RCS0, and Context B =
(which
> opts out) switches in on CCS0, CCS0's context switch executes this indire=
ct
> batchbuffer and clears bit 15 globally. This could dynamically alter the =
state
> for Context A on RCS0, potentially disabling the workaround and causing a=
 GPU
> hang.

The fact that we expect compute and Mesa to align across their own
contexts sharing single address space today is one thing, but I think
we should be enforcing that. Currently nothing preventing RCS and CCS
sharing one address space from fighting over the variable.

This makes me doubt if modelling this as a per-context variable was
the right choice.

Maybe we should instead be making it DRM client wide property and
inheriting it to all contexts?

Regards, Joonas

>=20
> > +     *cs++ =3D MI_LOAD_REGISTER_IMM(1);
> > +     *cs++ =3D i915_mmio_reg_offset(LSC_CHICKEN_BIT_0);
> > +     *cs++ =3D val;
> > +
> > +     return cs;
> > +}
>=20
> --=20
> Sashiko AI review =C2=B7 https://sashiko.dev/#/patchset/20260630223946.21=
07382-1-jia.yao@intel.com?part=3D1
