0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/DRAM_1/sim/DRAM.v,1744888720,verilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/PLL/PLL_clk_wiz.v,,DRAM,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/IROM/sim/IROM.v,1744888181,verilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/DRAM_1/sim/DRAM.v,,IROM,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/PLL/PLL.v,1744890013,verilog,,,,PLL,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/PLL/PLL_clk_wiz.v,1744890013,verilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.gen/sources_1/ip/PLL/PLL.v,,PLL_clk_wiz,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_alu.sv,1742565634,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_data_ram.sv,,tb_alu,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_data_ram.sv,1742565634,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv,,tb_data_ram,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv,1742565634,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_alu.sv,,tb_imm_gen,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv,1742565634,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_imm_gen.sv,,tb_instr_rom,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_reg_file.sv,1742565634,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_instr_rom.sv,,tb_reg_file,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv,1744859179,systemVerilog,,,,tb_single_cpu,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/ALU_controller.sv,1744732393,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/adder.sv,,ALU_controller,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/adder.sv,1744723214,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/alu.sv,,adder,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/alu.sv,1744724686,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/control.sv,,alu,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/clk_div.sv,1744857666,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_reg_file.sv,,clk_div,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/control.sv,1744763620,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/data_ram.sv,,control,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/data_ram.sv,1744796031,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/imm_gen.sv,,data_ram,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/imm_gen.sv,1744786840,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/instr_rom.sv,,imm_gen,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/instr_rom.sv,1744796086,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/mux.sv,,instr_rom,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/instr_split.sv,1744772523,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/clk_div.sv,,instr_split,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/mux.sv,1744725223,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/pc.sv,,mux,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/pc.sv,1744859094,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/reg_file.sv,,pc,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/reg_file.sv,1744856539,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv,,reg_file,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/single_cpu.sv,1744904079,systemVerilog,,C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sources_1/new/instr_split.sv,,single_cpu,,uvm,../../../../rv32icpu.ip_user_files/ipstatic,,,,,
