// Seed: 576842927
module module_0 (
    input  wire  id_0,
    input  wand  id_1,
    input  wor   id_2,
    output logic id_3
);
  integer id_5;
  ;
  assign module_1.id_43 = 0;
  always id_3 <= id_0;
  initial id_5 = -1;
endmodule
module module_1 #(
    parameter id_25 = 32'd34,
    parameter id_41 = 32'd90,
    parameter id_5  = 32'd26
) (
    output tri0 id_0,
    output wire id_1,
    output supply0 id_2,
    input tri id_3,
    input wor id_4,
    input wor _id_5
    , id_38,
    output supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wire id_10,
    output tri0 id_11,
    input tri0 id_12,
    output tri0 id_13,
    input wire id_14,
    output tri id_15,
    input tri0 id_16,
    input tri id_17,
    input wor id_18,
    input tri1 id_19,
    output tri0 id_20,
    input tri id_21,
    output wand id_22,
    input tri id_23,
    output tri0 id_24,
    input tri _id_25,
    output wor id_26,
    input wand id_27,
    output supply1 id_28,
    output supply1 id_29,
    inout logic id_30,
    output wire id_31,
    output wor id_32,
    input supply1 id_33,
    output wand id_34,
    input wire id_35,
    output wire id_36
);
  logic [id_25 : -1] id_39;
  ;
  initial id_30 <= -1;
  tri id_40 = 1, _id_41[-1 : id_5  &&  -1  -  1  /  1];
  logic id_42, id_43 = 1;
  wire [id_41 : ""] id_44[1 : ""], id_45, id_46[1 : -1];
  module_0 modCall_1 (
      id_18,
      id_23,
      id_12,
      id_30
  );
endmodule
