# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TOP_JUEGO_V1.srcs/sources_1/new/Buzzer_controller.vhd" \
"../../../../TOP_JUEGO_V1.srcs/sim_1/new/Buzzer_controller_tb.vhd" \

# Do not sort compile order
nosort
