##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_IMO
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Debug_UART_IntClock
		4.4::Critical Path Report for SDI12_UART_IntClock
		4.5::Critical Path Report for UART_Telit_IntClock
		4.6::Critical Path Report for emFile_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_IMO:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. SDI12_UART_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_Telit_IntClock:R)
		5.4::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
		5.5::Critical Path Report for (Clock_IMO:R vs. Clock_IMO:R)
		5.6::Critical Path Report for (SDI12_UART_IntClock:R vs. SDI12_UART_IntClock:R)
		5.7::Critical Path Report for (Debug_UART_IntClock:R vs. Debug_UART_IntClock:R)
		5.8::Critical Path Report for (UART_Telit_IntClock:R vs. UART_Telit_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 0.17 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 0.17 MHz    | 
Clock: Clock_IMO                    | Frequency: 45.34 MHz  | Target: 0.08 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 19.36 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: CyXTAL_32kHz                 | N/A                   | Target: 0.03 MHz    | 
Clock: Debug_UART_IntClock          | Frequency: 47.89 MHz  | Target: 0.92 MHz    | 
Clock: SDI12_UART_IntClock          | Frequency: 19.14 MHz  | Target: 0.01 MHz    | 
Clock: UART_Telit_IntClock          | Frequency: 40.04 MHz  | Target: 0.92 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: emFile_Clock_1               | Frequency: 52.85 MHz  | Target: 24.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_IMO            Clock_IMO            1.30417e+007     13023447    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_IMO            41666.7          19611       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            SDI12_UART_IntClock  41666.7          -9985       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            UART_Telit_IntClock  41666.7          20833       N/A              N/A         N/A              N/A         N/A              N/A         
Debug_UART_IntClock  Debug_UART_IntClock  1.08333e+006     1062451     N/A              N/A         N/A              N/A         N/A              N/A         
SDI12_UART_IntClock  SDI12_UART_IntClock  1.04167e+008     104114413   N/A              N/A         N/A              N/A         N/A              N/A         
UART_Telit_IntClock  UART_Telit_IntClock  1.08333e+006     1058361     N/A              N/A         N/A              N/A         N/A              N/A         
emFile_Clock_1       emFile_Clock_1       41666.7          22744       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase       
---------------------  ------------  ---------------------  
SDI12_Data(0)_PAD:in   22195         SDI12_UART_IntClock:R  
\emFile:miso0(0)_PAD\  17354         emFile_Clock_1:R       


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase       
---------------------  ------------  ---------------------  
Debug_TX(0)_PAD        31875         Debug_UART_IntClock:R  
SDI12_Data(0)_PAD:out  30059         SDI12_UART_IntClock:R  
SDI12_Data(0)_PAD:out  29457         CyBUS_CLK:R            
Tx_Telit(0)_PAD        29103         CyBUS_CLK:R            
Tx_Telit(0)_PAD        28281         UART_Telit_IntClock:R  
\emFile:mosi0(0)_PAD\  34351         emFile_Clock_1:R       
\emFile:sclk0(0)_PAD\  23812         emFile_Clock_1:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_IMO
***************************************
Clock: Clock_IMO
Frequency: 45.34 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 19611p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18586
-------------------------------------   ----- 
End-of-path arrival time (ps)           18586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell7         1816   1816  19611  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_0         macrocell3      9805  11621  19611  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  14971  19611  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3615  18586  19611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 19.36 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : -9985p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48142
-------------------------------------   ----- 
End-of-path arrival time (ps)           48142
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0    controlcell2   2050   2050  -9985  RISE       1
Net_316/main_1                                 macrocell30    2298   4348  -9985  RISE       1
Net_316/q                                      macrocell30    3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                        iocell25       6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                          iocell25      15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                           iocell25          0  29457  -9985  RISE       1
SDI12_Data(0)/fb                               iocell25       7354  36811  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2          macrocell27    4698  41509  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q               macrocell27    3350  44859  -9985  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_3  macrocell93    3283  48142  -9985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Debug_UART_IntClock
*************************************************
Clock: Debug_UART_IntClock
Frequency: 47.89 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062451p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14692
-------------------------------------   ----- 
End-of-path arrival time (ps)           14692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                      macrocell56     1250   1250  1062451  RISE       1
\Debug_UART:BUART:counter_load_not\/main_1           macrocell12     7836   9086  1062451  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell12     3350  12436  1062451  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2256  14692  1062451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SDI12_UART_IntClock
*************************************************
Clock: SDI12_UART_IntClock
Frequency: 19.14 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:txn\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104114413p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48744
-------------------------------------   ----- 
End-of-path arrival time (ps)           48744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:txn\/q                       macrocell76   1250   1250  104114413  RISE       1
Net_316/main_0                                 macrocell30   3700   4950  104114413  RISE       1
Net_316/q                                      macrocell30   3350   8300  104114413  RISE       1
SDI12_Data(0)/pin_input                        iocell25      6198  14498  104114413  RISE       1
SDI12_Data(0)/pad_out                          iocell25     15561  30059  104114413  RISE       1
SDI12_Data(0)/pad_in                           iocell25         0  30059  104114413  RISE       1
SDI12_Data(0)/fb                               iocell25      7354  37413  104114413  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2          macrocell27   4698  42110  104114413  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q               macrocell27   3350  45460  104114413  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_3  macrocell93   3283  48744  104114413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_Telit_IntClock
*************************************************
Clock: UART_Telit_IntClock
Frequency: 40.04 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Telit:BUART:sRX:RxBitCounter\/clock
Path slack     : 1058361p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19613
-------------------------------------   ----- 
End-of-path arrival time (ps)           19613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q            macrocell68   1250   1250  1058361  RISE       1
\UART_Telit:BUART:rx_counter_load\/main_3  macrocell18   8804  10054  1058361  RISE       1
\UART_Telit:BUART:rx_counter_load\/q       macrocell18   3350  13404  1058361  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/load   count7cell    6208  19613  1058361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for emFile_Clock_1
********************************************
Clock: emFile_Clock_1
Frequency: 52.85 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15413
-------------------------------------   ----- 
End-of-path arrival time (ps)           15413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4418   9778  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  13128  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell48     2285  15413  22744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell48         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_IMO:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 19611p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18586
-------------------------------------   ----- 
End-of-path arrival time (ps)           18586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell7         1816   1816  19611  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_0         macrocell3      9805  11621  19611  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  14971  19611  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3615  18586  19611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. SDI12_UART_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : -9985p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48142
-------------------------------------   ----- 
End-of-path arrival time (ps)           48142
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0    controlcell2   2050   2050  -9985  RISE       1
Net_316/main_1                                 macrocell30    2298   4348  -9985  RISE       1
Net_316/q                                      macrocell30    3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                        iocell25       6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                          iocell25      15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                           iocell25          0  29457  -9985  RISE       1
SDI12_Data(0)/fb                               iocell25       7354  36811  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2          macrocell27    4698  41509  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q               macrocell27    3350  44859  -9985  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_3  macrocell93    3283  48142  -9985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_Telit_IntClock:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20833p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17364
-------------------------------------   ----- 
End-of-path arrival time (ps)           17364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                                iocell21        1599   1599  20833  RISE       1
\UART_Telit:BUART:rx_postpoll\/main_0         macrocell19    10091  11690  20833  RISE       1
\UART_Telit:BUART:rx_postpoll\/q              macrocell19     3350  15040  20833  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2324  17364  20833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1


5.4::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15413
-------------------------------------   ----- 
End-of-path arrival time (ps)           15413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4418   9778  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  13128  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell48     2285  15413  22744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell48         0      0  RISE       1


5.5::Critical Path Report for (Clock_IMO:R vs. Clock_IMO:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023447p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -5360
------------------------------------------------   -------- 
End-of-path required time (ps)                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q            macrocell33   1250   1250  13023447  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/main_1  macrocell2    5944   7194  13023447  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/q       macrocell2    3350  10544  13023447  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  12860  13023447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1


5.6::Critical Path Report for (SDI12_UART_IntClock:R vs. SDI12_UART_IntClock:R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:txn\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104114413p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48744
-------------------------------------   ----- 
End-of-path arrival time (ps)           48744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:txn\/q                       macrocell76   1250   1250  104114413  RISE       1
Net_316/main_0                                 macrocell30   3700   4950  104114413  RISE       1
Net_316/q                                      macrocell30   3350   8300  104114413  RISE       1
SDI12_Data(0)/pin_input                        iocell25      6198  14498  104114413  RISE       1
SDI12_Data(0)/pad_out                          iocell25     15561  30059  104114413  RISE       1
SDI12_Data(0)/pad_in                           iocell25         0  30059  104114413  RISE       1
SDI12_Data(0)/fb                               iocell25      7354  37413  104114413  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2          macrocell27   4698  42110  104114413  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q               macrocell27   3350  45460  104114413  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_3  macrocell93   3283  48744  104114413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1


5.7::Critical Path Report for (Debug_UART_IntClock:R vs. Debug_UART_IntClock:R)
*******************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062451p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14692
-------------------------------------   ----- 
End-of-path arrival time (ps)           14692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                      macrocell56     1250   1250  1062451  RISE       1
\Debug_UART:BUART:counter_load_not\/main_1           macrocell12     7836   9086  1062451  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell12     3350  12436  1062451  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2256  14692  1062451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1


5.8::Critical Path Report for (UART_Telit_IntClock:R vs. UART_Telit_IntClock:R)
*******************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Telit:BUART:sRX:RxBitCounter\/clock
Path slack     : 1058361p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19613
-------------------------------------   ----- 
End-of-path arrival time (ps)           19613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q            macrocell68   1250   1250  1058361  RISE       1
\UART_Telit:BUART:rx_counter_load\/main_3  macrocell18   8804  10054  1058361  RISE       1
\UART_Telit:BUART:rx_counter_load\/q       macrocell18   3350  13404  1058361  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/load   count7cell    6208  19613  1058361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : -9985p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48142
-------------------------------------   ----- 
End-of-path arrival time (ps)           48142
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0    controlcell2   2050   2050  -9985  RISE       1
Net_316/main_1                                 macrocell30    2298   4348  -9985  RISE       1
Net_316/q                                      macrocell30    3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                        iocell25       6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                          iocell25      15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                           iocell25          0  29457  -9985  RISE       1
SDI12_Data(0)/fb                               iocell25       7354  36811  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2          macrocell27    4698  41509  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q               macrocell27    3350  44859  -9985  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_3  macrocell93    3283  48142  -9985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_state_0\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : -9974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48131
-------------------------------------   ----- 
End-of-path arrival time (ps)           48131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -9985  RISE       1
Net_316/main_1                               macrocell30    2298   4348  -9985  RISE       1
Net_316/q                                    macrocell30    3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                      iocell25       6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                        iocell25      15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                         iocell25          0  29457  -9985  RISE       1
SDI12_Data(0)/fb                             iocell25       7354  36811  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2        macrocell27    4698  41509  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q             macrocell27    3350  44859  -9985  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_3         macrocell83    3272  48131  -9974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_status_3\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : -9974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48131
-------------------------------------   ----- 
End-of-path arrival time (ps)           48131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -9985  RISE       1
Net_316/main_1                               macrocell30    2298   4348  -9985  RISE       1
Net_316/q                                    macrocell30    3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                      iocell25       6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                        iocell25      15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                         iocell25          0  29457  -9985  RISE       1
SDI12_Data(0)/fb                             iocell25       7354  36811  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2        macrocell27    4698  41509  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q             macrocell27    3350  44859  -9985  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_3        macrocell92    3272  48131  -9974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : -9974p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48131
-------------------------------------   ----- 
End-of-path arrival time (ps)           48131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -9985  RISE       1
Net_316/main_1                               macrocell30    2298   4348  -9985  RISE       1
Net_316/q                                    macrocell30    3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                      iocell25       6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                        iocell25      15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                         iocell25          0  29457  -9985  RISE       1
SDI12_Data(0)/fb                             iocell25       7354  36811  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2        macrocell27    4698  41509  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q             macrocell27    3350  44859  -9985  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_3      macrocell95    3272  48131  -9974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \SDI12_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -9944p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       48141
-------------------------------------   ----- 
End-of-path arrival time (ps)           48141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0   controlcell2     2050   2050  -9985  RISE       1
Net_316/main_1                                macrocell30      2298   4348  -9985  RISE       1
Net_316/q                                     macrocell30      3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                       iocell25         6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                         iocell25        15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                          iocell25            0  29457  -9985  RISE       1
SDI12_Data(0)/fb                              iocell25         7354  36811  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/main_2         macrocell27      4698  41509  -9985  RISE       1
\SDI12_UART:BUART:rx_postpoll\/q              macrocell27      3350  44859  -9985  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   3282  48141  -9944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_last\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_last\/clock_0
Path slack     : -4437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42594
-------------------------------------   ----- 
End-of-path arrival time (ps)           42594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -9985  RISE       1
Net_316/main_1                               macrocell30    2298   4348  -9985  RISE       1
Net_316/q                                    macrocell30    3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                      iocell25       6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                        iocell25      15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                         iocell25          0  29457  -9985  RISE       1
SDI12_Data(0)/fb                             iocell25       7354  36811  -9985  RISE       1
\SDI12_UART:BUART:rx_last\/main_0            macrocell94    5783  42594  -4437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_last\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:rx_state_2\/main_6
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : -4425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42581
-------------------------------------   ----- 
End-of-path arrival time (ps)           42581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -9985  RISE       1
Net_316/main_1                               macrocell30    2298   4348  -9985  RISE       1
Net_316/q                                    macrocell30    3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                      iocell25       6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                        iocell25      15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                         iocell25          0  29457  -9985  RISE       1
SDI12_Data(0)/fb                             iocell25       7354  36811  -9985  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_6         macrocell86    5770  42581  -4425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:pollcount_1\/main_4
Capture Clock  : \SDI12_UART:BUART:pollcount_1\/clock_0
Path slack     : -3352p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41509
-------------------------------------   ----- 
End-of-path arrival time (ps)           41509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -9985  RISE       1
Net_316/main_1                               macrocell30    2298   4348  -9985  RISE       1
Net_316/q                                    macrocell30    3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                      iocell25       6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                        iocell25      15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                         iocell25          0  29457  -9985  RISE       1
SDI12_Data(0)/fb                             iocell25       7354  36811  -9985  RISE       1
\SDI12_UART:BUART:pollcount_1\/main_4        macrocell89    4698  41509  -3352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_control_reg:Sync:ctrl_reg\/control_0
Path End       : \SDI12_UART:BUART:pollcount_0\/main_3
Capture Clock  : \SDI12_UART:BUART:pollcount_0\/clock_0
Path slack     : -3352p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#2500 vs. SDI12_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41509
-------------------------------------   ----- 
End-of-path arrival time (ps)           41509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SDI12_control_reg:Sync:ctrl_reg\/busclk                    controlcell2        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\SDI12_control_reg:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  -9985  RISE       1
Net_316/main_1                               macrocell30    2298   4348  -9985  RISE       1
Net_316/q                                    macrocell30    3350   7698  -9985  RISE       1
SDI12_Data(0)/pin_input                      iocell25       6198  13896  -9985  RISE       1
SDI12_Data(0)/pad_out                        iocell25      15561  29457  -9985  RISE       1
SDI12_Data(0)/pad_in                         iocell25          0  29457  -9985  RISE       1
SDI12_Data(0)/fb                             iocell25       7354  36811  -9985  RISE       1
\SDI12_UART:BUART:pollcount_0\/main_3        macrocell90    4698  41509  -3352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 19611p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3470
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18586
-------------------------------------   ----- 
End-of-path arrival time (ps)           18586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                                iocell7         1816   1816  19611  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/main_0         macrocell3      9805  11621  19611  RISE       1
\Level_Sensor_UART:BUART:rx_postpoll\/q              macrocell3      3350  14971  19611  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3615  18586  19611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 20833p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17364
-------------------------------------   ----- 
End-of-path arrival time (ps)           17364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                                iocell21        1599   1599  20833  RISE       1
\UART_Telit:BUART:rx_postpoll\/main_0         macrocell19    10091  11690  20833  RISE       1
\UART_Telit:BUART:rx_postpoll\/q              macrocell19     3350  15040  20833  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2324  17364  20833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15413
-------------------------------------   ----- 
End-of-path arrival time (ps)           15413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell2   5360   5360  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4418   9778  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  13128  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell48     2285  15413  22744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14871
-------------------------------------   ----- 
End-of-path arrival time (ps)           14871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell2   5360   5360  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell75     3865   9225  23285  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell75     3350  12575  23285  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell48     2296  14871  23285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 25103p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13053
-------------------------------------   ----- 
End-of-path arrival time (ps)           13053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                        iocell7       1816   1816  19611  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_5  macrocell33  11237  13053  25103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 25876p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12281
-------------------------------------   ----- 
End-of-path arrival time (ps)           12281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                         iocell21      1599   1599  20833  RISE       1
\UART_Telit:BUART:rx_status_3\/main_5  macrocell73  10682  12281  25876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 25878p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15289
-------------------------------------   ----- 
End-of-path arrival time (ps)           15289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q           macrocell44    1250   1250  24449  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/main_1  macrocell8     6259   7509  25878  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/q       macrocell8     3350  10859  25878  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_0   statusicell2   4430  15289  25878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 25905p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12252
-------------------------------------   ----- 
End-of-path arrival time (ps)           12252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                        iocell21      1599   1599  20833  RISE       1
\UART_Telit:BUART:rx_state_0\/main_5  macrocell65  10653  12252  25905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 25905p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12252
-------------------------------------   ----- 
End-of-path arrival time (ps)           12252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                        iocell21      1599   1599  20833  RISE       1
\UART_Telit:BUART:rx_state_2\/main_5  macrocell68  10653  12252  25905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 26262p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14905
-------------------------------------   ----- 
End-of-path arrival time (ps)           14905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1   count7cell     1940   1940  26262  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_3  macrocell6     3261   5201  26262  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell6     3350   8551  26262  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_3    statusicell2   6354  14905  26262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 26521p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           11635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                         iocell7       1816   1816  19611  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_5  macrocell41   9819  11635  26521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 26743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell2   5360   5360  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell47     6054  11414  26743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 26743p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell2   5360   5360  22744  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell50     6054  11414  26743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell50         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27630p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -2850
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11186
-------------------------------------   ----- 
End-of-path arrival time (ps)           11186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1   count7cell      1940   1940  26262  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_3  macrocell6      3261   5201  26262  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell6      3350   8551  26262  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell2   2636  11186  27630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28053p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q            macrocell45     1250   1250  26412  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell2   6354   7604  28053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_22\/main_1
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 28262p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9895
-------------------------------------   ---- 
End-of-path arrival time (ps)           9895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell44   1250   1250  24449  RISE       1
\emFile:Net_22\/main_1         macrocell53   8645   9895  28262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell53         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 28283p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12884
-------------------------------------   ----- 
End-of-path arrival time (ps)           12884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell2   3580   3580  28283  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/main_5          macrocell10     2321   5901  28283  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/q               macrocell10     3350   9251  28283  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/status_6           statusicell3    3633  12884  28283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/clock                         statusicell3        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_1\/main_1
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 28796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9361
-------------------------------------   ---- 
End-of-path arrival time (ps)           9361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell44   1250   1250  24449  RISE       1
\emFile:Net_1\/main_1          macrocell46   8111   9361  28796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell46         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 28796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9361
-------------------------------------   ---- 
End-of-path arrival time (ps)           9361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q           macrocell44   1250   1250  24449  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell47   8111   9361  28796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 28837p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                        iocell7       1816   1816  19611  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_5  macrocell36   7504   9320  28837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : \Level_Sensor_UART:BUART:rx_last\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_last\/clock_0
Path slack     : 28837p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb                     iocell7       1816   1816  19611  RISE       1
\Level_Sensor_UART:BUART:rx_last\/main_0  macrocell42   7504   9320  28837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_last\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : \UART_Telit:BUART:rx_last\/main_0
Capture Clock  : \UART_Telit:BUART:rx_last\/clock_0
Path slack     : 29158p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8998
-------------------------------------   ---- 
End-of-path arrival time (ps)           8998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb                     iocell21      1599   1599  20833  RISE       1
\UART_Telit:BUART:rx_last\/main_0  macrocell74   7399   8998  29158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_last\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29166p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb   iocell21      1599   1599  20833  RISE       1
MODIN5_1/main_2  macrocell71   7392   8991  29166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Telit(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29166p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Telit_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Telit(0)/in_clock                                        iocell21            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Telit(0)/fb   iocell21      1599   1599  20833  RISE       1
MODIN5_0/main_2  macrocell72   7392   8991  29166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29296p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6361
-------------------------------------   ---- 
End-of-path arrival time (ps)           6361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q            macrocell43     1250   1250  28178  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell2   5111   6361  29296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_22\/main_2
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 29663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell45   1250   1250  26412  RISE       1
\emFile:Net_22\/main_2         macrocell53   7243   8493  29663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell53         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_1\/main_2
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 29673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell45   1250   1250  26412  RISE       1
\emFile:Net_1\/main_2          macrocell46   7233   8483  29673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell46         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q           macrocell45   1250   1250  26412  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell47   7233   8483  29673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8392
-------------------------------------   ---- 
End-of-path arrival time (ps)           8392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb  iocell7       1816   1816  19611  RISE       1
MODIN1_1/main_2        macrocell39   6576   8392  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Level_Sensor_RX(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Clock_IMO:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8392
-------------------------------------   ---- 
End-of-path arrival time (ps)           8392
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Level_Sensor_RX(0)/in_clock                                 iocell7             0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
Level_Sensor_RX(0)/fb  iocell7       1816   1816  19611  RISE       1
MODIN1_0/main_2        macrocell40   6576   8392  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 29875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8282
-------------------------------------   ---- 
End-of-path arrival time (ps)           8282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  29875  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_8              macrocell43     4702   8282  29875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8282
-------------------------------------   ---- 
End-of-path arrival time (ps)           8282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  29875  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_8              macrocell45     4702   8282  29875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell44   1250   1250  24449  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_1  macrocell43   6840   8090  30067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell44   1250   1250  24449  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_1  macrocell45   6840   8090  30067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 30067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q        macrocell44   1250   1250  24449  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_1  macrocell51   6840   8090  30067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 30344p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q            macrocell44     1250   1250  24449  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell2   4062   5312  30344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30562p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell45   1250   1250  26412  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_2  macrocell44   6345   7595  30562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 30562p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q          macrocell45   1250   1250  26412  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_2  macrocell52   6345   7595  30562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30804p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  29875  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_8              macrocell44     3772   7352  30804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_1\/main_0
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 30882p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell43   1250   1250  28178  RISE       1
\emFile:Net_1\/main_0          macrocell46   6025   7275  30882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell46         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30882p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell43   1250   1250  28178  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell47   6025   7275  30882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25916  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_3      macrocell43   5220   7160  30997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25916  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_3      macrocell45   5220   7160  30997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 30997p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25916  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_3     macrocell51   5220   7160  30997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31093p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q         macrocell43   1250   1250  28178  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_0  macrocell49   5813   7063  31093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell43   1250   1250  28178  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_0  macrocell44   5806   7056  31101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q          macrocell43   1250   1250  28178  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_0  macrocell52   5806   7056  31101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_22\/main_0
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 31411p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell43   1250   1250  28178  RISE       1
\emFile:Net_22\/main_0         macrocell53   5495   6745  31411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell53         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell51   1250   1250  27294  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_9  macrocell44   5291   6541  31615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31711p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6446
-------------------------------------   ---- 
End-of-path arrival time (ps)           6446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q         macrocell45   1250   1250  26412  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_2  macrocell49   5196   6446  31711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32111p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26478  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_4      macrocell43   4105   6045  32111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32111p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26478  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_4      macrocell45   4105   6045  32111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32111p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26478  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_4     macrocell51   4105   6045  32111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q         macrocell44   1250   1250  24449  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_1  macrocell49   4779   6029  32128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26501  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_7      macrocell43   4083   6023  32134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26501  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_7      macrocell45   4083   6023  32134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26501  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_7     macrocell51   4083   6023  32134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell44   1250   1250  24449  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_1  macrocell44   4770   6020  32136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q          macrocell44   1250   1250  24449  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_1  macrocell52   4770   6020  32136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26516  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_5      macrocell43   4066   6006  32151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26516  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_5      macrocell45   4066   6006  32151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32151p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26516  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_5     macrocell51   4066   6006  32151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26262  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_6      macrocell43   3888   5828  32329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26262  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_6      macrocell45   3888   5828  32329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26262  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_6     macrocell51   3888   5828  32329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26262  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_6    macrocell49   3273   5213  32944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26262  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_6      macrocell44   3261   5201  32956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_22\/q
Path End       : \emFile:Net_22\/main_3
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 33198p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell53         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_22\/q       macrocell53   1250   1250  33198  RISE       1
\emFile:Net_22\/main_3  macrocell53   3709   4959  33198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell53         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell45   1250   1250  26412  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_2  macrocell43   3605   4855  33302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell45   1250   1250  26412  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_2  macrocell45   3605   4855  33302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q        macrocell45   1250   1250  26412  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_2  macrocell51   3605   4855  33302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26478  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_4      macrocell44   2826   4766  33391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33398p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26478  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_4    macrocell49   2818   4758  33398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26516  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_5    macrocell49   2814   4754  33402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33404p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26501  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_7      macrocell44   2813   4753  33404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33406p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26501  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_7    macrocell49   2810   4750  33406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33424p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26516  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_5      macrocell44   2793   4733  33424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33576p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25916  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_3    macrocell49   2640   4580  33576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  25916  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_3      macrocell44   2630   4570  33586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell44         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell51   1250   1250  27294  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_9  macrocell43   3267   4517  33639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell51   1250   1250  27294  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_9  macrocell45   3267   4517  33639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q       macrocell51   1250   1250  27294  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_8  macrocell51   3267   4517  33639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile:SPI0:BSPIM:BitCounter\/clock
Path slack     : 33754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -4060
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell52   1250   1250  33754  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/enable  count7cell    2603   3853  33754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell43   1250   1250  28178  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_0  macrocell43   2950   4200  33957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell43   1250   1250  28178  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_0  macrocell45   2950   4200  33957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q        macrocell43   1250   1250  28178  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_0  macrocell51   2950   4200  33957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell51         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_hs_reg\/q       macrocell47   1250   1250  34194  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell47   2713   3963  34194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_1\/q
Path End       : \emFile:Net_1\/main_3
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 34219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell46         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_1\/q       macrocell46   1250   1250  34219  RISE       1
\emFile:Net_1\/main_3  macrocell46   2688   3938  34219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell46         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell52   1250   1250  33754  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_3  macrocell52   2589   3839  34318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:load_cond\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:load_cond\/q       macrocell49   1250   1250  34614  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_8  macrocell49   2292   3542  34614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell50   1250   1250  34659  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell47   2247   3497  34659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Telit:BUART:sRX:RxBitCounter\/clock
Path slack     : 1058361p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19613
-------------------------------------   ----- 
End-of-path arrival time (ps)           19613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q            macrocell68   1250   1250  1058361  RISE       1
\UART_Telit:BUART:rx_counter_load\/main_3  macrocell18   8804  10054  1058361  RISE       1
\UART_Telit:BUART:rx_counter_load\/q       macrocell18   3350  13404  1058361  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/load   count7cell    6208  19613  1058361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062451p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14692
-------------------------------------   ----- 
End-of-path arrival time (ps)           14692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                      macrocell56     1250   1250  1062451  RISE       1
\Debug_UART:BUART:counter_load_not\/main_1           macrocell12     7836   9086  1062451  RISE       1
\Debug_UART:BUART:counter_load_not\/q                macrocell12     3350  12436  1062451  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2256  14692  1062451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064605p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12538
-------------------------------------   ----- 
End-of-path arrival time (ps)           12538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q                      macrocell61     1250   1250  1064605  RISE       1
\UART_Telit:BUART:counter_load_not\/main_1           macrocell15     3761   5011  1064605  RISE       1
\UART_Telit:BUART:counter_load_not\/q                macrocell15     3350   8361  1064605  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   4177  12538  1064605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \Debug_UART:BUART:sTX:TxSts\/clock
Path slack     : 1065762p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17071
-------------------------------------   ----- 
End-of-path arrival time (ps)           17071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q        macrocell55    1250   1250  1065270  RISE       1
\Debug_UART:BUART:tx_status_0\/main_0  macrocell13    9601  10851  1065762  RISE       1
\Debug_UART:BUART:tx_status_0\/q       macrocell13    3350  14201  1065762  RISE       1
\Debug_UART:BUART:sTX:TxSts\/status_0  statusicell4   2870  17071  1065762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066488p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10835
-------------------------------------   ----- 
End-of-path arrival time (ps)           10835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q                macrocell55     1250   1250  1065270  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   9585  10835  1066488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Telit:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Telit:BUART:sRX:RxSts\/clock
Path slack     : 1066673p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16161
-------------------------------------   ----- 
End-of-path arrival time (ps)           16161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1066673  RISE       1
\UART_Telit:BUART:rx_status_4\/main_1                 macrocell20     2322   5902  1066673  RISE       1
\UART_Telit:BUART:rx_status_4\/q                      macrocell20     3350   9252  1066673  RISE       1
\UART_Telit:BUART:sRX:RxSts\/status_4                 statusicell6    6908  16161  1066673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q         macrocell64     1250   1250  1063341  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   8275   9525  1067799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1068254p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11570
-------------------------------------   ----- 
End-of-path arrival time (ps)           11570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1065270  RISE       1
\Debug_UART:BUART:tx_state_0\/main_0  macrocell56  10320  11570  1068254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1068267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11556
-------------------------------------   ----- 
End-of-path arrival time (ps)           11556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q      macrocell55   1250   1250  1065270  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_0  macrocell58  10306  11556  1068267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069053p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067092  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   8080   8270  1069053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Debug_UART:BUART:txn\/main_3
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1069500p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10323
-------------------------------------   ----- 
End-of-path arrival time (ps)           10323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  1069500  RISE       1
\Debug_UART:BUART:txn\/main_3                macrocell54     5953  10323  1069500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1069750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell64   1250   1250  1063341  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_0  macrocell66   8823  10073  1069750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1069750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell64   1250   1250  1063341  RISE       1
\UART_Telit:BUART:rx_status_3\/main_0   macrocell73   8823  10073  1069750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069769p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10054
-------------------------------------   ----- 
End-of-path arrival time (ps)           10054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q               macrocell68   1250   1250  1058361  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_3  macrocell70   8804  10054  1069769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell70         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_0\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1069809p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10015
-------------------------------------   ----- 
End-of-path arrival time (ps)           10015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067092  RISE       1
\Debug_UART:BUART:tx_state_0\/main_2               macrocell56     9825  10015  1069809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1069831p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9992
-------------------------------------   ---- 
End-of-path arrival time (ps)           9992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067092  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_2                macrocell58     9802   9992  1069831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1069865p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q       macrocell68   1250   1250  1058361  RISE       1
\UART_Telit:BUART:rx_state_0\/main_4  macrocell65   8708   9958  1069865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1069865p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q       macrocell68   1250   1250  1058361  RISE       1
\UART_Telit:BUART:rx_state_3\/main_4  macrocell67   8708   9958  1069865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1069865p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9958
-------------------------------------   ---- 
End-of-path arrival time (ps)           9958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q       macrocell68   1250   1250  1058361  RISE       1
\UART_Telit:BUART:rx_state_2\/main_4  macrocell68   8708   9958  1069865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:txn\/main_6
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1069924p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9900
-------------------------------------   ---- 
End-of-path arrival time (ps)           9900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q  macrocell58   1250   1250  1069924  RISE       1
\Debug_UART:BUART:txn\/main_6   macrocell54   8650   9900  1069924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Telit:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Telit:BUART:sTX:TxSts\/clock
Path slack     : 1070126p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1070126  RISE       1
\UART_Telit:BUART:tx_status_0\/main_3                 macrocell16     3509   7089  1070126  RISE       1
\UART_Telit:BUART:tx_status_0\/q                      macrocell16     3350  10439  1070126  RISE       1
\UART_Telit:BUART:sTX:TxSts\/status_0                 statusicell5    2269  12708  1070126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1070420p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9404
-------------------------------------   ---- 
End-of-path arrival time (ps)           9404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q         macrocell68   1250   1250  1058361  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_4  macrocell66   8154   9404  1070420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_2\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1070420p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9404
-------------------------------------   ---- 
End-of-path arrival time (ps)           9404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_2\/q        macrocell68   1250   1250  1058361  RISE       1
\UART_Telit:BUART:rx_status_3\/main_4  macrocell73   8154   9404  1070420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1070669p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1069924  RISE       1
\Debug_UART:BUART:tx_state_1\/main_5  macrocell55   7904   9154  1070669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1070669p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1069924  RISE       1
\Debug_UART:BUART:tx_state_2\/main_5  macrocell57   7904   9154  1070669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:txn\/main_2
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1070737p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9086
-------------------------------------   ---- 
End-of-path arrival time (ps)           9086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q  macrocell56   1250   1250  1062451  RISE       1
\Debug_UART:BUART:txn\/main_2    macrocell54   7836   9086  1070737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1070763p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1066296  RISE       1
\Debug_UART:BUART:tx_state_0\/main_4  macrocell56   7810   9060  1070763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Debug_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q                macrocell56     1250   1250  1062451  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   5309   6559  1070764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1070769p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell64   1250   1250  1063341  RISE       1
\UART_Telit:BUART:rx_state_0\/main_0    macrocell65   7804   9054  1070769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1070769p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell64   1250   1250  1063341  RISE       1
\UART_Telit:BUART:rx_state_3\/main_0    macrocell67   7804   9054  1070769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1070769p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9054
-------------------------------------   ---- 
End-of-path arrival time (ps)           9054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q  macrocell64   1250   1250  1063341  RISE       1
\UART_Telit:BUART:rx_state_2\/main_0    macrocell68   7804   9054  1070769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1070779p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q      macrocell57   1250   1250  1066296  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_3  macrocell58   7794   9044  1070779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071057p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q               macrocell65   1250   1250  1059649  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_1  macrocell70   7516   8766  1071057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell70         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071137p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q                macrocell65     1250   1250  1059649  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   4936   6186  1071137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Telit:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071156p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q                macrocell60     1250   1250  1065775  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   4918   6168  1071156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071592p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8231
-------------------------------------   ---- 
End-of-path arrival time (ps)           8231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q               macrocell67   1250   1250  1060184  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_2  macrocell70   6981   8231  1071592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell70         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1071599p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1062451  RISE       1
\Debug_UART:BUART:tx_state_1\/main_1  macrocell55   6974   8224  1071599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1071599p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1062451  RISE       1
\Debug_UART:BUART:tx_state_2\/main_1  macrocell57   6974   8224  1071599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug_UART:BUART:tx_state_0\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072001p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070479  RISE       1
\Debug_UART:BUART:tx_state_0\/main_3                  macrocell56     4242   7822  1072001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072031p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q          macrocell69     1250   1250  1072031  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   4042   5292  1072031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Telit:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072493p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067121  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   4640   4830  1072493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Telit:BUART:txn\/main_3
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1072602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1072602  RISE       1
\UART_Telit:BUART:txn\/main_3                macrocell59     2851   7221  1072602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Telit:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1072735p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1070126  RISE       1
\UART_Telit:BUART:tx_state_0\/main_3                  macrocell61     3509   7089  1072735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_bitclk\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_5
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072935p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_bitclk\/q        macrocell58   1250   1250  1069924  RISE       1
\Debug_UART:BUART:tx_state_0\/main_5  macrocell56   5639   6889  1072935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_load_fifo\/q
Path End       : \UART_Telit:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Telit:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073031p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_load_fifo\/q            macrocell66     1250   1250  1066933  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   5923   7173  1073031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxShifter:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1073073p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q         macrocell65   1250   1250  1059649  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_1  macrocell66   5500   6750  1073073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1073073p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q        macrocell65   1250   1250  1059649  RISE       1
\UART_Telit:BUART:rx_status_3\/main_1  macrocell73   5500   6750  1073073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1073302p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell72   1250   1250  1068379  RISE       1
\UART_Telit:BUART:rx_status_3\/main_7  macrocell73   5272   6522  1073302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1073305p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell71   1250   1250  1068384  RISE       1
\UART_Telit:BUART:rx_status_3\/main_6  macrocell73   5269   6519  1073305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1073321p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                            macrocell72   1250   1250  1068379  RISE       1
\UART_Telit:BUART:rx_state_0\/main_7  macrocell65   5253   6503  1073321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1073325p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                            macrocell71   1250   1250  1068384  RISE       1
\UART_Telit:BUART:rx_state_0\/main_6  macrocell65   5248   6498  1073325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Telit:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073362p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q                macrocell61     1250   1250  1064605  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   2712   3962  1073362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:TxShifter:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1073471p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073471  RISE       1
MODIN5_1/main_1                              macrocell71   4412   6352  1073471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1073471p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6352
-------------------------------------   ---- 
End-of-path arrival time (ps)           6352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073471  RISE       1
MODIN5_0/main_1                              macrocell72   4412   6352  1073471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:txn\/main_1
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1073556p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q  macrocell55   1250   1250  1065270  RISE       1
\Debug_UART:BUART:txn\/main_1    macrocell54   5017   6267  1073556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1073601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q       macrocell62   1250   1250  1064692  RISE       1
\UART_Telit:BUART:tx_state_0\/main_4  macrocell61   4972   6222  1073601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1073601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q      macrocell62   1250   1250  1064692  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_3  macrocell63   4972   6222  1073601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1073806p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6018
-------------------------------------   ---- 
End-of-path arrival time (ps)           6018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q       macrocell65   1250   1250  1059649  RISE       1
\UART_Telit:BUART:rx_state_0\/main_1  macrocell65   4768   6018  1073806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1073806p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6018
-------------------------------------   ---- 
End-of-path arrival time (ps)           6018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q       macrocell65   1250   1250  1059649  RISE       1
\UART_Telit:BUART:rx_state_3\/main_1  macrocell67   4768   6018  1073806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_0\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1073806p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6018
-------------------------------------   ---- 
End-of-path arrival time (ps)           6018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_0\/q       macrocell65   1250   1250  1059649  RISE       1
\UART_Telit:BUART:rx_state_2\/main_1  macrocell68   4768   6018  1073806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_1\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073818p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067092  RISE       1
\Debug_UART:BUART:tx_state_1\/main_2               macrocell55     5816   6006  1073818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug_UART:BUART:tx_state_2\/main_2
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073818p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1067092  RISE       1
\Debug_UART:BUART:tx_state_2\/main_2               macrocell57     5816   6006  1073818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1073980p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q   macrocell69   1250   1250  1072031  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_2  macrocell66   4593   5843  1073980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1073980p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  1072031  RISE       1
\UART_Telit:BUART:rx_status_3\/main_2  macrocell73   4593   5843  1073980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Telit:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Telit:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074017p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073471  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/main_1   macrocell69   3866   5806  1074017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1074196p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q       macrocell60   1250   1250  1065775  RISE       1
\UART_Telit:BUART:tx_state_0\/main_0  macrocell61   4377   5627  1074196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1074196p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q      macrocell60   1250   1250  1065775  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_0  macrocell63   4377   5627  1074196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \Debug_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074315p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q      macrocell56   1250   1250  1062451  RISE       1
\Debug_UART:BUART:tx_bitclk\/main_1  macrocell58   4259   5509  1074315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_bitclk\/clock_0                       macrocell58         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1074328p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q         macrocell67   1250   1250  1060184  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_3  macrocell66   4245   5495  1074328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Telit:BUART:rx_status_3\/clock_0
Path slack     : 1074328p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q        macrocell67   1250   1250  1060184  RISE       1
\UART_Telit:BUART:rx_status_3\/main_3  macrocell73   4245   5495  1074328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:txn\/main_4
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1074582p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q  macrocell57   1250   1250  1066296  RISE       1
\Debug_UART:BUART:txn\/main_4    macrocell54   3992   5242  1074582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Telit:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Telit:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074749p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_ctrl_mark_last\/clock_0               macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_ctrl_mark_last\/q        macrocell64   1250   1250  1063341  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/main_0  macrocell70   3824   5074  1074749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_stop1_reg\/clock_0              macrocell70         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Telit:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Telit:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074779p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074779  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/main_0   macrocell69   3104   5044  1074779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074781p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074779  RISE       1
MODIN5_1/main_0                              macrocell71   3103   5043  1074781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074781p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074779  RISE       1
MODIN5_0/main_0                              macrocell72   3103   5043  1074781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:txn\/main_2
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1074793p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q  macrocell61   1250   1250  1064605  RISE       1
\UART_Telit:BUART:txn\/main_2    macrocell59   3780   5030  1074793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1074812p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q       macrocell61   1250   1250  1064605  RISE       1
\UART_Telit:BUART:tx_state_1\/main_1  macrocell60   3761   5011  1074812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1074812p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q       macrocell61   1250   1250  1064605  RISE       1
\UART_Telit:BUART:tx_state_2\/main_1  macrocell62   3761   5011  1074812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1074899p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q       macrocell62   1250   1250  1064692  RISE       1
\UART_Telit:BUART:tx_state_1\/main_3  macrocell60   3674   4924  1074899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1074899p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q       macrocell62   1250   1250  1064692  RISE       1
\UART_Telit:BUART:tx_state_2\/main_3  macrocell62   3674   4924  1074899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Telit:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Telit:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074962p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074962  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/main_2   macrocell69   2921   4861  1074962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_0\/q
Path End       : \Debug_UART:BUART:tx_state_0\/main_1
Capture Clock  : \Debug_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074997p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_0\/q       macrocell56   1250   1250  1062451  RISE       1
\Debug_UART:BUART:tx_state_0\/main_1  macrocell56   3576   4826  1074997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_0\/clock_0                      macrocell56         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075002p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q       macrocell67   1250   1250  1060184  RISE       1
\UART_Telit:BUART:rx_state_0\/main_3  macrocell65   3571   4821  1075002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075002p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q       macrocell67   1250   1250  1060184  RISE       1
\UART_Telit:BUART:rx_state_3\/main_3  macrocell67   3571   4821  1075002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_state_3\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075002p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_state_3\/q       macrocell67   1250   1250  1060184  RISE       1
\UART_Telit:BUART:rx_state_2\/main_3  macrocell68   3571   4821  1075002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  1072031  RISE       1
\UART_Telit:BUART:rx_state_0\/main_2   macrocell65   3556   4806  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  1072031  RISE       1
\UART_Telit:BUART:rx_state_3\/main_2   macrocell67   3556   4806  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_bitclk_enable\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_bitclk_enable\/clock_0                macrocell69         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  1072031  RISE       1
\UART_Telit:BUART:rx_state_2\/main_2   macrocell68   3556   4806  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075067  RISE       1
\UART_Telit:BUART:rx_state_0\/main_10        macrocell65   2816   4756  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075067  RISE       1
\UART_Telit:BUART:rx_state_3\/main_7         macrocell67   2816   4756  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075067  RISE       1
\UART_Telit:BUART:rx_state_2\/main_9         macrocell68   2816   4756  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075067  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_7       macrocell66   2803   4743  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_Telit:BUART:rx_state_0\/main_9         macrocell65   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_Telit:BUART:rx_state_3\/main_6         macrocell67   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_Telit:BUART:rx_state_2\/main_8         macrocell68   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_6       macrocell66   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Telit:BUART:rx_state_0\/clock_0
Path slack     : 1075090p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075090  RISE       1
\UART_Telit:BUART:rx_state_0\/main_8         macrocell65   2793   4733  1075090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_0\/clock_0                      macrocell65         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Telit:BUART:rx_state_3\/clock_0
Path slack     : 1075090p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075090  RISE       1
\UART_Telit:BUART:rx_state_3\/main_5         macrocell67   2793   4733  1075090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_3\/clock_0                      macrocell67         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075090p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075090  RISE       1
\UART_Telit:BUART:rx_state_2\/main_7         macrocell68   2793   4733  1075090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Telit:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Telit:BUART:rx_load_fifo\/clock_0
Path slack     : 1075092p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075090  RISE       1
\UART_Telit:BUART:rx_load_fifo\/main_5       macrocell66   2792   4732  1075092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_load_fifo\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:txn\/main_6
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1075249p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q  macrocell63   1250   1250  1075249  RISE       1
\UART_Telit:BUART:txn\/main_6   macrocell59   3324   4574  1075249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1075270p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q        macrocell63   1250   1250  1075249  RISE       1
\UART_Telit:BUART:tx_state_1\/main_5  macrocell60   3303   4553  1075270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1075270p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q        macrocell63   1250   1250  1075249  RISE       1
\UART_Telit:BUART:tx_state_2\/main_5  macrocell62   3303   4553  1075270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_status_3\/q
Path End       : \UART_Telit:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Telit:BUART:sRX:RxSts\/clock
Path slack     : 1075325p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_status_3\/clock_0                     macrocell73         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_status_3\/q       macrocell73    1250   1250  1075325  RISE       1
\UART_Telit:BUART:sRX:RxSts\/status_3  statusicell6   6259   7509  1075325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_2\/q
Path End       : \UART_Telit:BUART:txn\/main_4
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1075475p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_2\/q  macrocell62   1250   1250  1064692  RISE       1
\UART_Telit:BUART:txn\/main_4    macrocell59   3098   4348  1075475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1075551p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067121  RISE       1
\UART_Telit:BUART:tx_state_0\/main_2               macrocell61     4083   4273  1075551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1075551p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067121  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_2                macrocell63     4083   4273  1075551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:rx_last\/q
Path End       : \UART_Telit:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Telit:BUART:rx_state_2\/clock_0
Path slack     : 1075667p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_last\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:rx_last\/q          macrocell74   1250   1250  1075667  RISE       1
\UART_Telit:BUART:rx_state_2\/main_6  macrocell68   2906   4156  1075667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:rx_state_2\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1075869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q       macrocell61   1250   1250  1064605  RISE       1
\UART_Telit:BUART:tx_state_0\/main_1  macrocell61   2704   3954  1075869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_0\/q
Path End       : \UART_Telit:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Telit:BUART:tx_bitclk\/clock_0
Path slack     : 1075869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_0\/q      macrocell61   1250   1250  1064605  RISE       1
\UART_Telit:BUART:tx_bitclk\/main_1  macrocell63   2704   3954  1075869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075953p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell71   1250   1250  1068384  RISE       1
MODIN5_1/main_3  macrocell71   2620   3870  1075953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1066296  RISE       1
\Debug_UART:BUART:tx_state_1\/main_3  macrocell55   2620   3870  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_2\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_3
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_2\/q       macrocell57   1250   1250  1066296  RISE       1
\Debug_UART:BUART:tx_state_2\/main_3  macrocell57   2620   3870  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell72   1250   1250  1068379  RISE       1
MODIN5_1/main_4  macrocell71   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell72   1250   1250  1068379  RISE       1
MODIN5_0/main_3  macrocell72   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:txn\/main_1
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q  macrocell60   1250   1250  1065775  RISE       1
\UART_Telit:BUART:txn\/main_1    macrocell59   2600   3850  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q       macrocell60   1250   1250  1065775  RISE       1
\UART_Telit:BUART:tx_state_1\/main_0  macrocell60   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_state_1\/q
Path End       : \UART_Telit:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_state_1\/q       macrocell60   1250   1250  1065775  RISE       1
\UART_Telit:BUART:tx_state_2\/main_0  macrocell62   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:txn\/q
Path End       : \Debug_UART:BUART:txn\/main_0
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1076051p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:txn\/q       macrocell54   1250   1250  1076051  RISE       1
\Debug_UART:BUART:txn\/main_0  macrocell54   2523   3773  1076051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_1\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1065270  RISE       1
\Debug_UART:BUART:tx_state_1\/main_0  macrocell55   2297   3547  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:tx_state_1\/q
Path End       : \Debug_UART:BUART:tx_state_2\/main_0
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug_UART:BUART:tx_state_1\/q       macrocell55   1250   1250  1065270  RISE       1
\Debug_UART:BUART:tx_state_2\/main_0  macrocell57   2297   3547  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:txn\/q
Path End       : \UART_Telit:BUART:txn\/main_0
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1076291p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:txn\/q       macrocell59   1250   1250  1076291  RISE       1
\UART_Telit:BUART:txn\/main_0  macrocell59   2282   3532  1076291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:tx_bitclk\/q
Path End       : \UART_Telit:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Telit:BUART:tx_state_0\/clock_0
Path slack     : 1076327p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_bitclk\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Telit:BUART:tx_bitclk\/q        macrocell63   1250   1250  1075249  RISE       1
\UART_Telit:BUART:tx_state_0\/main_5  macrocell61   2247   3497  1076327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_0\/clock_0                      macrocell61         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:tx_state_1\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076349p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076349  RISE       1
\Debug_UART:BUART:tx_state_1\/main_4               macrocell55     3285   3475  1076349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_1\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:tx_state_2\/main_4
Capture Clock  : \Debug_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076349p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076349  RISE       1
\Debug_UART:BUART:tx_state_2\/main_4               macrocell57     3285   3475  1076349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:tx_state_2\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Telit:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1076832p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2991
-------------------------------------   ---- 
End-of-path arrival time (ps)           2991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076832  RISE       1
\UART_Telit:BUART:tx_state_1\/main_4               macrocell60     2801   2991  1076832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Telit:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1076832p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2991
-------------------------------------   ---- 
End-of-path arrival time (ps)           2991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076832  RISE       1
\UART_Telit:BUART:tx_state_2\/main_4               macrocell62     2801   2991  1076832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Telit:BUART:txn\/main_5
Capture Clock  : \UART_Telit:BUART:txn\/clock_0
Path slack     : 1076845p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2978
-------------------------------------   ---- 
End-of-path arrival time (ps)           2978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1076832  RISE       1
\UART_Telit:BUART:txn\/main_5                      macrocell59     2788   2978  1076845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:txn\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug_UART:BUART:txn\/main_5
Capture Clock  : \Debug_UART:BUART:txn\/clock_0
Path slack     : 1077100p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (Debug_UART_IntClock:R#1 vs. Debug_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2723
-------------------------------------   ---- 
End-of-path arrival time (ps)           2723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1076349  RISE       1
\Debug_UART:BUART:txn\/main_5                      macrocell54     2533   2723  1077100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Debug_UART:BUART:txn\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Telit:BUART:tx_state_1\/clock_0
Path slack     : 1077328p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067121  RISE       1
\UART_Telit:BUART:tx_state_1\/main_2               macrocell60     2306   2496  1077328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_1\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Telit:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Telit:BUART:tx_state_2\/clock_0
Path slack     : 1077328p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Telit_IntClock:R#1 vs. UART_Telit_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2496
-------------------------------------   ---- 
End-of-path arrival time (ps)           2496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1067121  RISE       1
\UART_Telit:BUART:tx_state_2\/main_2               macrocell62     2306   2496  1077328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Telit:BUART:tx_state_2\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023447p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -5360
------------------------------------------------   -------- 
End-of-path required time (ps)                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q            macrocell33   1250   1250  13023447  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/main_1  macrocell2    5944   7194  13023447  RISE       1
\Level_Sensor_UART:BUART:rx_counter_load\/q       macrocell2    3350  10544  13023447  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  12860  13023447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026903p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8754
-------------------------------------   ---- 
End-of-path arrival time (ps)           8754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q                macrocell33     1250   1250  13023447  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   7504   8754  13026903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Level_Sensor_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxSts\/clock
Path slack     : 13028989p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12177
-------------------------------------   ----- 
End-of-path arrival time (ps)           12177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13028989  RISE       1
\Level_Sensor_UART:BUART:rx_status_4\/main_1                 macrocell4      2921   6501  13028989  RISE       1
\Level_Sensor_UART:BUART:rx_status_4\/q                      macrocell4      3350   9851  13028989  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/status_4                 statusicell1    2326  12177  13028989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/clock                  statusicell1        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030673p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7484
-------------------------------------   ---- 
End-of-path arrival time (ps)           7484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell36   1250   1250  13024266  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_4  macrocell33   6234   7484  13030673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030855p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q                macrocell32     1250   1250  13025997  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3552   4802  13030855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_9
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030953p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030953  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_9         macrocell33   5263   7203  13030953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_8
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030964p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7192
-------------------------------------   ---- 
End-of-path arrival time (ps)           7192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030964  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_8         macrocell33   5252   7192  13030964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031273p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                                   macrocell40   1250   1250  13025238  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_7  macrocell33   5634   6884  13031273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031485p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030953  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_6       macrocell34   4731   6671  13031485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031512p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030964  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_5       macrocell34   4705   6645  13031512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031910p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q         macrocell36   1250   1250  13024266  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_4  macrocell34   4997   6247  13031910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031910p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q               macrocell36   1250   1250  13024266  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_3  macrocell38   4997   6247  13031910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell38         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031910p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6247
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q        macrocell36   1250   1250  13024266  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_4  macrocell41   4997   6247  13031910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032097p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -6010
------------------------------------------------   -------- 
End-of-path required time (ps)                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q          macrocell37     1250   1250  13032097  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2310   3560  13032097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032154p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                                    macrocell40   1250   1250  13025238  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_7  macrocell41   4753   6003  13032154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032220p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032220  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_7       macrocell34   3997   5937  13032220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_10
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032227p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032220  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_10        macrocell33   3989   5929  13032227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032443p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                                    macrocell39   1250   1250  13025530  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_6  macrocell41   4464   5714  13032443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032453p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                                   macrocell39   1250   1250  13025530  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_6  macrocell33   4454   5704  13032453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_load_fifo\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032472p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3130
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_load_fifo\/q            macrocell34     1250   1250  13030769  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4815   6065  13032472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxShifter:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032619p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q   macrocell37   1250   1250  13032097  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_2  macrocell34   4288   5538  13032619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032619p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13032097  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_2  macrocell41   4288   5538  13032619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032627p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13032097  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_2   macrocell33   4280   5530  13032627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032800p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell36   1250   1250  13024266  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_4  macrocell35   4107   5357  13032800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_2\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_4
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032800p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_2\/q       macrocell36   1250   1250  13024266  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_4  macrocell36   4107   5357  13032800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032904p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell33   1250   1250  13023447  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_1  macrocell35   4003   5253  13032904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032904p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell33   1250   1250  13023447  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_1  macrocell36   4003   5253  13032904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033212p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q         macrocell32   1250   1250  13025997  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_0  macrocell34   3695   4945  13033212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033212p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q               macrocell32   1250   1250  13025997  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_0  macrocell38   3695   4945  13033212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell38         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033212p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q        macrocell32   1250   1250  13025997  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_0  macrocell41   3695   4945  13033212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033220p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell32   1250   1250  13025997  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_0  macrocell33   3687   4937  13033220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033266p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030953  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_6         macrocell35   2951   4891  13033266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_8
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033266p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030953  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_8         macrocell36   2951   4891  13033266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033283p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032220  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_7         macrocell35   2934   4874  13033283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_9
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033283p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032220  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_9         macrocell36   2934   4874  13033283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_5
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030964  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_5         macrocell35   2931   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_7
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030964  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_7         macrocell36   2931   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q         macrocell35   1250   1250  13025857  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_3  macrocell34   3523   4773  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q               macrocell35   1250   1250  13025857  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_2  macrocell38   3523   4773  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell38         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q        macrocell35   1250   1250  13025857  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_3  macrocell41   3523   4773  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033520p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell35   1250   1250  13025857  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_3  macrocell33   3386   4636  13033520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_0\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033624p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q       macrocell33   1250   1250  13023447  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/main_1  macrocell33   3283   4533  13033624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033628p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q         macrocell33   1250   1250  13023447  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/main_1  macrocell34   3279   4529  13033628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_load_fifo\/clock_0             macrocell34         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033628p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                             model name   delay     AT     slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q               macrocell33   1250   1250  13023447  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/main_1  macrocell38   3279   4529  13033628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_stop1_reg\/clock_0       macrocell38         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_0\/q
Path End       : \Level_Sensor_UART:BUART:rx_status_3\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033628p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_0\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_0\/q        macrocell33   1250   1250  13023447  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/main_1  macrocell41   3279   4529  13033628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033684p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13032097  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_2   macrocell35   3222   4472  13033684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_bitclk_enable\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033684p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  13032097  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_2   macrocell36   3222   4472  13033684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033896p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033896  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_1   macrocell37   2320   4260  13033896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033896p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033896  RISE       1
MODIN1_1/main_1                                     macrocell39   2320   4260  13033896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033896p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033896  RISE       1
MODIN1_0/main_1                                     macrocell40   2320   4260  13033896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033902p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033902  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_0   macrocell37   2315   4255  13033902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033902p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033902  RISE       1
MODIN1_1/main_0                                     macrocell39   2315   4255  13033902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033902p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033902  RISE       1
MODIN1_0/main_0                                     macrocell40   2315   4255  13033902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \Level_Sensor_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033909p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT     slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033909  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/main_2   macrocell37   2307   4247  13033909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_bitclk_enable\/clock_0         macrocell37         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034271p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell39   1250   1250  13025530  RISE       1
MODIN1_1/main_3  macrocell39   2636   3886  13034271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034272p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell32   1250   1250  13025997  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_0  macrocell35   2635   3885  13034272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_1\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_0
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034272p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_1\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_1\/q       macrocell32   1250   1250  13025997  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_0  macrocell36   2635   3885  13034272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_3\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034273p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell35   1250   1250  13025857  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/main_3  macrocell35   2633   3883  13034273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_state_3\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_3
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034273p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_3\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_state_3\/q       macrocell35   1250   1250  13025857  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_3  macrocell36   2633   3883  13034273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034602p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell40   1250   1250  13025238  RISE       1
MODIN1_1/main_4  macrocell39   2304   3554  13034602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034602p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell40   1250   1250  13025238  RISE       1
MODIN1_0/main_3  macrocell40   2304   3554  13034602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_last\/q
Path End       : \Level_Sensor_UART:BUART:rx_state_2\/main_6
Capture Clock  : \Level_Sensor_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_last\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_last\/q          macrocell42   1250   1250  13034607  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/main_6  macrocell36   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_state_2\/clock_0               macrocell36         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Level_Sensor_UART:BUART:rx_status_3\/q
Path End       : \Level_Sensor_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \Level_Sensor_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037049p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_IMO:R#1 vs. Clock_IMO:R#2)   13041667
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:rx_status_3\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Level_Sensor_UART:BUART:rx_status_3\/q       macrocell41    1250   1250  13037049  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/status_3  statusicell1   2868   4118  13037049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Level_Sensor_UART:BUART:sRX:RxSts\/clock                  statusicell1        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \SDI12_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \SDI12_UART:BUART:sTX:TxSts\/clock
Path slack     : 104144790p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                                -500
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21377
-------------------------------------   ----- 
End-of-path arrival time (ps)           21377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  104144790  RISE       1
\SDI12_UART:BUART:tx_status_0\/main_3                 macrocell24     9965  13545  104144790  RISE       1
\SDI12_UART:BUART:tx_status_0\/q                      macrocell24     3350  16895  104144790  RISE       1
\SDI12_UART:BUART:sTX:TxSts\/status_0                 statusicell7    4482  21377  104144790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxSts\/clock                         statusicell7        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 104148172p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6190
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12304
-------------------------------------   ----- 
End-of-path arrival time (ps)           12304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q                      macrocell79     1250   1250  104148172  RISE       1
\SDI12_UART:BUART:counter_load_not\/main_3           macrocell23     5388   6638  104148172  RISE       1
\SDI12_UART:BUART:counter_load_not\/q                macrocell23     3350   9988  104148172  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2317  12304  104148172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \SDI12_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 104149121p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -5360
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                   model name   delay     AT      slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q     macrocell81   1250   1250  104149121  RISE       1
\SDI12_UART:BUART:rx_counter_load\/main_0  macrocell26   5271   6521  104149121  RISE       1
\SDI12_UART:BUART:rx_counter_load\/q       macrocell26   3350   9871  104149121  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  12186  104149121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \SDI12_UART:BUART:tx_state_0\/main_3
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104149888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13268
-------------------------------------   ----- 
End-of-path arrival time (ps)           13268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  104144790  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_3                  macrocell78     9688  13268  104149888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \SDI12_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104149955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q                macrocell78     1250   1250  104149955  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   9452  10702  104149955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \SDI12_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104150321p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                       model name     delay     AT      slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q                macrocell77     1250   1250  104150143  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   9086  10336  104150321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \SDI12_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \SDI12_UART:BUART:sRX:RxSts\/clock
Path slack     : 104151052p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                                -500
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15115
-------------------------------------   ----- 
End-of-path arrival time (ps)           15115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  104151052  RISE       1
\SDI12_UART:BUART:rx_status_4\/main_1                 macrocell28      2926   6506  104151052  RISE       1
\SDI12_UART:BUART:rx_status_4\/q                      macrocell28      3350   9856  104151052  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/status_4                 statusicell8     5259  15115  104151052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/clock                         statusicell8        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \SDI12_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 104151169p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  104151169  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   9298   9488  104151169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_bitclk\/q
Path End       : \SDI12_UART:BUART:tx_state_0\/main_6
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104151870p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_bitclk\/q        macrocell80   1250   1250  104151870  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_6  macrocell78  10037  11287  104151870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \SDI12_UART:BUART:tx_bitclk\/clock_0
Path slack     : 104151976p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q      macrocell79   1250   1250  104148172  RISE       1
\SDI12_UART:BUART:tx_bitclk\/main_3  macrocell80   9930  11180  104151976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_3
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104151976p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q          macrocell79   1250   1250  104148172  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_3  macrocell82   9930  11180  104151976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \SDI12_UART:BUART:tx_bitclk\/clock_0
Path slack     : 104152261p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q      macrocell77   1250   1250  104150143  RISE       1
\SDI12_UART:BUART:tx_bitclk\/main_0  macrocell80   9646  10896  104152261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_1
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104152261p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10896
-------------------------------------   ----- 
End-of-path arrival time (ps)           10896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q          macrocell77   1250   1250  104150143  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_1  macrocell82   9646  10896  104152261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:txn\/main_2
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104152461p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10696
-------------------------------------   ----- 
End-of-path arrival time (ps)           10696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q  macrocell78   1250   1250  104149955  RISE       1
\SDI12_UART:BUART:txn\/main_2    macrocell76   9446  10696  104152461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \SDI12_UART:BUART:tx_bitclk\/clock_0
Path slack     : 104152489p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10668
-------------------------------------   ----- 
End-of-path arrival time (ps)           10668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q      macrocell78   1250   1250  104149955  RISE       1
\SDI12_UART:BUART:tx_bitclk\/main_1  macrocell80   9418  10668  104152489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_2
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104152489p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10668
-------------------------------------   ----- 
End-of-path arrival time (ps)           10668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q          macrocell78   1250   1250  104149955  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_2  macrocell82   9418  10668  104152489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \SDI12_UART:BUART:txn\/main_5
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104152514p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10643
-------------------------------------   ----- 
End-of-path arrival time (ps)           10643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  104152514  RISE       1
\SDI12_UART:BUART:txn\/main_5                      macrocell76    10453  10643  104152514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:txn\/main_4
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104152528p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q  macrocell79   1250   1250  104148172  RISE       1
\SDI12_UART:BUART:txn\/main_4    macrocell76   9378  10628  104152528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_bitclk\/q
Path End       : \SDI12_UART:BUART:tx_state_1\/main_4
Capture Clock  : \SDI12_UART:BUART:tx_state_1\/clock_0
Path slack     : 104152798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10359
-------------------------------------   ----- 
End-of-path arrival time (ps)           10359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_bitclk\/q        macrocell80   1250   1250  104151870  RISE       1
\SDI12_UART:BUART:tx_state_1\/main_4  macrocell77   9109  10359  104152798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_bitclk\/q
Path End       : \SDI12_UART:BUART:tx_state_2\/main_4
Capture Clock  : \SDI12_UART:BUART:tx_state_2\/clock_0
Path slack     : 104152798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10359
-------------------------------------   ----- 
End-of-path arrival time (ps)           10359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_bitclk\/q        macrocell80   1250   1250  104151870  RISE       1
\SDI12_UART:BUART:tx_state_2\/main_4  macrocell79   9109  10359  104152798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:txn\/main_1
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104153239p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9918
-------------------------------------   ---- 
End-of-path arrival time (ps)           9918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT      slack  edge  Fanout
-------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q  macrocell77   1250   1250  104150143  RISE       1
\SDI12_UART:BUART:txn\/main_1    macrocell76   8668   9918  104153239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SDI12_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \SDI12_UART:BUART:tx_bitclk\/clock_0
Path slack     : 104153691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  104151169  RISE       1
\SDI12_UART:BUART:tx_bitclk\/main_2                macrocell80     9276   9466  104153691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \SDI12_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104154454p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q         macrocell81      1250   1250  104149121  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   4952   6202  104154454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \SDI12_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104154617p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q                macrocell83      1250   1250  104149698  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   4789   6039  104154617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \SDI12_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104155076p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -6010
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q          macrocell87      1250   1250  104155076  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   4331   5581  104155076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_state_0\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104155907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q       macrocell86   1250   1250  104151207  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_5  macrocell83   5999   7249  104155907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_state_3\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104155907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q       macrocell86   1250   1250  104151207  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_4  macrocell85   5999   7249  104155907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_status_3\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : 104155907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q        macrocell86   1250   1250  104151207  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_5  macrocell92   5999   7249  104155907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104155907p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q          macrocell86   1250   1250  104151207  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_5  macrocell95   5999   7249  104155907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_state_0\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104156254p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  104149121  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_0    macrocell83   5652   6902  104156254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_state_3\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104156254p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  104149121  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_0    macrocell85   5652   6902  104156254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_status_3\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : 104156254p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  104149121  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_0   macrocell92   5652   6902  104156254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104156254p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q   macrocell81   1250   1250  104149121  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_0  macrocell95   5652   6902  104156254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 104156268p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  104149121  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/main_0  macrocell84   5639   6889  104156268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104156268p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q        macrocell81   1250   1250  104149121  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/main_0  macrocell88   5639   6889  104156268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell88         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104156268p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  104149121  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_0   macrocell91   5639   6889  104156268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104156268p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q         macrocell81   1250   1250  104149121  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_0  macrocell93   5639   6889  104156268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_load_fifo\/q
Path End       : \SDI12_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \SDI12_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 104156410p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3130
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell84         0      0  RISE       1

Data path
pin name                                     model name      delay     AT      slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_load_fifo\/q            macrocell84      1250   1250  104151961  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   5876   7126  104156410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 104156475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q         macrocell86   1250   1250  104151207  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/main_4  macrocell84   5432   6682  104156475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104156475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q               macrocell86   1250   1250  104151207  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/main_3  macrocell88   5432   6682  104156475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell88         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104156475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q        macrocell86   1250   1250  104151207  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_4  macrocell91   5432   6682  104156475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104156475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q                macrocell86   1250   1250  104151207  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_5  macrocell93   5432   6682  104156475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \SDI12_UART:BUART:txn\/main_3
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104156476p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6681
-------------------------------------   ---- 
End-of-path arrival time (ps)           6681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT      slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  104156476  RISE       1
\SDI12_UART:BUART:txn\/main_3                macrocell76     2311   6681  104156476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:tx_state_0\/main_4
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104156519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q       macrocell79   1250   1250  104148172  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_4  macrocell78   5388   6638  104156519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104156636p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6521
-------------------------------------   ---- 
End-of-path arrival time (ps)           6521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  104149121  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_0    macrocell86   5271   6521  104156636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \SDI12_UART:BUART:tx_state_0\/main_5
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104156932p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  104152514  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_5               macrocell78     6035   6225  104156932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 104157022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q   macrocell87   1250   1250  104155076  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/main_2  macrocell84   4885   6135  104157022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104157022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q  macrocell87   1250   1250  104155076  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_2  macrocell91   4885   6135  104157022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104157022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q          macrocell87   1250   1250  104155076  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_2  macrocell93   4885   6135  104157022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104157213p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q       macrocell83   1250   1250  104149698  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_1  macrocell86   4694   5944  104157213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:tx_state_1\/main_1
Capture Clock  : \SDI12_UART:BUART:tx_state_1\/clock_0
Path slack     : 104157621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q       macrocell78   1250   1250  104149955  RISE       1
\SDI12_UART:BUART:tx_state_1\/main_1  macrocell77   4286   5536  104157621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:tx_state_2\/main_1
Capture Clock  : \SDI12_UART:BUART:tx_state_2\/clock_0
Path slack     : 104157621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q       macrocell78   1250   1250  104149955  RISE       1
\SDI12_UART:BUART:tx_state_2\/main_1  macrocell79   4286   5536  104157621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_parity_bit\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_5
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104157734p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_parity_bit\/q       macrocell82   1250   1250  104157734  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_5  macrocell82   4172   5422  104157734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_state_0\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104157975p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q  macrocell87   1250   1250  104155076  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_2   macrocell83   3931   5181  104157975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_state_3\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104157975p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q  macrocell87   1250   1250  104155076  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_2   macrocell85   3931   5181  104157975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_status_3\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : 104157975p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q  macrocell87   1250   1250  104155076  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_2  macrocell92   3931   5181  104157975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104157975p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q    macrocell87   1250   1250  104155076  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_2  macrocell95   3931   5181  104157975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \SDI12_UART:BUART:pollcount_1\/main_1
Capture Clock  : \SDI12_UART:BUART:pollcount_1\/clock_0
Path slack     : 104157978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104157978  RISE       1
\SDI12_UART:BUART:pollcount_1\/main_1        macrocell89   3239   5179  104157978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \SDI12_UART:BUART:pollcount_0\/main_1
Capture Clock  : \SDI12_UART:BUART:pollcount_0\/clock_0
Path slack     : 104157978p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104157978  RISE       1
\SDI12_UART:BUART:pollcount_0\/main_1        macrocell90   3239   5179  104157978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \SDI12_UART:BUART:pollcount_1\/main_0
Capture Clock  : \SDI12_UART:BUART:pollcount_1\/clock_0
Path slack     : 104157988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104157988  RISE       1
\SDI12_UART:BUART:pollcount_1\/main_0        macrocell89   3229   5169  104157988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \SDI12_UART:BUART:pollcount_0\/main_0
Capture Clock  : \SDI12_UART:BUART:pollcount_0\/clock_0
Path slack     : 104157988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104157988  RISE       1
\SDI12_UART:BUART:pollcount_0\/main_0        macrocell90   3229   5169  104157988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_state_0\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104158108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q       macrocell83   1250   1250  104149698  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_1  macrocell83   3799   5049  104158108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_state_3\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104158108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q       macrocell83   1250   1250  104149698  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_1  macrocell85   3799   5049  104158108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_status_3\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : 104158108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q        macrocell83   1250   1250  104149698  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_1  macrocell92   3799   5049  104158108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104158108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q          macrocell83   1250   1250  104149698  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_1  macrocell95   3799   5049  104158108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 104158111p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q         macrocell83   1250   1250  104149698  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/main_1  macrocell84   3796   5046  104158111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104158111p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q               macrocell83   1250   1250  104149698  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/main_1  macrocell88   3796   5046  104158111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell88         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104158111p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q        macrocell83   1250   1250  104149698  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_1  macrocell91   3796   5046  104158111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_0\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104158111p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_0\/q                macrocell83   1250   1250  104149698  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_1  macrocell93   3796   5046  104158111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104158209p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q       macrocell85   1250   1250  104150694  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_3  macrocell86   3698   4948  104158209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_bitclk\/q
Path End       : \SDI12_UART:BUART:txn\/main_6
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104158211p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT      slack  edge  Fanout
------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_bitclk\/q  macrocell80   1250   1250  104151870  RISE       1
\SDI12_UART:BUART:txn\/main_6   macrocell76   3696   4946  104158211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_bitclk\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_4
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104158217p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_bitclk\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_bitclk\/q           macrocell80   1250   1250  104151870  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_4  macrocell82   3690   4940  104158217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \SDI12_UART:BUART:rx_state_0\/main_9
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104158269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  104158269  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_9         macrocell83   2948   4888  104158269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \SDI12_UART:BUART:rx_state_3\/main_8
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104158269p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  104158269  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_8         macrocell85   2948   4888  104158269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \SDI12_UART:BUART:rx_state_0\/main_6
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104158275p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104158275  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_6         macrocell83   2942   4882  104158275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \SDI12_UART:BUART:rx_state_3\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104158275p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  104158275  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_5         macrocell85   2942   4882  104158275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \SDI12_UART:BUART:rx_state_0\/main_8
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104158277p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158277  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_8         macrocell83   2939   4879  104158277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \SDI12_UART:BUART:rx_state_3\/main_7
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104158277p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  104158277  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_7         macrocell85   2939   4879  104158277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_parity_bit\/q
Path End       : \SDI12_UART:BUART:txn\/main_7
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104158283p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_parity_bit\/q  macrocell82   1250   1250  104157734  RISE       1
\SDI12_UART:BUART:txn\/main_7       macrocell76   3624   4874  104158283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \SDI12_UART:BUART:rx_state_0\/main_7
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104158284p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104158284  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_7         macrocell83   2932   4872  104158284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \SDI12_UART:BUART:rx_state_3\/main_6
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104158284p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  104158284  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_6         macrocell85   2932   4872  104158284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:tx_state_1\/main_3
Capture Clock  : \SDI12_UART:BUART:tx_state_1\/clock_0
Path slack     : 104158409p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q       macrocell79   1250   1250  104148172  RISE       1
\SDI12_UART:BUART:tx_state_1\/main_3  macrocell77   3497   4747  104158409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_2\/q
Path End       : \SDI12_UART:BUART:tx_state_2\/main_3
Capture Clock  : \SDI12_UART:BUART:tx_state_2\/clock_0
Path slack     : 104158409p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_2\/q       macrocell79   1250   1250  104148172  RISE       1
\SDI12_UART:BUART:tx_state_2\/main_3  macrocell79   3497   4747  104158409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:tx_state_0\/main_0
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104158489p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q       macrocell77   1250   1250  104150143  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_0  macrocell78   3417   4667  104158489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_2\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104158722p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_2\/q       macrocell86   1250   1250  104151207  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_4  macrocell86   3184   4434  104158722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \SDI12_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \SDI12_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158893p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  104157978  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/main_1   macrocell87   2324   4264  104158893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \SDI12_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158900p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  104158900  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/main_2   macrocell87   2316   4256  104158900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \SDI12_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \SDI12_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 104158913p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT      slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  104157988  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/main_0   macrocell87   2304   4244  104158913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_state_0\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_state_0\/clock_0
Path slack     : 104159105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q       macrocell85   1250   1250  104150694  RISE       1
\SDI12_UART:BUART:rx_state_0\/main_4  macrocell83   2802   4052  104159105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_state_3\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_state_3\/clock_0
Path slack     : 104159105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q       macrocell85   1250   1250  104150694  RISE       1
\SDI12_UART:BUART:rx_state_3\/main_3  macrocell85   2802   4052  104159105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_status_3\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_status_3\/clock_0
Path slack     : 104159105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q        macrocell85   1250   1250  104150694  RISE       1
\SDI12_UART:BUART:rx_status_3\/main_4  macrocell92   2802   4052  104159105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104159105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q          macrocell85   1250   1250  104150694  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_4  macrocell95   2802   4052  104159105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_parity_bit\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104159105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_parity_bit\/q             macrocell95   1250   1250  104159105  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_7  macrocell93   2802   4052  104159105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:txn\/q
Path End       : \SDI12_UART:BUART:tx_parity_bit\/main_0
Capture Clock  : \SDI12_UART:BUART:tx_parity_bit\/clock_0
Path slack     : 104159109p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:txn\/q                 macrocell76   1250   1250  104114413  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/main_0  macrocell82   2798   4048  104159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_parity_bit\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:txn\/q
Path End       : \SDI12_UART:BUART:txn\/main_0
Capture Clock  : \SDI12_UART:BUART:txn\/clock_0
Path slack     : 104159113p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT      slack  edge  Fanout
-----------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:txn\/q       macrocell76   1250   1250  104114413  RISE       1
\SDI12_UART:BUART:txn\/main_0  macrocell76   2793   4043  104159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:txn\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 104159122p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT      slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q         macrocell85   1250   1250  104150694  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/main_3  macrocell84   2785   4035  104159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_load_fifo\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 104159122p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT      slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q               macrocell85   1250   1250  104150694  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/main_2  macrocell88   2785   4035  104159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell88         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_3
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104159122p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q        macrocell85   1250   1250  104150694  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_3  macrocell91   2785   4035  104159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_state_3\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104159122p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_3\/clock_0                      macrocell85         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_state_3\/q                macrocell85   1250   1250  104150694  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_4  macrocell93   2785   4035  104159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_parity_bit\/q
Path End       : \SDI12_UART:BUART:rx_parity_bit\/main_6
Capture Clock  : \SDI12_UART:BUART:rx_parity_bit\/clock_0
Path slack     : 104159129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_parity_bit\/q       macrocell95   1250   1250  104159105  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/main_6  macrocell95   2778   4028  104159129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_bit\/clock_0                   macrocell95         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SDI12_UART:BUART:tx_state_1\/main_2
Capture Clock  : \SDI12_UART:BUART:tx_state_1\/clock_0
Path slack     : 104159285p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  104151169  RISE       1
\SDI12_UART:BUART:tx_state_1\/main_2               macrocell77     3682   3872  104159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SDI12_UART:BUART:tx_state_2\/main_2
Capture Clock  : \SDI12_UART:BUART:tx_state_2\/clock_0
Path slack     : 104159285p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  104151169  RISE       1
\SDI12_UART:BUART:tx_state_2\/main_2               macrocell79     3682   3872  104159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_0\/q
Path End       : \SDI12_UART:BUART:tx_state_0\/main_1
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104159313p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_0\/q       macrocell78   1250   1250  104149955  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_1  macrocell78   2594   3844  104159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_bitclk_enable\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_2
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104159586p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_bitclk_enable\/clock_0                macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_bitclk_enable\/q  macrocell87   1250   1250  104155076  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_2   macrocell86   2321   3571  104159586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:tx_state_1\/main_0
Capture Clock  : \SDI12_UART:BUART:tx_state_1\/clock_0
Path slack     : 104159589p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q       macrocell77   1250   1250  104150143  RISE       1
\SDI12_UART:BUART:tx_state_1\/main_0  macrocell77   2318   3568  104159589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:tx_state_1\/q
Path End       : \SDI12_UART:BUART:tx_state_2\/main_0
Capture Clock  : \SDI12_UART:BUART:tx_state_2\/clock_0
Path slack     : 104159589p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_1\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:tx_state_1\/q       macrocell77   1250   1250  104150143  RISE       1
\SDI12_UART:BUART:tx_state_2\/main_0  macrocell79   2318   3568  104159589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_2\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:pollcount_0\/q
Path End       : \SDI12_UART:BUART:pollcount_1\/main_3
Capture Clock  : \SDI12_UART:BUART:pollcount_1\/clock_0
Path slack     : 104159600p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:pollcount_0\/q       macrocell90   1250   1250  104152967  RISE       1
\SDI12_UART:BUART:pollcount_1\/main_3  macrocell89   2306   3556  104159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:pollcount_0\/q
Path End       : \SDI12_UART:BUART:pollcount_0\/main_2
Capture Clock  : \SDI12_UART:BUART:pollcount_0\/clock_0
Path slack     : 104159600p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:pollcount_0\/q       macrocell90   1250   1250  104152967  RISE       1
\SDI12_UART:BUART:pollcount_0\/main_2  macrocell90   2306   3556  104159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_0\/clock_0                     macrocell90         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:pollcount_1\/q
Path End       : \SDI12_UART:BUART:pollcount_1\/main_2
Capture Clock  : \SDI12_UART:BUART:pollcount_1\/clock_0
Path slack     : 104159610p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:pollcount_1\/q       macrocell89   1250   1250  104152976  RISE       1
\SDI12_UART:BUART:pollcount_1\/main_2  macrocell89   2297   3547  104159610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:pollcount_1\/clock_0                     macrocell89         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_last\/q
Path End       : \SDI12_UART:BUART:rx_state_2\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_state_2\/clock_0
Path slack     : 104159623p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_last\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT      slack  edge  Fanout
------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_last\/q          macrocell94   1250   1250  104159623  RISE       1
\SDI12_UART:BUART:rx_state_2\/main_5  macrocell86   2284   3534  104159623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_state_2\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_parity_error_pre\/q
Path End       : \SDI12_UART:BUART:rx_status_2\/main_5
Capture Clock  : \SDI12_UART:BUART:rx_status_2\/clock_0
Path slack     : 104159623p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT      slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_parity_error_pre\/q  macrocell93   1250   1250  104159623  RISE       1
\SDI12_UART:BUART:rx_status_2\/main_5     macrocell91   2284   3534  104159623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_parity_error_pre\/q
Path End       : \SDI12_UART:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \SDI12_UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 104159623p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1

Data path
pin name                                       model name   delay     AT      slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_parity_error_pre\/q       macrocell93   1250   1250  104159623  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/main_6  macrocell93   2284   3534  104159623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_parity_error_pre\/clock_0             macrocell93         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \SDI12_UART:BUART:tx_state_0\/main_2
Capture Clock  : \SDI12_UART:BUART:tx_state_0\/clock_0
Path slack     : 104160159p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                               -3510
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2998
-------------------------------------   ---- 
End-of-path arrival time (ps)           2998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  104151169  RISE       1
\SDI12_UART:BUART:tx_state_0\/main_2               macrocell78     2808   2998  104160159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:tx_state_0\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_status_3\/q
Path End       : \SDI12_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \SDI12_UART:BUART:sRX:RxSts\/clock
Path slack     : 104161270p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                                -500
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_3\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name    delay     AT      slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_status_3\/q       macrocell92    1250   1250  104161270  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/status_3  statusicell8   3646   4896  104161270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/clock                         statusicell8        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SDI12_UART:BUART:rx_status_2\/q
Path End       : \SDI12_UART:BUART:sRX:RxSts\/status_2
Capture Clock  : \SDI12_UART:BUART:sRX:RxSts\/clock
Path slack     : 104161278p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SDI12_UART_IntClock:R#1 vs. SDI12_UART_IntClock:R#2)   104166667
- Setup time                                                                -500
--------------------------------------------------------------------   --------- 
End-of-path required time (ps)                                         104166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:rx_status_2\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name    delay     AT      slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ---------  ----  ------
\SDI12_UART:BUART:rx_status_2\/q       macrocell91    1250   1250  104161278  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/status_2  statusicell8   3639   4889  104161278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\SDI12_UART:BUART:sRX:RxSts\/clock                         statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

