$date
	Wed Dec 10 08:19:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux_8x1 $end
$var wire 1 ! out $end
$var reg 8 " in [0:7] $end
$var reg 3 # sel [2:0] $end
$scope module uut $end
$var wire 8 $ in [7:0] $end
$var wire 3 % sel [2:0] $end
$var wire 1 ! out $end
$var wire 1 & low_case $end
$var wire 1 ' high_case $end
$scope module m1 $end
$var wire 4 ( in [3:0] $end
$var wire 2 ) sel [1:0] $end
$var wire 1 & out $end
$upscope $end
$scope module m2 $end
$var wire 4 * in [3:0] $end
$var wire 2 + sel [1:0] $end
$var wire 1 ' out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b1011 *
b0 )
b11 (
1'
1&
b0 %
b10110011 $
b0 #
b10110011 "
1!
$end
#10000
b1 )
b1 +
b1 #
b1 %
#20000
0!
0&
b10 )
0'
b10 +
b10 #
b10 %
#30000
1!
b11 )
1'
b11 +
b11 #
b11 %
#40000
1&
b0 )
b0 +
b100 #
b100 %
#50000
b1 )
b1 +
b101 #
b101 %
#60000
0!
0&
b10 )
0'
b10 +
b110 #
b110 %
#70000
b11 )
1'
b11 +
b111 #
b111 %
#80000
