<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
	<head>
	<meta http-equiv="Content-Type"content="text/html; charset=utf-8">
		<title>Kactus2 generated documentation for component arria_ii_gx_demo_soc 1.0</title>
	</head>
	<body>
		<h6>This document was generated by Kactus2 on 07.11.2011 14:06:01 by user matilail</h6>
		<p>
		<strong>Table of contents</strong><br>
		<a href="#TUT:soc:arria_ii_gx_demo_soc:1.0">1. Component&nbsp;TUT - soc - arria_ii_gx_demo_soc - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.kts_params">1.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.ports">1.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.interfaces">1.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.views">1.4. Views</a><br>
		<a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0">2. Component&nbsp;TUT - ip.hwp.interface - pcie_to_hibi_4x - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.modelParams">2.1. Model parameters</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.kts_params">2.2. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.ports">2.3. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.interfaces">2.4. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.fileSets">2.5. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.views">2.6. Views</a><br>
		<a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0">3. Component&nbsp;TUT - ip.hwp.storage - a2_ddr2_dimm_1GB - 2.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.kts_params">3.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.ports">3.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.interfaces">3.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.fileSets">3.4. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.views">3.5. Views</a><br>
		<a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0">4. Component&nbsp;TUT - ip.hwp.storage - hibi_mem_dma - 2.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.kts_params">4.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.ports">4.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.interfaces">4.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.fileSets">4.4. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.views">4.5. Views</a><br>
		<a href="#TUT:ip.hwp.accelerator:picture_manip:1.0">5. Component&nbsp;TUT - ip.hwp.accelerator - picture_manip - 1.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.kts_params">5.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.ports">5.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.interfaces">5.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.fileSets">5.4. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.views">5.5. Views</a><br>
		<a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0">6. Component&nbsp;TUT - ip.hwp.communication - hibi_segment_small - 2.0</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.kts_params">6.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.ports">6.2. Ports</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.interfaces">6.3. Bus interfaces</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.fileSets">6.4. File sets</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.views">6.5. Views</a><br>
		</p>
		<h1><a id="TUT:soc:arria_ii_gx_demo_soc:1.0">1. Component TUT - soc - arria_ii_gx_demo_soc - 1.0</a></h1>
		<p>
		<img src="TUT.soc.arria_ii_gx_demo_soc.1.0.png" alt="TUT - soc - arria_ii_gx_demo_soc - 1.0 preview picture"><br>
		<strong>IP-Xact file: </strong><a href="../../arria_ii_gx_demo_soc.1.0.xml">arria_ii_gx_demo_soc.1.0.xml</a><br>
		</p>
		<h2><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.kts_params">1.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>SoC<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.ports">1.2 Ports</a></h2>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Width</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Default value</th>
				</tr>				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.clkin_bot_p">clkin_bot_p</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_addr">ddr2_dimm_addr</a></td>
					<td>out</td>
					<td>16</td>
					<td>15</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_ba">ddr2_dimm_ba</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_cas_n">ddr2_dimm_cas_n</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_cke">ddr2_dimm_cke</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_clk">ddr2_dimm_clk</a></td>
					<td>inout</td>
					<td>2</td>
					<td>1</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_clk_n">ddr2_dimm_clk_n</a></td>
					<td>inout</td>
					<td>2</td>
					<td>1</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_cs_n">ddr2_dimm_cs_n</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_dm">ddr2_dimm_dm</a></td>
					<td>out</td>
					<td>8</td>
					<td>7</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_dq">ddr2_dimm_dq</a></td>
					<td>inout</td>
					<td>64</td>
					<td>63</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_dqs">ddr2_dimm_dqs</a></td>
					<td>inout</td>
					<td>8</td>
					<td>7</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_dqs_n">ddr2_dimm_dqs_n</a></td>
					<td>inout</td>
					<td>8</td>
					<td>7</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_odt">ddr2_dimm_odt</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_ras_n">ddr2_dimm_ras_n</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_we_n">ddr2_dimm_we_n</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.pcie_refclk_p">pcie_refclk_p</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.pcie_rx_p">pcie_rx_p</a></td>
					<td>in</td>
					<td>4</td>
					<td>3</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.pcie_tx_p">pcie_tx_p</a></td>
					<td>out</td>
					<td>4</td>
					<td>3</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.rst_n_RESETn">rst_n_RESETn</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.port.user_pb">user_pb</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.interfaces">1.3 Bus interfaces</a></h2>
			<h3>1.3.1 clk_in</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Clock input for demo design<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.clkin_bot_p">clkin_bot_p</a></li>
			</ul>
			<h3>1.3.2 ddr2_p</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> DDR2 interface to DDR2 memory<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_addr">ddr2_dimm_addr</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_ba">ddr2_dimm_ba</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_cas_n">ddr2_dimm_cas_n</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_cke">ddr2_dimm_cke</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_clk_n">ddr2_dimm_clk_n</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_clk">ddr2_dimm_clk</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_cs_n">ddr2_dimm_cs_n</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_dqs_n">ddr2_dimm_dqs_n</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_dqs">ddr2_dimm_dqs</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_dm">ddr2_dimm_dm</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_dq">ddr2_dimm_dq</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_odt">ddr2_dimm_odt</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_ras_n">ddr2_dimm_ras_n</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.ddr2_dimm_we_n">ddr2_dimm_we_n</a></li>
			</ul>
			<h3>1.3.3 pcie_4x_p</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> PCIe 4x interface<br>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.pcie_tx_p">pcie_tx_p</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.pcie_rx_p">pcie_rx_p</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.pcie_refclk_p">pcie_refclk_p</a></li>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.user_pb">user_pb</a></li>
			</ul>
			<h3>1.3.4 rst_n</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:soc:arria_ii_gx_demo_soc:1.0.port.user_pb">user_pb</a></li>
			</ul>
			<h2><a id="TUT:soc:arria_ii_gx_demo_soc:1.0.views">1.4 Views</a></h2>
			<h3>1.4.1 View: structural</h3>
			<p>
			<img src="TUT.soc.arria_ii_gx_demo_soc.1.0.structural.png" alt="View: structural preview picture"><br>
			<strong>&nbsp;&nbsp;&nbsp;Type: </strong>hierarchical<br>
			</p>
			<h4>1.4.1.1 Configuration TUT - soc - arria_ii_gx_demo_soc.designcfg - 1.0</h4>
			<p>
			<strong>&nbsp;&nbsp;&nbsp;IP-Xact file: </strong><a href="../../arria_ii_gx_demo_soc.designcfg.1.0.xml">arria_ii_gx_demo_soc.designcfg.1.0.xml</a><br>
			<br>
			</p>
			<h4>1.4.1.2 Design TUT - soc - arria_ii_gx_demo_soc.design - 1.0</h4>
			<p>
			<strong>&nbsp;&nbsp;&nbsp;IP-Xact file: </strong><a href="../../arria_ii_gx_demo_soc.design.1.0.xml">arria_ii_gx_demo_soc.design.1.0.xml</a><br>
			<br>
			</p>
			<table frame="box" rules="all"border="1" cellPadding="3" title="Component instantiations within this design">
				<tr>
					<th>Instance name</th>
					<th>Component type</th>
					<th>Configurable values</th>
					<th>Active view</th>
					<th>Description</th>
				</tr>				<tr>
					<td>pcie_to_hibi_4x_1</td>
					<td><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0">TUT - ip.hwp.interface - pcie_to_hibi_4x - 1.0</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
				<tr>
					<td>a2_ddr2_dimm_1GB_1</td>
					<td><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0">TUT - ip.hwp.storage - a2_ddr2_dimm_1GB - 2.0</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
				<tr>
					<td>hibi_mem_dma_1</td>
					<td><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0">TUT - ip.hwp.storage - hibi_mem_dma - 2.0</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
				<tr>
					<td>picture_manip_1</td>
					<td><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0">TUT - ip.hwp.accelerator - picture_manip - 1.0</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
				<tr>
					<td>hibi_segment_small_1</td>
					<td><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0">TUT - ip.hwp.communication - hibi_segment_small - 2.0</a></td>
					<td>
					</td>
					<td>rtl</td>
					<td></td>
				</tr>
			</table>
			<h3>1.4.2 View: rtl</h3>
			<p>
			<strong>&nbsp;&nbsp;&nbsp;Type: </strong>non-hierarchical<br>
		<h1><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0">2. Component TUT - ip.hwp.interface - pcie_to_hibi_4x - 1.0</a></h1>
		<p>
		<img src="TUT.ip.hwp.interface.pcie_to_hibi_4x.1.0.png" alt="TUT - ip.hwp.interface - pcie_to_hibi_4x - 1.0 preview picture"><br>
		<strong>Description:</strong> Adapter to connect HIBI based FPGA subsystem to PCIe bus.<br>
		<strong>IP-Xact file: </strong><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/pcie_to_hibi_4x.1.0.xml">pcie_to_hibi_4x.1.0.xml</a><br>
		</p>
		<h2><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.modelParams">2.1 Model parameters</a></h2>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of model parameters defined for the component">
				<tr>
					<th>Name</th>
					<th>Data type</th>
					<th>Default value</th>
				</tr>				<tr>
					<td>HIBI_DATA_WIDTH</td>
					<td>integer</td>
					<td>32</td>
				</tr>
			</table>
		<h2><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.kts_params">2.2 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Parameterizable<br>
		</p>
		<h2><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.ports">2.3 Ports</a></h2>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Width</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Default value</th>
				</tr>				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.clk_in">clk_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_av_in">hibi_av_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_av_out">hibi_av_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_comm_in">hibi_comm_in</a></td>
					<td>in</td>
					<td>5</td>
					<td>4</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_comm_out">hibi_comm_out</a></td>
					<td>out</td>
					<td>5</td>
					<td>4</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_data_in">hibi_data_in</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_data_out">hibi_data_out</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_empty_in">hibi_empty_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_full_in">hibi_full_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_one_d_in">hibi_one_d_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_one_p_in">hibi_one_p_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_re_out">hibi_re_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_we_out">hibi_we_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.pcie_ref_clk">pcie_ref_clk</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.pcie_rst_n">pcie_rst_n</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.pcie_rx">pcie_rx</a></td>
					<td>in</td>
					<td>4</td>
					<td>3</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.pcie_tx">pcie_tx</a></td>
					<td>out</td>
					<td>4</td>
					<td>3</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.rst_n">rst_n</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.interfaces">2.4 Bus interfaces</a></h2>
			<h3>2.4.1 clk_in</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.clk_in">clk_in</a></li>
			</ul>
			<h3>2.4.2 hibi_p</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_av_out">hibi_av_out</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_one_d_in">hibi_one_d_in</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_data_in">hibi_data_in</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_data_out">hibi_data_out</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_av_in">hibi_av_in</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_full_in">hibi_full_in</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_comm_out">hibi_comm_out</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_we_out">hibi_we_out</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_comm_in">hibi_comm_in</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_empty_in">hibi_empty_in</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_re_out">hibi_re_out</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.hibi_one_p_in">hibi_one_p_in</a></li>
			</ul>
			<h3>2.4.3 pcie_4x_p</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.pcie_tx">pcie_tx</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.pcie_rx">pcie_rx</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.pcie_rst_n">pcie_rst_n</a></li>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.pcie_ref_clk">pcie_ref_clk</a></li>
			</ul>
			<h3>2.4.4 rst_n</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.port.rst_n">rst_n</a></li>
			</ul>
		<h2><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.fileSets">2.5 File sets</a></h2>
			<h3><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.fileSet.hdlSources">2.5.1 hdlSources</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			&nbsp;&nbsp;&nbsp;<strong>Default file builders:</strong>
			</p>
			<table frame="box" rules="all"border="1" cellPadding="3" title="The build settings for files in this file set.">
				<tr>
					<th>File type</th>
					<th>Command</th>
					<th>Flags</th>
					<th>Replace default flags</th>
				</tr>				<tr>
					<td>verilogSource</td>
					<td>vlog</td>
					<td>-quiet -work pcie_to_hibi_4x</td>
					<td>false</td>
				</tr>
				<tr>
					<td>vhdlSource</td>
					<td>vcom</td>
					<td>-quiet -check_synthesis -work pcie_to_hibi_4x</td>
					<td>false</td>
				</tr>
			</table>
			<h4>&nbsp;&nbsp;&nbsp;2.5.1.1 Files</h4>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie_to_hibi_4x.vhd">pcie_to_hibi_4x.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie_to_hibi_4x_sopc.vhd">pcie_to_hibi_4x_sopc.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie_to_hibi_4x_sopc_burst_0.vhd">pcie_to_hibi_4x_sopc_burst_0.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie_to_hibi_4x_sopc_burst_1.vhd">pcie_to_hibi_4x_sopc_burst_1.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie_to_hibi_4x_sopc_burst_2.vhd">pcie_to_hibi_4x_sopc_burst_2.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie_to_hibi_4x_sopc_burst_3.vhd">pcie_to_hibi_4x_sopc_burst_3.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie_to_hibi_4x_sopc_burst_4.vhd">pcie_to_hibi_4x_sopc_burst_4.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie_to_hibi_4x_sopc_burst_5.vhd">pcie_to_hibi_4x_sopc_burst_5.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie.vhd">pcie.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/dma.vhd">dma.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie_core.vhd">pcie_core.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pcie_serdes.vhd">pcie_serdes.vhd</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/a2h.v">a2h.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_64b_x4_pipen1b.v">altpcie_64b_x4_pipen1b.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_hip_pipen1b.v">altpcie_hip_pipen1b.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pclk_align.v">altpcie_pclk_align.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pclk_pll.v">altpcie_pclk_pll.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_phasefifo.v">altpcie_phasefifo.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_100_125.v">altpcie_pll_100_125.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_100_250.v">altpcie_pll_100_250.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_125_250.v">altpcie_pll_125_250.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_15625_125.v">altpcie_pll_15625_125.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_250_100.v">altpcie_pll_250_100.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_phy0.v">altpcie_pll_phy0.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_phy1_62p5.v">altpcie_pll_phy1_62p5.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_phy2.v">altpcie_pll_phy2.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_phy3_62p5.v">altpcie_pll_phy3_62p5.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_phy4_62p5.v">altpcie_pll_phy4_62p5.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_pll_phy5_62p5.v">altpcie_pll_phy5_62p5.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_serdes_2agx_x4d_gen1_08p.v">altpcie_serdes_2agx_x4d_gen1_08p.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/altpcie_serdes_2agx_x4d_gen1_16p.v">altpcie_serdes_2agx_x4d_gen1_16p.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/pciexp64_dlink.v">pciexp64_dlink.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/pciexp64_trans.v">pciexp64_trans.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/pciexp_dcram.v">pciexp_dcram.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/hdl/pci_express_compiler-library/pciexpx8f_confctrl.v">pciexpx8f_confctrl.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/avalon_to_hibi/1.0/verilog/avalon_to_hibi.v">avalon_to_hibi.v</a></td>
					<td>pcie_to_hibi_4x</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.fileSet.Documentation">2.5.2 Documentation</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> pcie_to_hibi IP documentations.<br>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;2.5.2.1 Files</h4>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/doc/PCI-E_to_hibi.docx">PCI-E_to_hibi.docx</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>documentation</td>
					<td>pcie_to_hibi IP block documentation in word document.</td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/doc/PCI-E_to_hibi.pptx">PCI-E_to_hibi.pptx</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>documentation</td>
					<td>pcie_to_hibi IP block documentation in powerpoint presentation.</td>
				</tr>
			</table>
			<h3><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.fileSet.fpga_settings">2.5.3 fpga_settings</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;2.5.3.1 Files</h4>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/fpga_settings/pcie.sdc">pcie.sdc</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>quartusSDCFile</td>
					<td>pcie_to_hibi timing and area constraints.</td>
				</tr>
			</table>
			<h3><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.fileSet.sopc_files">2.5.4 sopc_files</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;2.5.4.1 Files</h4>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>				<tr>
					<td><a href="../../../../../ip.hwp.interface/pcie/pcie_to_hibi_4x/1.0/sopc/pcie_to_hibi_4x_sopc.sopc">pcie_to_hibi_4x_sopc.sopc</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>quartusSOPCFILE</td>
					<td>SOPC project file</td>
				</tr>
			</table>
			<h2><a id="TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.views">2.6 Views</a></h2>
			<h3>2.6.1 View: rtl</h3>
			<p>
			<strong>&nbsp;&nbsp;&nbsp;Type: </strong>non-hierarchical<br>
			<strong>&nbsp;&nbsp;&nbsp;File sets contained in this view: </strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.interface:pcie_to_hibi_4x:1.0.fileSet.hdlSources">hdlSources</a></li>
			</ul>
		<h1><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0">3. Component TUT - ip.hwp.storage - a2_ddr2_dimm_1GB - 2.0</a></h1>
		<p>
		<img src="TUT.ip.hwp.storage.a2_ddr2_dimm_1GB.2.0.png" alt="TUT - ip.hwp.storage - a2_ddr2_dimm_1GB - 2.0 preview picture"><br>
		<strong>Description:</strong> Altera ddr2 memory controller<br>
		<strong>IP-Xact file: </strong><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/alt_ddr2_a2.comp.1.0.xml">alt_ddr2_a2.comp.1.0.xml</a><br>
		</p>
		<h2><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.kts_params">3.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.ports">3.2 Ports</a></h2>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Width</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Default value</th>
				</tr>				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.aux_full_rate_clk">aux_full_rate_clk</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.aux_half_rate_clk">aux_half_rate_clk</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.dll_reference_clk">dll_reference_clk</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.dqs_delay_ctrl_export">dqs_delay_ctrl_export</a></td>
					<td>out</td>
					<td>6</td>
					<td>5</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.global_reset_n">global_reset_n</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_address">local_address</a></td>
					<td>in</td>
					<td>25</td>
					<td>24</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_be">local_be</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_burstbegin">local_burstbegin</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_init_done">local_init_done</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_rdata">local_rdata</a></td>
					<td>out</td>
					<td>256</td>
					<td>255</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_rdata_valid">local_rdata_valid</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_read_req">local_read_req</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_ready">local_ready</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_refresh_ack">local_refresh_ack</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_size">local_size</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_wdata">local_wdata</a></td>
					<td>in</td>
					<td>256</td>
					<td>255</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_write_req">local_write_req</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_addr">mem_addr</a></td>
					<td>out</td>
					<td>14</td>
					<td>13</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_ba">mem_ba</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_cas_n">mem_cas_n</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_cke">mem_cke</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_clk">mem_clk</a></td>
					<td>inout</td>
					<td>2</td>
					<td>1</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_clk_n">mem_clk_n</a></td>
					<td>inout</td>
					<td>2</td>
					<td>1</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_cs_n">mem_cs_n</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_dm">mem_dm</a></td>
					<td>out</td>
					<td>8</td>
					<td>7</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_dq">mem_dq</a></td>
					<td>inout</td>
					<td>64</td>
					<td>63</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_dqs">mem_dqs</a></td>
					<td>inout</td>
					<td>8</td>
					<td>7</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_dqsn">mem_dqsn</a></td>
					<td>inout</td>
					<td>8</td>
					<td>7</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_odt">mem_odt</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_ras_n">mem_ras_n</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_we_n">mem_we_n</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.phy_clk">phy_clk</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.pll_ref_clk">pll_ref_clk</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.reset_phy_clk_n">reset_phy_clk_n</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.reset_request_n">reset_request_n</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.soft_reset_n">soft_reset_n</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.interfaces">3.3 Bus interfaces</a></h2>
			<h3>3.3.1 alt_ddr2_p</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_init_done">local_init_done</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_write_req">local_write_req</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_read_req">local_read_req</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_address">local_address</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_ready">local_ready</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_rdata_valid">local_rdata_valid</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_wdata">local_wdata</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_rdata">local_rdata</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_be">local_be</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_burstbegin">local_burstbegin</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.local_size">local_size</a></li>
			</ul>
			<h3>3.3.2 clk_in</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.pll_ref_clk">pll_ref_clk</a></li>
			</ul>
			<h3>3.3.3 ddr2_p</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_clk">mem_clk</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_clk_n">mem_clk_n</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_cke">mem_cke</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_cs_n">mem_cs_n</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_cas_n">mem_cas_n</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_ras_n">mem_ras_n</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_odt">mem_odt</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_we_n">mem_we_n</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_ba">mem_ba</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_addr">mem_addr</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_dm">mem_dm</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_dqs">mem_dqs</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_dqsn">mem_dqsn</a></li>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.mem_dq">mem_dq</a></li>
			</ul>
			<h3>3.3.4 phy_clk_out</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.phy_clk">phy_clk</a></li>
			</ul>
			<h3>3.3.5 rst_n</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.global_reset_n">global_reset_n</a></li>
			</ul>
			<h3>3.3.6 soft_rst_n</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.port.soft_reset_n">soft_reset_n</a></li>
			</ul>
		<h2><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.fileSets">3.4 File sets</a></h2>
			<h3><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.fileSet.hdlSources">3.4.1 hdlSources</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			&nbsp;&nbsp;&nbsp;<strong>Default file builders:</strong>
			</p>
			<table frame="box" rules="all"border="1" cellPadding="3" title="The build settings for files in this file set.">
				<tr>
					<th>File type</th>
					<th>Command</th>
					<th>Flags</th>
					<th>Replace default flags</th>
				</tr>				<tr>
					<td>verilogSource</td>
					<td>vlog</td>
					<td>-quiet -work alt_ddr2_a2</td>
					<td>false</td>
				</tr>
				<tr>
					<td>vhdlSource</td>
					<td>vcom</td>
					<td>-quiet -check_synthesis -work alt_ddr2_a2</td>
					<td>false</td>
				</tr>
			</table>
			<h4>&nbsp;&nbsp;&nbsp;3.4.1.1 Files</h4>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/a2_ddr2_dimm_1GB.v">a2_ddr2_dimm_1GB.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/a2_ddr2_dimm_1GB_alt_ddrx_controller_wrapper.v">a2_ddr2_dimm_1GB_alt_ddrx_controller_wrapper.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/a2_ddr2_dimm_1GB_controller_phy.v">a2_ddr2_dimm_1GB_controller_phy.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/a2_ddr2_dimm_1GB_phy.v">a2_ddr2_dimm_1GB_phy.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/a2_ddr2_dimm_1GB_phy_alt_mem_phy.v">a2_ddr2_dimm_1GB_phy_alt_mem_phy.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/a2_ddr2_dimm_1GB_phy_alt_mem_phy_dq_dqs.v">a2_ddr2_dimm_1GB_phy_alt_mem_phy_dq_dqs.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/a2_ddr2_dimm_1GB_phy_alt_mem_phy_pll.v">a2_ddr2_dimm_1GB_phy_alt_mem_phy_pll.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/a2_ddr2_dimm_1GB_phy_alt_mem_phy_seq.vhd">a2_ddr2_dimm_1GB_phy_alt_mem_phy_seq.vhd</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/a2_ddr2_dimm_1GB_phy_alt_mem_phy_seq_wrapper.v">a2_ddr2_dimm_1GB_phy_alt_mem_phy_seq_wrapper.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td>+incdir+D:/user/matilail/funbase/svn/release_2/lib/TUT/ip.hwp/stor.alt_ddr2_a2/1.0/hdl</td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_addr_cmd.v">alt_ddrx_addr_cmd.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_afi_block.v">alt_ddrx_afi_block.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_avalon_if.v">alt_ddrx_avalon_if.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_bank_timer.v">alt_ddrx_bank_timer.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_bank_timer_info.v">alt_ddrx_bank_timer_info.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_bank_timer_wrapper.v">alt_ddrx_bank_timer_wrapper.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_bank_tracking.v">alt_ddrx_bank_tracking.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_bypass.v">alt_ddrx_bypass.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_cache.v">alt_ddrx_cache.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_clock_and_reset.v">alt_ddrx_clock_and_reset.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_cmd_gen.v">alt_ddrx_cmd_gen.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_cmd_queue.v">alt_ddrx_cmd_queue.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_controller.v">alt_ddrx_controller.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_csr.v">alt_ddrx_csr.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_ddr2_odt_gen.v">alt_ddrx_ddr2_odt_gen.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_ddr3_odt_gen.v">alt_ddrx_ddr3_odt_gen.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_decoder.v">alt_ddrx_decoder.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_decoder_40.v">alt_ddrx_decoder_40.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_decoder_72.v">alt_ddrx_decoder_72.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_ecc.v">alt_ddrx_ecc.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_encoder.v">alt_ddrx_encoder.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_encoder_40.v">alt_ddrx_encoder_40.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_encoder_72.v">alt_ddrx_encoder_72.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_input_if.v">alt_ddrx_input_if.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_odt_gen.v">alt_ddrx_odt_gen.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_rank_monitor.v">alt_ddrx_rank_monitor.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_state_machine.v">alt_ddrx_state_machine.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_timers.v">alt_ddrx_timers.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_timers_fsm.v">alt_ddrx_timers_fsm.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_timing_param.v">alt_ddrx_timing_param.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_ddrx_wdata_fifo.v">alt_ddrx_wdata_fifo.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/alt_mem_phy_defines.v">alt_mem_phy_defines.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/a2_ddr2_dimm_1GB.comp/2.0/hdl/altera_avalon_half_rate_bridge.v">altera_avalon_half_rate_bridge.v</a></td>
					<td>alt_ddr2_a2</td>
					<td></td>
					<td></td>
					<td>verilogSource</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUT:ip.hwp.storage:a2_ddr2_dimm_1GB:2.0.views">3.5 Views</a></h2>
			<h3>3.5.1 View: rtl</h3>
			<p>
			<strong>&nbsp;&nbsp;&nbsp;Type: </strong>non-hierarchical<br>
		<h1><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0">4. Component TUT - ip.hwp.storage - hibi_mem_dma - 2.0</a></h1>
		<p>
		<img src="TUT.ip.hwp.storage.hibi_mem_dma.2.0.png" alt="TUT - ip.hwp.storage - hibi_mem_dma - 2.0 preview picture"><br>
		<strong>Description:</strong> HIBI memory DMA access IP.<br>
		<strong>IP-Xact file: </strong><a href="../../../../../ip.hwp.storage/ddrx/hibi_mem_dma.comp/2.0/hibi_mem_dma.comp.xml">hibi_mem_dma.comp.xml</a><br>
		</p>
		<h2><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.kts_params">4.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.ports">4.2 Ports</a></h2>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Width</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Default value</th>
				</tr>				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.clk">clk</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_addr_in">hibi_addr_in</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_addr_out">hibi_addr_out</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_av_out">hibi_av_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_comm_in">hibi_comm_in</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_comm_out">hibi_comm_out</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_data_in">hibi_data_in</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_data_out">hibi_data_out</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_empty_in">hibi_empty_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_full_in">hibi_full_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_addr_out">hibi_msg_addr_out</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_av_out">hibi_msg_av_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_comm_in">hibi_msg_comm_in</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_comm_out">hibi_msg_comm_out</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_data_in">hibi_msg_data_in</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_data_out">hibi_msg_data_out</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_empty_in">hibi_msg_empty_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_full_in">hibi_msg_full_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_re_out">hibi_msg_re_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_we_out">hibi_msg_we_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_re_out">hibi_re_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_we_out">hibi_we_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_addr_out">mem_addr_out</a></td>
					<td>out</td>
					<td>25</td>
					<td>24</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_be_out">mem_be_out</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_burst_begin_out">mem_burst_begin_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_burst_size_out">mem_burst_size_out</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_init_done_in">mem_init_done_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_rd_req_out">mem_rd_req_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_rdata_in">mem_rdata_in</a></td>
					<td>in</td>
					<td>256</td>
					<td>255</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_rdata_valid_in">mem_rdata_valid_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_ready_in">mem_ready_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_wdata_out">mem_wdata_out</a></td>
					<td>out</td>
					<td>256</td>
					<td>255</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_wr_req_out">mem_wr_req_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.rst_n">rst_n</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.interfaces">4.3 Bus interfaces</a></h2>
			<h3>4.3.1 alt_ddr2_p</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_init_done_in">mem_init_done_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_wr_req_out">mem_wr_req_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_rd_req_out">mem_rd_req_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_addr_out">mem_addr_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_ready_in">mem_ready_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_rdata_valid_in">mem_rdata_valid_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_wdata_out">mem_wdata_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_rdata_in">mem_rdata_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_be_out">mem_be_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_burst_begin_out">mem_burst_begin_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.mem_burst_size_out">mem_burst_size_out</a></li>
			</ul>
			<h3>4.3.2 clk_in</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.clk">clk</a></li>
			</ul>
			<h3>4.3.3 hibi_p</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_addr_out">hibi_addr_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_data_in">hibi_data_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_data_out">hibi_data_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_full_in">hibi_full_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_comm_out">hibi_comm_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_we_out">hibi_we_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_comm_in">hibi_comm_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_empty_in">hibi_empty_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_re_out">hibi_re_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_addr_out">hibi_msg_addr_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_data_in">hibi_msg_data_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_data_out">hibi_msg_data_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_full_in">hibi_msg_full_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_comm_out">hibi_msg_comm_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_we_out">hibi_msg_we_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_comm_in">hibi_msg_comm_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_empty_in">hibi_msg_empty_in</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_msg_re_out">hibi_msg_re_out</a></li>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.hibi_addr_in">hibi_addr_in</a></li>
			</ul>
			<h3>4.3.4 rst_n</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.port.rst_n">rst_n</a></li>
			</ul>
		<h2><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.fileSets">4.4 File sets</a></h2>
			<h3><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.fileSet.hdlSources">4.4.1 hdlSources</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			&nbsp;&nbsp;&nbsp;<strong>Default file builders:</strong>
			</p>
			<table frame="box" rules="all"border="1" cellPadding="3" title="The build settings for files in this file set.">
				<tr>
					<th>File type</th>
					<th>Command</th>
					<th>Flags</th>
					<th>Replace default flags</th>
				</tr>				<tr>
					<td>vhdlSource</td>
					<td>vcom</td>
					<td>-quiet -check_synthesis -work hibi_mem_dma</td>
					<td>false</td>
				</tr>
			</table>
			<h4>&nbsp;&nbsp;&nbsp;4.4.1.1 Files</h4>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/hibi_mem_dma.comp/2.0/hdl/fifo_ram.vhd">fifo_ram.vhd</a></td>
					<td>hibi_mem_dma</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/hibi_mem_dma.comp/2.0/hdl/fifo_u.vhd">fifo_u.vhd</a></td>
					<td>hibi_mem_dma</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/hibi_mem_dma.comp/2.0/hdl/dual_port_ram_u.vhd">dual_port_ram_u.vhd</a></td>
					<td>hibi_mem_dma</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/hibi_mem_dma.comp/2.0/hdl/onchip_ram_u.vhd">onchip_ram_u.vhd</a></td>
					<td>hibi_mem_dma</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/hibi_mem_dma.comp/2.0/hdl/dual_ram_async_read.vhd">dual_ram_async_read.vhd</a></td>
					<td>hibi_mem_dma</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/hibi_mem_dma.comp/2.0/hdl/hibi_mem_dma.vhd">hibi_mem_dma.vhd</a></td>
					<td>hibi_mem_dma</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
			</table>
			<h3><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.fileSet.Documentation">4.4.2 Documentation</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;4.4.2.1 Files</h4>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>				<tr>
					<td><a href="../../../../../ip.hwp.storage/ddrx/hibi_mem_dma.comp/2.0/doc/HIBI_MEM_DMA.docx">HIBI_MEM_DMA.docx</a></td>
					<td></td>
					<td></td>
					<td></td>
					<td>documentation</td>
					<td>hibi_mem_dma IP block datasheet.</td>
				</tr>
			</table>
			<h2><a id="TUT:ip.hwp.storage:hibi_mem_dma:2.0.views">4.5 Views</a></h2>
			<h3>4.5.1 View: rtl</h3>
			<p>
			<strong>&nbsp;&nbsp;&nbsp;Type: </strong>non-hierarchical<br>
			<strong>Description: </strong>HIBI_MEM_DMA vhdl source view<br>
			<strong>&nbsp;&nbsp;&nbsp;File sets contained in this view: </strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.storage:hibi_mem_dma:2.0.fileSet.hdlSources">hdlSources</a></li>
			</ul>
		<h1><a id="TUT:ip.hwp.accelerator:picture_manip:1.0">5. Component TUT - ip.hwp.accelerator - picture_manip - 1.0</a></h1>
		<p>
		<img src="TUT.ip.hwp.accelerator.picture_manip.1.0.png" alt="TUT - ip.hwp.accelerator - picture_manip - 1.0 preview picture"><br>
		<strong>Description:</strong> Simple picture manipulator IP  to rotate 8-bit grayscale picture 90 degrees clockwise.<br>
		<strong>IP-Xact file: </strong><a href="../../../../../ip.hwp.accelerator/picture_manip/1.0/picture_manip.1.0.xml">picture_manip.1.0.xml</a><br>
		</p>
		<h2><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.kts_params">5.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.ports">5.2 Ports</a></h2>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Width</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Default value</th>
				</tr>				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.clk">clk</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_av_in">hibi_av_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_av_out">hibi_av_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_comm_in">hibi_comm_in</a></td>
					<td>in</td>
					<td>5</td>
					<td>4</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_comm_out">hibi_comm_out</a></td>
					<td>out</td>
					<td>5</td>
					<td>4</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_data_in">hibi_data_in</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_data_out">hibi_data_out</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_empty_in">hibi_empty_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_full_in">hibi_full_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_one_d_in">hibi_one_d_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_one_p_in">hibi_one_p_in</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_re_out">hibi_re_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_we_out">hibi_we_out</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.port.rst_n">rst_n</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.interfaces">5.3 Bus interfaces</a></h2>
			<h3>5.3.1 clk</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.clk">clk</a></li>
			</ul>
			<h3>5.3.2 hibi_p</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> master<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_av_out">hibi_av_out</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_one_d_in">hibi_one_d_in</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_data_in">hibi_data_in</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_data_out">hibi_data_out</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_av_in">hibi_av_in</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_full_in">hibi_full_in</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_comm_out">hibi_comm_out</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_we_out">hibi_we_out</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_comm_in">hibi_comm_in</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_empty_in">hibi_empty_in</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_re_out">hibi_re_out</a></li>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.hibi_one_p_in">hibi_one_p_in</a></li>
			</ul>
			<h3>5.3.3 rst_n</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.port.rst_n">rst_n</a></li>
			</ul>
		<h2><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.fileSets">5.4 File sets</a></h2>
			<h3><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.fileSet.hdlSources">5.4.1 hdlSources</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			</p>
			<h4>&nbsp;&nbsp;&nbsp;5.4.1.1 Files</h4>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>				<tr>
					<td><a href="../../../../../ip.hwp.accelerator/picture_manip/1.0/vhd/manip_memory.vhd">manip_memory.vhd</a></td>
					<td>picture_manip</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.accelerator/picture_manip/1.0/vhd/picture_manip_pkg.vhd">picture_manip_pkg.vhd</a></td>
					<td>picture_manip</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.accelerator/picture_manip/1.0/vhd/picture_manip.vhd">picture_manip.vhd</a></td>
					<td>pciture_manip</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUT:ip.hwp.accelerator:picture_manip:1.0.views">5.5 Views</a></h2>
			<h3>5.5.1 View: rtl</h3>
			<p>
			<strong>&nbsp;&nbsp;&nbsp;Type: </strong>non-hierarchical<br>
			<strong>&nbsp;&nbsp;&nbsp;File sets contained in this view: </strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.accelerator:picture_manip:1.0.fileSet.hdlSources">hdlSources</a></li>
			</ul>
		<h1><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0">6. Component TUT - ip.hwp.communication - hibi_segment_small - 2.0</a></h1>
		<p>
		<img src="TUT.ip.hwp.communication.hibi_segment_small.2.0.png" alt="TUT - ip.hwp.communication - hibi_segment_small - 2.0 preview picture"><br>
		<strong>Description:</strong> HIBI segment block including two r4_wrapper and one r3_wrapper interfaces.<br>
		<strong>IP-Xact file: </strong><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/hibi_segment_small.2.0.xml">hibi_segment_small.2.0.xml</a><br>
		</p>
		<h2><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.kts_params">6.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Parameterizable<br>
		</p>
		<h2><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.ports">6.2 Ports</a></h2>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of all ports the component has.">
				<tr>
					<th>Name</th>
					<th>Direction</th>
					<th>Width</th>
					<th>Left bound</th>
					<th>Right bound</th>
					<th>Default value</th>
				</tr>				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_addr_in_17">agent_addr_in_17</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_addr_out_17">agent_addr_out_17</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_in_1">agent_av_in_1</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_in_2">agent_av_in_2</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_in_3">agent_av_in_3</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_in_4">agent_av_in_4</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_in_5">agent_av_in_5</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_in_6">agent_av_in_6</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_in_7">agent_av_in_7</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_in_8">agent_av_in_8</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_out_1">agent_av_out_1</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_out_2">agent_av_out_2</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_out_3">agent_av_out_3</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_out_4">agent_av_out_4</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_out_5">agent_av_out_5</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_out_6">agent_av_out_6</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_out_7">agent_av_out_7</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_out_8">agent_av_out_8</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_1">agent_comm_in_1</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_17">agent_comm_in_17</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_2">agent_comm_in_2</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_3">agent_comm_in_3</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_4">agent_comm_in_4</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_5">agent_comm_in_5</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_6">agent_comm_in_6</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_7">agent_comm_in_7</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_8">agent_comm_in_8</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_1">agent_comm_out_1</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_17">agent_comm_out_17</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_2">agent_comm_out_2</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_3">agent_comm_out_3</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_4">agent_comm_out_4</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_5">agent_comm_out_5</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_6">agent_comm_out_6</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_7">agent_comm_out_7</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_8">agent_comm_out_8</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_1">agent_data_in_1</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_17">agent_data_in_17</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_2">agent_data_in_2</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_3">agent_data_in_3</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_4">agent_data_in_4</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_5">agent_data_in_5</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_6">agent_data_in_6</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_7">agent_data_in_7</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_8">agent_data_in_8</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_1">agent_data_out_1</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_17">agent_data_out_17</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_2">agent_data_out_2</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_3">agent_data_out_3</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_4">agent_data_out_4</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_5">agent_data_out_5</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_6">agent_data_out_6</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_7">agent_data_out_7</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_8">agent_data_out_8</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_1">agent_empty_out_1</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_17">agent_empty_out_17</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_2">agent_empty_out_2</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_3">agent_empty_out_3</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_4">agent_empty_out_4</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_5">agent_empty_out_5</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_6">agent_empty_out_6</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_7">agent_empty_out_7</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_8">agent_empty_out_8</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_1">agent_full_out_1</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_17">agent_full_out_17</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_2">agent_full_out_2</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_3">agent_full_out_3</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_4">agent_full_out_4</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_5">agent_full_out_5</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_6">agent_full_out_6</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_7">agent_full_out_7</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_8">agent_full_out_8</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_addr_in_17">agent_msg_addr_in_17</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_addr_out_17">agent_msg_addr_out_17</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_comm_in_17">agent_msg_comm_in_17</a></td>
					<td>in</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_comm_out_17">agent_msg_comm_out_17</a></td>
					<td>out</td>
					<td>3</td>
					<td>2</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_data_in_17">agent_msg_data_in_17</a></td>
					<td>in</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_data_out_17">agent_msg_data_out_17</a></td>
					<td>out</td>
					<td>32</td>
					<td>31</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_empty_out_17">agent_msg_empty_out_17</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_full_out_17">agent_msg_full_out_17</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_one_p_out_17">agent_msg_one_p_out_17</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_re_in_17">agent_msg_re_in_17</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_we_in_17">agent_msg_we_in_17</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_d_out_1">agent_one_d_out_1</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_d_out_2">agent_one_d_out_2</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_d_out_3">agent_one_d_out_3</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_d_out_4">agent_one_d_out_4</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_d_out_5">agent_one_d_out_5</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_d_out_6">agent_one_d_out_6</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_d_out_7">agent_one_d_out_7</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_d_out_8">agent_one_d_out_8</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_1">agent_one_p_out_1</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_17">agent_one_p_out_17</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_2">agent_one_p_out_2</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_3">agent_one_p_out_3</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_4">agent_one_p_out_4</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_5">agent_one_p_out_5</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_6">agent_one_p_out_6</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_7">agent_one_p_out_7</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_8">agent_one_p_out_8</a></td>
					<td>out</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_1">agent_re_in_1</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_17">agent_re_in_17</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_2">agent_re_in_2</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_3">agent_re_in_3</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_4">agent_re_in_4</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_5">agent_re_in_5</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_6">agent_re_in_6</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_7">agent_re_in_7</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_8">agent_re_in_8</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_1">agent_we_in_1</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_17">agent_we_in_17</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_2">agent_we_in_2</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_3">agent_we_in_3</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_4">agent_we_in_4</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_5">agent_we_in_5</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_6">agent_we_in_6</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_7">agent_we_in_7</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_8">agent_we_in_8</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.clk">clk</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
				<tr>
					<td><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.port.rst_n">rst_n</a></td>
					<td>in</td>
					<td>1</td>
					<td>0</td>
					<td>0</td>
					<td></td>
				</tr>
			</table>
		<h2><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.interfaces">6.3 Bus interfaces</a></h2>
			<h3>6.3.1 clk_in</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.clk">clk</a></li>
			</ul>
			<h3>6.3.2 ddr2_ctrl_p</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_17">agent_comm_in_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_17">agent_data_in_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_addr_in_17">agent_addr_in_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_17">agent_we_in_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_17">agent_re_in_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_17">agent_comm_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_17">agent_data_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_addr_out_17">agent_addr_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_17">agent_full_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_17">agent_one_p_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_17">agent_empty_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_re_in_17">agent_msg_re_in_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_we_in_17">agent_msg_we_in_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_addr_in_17">agent_msg_addr_in_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_data_in_17">agent_msg_data_in_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_comm_in_17">agent_msg_comm_in_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_full_out_17">agent_msg_full_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_one_p_out_17">agent_msg_one_p_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_addr_out_17">agent_msg_addr_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_data_out_17">agent_msg_data_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_comm_out_17">agent_msg_comm_out_17</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_msg_empty_out_17">agent_msg_empty_out_17</a></li>
			</ul>
			<h3>6.3.3 hibi_p1</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_1">agent_comm_in_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_1">agent_data_in_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_in_1">agent_av_in_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_1">agent_we_in_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_1">agent_re_in_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_1">agent_comm_out_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_1">agent_data_out_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_out_1">agent_av_out_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_1">agent_full_out_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_1">agent_one_p_out_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_1">agent_empty_out_1</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_d_out_1">agent_one_d_out_1</a></li>
			</ul>
			<h3>6.3.4 hibi_p2</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> mirroredMaster<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_in_2">agent_comm_in_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_in_2">agent_data_in_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_in_2">agent_av_in_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_we_in_2">agent_we_in_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_re_in_2">agent_re_in_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_comm_out_2">agent_comm_out_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_data_out_2">agent_data_out_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_av_out_2">agent_av_out_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_full_out_2">agent_full_out_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_p_out_2">agent_one_p_out_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_empty_out_2">agent_empty_out_2</a></li>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.agent_one_d_out_2">agent_one_d_out_2</a></li>
			</ul>
			<h3>6.3.5 rst_n</h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Interface mode:</strong> slave<br>
			&nbsp;&nbsp;&nbsp;<strong>Ports used in this interface:</strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.port.rst_n">rst_n</a></li>
			</ul>
		<h2><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.fileSets">6.4 File sets</a></h2>
			<h3><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.fileSet.hdlSources">6.4.1 hdlSources</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Identifiers:</strong> <br>
			&nbsp;&nbsp;&nbsp;<strong>Default file builders:</strong>
			</p>
			<table frame="box" rules="all"border="1" cellPadding="3" title="The build settings for files in this file set.">
				<tr>
					<th>File type</th>
					<th>Command</th>
					<th>Flags</th>
					<th>Replace default flags</th>
				</tr>				<tr>
					<td>vhdlSource</td>
					<td>vcom</td>
					<td>-quiet -check_synthesis -work hibi_mem_dma</td>
					<td>false</td>
				</tr>
			</table>
			<h4>&nbsp;&nbsp;&nbsp;6.4.1.1 Files</h4>
			<table frame="box" rules="all"border="1" cellPadding="3" title="List of files contained in this file set.">
				<tr>
					<th>File name</th>
					<th>Logical name</th>
					<th>Build command</th>
					<th>Build flags</th>
					<th>Specified file types</th>
					<th>Description</th>
				</tr>				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/hibiv2_pkg.vhd">hibiv2_pkg.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/Hibi_segment.vhd">Hibi_segment.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/addr_data_demuxes.vhd">addr_data_demuxes.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/addr_data_muxes.vhd">addr_data_muxes.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/addr_decoder.vhd">addr_decoder.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/cfg_init_pkg.vhd">cfg_init_pkg.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/cfg_mem.vhd">cfg_mem.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/copy_of_multiclk_fifo.vhd">copy_of_multiclk_fifo.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/double_fifo_demux_wr.vhd">double_fifo_demux_wr.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/double_fifo_mux_rd.vhd">double_fifo_mux_rd.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/dyn_arb.vhd">dyn_arb.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/fifo.vhd">fifo.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/fifo_muxes.vhd">fifo_muxes.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/hibi_wrapper_r1.vhd">hibi_wrapper_r1.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/hibi_wrapper_r3.vhd">hibi_wrapper_r3.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/hibi_wrapper_r4.vhd">hibi_wrapper_r4.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/lfsr.vhd">lfsr.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/receiver.vhd">receiver.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/rx_ctrl.vhd">rx_ctrl.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/transmitter.vhd">transmitter.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
				<tr>
					<td><a href="../../../../../ip.hwp.communication/hibi/hibi_segment_small/2.0/vhd/tx_ctrl.vhd">tx_ctrl.vhd</a></td>
					<td>hibi</td>
					<td></td>
					<td></td>
					<td>vhdlSource</td>
					<td></td>
				</tr>
			</table>
			<h2><a id="TUT:ip.hwp.communication:hibi_segment_small:2.0.views">6.5 Views</a></h2>
			<h3>6.5.1 View: rtl</h3>
			<p>
			<strong>&nbsp;&nbsp;&nbsp;Type: </strong>non-hierarchical<br>
			<strong>&nbsp;&nbsp;&nbsp;File sets contained in this view: </strong>
			</p>
			<ul>
				<li><a href="#TUT:ip.hwp.communication:hibi_segment_small:2.0.fileSet.hdlSources">hdlSources</a></li>
			</ul>
		<p>
			<a href="http://validator.w3.org/check?uri=referer">
			<img src="http://www.w3.org/Icons/valid-html401"alt="Valid HTML 4.01 Strict" height="31"width="88">
			</a>
		</p>

	</body>
</html>
