\hypertarget{struct_d_c_m_i___type_def}{\section{D\-C\-M\-I\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_c_m_i___type_def}\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}}
}


D\-C\-M\-I.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_a3cfcc9860ca551cbcb10c1c3dd4304f0}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_a1bbe4b3cc5d9552526bec462b42164d5}{S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_ae0aba9f38498cccbe0186b7813825026}{R\-I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_a91ce93b57d8382147574c678ee497c63}{I\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_ab367c4ca2e8ac87238692e6d55d622ec}{M\-I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_a0371fc07916e3043e1151eaa97e172c9}{I\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_a52c16b920a3f25fda961d0cd29749433}{E\-S\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_af00a94620e33f4eff74430ff25c12b94}{E\-S\-U\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_a4d58830323e567117c12ae3feac613b9}{C\-W\-S\-T\-R\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_a1b9c8048339e19b110ecfbea486f55df}{C\-W\-S\-I\-Z\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O \hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_d_c_m_i___type_def_a266cec1031b0be730b0e35523f5e2934}{D\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\-C\-M\-I. 

Definition at line 447 of file stm32f4xx.\-h.



\subsection{Field Documentation}
\hypertarget{struct_d_c_m_i___type_def_a3cfcc9860ca551cbcb10c1c3dd4304f0}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_d_c_m_i___type_def_a3cfcc9860ca551cbcb10c1c3dd4304f0}
D\-C\-M\-I control register 1, Address offset\-: 0x00 

Definition at line 449 of file stm32f4xx.\-h.

\hypertarget{struct_d_c_m_i___type_def_a1b9c8048339e19b110ecfbea486f55df}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!C\-W\-S\-I\-Z\-E\-R@{C\-W\-S\-I\-Z\-E\-R}}
\index{C\-W\-S\-I\-Z\-E\-R@{C\-W\-S\-I\-Z\-E\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-W\-S\-I\-Z\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-C\-W\-S\-I\-Z\-E\-R}}\label{struct_d_c_m_i___type_def_a1b9c8048339e19b110ecfbea486f55df}
D\-C\-M\-I crop window size, Address offset\-: 0x24 

Definition at line 458 of file stm32f4xx.\-h.

\hypertarget{struct_d_c_m_i___type_def_a4d58830323e567117c12ae3feac613b9}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!C\-W\-S\-T\-R\-T\-R@{C\-W\-S\-T\-R\-T\-R}}
\index{C\-W\-S\-T\-R\-T\-R@{C\-W\-S\-T\-R\-T\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-W\-S\-T\-R\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-C\-W\-S\-T\-R\-T\-R}}\label{struct_d_c_m_i___type_def_a4d58830323e567117c12ae3feac613b9}
D\-C\-M\-I crop window start, Address offset\-: 0x20 

Definition at line 457 of file stm32f4xx.\-h.

\hypertarget{struct_d_c_m_i___type_def_a266cec1031b0be730b0e35523f5e2934}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-D\-R}}\label{struct_d_c_m_i___type_def_a266cec1031b0be730b0e35523f5e2934}
D\-C\-M\-I data register, Address offset\-: 0x28 

Definition at line 459 of file stm32f4xx.\-h.

\hypertarget{struct_d_c_m_i___type_def_a52c16b920a3f25fda961d0cd29749433}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!E\-S\-C\-R@{E\-S\-C\-R}}
\index{E\-S\-C\-R@{E\-S\-C\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{E\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-E\-S\-C\-R}}\label{struct_d_c_m_i___type_def_a52c16b920a3f25fda961d0cd29749433}
D\-C\-M\-I embedded synchronization code register, Address offset\-: 0x18 

Definition at line 455 of file stm32f4xx.\-h.

\hypertarget{struct_d_c_m_i___type_def_af00a94620e33f4eff74430ff25c12b94}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!E\-S\-U\-R@{E\-S\-U\-R}}
\index{E\-S\-U\-R@{E\-S\-U\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{E\-S\-U\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-E\-S\-U\-R}}\label{struct_d_c_m_i___type_def_af00a94620e33f4eff74430ff25c12b94}
D\-C\-M\-I embedded synchronization unmask register, Address offset\-: 0x1\-C 

Definition at line 456 of file stm32f4xx.\-h.

\hypertarget{struct_d_c_m_i___type_def_a0371fc07916e3043e1151eaa97e172c9}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!I\-C\-R@{I\-C\-R}}
\index{I\-C\-R@{I\-C\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-I\-C\-R}}\label{struct_d_c_m_i___type_def_a0371fc07916e3043e1151eaa97e172c9}
D\-C\-M\-I interrupt clear register, Address offset\-: 0x14 

Definition at line 454 of file stm32f4xx.\-h.

\hypertarget{struct_d_c_m_i___type_def_a91ce93b57d8382147574c678ee497c63}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!I\-E\-R@{I\-E\-R}}
\index{I\-E\-R@{I\-E\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-I\-E\-R}}\label{struct_d_c_m_i___type_def_a91ce93b57d8382147574c678ee497c63}
D\-C\-M\-I interrupt enable register, Address offset\-: 0x0\-C 

Definition at line 452 of file stm32f4xx.\-h.

\hypertarget{struct_d_c_m_i___type_def_ab367c4ca2e8ac87238692e6d55d622ec}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!M\-I\-S\-R@{M\-I\-S\-R}}
\index{M\-I\-S\-R@{M\-I\-S\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{M\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-M\-I\-S\-R}}\label{struct_d_c_m_i___type_def_ab367c4ca2e8ac87238692e6d55d622ec}
D\-C\-M\-I masked interrupt status register, Address offset\-: 0x10 

Definition at line 453 of file stm32f4xx.\-h.

\hypertarget{struct_d_c_m_i___type_def_ae0aba9f38498cccbe0186b7813825026}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!R\-I\-S\-R@{R\-I\-S\-R}}
\index{R\-I\-S\-R@{R\-I\-S\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-R\-I\-S\-R}}\label{struct_d_c_m_i___type_def_ae0aba9f38498cccbe0186b7813825026}
D\-C\-M\-I raw interrupt status register, Address offset\-: 0x08 

Definition at line 451 of file stm32f4xx.\-h.

\hypertarget{struct_d_c_m_i___type_def_a1bbe4b3cc5d9552526bec462b42164d5}{\index{D\-C\-M\-I\-\_\-\-Type\-Def@{D\-C\-M\-I\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!DCMI_TypeDef@{D\-C\-M\-I\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O {\bf uint32\-\_\-t} D\-C\-M\-I\-\_\-\-Type\-Def\-::\-S\-R}}\label{struct_d_c_m_i___type_def_a1bbe4b3cc5d9552526bec462b42164d5}
D\-C\-M\-I status register, Address offset\-: 0x04 

Definition at line 450 of file stm32f4xx.\-h.



The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-C\-M\-S\-I\-S3/\-Device/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
