Analysis & Synthesis report for bike
Fri Dec 28 09:57:19 2018
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: fenpin1000:inst4
 12. Parameter Settings for User Entity Instance: fenpin1000:inst15
 13. Parameter Settings for User Entity Instance: fenpin50:inst16
 14. Parameter Settings for Inferred Entity Instance: ctrl:inst|lpm_mult:Mult0
 15. Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_divide:Div2
 16. Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_divide:Div3
 18. Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_divide:Div1
 20. Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_divide:Div3
 21. Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_divide:Div2
 22. Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_mult:Mult1
 23. Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_mult:Mult2
 24. Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: ctrl:inst|lpm_mult:Mult1
 28. Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_mult:Mult2
 29. Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_mult:Mult1
 30. lpm_mult Parameter Settings by Entity Instance
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 28 09:57:19 2018    ;
; Quartus II Version                 ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name                      ; bike                                     ;
; Top-level Entity Name              ; Block1                                   ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 2,815                                    ;
;     Total combinational functions  ; 2,815                                    ;
;     Dedicated logic registers      ; 227                                      ;
; Total registers                    ; 227                                      ;
; Total pins                         ; 25                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP3C55F484C8       ;                    ;
; Top-level entity name                                        ; Block1             ; bike               ;
; Family name                                                  ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+
; fenpin50.v                       ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/fenpin50.v                       ;
; fenpin1000.v                     ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/fenpin1000.v                     ;
; fenwei.v                         ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/fenwei.v                         ;
; shake.v                          ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/shake.v                          ;
; ecode.v                          ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/ecode.v                          ;
; ecode1.v                         ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/ecode1.v                         ;
; xianshi.v                        ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/xianshi.v                        ;
; ctrl.v                           ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/ctrl.v                           ;
; fenwei1.v                        ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/fenwei1.v                        ;
; Block1.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/EDA/NEW/备份2/bike - dc - 副本/Block1.bdf                       ;
; DC_Motor.v                       ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/DC_Motor.v                       ;
; gear.v                           ; yes             ; User Verilog HDL File              ; D:/EDA/NEW/备份2/bike - dc - 副本/gear.v                           ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/lpm_mult.tdf        ;
; aglobal80.inc                    ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/aglobal80.inc       ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; multcore.inc                     ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/multcore.inc        ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/bypassff.inc        ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/altshift.inc        ;
; db/mult_s011.tdf                 ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/mult_s011.tdf                 ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; db/lpm_divide_qhm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/lpm_divide_qhm.tdf            ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/sign_div_unsign_rlh.tdf       ;
; db/alt_u_div_q3f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/alt_u_div_q3f.tdf             ;
; db/lpm_divide_djm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/lpm_divide_djm.tdf            ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/sign_div_unsign_enh.tdf       ;
; db/alt_u_div_79f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/alt_u_div_79f.tdf             ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/add_sub_unc.tdf               ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/add_sub_vnc.tdf               ;
; db/lpm_divide_nhm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/lpm_divide_nhm.tdf            ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/sign_div_unsign_olh.tdf       ;
; db/alt_u_div_k3f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/alt_u_div_k3f.tdf             ;
; db/lpm_divide_4jm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/lpm_divide_4jm.tdf            ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/sign_div_unsign_5nh.tdf       ;
; db/alt_u_div_l8f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/alt_u_div_l8f.tdf             ;
; multcore.tdf                     ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/multcore.tdf        ;
; csa_add.inc                      ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/csa_add.inc         ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/mpar_add.inc        ;
; muleabz.inc                      ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/muleabz.inc         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/mul_lfrg.inc        ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/mul_boothc.inc      ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc    ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc  ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/dffpipe.inc         ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/mpar_add.tdf        ;
; altshift.tdf                     ; yes             ; Megafunction                       ; d:/eda/quartus/quartus/libraries/megafunctions/altshift.tdf        ;
; db/lpm_divide_8jm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/lpm_divide_8jm.tdf            ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/sign_div_unsign_9nh.tdf       ;
; db/alt_u_div_t8f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/alt_u_div_t8f.tdf             ;
; db/mult_p011.tdf                 ; yes             ; Auto-Generated Megafunction        ; D:/EDA/NEW/备份2/bike - dc - 副本/db/mult_p011.tdf                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 2,815                      ;
;                                             ;                            ;
; Total combinational functions               ; 2815                       ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 628                        ;
;     -- 3 input functions                    ; 827                        ;
;     -- <=2 input functions                  ; 1360                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1896                       ;
;     -- arithmetic mode                      ; 919                        ;
;                                             ;                            ;
; Total registers                             ; 227                        ;
;     -- Dedicated logic registers            ; 227                        ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 25                         ;
; Maximum fan-out node                        ; fenpin1000:inst15|clockout ;
; Maximum fan-out                             ; 137                        ;
; Total fan-out                               ; 7971                       ;
; Average fan-out                             ; 2.57                       ;
+---------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |Block1                                   ; 2815 (0)          ; 227 (0)      ; 0           ; 0            ; 0       ; 0         ; 25   ; 0            ; |Block1                                                                                                               ; work         ;
;    |DC_Motor:inst20|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|DC_Motor:inst20                                                                                               ; work         ;
;    |ctrl:inst|                            ; 167 (63)          ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ctrl:inst                                                                                                     ; work         ;
;       |lpm_mult:Mult0|                    ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ctrl:inst|lpm_mult:Mult0                                                                                      ; work         ;
;          |mult_s011:auto_generated|       ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ctrl:inst|lpm_mult:Mult0|mult_s011:auto_generated                                                             ; work         ;
;       |lpm_mult:Mult1|                    ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ctrl:inst|lpm_mult:Mult1                                                                                      ; work         ;
;          |mult_p011:auto_generated|       ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ctrl:inst|lpm_mult:Mult1|mult_p011:auto_generated                                                             ; work         ;
;    |ecode1:inst25|                        ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ecode1:inst25                                                                                                 ; work         ;
;    |ecode1:inst33|                        ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ecode1:inst33                                                                                                 ; work         ;
;    |ecode:inst10|                         ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ecode:inst10                                                                                                  ; work         ;
;    |ecode:inst12|                         ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ecode:inst12                                                                                                  ; work         ;
;    |ecode:inst13|                         ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ecode:inst13                                                                                                  ; work         ;
;    |ecode:inst17|                         ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ecode:inst17                                                                                                  ; work         ;
;    |ecode:inst26|                         ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ecode:inst26                                                                                                  ; work         ;
;    |ecode:inst9|                          ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|ecode:inst9                                                                                                   ; work         ;
;    |fenpin1000:inst15|                    ; 20 (20)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenpin1000:inst15                                                                                             ; work         ;
;    |fenpin1000:inst4|                     ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenpin1000:inst4                                                                                              ; work         ;
;    |fenpin50:inst16|                      ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenpin50:inst16                                                                                               ; work         ;
;    |fenwei1:inst6|                        ; 1240 (73)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_djm:auto_generated|  ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div0|lpm_divide_djm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_enh:divider| ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider                       ; work         ;
;                |alt_u_div_79f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_79f:divider ; work         ;
;       |lpm_divide:Div1|                   ; 445 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_4jm:auto_generated|  ; 445 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div1|lpm_divide_4jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_5nh:divider| ; 445 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div1|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider                       ; work         ;
;                |alt_u_div_l8f:divider|    ; 445 (445)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div1|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider ; work         ;
;       |lpm_divide:Div2|                   ; 362 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_qhm:auto_generated|  ; 362 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div2|lpm_divide_qhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_rlh:divider| ; 362 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div2|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;                |alt_u_div_q3f:divider|    ; 362 (362)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div2|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_q3f:divider ; work         ;
;       |lpm_divide:Div3|                   ; 257 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_nhm:auto_generated|  ; 257 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div3|lpm_divide_nhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider| ; 257 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div3|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_k3f:divider|    ; 257 (257)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_divide:Div3|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_k3f:divider ; work         ;
;       |lpm_mult:Mult0|                    ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_mult:Mult0                                                                                  ; work         ;
;          |multcore:mult_core|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_mult:Mult0|multcore:mult_core                                                               ; work         ;
;       |lpm_mult:Mult1|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_mult:Mult1                                                                                  ; work         ;
;          |multcore:mult_core|             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_mult:Mult1|multcore:mult_core                                                               ; work         ;
;       |lpm_mult:Mult2|                    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_mult:Mult2                                                                                  ; work         ;
;          |multcore:mult_core|             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei1:inst6|lpm_mult:Mult2|multcore:mult_core                                                               ; work         ;
;    |fenwei:inst14|                        ; 1227 (70)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_8jm:auto_generated|  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_9nh:divider| ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;                |alt_u_div_t8f:divider|    ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;       |lpm_divide:Div1|                   ; 490 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_4jm:auto_generated|  ; 490 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div1|lpm_divide_4jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_5nh:divider| ; 490 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div1|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider                       ; work         ;
;                |alt_u_div_l8f:divider|    ; 490 (490)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div1|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider ; work         ;
;       |lpm_divide:Div2|                   ; 393 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_qhm:auto_generated|  ; 393 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div2|lpm_divide_qhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_rlh:divider| ; 393 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div2|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;                |alt_u_div_q3f:divider|    ; 393 (393)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div2|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_q3f:divider ; work         ;
;       |lpm_divide:Div3|                   ; 248 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_nhm:auto_generated|  ; 248 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div3|lpm_divide_nhm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider| ; 248 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div3|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_k3f:divider|    ; 248 (248)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_divide:Div3|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_k3f:divider ; work         ;
;       |lpm_mult:Mult1|                    ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_mult:Mult1                                                                                  ; work         ;
;          |multcore:mult_core|             ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_mult:Mult1|multcore:mult_core                                                               ; work         ;
;       |lpm_mult:Mult2|                    ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_mult:Mult2                                                                                  ; work         ;
;          |multcore:mult_core|             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|fenwei:inst14|lpm_mult:Mult2|multcore:mult_core                                                               ; work         ;
;    |gear:inst24|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|gear:inst24                                                                                                   ; work         ;
;    |shake:inst1|                          ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|shake:inst1                                                                                                   ; work         ;
;    |shake:inst27|                         ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|shake:inst27                                                                                                  ; work         ;
;    |shake:inst5|                          ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|shake:inst5                                                                                                   ; work         ;
;    |shake:inst7|                          ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|shake:inst7                                                                                                   ; work         ;
;    |xianshi:inst3|                        ; 46 (46)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Block1|xianshi:inst3                                                                                                 ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; ecode1:inst33|b[7]                     ; Stuck at VCC due to stuck port data_in ;
; ecode:inst17|b[7]                      ; Stuck at GND due to stuck port data_in ;
; ecode:inst9|b[7]                       ; Stuck at GND due to stuck port data_in ;
; ecode:inst10|b[7]                      ; Stuck at GND due to stuck port data_in ;
; ecode:inst13|b[7]                      ; Stuck at GND due to stuck port data_in ;
; ecode:inst26|b[7]                      ; Stuck at GND due to stuck port data_in ;
; ecode1:inst25|b[7]                     ; Stuck at VCC due to stuck port data_in ;
; ecode:inst12|b[7]                      ; Stuck at GND due to stuck port data_in ;
; DC_Motor:inst20|MA[0]                  ; Stuck at GND due to stuck port data_in ;
; gear:inst24|out[3]                     ; Stuck at VCC due to stuck port data_in ;
; ctrl:inst|num[16..18]                  ; Stuck at GND due to stuck port data_in ;
; gear:inst24|out[0]                     ; Merged with gear:inst24|out[1]         ;
; fenpin1000:inst4|count[0]              ; Merged with xianshi:inst3|state[0]     ;
; fenpin1000:inst4|count[1]              ; Merged with xianshi:inst3|state[1]     ;
; ctrl:inst|num[0]                       ; Lost fanout                            ;
; fenwei1:inst6|out1[3]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 18 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                            ;
+-------------------+---------------------------+----------------------------------------+
; Register name     ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------+---------------------------+----------------------------------------+
; ctrl:inst|num[16] ; Stuck at GND              ; fenwei1:inst6|out1[3]                  ;
;                   ; due to stuck port data_in ;                                        ;
+-------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 227   ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Block1|ctrl:inst|b[8]        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Block1|ctrl:inst|a[4]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Block1|shake:inst1|count[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Block1|shake:inst5|count[1]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Block1|shake:inst7|count[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Block1|shake:inst27|count[2] ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |Block1|xianshi:inst3|i[6]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fenpin1000:inst4 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 1000  ; Untyped                              ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fenpin1000:inst15 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 1000  ; Untyped                               ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fenpin50:inst16 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; N              ; 50    ; Untyped                             ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst|lpm_mult:Mult0          ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12          ; Untyped             ;
; LPM_WIDTHB                                     ; 4           ; Untyped             ;
; LPM_WIDTHP                                     ; 16          ; Untyped             ;
; LPM_WIDTHR                                     ; 16          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_s011   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_qhm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                              ;
; LPM_WIDTHD             ; 14             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_djm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                              ;
; LPM_WIDTHD             ; 10             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                              ;
; LPM_WIDTHD             ; 10             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                              ;
; LPM_WIDTHD             ; 7              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_qhm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_mult:Mult1      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4           ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 14          ; Untyped             ;
; LPM_WIDTHR                                     ; 14          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_mult:Mult2      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4           ; Untyped             ;
; LPM_WIDTHB                                     ; 7           ; Untyped             ;
; LPM_WIDTHP                                     ; 11          ; Untyped             ;
; LPM_WIDTHR                                     ; 11          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_mult:Mult0      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4           ; Untyped             ;
; LPM_WIDTHB                                     ; 14          ; Untyped             ;
; LPM_WIDTHP                                     ; 18          ; Untyped             ;
; LPM_WIDTHR                                     ; 18          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                              ;
; LPM_WIDTHD             ; 14             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei:inst14|lpm_mult:Mult0      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4           ; Untyped             ;
; LPM_WIDTHB                                     ; 14          ; Untyped             ;
; LPM_WIDTHP                                     ; 18          ; Untyped             ;
; LPM_WIDTHR                                     ; 18          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ctrl:inst|lpm_mult:Mult1          ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10          ; Untyped             ;
; LPM_WIDTHB                                     ; 4           ; Untyped             ;
; LPM_WIDTHP                                     ; 14          ; Untyped             ;
; LPM_WIDTHR                                     ; 14          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p011   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_mult:Mult2      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4           ; Untyped             ;
; LPM_WIDTHB                                     ; 7           ; Untyped             ;
; LPM_WIDTHP                                     ; 11          ; Untyped             ;
; LPM_WIDTHR                                     ; 11          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fenwei1:inst6|lpm_mult:Mult1      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4           ; Untyped             ;
; LPM_WIDTHB                                     ; 10          ; Untyped             ;
; LPM_WIDTHP                                     ; 14          ; Untyped             ;
; LPM_WIDTHR                                     ; 14          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                       ;
+---------------------------------------+------------------------------+
; Name                                  ; Value                        ;
+---------------------------------------+------------------------------+
; Number of entity instances            ; 8                            ;
; Entity Instance                       ; ctrl:inst|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 12                           ;
;     -- LPM_WIDTHB                     ; 4                            ;
;     -- LPM_WIDTHP                     ; 16                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; fenwei:inst14|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                            ;
;     -- LPM_WIDTHB                     ; 10                           ;
;     -- LPM_WIDTHP                     ; 14                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; fenwei:inst14|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 4                            ;
;     -- LPM_WIDTHB                     ; 7                            ;
;     -- LPM_WIDTHP                     ; 11                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; fenwei1:inst6|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                            ;
;     -- LPM_WIDTHB                     ; 14                           ;
;     -- LPM_WIDTHP                     ; 18                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; fenwei:inst14|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                            ;
;     -- LPM_WIDTHB                     ; 14                           ;
;     -- LPM_WIDTHP                     ; 18                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; ctrl:inst|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 10                           ;
;     -- LPM_WIDTHB                     ; 4                            ;
;     -- LPM_WIDTHP                     ; 14                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                           ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; fenwei1:inst6|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 4                            ;
;     -- LPM_WIDTHB                     ; 7                            ;
;     -- LPM_WIDTHP                     ; 11                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; fenwei1:inst6|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                            ;
;     -- LPM_WIDTHB                     ; 10                           ;
;     -- LPM_WIDTHP                     ; 14                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
+---------------------------------------+------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Fri Dec 28 09:56:56 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bike -c bike
Info: Found 1 design units, including 1 entities, in source file fenpin50.v
    Info: Found entity 1: fenpin50
Info: Found 1 design units, including 1 entities, in source file fenpin1000.v
    Info: Found entity 1: fenpin1000
Info: Found 1 design units, including 1 entities, in source file fenwei.v
    Info: Found entity 1: fenwei
Info: Found 1 design units, including 1 entities, in source file shake.v
    Info: Found entity 1: shake
Info: Found 1 design units, including 1 entities, in source file ecode.v
    Info: Found entity 1: ecode
Info: Found 1 design units, including 1 entities, in source file ecode1.v
    Info: Found entity 1: ecode1
Info: Found 1 design units, including 1 entities, in source file xianshi.v
    Info: Found entity 1: xianshi
Warning (10227): Verilog HDL Port Declaration warning at ctrl.v(4): data type declaration for "num" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at ctrl.v(6): "num" is declared here
Warning (10227): Verilog HDL Port Declaration warning at ctrl.v(4): data type declaration for "speed" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at ctrl.v(7): "speed" is declared here
Info: Found 1 design units, including 1 entities, in source file ctrl.v
    Info: Found entity 1: ctrl
Info: Found 1 design units, including 1 entities, in source file fenwei1.v
    Info: Found entity 1: fenwei1
Info: Found 1 design units, including 1 entities, in source file Block1.bdf
    Info: Found entity 1: Block1
Info: Found 1 design units, including 1 entities, in source file DC_Motor.v
    Info: Found entity 1: DC_Motor
Info: Found 1 design units, including 1 entities, in source file DC_state.v
    Info: Found entity 1: DC_state
Info: Found 1 design units, including 1 entities, in source file gear.v
    Info: Found entity 1: gear
Info: Found 1 design units, including 1 entities, in source file ecode_1.v
    Info: Found entity 1: ecode_2
Info: Elaborating entity "Block1" for the top level hierarchy
Warning: Block or symbol "ecode1" of instance "inst25" overlaps another block or symbol
Info: Elaborating entity "ctrl" for hierarchy "ctrl:inst"
Warning (10230): Verilog HDL assignment warning at ctrl.v(14): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at ctrl.v(15): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ctrl.v(16): truncated value with size 32 to match size of target (9)
Info: Elaborating entity "fenpin1000" for hierarchy "fenpin1000:inst4"
Warning (10230): Verilog HDL assignment warning at fenpin1000.v(15): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "fenpin50" for hierarchy "fenpin50:inst16"
Warning (10230): Verilog HDL assignment warning at fenpin50.v(15): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "shake" for hierarchy "shake:inst1"
Warning (10230): Verilog HDL assignment warning at shake.v(11): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "gear" for hierarchy "gear:inst24"
Warning (10230): Verilog HDL assignment warning at gear.v(11): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "DC_Motor" for hierarchy "DC_Motor:inst20"
Warning (10858): Verilog HDL warning at DC_Motor.v(6): object pulse used but never assigned
Warning (10030): Net "pulse" at DC_Motor.v(6) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "xianshi" for hierarchy "xianshi:inst3"
Warning (10230): Verilog HDL assignment warning at xianshi.v(13): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "ecode" for hierarchy "ecode:inst12"
Info: Elaborating entity "fenwei" for hierarchy "fenwei:inst14"
Warning (10230): Verilog HDL assignment warning at fenwei.v(9): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fenwei.v(10): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fenwei.v(11): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fenwei.v(12): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fenwei.v(13): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "ecode1" for hierarchy "ecode1:inst25"
Info: Elaborating entity "fenwei1" for hierarchy "fenwei1:inst6"
Warning (10230): Verilog HDL assignment warning at fenwei1.v(9): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fenwei1.v(10): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fenwei1.v(11): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fenwei1.v(12): truncated value with size 32 to match size of target (4)
Warning (14131): Reduced register "ecode1:inst33|b[7]" with stuck data_in port to stuck value VCC -- power-up level has changed
Warning (14130): Reduced register "ecode:inst17|b[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "ecode:inst9|b[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "ecode:inst10|b[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "ecode:inst13|b[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "ecode:inst26|b[7]" with stuck data_in port to stuck value GND
Warning (14131): Reduced register "ecode1:inst25|b[7]" with stuck data_in port to stuck value VCC -- power-up level has changed
Warning (14130): Reduced register "ecode:inst12|b[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "DC_Motor:inst20|MA[0]" with stuck data_in port to stuck value GND
Warning (14131): Reduced register "gear:inst24|out[3]" with stuck data_in port to stuck value VCC -- power-up level has changed
Warning (14130): Reduced register "ctrl:inst|num[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "ctrl:inst|num[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "ctrl:inst|num[18]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "gear:inst24|out[0]" merged to single register "gear:inst24|out[1]"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "fenpin1000:inst4|count[0]" merged to single register "xianshi:inst3|state[0]"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "fenpin1000:inst4|count[1]" merged to single register "xianshi:inst3|state[1]"
Info: Inferred 16 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ctrl:inst|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fenwei:inst14|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fenwei1:inst6|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fenwei:inst14|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fenwei1:inst6|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fenwei:inst14|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fenwei1:inst6|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fenwei1:inst6|Div2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fenwei:inst14|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fenwei:inst14|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fenwei1:inst6|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fenwei:inst14|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fenwei:inst14|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ctrl:inst|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fenwei1:inst6|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "fenwei1:inst6|Mult1"
Info: Elaborated megafunction instantiation "ctrl:inst|lpm_mult:Mult0"
Info: Instantiated megafunction "ctrl:inst|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "16"
    Info: Parameter "LPM_WIDTHR" = "16"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_s011.tdf
    Info: Found entity 1: mult_s011
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_divide:Div2"
Info: Instantiated megafunction "fenwei:inst14|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf
    Info: Found entity 1: lpm_divide_qhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info: Found entity 1: sign_div_unsign_rlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_q3f.tdf
    Info: Found entity 1: alt_u_div_q3f
Info: Elaborated megafunction instantiation "fenwei1:inst6|lpm_divide:Div0"
Info: Instantiated megafunction "fenwei1:inst6|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "19"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_djm.tdf
    Info: Found entity 1: lpm_divide_djm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info: Found entity 1: sign_div_unsign_enh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_79f.tdf
    Info: Found entity 1: alt_u_div_79f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_divide:Div3"
Info: Instantiated megafunction "fenwei:inst14|lpm_divide:Div3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info: Found entity 1: lpm_divide_nhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k3f.tdf
    Info: Found entity 1: alt_u_div_k3f
Info: Elaborated megafunction instantiation "fenwei1:inst6|lpm_divide:Div1"
Info: Instantiated megafunction "fenwei1:inst6|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf
    Info: Found entity 1: lpm_divide_4jm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf
    Info: Found entity 1: alt_u_div_l8f
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_mult:Mult1"
Info: Instantiated megafunction "fenwei:inst14|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "fenwei:inst14|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fenwei:inst14|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "fenwei:inst14|lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_mult:Mult2"
Info: Instantiated megafunction "fenwei:inst14|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "fenwei:inst14|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fenwei:inst14|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "fenwei:inst14|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "fenwei1:inst6|lpm_mult:Mult0"
Info: Instantiated megafunction "fenwei1:inst6|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "4"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "18"
    Info: Parameter "LPM_WIDTHR" = "18"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "fenwei1:inst6|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "fenwei1:inst6|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "fenwei1:inst6|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "fenwei1:inst6|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "fenwei1:inst6|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "fenwei1:inst6|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "fenwei:inst14|lpm_divide:Div0"
Info: Instantiated megafunction "fenwei:inst14|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf
    Info: Found entity 1: lpm_divide_8jm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info: Found entity 1: alt_u_div_t8f
Info: Elaborated megafunction instantiation "ctrl:inst|lpm_mult:Mult1"
Info: Instantiated megafunction "ctrl:inst|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_p011.tdf
    Info: Found entity 1: mult_p011
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "ctrl:inst|lpm_mult:Mult1|mult_p011:auto_generated|le5a[10]"
        Warning (14320): Synthesized away node "ctrl:inst|lpm_mult:Mult0|mult_s011:auto_generated|le5a[12]"
Warning (14130): Reduced register "fenwei1:inst6|out1[3]" with stuck data_in port to stuck value GND
Info: Ignored 176 buffer(s)
    Info: Ignored 4 CARRY_SUM buffer(s)
    Info: Ignored 172 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "MA[0]" is stuck at GND
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "ctrl:inst|num[0]" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "fenwei1:inst6|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_79f:divider|add_sub_16_result_int[2]~56"
    Info (17048): Logic cell "fenwei1:inst6|lpm_divide:Div1|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_15_result_int[1]~42"
    Info (17048): Logic cell "fenwei:inst14|lpm_divide:Div1|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider|add_sub_15_result_int[2]~42"
    Info (17048): Logic cell "fenwei1:inst6|Add1~322"
    Info (17048): Logic cell "fenwei1:inst6|Add1~324"
    Info (17048): Logic cell "fenwei1:inst6|Add3~339"
    Info (17048): Logic cell "fenwei:inst14|Add1~307"
    Info (17048): Logic cell "fenwei:inst14|Add4~98"
    Info (17048): Logic cell "fenwei:inst14|Add5~97"
    Info (17048): Logic cell "fenwei:inst14|Add4~100"
    Info (17048): Logic cell "fenwei:inst14|Add5~99"
    Info (17048): Logic cell "fenwei:inst14|Add1~309"
    Info (17048): Logic cell "fenwei:inst14|Add3~324"
    Info (17048): Logic cell "fenwei:inst14|Add4~102"
Info: Implemented 2864 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 19 output pins
    Info: Implemented 2839 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 280 megabytes
    Info: Processing ended: Fri Dec 28 09:57:20 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:21


