; Listing generated by Microsoft (R) Optimizing Compiler Version 14.01.60511.01 

	TTL	C:\WINCE600\PLATFORM\COMMON\SRC\SOC\COMMON_TI_V1\OMAP3530\OAL\PRCM\prcm.c
	CODE32

  00000			 AREA	 |.drectve|, DRECTVE
	DCB	"-defaultlib:LIBCMT "
	DCB	"-defaultlib:OLDNAMES "

	EXPORT	|g_pSysCtrlGenReg| [ DATA ]
	EXPORT	|g_PrcmPostInit| [ DATA ]
	EXPORT	|g_bSingleThreaded| [ DATA ]
	EXPORT	|g_pCPUInfo| [ DATA ]
	EXPORT	|fnCpuStart| [ DATA ]
	EXPORT	|fnOALCPUIdle| [ DATA ]
	EXPORT	|fnOALUpdateCoreFreq| [ DATA ]
	EXPORT	|fnOALCPUWarmReset| [ DATA ]

  00000			 AREA	 |.data|, DATA
	 COMMON	|prevGpioIClkState|, 0x4

	 COMMON	|prevGpioFClkState|, 0x4

	 COMMON	|g_pPrcmPrm|, 0x4

	 COMMON	|g_rgPrcmMutex|, 0x78

	 COMMON	|g_pPrcmCm|, 0x4

	 COMMON	|VfpNeonSave|, 0x108


  00000			 AREA	 |.bss|, NOINIT
|g_pSysCtrlGenReg| % 0x4
|g_PrcmPostInit| % 0x4
|g_bSingleThreaded| % 0x4
|g_pCPUInfo| %	0x4
|fnCpuStart| %	0x4
|fnOALCPUIdle| % 0x4
|fnOALUpdateCoreFreq| % 0x4
|fnOALCPUWarmReset| % 0x4

  00000			 AREA	 |.rdata|, DATA, READONLY
|EdbgVendorIds| DCW 0x0
	DCW	0x0
	DCD	0x4033
	DCB	0x1
	DCB	"AD", 0x0
	DCW	0x1050
	DCW	0x940
	DCD	0x4005
	DCB	0x1
	DCB	"LS", 0x0
	DCW	0x1050
	DCW	0x940
	DCD	0x2078
	DCB	0x1
	DCB	"LS", 0x0
	DCW	0x10ec
	DCW	0x8029
	DCD	0xc0f0
	DCB	0x1
	DCB	"KS", 0x0
	DCW	0x10ec
	DCW	0x8129
	DCD	0x0
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0x900b
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0xd0c9
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0xe04c
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x1186
	DCW	0x1300
	DCD	0x50ba
	DCB	0x4
	DCB	"DL", 0x0
	DCW	0x100b
	DCW	0x20
	DCD	0xa0cc
	DCB	0x5
	DCB	"NG", 0x0
	DCW	0x10b7
	DCW	0x9050
	DCD	0x6008
	DCB	0x6
	DCB	"3C", 0x0
	DCW	0x10b7
	DCW	0x9200
	DCD	0x476
	DCB	0x6
	DCB	"3C", 0x0
	EXPORT	|Lock|
	IMPORT	|EnterCriticalSection|
; File c:\wince600\platform\common\src\soc\common_ti_v1\omap3530\oal\prcm\prcm_priv.h

  00000			 AREA	 |.pdata|, PDATA
|$T47563| DCD	|$LN6@Lock|
	DCD	0x40000f01
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |Lock|	 PROC

; 266  : {

  00000		 |$LN6@Lock|
  00000	e52de004	 str         lr, [sp, #-4]!
  00004		 |$M47560|

; 267  :     if (g_PrcmPostInit && !g_bSingleThreaded) 

  00004	e59f202c	 ldr         r2, [pc, #0x2C]
  00008	e5923000	 ldr         r3, [r2]
  0000c	e3530000	 cmp         r3, #0
  00010	0a000005	 beq         |$LN1@Lock|
  00014	e5923004	 ldr         r3, [r2, #4]
  00018	e3530000	 cmp         r3, #0

; 268  :         {
; 269  :         EnterCriticalSection(&g_rgPrcmMutex[mutexId]);

  0001c	059f2010	 ldreq       r2, [pc, #0x10]
  00020	00803100	 addeq       r3, r0, r0, lsl #2
  00024	00820103	 addeq       r0, r2, r3, lsl #2
  00028	0b000000	 bleq        EnterCriticalSection
  0002c		 |$LN1@Lock|

; 270  :         }
; 271  : }

  0002c	e49de004	 ldr         lr, [sp], #4
  00030	e12fff1e	 bx          lr
  00034		 |$LN7@Lock|
  00034		 |$LN8@Lock|
  00034	00000000	 DCD         |g_rgPrcmMutex|
  00038		 |$LN9@Lock|
  00038	00000000	 DCD         |g_PrcmPostInit|
  0003c		 |$M47561|

			 ENDP  ; |Lock|

	EXPORT	|Unlock|
	IMPORT	|LeaveCriticalSection|

  00000			 AREA	 |.pdata|, PDATA
|$T47574| DCD	|$LN6@Unlock|
	DCD	0x40000f01
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |Unlock| PROC

; 277  : {

  00000		 |$LN6@Unlock|
  00000	e52de004	 str         lr, [sp, #-4]!
  00004		 |$M47571|

; 278  :     if (g_PrcmPostInit && !g_bSingleThreaded)

  00004	e59f202c	 ldr         r2, [pc, #0x2C]
  00008	e5923000	 ldr         r3, [r2]
  0000c	e3530000	 cmp         r3, #0
  00010	0a000005	 beq         |$LN1@Unlock|
  00014	e5923004	 ldr         r3, [r2, #4]
  00018	e3530000	 cmp         r3, #0

; 279  :         {
; 280  :         LeaveCriticalSection(&g_rgPrcmMutex[mutexId]);

  0001c	059f2010	 ldreq       r2, [pc, #0x10]
  00020	00803100	 addeq       r3, r0, r0, lsl #2
  00024	00820103	 addeq       r0, r2, r3, lsl #2
  00028	0b000000	 bleq        LeaveCriticalSection
  0002c		 |$LN1@Unlock|

; 281  :         }
; 282  : }

  0002c	e49de004	 ldr         lr, [sp], #4
  00030	e12fff1e	 bx          lr
  00034		 |$LN7@Unlock|
  00034		 |$LN8@Unlock|
  00034	00000000	 DCD         |g_rgPrcmMutex|
  00038		 |$LN9@Unlock|
  00038	00000000	 DCD         |g_PrcmPostInit|
  0003c		 |$M47572|

			 ENDP  ; |Unlock|

	EXPORT	|IS_IOPAD_EVENT_PENDING|
	IMPORT	|g_pIntr|
; File c:\wince600\platform\common\src\soc\common_ti_v1\omap3530\oal\prcm\prcm.c

  00000			 AREA	 |.pdata|, PDATA
|$T47589| DCD	|$LN10@IS_IOPAD_E|
	DCD	0x40000e00
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |IS_IOPAD_EVENT_PENDING| PROC

; 57   : {

  00000		 |$LN10@IS_IOPAD_E|
  00000		 |$M47586|

; 58   :     BOOL dwVal = 0;
; 59   :     DWORD i = 0;
; 60   : 
; 61   :     for (i=0;i<g_pIntr->nbGpioBank;i++)

  00000	e59f302c	 ldr         r3, [pc, #0x2C]
  00004	e3a00000	 mov         r0, #0
  00008	e5932000	 ldr         r2, [r3]
  0000c	e5923004	 ldr         r3, [r2, #4]
  00010	e1b01003	 movs        r1, r3
  00014	0a000005	 beq         |$LN1@IS_IOPAD_E|
  00018	e5922008	 ldr         r2, [r2, #8]
  0001c		 |$LL3@IS_IOPAD_E|

; 62   :     {    
; 63   :         dwVal |= g_pIntr->pGpioCtxt[i].padWakeupEvent;

  0001c	e592301c	 ldr         r3, [r2, #0x1C]
  00020	e2822020	 add         r2, r2, #0x20
  00024	e2511001	 subs        r1, r1, #1
  00028	e1830000	 orr         r0, r3, r0
  0002c	1afffffa	 bne         |$LL3@IS_IOPAD_E|
  00030		 |$LN1@IS_IOPAD_E|

; 64   :     }
; 65   : 
; 66   :     return dwVal;
; 67   : }

  00030	e12fff1e	 bx          lr
  00034		 |$LN11@IS_IOPAD_E|
  00034		 |$LN12@IS_IOPAD_E|
  00034	00000000	 DCD         |g_pIntr|
  00038		 |$M47587|

			 ENDP  ; |IS_IOPAD_EVENT_PENDING|

	EXPORT	|PrcmInitializePrevPowerState|

  00020			 AREA	 |.bss|, NOINIT
|prevMpuState| % 0x4
|wakeStatus| %	0x4
|prevCoreState| % 0x4
|prevMpuState| % 0x4
|prevPerState| % 0x4
|prevChipState| % 0x4

  00000			 AREA	 |.pdata|, PDATA
|$T47598| DCD	|$LN5@PrcmInitia|
	DCD	0x40002a01
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmInitializePrevPowerState| PROC

; 222  : {

  00000		 |$LN5@PrcmInitia|
  00000	e92d40f0	 stmdb       sp!, {r4 - r7, lr}
  00004		 |$M47595|

; 223  :     wakeStatus = 0;
; 224  :     prevCoreState = 0;
; 225  :     prevMpuState = 0;
; 226  :     prevPerState = 0;
; 227  :     prevChipState = 0;
; 228  : 
; 229  :     OUTREG32(&g_pPrcmPrm->pOMAP_CORE_PRM->PM_PREPWSTST_CORE, 0);

  00004	e59f1098	 ldr         r1, [pc, #0x98]
  00008	e3a07000	 mov         r7, #0
  0000c	e59f208c	 ldr         r2, [pc, #0x8C]
  00010	e5913000	 ldr         r3, [r1]
  00014	e3a00000	 mov         r0, #0
  00018	e3a05000	 mov         r5, #0
  0001c	e5933004	 ldr         r3, [r3, #4]
  00020	e3a0e000	 mov         lr, #0
  00024	e3a06000	 mov         r6, #0
  00028	e58370e8	 str         r7, [r3, #0xE8]

; 230  :     OUTREG32(&g_pPrcmPrm->pOMAP_MPU_PRM->PM_PREPWSTST_MPU, 0);

  0002c	e5913000	 ldr         r3, [r1]
  00030	e3a04000	 mov         r4, #0
  00034	e582000c	 str         r0, [r2, #0xC]
  00038	e5933014	 ldr         r3, [r3, #0x14]
  0003c	e5825008	 str         r5, [r2, #8]
  00040	e582e000	 str         lr, [r2]
  00044	e58370e8	 str         r7, [r3, #0xE8]

; 231  :     OUTREG32(&g_pPrcmPrm->pOMAP_PER_PRM->PM_PREPWSTST_PER, 0);

  00048	e5913000	 ldr         r3, [r1]
  0004c	e5826010	 str         r6, [r2, #0x10]
  00050	e5824004	 str         r4, [r2, #4]
  00054	e5933008	 ldr         r3, [r3, #8]
  00058	e58370e8	 str         r7, [r3, #0xE8]

; 232  :     OUTREG32(&g_pPrcmPrm->pOMAP_CAM_PRM->PM_PREPWSTST_CAM, 0);

  0005c	e5913000	 ldr         r3, [r1]
  00060	e5933024	 ldr         r3, [r3, #0x24]
  00064	e58370e8	 str         r7, [r3, #0xE8]

; 233  :     OUTREG32(&g_pPrcmPrm->pOMAP_USBHOST_PRM->PM_PREPWSTST_USBHOST, 0);

  00068	e5913000	 ldr         r3, [r1]
  0006c	e593300c	 ldr         r3, [r3, #0xC]
  00070	e58370e8	 str         r7, [r3, #0xE8]

; 234  :     OUTREG32(&g_pPrcmPrm->pOMAP_SGX_PRM->PM_PREPWSTST_SGX, 0);

  00074	e5913000	 ldr         r3, [r1]
  00078	e5933028	 ldr         r3, [r3, #0x28]
  0007c	e58370e8	 str         r7, [r3, #0xE8]

; 235  :     OUTREG32(&g_pPrcmPrm->pOMAP_IVA2_PRM->PM_PREPWSTST_IVA2, 0);

  00080	e5913000	 ldr         r3, [r1]
  00084	e5933020	 ldr         r3, [r3, #0x20]
  00088	e58370e8	 str         r7, [r3, #0xE8]

; 236  :     OUTREG32(&g_pPrcmPrm->pOMAP_DSS_PRM->PM_PREPWSTST_DSS, 0);

  0008c	e5913000	 ldr         r3, [r1]
  00090	e5933018	 ldr         r3, [r3, #0x18]
  00094	e58370e8	 str         r7, [r3, #0xE8]

; 237  : }

  00098	e8bd40f0	 ldmia       sp!, {r4 - r7, lr}
  0009c	e12fff1e	 bx          lr
  000a0		 |$LN6@PrcmInitia|
  000a0		 |$LN7@PrcmInitia|
  000a0	00000000	 DCD         |prevMpuState|
  000a4		 |$LN8@PrcmInitia|
  000a4	00000000	 DCD         |g_pPrcmPrm|
  000a8		 |$M47596|

			 ENDP  ; |PrcmInitializePrevPowerState|

	EXPORT	|PrcmProfilePrevPowerState|
	IMPORT	|OEMWriteDebugLED|
	IMPORT	|OmapProfilerMark|
	IMPORT	|OALTimerGetReg|
	IMPORT	|g_pTimerRegs|

  00000			 AREA	 |.pdata|, PDATA
|$T47611| DCD	|$LN17@PrcmProfil|
	DCD	0x40006702
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmProfilePrevPowerState| PROC

; 244  : {

  00000		 |$LN17@PrcmProfil|
  00000	e92d4ff0	 stmdb       sp!, {r4 - r11, lr}
  00004	e24dd004	 sub         sp, sp, #4
  00008		 |$M47608|
  00008	e58d1000	 str         r1, [sp]
  0000c	e1a0a000	 mov         r10, r0

; 245  : 	UNREFERENCED_PARAMETER(wakeup_delay);
; 246  : 	UNREFERENCED_PARAMETER(timer_val);
; 247  : 
; 248  :     // capture chip state
; 249  :     prevChipState = prevCoreState | prevMpuState | prevPerState;
; 250  :     prevChipState |= INREG32(&g_pPrcmPrm->pOMAP_CAM_PRM->PM_PREPWSTST_CAM);

  00010	e59f3180	 ldr         r3, [pc, #0x180]
  00014	e59fb178	 ldr         r11, [pc, #0x178]
  00018	e5939000	 ldr         r9, [r3]
  0001c	e59b7010	 ldr         r7, [r11, #0x10]
  00020	e59be000	 ldr         lr, [r11]
  00024	e5993024	 ldr         r3, [r9, #0x24]

; 251  :     prevChipState |= INREG32(&g_pPrcmPrm->pOMAP_USBHOST_PRM->PM_PREPWSTST_USBHOST);

  00028	e59b5008	 ldr         r5, [r11, #8]
  0002c	e599400c	 ldr         r4, [r9, #0xC]

; 252  :     prevChipState |= INREG32(&g_pPrcmPrm->pOMAP_SGX_PRM->PM_PREPWSTST_SGX);

  00030	e59320e8	 ldr         r2, [r3, #0xE8]
  00034	e5996028	 ldr         r6, [r9, #0x28]

; 253  :     prevChipState |= INREG32(&g_pPrcmPrm->pOMAP_IVA2_PRM->PM_PREPWSTST_IVA2);

  00038	e187300e	 orr         r3, r7, lr
  0003c	e594e0e8	 ldr         lr, [r4, #0xE8]

; 254  :     prevChipState |= INREG32(&g_pPrcmPrm->pOMAP_DSS_PRM->PM_PREPWSTST_DSS);

  00040	e1833005	 orr         r3, r3, r5
  00044	e5998020	 ldr         r8, [r9, #0x20]
  00048	e1823003	 orr         r3, r2, r3
  0004c	e59620e8	 ldr         r2, [r6, #0xE8]
  00050	e5994018	 ldr         r4, [r9, #0x18]
  00054	e59800e8	 ldr         r0, [r8, #0xE8]
  00058	e18e3003	 orr         r3, lr, r3
  0005c	e1823003	 orr         r3, r2, r3
  00060	e59420e8	 ldr         r2, [r4, #0xE8]

; 255  : 
; 256  :     // profile some data
; 257  :     if ((wakeStatus & CM_IDLEST_ST_GPT1) == CM_IDLEST_ST_GPT1)

  00064	e59b100c	 ldr         r1, [r11, #0xC]
  00068	e1803003	 orr         r3, r0, r3
  0006c	e1823003	 orr         r3, r2, r3
  00070	e2012001	 and         r2, r1, #1
  00074	e3520001	 cmp         r2, #1
  00078	e58b3004	 str         r3, [r11, #4]
  0007c	1a000037	 bne         |$LN1@PrcmProfil|

; 258  :         {
; 259  :         OMAP_PROFILE_MARK(PROFILE_WAKEUP_TIMER_MATCH, OALTimerGetReg(&g_pTimerRegs->TMAR));

  00080	e59f4108	 ldr         r4, [pc, #0x108]
  00084	e5943000	 ldr         r3, [r4]
  00088	e2830038	 add         r0, r3, #0x38
  0008c	eb000000	 bl          OALTimerGetReg
  00090	e1a01000	 mov         r1, r0
  00094	e3a00002	 mov         r0, #2
  00098	eb000000	 bl          OmapProfilerMark

; 260  :         OMAP_PROFILE_MARK(PROFILE_WAKEUP_TIMER_MATCH_ORIGINAL, (OALTimerGetReg(&g_pTimerRegs->TMAR) + wakeup_delay));

  0009c	e5943000	 ldr         r3, [r4]
  000a0	e2830038	 add         r0, r3, #0x38
  000a4	eb000000	 bl          OALTimerGetReg
  000a8	e59d3000	 ldr         r3, [sp]
  000ac	e0801003	 add         r1, r0, r3
  000b0	e3a00003	 mov         r0, #3
  000b4	eb000000	 bl          OmapProfilerMark

; 261  : 
; 262  :         // Profile wake-up latencies
; 263  :         if ((prevChipState & POWERSTATE_MASK) == POWERSTATE_OFF)

  000b8	e59b3004	 ldr         r3, [r11, #4]

; 264  :             {
; 265  :             OMAP_PROFILE_MARK(PROFILE_WAKEUP_LATENCY_CHIP_OFF, timer_val);

  000bc	e1a0100a	 mov         r1, r10
  000c0	e2133003	 ands        r3, r3, #3
  000c4	1a000003	 bne         |$LN10@PrcmProfil|
  000c8	e3a00004	 mov         r0, #4
  000cc	eb000000	 bl          OmapProfilerMark

; 266  :             OMAP_PROFILE_MARK(PROFILE_WAKEUP_TIMER_CHIP_OFF, timer_val);

  000d0	e3a0000a	 mov         r0, #0xA
  000d4	ea00001f	 b           |$LN14@PrcmProfil|
  000d8		 |$LN10@PrcmProfil|

; 267  :             }
; 268  :         else if ((prevChipState & POWERSTATE_MASK) == POWERSTATE_RETENTION)

  000d8	e3530001	 cmp         r3, #1

; 269  :             {
; 270  :             if ((prevCoreState & LOGICRETSTATE_LOGICRET_DOMAINRET) == LOGICRETSTATE_LOGICRET_DOMAINRET)

  000dc	e59b3008	 ldr         r3, [r11, #8]
  000e0	1a00000a	 bne         |$LN8@PrcmProfil|
  000e4	e2033004	 and         r3, r3, #4
  000e8	e3530004	 cmp         r3, #4
  000ec	1a000003	 bne         |$LN7@PrcmProfil|

; 271  :                 {
; 272  :                 OMAP_PROFILE_MARK(PROFILE_WAKEUP_LATENCY_CHIP_CSWR, timer_val);

  000f0	e3a00006	 mov         r0, #6
  000f4	eb000000	 bl          OmapProfilerMark

; 273  :                 OMAP_PROFILE_MARK(PROFILE_WAKEUP_TIMER_CHIP_CSWR, timer_val);

  000f8	e3a0000c	 mov         r0, #0xC

; 274  :                 }
; 275  :             else

  000fc	ea000015	 b           |$LN14@PrcmProfil|
  00100		 |$LN7@PrcmProfil|

; 276  :                 {
; 277  :                 OMAP_PROFILE_MARK(PROFILE_WAKEUP_LATENCY_CHIP_OSWR, timer_val);

  00100	e3a00005	 mov         r0, #5
  00104	eb000000	 bl          OmapProfilerMark

; 278  :                 OMAP_PROFILE_MARK(PROFILE_WAKEUP_TIMER_CHIP_OSWR, timer_val);

  00108	e3a0000b	 mov         r0, #0xB

; 279  :                 }

  0010c	ea000011	 b           |$LN14@PrcmProfil|
  00110		 |$LN8@PrcmProfil|

; 280  :             }
; 281  :         else if ((prevCoreState & POWERSTATE_MASK) == POWERSTATE_RETENTION)

  00110	e2033003	 and         r3, r3, #3
  00114	e3530001	 cmp         r3, #1
  00118	1a000003	 bne         |$LN4@PrcmProfil|

; 282  :             {
; 283  :             OMAP_PROFILE_MARK(PROFILE_WAKEUP_LATENCY_CORE_CSWR, timer_val);

  0011c	e3a00007	 mov         r0, #7
  00120	eb000000	 bl          OmapProfilerMark

; 284  :             OMAP_PROFILE_MARK(PROFILE_WAKEUP_TIMER_CORE_CSWR, timer_val);

  00124	e3a0000d	 mov         r0, #0xD
  00128	ea00000a	 b           |$LN14@PrcmProfil|
  0012c		 |$LN4@PrcmProfil|

; 285  :             }
; 286  :         else if ((prevMpuState & POWERSTATE_MASK) == POWERSTATE_RETENTION)

  0012c	e59b3000	 ldr         r3, [r11]
  00130	e2033003	 and         r3, r3, #3
  00134	e3530001	 cmp         r3, #1
  00138	1a000003	 bne         |$LN2@PrcmProfil|

; 287  :             {
; 288  :             OMAP_PROFILE_MARK(PROFILE_WAKEUP_LATENCY_CORE_INACTIVE, timer_val);

  0013c	e3a00008	 mov         r0, #8
  00140	eb000000	 bl          OmapProfilerMark

; 289  :             OMAP_PROFILE_MARK(PROFILE_WAKEUP_TIMER_CORE_INACTIVE, timer_val);

  00144	e3a0000e	 mov         r0, #0xE

; 290  :             }
; 291  :         else

  00148	ea000002	 b           |$LN14@PrcmProfil|
  0014c		 |$LN2@PrcmProfil|

; 292  :             {
; 293  :             OMAP_PROFILE_MARK(PROFILE_WAKEUP_LATENCY_MPU_INACTIVE, timer_val);

  0014c	e3a00009	 mov         r0, #9
  00150	eb000000	 bl          OmapProfilerMark

; 294  :             OMAP_PROFILE_MARK(PROFILE_WAKEUP_TIMER_MPU_INACTIVE, timer_val);

  00154	e3a0000f	 mov         r0, #0xF
  00158		 |$LN14@PrcmProfil|
  00158	e1a0100a	 mov         r1, r10
  0015c	eb000000	 bl          OmapProfilerMark
  00160		 |$LN1@PrcmProfil|
  00160	e59b1000	 ldr         r1, [r11]

; 295  :             }
; 296  :         }
; 297  : 
; 298  :     OALLED(LED_IDX_MPU_PREV_STATE, prevMpuState);

  00164	e3a00018	 mov         r0, #0x18
  00168	eb000000	 bl          OEMWriteDebugLED

; 299  :     OALLED(LED_IDX_CORE_PREV_STATE, prevCoreState);

  0016c	e59b1008	 ldr         r1, [r11, #8]
  00170	e3a0001a	 mov         r0, #0x1A
  00174	eb000000	 bl          OEMWriteDebugLED

; 300  :     OALLED(LED_IDX_CHIP_PREV_STATE, prevChipState);

  00178	e59b1004	 ldr         r1, [r11, #4]
  0017c	e3a0001b	 mov         r0, #0x1B
  00180	eb000000	 bl          OEMWriteDebugLED

; 301  : }

  00184	e28dd004	 add         sp, sp, #4
  00188	e8bd4ff0	 ldmia       sp!, {r4 - r11, lr}
  0018c	e12fff1e	 bx          lr
  00190		 |$LN18@PrcmProfil|
  00190		 |$LN19@PrcmProfil|
  00190	00000000	 DCD         |g_pTimerRegs|
  00194		 |$LN20@PrcmProfil|
  00194	00000000	 DCD         |prevMpuState|
  00198		 |$LN21@PrcmProfil|
  00198	00000000	 DCD         |g_pPrcmPrm|
  0019c		 |$M47609|

			 ENDP  ; |PrcmProfilePrevPowerState|

	EXPORT	|PrcmCapturePrevPowerState|
	IMPORT	|OALContextRestore|

  00000			 AREA	 |.pdata|, PDATA
|$T47622| DCD	|$LN5@PrcmCaptur|
	DCD	0x40001801
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmCapturePrevPowerState| PROC

; 306  : {

  00000		 |$LN5@PrcmCaptur|
  00000	e92d4070	 stmdb       sp!, {r4 - r6, lr}
  00004		 |$M47619|

; 307  :     // capture previous power state and clear it
; 308  :     wakeStatus = INREG32(&g_pPrcmPrm->pOMAP_WKUP_PRM->PM_WKST_WKUP);

  00004	e59f3050	 ldr         r3, [pc, #0x50]
  00008	e59f6048	 ldr         r6, [pc, #0x48]
  0000c	e5933000	 ldr         r3, [r3]
  00010	e5932000	 ldr         r2, [r3]

; 309  :     prevCoreState = INREG32(&g_pPrcmPrm->pOMAP_CORE_PRM->PM_PREPWSTST_CORE);

  00014	e5931004	 ldr         r1, [r3, #4]

; 310  :     prevMpuState = INREG32(&g_pPrcmPrm->pOMAP_MPU_PRM->PM_PREPWSTST_MPU);

  00018	e5930014	 ldr         r0, [r3, #0x14]

; 311  :     prevPerState = INREG32(&g_pPrcmPrm->pOMAP_PER_PRM->PM_PREPWSTST_PER);

  0001c	e5933008	 ldr         r3, [r3, #8]
  00020	e59250b0	 ldr         r5, [r2, #0xB0]
  00024	e59140e8	 ldr         r4, [r1, #0xE8]
  00028	e590e0e8	 ldr         lr, [r0, #0xE8]
  0002c	e59330e8	 ldr         r3, [r3, #0xE8]

; 312  : 
; 313  :     // Restore the System Context
; 314  :     OALContextRestore(prevMpuState, prevCoreState, prevPerState);

  00030	e1a01004	 mov         r1, r4
  00034	e1a0000e	 mov         r0, lr
  00038	e1a02003	 mov         r2, r3
  0003c	e586500c	 str         r5, [r6, #0xC]
  00040	e5864008	 str         r4, [r6, #8]
  00044	e586e000	 str         lr, [r6]
  00048	e5863010	 str         r3, [r6, #0x10]
  0004c	eb000000	 bl          OALContextRestore

; 315  : }

  00050	e8bd4070	 ldmia       sp!, {r4 - r6, lr}
  00054	e12fff1e	 bx          lr
  00058		 |$LN6@PrcmCaptur|
  00058		 |$LN7@PrcmCaptur|
  00058	00000000	 DCD         |prevMpuState|
  0005c		 |$LN8@PrcmCaptur|
  0005c	00000000	 DCD         |g_pPrcmPrm|
  00060		 |$M47620|

			 ENDP  ; |PrcmCapturePrevPowerState|

	EXPORT	|GetCmRegisterSet|

  00000			 AREA	 |.pdata|, PDATA
|$T47647| DCD	|$LN29@GetCmRegis|
	DCD	0x40003300
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |GetCmRegisterSet| PROC

; 320  : {

  00000		 |$LN29@GetCmRegis|
  00000		 |$M47644|

; 321  :     switch (powerDomain)

  00000	e3500009	 cmp         r0, #9
  00004	8a00002d	 bhi         |$LN11@GetCmRegis|
  00008	e28f3004	 add         r3, pc, #4
  0000c	e7d33000	 ldrb        r3, [r3, +r0]
  00010	e08ff003	 add         pc, pc, r3
  00014		 |$LN16@GetCmRegis|
  00014		 |$LN15@GetCmRegis|
  00014		 |$LN17@GetCmRegis|
  00014	08ed		 DCB         0x8
  00015		 |$LN18@GetCmRegis|
  00015	18ed		 DCB         0x18
  00016		 |$LN19@GetCmRegis|
  00016	28ed		 DCB         0x28
  00017		 |$LN20@GetCmRegis|
  00017	38ed		 DCB         0x38
  00018		 |$LN21@GetCmRegis|
  00018	48ed		 DCB         0x48
  00019		 |$LN22@GetCmRegis|
  00019	58ed		 DCB         0x58
  0001a		 |$LN23@GetCmRegis|
  0001a	68ed		 DCB         0x68
  0001b		 |$LN24@GetCmRegis|
  0001b	78ed		 DCB         0x78
  0001c		 |$LN25@GetCmRegis|
  0001c	88ed		 DCB         0x88
  0001d		 |$LN26@GetCmRegis|
  0001d	98ed		 DCB         0x98
  0001e		 |$LN32@GetCmRegis|

; 358  : }

  0001e	98ed		 DCB         0x98
  0001f		 |$LN33@GetCmRegis|
  0001f	98ed		 DCB         0x98
  00020		 |$LN10@GetCmRegis|

; 322  : 	{
; 323  :         case POWERDOMAIN_WAKEUP:
; 324  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_WKUP_CM;

  00020	e59f30a0	 ldr         r3, [pc, #0xA0]
  00024	e5933000	 ldr         r3, [r3]
  00028	e5930000	 ldr         r0, [r3]

; 358  : }

  0002c	e12fff1e	 bx          lr
  00030		 |$LN9@GetCmRegis|

; 325  : 
; 326  :         case POWERDOMAIN_CORE:
; 327  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_CORE_CM;

  00030	e59f3090	 ldr         r3, [pc, #0x90]
  00034	e5933000	 ldr         r3, [r3]
  00038	e5930004	 ldr         r0, [r3, #4]

; 358  : }

  0003c	e12fff1e	 bx          lr
  00040		 |$LN8@GetCmRegis|

; 328  : 
; 329  :         case POWERDOMAIN_PERIPHERAL:
; 330  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_PER_CM;

  00040	e59f3080	 ldr         r3, [pc, #0x80]
  00044	e5933000	 ldr         r3, [r3]
  00048	e5930008	 ldr         r0, [r3, #8]

; 358  : }

  0004c	e12fff1e	 bx          lr
  00050		 |$LN7@GetCmRegis|

; 331  : 
; 332  :         case POWERDOMAIN_USBHOST:
; 333  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_USBHOST_CM;

  00050	e59f3070	 ldr         r3, [pc, #0x70]
  00054	e5933000	 ldr         r3, [r3]
  00058	e593000c	 ldr         r0, [r3, #0xC]

; 358  : }

  0005c	e12fff1e	 bx          lr
  00060		 |$LN6@GetCmRegis|

; 334  : 
; 335  :         case POWERDOMAIN_EMULATION:
; 336  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_EMU_CM;

  00060	e59f3060	 ldr         r3, [pc, #0x60]
  00064	e5933000	 ldr         r3, [r3]
  00068	e5930010	 ldr         r0, [r3, #0x10]

; 358  : }

  0006c	e12fff1e	 bx          lr
  00070		 |$LN5@GetCmRegis|

; 337  : 
; 338  :         case POWERDOMAIN_MPU:
; 339  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_MPU_CM;

  00070	e59f3050	 ldr         r3, [pc, #0x50]
  00074	e5933000	 ldr         r3, [r3]
  00078	e5930014	 ldr         r0, [r3, #0x14]

; 358  : }

  0007c	e12fff1e	 bx          lr
  00080		 |$LN4@GetCmRegis|

; 340  : 
; 341  :         case POWERDOMAIN_DSS:
; 342  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_DSS_CM;

  00080	e59f3040	 ldr         r3, [pc, #0x40]
  00084	e5933000	 ldr         r3, [r3]
  00088	e5930018	 ldr         r0, [r3, #0x18]

; 358  : }

  0008c	e12fff1e	 bx          lr
  00090		 |$LN3@GetCmRegis|

; 343  : 
; 344  :         case POWERDOMAIN_NEON:
; 345  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_NEON_CM;

  00090	e59f3030	 ldr         r3, [pc, #0x30]
  00094	e5933000	 ldr         r3, [r3]
  00098	e593001c	 ldr         r0, [r3, #0x1C]

; 358  : }

  0009c	e12fff1e	 bx          lr
  000a0		 |$LN2@GetCmRegis|

; 346  : 
; 347  :         /*case POWERDOMAIN_IVA2:
; 348  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_IVA2_CM;*/
; 349  : 
; 350  :         case POWERDOMAIN_CAMERA:
; 351  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_CAM_CM;

  000a0	e59f3020	 ldr         r3, [pc, #0x20]
  000a4	e5933000	 ldr         r3, [r3]
  000a8	e5930024	 ldr         r0, [r3, #0x24]

; 358  : }

  000ac	e12fff1e	 bx          lr
  000b0		 |$LN1@GetCmRegis|

; 352  : 
; 353  :         case POWERDOMAIN_SGX:
; 354  :             return (OMAP_CM_REGS*)g_pPrcmCm->pOMAP_SGX_CM;

  000b0	e59f3010	 ldr         r3, [pc, #0x10]
  000b4	e5933000	 ldr         r3, [r3]
  000b8	e5930028	 ldr         r0, [r3, #0x28]

; 358  : }

  000bc	e12fff1e	 bx          lr
  000c0		 |$LN11@GetCmRegis|

; 355  : 	}
; 356  : 
; 357  :     return NULL;

  000c0	e3a00000	 mov         r0, #0

; 358  : }

  000c4	e12fff1e	 bx          lr
  000c8		 |$LN30@GetCmRegis|
  000c8		 |$LN31@GetCmRegis|
  000c8	00000000	 DCD         |g_pPrcmCm|
  000cc		 |$M47645|

			 ENDP  ; |GetCmRegisterSet|

	EXPORT	|GetPrmRegisterSet|

  00000			 AREA	 |.pdata|, PDATA
|$T47673| DCD	|$LN29@GetPrmRegi|
	DCD	0x40003300
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |GetPrmRegisterSet| PROC

; 362  : {

  00000		 |$LN29@GetPrmRegi|
  00000		 |$M47670|

; 363  :     switch (powerDomain)

  00000	e3500009	 cmp         r0, #9
  00004	8a00002d	 bhi         |$LN11@GetPrmRegi|
  00008	e28f3004	 add         r3, pc, #4
  0000c	e7d33000	 ldrb        r3, [r3, +r0]
  00010	e08ff003	 add         pc, pc, r3
  00014		 |$LN16@GetPrmRegi|
  00014		 |$LN15@GetPrmRegi|
  00014		 |$LN17@GetPrmRegi|
  00014	08ed		 DCB         0x8
  00015		 |$LN18@GetPrmRegi|
  00015	18ed		 DCB         0x18
  00016		 |$LN19@GetPrmRegi|
  00016	28ed		 DCB         0x28
  00017		 |$LN20@GetPrmRegi|
  00017	38ed		 DCB         0x38
  00018		 |$LN21@GetPrmRegi|
  00018	48ed		 DCB         0x48
  00019		 |$LN22@GetPrmRegi|
  00019	58ed		 DCB         0x58
  0001a		 |$LN23@GetPrmRegi|
  0001a	68ed		 DCB         0x68
  0001b		 |$LN24@GetPrmRegi|
  0001b	78ed		 DCB         0x78
  0001c		 |$LN25@GetPrmRegi|
  0001c	88ed		 DCB         0x88
  0001d		 |$LN26@GetPrmRegi|
  0001d	98ed		 DCB         0x98
  0001e		 |$LN32@GetPrmRegi|

; 400  : }

  0001e	98ed		 DCB         0x98
  0001f		 |$LN33@GetPrmRegi|
  0001f	98ed		 DCB         0x98
  00020		 |$LN10@GetPrmRegi|

; 364  : 	{
; 365  :         case POWERDOMAIN_WAKEUP:
; 366  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_WKUP_PRM;

  00020	e59f30a0	 ldr         r3, [pc, #0xA0]
  00024	e5933000	 ldr         r3, [r3]
  00028	e5930000	 ldr         r0, [r3]

; 400  : }

  0002c	e12fff1e	 bx          lr
  00030		 |$LN9@GetPrmRegi|

; 367  : 
; 368  :         case POWERDOMAIN_CORE:
; 369  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_CORE_PRM;

  00030	e59f3090	 ldr         r3, [pc, #0x90]
  00034	e5933000	 ldr         r3, [r3]
  00038	e5930004	 ldr         r0, [r3, #4]

; 400  : }

  0003c	e12fff1e	 bx          lr
  00040		 |$LN8@GetPrmRegi|

; 370  : 
; 371  :         case POWERDOMAIN_PERIPHERAL:
; 372  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_PER_PRM;

  00040	e59f3080	 ldr         r3, [pc, #0x80]
  00044	e5933000	 ldr         r3, [r3]
  00048	e5930008	 ldr         r0, [r3, #8]

; 400  : }

  0004c	e12fff1e	 bx          lr
  00050		 |$LN7@GetPrmRegi|

; 373  : 
; 374  :         case POWERDOMAIN_USBHOST:
; 375  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_USBHOST_PRM;

  00050	e59f3070	 ldr         r3, [pc, #0x70]
  00054	e5933000	 ldr         r3, [r3]
  00058	e593000c	 ldr         r0, [r3, #0xC]

; 400  : }

  0005c	e12fff1e	 bx          lr
  00060		 |$LN6@GetPrmRegi|

; 376  : 
; 377  :         case POWERDOMAIN_EMULATION:
; 378  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_EMU_PRM;

  00060	e59f3060	 ldr         r3, [pc, #0x60]
  00064	e5933000	 ldr         r3, [r3]
  00068	e5930010	 ldr         r0, [r3, #0x10]

; 400  : }

  0006c	e12fff1e	 bx          lr
  00070		 |$LN5@GetPrmRegi|

; 379  : 
; 380  :         case POWERDOMAIN_MPU:
; 381  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_MPU_PRM;

  00070	e59f3050	 ldr         r3, [pc, #0x50]
  00074	e5933000	 ldr         r3, [r3]
  00078	e5930014	 ldr         r0, [r3, #0x14]

; 400  : }

  0007c	e12fff1e	 bx          lr
  00080		 |$LN4@GetPrmRegi|

; 382  : 
; 383  :         case POWERDOMAIN_DSS:
; 384  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_DSS_PRM;

  00080	e59f3040	 ldr         r3, [pc, #0x40]
  00084	e5933000	 ldr         r3, [r3]
  00088	e5930018	 ldr         r0, [r3, #0x18]

; 400  : }

  0008c	e12fff1e	 bx          lr
  00090		 |$LN3@GetPrmRegi|

; 385  : 
; 386  :         case POWERDOMAIN_NEON:
; 387  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_NEON_PRM;

  00090	e59f3030	 ldr         r3, [pc, #0x30]
  00094	e5933000	 ldr         r3, [r3]
  00098	e593001c	 ldr         r0, [r3, #0x1C]

; 400  : }

  0009c	e12fff1e	 bx          lr
  000a0		 |$LN2@GetPrmRegi|

; 388  : 
; 389  :         /*case POWERDOMAIN_IVA2:
; 390  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_IVA2_PRM;*/
; 391  : 
; 392  :         case POWERDOMAIN_CAMERA:
; 393  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_CAM_PRM;

  000a0	e59f3020	 ldr         r3, [pc, #0x20]
  000a4	e5933000	 ldr         r3, [r3]
  000a8	e5930024	 ldr         r0, [r3, #0x24]

; 400  : }

  000ac	e12fff1e	 bx          lr
  000b0		 |$LN1@GetPrmRegi|

; 394  : 
; 395  :         case POWERDOMAIN_SGX:
; 396  :             return (OMAP_PRM_REGS*)g_pPrcmPrm->pOMAP_SGX_PRM;

  000b0	e59f3010	 ldr         r3, [pc, #0x10]
  000b4	e5933000	 ldr         r3, [r3]
  000b8	e5930028	 ldr         r0, [r3, #0x28]

; 400  : }

  000bc	e12fff1e	 bx          lr
  000c0		 |$LN11@GetPrmRegi|

; 397  : 	}
; 398  : 
; 399  :     return NULL;

  000c0	e3a00000	 mov         r0, #0

; 400  : }

  000c4	e12fff1e	 bx          lr
  000c8		 |$LN30@GetPrmRegi|
  000c8		 |$LN31@GetPrmRegi|
  000c8	00000000	 DCD         |g_pPrcmPrm|
  000cc		 |$M47671|

			 ENDP  ; |GetPrmRegisterSet|

	EXPORT	|PrcmInterruptEnable|

  00000			 AREA	 |.pdata|, PDATA
|$T47692| DCD	|$LN7@PrcmInterr|
	DCD	0x40001301
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmInterruptEnable| PROC

; 408  : {

  00000		 |$LN7@PrcmInterr|
  00000	e92d4030	 stmdb       sp!, {r4, r5, lr}
  00004		 |$M47689|
  00004	e1a04001	 mov         r4, r1
  00008	e1a05000	 mov         r5, r0

; 409  :     UINT val;
; 410  :     Lock(Mutex_Intr);

  0000c	e3a00005	 mov         r0, #5
  00010	eb000000	 bl          Lock

; 411  : 
; 412  :     // enable/disable prcm interrupts
; 413  :     val = INREG32(&g_pPrcmPrm->pOMAP_OCP_SYSTEM_PRM->PRM_IRQENABLE_MPU);

  00014	e59f302c	 ldr         r3, [pc, #0x2C]

; 414  :     val = (bEnable != FALSE) ? (val | mask) : (val & ~mask);

  00018	e3540000	 cmp         r4, #0

; 415  :     OUTREG32(&g_pPrcmPrm->pOMAP_OCP_SYSTEM_PRM->PRM_IRQENABLE_MPU, val);
; 416  : 
; 417  :     Unlock(Mutex_Intr);

  0001c	e3a00005	 mov         r0, #5
  00020	e5933000	 ldr         r3, [r3]
  00024	e5932030	 ldr         r2, [r3, #0x30]
  00028	e592301c	 ldr         r3, [r2, #0x1C]
  0002c	11834005	 orrne       r4, r3, r5
  00030	01c34005	 biceq       r4, r3, r5
  00034	e582401c	 str         r4, [r2, #0x1C]
  00038	eb000000	 bl          Unlock

; 418  :     return val;
; 419  : }

  0003c	e1a00004	 mov         r0, r4
  00040	e8bd4030	 ldmia       sp!, {r4, r5, lr}
  00044	e12fff1e	 bx          lr
  00048		 |$LN8@PrcmInterr|
  00048		 |$LN9@PrcmInterr|
  00048	00000000	 DCD         |g_pPrcmPrm|
  0004c		 |$M47690|

			 ENDP  ; |PrcmInterruptEnable|

	EXPORT	|PrcmInterruptClearStatus|

  00000			 AREA	 |.pdata|, PDATA
|$T47705| DCD	|$LN5@PrcmInterr@2|
	DCD	0x40001001
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmInterruptClearStatus| PROC

; 426  : {

  00000		 |$LN5@PrcmInterr@2|
  00000	e52de004	 str         lr, [sp, #-4]!
  00004		 |$M47702|
  00004	e1a01000	 mov         r1, r0

; 427  :     UINT val;
; 428  : 
; 429  :     // This routine should only be called during system boot-up or
; 430  :     // from OEMIdle.  Hence, serialization within this routine
; 431  :     // should not be performed.
; 432  : 
; 433  :     // clear prcm interrupt status
; 434  :     val = INREG32(&g_pPrcmPrm->pOMAP_OCP_SYSTEM_PRM->PRM_IRQSTATUS_MPU);

  00008	e59fe02c	 ldr         lr, [pc, #0x2C]
  0000c	e59e3000	 ldr         r3, [lr]
  00010	e5932030	 ldr         r2, [r3, #0x30]
  00014	e5920018	 ldr         r0, [r2, #0x18]

; 435  :     OUTREG32(&g_pPrcmPrm->pOMAP_OCP_SYSTEM_PRM->PRM_IRQSTATUS_MPU, val & mask);

  00018	e0003001	 and         r3, r0, r1
  0001c	e5823018	 str         r3, [r2, #0x18]

; 436  : 
; 437  :     // wakeup
; 438  :     OUTREG32(&g_pPrcmPrm->pOMAP_WKUP_PRM->PM_WKST_WKUP,
; 439  :         INREG32(&g_pPrcmPrm->pOMAP_WKUP_PRM->PM_WKST_WKUP) | CM_CLKEN_IO
; 440  :         );

  00020	e59e3000	 ldr         r3, [lr]

; 441  : 
; 442  :     // return the status prior to clearing the status
; 443  :     return val;
; 444  : }

  00024	e5932000	 ldr         r2, [r3]
  00028	e59230b0	 ldr         r3, [r2, #0xB0]
  0002c	e3833c01	 orr         r3, r3, #1, 24
  00030	e58230b0	 str         r3, [r2, #0xB0]
  00034	e49de004	 ldr         lr, [sp], #4
  00038	e12fff1e	 bx          lr
  0003c		 |$LN6@PrcmInterr@2|
  0003c		 |$LN7@PrcmInterr@2|
  0003c	00000000	 DCD         |g_pPrcmPrm|
  00040		 |$M47703|

			 ENDP  ; |PrcmInterruptClearStatus|

	EXPORT	|PrcmInterruptProcess|

  00000			 AREA	 |.pdata|, PDATA
|$T47728| DCD	|$LN20@PrcmInterr@3|
	DCD	0x40003501
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmInterruptProcess| PROC

; 451  : {

  00000		 |$LN20@PrcmInterr@3|
  00000	e92d47f0	 stmdb       sp!, {r4 - r10, lr}
  00004		 |$M47725|
  00004	e1a0a000	 mov         r10, r0

; 452  :     UINT val;
; 453  :     UINT32 gpioMask;
; 454  :     UINT32 *pStatus;
; 455  :     UINT8 gpioGroup;
; 456  :     UINT irq;
; 457  :     UINT sysIntr = SYSINTR_NOP;
; 458  : 
; 459  :     // This routine should only be called during system boot-up or
; 460  :     // from OEMIdle.  Hence, serialization within this routine
; 461  :     // should not be performed.
; 462  : 
; 463  :     // clear prcm interrupt status
; 464  :     val = INREG32(&g_pPrcmPrm->pOMAP_OCP_SYSTEM_PRM->PRM_IRQSTATUS_MPU);

  00008	e59f70c0	 ldr         r7, [pc, #0xC0]
  0000c	e3a04000	 mov         r4, #0
  00010	e5978000	 ldr         r8, [r7]
  00014	e5983030	 ldr         r3, [r8, #0x30]
  00018	e5939018	 ldr         r9, [r3, #0x18]

; 465  : 
; 466  :     if (val & PRM_IRQENABLE_IO_EN)

  0001c	e3190c02	 tst         r9, #2, 24
  00020	0a00001c	 beq         |$IOPadIntrProcessDone$47159|

; 467  :         {
; 468  :         // Check if there is a GPIO IO pad event occured and return the
; 469  :         // corresponding IRQ number.
; 470  : 
; 471  :         if (IS_IOPAD_EVENT_PENDING())// || TODO ADD

  00024	eb000000	 bl          IS_IOPAD_EVENT_PENDING
  00028	e3500000	 cmp         r0, #0
  0002c	0a000019	 beq         |$IOPadIntrProcessDone$47159|

; 472  :                                      //OEMGetIOPadWakeupStatus(s_rgPadWakeupEvents))
; 473  :             {
; 474  :                 // Process the events
; 475  :                 for (gpioGroup = 1; gpioGroup < g_pIntr->nbGpioBank; gpioGroup++)

  00030	e59f3094	 ldr         r3, [pc, #0x94]
  00034	e3a01001	 mov         r1, #1
  00038	e5933000	 ldr         r3, [r3]
  0003c	e5935004	 ldr         r5, [r3, #4]
  00040	e3550001	 cmp         r5, #1
  00044	9a000013	 bls         |$IOPadIntrProcessDone$47159|
  00048	e5936008	 ldr         r6, [r3, #8]
  0004c		 |$LL8@PrcmInterr@3|

; 476  :                 {
; 477  :                     irq = g_pIntr->pGpioCtxt[gpioGroup].irq_start;//IRQ_GPIO_0 + (gpioGroup * 32);

  0004c	e1a02006	 mov         r2, r6
  00050	e7b2e281	 ldr         lr, [r2, +r1, lsl #5]!

; 478  :                     pStatus = &g_pIntr->pGpioCtxt[gpioGroup].padWakeupEvent;//&(s_rgPadWakeupEvents[gpioGroup]);
; 479  : 
; 480  :                     for (gpioMask = 1; gpioMask != 0; gpioMask <<= 1, irq++)

  00054	e3a00001	 mov         r0, #1
  00058	e5b2301c	 ldr         r3, [r2, #0x1C]!
  0005c		 |$LL5@PrcmInterr@3|

; 481  :                     {
; 482  :                         if ((gpioMask & *pStatus) != 0)

  0005c	e1130000	 tst         r3, r0
  00060	1a000007	 bne         |$LN15@PrcmInterr@3|
  00064	e1b00080	 movs        r0, r0, lsl #1
  00068	e28ee001	 add         lr, lr, #1
  0006c	1afffffa	 bne         |$LL5@PrcmInterr@3|
  00070	e2813001	 add         r3, r1, #1
  00074	e20310ff	 and         r1, r3, #0xFF
  00078	e1510005	 cmp         r1, r5
  0007c	3afffff2	 bcc         |$LL8@PrcmInterr@3|
  00080	ea000004	 b           |$IOPadIntrProcessDone$47159|
  00084		 |$LN15@PrcmInterr@3|

; 483  :                         {
; 484  :                             *pStatus &= ~gpioMask;

  00084	e5923000	 ldr         r3, [r2]

; 485  :                             sysIntr = irq;

  00088	e1a0400e	 mov         r4, lr
  0008c	e1c33000	 bic         r3, r3, r0
  00090	e5823000	 str         r3, [r2]
  00094	e5978000	 ldr         r8, [r7]
  00098		 |$IOPadIntrProcessDone$47159|

; 486  :                             goto IOPadIntrProcessDone;
; 487  :                         }
; 488  :                     }
; 489  :                 }
; 490  :             }
; 491  :         }
; 492  : 
; 493  : IOPadIntrProcessDone:
; 494  : 
; 495  :     if (IS_IOPAD_EVENT_PENDING() == FALSE)

  00098	eb000000	 bl          IS_IOPAD_EVENT_PENDING
  0009c	e3500000	 cmp         r0, #0

; 496  :     {
; 497  :         OUTREG32(&g_pPrcmPrm->pOMAP_OCP_SYSTEM_PRM->PRM_IRQSTATUS_MPU, val & mask);

  000a0	05982030	 ldreq       r2, [r8, #0x30]
  000a4	0009300a	 andeq       r3, r9, r10

; 498  : 
; 499  :         OUTREG32(&g_pPrcmPrm->pOMAP_WKUP_PRM->PM_WKST_WKUP,
; 500  :             INREG32(&g_pPrcmPrm->pOMAP_WKUP_PRM->PM_WKST_WKUP) | CM_CLKEN_IO
; 501  :             );
; 502  :     }
; 503  : 
; 504  :     // return the status prior to clearing the status
; 505  :     return sysIntr;
; 506  : }

  000a8	e1a00004	 mov         r0, r4
  000ac	05823018	 streq       r3, [r2, #0x18]
  000b0	05973000	 ldreq       r3, [r7]
  000b4	05932000	 ldreq       r2, [r3]
  000b8	059230b0	 ldreq       r3, [r2, #0xB0]
  000bc	03833c01	 orreq       r3, r3, #1, 24
  000c0	058230b0	 streq       r3, [r2, #0xB0]
  000c4	e8bd47f0	 ldmia       sp!, {r4 - r10, lr}
  000c8	e12fff1e	 bx          lr
  000cc		 |$LN21@PrcmInterr@3|
  000cc		 |$LN22@PrcmInterr@3|
  000cc	00000000	 DCD         |g_pIntr|
  000d0		 |$LN23@PrcmInterr@3|
  000d0	00000000	 DCD         |g_pPrcmPrm|
  000d4		 |$M47726|

			 ENDP  ; |PrcmInterruptProcess|

	IMPORT	|OALPAtoVA|
	IMPORT	|OALGetTTBR|

  00000			 AREA	 |.pdata|, PDATA
|$T47741| DCD	|$LN5@ClearXNBit|
	DCD	0x40000a01
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |ClearXNBit| PROC

; 514  : {

  00000		 |$LN5@ClearXNBit|
  00000	e92d4010	 stmdb       sp!, {r4, lr}
  00004		 |$M47738|

; 515  :     const UINT ARM_L1_NO_EXECUTE = 0x00000010;
; 516  : 
; 517  :     DWORD   idxL1MMU = ((DWORD)pvAddr) >> 20;

  00004	e1a04a20	 mov         r4, r0, lsr #20

; 518  :     DWORD  *pL1MMUTbl = (DWORD*)OALPAtoVA(OALGetTTBR(), FALSE);

  00008	eb000000	 bl          OALGetTTBR
  0000c	e3a01000	 mov         r1, #0
  00010	eb000000	 bl          OALPAtoVA

; 519  : 
; 520  :     pL1MMUTbl[idxL1MMU] &= ~ARM_L1_NO_EXECUTE;

  00014	e7b03104	 ldr         r3, [r0, +r4, lsl #2]!
  00018	e3c33010	 bic         r3, r3, #0x10
  0001c	e5803000	 str         r3, [r0]

; 521  : }

  00020	e8bd4010	 ldmia       sp!, {r4, lr}
  00024	e12fff1e	 bx          lr
  00028		 |$M47739|

			 ENDP  ; |ClearXNBit|

	EXPORT	|OALSRAMFnInit|
	EXPORT	|??_C@_1CG@LIGGGGFA@?$AA?$CL?$AAO?$AAA?$AAL?$AAS?$AAR?$AAA?$AAM?$AAF?$AAn?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| [ DATA ] ; `string'
	EXPORT	|??_C@_1CG@CDLGGGJO@?$AA?9?$AAO?$AAA?$AAL?$AAS?$AAR?$AAA?$AAM?$AAF?$AAn?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| [ DATA ] ; `string'
	IMPORT	|OEMCacheRangeFlush|
	IMPORT	|OALCPUEnd|
	IMPORT	|OALVAtoPA|
	IMPORT	|OALInvalidateTlb|
	IMPORT	|OALCPUWarmReset|
	IMPORT	|OALUpdateCoreFreq|
	IMPORT	|OALCPUIdle|
	IMPORT	|OALCPUStart|
	IMPORT	|g_pSDRCRegs|
	IMPORT	|dwOEMSRAMStartOffset|
	IMPORT	|NKDbgPrintfW|
	IMPORT	|dwOEMMPUContextRestore|
	IMPORT	|dwOEMHighSecurity|
	IMPORT	|memcpy|

  00000			 AREA	 |.pdata|, PDATA
|$T47787| DCD	|$LN13@OALSRAMFnI|
	DCD	0x40008f01

  00000			 AREA	 |.rdata|, DATA, READONLY
|??_C@_1CG@LIGGGGFA@?$AA?$CL?$AAO?$AAA?$AAL?$AAS?$AAR?$AAA?$AAM?$AAF?$AAn?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| DCB "+"
	DCB	0x0, "O", 0x0, "A", 0x0, "L", 0x0, "S", 0x0, "R", 0x0, "A"
	DCB	0x0, "M", 0x0, "F", 0x0, "n", 0x0, "I", 0x0, "n", 0x0, "i"
	DCB	0x0, "t", 0x0, "(", 0x0, ")", 0x0, 0xd, 0x0, 0xa, 0x0, 0x0
	DCB	0x0					; `string'

  00000			 AREA	 |.rdata|, DATA, READONLY
|??_C@_1CG@CDLGGGJO@?$AA?9?$AAO?$AAA?$AAL?$AAS?$AAR?$AAA?$AAM?$AAF?$AAn?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| DCB "-"
	DCB	0x0, "O", 0x0, "A", 0x0, "L", 0x0, "S", 0x0, "R", 0x0, "A"
	DCB	0x0, "M", 0x0, "F", 0x0, "n", 0x0, "I", 0x0, "n", 0x0, "i"
	DCB	0x0, "t", 0x0, "(", 0x0, ")", 0x0, 0xd, 0x0, 0xa, 0x0, 0x0
	DCB	0x0					; `string'
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |OALSRAMFnInit| PROC

; 532  : {

  00000		 |$LN13@OALSRAMFnI|
  00000	e92d4ff0	 stmdb       sp!, {r4 - r11, lr}
  00004		 |$M47784|

; 533  :     pInvalidateTlb  fnInvalidateTlb;
; 534  : 
; 535  :     OALMSG(1, (L"+OALSRAMFnInit()\r\n")); // OAL_FUNC

  00004	e59f022c	 ldr         r0, [pc, #0x22C]
  00008	eb000000	 bl          NKDbgPrintfW

; 536  : 
; 537  : #pragma warning (push)
; 538  : #pragma warning (disable:4152) //disable warning that prevents using function pointers as data pointers
; 539  : 
; 540  :     // get reference to SRAM
; 541  :     fnCpuStart = OALPAtoVA(OMAP_SRAM_PA + dwOEMSRAMStartOffset, FALSE);

  0000c	e59f3220	 ldr         r3, [pc, #0x220]
  00010	e3a02101	 mov         r2, #1, 2
  00014	e3822602	 orr         r2, r2, #2, 12
  00018	e5933000	 ldr         r3, [r3]
  0001c	e3a01000	 mov         r1, #0
  00020	e0830002	 add         r0, r3, r2
  00024	eb000000	 bl          OALPAtoVA

; 542  : 
; 543  :     // initialize cpu idle data structure
; 544  :     g_pCPUInfo = (CPU_INFO*)OALPAtoVA(dwOEMMPUContextRestore, FALSE);

  00028	e59fa200	 ldr         r10, [pc, #0x200]
  0002c	e59fb1f8	 ldr         r11, [pc, #0x1F8]
  00030	e1a03000	 mov         r3, r0
  00034	e59a0000	 ldr         r0, [r10]
  00038	e3a01000	 mov         r1, #0
  0003c	e58b3004	 str         r3, [r11, #4]
  00040	eb000000	 bl          OALPAtoVA

; 545  :     g_pCPUInfo->SDRC_REGS = (UINT)g_pSDRCRegs;

  00044	e59f31dc	 ldr         r3, [pc, #0x1DC]

; 546  :     g_pCPUInfo->MPU_CM_REGS = (UINT)g_pPrcmCm->pOMAP_MPU_CM;

  00048	e59f41d4	 ldr         r4, [pc, #0x1D4]
  0004c	e58b0000	 str         r0, [r11]
  00050	e5933000	 ldr         r3, [r3]

; 547  :     g_pCPUInfo->CORE_CM_REGS = (UINT)g_pPrcmCm->pOMAP_CORE_CM;
; 548  :     g_pCPUInfo->MPU_PRM_REGS = (UINT)g_pPrcmPrm->pOMAP_MPU_PRM;

  00054	e59f11c4	 ldr         r1, [pc, #0x1C4]

; 549  :     g_pCPUInfo->CORE_PRM_REGS = (UINT)g_pPrcmPrm->pOMAP_CORE_PRM;
; 550  : 	g_pCPUInfo->GLOBAL_PRM_REGS = (UINT)g_pPrcmPrm->pOMAP_GLOBAL_PRM;
; 551  :     g_pCPUInfo->GPTIMER_REGS = (UINT)g_pTimerRegs;

  00058	e59fe1bc	 ldr         lr, [pc, #0x1BC]
  0005c	e5803000	 str         r3, [r0]
  00060	e5943000	 ldr         r3, [r4]
  00064	e59b2000	 ldr         r2, [r11]

; 552  :     g_pCPUInfo->CLOCK_CTRL_CM_REGS = (UINT)g_pPrcmCm->pOMAP_CLOCK_CONTROL_CM;
; 553  :     g_pCPUInfo->MPU_CONTEXT_VA = (UINT)g_pCPUInfo + sizeof(CPU_INFO);
; 554  :     g_pCPUInfo->MPU_CONTEXT_PA = (UINT)dwOEMMPUContextRestore + sizeof(CPU_INFO);
; 555  :     g_pCPUInfo->OMAP_DEVICE_TYPE = dwOEMHighSecurity;

  00068	e59f71a8	 ldr         r7, [pc, #0x1A8]
  0006c	e5933014	 ldr         r3, [r3, #0x14]

; 556  : 
; 557  :     // Populate fnOALCPUIdle function pointer with SRAM address of
; 558  :     // OALCPUIdle function.
; 559  :     fnOALCPUIdle = (pCPUIdle)((UINT)fnCpuStart + 
; 560  :                                 ((UINT)OALCPUIdle - (UINT)OALCPUStart)); 

  00070	e59f919c	 ldr         r9, [pc, #0x19C]
  00074	e59f8194	 ldr         r8, [pc, #0x194]
  00078	e5823004	 str         r3, [r2, #4]
  0007c	e5943000	 ldr         r3, [r4]
  00080	e59b2000	 ldr         r2, [r11]

; 561  :     
; 562  :     fnOALUpdateCoreFreq = (pOALUpdateCoreFreq)((UINT)fnCpuStart +
; 563  :                                 ((UINT)OALUpdateCoreFreq - (UINT)OALCPUStart));

  00084	e59f5180	 ldr         r5, [pc, #0x180]
  00088	e5933004	 ldr         r3, [r3, #4]

; 564  : 
; 565  : 	fnOALCPUWarmReset = (pCPUWarmReset)((UINT)fnCpuStart +
; 566  :                                 ((UINT)OALCPUWarmReset - (UINT)OALCPUStart));

  0008c	e59f6174	 ldr         r6, [pc, #0x174]

; 567  : 
; 568  :     // Populate fnTlbValidate function pointer with SDRAM address of
; 569  :     // OALInvalidateTlb function which will be called by restore.s 
; 570  :     // after mpu restore.
; 571  :     fnInvalidateTlb = OALPAtoVA(OALVAtoPA(OALInvalidateTlb), FALSE);

  00090	e59f016c	 ldr         r0, [pc, #0x16C]
  00094	e5823008	 str         r3, [r2, #8]
  00098	e5913000	 ldr         r3, [r1]
  0009c	e59b2000	 ldr         r2, [r11]
  000a0	e5933014	 ldr         r3, [r3, #0x14]
  000a4	e5823014	 str         r3, [r2, #0x14]
  000a8	e5913000	 ldr         r3, [r1]
  000ac	e59b2000	 ldr         r2, [r11]
  000b0	e5933004	 ldr         r3, [r3, #4]
  000b4	e5823018	 str         r3, [r2, #0x18]
  000b8	e5913000	 ldr         r3, [r1]
  000bc	e59b2000	 ldr         r2, [r11]
  000c0	e593302c	 ldr         r3, [r3, #0x2C]
  000c4	e582301c	 str         r3, [r2, #0x1C]
  000c8	e59e2000	 ldr         r2, [lr]
  000cc	e59b3000	 ldr         r3, [r11]
  000d0	e5832010	 str         r2, [r3, #0x10]
  000d4	e5943000	 ldr         r3, [r4]
  000d8	e59b2000	 ldr         r2, [r11]
  000dc	e5933034	 ldr         r3, [r3, #0x34]
  000e0	e582300c	 str         r3, [r2, #0xC]
  000e4	e59b2000	 ldr         r2, [r11]
  000e8	e282304c	 add         r3, r2, #0x4C
  000ec	e5823024	 str         r3, [r2, #0x24]
  000f0	e59a3000	 ldr         r3, [r10]
  000f4	e59b2000	 ldr         r2, [r11]
  000f8	e283304c	 add         r3, r3, #0x4C
  000fc	e5823020	 str         r3, [r2, #0x20]
  00100	e5972000	 ldr         r2, [r7]
  00104	e59b3000	 ldr         r3, [r11]
  00108	e5832034	 str         r2, [r3, #0x34]
  0010c	e59b3004	 ldr         r3, [r11, #4]
  00110	e0433009	 sub         r3, r3, r9
  00114	e0832008	 add         r2, r3, r8
  00118	e0831005	 add         r1, r3, r5
  0011c	e0833006	 add         r3, r3, r6
  00120	e58b3010	 str         r3, [r11, #0x10]
  00124	e58b2008	 str         r2, [r11, #8]
  00128	e58b100c	 str         r1, [r11, #0xC]
  0012c	eb000000	 bl          OALVAtoPA
  00130	e3a01000	 mov         r1, #0
  00134	eb000000	 bl          OALPAtoVA

; 572  : 
; 573  :     // update the TLB Inv addr in cpuInfo
; 574  :     g_pCPUInfo->TLB_INV_FUNC_ADDR = (UINT)fnInvalidateTlb;

  00138	e59b3000	 ldr         r3, [r11]
  0013c	e1a05000	 mov         r5, r0
  00140	e5835030	 str         r5, [r3, #0x30]

; 575  : 
; 576  :     // Kernel marks all uncached adress as "no execute", we need to clear
; 577  :     // it here since we're going to run some routines from non-cached memory
; 578  :     ClearXNBit(fnCpuStart);

  00144	e59b3004	 ldr         r3, [r11, #4]
  00148	e1a04a23	 mov         r4, r3, lsr #20
  0014c	eb000000	 bl          OALGetTTBR
  00150	e3a01000	 mov         r1, #0
  00154	eb000000	 bl          OALPAtoVA
  00158	e7b03104	 ldr         r3, [r0, +r4, lsl #2]!
  0015c	e3c33010	 bic         r3, r3, #0x10
  00160	e5803000	 str         r3, [r0]

; 579  :     ClearXNBit(fnOALCPUIdle);

  00164	e59b3008	 ldr         r3, [r11, #8]
  00168	e1a04a23	 mov         r4, r3, lsr #20
  0016c	eb000000	 bl          OALGetTTBR
  00170	e3a01000	 mov         r1, #0
  00174	eb000000	 bl          OALPAtoVA
  00178	e7b03104	 ldr         r3, [r0, +r4, lsl #2]!

; 580  :     ClearXNBit(fnInvalidateTlb);

  0017c	e1a04a25	 mov         r4, r5, lsr #20
  00180	e3c33010	 bic         r3, r3, #0x10
  00184	e5803000	 str         r3, [r0]
  00188	eb000000	 bl          OALGetTTBR
  0018c	e3a01000	 mov         r1, #0
  00190	eb000000	 bl          OALPAtoVA
  00194	e7b03104	 ldr         r3, [r0, +r4, lsl #2]!
  00198	e3c33010	 bic         r3, r3, #0x10
  0019c	e5803000	 str         r3, [r0]

; 581  : 	ClearXNBit(fnOALCPUWarmReset);

  001a0	e59b3010	 ldr         r3, [r11, #0x10]
  001a4	e1a04a23	 mov         r4, r3, lsr #20
  001a8	eb000000	 bl          OALGetTTBR
  001ac	e3a01000	 mov         r1, #0
  001b0	eb000000	 bl          OALPAtoVA
  001b4	e7b03104	 ldr         r3, [r0, +r4, lsl #2]!

; 582  : 
; 583  :     // We assume OALCPUStart code is *always* the first function in the
; 584  :     // group of routines which get copied to SRAM and OALCPULast is last
; 585  :     memcpy(fnCpuStart, OALCPUStart, (UINT)OALCPUEnd - (UINT)OALCPUStart);

  001b8	e59f5040	 ldr         r5, [pc, #0x40]
  001bc	e1a04009	 mov         r4, r9
  001c0	e1a01009	 mov         r1, r9
  001c4	e3c33010	 bic         r3, r3, #0x10
  001c8	e5803000	 str         r3, [r0]
  001cc	e59b0004	 ldr         r0, [r11, #4]
  001d0	e0452004	 sub         r2, r5, r4
  001d4	eb000000	 bl          memcpy

; 586  : 
; 587  :     //  Flush the cache to ensure idle code is in SRAM
; 588  :     OEMCacheRangeFlush( fnCpuStart, (UINT)OALCPUEnd - (UINT)OALCPUStart, CACHE_SYNC_ALL );

  001d8	e59b0004	 ldr         r0, [r11, #4]
  001dc	e3a0207f	 mov         r2, #0x7F
  001e0	e0451004	 sub         r1, r5, r4
  001e4	eb000000	 bl          OEMCacheRangeFlush

; 589  : 
; 590  : #pragma warning (pop)
; 591  : 
; 592  :     OALMSG(1, (L"-OALSRAMFnInit()\r\n"));

  001e8	e59f000c	 ldr         r0, [pc, #0xC]
  001ec	eb000000	 bl          NKDbgPrintfW

; 593  : 
; 594  :     return TRUE;

  001f0	e3a00001	 mov         r0, #1

; 595  : }

  001f4	e8bd4ff0	 ldmia       sp!, {r4 - r11, lr}
  001f8	e12fff1e	 bx          lr
  001fc		 |$LN14@OALSRAMFnI|
  001fc		 |$LN15@OALSRAMFnI|
  001fc	00000000	 DCD         |??_C@_1CG@CDLGGGJO@?$AA?9?$AAO?$AAA?$AAL?$AAS?$AAR?$AAA?$AAM?$AAF?$AAn?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@|
  00200		 |$LN16@OALSRAMFnI|
  00200	00000000	 DCD         |OALCPUEnd|
  00204		 |$LN17@OALSRAMFnI|
  00204	00000000	 DCD         |OALInvalidateTlb|
  00208		 |$LN18@OALSRAMFnI|
  00208	00000000	 DCD         |OALCPUWarmReset|
  0020c		 |$LN19@OALSRAMFnI|
  0020c	00000000	 DCD         |OALUpdateCoreFreq|
  00210		 |$LN20@OALSRAMFnI|
  00210	00000000	 DCD         |OALCPUIdle|
  00214		 |$LN21@OALSRAMFnI|
  00214	00000000	 DCD         |OALCPUStart|
  00218		 |$LN22@OALSRAMFnI|
  00218	00000000	 DCD         |dwOEMHighSecurity|
  0021c		 |$LN23@OALSRAMFnI|
  0021c	00000000	 DCD         |g_pTimerRegs|
  00220		 |$LN24@OALSRAMFnI|
  00220	00000000	 DCD         |g_pPrcmPrm|
  00224		 |$LN25@OALSRAMFnI|
  00224	00000000	 DCD         |g_pPrcmCm|
  00228		 |$LN26@OALSRAMFnI|
  00228	00000000	 DCD         |g_pSDRCRegs|
  0022c		 |$LN27@OALSRAMFnI|
  0022c	00000000	 DCD         |g_pCPUInfo|
  00230		 |$LN28@OALSRAMFnI|
  00230	00000000	 DCD         |dwOEMMPUContextRestore|
  00234		 |$LN29@OALSRAMFnI|
  00234	00000000	 DCD         |dwOEMSRAMStartOffset|
  00238		 |$LN30@OALSRAMFnI|
  00238	00000000	 DCD         |??_C@_1CG@LIGGGGFA@?$AA?$CL?$AAO?$AAA?$AAL?$AAS?$AAR?$AAA?$AAM?$AAF?$AAn?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@|
  0023c		 |$M47785|

			 ENDP  ; |OALSRAMFnInit|

	EXPORT	|OALSDRCRefreshCounter|

  00000			 AREA	 |.pdata|, PDATA
|$T47813| DCD	|$LN5@OALSDRCRef|
	DCD	0x40000700
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |OALSDRCRefreshCounter| PROC

; 608  : {

  00000		 |$LN5@OALSDRCRef|
  00000		 |$M47810|

; 609  :     g_pCPUInfo->SDRC_HIGH_RFR_FREQ = highFreq;

  00000	e59f2010	 ldr         r2, [pc, #0x10]
  00004	e5923000	 ldr         r3, [r2]
  00008	e5830028	 str         r0, [r3, #0x28]

; 610  :     g_pCPUInfo->SDRC_LOW_RFR_FREQ = lowFreq;

  0000c	e5923000	 ldr         r3, [r2]
  00010	e583102c	 str         r1, [r3, #0x2C]

; 611  : }

  00014	e12fff1e	 bx          lr
  00018		 |$LN6@OALSDRCRef|
  00018		 |$LN7@OALSDRCRef|
  00018	00000000	 DCD         |g_pCPUInfo|
  0001c		 |$M47811|

			 ENDP  ; |OALSDRCRefreshCounter|

	EXPORT	|OALSavePrcmContext|
	IMPORT	|g_pPrcmRestore|

  00000			 AREA	 |.pdata|, PDATA
|$T47822| DCD	|$LN6@OALSavePrc|
	DCD	0x40005401
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |OALSavePrcmContext| PROC

; 621  : {

  00000		 |$LN6@OALSavePrc|
  00000	e92d4010	 stmdb       sp!, {r4, lr}
  00004		 |$M47819|

; 622  :     // check for valid pointers
; 623  :     if (g_pPrcmRestore == NULL) return;

  00004	e59f0140	 ldr         r0, [pc, #0x140]
  00008	e590e000	 ldr         lr, [r0]
  0000c	e35e0000	 cmp         lr, #0
  00010	0a000049	 beq         |$LN2@OALSavePrc|

; 624  : 
; 625  :     // save prcm restore registers
; 626  : 
; 627  :     OUTREG32(&g_pPrcmRestore->PRM_CLKSRC_CTRL,
; 628  :         INREG32(&g_pPrcmPrm->pOMAP_GLOBAL_PRM->PRM_CLKSRC_CTRL)
; 629  :         );

  00014	e59f212c	 ldr         r2, [pc, #0x12C]

; 630  : 
; 631  :     OUTREG32(&g_pPrcmRestore->PRM_CLKSEL,
; 632  :         INREG32(&g_pPrcmPrm->pOMAP_CLOCK_CONTROL_PRM->PRM_CLKSEL)
; 633  :         );
; 634  : 
; 635  :     OUTREG32(&g_pPrcmRestore->CM_CLKSEL_CORE,
; 636  :         INREG32(&g_pPrcmCm->pOMAP_CORE_CM->CM_CLKSEL_CORE)
; 637  :         );

  00018	e59f1124	 ldr         r1, [pc, #0x124]

; 638  : 
; 639  :     OUTREG32(&g_pPrcmRestore->CM_CLKSEL_WKUP,
; 640  :         INREG32(&g_pPrcmCm->pOMAP_WKUP_CM->CM_CLKSEL_WKUP)
; 641  :         );
; 642  : 
; 643  :     OUTREG32(&g_pPrcmRestore->CM_CLKEN_PLL,
; 644  :         INREG32(&g_pPrcmCm->pOMAP_CLOCK_CONTROL_CM->CM_CLKEN_PLL)
; 645  :         );
; 646  : 
; 647  :     //  ROM code polls for 23ms waiting for DPLL4 to lock and if autoidle is stored
; 648  :     //  then DPLL4 goes into bypass and the poll times out. This poll should not be there
; 649  :     //  in ROM code for a wake up reset, it is only needed for power on or warm reset.
; 650  : 
; 651  :     //  To avoid romcode 23ms delay clear auto idle setting in scratchpad register.
; 652  :     //  It is restored in  OALContextRestore function in oem_pm.c
; 653  :     OUTREG32(&g_pPrcmRestore->CM_AUTOIDLE_PLL, 0x0);

  0001c	e3a04000	 mov         r4, #0
  00020	e5923000	 ldr         r3, [r2]
  00024	e593302c	 ldr         r3, [r3, #0x2C]
  00028	e5933070	 ldr         r3, [r3, #0x70]
  0002c	e58e3000	 str         r3, [lr]
  00030	e5923000	 ldr         r3, [r2]
  00034	e5902000	 ldr         r2, [r0]
  00038	e5933034	 ldr         r3, [r3, #0x34]
  0003c	e5933040	 ldr         r3, [r3, #0x40]
  00040	e5823004	 str         r3, [r2, #4]
  00044	e5913000	 ldr         r3, [r1]
  00048	e5902000	 ldr         r2, [r0]
  0004c	e5933004	 ldr         r3, [r3, #4]
  00050	e5933040	 ldr         r3, [r3, #0x40]
  00054	e5823008	 str         r3, [r2, #8]
  00058	e5913000	 ldr         r3, [r1]
  0005c	e5902000	 ldr         r2, [r0]
  00060	e5933000	 ldr         r3, [r3]
  00064	e5933040	 ldr         r3, [r3, #0x40]
  00068	e582300c	 str         r3, [r2, #0xC]
  0006c	e5913000	 ldr         r3, [r1]
  00070	e5902000	 ldr         r2, [r0]
  00074	e5933034	 ldr         r3, [r3, #0x34]
  00078	e5933000	 ldr         r3, [r3]
  0007c	e5823010	 str         r3, [r2, #0x10]
  00080	e5903000	 ldr         r3, [r0]
  00084	e5834014	 str         r4, [r3, #0x14]

; 654  : 
; 655  :     OUTREG32(&g_pPrcmRestore->CM_CLKSEL1_PLL,
; 656  :         INREG32(&g_pPrcmCm->pOMAP_CLOCK_CONTROL_CM->CM_CLKSEL1_PLL)
; 657  :         );

  00088	e5913000	 ldr         r3, [r1]
  0008c	e5902000	 ldr         r2, [r0]
  00090	e5933034	 ldr         r3, [r3, #0x34]
  00094	e5933040	 ldr         r3, [r3, #0x40]
  00098	e5823018	 str         r3, [r2, #0x18]

; 658  : 
; 659  :     OUTREG32(&g_pPrcmRestore->CM_CLKSEL2_PLL,
; 660  :         INREG32(&g_pPrcmCm->pOMAP_CLOCK_CONTROL_CM->CM_CLKSEL2_PLL)
; 661  :         );

  0009c	e5913000	 ldr         r3, [r1]
  000a0	e5902000	 ldr         r2, [r0]
  000a4	e5933034	 ldr         r3, [r3, #0x34]
  000a8	e5933044	 ldr         r3, [r3, #0x44]
  000ac	e582301c	 str         r3, [r2, #0x1C]

; 662  : 
; 663  :     OUTREG32(&g_pPrcmRestore->CM_CLKSEL3_PLL,
; 664  :         INREG32(&g_pPrcmCm->pOMAP_CLOCK_CONTROL_CM->CM_CLKSEL3_PLL)
; 665  :         );

  000b0	e5913000	 ldr         r3, [r1]
  000b4	e5902000	 ldr         r2, [r0]
  000b8	e5933034	 ldr         r3, [r3, #0x34]
  000bc	e5933048	 ldr         r3, [r3, #0x48]
  000c0	e5823020	 str         r3, [r2, #0x20]

; 666  : 
; 667  :     OUTREG32(&g_pPrcmRestore->CM_CLKEN_PLL_MPU,
; 668  :         INREG32(&g_pPrcmCm->pOMAP_MPU_CM->CM_CLKEN_PLL_MPU)
; 669  :         );

  000c4	e5913000	 ldr         r3, [r1]
  000c8	e5902000	 ldr         r2, [r0]
  000cc	e5933014	 ldr         r3, [r3, #0x14]
  000d0	e5933004	 ldr         r3, [r3, #4]
  000d4	e5823024	 str         r3, [r2, #0x24]

; 670  : 
; 671  :     OUTREG32(&g_pPrcmRestore->CM_AUTOIDLE_PLL_MPU,
; 672  :         INREG32(&g_pPrcmCm->pOMAP_MPU_CM->CM_AUTOIDLE_PLL_MPU)
; 673  :         );

  000d8	e5913000	 ldr         r3, [r1]
  000dc	e5902000	 ldr         r2, [r0]
  000e0	e5933014	 ldr         r3, [r3, #0x14]
  000e4	e5933034	 ldr         r3, [r3, #0x34]
  000e8	e5823028	 str         r3, [r2, #0x28]

; 674  : 
; 675  :     OUTREG32(&g_pPrcmRestore->CM_CLKSEL1_PLL_MPU,
; 676  :         INREG32(&g_pPrcmCm->pOMAP_MPU_CM->CM_CLKSEL1_PLL_MPU)
; 677  :         );

  000ec	e5913000	 ldr         r3, [r1]
  000f0	e5902000	 ldr         r2, [r0]
  000f4	e5933014	 ldr         r3, [r3, #0x14]
  000f8	e5933040	 ldr         r3, [r3, #0x40]
  000fc	e582302c	 str         r3, [r2, #0x2C]

; 678  : 
; 679  :     OUTREG32(&g_pPrcmRestore->CM_CLKSEL2_PLL_MPU,
; 680  :         INREG32(&g_pPrcmCm->pOMAP_MPU_CM->CM_CLKSEL2_PLL_MPU)
; 681  :         );

  00100	e5913000	 ldr         r3, [r1]
  00104	e5902000	 ldr         r2, [r0]
  00108	e5933014	 ldr         r3, [r3, #0x14]
  0010c	e5933044	 ldr         r3, [r3, #0x44]
  00110	e5823030	 str         r3, [r2, #0x30]

; 682  : 
; 683  :     OUTREG32(&g_pPrcmRestore->CM_CLKSTCTRL_MPU,
; 684  :         INREG32(&g_pPrcmCm->pOMAP_MPU_CM->CM_CLKSTCTRL_MPU)
; 685  :         );

  00114	e5913000	 ldr         r3, [r1]
  00118	e5902000	 ldr         r2, [r0]
  0011c	e5933014	 ldr         r3, [r3, #0x14]
  00120	e5933048	 ldr         r3, [r3, #0x48]
  00124	e5823038	 str         r3, [r2, #0x38]

; 686  : 
; 687  :     OUTREG32(&g_pPrcmRestore->CM_CLKSTCTRL_CORE,
; 688  :         INREG32(&g_pPrcmCm->pOMAP_CORE_CM->CM_CLKSTCTRL_CORE)
; 689  :         );

  00128	e5913000	 ldr         r3, [r1]
  0012c	e5902000	 ldr         r2, [r0]
  00130	e5933004	 ldr         r3, [r3, #4]
  00134	e5933048	 ldr         r3, [r3, #0x48]
  00138	e582303c	 str         r3, [r2, #0x3C]
  0013c		 |$LN2@OALSavePrc|

; 690  : }

  0013c	e8bd4010	 ldmia       sp!, {r4, lr}
  00140	e12fff1e	 bx          lr
  00144		 |$LN7@OALSavePrc|
  00144		 |$LN8@OALSavePrc|
  00144	00000000	 DCD         |g_pPrcmCm|
  00148		 |$LN9@OALSavePrc|
  00148	00000000	 DCD         |g_pPrcmPrm|
  0014c		 |$LN10@OALSavePrc|
  0014c	00000000	 DCD         |g_pPrcmRestore|
  00150		 |$M47820|

			 ENDP  ; |OALSavePrcmContext|

	EXPORT	|OALSaveSdrcContext|
	IMPORT	|g_pSdrcRestore|

  00000			 AREA	 |.pdata|, PDATA
|$T47833| DCD	|$LN6@OALSaveSdr|
	DCD	0x40005e01
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |OALSaveSdrcContext| PROC

; 700  : {

  00000		 |$LN6@OALSaveSdr|
  00000	e52de004	 str         lr, [sp, #-4]!
  00004		 |$M47830|

; 701  :     // check for valid pointers
; 702  :     if (g_pSdrcRestore == NULL) return;

  00004	e59f0168	 ldr         r0, [pc, #0x168]
  00008	e5902000	 ldr         r2, [r0]
  0000c	e3520000	 cmp         r2, #0
  00010	0a000054	 beq         |$LN2@OALSaveSdr|

; 703  : 
; 704  :     OUTREG16(&g_pSdrcRestore->SYSCONFIG,
; 705  :         (UINT16)INREG32(&g_pSDRCRegs->SDRC_SYSCONFIG)
; 706  :         );

  00014	e59f1154	 ldr         r1, [pc, #0x154]

; 707  : 
; 708  :     OUTREG16(&g_pSdrcRestore->CS_CFG,
; 709  :         (UINT16)INREG32(&g_pSDRCRegs->SDRC_CS_CFG)
; 710  :         );
; 711  : 
; 712  :     OUTREG16(&g_pSdrcRestore->SHARING,
; 713  :         (UINT16)INREG32(&g_pSDRCRegs->SDRC_SHARING)
; 714  :         );
; 715  : 
; 716  :     OUTREG16(&g_pSdrcRestore->ERR_TYPE,
; 717  :         (UINT16)INREG32(&g_pSDRCRegs->SDRC_ERR_TYPE)
; 718  :         );
; 719  : 
; 720  :     OUTREG32(&g_pSdrcRestore->DLLA_CTRL,
; 721  :         INREG32(&g_pSDRCRegs->SDRC_DLLA_CTRL)
; 722  :         );
; 723  : 
; 724  :     OUTREG32(&g_pSdrcRestore->DLLB_CTRL,
; 725  :         INREG32(&g_pSDRCRegs->SDRC_DLLB_CTRL)
; 726  :         );
; 727  : 
; 728  :     OUTREG32(&g_pSdrcRestore->POWER,
; 729  :         INREG32(&g_pSDRCRegs->SDRC_POWER)
; 730  :         );
; 731  : 
; 732  :     OUTREG32(&g_pSdrcRestore->MCFG_0,
; 733  :         INREG32(&g_pSDRCRegs->SDRC_MCFG_0)
; 734  :         );
; 735  : 
; 736  :     OUTREG16(&g_pSdrcRestore->MR_0,
; 737  :         (UINT16)INREG32(&g_pSDRCRegs->SDRC_MR_0)
; 738  :         );
; 739  : 
; 740  :     OUTREG32(&g_pSdrcRestore->ACTIM_CTRLA_0,
; 741  :         INREG32(&g_pSDRCRegs->SDRC_ACTIM_CTRLA_0)
; 742  :         );
; 743  : 
; 744  :     OUTREG32(&g_pSdrcRestore->ACTIM_CTRLB_0,
; 745  :         INREG32(&g_pSDRCRegs->SDRC_ACTIM_CTRLB_0)
; 746  :         );
; 747  : 
; 748  :     OUTREG32(&g_pSdrcRestore->RFR_CTRL_0,
; 749  :         INREG32(&g_pSDRCRegs->SDRC_RFR_CTRL_0)
; 750  :         );
; 751  : 
; 752  :     OUTREG32(&g_pSdrcRestore->MCFG_1,
; 753  :         INREG32(&g_pSDRCRegs->SDRC_MCFG_1)
; 754  :         );
; 755  : 
; 756  :     OUTREG16(&g_pSdrcRestore->MR_1,
; 757  :         INREG32(&g_pSDRCRegs->SDRC_MR_1)
; 758  :         );
; 759  : 
; 760  :     OUTREG32(&g_pSdrcRestore->ACTIM_CTRLA_1,
; 761  :         INREG32(&g_pSDRCRegs->SDRC_ACTIM_CTRLA_1)
; 762  :         );
; 763  : 
; 764  :     OUTREG32(&g_pSdrcRestore->ACTIM_CTRLB_1,
; 765  :         INREG32(&g_pSDRCRegs->SDRC_ACTIM_CTRLB_1)
; 766  :         );
; 767  : 
; 768  :     OUTREG32(&g_pSdrcRestore->RFR_CTRL_1,
; 769  :         INREG32(&g_pSDRCRegs->SDRC_RFR_CTRL_1)
; 770  :         );
; 771  : 
; 772  :     OUTREG16(&g_pSdrcRestore->EMR1_0, 0);

  00018	e3a0e000	 mov         lr, #0
  0001c	e5913000	 ldr         r3, [r1]
  00020	e5933010	 ldr         r3, [r3, #0x10]
  00024	e1c230b0	 strh        r3, [r2]
  00028	e5913000	 ldr         r3, [r1]
  0002c	e5902000	 ldr         r2, [r0]
  00030	e5933040	 ldr         r3, [r3, #0x40]
  00034	e1c230b2	 strh        r3, [r2, #2]
  00038	e5913000	 ldr         r3, [r1]
  0003c	e5902000	 ldr         r2, [r0]
  00040	e5933044	 ldr         r3, [r3, #0x44]
  00044	e1c230b4	 strh        r3, [r2, #4]
  00048	e5913000	 ldr         r3, [r1]
  0004c	e5902000	 ldr         r2, [r0]
  00050	e593304c	 ldr         r3, [r3, #0x4C]
  00054	e1c230b6	 strh        r3, [r2, #6]
  00058	e5913000	 ldr         r3, [r1]
  0005c	e5902000	 ldr         r2, [r0]
  00060	e5933060	 ldr         r3, [r3, #0x60]
  00064	e5823008	 str         r3, [r2, #8]
  00068	e5913000	 ldr         r3, [r1]
  0006c	e5902000	 ldr         r2, [r0]
  00070	e5933068	 ldr         r3, [r3, #0x68]
  00074	e582300c	 str         r3, [r2, #0xC]
  00078	e5913000	 ldr         r3, [r1]
  0007c	e5902000	 ldr         r2, [r0]
  00080	e5933070	 ldr         r3, [r3, #0x70]
  00084	e5823010	 str         r3, [r2, #0x10]
  00088	e5913000	 ldr         r3, [r1]
  0008c	e5902000	 ldr         r2, [r0]
  00090	e5933080	 ldr         r3, [r3, #0x80]
  00094	e5823018	 str         r3, [r2, #0x18]
  00098	e5913000	 ldr         r3, [r1]
  0009c	e5902000	 ldr         r2, [r0]
  000a0	e5933084	 ldr         r3, [r3, #0x84]
  000a4	e1c231bc	 strh        r3, [r2, #0x1C]
  000a8	e5913000	 ldr         r3, [r1]
  000ac	e5902000	 ldr         r2, [r0]
  000b0	e593309c	 ldr         r3, [r3, #0x9C]
  000b4	e5823024	 str         r3, [r2, #0x24]
  000b8	e5913000	 ldr         r3, [r1]
  000bc	e5902000	 ldr         r2, [r0]
  000c0	e59330a0	 ldr         r3, [r3, #0xA0]
  000c4	e5823028	 str         r3, [r2, #0x28]
  000c8	e5913000	 ldr         r3, [r1]
  000cc	e5902000	 ldr         r2, [r0]
  000d0	e59330a4	 ldr         r3, [r3, #0xA4]
  000d4	e582302c	 str         r3, [r2, #0x2C]
  000d8	e5913000	 ldr         r3, [r1]
  000dc	e5902000	 ldr         r2, [r0]
  000e0	e59330b0	 ldr         r3, [r3, #0xB0]
  000e4	e5823034	 str         r3, [r2, #0x34]
  000e8	e5913000	 ldr         r3, [r1]
  000ec	e5902000	 ldr         r2, [r0]
  000f0	e59330b4	 ldr         r3, [r3, #0xB4]
  000f4	e1c233b8	 strh        r3, [r2, #0x38]
  000f8	e5913000	 ldr         r3, [r1]
  000fc	e5902000	 ldr         r2, [r0]
  00100	e59330c4	 ldr         r3, [r3, #0xC4]
  00104	e5823040	 str         r3, [r2, #0x40]
  00108	e5913000	 ldr         r3, [r1]
  0010c	e5902000	 ldr         r2, [r0]
  00110	e59330c8	 ldr         r3, [r3, #0xC8]
  00114	e5823044	 str         r3, [r2, #0x44]
  00118	e5913000	 ldr         r3, [r1]
  0011c	e5902000	 ldr         r2, [r0]
  00120	e59330d4	 ldr         r3, [r3, #0xD4]
  00124	e5823048	 str         r3, [r2, #0x48]
  00128	e5903000	 ldr         r3, [r0]
  0012c	e1c3e1be	 strh        lr, [r3, #0x1E]

; 773  :     OUTREG16(&g_pSdrcRestore->EMR2_0, 0);

  00130	e5903000	 ldr         r3, [r0]
  00134	e1c3e2b0	 strh        lr, [r3, #0x20]

; 774  :     OUTREG16(&g_pSdrcRestore->EMR3_0, 0);

  00138	e5903000	 ldr         r3, [r0]
  0013c	e1c3e2b2	 strh        lr, [r3, #0x22]

; 775  :     OUTREG16(&g_pSdrcRestore->EMR1_1, 0);

  00140	e5903000	 ldr         r3, [r0]
  00144	e1c3e3ba	 strh        lr, [r3, #0x3A]

; 776  :     OUTREG16(&g_pSdrcRestore->EMR2_1, 0);

  00148	e5903000	 ldr         r3, [r0]
  0014c	e1c3e3bc	 strh        lr, [r3, #0x3C]

; 777  :     OUTREG16(&g_pSdrcRestore->EMR3_1, 0);

  00150	e5903000	 ldr         r3, [r0]
  00154	e1c3e3be	 strh        lr, [r3, #0x3E]

; 778  :     OUTREG16(&g_pSdrcRestore->DCDL_1_CTRL, 0);

  00158	e5903000	 ldr         r3, [r0]
  0015c	e1c3e4bc	 strh        lr, [r3, #0x4C]

; 779  :     OUTREG16(&g_pSdrcRestore->DCDL_2_CTRL, 0);

  00160	e5903000	 ldr         r3, [r0]
  00164	e1c3e4be	 strh        lr, [r3, #0x4E]
  00168		 |$LN2@OALSaveSdr|

; 780  : }

  00168	e49de004	 ldr         lr, [sp], #4
  0016c	e12fff1e	 bx          lr
  00170		 |$LN7@OALSaveSdr|
  00170		 |$LN8@OALSaveSdr|
  00170	00000000	 DCD         |g_pSDRCRegs|
  00174		 |$LN9@OALSaveSdr|
  00174	00000000	 DCD         |g_pSdrcRestore|
  00178		 |$M47831|

			 ENDP  ; |OALSaveSdrcContext|

	EXPORT	|PrcmInit|
	EXPORT	|??_C@_1BM@IDHFLFIL@?$AA?$CL?$AAP?$AAr?$AAc?$AAm?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| [ DATA ] ; `string'
	EXPORT	|??_C@_1BM@IGMJLLMF@?$AA?9?$AAP?$AAr?$AAc?$AAm?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| [ DATA ] ; `string'
	IMPORT	|DeviceInitialize|
	IMPORT	|ClockInitialize|
	IMPORT	|DomainInitialize|
	IMPORT	|ResetInitialize|

  00000			 AREA	 |.pdata|, PDATA
|$T47844| DCD	|$LN5@PrcmInit|
	DCD	0x40001601

  00000			 AREA	 |.rdata|, DATA, READONLY
|??_C@_1BM@IDHFLFIL@?$AA?$CL?$AAP?$AAr?$AAc?$AAm?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| DCB "+"
	DCB	0x0, "P", 0x0, "r", 0x0, "c", 0x0, "m", 0x0, "I", 0x0, "n"
	DCB	0x0, "i", 0x0, "t", 0x0, "(", 0x0, ")", 0x0, 0xd, 0x0, 0xa
	DCB	0x0, 0x0, 0x0				; `string'

  00000			 AREA	 |.rdata|, DATA, READONLY
|??_C@_1BM@IGMJLLMF@?$AA?9?$AAP?$AAr?$AAc?$AAm?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| DCB "-"
	DCB	0x0, "P", 0x0, "r", 0x0, "c", 0x0, "m", 0x0, "I", 0x0, "n"
	DCB	0x0, "i", 0x0, "t", 0x0, "(", 0x0, ")", 0x0, 0xd, 0x0, 0xa
	DCB	0x0, 0x0, 0x0				; `string'
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmInit| PROC

; 792  : {

  00000		 |$LN5@PrcmInit|
  00000	e92d4010	 stmdb       sp!, {r4, lr}
  00004		 |$M47841|
  00004	e1a04000	 mov         r4, r0

; 793  :     OALMSG(1, (L"+PrcmInit()\r\n"));

  00008	e59f0044	 ldr         r0, [pc, #0x44]
  0000c	eb000000	 bl          NKDbgPrintfW

; 794  : 
; 795  :     // initialize global pointer to the PRCM registers
; 796  :     g_pPrcmPrm  = pInfo->pPrcmPrm;

  00010	e59f2038	 ldr         r2, [pc, #0x38]
  00014	e5943000	 ldr         r3, [r4]

; 797  :     g_pPrcmCm   = pInfo->pPrcmCm;

  00018	e59f102c	 ldr         r1, [pc, #0x2C]
  0001c	e5823000	 str         r3, [r2]
  00020	e5943004	 ldr         r3, [r4, #4]
  00024	e5813000	 str         r3, [r1]

; 798  : 
; 799  :     // initialize all internal data structures
; 800  :     ResetInitialize();

  00028	eb000000	 bl          ResetInitialize

; 801  :     DomainInitialize();

  0002c	eb000000	 bl          DomainInitialize

; 802  :     ClockInitialize();

  00030	eb000000	 bl          ClockInitialize

; 803  :     DeviceInitialize();

  00034	eb000000	 bl          DeviceInitialize

; 804  : 
; 805  :     OALMSG(1, (L"-PrcmInit()\r\n"));

  00038	e59f0008	 ldr         r0, [pc, #8]
  0003c	eb000000	 bl          NKDbgPrintfW

; 806  : }

  00040	e8bd4010	 ldmia       sp!, {r4, lr}
  00044	e12fff1e	 bx          lr
  00048		 |$LN6@PrcmInit|
  00048		 |$LN7@PrcmInit|
  00048	00000000	 DCD         |??_C@_1BM@IGMJLLMF@?$AA?9?$AAP?$AAr?$AAc?$AAm?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@|
  0004c		 |$LN8@PrcmInit|
  0004c	00000000	 DCD         |g_pPrcmCm|
  00050		 |$LN9@PrcmInit|
  00050	00000000	 DCD         |g_pPrcmPrm|
  00054		 |$LN10@PrcmInit|
  00054	00000000	 DCD         |??_C@_1BM@IDHFLFIL@?$AA?$CL?$AAP?$AAr?$AAc?$AAm?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@|
  00058		 |$M47842|

			 ENDP  ; |PrcmInit|

	EXPORT	|PrcmPostInit|
	EXPORT	|??_C@_1CE@FFFGKDPH@?$AA?9?$AAP?$AAr?$AAc?$AAm?$AAP?$AAo?$AAs?$AAt?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| [ DATA ] ; `string'
	EXPORT	|??_C@_1CE@JMJGFEAL@?$AA?$CL?$AAP?$AAr?$AAc?$AAm?$AAP?$AAo?$AAs?$AAt?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| [ DATA ] ; `string'
	IMPORT	|InitializeCriticalSection|

  00000			 AREA	 |.pdata|, PDATA
|$T47858| DCD	|$LN10@PrcmPostIn|
	DCD	0x40001501

  00000			 AREA	 |.rdata|, DATA, READONLY
|??_C@_1CE@FFFGKDPH@?$AA?9?$AAP?$AAr?$AAc?$AAm?$AAP?$AAo?$AAs?$AAt?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| DCB "-"
	DCB	0x0, "P", 0x0, "r", 0x0, "c", 0x0, "m", 0x0, "P", 0x0, "o"
	DCB	0x0, "s", 0x0, "t", 0x0, "I", 0x0, "n", 0x0, "i", 0x0, "t"
	DCB	0x0, "(", 0x0, ")", 0x0, 0xd, 0x0, 0xa, 0x0, 0x0, 0x0 ; `string'

  00000			 AREA	 |.rdata|, DATA, READONLY
|??_C@_1CE@JMJGFEAL@?$AA?$CL?$AAP?$AAr?$AAc?$AAm?$AAP?$AAo?$AAs?$AAt?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@| DCB "+"
	DCB	0x0, "P", 0x0, "r", 0x0, "c", 0x0, "m", 0x0, "P", 0x0, "o"
	DCB	0x0, "s", 0x0, "t", 0x0, "I", 0x0, "n", 0x0, "i", 0x0, "t"
	DCB	0x0, "(", 0x0, ")", 0x0, 0xd, 0x0, 0xa, 0x0, 0x0, 0x0 ; `string'
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmPostInit| PROC

; 816  : {

  00000		 |$LN10@PrcmPostIn|
  00000	e92d4030	 stmdb       sp!, {r4, r5, lr}
  00004		 |$M47855|

; 817  :     int i;
; 818  :     OALMSG(1, (L"+PrcmPostInit()\r\n"));

  00004	e59f0044	 ldr         r0, [pc, #0x44]
  00008	eb000000	 bl          NKDbgPrintfW
  0000c	e59f4038	 ldr         r4, [pc, #0x38]
  00010	e3a05006	 mov         r5, #6
  00014		 |$LL3@PrcmPostIn|

; 819  : 
; 820  :     // initialize synchronization objects
; 821  :     for (i = 0; i < Mutex_Count; ++i)
; 822  :         {
; 823  :         InitializeCriticalSection(&g_rgPrcmMutex[i]);

  00014	e1a00004	 mov         r0, r4
  00018	eb000000	 bl          InitializeCriticalSection
  0001c	e2844014	 add         r4, r4, #0x14
  00020	e2555001	 subs        r5, r5, #1
  00024	1afffffa	 bne         |$LL3@PrcmPostIn|

; 824  :         }
; 825  : 
; 826  :     // update flag indicating PRCM library is fully initialized
; 827  :     g_PrcmPostInit = TRUE;

  00028	e59f3018	 ldr         r3, [pc, #0x18]

; 828  : 
; 829  :     OALMSG(1, (L"-PrcmPostInit()\r\n"));

  0002c	e59f0010	 ldr         r0, [pc, #0x10]
  00030	e3a02001	 mov         r2, #1
  00034	e5832000	 str         r2, [r3]
  00038	eb000000	 bl          NKDbgPrintfW

; 830  : };

  0003c	e8bd4030	 ldmia       sp!, {r4, r5, lr}
  00040	e12fff1e	 bx          lr
  00044		 |$LN11@PrcmPostIn|
  00044		 |$LN12@PrcmPostIn|
  00044	00000000	 DCD         |??_C@_1CE@FFFGKDPH@?$AA?9?$AAP?$AAr?$AAc?$AAm?$AAP?$AAo?$AAs?$AAt?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@|
  00048		 |$LN13@PrcmPostIn|
  00048	00000000	 DCD         |g_PrcmPostInit|
  0004c		 |$LN14@PrcmPostIn|
  0004c	00000000	 DCD         |g_rgPrcmMutex|
  00050		 |$LN15@PrcmPostIn|
  00050	00000000	 DCD         |??_C@_1CE@JMJGFEAL@?$AA?$CL?$AAP?$AAr?$AAc?$AAm?$AAP?$AAo?$AAs?$AAt?$AAI?$AAn?$AAi?$AAt?$AA?$CI?$AA?$CJ?$AA?$AN?$AA?6?$AA?$AA@|
  00054		 |$M47856|

			 ENDP  ; |PrcmPostInit|

	EXPORT	|PrcmContextRestoreInit|
	IMPORT	|OALCPURestoreContext|
	IMPORT	|g_pContextRestore|

  00000			 AREA	 |.pdata|, PDATA
|$T47870| DCD	|$LN8@PrcmContex|
	DCD	0x40003101
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmContextRestoreInit| PROC

; 840  : {

  00000		 |$LN8@PrcmContex|
  00000	e92d4030	 stmdb       sp!, {r4, r5, lr}
  00004		 |$M47867|

; 841  :     // store the oem context restore address
; 842  :     if (g_pContextRestore == NULL) return;

  00004	e59f40b4	 ldr         r4, [pc, #0xB4]
  00008	e5943000	 ldr         r3, [r4]
  0000c	e3530000	 cmp         r3, #0
  00010	0a000023	 beq         |$LN1@PrcmContex|

; 843  : 
; 844  :     OUTREG32(&g_pContextRestore->BOOT_CONFIG_ADDR, 0);
; 845  : #pragma warning (push)
; 846  : #pragma warning (disable:4152) //disable warning that prevents using function pointers as data pointers
; 847  :     OUTREG32(&g_pContextRestore->PUBLIC_RESTORE_ADDR, OALVAtoPA(OALCPURestoreContext));

  00014	e59f00a0	 ldr         r0, [pc, #0xA0]
  00018	e3a05000	 mov         r5, #0
  0001c	e5835000	 str         r5, [r3]
  00020	eb000000	 bl          OALVAtoPA
  00024	e5943000	 ldr         r3, [r4]

; 848  : #pragma warning (pop)
; 849  : 
; 850  :     OUTREG32(&g_pContextRestore->SECURE_SRAM_RESTORE_ADDR, 0);
; 851  :     OUTREG32(&g_pContextRestore->SDRC_MODULE_SEMAPHORE, 0);
; 852  :     OUTREG32(&g_pContextRestore->OEM_CPU_INFO_DATA_PA, dwOEMMPUContextRestore);

  00028	e59f1088	 ldr         r1, [pc, #0x88]

; 853  :     OUTREG32(&g_pContextRestore->OEM_CPU_INFO_DATA_VA, g_pCPUInfo);
; 854  :     OUTREG32(&g_pContextRestore->PRCM_BLOCK_OFFSET, 0);
; 855  :     OUTREG32(&g_pContextRestore->SDRC_BLOCK_OFFSET, 0);
; 856  : 
; 857  :     if (g_pPrcmRestore != NULL)

  0002c	e59fe080	 ldr         lr, [pc, #0x80]
  00030	e5830004	 str         r0, [r3, #4]
  00034	e5943000	 ldr         r3, [r4]
  00038	e59f0070	 ldr         r0, [pc, #0x70]
  0003c	e5835008	 str         r5, [r3, #8]
  00040	e5943000	 ldr         r3, [r4]
  00044	e583500c	 str         r5, [r3, #0xC]
  00048	e5942000	 ldr         r2, [r4]
  0004c	e5913000	 ldr         r3, [r1]
  00050	e582301c	 str         r3, [r2, #0x1C]
  00054	e5942000	 ldr         r2, [r4]
  00058	e5903000	 ldr         r3, [r0]
  0005c	e5823020	 str         r3, [r2, #0x20]
  00060	e5943000	 ldr         r3, [r4]
  00064	e5835010	 str         r5, [r3, #0x10]
  00068	e5943000	 ldr         r3, [r4]
  0006c	e5835014	 str         r5, [r3, #0x14]
  00070	e59e3000	 ldr         r3, [lr]
  00074	e3530000	 cmp         r3, #0

; 858  :         {
; 859  :         OUTREG32(&g_pContextRestore->PRCM_BLOCK_OFFSET,
; 860  :             (UINT)g_pPrcmRestore - (UINT)g_pContextRestore
; 861  :             );

  00078	15942000	 ldrne       r2, [r4]
  0007c	10433002	 subne       r3, r3, r2
  00080	15823010	 strne       r3, [r2, #0x10]

; 862  :         OALSavePrcmContext();

  00084	1b000000	 blne        OALSavePrcmContext

; 863  :         }
; 864  : 
; 865  :     if (g_pSdrcRestore != NULL)

  00088	e59f301c	 ldr         r3, [pc, #0x1C]
  0008c	e5933000	 ldr         r3, [r3]
  00090	e3530000	 cmp         r3, #0

; 866  :         {
; 867  :         OUTREG32(&g_pContextRestore->SDRC_BLOCK_OFFSET,
; 868  :             (UINT)g_pSdrcRestore - (UINT)g_pContextRestore
; 869  :             );

  00094	15942000	 ldrne       r2, [r4]
  00098	10433002	 subne       r3, r3, r2
  0009c	15823014	 strne       r3, [r2, #0x14]

; 870  :         OALSaveSdrcContext();

  000a0	1b000000	 blne        OALSaveSdrcContext
  000a4		 |$LN1@PrcmContex|

; 871  :         }
; 872  : }

  000a4	e8bd4030	 ldmia       sp!, {r4, r5, lr}
  000a8	e12fff1e	 bx          lr
  000ac		 |$LN9@PrcmContex|
  000ac		 |$LN10@PrcmContex|
  000ac	00000000	 DCD         |g_pSdrcRestore|
  000b0		 |$LN11@PrcmContex|
  000b0	00000000	 DCD         |g_pCPUInfo|
  000b4		 |$LN12@PrcmContex|
  000b4	00000000	 DCD         |g_pPrcmRestore|
  000b8		 |$LN13@PrcmContex|
  000b8	00000000	 DCD         |dwOEMMPUContextRestore|
  000bc		 |$LN14@PrcmContex|
  000bc	00000000	 DCD         |OALCPURestoreContext|
  000c0		 |$LN15@PrcmContex|
  000c0	00000000	 DCD         |g_pContextRestore|
  000c4		 |$M47868|

			 ENDP  ; |PrcmContextRestoreInit|

	EXPORT	|PrcmContextRestore|

  00000			 AREA	 |.pdata|, PDATA
|$T47884| DCD	|$LN5@PrcmContex@2|
	DCD	0x40002001
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmContextRestore| PROC

; 882  : {

  00000		 |$LN5@PrcmContex@2|
  00000	e52de004	 str         lr, [sp, #-4]!
  00004		 |$M47881|

; 883  : 
; 884  : #pragma warning (push)
; 885  : #pragma warning (disable:4152) //disable warning that prevents using function pointers as data pointers
; 886  :     memcpy(fnCpuStart, OALCPUStart, (UINT)OALCPUEnd - (UINT)OALCPUStart);

  00004	e59f3070	 ldr         r3, [pc, #0x70]
  00008	e59f2068	 ldr         r2, [pc, #0x68]
  0000c	e59fe060	 ldr         lr, [pc, #0x60]
  00010	e5930000	 ldr         r0, [r3]
  00014	e1a01002	 mov         r1, r2
  00018	e04e2002	 sub         r2, lr, r2
  0001c	eb000000	 bl          memcpy

; 887  : #pragma warning (pop)
; 888  : 
; 889  :     OUTREG32(&g_pPrcmCm->pOMAP_CORE_CM->CM_CLKSTCTRL_CORE,
; 890  :         INREG32(&g_pPrcmRestore->CM_CLKSTCTRL_CORE)
; 891  :         );

  00020	e59fe048	 ldr         lr, [pc, #0x48]
  00024	e59f0040	 ldr         r0, [pc, #0x40]
  00028	e59e3000	 ldr         r3, [lr]
  0002c	e5901000	 ldr         r1, [r0]
  00030	e5932004	 ldr         r2, [r3, #4]
  00034	e591303c	 ldr         r3, [r1, #0x3C]
  00038	e5823048	 str         r3, [r2, #0x48]

; 892  : 
; 893  :     OUTREG32(&g_pPrcmCm->pOMAP_MPU_CM->CM_CLKSTCTRL_MPU,
; 894  :         INREG32(&g_pPrcmRestore->CM_CLKSTCTRL_MPU)
; 895  :         );

  0003c	e59e3000	 ldr         r3, [lr]
  00040	e5901000	 ldr         r1, [r0]
  00044	e5932014	 ldr         r2, [r3, #0x14]
  00048	e5913038	 ldr         r3, [r1, #0x38]
  0004c	e5823048	 str         r3, [r2, #0x48]

; 896  : 
; 897  :    OUTREG32(&g_pPrcmCm->pOMAP_WKUP_CM->CM_CLKSEL_WKUP,
; 898  :         INREG32(&g_pPrcmRestore->CM_CLKSEL_WKUP)
; 899  :         );

  00050	e59e3000	 ldr         r3, [lr]
  00054	e5901000	 ldr         r1, [r0]
  00058	e5932000	 ldr         r2, [r3]
  0005c	e591300c	 ldr         r3, [r1, #0xC]
  00060	e5823040	 str         r3, [r2, #0x40]

; 900  : }

  00064	e49de004	 ldr         lr, [sp], #4
  00068	e12fff1e	 bx          lr
  0006c		 |$LN6@PrcmContex@2|
  0006c		 |$LN7@PrcmContex@2|
  0006c	00000000	 DCD         |g_pPrcmRestore|
  00070		 |$LN8@PrcmContex@2|
  00070	00000000	 DCD         |g_pPrcmCm|
  00074		 |$LN9@PrcmContex@2|
  00074	00000000	 DCD         |OALCPUEnd|
  00078		 |$LN10@PrcmContex@2|
  00078	00000000	 DCD         |OALCPUStart|
  0007c		 |$LN11@PrcmContex@2|
  0007c	00000000	 DCD         |fnCpuStart|
  00080		 |$M47882|

			 ENDP  ; |PrcmContextRestore|

	EXPORT	|PrcmSuspend|
	IMPORT	|OALRestoreAllVfpNeonRegisters|
	IMPORT	|OALTimerStart|
	IMPORT	|PrcmProcessPostMpuWakeup|
	IMPORT	|OALWakeupLatency_PopState|
	IMPORT	|PrcmRegsSnapshot|
	IMPORT	|PrcmSaveRefCounts|
	IMPORT	|OALWakeupLatency_SaveSnapshot|
	IMPORT	|g_PrcmDebugSuspendResume|
	IMPORT	|OALWakeupLatency_PushState|
	IMPORT	|OALContextSave|
	IMPORT	|OALWakeupLatency_IsChipOff|
	IMPORT	|OALWakeupLatency_GetSuspendState|
	IMPORT	|PrcmDeviceEnableClocksKernel|
	IMPORT	|OALTimerSetReg|
	IMPORT	|g_oalTimerIrq|
	IMPORT	|OALSaveAllVfpNeonRegisters|

  00000			 AREA	 |.pdata|, PDATA
|$T47911| DCD	|$LN10@PrcmSuspen|
	DCD	0x4000a702
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |PrcmSuspend| PROC

; 912  : {

  00000		 |$LN10@PrcmSuspen|
  00000	e92d4ff0	 stmdb       sp!, {r4 - r11, lr}
  00004	e24dd004	 sub         sp, sp, #4
  00008		 |$M47908|

; 913  :     DWORD latencyState;
; 914  :     UINT32 prevCoreState;
; 915  :     UINT32 prevMpuState;
; 916  :     UINT32 prevPerState;
; 917  :     UINT32 prevMpuPerNeonDssState;
; 918  :     UINT32 prevCoreCamUsbSgxState;
; 919  :     
; 920  :     UINT32 irq = (UINT32) OAL_INTR_IRQ_UNDEFINED;
; 921  :     BOOL isTimerIntrPending = FALSE;
; 922  :     
; 923  : 	OALSaveAllVfpNeonRegisters(VfpNeonSave);

  00008	e59f0270	 ldr         r0, [pc, #0x270]
  0000c	e3a06000	 mov         r6, #0
  00010	e58d6000	 str         r6, [sp]
  00014	eb000000	 bl          OALSaveAllVfpNeonRegisters

; 924  : 
; 925  :     //--------------------------------------------------------------------------
; 926  :     // perform power down sequence
; 927  :     //--------------------------------------------------------------------------
; 928  : 
; 929  :     // Disable match interrupt
; 930  :     irq = INREG32(&g_pIntr->pICLRegs->INTC_SIR_IRQ);

  00018	e59f5278	 ldr         r5, [pc, #0x278]

; 931  :     if (irq == g_oalTimerIrq)

  0001c	e59f3270	 ldr         r3, [pc, #0x270]
  00020	e59f425c	 ldr         r4, [pc, #0x25C]
  00024	e5952000	 ldr         r2, [r5]
  00028	e5931000	 ldr         r1, [r3]
  0002c	e5923000	 ldr         r3, [r2]
  00030	e5933040	 ldr         r3, [r3, #0x40]
  00034	e1530001	 cmp         r3, r1
  00038	1a00000d	 bne         |$LN5@PrcmSuspen|

; 932  :     {
; 933  :         isTimerIntrPending = TRUE;           
; 934  :         OALTimerSetReg(&g_pTimerRegs->TISR, GPTIMER_TIER_MATCH);

  0003c	e5943000	 ldr         r3, [r4]
  00040	e3a02001	 mov         r2, #1
  00044	e3a01001	 mov         r1, #1
  00048	e2830018	 add         r0, r3, #0x18
  0004c	e58d2000	 str         r2, [sp]
  00050	eb000000	 bl          OALTimerSetReg

; 935  :         OUTREG32(&g_pIntr->pICLRegs->INTC_CONTROL, IC_CNTL_NEW_IRQ);

  00054	e5953000	 ldr         r3, [r5]
  00058	e3a02001	 mov         r2, #1

; 936  :         OALTimerSetReg(&g_pTimerRegs->TIER, 0);

  0005c	e3a01000	 mov         r1, #0
  00060	e5933000	 ldr         r3, [r3]
  00064	e5832048	 str         r2, [r3, #0x48]
  00068	e5943000	 ldr         r3, [r4]
  0006c	e283001c	 add         r0, r3, #0x1C
  00070	eb000000	 bl          OALTimerSetReg
  00074		 |$LN5@PrcmSuspen|

; 937  :     }
; 938  : 
; 939  :     PrcmDeviceEnableClocksKernel(OMAP_DEVICE_GPTIMER1, FALSE);

  00074	e3a01000	 mov         r1, #0
  00078	e3a00024	 mov         r0, #0x24
  0007c	eb000000	 bl          PrcmDeviceEnableClocksKernel

; 940  : 
; 941  : 	// clear previous power state registers
; 942  :     OUTREG32(&g_pPrcmPrm->pOMAP_MPU_PRM->PM_PREPWSTST_MPU, 0);

  00080	e59f5200	 ldr         r5, [pc, #0x200]
  00084	e3a02000	 mov         r2, #0
  00088	e5953000	 ldr         r3, [r5]
  0008c	e5933014	 ldr         r3, [r3, #0x14]
  00090	e58320e8	 str         r2, [r3, #0xE8]

; 943  :     OUTREG32(&g_pPrcmPrm->pOMAP_CORE_PRM->PM_PREPWSTST_CORE, 0);

  00094	e5953000	 ldr         r3, [r5]
  00098	e5933004	 ldr         r3, [r3, #4]
  0009c	e58320e8	 str         r2, [r3, #0xE8]

; 944  :     OUTREG32(&g_pPrcmPrm->pOMAP_PER_PRM->PM_PREPWSTST_PER, 0);

  000a0	e5953000	 ldr         r3, [r5]
  000a4	e5933008	 ldr         r3, [r3, #8]
  000a8	e58320e8	 str         r2, [r3, #0xE8]

; 945  :     OUTREG32(&g_pPrcmPrm->pOMAP_NEON_PRM->PM_PREPWSTST_NEON, 0);

  000ac	e5953000	 ldr         r3, [r5]
  000b0	e593301c	 ldr         r3, [r3, #0x1C]
  000b4	e58320e8	 str         r2, [r3, #0xE8]

; 946  :     OUTREG32(&g_pPrcmPrm->pOMAP_DSS_PRM->PM_PREPWSTST_DSS, 0);

  000b8	e5953000	 ldr         r3, [r5]
  000bc	e5933018	 ldr         r3, [r3, #0x18]
  000c0	e58320e8	 str         r2, [r3, #0xE8]

; 947  :     OUTREG32(&g_pPrcmPrm->pOMAP_CAM_PRM->PM_PREPWSTST_CAM, 0);

  000c4	e5953000	 ldr         r3, [r5]
  000c8	e5933024	 ldr         r3, [r3, #0x24]
  000cc	e58320e8	 str         r2, [r3, #0xE8]

; 948  :     OUTREG32(&g_pPrcmPrm->pOMAP_USBHOST_PRM->PM_PREPWSTST_USBHOST, 0);

  000d0	e5953000	 ldr         r3, [r5]
  000d4	e593300c	 ldr         r3, [r3, #0xC]
  000d8	e58320e8	 str         r2, [r3, #0xE8]

; 949  :     OUTREG32(&g_pPrcmPrm->pOMAP_SGX_PRM->PM_PREPWSTST_SGX, 0);

  000dc	e5953000	 ldr         r3, [r5]
  000e0	e5933028	 ldr         r3, [r3, #0x28]
  000e4	e58320e8	 str         r2, [r3, #0xE8]

; 950  : 
; 951  :     // use the latency module to transition to a valid sleep state
; 952  :     latencyState = OALWakeupLatency_GetSuspendState();

  000e8	eb000000	 bl          OALWakeupLatency_GetSuspendState
  000ec	e1a06000	 mov         r6, r0

; 953  :     if (OALWakeupLatency_IsChipOff(latencyState))

  000f0	eb000000	 bl          OALWakeupLatency_IsChipOff
  000f4	e3500000	 cmp         r0, #0
  000f8	0a000002	 beq         |$LN3@PrcmSuspen|

; 954  :         {
; 955  :         if (!OALContextSave())

  000fc	eb000000	 bl          OALContextSave
  00100	e3500000	 cmp         r0, #0
  00104	0a00004a	 beq         |$cleanUp$47431|
  00108		 |$LN3@PrcmSuspen|

; 956  :             {
; 957  :             // wake-up will fail so just return
; 958  :             goto cleanUp;
; 959  :             }
; 960  :         }
; 961  :     OALWakeupLatency_PushState(latencyState);

  00108	e1a00006	 mov         r0, r6
  0010c	eb000000	 bl          OALWakeupLatency_PushState

; 962  : 
; 963  : 
; 964  :     // Move SoC/CPU to idle mode
; 965  :     
; 966  : 
; 967  : #ifndef SHIP_BUILD
; 968  :     if (g_PrcmDebugSuspendResume)

  00110	e59f3178	 ldr         r3, [pc, #0x178]
  00114	e5933000	 ldr         r3, [r3]
  00118	e3530000	 cmp         r3, #0
  0011c	0a000002	 beq         |$LN2@PrcmSuspen|

; 969  :     {
; 970  :         OALWakeupLatency_SaveSnapshot();

  00120	eb000000	 bl          OALWakeupLatency_SaveSnapshot

; 971  :         PrcmSaveRefCounts();

  00124	eb000000	 bl          PrcmSaveRefCounts

; 972  :         PrcmRegsSnapshot();

  00128	eb000000	 bl          PrcmRegsSnapshot
  0012c		 |$LN2@PrcmSuspen|

; 973  : 	}
; 974  : #endif
; 975  : 		
; 976  :     PrcmDeviceEnableClocksKernel(OMAP_DEVICE_OMAPCTRL, FALSE);

  0012c	e3a01000	 mov         r1, #0
  00130	e3a00004	 mov         r0, #4
  00134	eb000000	 bl          PrcmDeviceEnableClocksKernel

; 977  : 
; 978  :     // Move SoC/CPU to idle mode (suspend)
; 979  :     fnOALCPUIdle(g_pCPUInfo);

  00138	e59f214c	 ldr         r2, [pc, #0x14C]
  0013c	e5923008	 ldr         r3, [r2, #8]
  00140	e5920000	 ldr         r0, [r2]
  00144	e1a0e00f	 mov         lr, pc
  00148	e12fff13	 bx          r3

; 980  : 
; 981  :     // resume starts here...
; 982  :     PrcmDeviceEnableClocksKernel(OMAP_DEVICE_OMAPCTRL, TRUE);

  0014c	e3a01001	 mov         r1, #1
  00150	e3a00004	 mov         r0, #4
  00154	eb000000	 bl          PrcmDeviceEnableClocksKernel

; 983  : 
; 984  :     OALWakeupLatency_PopState();

  00158	eb000000	 bl          OALWakeupLatency_PopState

; 985  : 
; 986  :     prevMpuState = INREG32(&g_pPrcmPrm->pOMAP_MPU_PRM->PM_PREPWSTST_MPU);

  0015c	e5955000	 ldr         r5, [r5]
  00160	e5953014	 ldr         r3, [r5, #0x14]

; 987  :     prevCoreState = INREG32(&g_pPrcmPrm->pOMAP_CORE_PRM->PM_PREPWSTST_CORE);

  00164	e5952004	 ldr         r2, [r5, #4]

; 988  :     prevPerState = INREG32(&g_pPrcmPrm->pOMAP_PER_PRM->PM_PREPWSTST_PER);

  00168	e5950008	 ldr         r0, [r5, #8]

; 989  : 
; 990  :     prevMpuPerNeonDssState =  (prevMpuState & 0xFF);
; 991  :     prevMpuPerNeonDssState |= ((INREG32(&g_pPrcmPrm->pOMAP_PER_PRM->PM_PREPWSTST_PER) & 0xFF) << 8);    
; 992  :     prevMpuPerNeonDssState |= ((INREG32(&g_pPrcmPrm->pOMAP_NEON_PRM->PM_PREPWSTST_NEON) & 0xFF) << 16);    

  0016c	e593a0e8	 ldr         r10, [r3, #0xE8]
  00170	e595e01c	 ldr         lr, [r5, #0x1C]

; 993  :     prevMpuPerNeonDssState |= ((INREG32(&g_pPrcmPrm->pOMAP_DSS_PRM->PM_PREPWSTST_DSS) & 0xFF) << 24);    

  00174	e59210e8	 ldr         r1, [r2, #0xE8]
  00178	e5954018	 ldr         r4, [r5, #0x18]

; 994  : 
; 995  :     prevCoreCamUsbSgxState = (prevCoreState & 0xFF);
; 996  :     prevCoreCamUsbSgxState |= ((INREG32(&g_pPrcmPrm->pOMAP_CAM_PRM->PM_PREPWSTST_CAM) & 0xFF) << 8);    

  0017c	e59020e8	 ldr         r2, [r0, #0xE8]
  00180	e5953024	 ldr         r3, [r5, #0x24]
  00184	e59080e8	 ldr         r8, [r0, #0xE8]

; 997  :     prevCoreCamUsbSgxState |= ((INREG32(&g_pPrcmPrm->pOMAP_USBHOST_PRM->PM_PREPWSTST_USBHOST) & 0xFF) << 16);    

  00188	e59e90e8	 ldr         r9, [lr, #0xE8]
  0018c	e594b0e8	 ldr         r11, [r4, #0xE8]
  00190	e595000c	 ldr         r0, [r5, #0xC]
  00194	e59330e8	 ldr         r3, [r3, #0xE8]

; 998  :     prevCoreCamUsbSgxState |= ((INREG32(&g_pPrcmPrm->pOMAP_SGX_PRM->PM_PREPWSTST_SGX) & 0xFF) << 24);    

  00198	e5956028	 ldr         r6, [r5, #0x28]
  0019c	e59070e8	 ldr         r7, [r0, #0xE8]
  001a0	e20300ff	 and         r0, r3, #0xFF
  001a4	e20130ff	 and         r3, r1, #0xFF
  001a8	e20a50ff	 and         r5, r10, #0xFF
  001ac	e208e0ff	 and         lr, r8, #0xFF
  001b0	e1834400	 orr         r4, r3, r0, lsl #8
  001b4	e20900ff	 and         r0, r9, #0xFF
  001b8	e185e40e	 orr         lr, r5, lr, lsl #8
  001bc	e18e5800	 orr         r5, lr, r0, lsl #16
  001c0	e59660e8	 ldr         r6, [r6, #0xE8]
  001c4	e20730ff	 and         r3, r7, #0xFF

; 999  :     
; 1000 : 
; 1001 :     OALContextRestore(prevMpuState, prevCoreState, prevPerState);

  001c8	e1a0000a	 mov         r0, r10
  001cc	e1844803	 orr         r4, r4, r3, lsl #16
  001d0	eb000000	 bl          OALContextRestore

; 1002 : 
; 1003 :     PrcmProcessPostMpuWakeup();

  001d4	eb000000	 bl          PrcmProcessPostMpuWakeup

; 1004 : 
; 1005 :     OALLED(LED_IDX_MPU_PREV_STATE, INREG32(&g_pPrcmPrm->pOMAP_MPU_PRM->PM_PREPWSTST_MPU));

  001d8	e59f70a8	 ldr         r7, [pc, #0xA8]
  001dc	e3a00018	 mov         r0, #0x18
  001e0	e5973000	 ldr         r3, [r7]
  001e4	e5933014	 ldr         r3, [r3, #0x14]
  001e8	e59310e8	 ldr         r1, [r3, #0xE8]
  001ec	eb000000	 bl          OEMWriteDebugLED

; 1006 :     OALLED(LED_IDX_CORE_PREV_STATE, INREG32(&g_pPrcmPrm->pOMAP_CORE_PRM->PM_PREPWSTST_CORE));

  001f0	e5973000	 ldr         r3, [r7]
  001f4	e3a0001a	 mov         r0, #0x1A
  001f8	e5933004	 ldr         r3, [r3, #4]
  001fc	e59310e8	 ldr         r1, [r3, #0xE8]
  00200	eb000000	 bl          OEMWriteDebugLED

; 1007 :     OALLED(LED_IDX_PER_PREV_STATE, INREG32(&g_pPrcmPrm->pOMAP_PER_PRM->PM_PREPWSTST_PER));

  00204	e5973000	 ldr         r3, [r7]
  00208	e3a00019	 mov         r0, #0x19
  0020c	e5933008	 ldr         r3, [r3, #8]
  00210	e59310e8	 ldr         r1, [r3, #0xE8]
  00214	eb000000	 bl          OEMWriteDebugLED

; 1008 :     OALLED(LED_IDX_CORE_CAM_USB_SGX_PREV_STATE, prevCoreCamUsbSgxState);

  00218	e1841c06	 orr         r1, r4, r6, lsl #24
  0021c	e3a00002	 mov         r0, #2
  00220	eb000000	 bl          OEMWriteDebugLED

; 1009 :     OALLED(LED_IDX_MPU_PER_NEON_DSS_PREV_STATE, prevMpuPerNeonDssState);

  00224	e1851c0b	 orr         r1, r5, r11, lsl #24
  00228	e3a00003	 mov         r0, #3
  0022c	eb000000	 bl          OEMWriteDebugLED
  00230	e59f404c	 ldr         r4, [pc, #0x4C]
  00234		 |$cleanUp$47431|

; 1010 : 
; 1011 : cleanUp:
; 1012 : 
; 1013 :     // restart GPTIMER1
; 1014 :     PrcmDeviceEnableClocksKernel(OMAP_DEVICE_GPTIMER1, TRUE);

  00234	e3a01001	 mov         r1, #1
  00238	e3a00024	 mov         r0, #0x24
  0023c	eb000000	 bl          PrcmDeviceEnableClocksKernel

; 1015 :     
; 1016 :     if (isTimerIntrPending)

  00240	e59d3000	 ldr         r3, [sp]
  00244	e3530000	 cmp         r3, #0
  00248	0a000006	 beq         |$LN1@PrcmSuspen|

; 1017 :         OALTimerSetReg(&g_pTimerRegs->TMAR, OALTimerGetReg(&g_pTimerRegs->TCRR)+2);

  0024c	e5943000	 ldr         r3, [r4]
  00250	e2830028	 add         r0, r3, #0x28
  00254	eb000000	 bl          OALTimerGetReg
  00258	e5943000	 ldr         r3, [r4]
  0025c	e2801002	 add         r1, r0, #2
  00260	e2830038	 add         r0, r3, #0x38
  00264	eb000000	 bl          OALTimerSetReg
  00268		 |$LN1@PrcmSuspen|

; 1018 : 	
; 1019 :     OALTimerStart();

  00268	eb000000	 bl          OALTimerStart

; 1020 : 	
; 1021 :     // UNDONE:
; 1022 :     //   Need to update curridlehigh and curridlelow to track cpu loads
; 1023 : 
; 1024 : 	OALRestoreAllVfpNeonRegisters(VfpNeonSave);

  0026c	e59f000c	 ldr         r0, [pc, #0xC]
  00270	eb000000	 bl          OALRestoreAllVfpNeonRegisters

; 1025 : 
; 1026 : }

  00274	e28dd004	 add         sp, sp, #4
  00278	e8bd4ff0	 ldmia       sp!, {r4 - r11, lr}
  0027c	e12fff1e	 bx          lr
  00280		 |$LN11@PrcmSuspen|
  00280		 |$LN12@PrcmSuspen|
  00280	00000000	 DCD         |VfpNeonSave|
  00284		 |$LN13@PrcmSuspen|
  00284	00000000	 DCD         |g_pTimerRegs|
  00288		 |$LN14@PrcmSuspen|
  00288	00000000	 DCD         |g_pPrcmPrm|
  0028c		 |$LN15@PrcmSuspen|
  0028c	00000000	 DCD         |g_pCPUInfo|
  00290		 |$LN16@PrcmSuspen|
  00290	00000000	 DCD         |g_PrcmDebugSuspendResume|
  00294		 |$LN17@PrcmSuspen|
  00294	00000000	 DCD         |g_oalTimerIrq|
  00298		 |$LN18@PrcmSuspen|
  00298	00000000	 DCD         |g_pIntr|
  0029c		 |$M47909|

			 ENDP  ; |PrcmSuspend|

	EXPORT	|OALIoCtlPrcmDeviceGetDeviceManagementTable|
	EXPORT	|??_C@_1GO@KIJCCOCF@?$AA?9?$AAO?$AAA?$AAL?$AAI?$AAo?$AAC?$AAt?$AAl?$AAP?$AAr?$AAc?$AAm?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAG?$AAe?$AAt?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAM?$AAa?$AAn?$AAa@| [ DATA ] ; `string'
	EXPORT	|??_C@_1FM@ELGNEBJK@?$AA?$CL?$AAO?$AAA?$AAL?$AAI?$AAo?$AAC?$AAt?$AAl?$AAP?$AAr?$AAc?$AAm?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAG?$AAe?$AAt?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAM?$AAa?$AAn?$AAa@| [ DATA ] ; `string'
	IMPORT	|PrcmDeviceEnableIClock|
	IMPORT	|PrcmDeviceEnableClocks|
	IMPORT	|PrcmClockGetSystemClockFrequency|
	IMPORT	|OALMux_UpdateOnDeviceStateChange|
	IMPORT	|PrcmDeviceGetContextState|
	IMPORT	|PrcmDeviceEnableAutoIdle|
	IMPORT	|PrcmDeviceSetSourceClocks|
	IMPORT	|PrcmDeviceEnableFClock|
	IMPORT	|dpCurSettings|

  00000			 AREA	 |.pdata|, PDATA
|$T47935| DCD	|$LN12@OALIoCtlPr|
	DCD	0x40003801

  00000			 AREA	 |.rdata|, DATA, READONLY
|??_C@_1GO@KIJCCOCF@?$AA?9?$AAO?$AAA?$AAL?$AAI?$AAo?$AAC?$AAt?$AAl?$AAP?$AAr?$AAc?$AAm?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAG?$AAe?$AAt?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAM?$AAa?$AAn?$AAa@| DCB "-"
	DCB	0x0, "O", 0x0, "A", 0x0, "L", 0x0, "I", 0x0, "o", 0x0, "C"
	DCB	0x0, "t", 0x0, "l", 0x0, "P", 0x0, "r", 0x0, "c", 0x0, "m"
	DCB	0x0, "D", 0x0, "e", 0x0, "v", 0x0, "i", 0x0, "c", 0x0, "e"
	DCB	0x0, "G", 0x0, "e", 0x0, "t", 0x0, "D", 0x0, "e", 0x0, "v"
	DCB	0x0, "i", 0x0, "c", 0x0, "e", 0x0, "M", 0x0, "a", 0x0, "n"
	DCB	0x0, "a", 0x0, "g", 0x0, "e", 0x0, "m", 0x0, "e", 0x0, "n"
	DCB	0x0, "t", 0x0, "T", 0x0, "a", 0x0, "b", 0x0, "l", 0x0, "e"
	DCB	0x0, "(", 0x0, "r", 0x0, "c", 0x0, " ", 0x0, "=", 0x0, " "
	DCB	0x0, "%", 0x0, "d", 0x0, ")", 0x0, 0xd, 0x0, 0xa, 0x0, 0x0
	DCB	0x0					; `string'

  00000			 AREA	 |.rdata|, DATA, READONLY
|??_C@_1FM@ELGNEBJK@?$AA?$CL?$AAO?$AAA?$AAL?$AAI?$AAo?$AAC?$AAt?$AAl?$AAP?$AAr?$AAc?$AAm?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAG?$AAe?$AAt?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAM?$AAa?$AAn?$AAa@| DCB "+"
	DCB	0x0, "O", 0x0, "A", 0x0, "L", 0x0, "I", 0x0, "o", 0x0, "C"
	DCB	0x0, "t", 0x0, "l", 0x0, "P", 0x0, "r", 0x0, "c", 0x0, "m"
	DCB	0x0, "D", 0x0, "e", 0x0, "v", 0x0, "i", 0x0, "c", 0x0, "e"
	DCB	0x0, "G", 0x0, "e", 0x0, "t", 0x0, "D", 0x0, "e", 0x0, "v"
	DCB	0x0, "i", 0x0, "c", 0x0, "e", 0x0, "M", 0x0, "a", 0x0, "n"
	DCB	0x0, "a", 0x0, "g", 0x0, "e", 0x0, "m", 0x0, "e", 0x0, "n"
	DCB	0x0, "t", 0x0, "T", 0x0, "a", 0x0, "b", 0x0, "l", 0x0, "e"
	DCB	0x0, 0xd, 0x0, 0xa, 0x0, 0x0, 0x0	; `string'
; Function compile flags: /Ogspy

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |OALIoCtlPrcmDeviceGetDeviceManagementTable| PROC

; 1041 : {

  00000		 |$LN12@OALIoCtlPr|
  00000	e92d41f0	 stmdb       sp!, {r4 - r8, lr}
  00004		 |$M47932|
  00004	e1a07003	 mov         r7, r3

; 1042 :     BOOL rc = FALSE;
; 1043 :     OMAP_DEVCLKMGMT_FNTABLE *pfnTbl;
; 1044 : 
; 1045 :     UNREFERENCED_PARAMETER(inSize);
; 1046 :     UNREFERENCED_PARAMETER(pInBuffer);
; 1047 :     UNREFERENCED_PARAMETER(code);
; 1048 : 
; 1049 :     OALMSG(OAL_IOCTL&&OAL_FUNC, (L"+OALIoCtlPrcmDeviceGetDeviceManagementTable\r\n"));

  00008	e59f80cc	 ldr         r8, [pc, #0xCC]
  0000c	e3a04000	 mov         r4, #0
  00010	e5981440	 ldr         r1, [r8, #0x440]
  00014	e3110a01	 tst         r1, #1, 20
  00018	0a000004	 beq         |$LN6@OALIoCtlPr|
  0001c	e3110004	 tst         r1, #4
  00020	0a000002	 beq         |$LN6@OALIoCtlPr|
  00024	e59f00ac	 ldr         r0, [pc, #0xAC]
  00028	eb000000	 bl          NKDbgPrintfW
  0002c	e5981440	 ldr         r1, [r8, #0x440]
  00030		 |$LN6@OALIoCtlPr|

; 1050 :     if (pOutBuffer == NULL || outSize < sizeof(OMAP_DEVCLKMGMT_FNTABLE))

  00030	e3570000	 cmp         r7, #0
  00034	0a000016	 beq         |$cleanUp$47467|
  00038	e59d2018	 ldr         r2, [sp, #0x18]
  0003c	e3520020	 cmp         r2, #0x20
  00040	3a000013	 bcc         |$cleanUp$47467|

; 1051 :         {
; 1052 :         goto cleanUp;
; 1053 :         }
; 1054 : 
; 1055 :     // update return information
; 1056 :     //
; 1057 :     if (pOutSize != NULL) *pOutSize = sizeof(OMAP_DEVCLKMGMT_FNTABLE);

  00044	e59d301c	 ldr         r3, [sp, #0x1C]

; 1058 : 
; 1059 :     // update function pointers
; 1060 :     //
; 1061 :     pfnTbl = (OMAP_DEVCLKMGMT_FNTABLE*)pOutBuffer;    
; 1062 :     pfnTbl->pfnEnableDeviceClocks= PrcmDeviceEnableClocks;
; 1063 :     pfnTbl->pfnEnableDeviceIClock= PrcmDeviceEnableIClock;
; 1064 :     pfnTbl->pfnEnableDeviceFClock= PrcmDeviceEnableFClock;

  00048	e59f1084	 ldr         r1, [pc, #0x84]

; 1065 :     pfnTbl->pfnSetSourceDeviceClocks = PrcmDeviceSetSourceClocks;

  0004c	e59f007c	 ldr         r0, [pc, #0x7C]
  00050	e3530000	 cmp         r3, #0
  00054	13a02020	 movne       r2, #0x20

; 1066 :     pfnTbl->pfnEnableDeviceClockAutoIdle = PrcmDeviceEnableAutoIdle;

  00058	e59fe06c	 ldr         lr, [pc, #0x6C]

; 1067 :     pfnTbl->pfnGetDeviceContextState = PrcmDeviceGetContextState;

  0005c	e59f4064	 ldr         r4, [pc, #0x64]

; 1068 :     pfnTbl->pfnUpdateOnDeviceStateChange = OALMux_UpdateOnDeviceStateChange;

  00060	e59f505c	 ldr         r5, [pc, #0x5C]

; 1069 :     pfnTbl->pfnGetSystemClockFrequency = PrcmClockGetSystemClockFrequency;

  00064	e59f6054	 ldr         r6, [pc, #0x54]
  00068	15832000	 strne       r2, [r3]
  0006c	e59f3048	 ldr         r3, [pc, #0x48]
  00070	e59f2040	 ldr         r2, [pc, #0x40]
  00074	e287c008	 add         r12, r7, #8
  00078	e88c4002	 stmia       r12, {r1, lr}
  0007c	e5873000	 str         r3, [r7]
  00080	e5872004	 str         r2, [r7, #4]
  00084	e287c010	 add         r12, r7, #0x10
  00088	e88c0071	 stmia       r12, {r0, r4 - r6}

; 1070 : 
; 1071 :     rc = TRUE;

  0008c	e3a04001	 mov         r4, #1
  00090	e5981440	 ldr         r1, [r8, #0x440]
  00094		 |$cleanUp$47467|

; 1072 : 
; 1073 : cleanUp:
; 1074 :     OALMSG(OAL_INTR&&OAL_FUNC, (L"-OALIoCtlPrcmDeviceGetDeviceManagementTable(rc = %d)\r\n", rc));

  00094	e3110901	 tst         r1, #1, 18
  00098	13110004	 tstne       r1, #4
  0009c	159f0010	 ldrne       r0, [pc, #0x10]
  000a0	11a01004	 movne       r1, r4
  000a4	1b000000	 blne        NKDbgPrintfW

; 1075 :     return rc;
; 1076 : }

  000a8	e1a00004	 mov         r0, r4
  000ac	e8bd41f0	 ldmia       sp!, {r4 - r8, lr}
  000b0	e12fff1e	 bx          lr
  000b4		 |$LN13@OALIoCtlPr|
  000b4		 |$LN14@OALIoCtlPr|
  000b4	00000000	 DCD         |??_C@_1GO@KIJCCOCF@?$AA?9?$AAO?$AAA?$AAL?$AAI?$AAo?$AAC?$AAt?$AAl?$AAP?$AAr?$AAc?$AAm?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAG?$AAe?$AAt?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAM?$AAa?$AAn?$AAa@|
  000b8		 |$LN15@OALIoCtlPr|
  000b8	00000000	 DCD         |PrcmDeviceEnableIClock|
  000bc		 |$LN16@OALIoCtlPr|
  000bc	00000000	 DCD         |PrcmDeviceEnableClocks|
  000c0		 |$LN17@OALIoCtlPr|
  000c0	00000000	 DCD         |PrcmClockGetSystemClockFrequency|
  000c4		 |$LN18@OALIoCtlPr|
  000c4	00000000	 DCD         |OALMux_UpdateOnDeviceStateChange|
  000c8		 |$LN19@OALIoCtlPr|
  000c8	00000000	 DCD         |PrcmDeviceGetContextState|
  000cc		 |$LN20@OALIoCtlPr|
  000cc	00000000	 DCD         |PrcmDeviceEnableAutoIdle|
  000d0		 |$LN21@OALIoCtlPr|
  000d0	00000000	 DCD         |PrcmDeviceSetSourceClocks|
  000d4		 |$LN22@OALIoCtlPr|
  000d4	00000000	 DCD         |PrcmDeviceEnableFClock|
  000d8		 |$LN23@OALIoCtlPr|
  000d8	00000000	 DCD         |??_C@_1FM@ELGNEBJK@?$AA?$CL?$AAO?$AAA?$AAL?$AAI?$AAo?$AAC?$AAt?$AAl?$AAP?$AAr?$AAc?$AAm?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAG?$AAe?$AAt?$AAD?$AAe?$AAv?$AAi?$AAc?$AAe?$AAM?$AAa?$AAn?$AAa@|
  000dc		 |$LN24@OALIoCtlPr|
  000dc	00000000	 DCD         |dpCurSettings|
  000e0		 |$M47933|

			 ENDP  ; |OALIoCtlPrcmDeviceGetDeviceManagementTable|

	END
