INFO-FLOW: Workspace E:/FYP/HLS/MAC_SAP/fyp/solution1 opened at Thu Nov 19 12:11:01 +0530 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.102 sec.
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.143 sec.
Command     ap_source done; 0.143 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a35t-cpg236-1 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data single -quiet 
Command       ap_part_info done; 0.746 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a35t:-cpg236:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a35t-cpg236-1 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.934 sec.
Execute     ap_part_info -data single -name xc7a35t-cpg236-1 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=jt 
Command   open_solution done; 1.191 sec.
Execute   set_part xc7a35t-cpg236-1 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data single -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     add_library xilinx/artix7/artix7:xc7a35t:-cpg236:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7a35t-cpg236-1 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/artix7/artix7_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.199 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vendor jt 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/timer.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/timer.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/timer.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/timer.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c
Command       clang done; 1.342 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.173 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.338 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.159 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.162 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.timer.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.timer.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.timer.pp.0.c.err.log 
Command       ap_eval done; 0.156 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.timer.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.timer.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.timer.pp.0.c.err.log 
Command         ap_eval done; 0.162 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.timer.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.timer.pp.0.c.err.log 
Command         ap_eval done; 0.149 sec.
Command       tidy_31 done; 0.316 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.163 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.bc
Command       clang done; 1.329 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/r_n_g.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/r_n_g.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/r_n_g.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/r_n_g.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c
Command       clang done; 1.347 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.167 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.323 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.164 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.159 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.r_n_g.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.r_n_g.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.r_n_g.pp.0.c.err.log 
Command       ap_eval done; 0.158 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.r_n_g.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.r_n_g.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.r_n_g.pp.0.c.err.log 
Command         ap_eval done; 0.249 sec.
Execute         source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.r_n_g.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.r_n_g.pp.0.c.err.log 
Command         ap_eval done; 0.151 sec.
Command       tidy_31 done; 0.43 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.163 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.bc
Command       clang done; 1.325 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/mac_layer.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/mac_layer.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/mac_layer.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/mac_layer.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c
Command       clang done; 1.347 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.167 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.364 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.161 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.16 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.mac_layer.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.mac_layer.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.mac_layer.pp.0.c.err.log 
Command       ap_eval done; 0.156 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.mac_layer.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.mac_layer.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.mac_layer.pp.0.c.err.log 
Command         ap_eval done; 0.249 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.mac_layer.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.mac_layer.pp.0.c.err.log 
Command         ap_eval done; 0.143 sec.
Command       tidy_31 done; 0.418 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.164 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.bc
Command       clang done; 1.322 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/initial_edca_proc.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/initial_edca_proc.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/initial_edca_proc.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/initial_edca_proc.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/initial_edca_proc.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c
Command       clang done; 1.347 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.167 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.369 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.164 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.159 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.initial_edca_proc.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.initial_edca_proc.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.initial_edca_proc.pp.0.c.err.log 
Command       ap_eval done; 0.157 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.initial_edca_proc.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.initial_edca_proc.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.initial_edca_proc.pp.0.c.err.log 
Command         ap_eval done; 0.241 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.initial_edca_proc.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.initial_edca_proc.pp.0.c.err.log 
Command         ap_eval done; 0.148 sec.
Command       tidy_31 done; 0.411 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.165 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.bc
Command       clang done; 1.333 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/edca.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/edca.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/edca.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/edca.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c
Command       clang done; 1.341 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.169 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.334 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.172 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.174 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.edca.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.edca.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.edca.pp.0.c.err.log 
Command       ap_eval done; 0.163 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.edca.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.edca.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.edca.pp.0.c.err.log 
Command         ap_eval done; 0.252 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.edca.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.edca.pp.0.c.err.log 
Command         ap_eval done; 0.162 sec.
Command       tidy_31 done; 0.442 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.169 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.bc
Command       clang done; 1.334 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/decompose_mac_frame.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/decompose_mac_frame.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/decompose_mac_frame.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/decompose_mac_frame.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c
Command       clang done; 1.35 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.161 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.318 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.165 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.decompose_mac_frame.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.decompose_mac_frame.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.decompose_mac_frame.pp.0.c.err.log 
Command       ap_eval done; 0.15 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.decompose_mac_frame.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.decompose_mac_frame.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.decompose_mac_frame.pp.0.c.err.log 
Command         ap_eval done; 0.247 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.decompose_mac_frame.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.decompose_mac_frame.pp.0.c.err.log 
Command         ap_eval done; 0.144 sec.
Command       tidy_31 done; 0.418 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.162 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.bc
Command       clang done; 1.32 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/crc_32_validate.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/crc_32_validate.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/crc_32_validate.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/crc_32_validate.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c
Command       clang done; 1.329 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.14 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.313 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.142 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.139 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.crc_32_validate.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.crc_32_validate.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.crc_32_validate.pp.0.c.err.log 
Command       ap_eval done; 0.13 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.crc_32_validate.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.crc_32_validate.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.crc_32_validate.pp.0.c.err.log 
Command         ap_eval done; 0.154 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.crc_32_validate.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.crc_32_validate.pp.0.c.err.log 
Command         ap_eval done; 0.134 sec.
Command       tidy_31 done; 0.306 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.14 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.bc
Command       clang done; 1.305 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/crc_32.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/crc_32.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/crc_32.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/crc_32.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c
Command       clang done; 1.311 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.144 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.321 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.14 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.138 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.crc_32.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.crc_32.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.crc_32.pp.0.c.err.log 
Command       ap_eval done; 0.133 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.crc_32.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.crc_32.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.crc_32.pp.0.c.err.log 
Command         ap_eval done; 0.148 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.crc_32.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.crc_32.pp.0.c.err.log 
Command         ap_eval done; 0.134 sec.
Command       tidy_31 done; 0.3 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.142 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.bc
Command       clang done; 1.319 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/compose_mac_frame.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/compose_mac_frame.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/compose_mac_frame.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/compose_mac_frame.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c
Command       clang done; 1.345 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.164 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.337 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.161 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.164 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.compose_mac_frame.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.compose_mac_frame.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.compose_mac_frame.pp.0.c.err.log 
Command       ap_eval done; 0.156 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.compose_mac_frame.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.compose_mac_frame.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.compose_mac_frame.pp.0.c.err.log 
Command         ap_eval done; 0.246 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.compose_mac_frame.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.compose_mac_frame.pp.0.c.err.log 
Command         ap_eval done; 0.146 sec.
Command       tidy_31 done; 0.417 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.17 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.bc
Command       clang done; 1.333 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXSTART_request.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/PHY_TXSTART_request.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/PHY_TXSTART_request.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/PHY_TXSTART_request.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/PHY_TXSTART_request.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c
Command       clang done; 1.353 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.159 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.338 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.161 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.163 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXSTART_request.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXSTART_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXSTART_request.pp.0.c.err.log 
Command       ap_eval done; 0.155 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXSTART_request.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXSTART_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXSTART_request.pp.0.c.err.log 
Command         ap_eval done; 0.155 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_TXSTART_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_TXSTART_request.pp.0.c.err.log 
Command         ap_eval done; 0.143 sec.
Command       tidy_31 done; 0.304 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.163 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.bc
Command       clang done; 1.332 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXSTART_confirm.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/PHY_TXSTART_confirm.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/PHY_TXSTART_confirm.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/PHY_TXSTART_confirm.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/PHY_TXSTART_confirm.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c
Command       clang done; 1.313 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.14 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.355 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.136 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.141 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXSTART_confirm.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXSTART_confirm.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXSTART_confirm.pp.0.c.err.log 
Command       ap_eval done; 0.132 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXSTART_confirm.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXSTART_confirm.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXSTART_confirm.pp.0.c.err.log 
Command         ap_eval done; 0.141 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_TXSTART_confirm.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_TXSTART_confirm.pp.0.c.err.log 
Command         ap_eval done; 0.131 sec.
Command       tidy_31 done; 0.277 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.138 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.bc
Command       clang done; 1.327 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_request.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/PHY_TXEND_request.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/PHY_TXEND_request.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/PHY_TXEND_request.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/PHY_TXEND_request.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c
Command       clang done; 1.342 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.341 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.165 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXEND_request.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXEND_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXEND_request.pp.0.c.err.log 
Command       ap_eval done; 0.148 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXEND_request.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXEND_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXEND_request.pp.0.c.err.log 
Command         ap_eval done; 0.158 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_TXEND_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_TXEND_request.pp.0.c.err.log 
Command         ap_eval done; 0.148 sec.
Command       tidy_31 done; 0.311 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.162 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.bc
Command       clang done; 1.336 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/PHY_TXEND_confirm.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/PHY_TXEND_confirm.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/PHY_TXEND_confirm.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/PHY_TXEND_confirm.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c
Command       clang done; 1.337 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.158 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.334 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.162 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.158 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXEND_confirm.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXEND_confirm.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_TXEND_confirm.pp.0.c.err.log 
Command       ap_eval done; 0.15 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXEND_confirm.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXEND_confirm.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_TXEND_confirm.pp.0.c.err.log 
Command         ap_eval done; 0.252 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_TXEND_confirm.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_TXEND_confirm.pp.0.c.err.log 
Command         ap_eval done; 0.145 sec.
Command       tidy_31 done; 0.409 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.168 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.bc
Command       clang done; 1.336 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_RXSTART_indication.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/PHY_RXSTART_indication.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/PHY_RXSTART_indication.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/PHY_RXSTART_indication.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/PHY_RXSTART_indication.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c
Command       clang done; 1.357 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.34 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.164 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_RXSTART_indication.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_RXSTART_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_RXSTART_indication.pp.0.c.err.log 
Command       ap_eval done; 0.153 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_RXSTART_indication.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_RXSTART_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_RXSTART_indication.pp.0.c.err.log 
Command         ap_eval done; 0.156 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_RXSTART_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_RXSTART_indication.pp.0.c.err.log 
Command         ap_eval done; 0.145 sec.
Command       tidy_31 done; 0.308 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.159 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.bc
Command       clang done; 1.33 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_RXEND_indication.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/PHY_RXEND_indication.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/PHY_RXEND_indication.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/PHY_RXEND_indication.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/PHY_RXEND_indication.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c
Command       clang done; 1.348 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.338 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.161 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.165 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_RXEND_indication.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_RXEND_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_RXEND_indication.pp.0.c.err.log 
Command       ap_eval done; 0.154 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_RXEND_indication.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_RXEND_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_RXEND_indication.pp.0.c.err.log 
Command         ap_eval done; 0.241 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_RXEND_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_RXEND_indication.pp.0.c.err.log 
Command         ap_eval done; 0.144 sec.
Command       tidy_31 done; 0.406 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.163 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.bc
Command       clang done; 1.339 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_DATA_request.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/PHY_DATA_request.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/PHY_DATA_request.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/PHY_DATA_request.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/PHY_DATA_request.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c
Command       clang done; 1.347 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.142 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.329 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.137 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.137 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_DATA_request.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_DATA_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_DATA_request.pp.0.c.err.log 
Command       ap_eval done; 0.132 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_DATA_request.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_DATA_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_DATA_request.pp.0.c.err.log 
Command         ap_eval done; 0.135 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_DATA_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_DATA_request.pp.0.c.err.log 
Command         ap_eval done; 0.128 sec.
Command       tidy_31 done; 0.268 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.139 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.bc
Command       clang done; 1.321 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_DATA_indication.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/PHY_DATA_indication.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/PHY_DATA_indication.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/PHY_DATA_indication.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/PHY_DATA_indication.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c
Command       clang done; 1.344 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.328 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_DATA_indication.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_DATA_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_DATA_indication.pp.0.c.err.log 
Command       ap_eval done; 0.147 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_DATA_indication.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_DATA_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_DATA_indication.pp.0.c.err.log 
Command         ap_eval done; 0.238 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_DATA_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_DATA_indication.pp.0.c.err.log 
Command         ap_eval done; 0.152 sec.
Command       tidy_31 done; 0.408 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.16 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.bc
Command       clang done; 1.335 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_DATA_confirm.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/PHY_DATA_confirm.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/PHY_DATA_confirm.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/PHY_DATA_confirm.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/PHY_DATA_confirm.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c
Command       clang done; 1.347 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.334 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_DATA_confirm.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_DATA_confirm.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_DATA_confirm.pp.0.c.err.log 
Command       ap_eval done; 0.152 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_DATA_confirm.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_DATA_confirm.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_DATA_confirm.pp.0.c.err.log 
Command         ap_eval done; 0.241 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_DATA_confirm.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_DATA_confirm.pp.0.c.err.log 
Command         ap_eval done; 0.144 sec.
Command       tidy_31 done; 0.404 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.163 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.bc
Command       clang done; 1.324 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/PHY_CCA_indication.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/PHY_CCA_indication.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/PHY_CCA_indication.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/PHY_CCA_indication.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c
Command       clang done; 1.366 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.338 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.159 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_CCA_indication.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_CCA_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.PHY_CCA_indication.pp.0.c.err.log 
Command       ap_eval done; 0.153 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_CCA_indication.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_CCA_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.PHY_CCA_indication.pp.0.c.err.log 
Command         ap_eval done; 0.157 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_CCA_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.PHY_CCA_indication.pp.0.c.err.log 
Command         ap_eval done; 0.144 sec.
Command       tidy_31 done; 0.308 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.bc
Command       clang done; 1.332 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATA_indication.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/MA_UNITDATA_indication.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/MA_UNITDATA_indication.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/MA_UNITDATA_indication.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/MA_UNITDATA_indication.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c
Command       clang done; 1.346 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.329 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.MA_UNITDATA_indication.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.MA_UNITDATA_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.MA_UNITDATA_indication.pp.0.c.err.log 
Command       ap_eval done; 0.155 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.MA_UNITDATA_indication.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.MA_UNITDATA_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.MA_UNITDATA_indication.pp.0.c.err.log 
Command         ap_eval done; 0.243 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.MA_UNITDATA_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.MA_UNITDATA_indication.pp.0.c.err.log 
Command         ap_eval done; 0.145 sec.
Command       tidy_31 done; 0.406 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.164 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.bc
Command       clang done; 1.332 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/MA_UNITDATAX_request.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/MA_UNITDATAX_request.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/MA_UNITDATAX_request.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/MA_UNITDATAX_request.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c
Command       clang done; 1.335 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.163 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.345 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.157 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.MA_UNITDATAX_request.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.MA_UNITDATAX_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.MA_UNITDATAX_request.pp.0.c.err.log 
Command       ap_eval done; 0.156 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.MA_UNITDATAX_request.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.MA_UNITDATAX_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.MA_UNITDATAX_request.pp.0.c.err.log 
Command         ap_eval done; 0.252 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.MA_UNITDATAX_request.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.MA_UNITDATAX_request.pp.0.c.err.log 
Command         ap_eval done; 0.145 sec.
Command       tidy_31 done; 0.413 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.162 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.bc
Command       clang done; 1.335 sec.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fyp/MA_UNITDATAX_STATUS_indication.c as C
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       is_encrypted fyp/MA_UNITDATAX_STATUS_indication.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "fyp/MA_UNITDATAX_STATUS_indication.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E fyp/MA_UNITDATAX_STATUS_indication.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c
Command       clang done; 1.341 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl=  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c"  -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -D__cdecl= E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/useless.bc
Command       clang done; 1.326 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c std=gnu89 -directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.156 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.MA_UNITDATAX_STATUS_indication.pp.0.c.diag.yml E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.MA_UNITDATAX_STATUS_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-dataflow-lawyer.MA_UNITDATAX_STATUS_indication.pp.0.c.err.log 
Command       ap_eval done; 0.149 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.MA_UNITDATAX_STATUS_indication.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.MA_UNITDATAX_STATUS_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/tidy-3.1.MA_UNITDATAX_STATUS_indication.pp.0.c.err.log 
Command         ap_eval done; 0.156 sec.
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.MA_UNITDATAX_STATUS_indication.pp.0.c.out.log 2> E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/xilinx-legacy-rewriter.MA_UNITDATAX_STATUS_indication.pp.0.c.err.log 
Command         ap_eval done; 0.142 sec.
Command       tidy_31 done; 0.305 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.173 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.bc
Command       clang done; 1.333 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/timer.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/r_n_g.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/mac_layer.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_proc.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/edca.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/decompose_mac_frame.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32_validate.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/crc_32.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_request.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXSTART_confirm.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_request.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_TXEND_confirm.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXSTART_indication.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_RXEND_indication.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_request.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_indication.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_DATA_confirm.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/PHY_CCA_indication.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATA_indication.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_request.g.bc E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/MA_UNITDATAX_STATUS_indication.g.bc -hls-opt -except-internalize send_frame -LD:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.075 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:02:00 . Memory (MB): peak = 193.535 ; gain = 104.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:02:00 . Memory (MB): peak = 193.535 ; gain = 104.078
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.pp.bc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.679 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top send_frame -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.g.0.bc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:02:00 . Memory (MB): peak = 193.535 ; gain = 104.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.g.1.bc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'backoff_vo' (fyp/edca.c:257) automatically.
INFO: [XFORM 203-602] Inlining function 'phy_txstart_request' into 'start_tx' (fyp/edca.c:374) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_vi' into 'initial_edca_process' (fyp/initial_edca_proc.c:9) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_be' into 'initial_edca_process' (fyp/initial_edca_proc.c:10) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_bk' into 'initial_edca_process' (fyp/initial_edca_proc.c:11) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_vi' into 'phy_txend_confirm' (fyp/PHY_TXEND_confirm.c:10) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_be' into 'phy_txend_confirm' (fyp/PHY_TXEND_confirm.c:11) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_bk' into 'phy_txend_confirm' (fyp/PHY_TXEND_confirm.c:12) automatically.
INFO: [XFORM 203-602] Inlining function 'phy_txstart_confirm' into 'send_frame' (fyp/mac_layer.c:21) automatically.
INFO: [XFORM 203-602] Inlining function 'phy_data_confirm' into 'send_frame' (fyp/mac_layer.c:23) automatically.
Command         transform done; 0.301 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:02:01 . Memory (MB): peak = 193.535 ; gain = 104.078
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.g.1.bc to E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.o.1.bc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'backoff_vo' (fyp/edca.c:257) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_vi' into 'initial_edca_process' (fyp/initial_edca_proc.c:9) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_be' into 'initial_edca_process' (fyp/initial_edca_proc.c:10) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_bk' into 'initial_edca_process' (fyp/initial_edca_proc.c:11) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_vi' into 'phy_txend_confirm' (fyp/PHY_TXEND_confirm.c:10) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_be' into 'phy_txend_confirm' (fyp/PHY_TXEND_confirm.c:11) automatically.
INFO: [XFORM 203-602] Inlining function 'backoff_bk' into 'phy_txend_confirm' (fyp/PHY_TXEND_confirm.c:12) automatically.
INFO: [XFORM 203-602] Inlining function 'phy_txstart_confirm' into 'send_frame' (fyp/mac_layer.c:21) automatically.
Command         transform done; 0.851 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'phy_data_confirm' into 'send_frame' (fyp/mac_layer.c:23) automatically.
Command         transform done; 0.397 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:02:02 . Memory (MB): peak = 193.535 ; gain = 104.078
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.o.2.bc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'frame' (fyp/PHY_DATA_confirm.c:12:4)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:58:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:71:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:84:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:97:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
Command         transform done; 1.165 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:02:03 . Memory (MB): peak = 334.332 ; gain = 244.875
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.64 sec.
Command     elaborate done; 120.881 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
Execute       ap_set_top_model send_frame 
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
WARNING: [SYN 201-103] Legalizing function name 'phy_data_request.1' to 'phy_data_request_1'.
Execute       get_model_list send_frame -filter all-wo-channel -topdown 
Execute       preproc_iomode -model send_frame 
Execute       preproc_iomode -model phy_txend_confirm 
Execute       preproc_iomode -model phy_txend_request 
Execute       preproc_iomode -model phy_data_request 
Execute       preproc_iomode -model phy_data_request.1 
Execute       preproc_iomode -model initial_edca_process 
Execute       preproc_iomode -model start_tx 
Execute       preproc_iomode -model start_backoff_bk 
Execute       preproc_iomode -model start_backoff_be 
Execute       preproc_iomode -model start_backoff_vi 
Execute       preproc_iomode -model backoff_vo 
Execute       preproc_iomode -model slot_boundary_timing 
Execute       preproc_iomode -model start_timer 
Execute       preproc_iomode -model ma_unitdatax_request 
Execute       preproc_iomode -model random_int_gen 
Execute       preproc_iomode -model enqueue_dequeue_fram 
Execute       preproc_iomode -model compose_mac_frame 
Execute       preproc_iomode -model ma_unitdatax_status_ 
Execute       get_model_list send_frame -filter all-wo-channel 
INFO-FLOW: Model list for configure: ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame
INFO-FLOW: Configuring Module : ma_unitdatax_status_ ...
Execute       set_default_model ma_unitdatax_status_ 
Execute       apply_spec_resource_limit ma_unitdatax_status_ 
INFO-FLOW: Configuring Module : compose_mac_frame ...
Execute       set_default_model compose_mac_frame 
Execute       apply_spec_resource_limit compose_mac_frame 
INFO-FLOW: Configuring Module : enqueue_dequeue_fram ...
Execute       set_default_model enqueue_dequeue_fram 
Execute       apply_spec_resource_limit enqueue_dequeue_fram 
INFO-FLOW: Configuring Module : random_int_gen ...
Execute       set_default_model random_int_gen 
Execute       apply_spec_resource_limit random_int_gen 
INFO-FLOW: Configuring Module : ma_unitdatax_request ...
Execute       set_default_model ma_unitdatax_request 
Execute       apply_spec_resource_limit ma_unitdatax_request 
INFO-FLOW: Configuring Module : start_timer ...
Execute       set_default_model start_timer 
Execute       apply_spec_resource_limit start_timer 
INFO-FLOW: Configuring Module : slot_boundary_timing ...
Execute       set_default_model slot_boundary_timing 
Execute       apply_spec_resource_limit slot_boundary_timing 
INFO-FLOW: Configuring Module : backoff_vo ...
Execute       set_default_model backoff_vo 
Execute       apply_spec_resource_limit backoff_vo 
INFO-FLOW: Configuring Module : start_backoff_vi ...
Execute       set_default_model start_backoff_vi 
Execute       apply_spec_resource_limit start_backoff_vi 
INFO-FLOW: Configuring Module : start_backoff_be ...
Execute       set_default_model start_backoff_be 
Execute       apply_spec_resource_limit start_backoff_be 
INFO-FLOW: Configuring Module : start_backoff_bk ...
Execute       set_default_model start_backoff_bk 
Execute       apply_spec_resource_limit start_backoff_bk 
INFO-FLOW: Configuring Module : start_tx ...
Execute       set_default_model start_tx 
Execute       apply_spec_resource_limit start_tx 
INFO-FLOW: Configuring Module : initial_edca_process ...
Execute       set_default_model initial_edca_process 
Execute       apply_spec_resource_limit initial_edca_process 
INFO-FLOW: Configuring Module : phy_data_request.1 ...
Execute       set_default_model phy_data_request.1 
Execute       apply_spec_resource_limit phy_data_request.1 
INFO-FLOW: Configuring Module : phy_data_request ...
Execute       set_default_model phy_data_request 
Execute       apply_spec_resource_limit phy_data_request 
INFO-FLOW: Configuring Module : phy_txend_request ...
Execute       set_default_model phy_txend_request 
Execute       apply_spec_resource_limit phy_txend_request 
INFO-FLOW: Configuring Module : phy_txend_confirm ...
Execute       set_default_model phy_txend_confirm 
Execute       apply_spec_resource_limit phy_txend_confirm 
INFO-FLOW: Configuring Module : send_frame ...
Execute       set_default_model send_frame 
Execute       apply_spec_resource_limit send_frame 
INFO-FLOW: Model list for preprocess: ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame
INFO-FLOW: Preprocessing Module: ma_unitdatax_status_ ...
Execute       set_default_model ma_unitdatax_status_ 
Execute       cdfg_preprocess -model ma_unitdatax_status_ 
Execute       rtl_gen_preprocess ma_unitdatax_status_ 
INFO-FLOW: Preprocessing Module: compose_mac_frame ...
Execute       set_default_model compose_mac_frame 
Execute       cdfg_preprocess -model compose_mac_frame 
Execute       rtl_gen_preprocess compose_mac_frame 
INFO-FLOW: Preprocessing Module: enqueue_dequeue_fram ...
Execute       set_default_model enqueue_dequeue_fram 
Execute       cdfg_preprocess -model enqueue_dequeue_fram 
Execute       rtl_gen_preprocess enqueue_dequeue_fram 
INFO-FLOW: Preprocessing Module: random_int_gen ...
Execute       set_default_model random_int_gen 
Execute       cdfg_preprocess -model random_int_gen 
Execute       rtl_gen_preprocess random_int_gen 
INFO-FLOW: Preprocessing Module: ma_unitdatax_request ...
Execute       set_default_model ma_unitdatax_request 
Execute       cdfg_preprocess -model ma_unitdatax_request 
Execute       rtl_gen_preprocess ma_unitdatax_request 
INFO-FLOW: Preprocessing Module: start_timer ...
Execute       set_default_model start_timer 
Execute       cdfg_preprocess -model start_timer 
Execute       rtl_gen_preprocess start_timer 
INFO-FLOW: Preprocessing Module: slot_boundary_timing ...
Execute       set_default_model slot_boundary_timing 
Execute       cdfg_preprocess -model slot_boundary_timing 
Execute       rtl_gen_preprocess slot_boundary_timing 
INFO-FLOW: Preprocessing Module: backoff_vo ...
Execute       set_default_model backoff_vo 
Execute       cdfg_preprocess -model backoff_vo 
Execute       rtl_gen_preprocess backoff_vo 
INFO-FLOW: Preprocessing Module: start_backoff_vi ...
Execute       set_default_model start_backoff_vi 
Execute       cdfg_preprocess -model start_backoff_vi 
Execute       rtl_gen_preprocess start_backoff_vi 
INFO-FLOW: Preprocessing Module: start_backoff_be ...
Execute       set_default_model start_backoff_be 
Execute       cdfg_preprocess -model start_backoff_be 
Execute       rtl_gen_preprocess start_backoff_be 
INFO-FLOW: Preprocessing Module: start_backoff_bk ...
Execute       set_default_model start_backoff_bk 
Execute       cdfg_preprocess -model start_backoff_bk 
Execute       rtl_gen_preprocess start_backoff_bk 
INFO-FLOW: Preprocessing Module: start_tx ...
Execute       set_default_model start_tx 
Execute       cdfg_preprocess -model start_tx 
Execute       rtl_gen_preprocess start_tx 
INFO-FLOW: Preprocessing Module: initial_edca_process ...
Execute       set_default_model initial_edca_process 
Execute       cdfg_preprocess -model initial_edca_process 
Execute       rtl_gen_preprocess initial_edca_process 
INFO-FLOW: Preprocessing Module: phy_data_request.1 ...
Execute       set_default_model phy_data_request.1 
Execute       cdfg_preprocess -model phy_data_request.1 
Execute       rtl_gen_preprocess phy_data_request.1 
INFO-FLOW: Preprocessing Module: phy_data_request ...
Execute       set_default_model phy_data_request 
Execute       cdfg_preprocess -model phy_data_request 
Execute       rtl_gen_preprocess phy_data_request 
INFO-FLOW: Preprocessing Module: phy_txend_request ...
Execute       set_default_model phy_txend_request 
Execute       cdfg_preprocess -model phy_txend_request 
Execute       rtl_gen_preprocess phy_txend_request 
INFO-FLOW: Preprocessing Module: phy_txend_confirm ...
Execute       set_default_model phy_txend_confirm 
Execute       cdfg_preprocess -model phy_txend_confirm 
Execute       rtl_gen_preprocess phy_txend_confirm 
INFO-FLOW: Preprocessing Module: send_frame ...
Execute       set_default_model send_frame 
Execute       cdfg_preprocess -model send_frame 
Execute       rtl_gen_preprocess send_frame 
INFO-FLOW: Model list for synthesis: ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ma_unitdatax_status_ 
Execute       schedule -model ma_unitdatax_status_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 123.422 seconds; current allocated memory: 272.763 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.sched.adb -f 
INFO-FLOW: Finish scheduling ma_unitdatax_status_.
Execute       set_default_model ma_unitdatax_status_ 
Execute       bind -model ma_unitdatax_status_ 
BIND OPTION: model=ma_unitdatax_status_
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 272.879 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.bind.adb -f 
INFO-FLOW: Finish binding ma_unitdatax_status_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compose_mac_frame 
Execute       schedule -model compose_mac_frame 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 273.301 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.sched.adb -f 
INFO-FLOW: Finish scheduling compose_mac_frame.
Execute       set_default_model compose_mac_frame 
Execute       bind -model compose_mac_frame 
BIND OPTION: model=compose_mac_frame
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 273.704 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.bind.adb -f 
INFO-FLOW: Finish binding compose_mac_frame.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model enqueue_dequeue_fram 
Execute       schedule -model enqueue_dequeue_fram 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 274.426 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.sched.adb -f 
INFO-FLOW: Finish scheduling enqueue_dequeue_fram.
Execute       set_default_model enqueue_dequeue_fram 
Execute       bind -model enqueue_dequeue_fram 
BIND OPTION: model=enqueue_dequeue_fram
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 275.120 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.verbose.bind.rpt 
Command       syn_report done; 0.141 sec.
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.bind.adb -f 
INFO-FLOW: Finish binding enqueue_dequeue_fram.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model random_int_gen 
Execute       schedule -model random_int_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 275.371 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.sched.adb -f 
INFO-FLOW: Finish scheduling random_int_gen.
Execute       set_default_model random_int_gen 
Execute       bind -model random_int_gen 
BIND OPTION: model=random_int_gen
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 275.570 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.bind.adb -f 
INFO-FLOW: Finish binding random_int_gen.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ma_unitdatax_request 
Execute       schedule -model ma_unitdatax_request 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 275.957 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.sched.adb -f 
INFO-FLOW: Finish scheduling ma_unitdatax_request.
Execute       set_default_model ma_unitdatax_request 
Execute       bind -model ma_unitdatax_request 
BIND OPTION: model=ma_unitdatax_request
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.193 sec.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 276.654 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.verbose.bind.rpt 
Command       syn_report done; 0.171 sec.
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.bind.adb -f 
INFO-FLOW: Finish binding ma_unitdatax_request.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model start_timer 
Execute       schedule -model start_timer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 276.860 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.sched.adb -f 
INFO-FLOW: Finish scheduling start_timer.
Execute       set_default_model start_timer 
Execute       bind -model start_timer 
BIND OPTION: model=start_timer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 276.964 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.bind.adb -f 
INFO-FLOW: Finish binding start_timer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slot_boundary_timing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model slot_boundary_timing 
Execute       schedule -model slot_boundary_timing 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 277.044 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.sched.adb -f 
INFO-FLOW: Finish scheduling slot_boundary_timing.
Execute       set_default_model slot_boundary_timing 
Execute       bind -model slot_boundary_timing 
BIND OPTION: model=slot_boundary_timing
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 277.173 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.bind.adb -f 
INFO-FLOW: Finish binding slot_boundary_timing.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backoff_vo 
Execute       schedule -model backoff_vo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 277.211 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.sched.adb -f 
INFO-FLOW: Finish scheduling backoff_vo.
Execute       set_default_model backoff_vo 
Execute       bind -model backoff_vo 
BIND OPTION: model=backoff_vo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 277.279 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.bind.adb -f 
INFO-FLOW: Finish binding backoff_vo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model start_backoff_vi 
Execute       schedule -model start_backoff_vi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 277.372 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.sched.adb -f 
INFO-FLOW: Finish scheduling start_backoff_vi.
Execute       set_default_model start_backoff_vi 
Execute       bind -model start_backoff_vi 
BIND OPTION: model=start_backoff_vi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 277.441 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.bind.adb -f 
INFO-FLOW: Finish binding start_backoff_vi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model start_backoff_be 
Execute       schedule -model start_backoff_be 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 277.481 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.sched.adb -f 
INFO-FLOW: Finish scheduling start_backoff_be.
Execute       set_default_model start_backoff_be 
Execute       bind -model start_backoff_be 
BIND OPTION: model=start_backoff_be
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 277.551 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.bind.adb -f 
INFO-FLOW: Finish binding start_backoff_be.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_bk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model start_backoff_bk 
Execute       schedule -model start_backoff_bk 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 277.591 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.sched.adb -f 
INFO-FLOW: Finish scheduling start_backoff_bk.
Execute       set_default_model start_backoff_bk 
Execute       bind -model start_backoff_bk 
BIND OPTION: model=start_backoff_bk
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 277.660 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.bind.adb -f 
INFO-FLOW: Finish binding start_backoff_bk.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_tx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model start_tx 
Execute       schedule -model start_tx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 277.685 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.sched.adb -f 
INFO-FLOW: Finish scheduling start_tx.
Execute       set_default_model start_tx 
Execute       bind -model start_tx 
BIND OPTION: model=start_tx
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 277.755 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.bind.adb -f 
INFO-FLOW: Finish binding start_tx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'initial_edca_process' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model initial_edca_process 
Execute       schedule -model initial_edca_process 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 278.076 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.sched.adb -f 
INFO-FLOW: Finish scheduling initial_edca_process.
Execute       set_default_model initial_edca_process 
Execute       bind -model initial_edca_process 
BIND OPTION: model=initial_edca_process
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.172 sec.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 278.463 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.verbose.bind.rpt 
Command       syn_report done; 0.144 sec.
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.bind.adb -f 
INFO-FLOW: Finish binding initial_edca_process.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_data_request_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model phy_data_request.1 
Execute       schedule -model phy_data_request.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 278.571 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.sched.adb -f 
INFO-FLOW: Finish scheduling phy_data_request.1.
Execute       set_default_model phy_data_request.1 
Execute       bind -model phy_data_request.1 
BIND OPTION: model=phy_data_request.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 278.599 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.bind.adb -f 
INFO-FLOW: Finish binding phy_data_request.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_data_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model phy_data_request 
Execute       schedule -model phy_data_request 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 278.614 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.sched.adb -f 
INFO-FLOW: Finish scheduling phy_data_request.
Execute       set_default_model phy_data_request 
Execute       bind -model phy_data_request 
BIND OPTION: model=phy_data_request
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 278.653 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.bind.adb -f 
INFO-FLOW: Finish binding phy_data_request.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_txend_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model phy_txend_request 
Execute       schedule -model phy_txend_request 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 278.669 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.sched.adb -f 
INFO-FLOW: Finish scheduling phy_txend_request.
Execute       set_default_model phy_txend_request 
Execute       bind -model phy_txend_request 
BIND OPTION: model=phy_txend_request
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 278.703 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.verbose.bind.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.bind.adb -f 
INFO-FLOW: Finish binding phy_txend_request.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_txend_confirm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model phy_txend_confirm 
Execute       schedule -model phy_txend_confirm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 278.939 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.sched.adb -f 
INFO-FLOW: Finish scheduling phy_txend_confirm.
Execute       set_default_model phy_txend_confirm 
Execute       bind -model phy_txend_confirm 
BIND OPTION: model=phy_txend_confirm
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 279.289 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.verbose.bind.rpt 
Command       syn_report done; 0.142 sec.
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.bind.adb -f 
INFO-FLOW: Finish binding phy_txend_confirm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model send_frame 
Execute       schedule -model send_frame 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 279.592 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.verbose.sched.rpt 
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.sched.adb -f 
INFO-FLOW: Finish scheduling send_frame.
Execute       set_default_model send_frame 
Execute       bind -model send_frame 
BIND OPTION: model=send_frame
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.762 sec.
INFO: [HLS 200-111]  Elapsed time: 0.859 seconds; current allocated memory: 280.622 MB.
Execute       syn_report -verbosereport -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.verbose.bind.rpt 
Command       syn_report done; 0.408 sec.
Execute       db_write -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.bind.adb -f 
INFO-FLOW: Finish binding send_frame.
Execute       get_model_list send_frame -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ma_unitdatax_status_ 
Execute       rtl_gen_preprocess compose_mac_frame 
Execute       rtl_gen_preprocess enqueue_dequeue_fram 
Execute       rtl_gen_preprocess random_int_gen 
Execute       rtl_gen_preprocess ma_unitdatax_request 
Execute       rtl_gen_preprocess start_timer 
Execute       rtl_gen_preprocess slot_boundary_timing 
Execute       rtl_gen_preprocess backoff_vo 
Execute       rtl_gen_preprocess start_backoff_vi 
Execute       rtl_gen_preprocess start_backoff_be 
Execute       rtl_gen_preprocess start_backoff_bk 
Execute       rtl_gen_preprocess start_tx 
Execute       rtl_gen_preprocess initial_edca_process 
Execute       rtl_gen_preprocess phy_data_request.1 
Execute       rtl_gen_preprocess phy_data_request 
Execute       rtl_gen_preprocess phy_txend_request 
Execute       rtl_gen_preprocess phy_txend_confirm 
Execute       rtl_gen_preprocess send_frame 
INFO-FLOW: Model list for RTL generation: ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ma_unitdatax_status_ -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 281.201 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl ma_unitdatax_status_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/ma_unitdatax_status_s -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl ma_unitdatax_status_ -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/ma_unitdatax_status_s 
Execute       gen_rtl ma_unitdatax_status_ -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/ma_unitdatax_status_s 
Execute       syn_report -csynth -model ma_unitdatax_status_ -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/ma_unitdatax_status_s_csynth.rpt 
Execute       syn_report -rtlxml -model ma_unitdatax_status_ -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/ma_unitdatax_status_s_csynth.xml 
Execute       syn_report -verbosereport -model ma_unitdatax_status_ -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.verbose.rpt 
Execute       db_write -model ma_unitdatax_status_ -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.adb 
Execute       gen_tb_info ma_unitdatax_status_ -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compose_mac_frame -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 281.898 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl compose_mac_frame -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/compose_mac_frame -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl compose_mac_frame -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/compose_mac_frame 
Execute       gen_rtl compose_mac_frame -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/compose_mac_frame 
Execute       syn_report -csynth -model compose_mac_frame -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/compose_mac_frame_csynth.rpt 
Execute       syn_report -rtlxml -model compose_mac_frame -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/compose_mac_frame_csynth.xml 
Execute       syn_report -verbosereport -model compose_mac_frame -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.verbose.rpt 
Execute       db_write -model compose_mac_frame -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.adb 
Execute       gen_tb_info compose_mac_frame -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model enqueue_dequeue_fram -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 283.152 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl enqueue_dequeue_fram -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/enqueue_dequeue_fram -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl enqueue_dequeue_fram -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/enqueue_dequeue_fram 
Execute       gen_rtl enqueue_dequeue_fram -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/enqueue_dequeue_fram 
Execute       syn_report -csynth -model enqueue_dequeue_fram -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/enqueue_dequeue_fram_csynth.rpt 
Execute       syn_report -rtlxml -model enqueue_dequeue_fram -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/enqueue_dequeue_fram_csynth.xml 
Execute       syn_report -verbosereport -model enqueue_dequeue_fram -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.verbose.rpt 
Command       syn_report done; 0.161 sec.
Execute       db_write -model enqueue_dequeue_fram -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.adb 
Command       db_write done; 0.143 sec.
Execute       gen_tb_info enqueue_dequeue_fram -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model random_int_gen -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'send_frame_urem_32ns_10ns_10_36_seq_1' to 'send_frame_urem_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'send_frame_urem_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 284.017 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl random_int_gen -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/random_int_gen -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl random_int_gen -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/random_int_gen 
Execute       gen_rtl random_int_gen -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/random_int_gen 
Execute       syn_report -csynth -model random_int_gen -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/random_int_gen_csynth.rpt 
Execute       syn_report -rtlxml -model random_int_gen -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/random_int_gen_csynth.xml 
Execute       syn_report -verbosereport -model random_int_gen -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.verbose.rpt 
Execute       db_write -model random_int_gen -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.adb 
Execute       gen_tb_info random_int_gen -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ma_unitdatax_request -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
Command       create_rtl_model done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 285.355 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl ma_unitdatax_request -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/ma_unitdatax_request -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl ma_unitdatax_request -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/ma_unitdatax_request 
Execute       gen_rtl ma_unitdatax_request -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/ma_unitdatax_request 
Execute       syn_report -csynth -model ma_unitdatax_request -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/ma_unitdatax_request_csynth.rpt 
Command       syn_report done; 0.177 sec.
Execute       syn_report -rtlxml -model ma_unitdatax_request -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/ma_unitdatax_request_csynth.xml 
Execute       syn_report -verbosereport -model ma_unitdatax_request -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.verbose.rpt 
Command       syn_report done; 0.194 sec.
Execute       db_write -model ma_unitdatax_request -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.adb 
Command       db_write done; 0.136 sec.
Execute       gen_tb_info ma_unitdatax_request -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model start_timer -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 285.830 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl start_timer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/start_timer -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl start_timer -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/start_timer 
Execute       gen_rtl start_timer -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/start_timer 
Execute       syn_report -csynth -model start_timer -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/start_timer_csynth.rpt 
Execute       syn_report -rtlxml -model start_timer -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/start_timer_csynth.xml 
Execute       syn_report -verbosereport -model start_timer -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.verbose.rpt 
Execute       db_write -model start_timer -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.adb 
Execute       gen_tb_info start_timer -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slot_boundary_timing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model slot_boundary_timing -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'slot_boundary_timing'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 286.232 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl slot_boundary_timing -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/slot_boundary_timing -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl slot_boundary_timing -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/slot_boundary_timing 
Execute       gen_rtl slot_boundary_timing -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/slot_boundary_timing 
Execute       syn_report -csynth -model slot_boundary_timing -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/slot_boundary_timing_csynth.rpt 
Execute       syn_report -rtlxml -model slot_boundary_timing -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/slot_boundary_timing_csynth.xml 
Execute       syn_report -verbosereport -model slot_boundary_timing -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.verbose.rpt 
Execute       db_write -model slot_boundary_timing -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.adb 
Execute       gen_tb_info slot_boundary_timing -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backoff_vo -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 286.408 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl backoff_vo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/backoff_vo -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl backoff_vo -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/backoff_vo 
Execute       gen_rtl backoff_vo -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/backoff_vo 
Execute       syn_report -csynth -model backoff_vo -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/backoff_vo_csynth.rpt 
Execute       syn_report -rtlxml -model backoff_vo -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/backoff_vo_csynth.xml 
Execute       syn_report -verbosereport -model backoff_vo -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.verbose.rpt 
Execute       db_write -model backoff_vo -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.adb 
Execute       gen_tb_info backoff_vo -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model start_backoff_vi -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 286.609 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl start_backoff_vi -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/start_backoff_vi -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl start_backoff_vi -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/start_backoff_vi 
Execute       gen_rtl start_backoff_vi -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/start_backoff_vi 
Execute       syn_report -csynth -model start_backoff_vi -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/start_backoff_vi_csynth.rpt 
Execute       syn_report -rtlxml -model start_backoff_vi -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/start_backoff_vi_csynth.xml 
Execute       syn_report -verbosereport -model start_backoff_vi -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.verbose.rpt 
Execute       db_write -model start_backoff_vi -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.adb 
Execute       gen_tb_info start_backoff_vi -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model start_backoff_be -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_be'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 286.809 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl start_backoff_be -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/start_backoff_be -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl start_backoff_be -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/start_backoff_be 
Execute       gen_rtl start_backoff_be -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/start_backoff_be 
Execute       syn_report -csynth -model start_backoff_be -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/start_backoff_be_csynth.rpt 
Execute       syn_report -rtlxml -model start_backoff_be -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/start_backoff_be_csynth.xml 
Execute       syn_report -verbosereport -model start_backoff_be -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.verbose.rpt 
Execute       db_write -model start_backoff_be -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.adb 
Execute       gen_tb_info start_backoff_be -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_bk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model start_backoff_bk -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_bk'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 287.030 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl start_backoff_bk -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/start_backoff_bk -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl start_backoff_bk -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/start_backoff_bk 
Execute       gen_rtl start_backoff_bk -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/start_backoff_bk 
Execute       syn_report -csynth -model start_backoff_bk -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/start_backoff_bk_csynth.rpt 
Execute       syn_report -rtlxml -model start_backoff_bk -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/start_backoff_bk_csynth.xml 
Execute       syn_report -verbosereport -model start_backoff_bk -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.verbose.rpt 
Execute       db_write -model start_backoff_bk -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.adb 
Execute       gen_tb_info start_backoff_bk -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_tx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model start_tx -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_tx'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 287.381 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl start_tx -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/start_tx -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl start_tx -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/start_tx 
Execute       gen_rtl start_tx -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/start_tx 
Execute       syn_report -csynth -model start_tx -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/start_tx_csynth.rpt 
Execute       syn_report -rtlxml -model start_tx -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/start_tx_csynth.xml 
Execute       syn_report -verbosereport -model start_tx -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.verbose.rpt 
Execute       db_write -model start_tx -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.adb 
Execute       gen_tb_info start_tx -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'initial_edca_process' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model initial_edca_process -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'initial_edca_process'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 288.373 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl initial_edca_process -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/initial_edca_process -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl initial_edca_process -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/initial_edca_process 
Execute       gen_rtl initial_edca_process -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/initial_edca_process 
Execute       syn_report -csynth -model initial_edca_process -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/initial_edca_process_csynth.rpt 
Execute       syn_report -rtlxml -model initial_edca_process -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/initial_edca_process_csynth.xml 
Execute       syn_report -verbosereport -model initial_edca_process -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model initial_edca_process -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.adb 
Execute       gen_tb_info initial_edca_process -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_data_request_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model phy_data_request.1 -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_data_request_1'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 288.646 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl phy_data_request.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/phy_data_request_1 -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl phy_data_request.1 -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/phy_data_request_1 
Execute       gen_rtl phy_data_request.1 -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/phy_data_request_1 
Execute       syn_report -csynth -model phy_data_request.1 -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/phy_data_request_1_csynth.rpt 
Execute       syn_report -rtlxml -model phy_data_request.1 -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/phy_data_request_1_csynth.xml 
Execute       syn_report -verbosereport -model phy_data_request.1 -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.verbose.rpt 
Execute       db_write -model phy_data_request.1 -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.adb 
Execute       gen_tb_info phy_data_request.1 -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_data_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model phy_data_request -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_data_request'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 288.778 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl phy_data_request -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/phy_data_request -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl phy_data_request -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/phy_data_request 
Execute       gen_rtl phy_data_request -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/phy_data_request 
Execute       syn_report -csynth -model phy_data_request -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/phy_data_request_csynth.rpt 
Execute       syn_report -rtlxml -model phy_data_request -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/phy_data_request_csynth.xml 
Execute       syn_report -verbosereport -model phy_data_request -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.verbose.rpt 
Execute       db_write -model phy_data_request -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.adb 
Execute       gen_tb_info phy_data_request -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_txend_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model phy_txend_request -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'stop_tx' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_txend_request'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 288.869 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl phy_txend_request -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/phy_txend_request -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl phy_txend_request -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/phy_txend_request 
Execute       gen_rtl phy_txend_request -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/phy_txend_request 
Execute       syn_report -csynth -model phy_txend_request -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/phy_txend_request_csynth.rpt 
Execute       syn_report -rtlxml -model phy_txend_request -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/phy_txend_request_csynth.xml 
Execute       syn_report -verbosereport -model phy_txend_request -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.verbose.rpt 
Execute       db_write -model phy_txend_request -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.adb 
Execute       gen_tb_info phy_txend_request -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_txend_confirm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model phy_txend_confirm -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_txend_confirm'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 289.787 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl phy_txend_confirm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/phy_txend_confirm -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl phy_txend_confirm -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/phy_txend_confirm 
Execute       gen_rtl phy_txend_confirm -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/phy_txend_confirm 
Execute       syn_report -csynth -model phy_txend_confirm -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/phy_txend_confirm_csynth.rpt 
Execute       syn_report -rtlxml -model phy_txend_confirm -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/phy_txend_confirm_csynth.xml 
Execute       syn_report -verbosereport -model phy_txend_confirm -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model phy_txend_confirm -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.adb 
Execute       gen_tb_info phy_txend_confirm -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model send_frame -vendor xilinx -mg_file E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/received_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/received_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/received_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
Command       create_rtl_model done; 1.072 sec.
INFO: [HLS 200-111]  Elapsed time: 1.618 seconds; current allocated memory: 291.301 MB.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       gen_rtl send_frame -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/systemc/send_frame -synmodules ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame 
Execute       gen_rtl send_frame -istop -style xilinx -f -lang vhdl -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/vhdl/send_frame 
Execute       gen_rtl send_frame -istop -style xilinx -f -lang vlog -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/verilog/send_frame 
Execute       syn_report -csynth -model send_frame -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/send_frame_csynth.rpt 
Execute       syn_report -rtlxml -model send_frame -o E:/FYP/HLS/MAC_SAP/fyp/solution1/syn/report/send_frame_csynth.xml 
Execute       syn_report -verbosereport -model send_frame -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.verbose.rpt 
Command       syn_report done; 0.431 sec.
Execute       db_write -model send_frame -f -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.adb 
Execute       gen_tb_info send_frame -p E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame 
Execute       export_constraint_db -f -tool general -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.constraint.tcl 
Execute       syn_report -designview -model send_frame -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.design.xml 
Command       syn_report done; 0.232 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model send_frame -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model send_frame -o E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks send_frame 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain send_frame 
INFO-FLOW: Model list for RTL component generation: ma_unitdatax_status_ compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request.1 phy_data_request phy_txend_request phy_txend_confirm send_frame
INFO-FLOW: Handling components in module [ma_unitdatax_status_s] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.compgen.tcl 
INFO-FLOW: Handling components in module [compose_mac_frame] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.compgen.tcl 
INFO-FLOW: Handling components in module [enqueue_dequeue_fram] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.compgen.tcl 
INFO-FLOW: Handling components in module [random_int_gen] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.compgen.tcl 
INFO-FLOW: Found component send_frame_urem_3bkb.
INFO-FLOW: Append model send_frame_urem_3bkb
INFO-FLOW: Found component send_frame_mul_mucud.
INFO-FLOW: Append model send_frame_mul_mucud
INFO-FLOW: Handling components in module [ma_unitdatax_request] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.compgen.tcl 
INFO-FLOW: Found component ma_unitdatax_requdEe.
INFO-FLOW: Append model ma_unitdatax_requdEe
INFO-FLOW: Found component ma_unitdatax_requeOg.
INFO-FLOW: Append model ma_unitdatax_requeOg
INFO-FLOW: Handling components in module [start_timer] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.compgen.tcl 
INFO-FLOW: Handling components in module [slot_boundary_timing] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.compgen.tcl 
INFO-FLOW: Handling components in module [backoff_vo] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.compgen.tcl 
INFO-FLOW: Handling components in module [start_backoff_vi] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.compgen.tcl 
INFO-FLOW: Handling components in module [start_backoff_be] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.compgen.tcl 
INFO-FLOW: Handling components in module [start_backoff_bk] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.compgen.tcl 
INFO-FLOW: Handling components in module [start_tx] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.compgen.tcl 
INFO-FLOW: Handling components in module [initial_edca_process] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.compgen.tcl 
INFO-FLOW: Handling components in module [phy_data_request_1] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.compgen.tcl 
INFO-FLOW: Handling components in module [phy_data_request] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.compgen.tcl 
INFO-FLOW: Handling components in module [phy_txend_request] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.compgen.tcl 
INFO-FLOW: Handling components in module [phy_txend_confirm] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.compgen.tcl 
INFO-FLOW: Handling components in module [send_frame] ... 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.tcl 
INFO-FLOW: Found component send_frame_edca_qfYi.
INFO-FLOW: Append model send_frame_edca_qfYi
INFO-FLOW: Found component send_frame_frame.
INFO-FLOW: Append model send_frame_frame
INFO-FLOW: Append model ma_unitdatax_status_s
INFO-FLOW: Append model compose_mac_frame
INFO-FLOW: Append model enqueue_dequeue_fram
INFO-FLOW: Append model random_int_gen
INFO-FLOW: Append model ma_unitdatax_request
INFO-FLOW: Append model start_timer
INFO-FLOW: Append model slot_boundary_timing
INFO-FLOW: Append model backoff_vo
INFO-FLOW: Append model start_backoff_vi
INFO-FLOW: Append model start_backoff_be
INFO-FLOW: Append model start_backoff_bk
INFO-FLOW: Append model start_tx
INFO-FLOW: Append model initial_edca_process
INFO-FLOW: Append model phy_data_request_1
INFO-FLOW: Append model phy_data_request
INFO-FLOW: Append model phy_txend_request
INFO-FLOW: Append model phy_txend_confirm
INFO-FLOW: Append model send_frame
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: send_frame_urem_3bkb send_frame_mul_mucud ma_unitdatax_requdEe ma_unitdatax_requeOg send_frame_edca_qfYi send_frame_frame ma_unitdatax_status_s compose_mac_frame enqueue_dequeue_fram random_int_gen ma_unitdatax_request start_timer slot_boundary_timing backoff_vo start_backoff_vi start_backoff_be start_backoff_bk start_tx initial_edca_process phy_data_request_1 phy_data_request phy_txend_request phy_txend_confirm send_frame
INFO-FLOW: To file: write model send_frame_urem_3bkb
INFO-FLOW: To file: write model send_frame_mul_mucud
INFO-FLOW: To file: write model ma_unitdatax_requdEe
INFO-FLOW: To file: write model ma_unitdatax_requeOg
INFO-FLOW: To file: write model send_frame_edca_qfYi
INFO-FLOW: To file: write model send_frame_frame
INFO-FLOW: To file: write model ma_unitdatax_status_s
INFO-FLOW: To file: write model compose_mac_frame
INFO-FLOW: To file: write model enqueue_dequeue_fram
INFO-FLOW: To file: write model random_int_gen
INFO-FLOW: To file: write model ma_unitdatax_request
INFO-FLOW: To file: write model start_timer
INFO-FLOW: To file: write model slot_boundary_timing
INFO-FLOW: To file: write model backoff_vo
INFO-FLOW: To file: write model start_backoff_vi
INFO-FLOW: To file: write model start_backoff_be
INFO-FLOW: To file: write model start_backoff_bk
INFO-FLOW: To file: write model start_tx
INFO-FLOW: To file: write model initial_edca_process
INFO-FLOW: To file: write model phy_data_request_1
INFO-FLOW: To file: write model phy_data_request
INFO-FLOW: To file: write model phy_txend_request
INFO-FLOW: To file: write model phy_txend_confirm
INFO-FLOW: To file: write model send_frame
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model send_frame -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.74 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/FYP/HLS/MAC_SAP/fyp/solution1
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.136 sec.
Command       ap_source done; 0.136 sec.
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.compgen.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'send_frame_urem_3bkb_div'
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Command       ap_source done; 0.169 sec.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requeOg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Command       ap_source done; 0.132 sec.
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qfYi_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'send_frame_frame_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Command       ap_source done; 0.142 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/FYP/HLS/MAC_SAP/fyp/solution1
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.137 sec.
Command       ap_source done; 0.137 sec.
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=send_frame xml_exists=0
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute         source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute         source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Command       ap_source done; 0.326 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.compgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.constraint.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=24 #gSsdmPorts=24
Execute       source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.dataonly.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.constraint.tcl 
Execute       sc_get_clocks send_frame 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:02:23 . Memory (MB): peak = 383.680 ; gain = 294.223
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
Command     autosyn done; 19.67 sec.
Command   csynth_design done; 140.566 sec.
Command ap_source done; 142.599 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FYP/HLS/MAC_SAP/fyp/solution1 opened at Thu Nov 19 12:13:31 +0530 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.142 sec.
Command     ap_source done; 0.142 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a35t-cpg236-1 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data single -quiet 
Command       ap_part_info done; 0.751 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a35t:-cpg236:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a35t-cpg236-1 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.942 sec.
Execute     ap_part_info -data single -name xc7a35t-cpg236-1 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=jt 
Command   open_solution done; 1.199 sec.
Execute   cosim_design -trace_level all 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.142 sec.
Command     ap_source done; 0.142 sec.
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATAX_STATUS_indication_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATAX_request_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATA_indication_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_CCA_indication_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_confirm_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_indication_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_RXEND_indication_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_RXSTART_indication_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_TXEND_confirm_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_TXSTART_confirm_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/backoff_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/compose_mac_frame_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/compose_mac_header_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/crc_32_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/crc_32_validate_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/decompose_mac_frame_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/edca_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/input_data.bin 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/input_message.bin 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/input_message_crc.bin 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/mac_frame.bin 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/mac_layer_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/r_n_g_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/slot_boundary_timing_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/timer_test.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/timer.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/timer.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/r_n_g.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/r_n_g.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/mac_layer.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/mac_layer.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/initial_edca_proc.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/initial_edca_proc.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/edca.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/edca.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/decompose_mac_frame.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/decompose_mac_frame.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/crc_32_validate.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/crc_32.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/crc_32.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/compose_mac_frame.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/compose_mac_frame.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/common.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_TXSTART_request.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_TXSTART_request.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_TXSTART_confirm.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_TXSTART_confirm.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_TXEND_request.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_TXEND_request.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_TXEND_confirm.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_TXEND_confirm.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_RXSTART_indication.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_RXSTART_indication.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_RXEND_indication.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_RXEND_indication.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_request.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_request.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_indication.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_indication.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_confirm.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_confirm.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_CCA_indication.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/PHY_CCA_indication.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATA_indication.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATA_indication.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATAX_request.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATAX_request.c 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATAX_STATUS_indication.h 
Execute     is_encrypted E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATAX_STATUS_indication.c 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATAX_STATUS_indication_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_STATUS_indication_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_STATUS_indication_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_STATUS_indication_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.136 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_STATUS_indication_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_STATUS_indication_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATAX_request_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_request_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_request_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_request_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_request_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_request_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATA_indication_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATA_indication_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATA_indication_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATA_indication_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.143 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATA_indication_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATA_indication_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_CCA_indication_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_CCA_indication_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_CCA_indication_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_CCA_indication_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.132 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_CCA_indication_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_CCA_indication_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_confirm_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_confirm_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_confirm_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_confirm_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_confirm_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_confirm_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_indication_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_indication_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_indication_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_indication_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_indication_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_indication_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_RXEND_indication_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXEND_indication_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXEND_indication_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXEND_indication_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXEND_indication_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXEND_indication_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.132 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_RXSTART_indication_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXSTART_indication_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXSTART_indication_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXSTART_indication_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXSTART_indication_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXSTART_indication_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_TXEND_confirm_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_confirm_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_confirm_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_confirm_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.132 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_confirm_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_confirm_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.135 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_TXSTART_confirm_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_confirm_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_confirm_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_confirm_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.139 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_confirm_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_confirm_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.132 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/backoff_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/backoff_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/backoff_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/backoff_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.166 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/backoff_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/backoff_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.174 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/compose_mac_frame_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_frame_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_frame_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_frame_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.132 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_frame_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_frame_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.135 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/compose_mac_header_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_header_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_header_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_header_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_header_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_header_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.132 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/crc_32_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.132 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/crc_32_validate_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_validate_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_validate_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_validate_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_validate_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_validate_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.139 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/decompose_mac_frame_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/decompose_mac_frame_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/decompose_mac_frame_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/decompose_mac_frame_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.143 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/decompose_mac_frame_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/decompose_mac_frame_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/edca_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/edca_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/edca_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/edca_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/edca_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/edca_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/mac_layer_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/mac_layer_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/mac_layer_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/mac_layer_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.167 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/mac_layer_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/mac_layer_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.272 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/r_n_g_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/r_n_g_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/r_n_g_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/r_n_g_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.15 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/r_n_g_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/r_n_g_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.143 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/slot_boundary_timing_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/slot_boundary_timing_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/slot_boundary_timing_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/slot_boundary_timing_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/slot_boundary_timing_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/slot_boundary_timing_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/timer_test.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/timer_test.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/timer_test.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/timer_test.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/timer_test.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/timer_test.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/timer.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/timer.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/timer.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/timer.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.17 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/timer.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/timer.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.169 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/r_n_g.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/r_n_g.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/r_n_g.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/r_n_g.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.172 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/r_n_g.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/r_n_g.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.171 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/mac_layer.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/mac_layer.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/mac_layer.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/mac_layer.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.17 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/mac_layer.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/mac_layer.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.18 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/initial_edca_proc.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/initial_edca_proc.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/initial_edca_proc.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/initial_edca_proc.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.167 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/initial_edca_proc.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/initial_edca_proc.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.179 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/edca.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/edca.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/edca.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/edca.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.169 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/edca.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/edca.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.174 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/decompose_mac_frame.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/decompose_mac_frame.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/decompose_mac_frame.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/decompose_mac_frame.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.167 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/decompose_mac_frame.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/decompose_mac_frame.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.171 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/crc_32_validate.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_validate.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_validate.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_validate.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_validate.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32_validate.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/crc_32.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.134 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/crc_32.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.135 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/compose_mac_frame.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_frame.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_frame.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_frame.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.168 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_frame.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/compose_mac_frame.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.17 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_TXSTART_request.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_request.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_request.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_request.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.166 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_request.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_request.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.168 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_TXSTART_confirm.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_confirm.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_confirm.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_confirm.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_confirm.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXSTART_confirm.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.132 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_TXEND_request.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_request.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_request.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_request.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.166 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_request.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_request.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.171 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_TXEND_confirm.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_confirm.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_confirm.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_confirm.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.165 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_confirm.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_TXEND_confirm.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.169 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_RXSTART_indication.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXSTART_indication.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXSTART_indication.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXSTART_indication.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.166 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXSTART_indication.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXSTART_indication.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.169 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_RXEND_indication.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXEND_indication.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXEND_indication.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXEND_indication.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.165 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXEND_indication.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_RXEND_indication.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.169 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_request.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_request.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_request.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_request.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_request.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_request.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.133 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_indication.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_indication.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_indication.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_indication.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.174 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_indication.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_indication.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.168 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_DATA_confirm.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_confirm.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_confirm.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_confirm.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.166 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_confirm.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_DATA_confirm.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.168 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/PHY_CCA_indication.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_CCA_indication.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_CCA_indication.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_CCA_indication.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.163 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_CCA_indication.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/PHY_CCA_indication.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.169 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATA_indication.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATA_indication.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATA_indication.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATA_indication.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.165 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATA_indication.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATA_indication.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.171 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATAX_request.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_request.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_request.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_request.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.17 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_request.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_request.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.172 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: TB processing: E:/FYP/HLS/MAC_SAP/fyp/MA_UNITDATAX_STATUS_indication.c E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_STATUS_indication.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_STATUS_indication.c_pre.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_STATUS_indication.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.165 sec.
Execute     tidy_31 xilinx-tb31-process E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_STATUS_indication.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors E:/FYP/HLS/MAC_SAP/fyp/solution1/./sim/autowrap/testbench/MA_UNITDATAX_STATUS_indication.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     tidy_31 done; 0.167 sec.
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.368 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 22.313 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 279.583 sec.
Command ap_source done; 280.791 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FYP/HLS/MAC_SAP/fyp/solution1 opened at Thu Nov 19 12:26:47 +0530 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.104 sec.
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.148 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a35t-cpg236-1 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data single -quiet 
Command       ap_part_info done; 0.818 sec.
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a35t:-cpg236:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a35t-cpg236-1 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.047 sec.
Execute     ap_part_info -data single -name xc7a35t-cpg236-1 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data resources 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 8150} {LUT 20800} {FF 41600} {DSP48E 90} {BRAM 100} {URAM 0} 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vendor=jt 
Command   open_solution done; 1.319 sec.
Execute   export_design -flow syn -rtl verilog -format ip_catalog -vendor jt 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog -vendor=jt 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow syn -rtl verilog -vendor jt
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.136 sec.
Command     ap_source done; 0.136 sec.
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.134 sec.
Command     ap_source done; 0.134 sec.
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=send_frame xml_exists=1
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Command     ap_source done; 0.696 sec.
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.constraint.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=24 #gSsdmPorts=24
Execute     source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source D:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.dataonly.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.constraint.tcl 
Execute     sc_get_clocks send_frame 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=24
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=send_frame
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=send_frame
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.rtl_wrap.cfg.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.constraint.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.133 sec.
Command     ap_source done; 0.133 sec.
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow syn -rtl verilog
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.139 sec.
Command     ap_source done; 0.139 sec.
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_status_s.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/compose_mac_frame.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/enqueue_dequeue_fram.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/random_int_gen.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/ma_unitdatax_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_timer.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/slot_boundary_timing.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/backoff_vo.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_vi.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_be.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_backoff_bk.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/start_tx.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/initial_edca_process.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request_1.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_data_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_request.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/phy_txend_confirm.compgen.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.constraint.tcl 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/send_frame.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.134 sec.
Command     ap_source done; 0.134 sec.
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute     ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source E:/FYP/HLS/MAC_SAP/fyp/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
INFO-FLOW: DBG:CMD: auto_impl: vlog syn exec E:/FYP/HLS/MAC_SAP/fyp/solution1/impl/verilog/implsyn.bat
Command   export_design done; 196.323 sec.
Command ap_source done; 197.656 sec.
Execute cleanup_all 
