Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  3 02:09:32 2020
| Host         : SHINRA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file L9_timing_summary_routed.rpt -pb L9_timing_summary_routed.pb -rpx L9_timing_summary_routed.rpx -warn_on_violation
| Design       : L9
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: inMin[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inMin[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inMin[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inMin[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inMin[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inMin[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inSec[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inSec[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inSec[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inSec[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inSec[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inSec[5] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: selectClock/outsignal_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: timeClock/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.111     -681.997                     53                  266        0.262        0.000                      0                  266        4.500        0.000                       0                   131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.111     -681.997                     53                  266        0.262        0.000                      0                  266        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           53  Failing Endpoints,  Worst Slack      -13.111ns,  Total Violation     -681.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.111ns  (required time - arrival time)
  Source:                 number_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg_rep/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.568ns  (logic 10.671ns (47.283%)  route 11.897ns (52.717%))
  Logic Levels:           33  (CARRY4=22 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.694     5.296    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  number_reg_rep[3]/Q
                         net (fo=4, routed)           0.827     6.579    jammies/pekopeko/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.703 f  jammies/pekopeko/time12_carry_i_4/O
                         net (fo=14, routed)          0.808     7.511    jammies/pekopeko/time12_carry_i_4_n_0
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.033 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.890     8.923    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.503 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.503    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.816 r  jammies/pekopeko/time12__26_carry_i_3/O[3]
                         net (fo=1, routed)           0.512    10.329    jammies/pekopeko_n_82
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.059 r  jammies/time12__26_carry/O[1]
                         net (fo=2, routed)           0.799    11.857    jammies/time12[24]
    SLICE_X3Y134         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.586    12.443 r  jammies/time12_inferred__2/i__carry/O[1]
                         net (fo=36, routed)          0.733    13.176    jammies/time120_out[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.303    13.479 r  jammies/time11_carry__2_i_1/O
                         net (fo=5, routed)           0.890    14.369    jammies/time11_carry__2_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.754 r  jammies/time11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.754    jammies/time11_carry__2_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  jammies/time11_carry__3/O[1]
                         net (fo=3, routed)           0.583    15.671    jammies/time11_carry__3_n_6
    SLICE_X13Y130        LUT3 (Prop_lut3_I0_O)        0.303    15.974 r  jammies/time11__264_carry__2_i_2/O
                         net (fo=1, routed)           0.482    16.455    jammies/time11__264_carry__2_i_2_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.853 r  jammies/time11__264_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.853    jammies/time11__264_carry__2_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.075 r  jammies/time11__264_carry__3/O[0]
                         net (fo=3, routed)           0.993    18.068    jammies/time11__264_carry__3_n_7
    SLICE_X6Y132         LUT5 (Prop_lut5_I0_O)        0.299    18.367 r  jammies/time11__350_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.367    jammies/time11__350_carry__0_i_7_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.900 r  jammies/time11__350_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.900    jammies/time11__350_carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.215 r  jammies/time11__350_carry__1/O[3]
                         net (fo=6, routed)           0.839    20.055    jammies/time11__350_carry__1_n_4
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.307    20.362 r  jammies/time11__441_carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.362    jammies/time11__441_carry__1_i_4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.894 r  jammies/time11__441_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.894    jammies/time11__441_carry__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  jammies/time11__441_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.008    jammies/time11__441_carry__2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.342 r  jammies/time11__441_carry__3/O[1]
                         net (fo=3, routed)           1.081    22.423    jammies/time11__441_carry__3_n_6
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.303    22.726 r  jammies/time11__526_carry__3_i_7/O
                         net (fo=1, routed)           0.000    22.726    jammies/time11__526_carry__3_i_7_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.276 r  jammies/time11__526_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.276    jammies/time11__526_carry__3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.390 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.390    jammies/time11__526_carry__4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.504    jammies/time11__526_carry__5_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.775 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.296    24.071    jammies/time11__526_carry__6_n_3
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.373    24.444 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.802    25.246    jammies/time10_carry_i_11_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    25.370 r  jammies/time10_carry_i_7/O
                         net (fo=1, routed)           0.000    25.370    jammies/time10_carry_i_7_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.903 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.903    jammies/time10_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.020 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.020    jammies/time10_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.137 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.137    jammies/time10_carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.254 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.713    26.967    jammies/CO[0]
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    27.091 r  jammies/number_rep[9]_i_2/O
                         net (fo=21, routed)          0.211    27.302    pog/E[0]
    SLICE_X6Y142         LUT3 (Prop_lut3_I2_O)        0.124    27.426 r  pog/number_reg_rep_i_1/O
                         net (fo=1, routed)           0.439    27.865    pog_n_1
    RAMB36_X0Y28         RAMB36E1                                     r  number_reg_rep/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.550    14.972    clock_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  number_reg_rep/CLKARDCLK
                         clock pessimism              0.259    15.232    
                         clock uncertainty           -0.035    15.196    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.753    number_reg_rep
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -27.865    
  -------------------------------------------------------------------
                         slack                                -13.111    

Slack (VIOLATED) :        -13.047ns  (required time - arrival time)
  Source:                 number_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.569ns  (logic 10.547ns (46.732%)  route 12.022ns (53.268%))
  Logic Levels:           32  (CARRY4=22 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.694     5.296    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  number_reg_rep[3]/Q
                         net (fo=4, routed)           0.827     6.579    jammies/pekopeko/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.703 f  jammies/pekopeko/time12_carry_i_4/O
                         net (fo=14, routed)          0.808     7.511    jammies/pekopeko/time12_carry_i_4_n_0
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.033 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.890     8.923    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.503 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.503    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.816 r  jammies/pekopeko/time12__26_carry_i_3/O[3]
                         net (fo=1, routed)           0.512    10.329    jammies/pekopeko_n_82
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.059 r  jammies/time12__26_carry/O[1]
                         net (fo=2, routed)           0.799    11.857    jammies/time12[24]
    SLICE_X3Y134         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.586    12.443 r  jammies/time12_inferred__2/i__carry/O[1]
                         net (fo=36, routed)          0.733    13.176    jammies/time120_out[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.303    13.479 r  jammies/time11_carry__2_i_1/O
                         net (fo=5, routed)           0.890    14.369    jammies/time11_carry__2_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.754 r  jammies/time11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.754    jammies/time11_carry__2_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  jammies/time11_carry__3/O[1]
                         net (fo=3, routed)           0.583    15.671    jammies/time11_carry__3_n_6
    SLICE_X13Y130        LUT3 (Prop_lut3_I0_O)        0.303    15.974 r  jammies/time11__264_carry__2_i_2/O
                         net (fo=1, routed)           0.482    16.455    jammies/time11__264_carry__2_i_2_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.853 r  jammies/time11__264_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.853    jammies/time11__264_carry__2_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.075 r  jammies/time11__264_carry__3/O[0]
                         net (fo=3, routed)           0.993    18.068    jammies/time11__264_carry__3_n_7
    SLICE_X6Y132         LUT5 (Prop_lut5_I0_O)        0.299    18.367 r  jammies/time11__350_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.367    jammies/time11__350_carry__0_i_7_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.900 r  jammies/time11__350_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.900    jammies/time11__350_carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.215 r  jammies/time11__350_carry__1/O[3]
                         net (fo=6, routed)           0.839    20.055    jammies/time11__350_carry__1_n_4
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.307    20.362 r  jammies/time11__441_carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.362    jammies/time11__441_carry__1_i_4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.894 r  jammies/time11__441_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.894    jammies/time11__441_carry__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  jammies/time11__441_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.008    jammies/time11__441_carry__2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.342 r  jammies/time11__441_carry__3/O[1]
                         net (fo=3, routed)           1.081    22.423    jammies/time11__441_carry__3_n_6
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.303    22.726 r  jammies/time11__526_carry__3_i_7/O
                         net (fo=1, routed)           0.000    22.726    jammies/time11__526_carry__3_i_7_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.276 r  jammies/time11__526_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.276    jammies/time11__526_carry__3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.390 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.390    jammies/time11__526_carry__4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.504    jammies/time11__526_carry__5_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.775 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.296    24.071    jammies/time11__526_carry__6_n_3
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.373    24.444 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.802    25.246    jammies/time10_carry_i_11_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    25.370 r  jammies/time10_carry_i_7/O
                         net (fo=1, routed)           0.000    25.370    jammies/time10_carry_i_7_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.903 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.903    jammies/time10_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.020 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.020    jammies/time10_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.137 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.137    jammies/time10_carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.254 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.722    26.976    pog/CO[0]
    SLICE_X6Y142         LUT3 (Prop_lut3_I2_O)        0.124    27.100 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.766    27.865    jammies/time1_reg[0]_0
    SLICE_X4Y138         FDRE                                         r  jammies/time1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.584    15.006    jammies/clk
    SLICE_X4Y138         FDRE                                         r  jammies/time1_reg[4]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429    14.818    jammies/time1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -27.865    
  -------------------------------------------------------------------
                         slack                                -13.047    

Slack (VIOLATED) :        -13.047ns  (required time - arrival time)
  Source:                 number_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.569ns  (logic 10.547ns (46.732%)  route 12.022ns (53.268%))
  Logic Levels:           32  (CARRY4=22 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.694     5.296    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  number_reg_rep[3]/Q
                         net (fo=4, routed)           0.827     6.579    jammies/pekopeko/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.703 f  jammies/pekopeko/time12_carry_i_4/O
                         net (fo=14, routed)          0.808     7.511    jammies/pekopeko/time12_carry_i_4_n_0
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.033 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.890     8.923    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.503 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.503    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.816 r  jammies/pekopeko/time12__26_carry_i_3/O[3]
                         net (fo=1, routed)           0.512    10.329    jammies/pekopeko_n_82
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.059 r  jammies/time12__26_carry/O[1]
                         net (fo=2, routed)           0.799    11.857    jammies/time12[24]
    SLICE_X3Y134         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.586    12.443 r  jammies/time12_inferred__2/i__carry/O[1]
                         net (fo=36, routed)          0.733    13.176    jammies/time120_out[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.303    13.479 r  jammies/time11_carry__2_i_1/O
                         net (fo=5, routed)           0.890    14.369    jammies/time11_carry__2_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.754 r  jammies/time11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.754    jammies/time11_carry__2_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  jammies/time11_carry__3/O[1]
                         net (fo=3, routed)           0.583    15.671    jammies/time11_carry__3_n_6
    SLICE_X13Y130        LUT3 (Prop_lut3_I0_O)        0.303    15.974 r  jammies/time11__264_carry__2_i_2/O
                         net (fo=1, routed)           0.482    16.455    jammies/time11__264_carry__2_i_2_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.853 r  jammies/time11__264_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.853    jammies/time11__264_carry__2_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.075 r  jammies/time11__264_carry__3/O[0]
                         net (fo=3, routed)           0.993    18.068    jammies/time11__264_carry__3_n_7
    SLICE_X6Y132         LUT5 (Prop_lut5_I0_O)        0.299    18.367 r  jammies/time11__350_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.367    jammies/time11__350_carry__0_i_7_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.900 r  jammies/time11__350_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.900    jammies/time11__350_carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.215 r  jammies/time11__350_carry__1/O[3]
                         net (fo=6, routed)           0.839    20.055    jammies/time11__350_carry__1_n_4
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.307    20.362 r  jammies/time11__441_carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.362    jammies/time11__441_carry__1_i_4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.894 r  jammies/time11__441_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.894    jammies/time11__441_carry__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  jammies/time11__441_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.008    jammies/time11__441_carry__2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.342 r  jammies/time11__441_carry__3/O[1]
                         net (fo=3, routed)           1.081    22.423    jammies/time11__441_carry__3_n_6
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.303    22.726 r  jammies/time11__526_carry__3_i_7/O
                         net (fo=1, routed)           0.000    22.726    jammies/time11__526_carry__3_i_7_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.276 r  jammies/time11__526_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.276    jammies/time11__526_carry__3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.390 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.390    jammies/time11__526_carry__4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.504    jammies/time11__526_carry__5_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.775 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.296    24.071    jammies/time11__526_carry__6_n_3
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.373    24.444 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.802    25.246    jammies/time10_carry_i_11_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    25.370 r  jammies/time10_carry_i_7/O
                         net (fo=1, routed)           0.000    25.370    jammies/time10_carry_i_7_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.903 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.903    jammies/time10_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.020 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.020    jammies/time10_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.137 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.137    jammies/time10_carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.254 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.722    26.976    pog/CO[0]
    SLICE_X6Y142         LUT3 (Prop_lut3_I2_O)        0.124    27.100 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.766    27.865    jammies/time1_reg[0]_0
    SLICE_X4Y138         FDRE                                         r  jammies/time1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.584    15.006    jammies/clk
    SLICE_X4Y138         FDRE                                         r  jammies/time1_reg[5]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429    14.818    jammies/time1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -27.865    
  -------------------------------------------------------------------
                         slack                                -13.047    

Slack (VIOLATED) :        -13.047ns  (required time - arrival time)
  Source:                 number_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.569ns  (logic 10.547ns (46.732%)  route 12.022ns (53.268%))
  Logic Levels:           32  (CARRY4=22 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.694     5.296    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  number_reg_rep[3]/Q
                         net (fo=4, routed)           0.827     6.579    jammies/pekopeko/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.703 f  jammies/pekopeko/time12_carry_i_4/O
                         net (fo=14, routed)          0.808     7.511    jammies/pekopeko/time12_carry_i_4_n_0
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.033 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.890     8.923    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.503 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.503    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.816 r  jammies/pekopeko/time12__26_carry_i_3/O[3]
                         net (fo=1, routed)           0.512    10.329    jammies/pekopeko_n_82
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.059 r  jammies/time12__26_carry/O[1]
                         net (fo=2, routed)           0.799    11.857    jammies/time12[24]
    SLICE_X3Y134         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.586    12.443 r  jammies/time12_inferred__2/i__carry/O[1]
                         net (fo=36, routed)          0.733    13.176    jammies/time120_out[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.303    13.479 r  jammies/time11_carry__2_i_1/O
                         net (fo=5, routed)           0.890    14.369    jammies/time11_carry__2_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.754 r  jammies/time11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.754    jammies/time11_carry__2_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  jammies/time11_carry__3/O[1]
                         net (fo=3, routed)           0.583    15.671    jammies/time11_carry__3_n_6
    SLICE_X13Y130        LUT3 (Prop_lut3_I0_O)        0.303    15.974 r  jammies/time11__264_carry__2_i_2/O
                         net (fo=1, routed)           0.482    16.455    jammies/time11__264_carry__2_i_2_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.853 r  jammies/time11__264_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.853    jammies/time11__264_carry__2_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.075 r  jammies/time11__264_carry__3/O[0]
                         net (fo=3, routed)           0.993    18.068    jammies/time11__264_carry__3_n_7
    SLICE_X6Y132         LUT5 (Prop_lut5_I0_O)        0.299    18.367 r  jammies/time11__350_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.367    jammies/time11__350_carry__0_i_7_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.900 r  jammies/time11__350_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.900    jammies/time11__350_carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.215 r  jammies/time11__350_carry__1/O[3]
                         net (fo=6, routed)           0.839    20.055    jammies/time11__350_carry__1_n_4
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.307    20.362 r  jammies/time11__441_carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.362    jammies/time11__441_carry__1_i_4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.894 r  jammies/time11__441_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.894    jammies/time11__441_carry__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  jammies/time11__441_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.008    jammies/time11__441_carry__2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.342 r  jammies/time11__441_carry__3/O[1]
                         net (fo=3, routed)           1.081    22.423    jammies/time11__441_carry__3_n_6
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.303    22.726 r  jammies/time11__526_carry__3_i_7/O
                         net (fo=1, routed)           0.000    22.726    jammies/time11__526_carry__3_i_7_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.276 r  jammies/time11__526_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.276    jammies/time11__526_carry__3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.390 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.390    jammies/time11__526_carry__4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.504    jammies/time11__526_carry__5_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.775 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.296    24.071    jammies/time11__526_carry__6_n_3
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.373    24.444 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.802    25.246    jammies/time10_carry_i_11_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    25.370 r  jammies/time10_carry_i_7/O
                         net (fo=1, routed)           0.000    25.370    jammies/time10_carry_i_7_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.903 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.903    jammies/time10_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.020 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.020    jammies/time10_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.137 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.137    jammies/time10_carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.254 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.722    26.976    pog/CO[0]
    SLICE_X6Y142         LUT3 (Prop_lut3_I2_O)        0.124    27.100 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.766    27.865    jammies/time1_reg[0]_0
    SLICE_X4Y138         FDRE                                         r  jammies/time1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.584    15.006    jammies/clk
    SLICE_X4Y138         FDRE                                         r  jammies/time1_reg[6]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429    14.818    jammies/time1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -27.865    
  -------------------------------------------------------------------
                         slack                                -13.047    

Slack (VIOLATED) :        -13.047ns  (required time - arrival time)
  Source:                 number_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.569ns  (logic 10.547ns (46.732%)  route 12.022ns (53.268%))
  Logic Levels:           32  (CARRY4=22 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.694     5.296    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  number_reg_rep[3]/Q
                         net (fo=4, routed)           0.827     6.579    jammies/pekopeko/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.703 f  jammies/pekopeko/time12_carry_i_4/O
                         net (fo=14, routed)          0.808     7.511    jammies/pekopeko/time12_carry_i_4_n_0
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.033 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.890     8.923    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.503 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.503    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.816 r  jammies/pekopeko/time12__26_carry_i_3/O[3]
                         net (fo=1, routed)           0.512    10.329    jammies/pekopeko_n_82
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.059 r  jammies/time12__26_carry/O[1]
                         net (fo=2, routed)           0.799    11.857    jammies/time12[24]
    SLICE_X3Y134         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.586    12.443 r  jammies/time12_inferred__2/i__carry/O[1]
                         net (fo=36, routed)          0.733    13.176    jammies/time120_out[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.303    13.479 r  jammies/time11_carry__2_i_1/O
                         net (fo=5, routed)           0.890    14.369    jammies/time11_carry__2_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.754 r  jammies/time11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.754    jammies/time11_carry__2_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  jammies/time11_carry__3/O[1]
                         net (fo=3, routed)           0.583    15.671    jammies/time11_carry__3_n_6
    SLICE_X13Y130        LUT3 (Prop_lut3_I0_O)        0.303    15.974 r  jammies/time11__264_carry__2_i_2/O
                         net (fo=1, routed)           0.482    16.455    jammies/time11__264_carry__2_i_2_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.853 r  jammies/time11__264_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.853    jammies/time11__264_carry__2_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.075 r  jammies/time11__264_carry__3/O[0]
                         net (fo=3, routed)           0.993    18.068    jammies/time11__264_carry__3_n_7
    SLICE_X6Y132         LUT5 (Prop_lut5_I0_O)        0.299    18.367 r  jammies/time11__350_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.367    jammies/time11__350_carry__0_i_7_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.900 r  jammies/time11__350_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.900    jammies/time11__350_carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.215 r  jammies/time11__350_carry__1/O[3]
                         net (fo=6, routed)           0.839    20.055    jammies/time11__350_carry__1_n_4
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.307    20.362 r  jammies/time11__441_carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.362    jammies/time11__441_carry__1_i_4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.894 r  jammies/time11__441_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.894    jammies/time11__441_carry__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  jammies/time11__441_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.008    jammies/time11__441_carry__2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.342 r  jammies/time11__441_carry__3/O[1]
                         net (fo=3, routed)           1.081    22.423    jammies/time11__441_carry__3_n_6
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.303    22.726 r  jammies/time11__526_carry__3_i_7/O
                         net (fo=1, routed)           0.000    22.726    jammies/time11__526_carry__3_i_7_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.276 r  jammies/time11__526_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.276    jammies/time11__526_carry__3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.390 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.390    jammies/time11__526_carry__4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.504    jammies/time11__526_carry__5_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.775 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.296    24.071    jammies/time11__526_carry__6_n_3
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.373    24.444 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.802    25.246    jammies/time10_carry_i_11_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    25.370 r  jammies/time10_carry_i_7/O
                         net (fo=1, routed)           0.000    25.370    jammies/time10_carry_i_7_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.903 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.903    jammies/time10_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.020 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.020    jammies/time10_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.137 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.137    jammies/time10_carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.254 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.722    26.976    pog/CO[0]
    SLICE_X6Y142         LUT3 (Prop_lut3_I2_O)        0.124    27.100 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.766    27.865    jammies/time1_reg[0]_0
    SLICE_X4Y138         FDRE                                         r  jammies/time1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.584    15.006    jammies/clk
    SLICE_X4Y138         FDRE                                         r  jammies/time1_reg[7]/C
                         clock pessimism              0.276    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y138         FDRE (Setup_fdre_C_R)       -0.429    14.818    jammies/time1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -27.865    
  -------------------------------------------------------------------
                         slack                                -13.047    

Slack (VIOLATED) :        -13.029ns  (required time - arrival time)
  Source:                 number_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.551ns  (logic 10.547ns (46.769%)  route 12.004ns (53.231%))
  Logic Levels:           32  (CARRY4=22 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.694     5.296    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  number_reg_rep[3]/Q
                         net (fo=4, routed)           0.827     6.579    jammies/pekopeko/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.703 f  jammies/pekopeko/time12_carry_i_4/O
                         net (fo=14, routed)          0.808     7.511    jammies/pekopeko/time12_carry_i_4_n_0
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.033 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.890     8.923    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.503 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.503    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.816 r  jammies/pekopeko/time12__26_carry_i_3/O[3]
                         net (fo=1, routed)           0.512    10.329    jammies/pekopeko_n_82
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.059 r  jammies/time12__26_carry/O[1]
                         net (fo=2, routed)           0.799    11.857    jammies/time12[24]
    SLICE_X3Y134         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.586    12.443 r  jammies/time12_inferred__2/i__carry/O[1]
                         net (fo=36, routed)          0.733    13.176    jammies/time120_out[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.303    13.479 r  jammies/time11_carry__2_i_1/O
                         net (fo=5, routed)           0.890    14.369    jammies/time11_carry__2_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.754 r  jammies/time11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.754    jammies/time11_carry__2_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  jammies/time11_carry__3/O[1]
                         net (fo=3, routed)           0.583    15.671    jammies/time11_carry__3_n_6
    SLICE_X13Y130        LUT3 (Prop_lut3_I0_O)        0.303    15.974 r  jammies/time11__264_carry__2_i_2/O
                         net (fo=1, routed)           0.482    16.455    jammies/time11__264_carry__2_i_2_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.853 r  jammies/time11__264_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.853    jammies/time11__264_carry__2_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.075 r  jammies/time11__264_carry__3/O[0]
                         net (fo=3, routed)           0.993    18.068    jammies/time11__264_carry__3_n_7
    SLICE_X6Y132         LUT5 (Prop_lut5_I0_O)        0.299    18.367 r  jammies/time11__350_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.367    jammies/time11__350_carry__0_i_7_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.900 r  jammies/time11__350_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.900    jammies/time11__350_carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.215 r  jammies/time11__350_carry__1/O[3]
                         net (fo=6, routed)           0.839    20.055    jammies/time11__350_carry__1_n_4
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.307    20.362 r  jammies/time11__441_carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.362    jammies/time11__441_carry__1_i_4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.894 r  jammies/time11__441_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.894    jammies/time11__441_carry__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  jammies/time11__441_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.008    jammies/time11__441_carry__2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.342 r  jammies/time11__441_carry__3/O[1]
                         net (fo=3, routed)           1.081    22.423    jammies/time11__441_carry__3_n_6
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.303    22.726 r  jammies/time11__526_carry__3_i_7/O
                         net (fo=1, routed)           0.000    22.726    jammies/time11__526_carry__3_i_7_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.276 r  jammies/time11__526_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.276    jammies/time11__526_carry__3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.390 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.390    jammies/time11__526_carry__4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.504    jammies/time11__526_carry__5_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.775 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.296    24.071    jammies/time11__526_carry__6_n_3
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.373    24.444 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.802    25.246    jammies/time10_carry_i_11_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    25.370 r  jammies/time10_carry_i_7/O
                         net (fo=1, routed)           0.000    25.370    jammies/time10_carry_i_7_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.903 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.903    jammies/time10_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.020 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.020    jammies/time10_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.137 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.137    jammies/time10_carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.254 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.722    26.976    pog/CO[0]
    SLICE_X6Y142         LUT3 (Prop_lut3_I2_O)        0.124    27.100 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.748    27.848    jammies/time1_reg[0]_0
    SLICE_X4Y139         FDRE                                         r  jammies/time1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.585    15.007    jammies/clk
    SLICE_X4Y139         FDRE                                         r  jammies/time1_reg[10]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.429    14.819    jammies/time1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -27.848    
  -------------------------------------------------------------------
                         slack                                -13.029    

Slack (VIOLATED) :        -13.029ns  (required time - arrival time)
  Source:                 number_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.551ns  (logic 10.547ns (46.769%)  route 12.004ns (53.231%))
  Logic Levels:           32  (CARRY4=22 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.694     5.296    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  number_reg_rep[3]/Q
                         net (fo=4, routed)           0.827     6.579    jammies/pekopeko/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.703 f  jammies/pekopeko/time12_carry_i_4/O
                         net (fo=14, routed)          0.808     7.511    jammies/pekopeko/time12_carry_i_4_n_0
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.033 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.890     8.923    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.503 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.503    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.816 r  jammies/pekopeko/time12__26_carry_i_3/O[3]
                         net (fo=1, routed)           0.512    10.329    jammies/pekopeko_n_82
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.059 r  jammies/time12__26_carry/O[1]
                         net (fo=2, routed)           0.799    11.857    jammies/time12[24]
    SLICE_X3Y134         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.586    12.443 r  jammies/time12_inferred__2/i__carry/O[1]
                         net (fo=36, routed)          0.733    13.176    jammies/time120_out[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.303    13.479 r  jammies/time11_carry__2_i_1/O
                         net (fo=5, routed)           0.890    14.369    jammies/time11_carry__2_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.754 r  jammies/time11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.754    jammies/time11_carry__2_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  jammies/time11_carry__3/O[1]
                         net (fo=3, routed)           0.583    15.671    jammies/time11_carry__3_n_6
    SLICE_X13Y130        LUT3 (Prop_lut3_I0_O)        0.303    15.974 r  jammies/time11__264_carry__2_i_2/O
                         net (fo=1, routed)           0.482    16.455    jammies/time11__264_carry__2_i_2_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.853 r  jammies/time11__264_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.853    jammies/time11__264_carry__2_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.075 r  jammies/time11__264_carry__3/O[0]
                         net (fo=3, routed)           0.993    18.068    jammies/time11__264_carry__3_n_7
    SLICE_X6Y132         LUT5 (Prop_lut5_I0_O)        0.299    18.367 r  jammies/time11__350_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.367    jammies/time11__350_carry__0_i_7_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.900 r  jammies/time11__350_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.900    jammies/time11__350_carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.215 r  jammies/time11__350_carry__1/O[3]
                         net (fo=6, routed)           0.839    20.055    jammies/time11__350_carry__1_n_4
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.307    20.362 r  jammies/time11__441_carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.362    jammies/time11__441_carry__1_i_4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.894 r  jammies/time11__441_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.894    jammies/time11__441_carry__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  jammies/time11__441_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.008    jammies/time11__441_carry__2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.342 r  jammies/time11__441_carry__3/O[1]
                         net (fo=3, routed)           1.081    22.423    jammies/time11__441_carry__3_n_6
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.303    22.726 r  jammies/time11__526_carry__3_i_7/O
                         net (fo=1, routed)           0.000    22.726    jammies/time11__526_carry__3_i_7_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.276 r  jammies/time11__526_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.276    jammies/time11__526_carry__3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.390 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.390    jammies/time11__526_carry__4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.504    jammies/time11__526_carry__5_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.775 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.296    24.071    jammies/time11__526_carry__6_n_3
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.373    24.444 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.802    25.246    jammies/time10_carry_i_11_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    25.370 r  jammies/time10_carry_i_7/O
                         net (fo=1, routed)           0.000    25.370    jammies/time10_carry_i_7_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.903 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.903    jammies/time10_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.020 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.020    jammies/time10_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.137 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.137    jammies/time10_carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.254 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.722    26.976    pog/CO[0]
    SLICE_X6Y142         LUT3 (Prop_lut3_I2_O)        0.124    27.100 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.748    27.848    jammies/time1_reg[0]_0
    SLICE_X4Y139         FDRE                                         r  jammies/time1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.585    15.007    jammies/clk
    SLICE_X4Y139         FDRE                                         r  jammies/time1_reg[11]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.429    14.819    jammies/time1_reg[11]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -27.848    
  -------------------------------------------------------------------
                         slack                                -13.029    

Slack (VIOLATED) :        -13.029ns  (required time - arrival time)
  Source:                 number_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.551ns  (logic 10.547ns (46.769%)  route 12.004ns (53.231%))
  Logic Levels:           32  (CARRY4=22 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.694     5.296    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  number_reg_rep[3]/Q
                         net (fo=4, routed)           0.827     6.579    jammies/pekopeko/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.703 f  jammies/pekopeko/time12_carry_i_4/O
                         net (fo=14, routed)          0.808     7.511    jammies/pekopeko/time12_carry_i_4_n_0
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.033 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.890     8.923    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.503 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.503    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.816 r  jammies/pekopeko/time12__26_carry_i_3/O[3]
                         net (fo=1, routed)           0.512    10.329    jammies/pekopeko_n_82
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.059 r  jammies/time12__26_carry/O[1]
                         net (fo=2, routed)           0.799    11.857    jammies/time12[24]
    SLICE_X3Y134         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.586    12.443 r  jammies/time12_inferred__2/i__carry/O[1]
                         net (fo=36, routed)          0.733    13.176    jammies/time120_out[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.303    13.479 r  jammies/time11_carry__2_i_1/O
                         net (fo=5, routed)           0.890    14.369    jammies/time11_carry__2_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.754 r  jammies/time11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.754    jammies/time11_carry__2_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  jammies/time11_carry__3/O[1]
                         net (fo=3, routed)           0.583    15.671    jammies/time11_carry__3_n_6
    SLICE_X13Y130        LUT3 (Prop_lut3_I0_O)        0.303    15.974 r  jammies/time11__264_carry__2_i_2/O
                         net (fo=1, routed)           0.482    16.455    jammies/time11__264_carry__2_i_2_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.853 r  jammies/time11__264_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.853    jammies/time11__264_carry__2_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.075 r  jammies/time11__264_carry__3/O[0]
                         net (fo=3, routed)           0.993    18.068    jammies/time11__264_carry__3_n_7
    SLICE_X6Y132         LUT5 (Prop_lut5_I0_O)        0.299    18.367 r  jammies/time11__350_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.367    jammies/time11__350_carry__0_i_7_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.900 r  jammies/time11__350_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.900    jammies/time11__350_carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.215 r  jammies/time11__350_carry__1/O[3]
                         net (fo=6, routed)           0.839    20.055    jammies/time11__350_carry__1_n_4
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.307    20.362 r  jammies/time11__441_carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.362    jammies/time11__441_carry__1_i_4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.894 r  jammies/time11__441_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.894    jammies/time11__441_carry__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  jammies/time11__441_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.008    jammies/time11__441_carry__2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.342 r  jammies/time11__441_carry__3/O[1]
                         net (fo=3, routed)           1.081    22.423    jammies/time11__441_carry__3_n_6
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.303    22.726 r  jammies/time11__526_carry__3_i_7/O
                         net (fo=1, routed)           0.000    22.726    jammies/time11__526_carry__3_i_7_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.276 r  jammies/time11__526_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.276    jammies/time11__526_carry__3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.390 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.390    jammies/time11__526_carry__4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.504    jammies/time11__526_carry__5_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.775 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.296    24.071    jammies/time11__526_carry__6_n_3
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.373    24.444 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.802    25.246    jammies/time10_carry_i_11_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    25.370 r  jammies/time10_carry_i_7/O
                         net (fo=1, routed)           0.000    25.370    jammies/time10_carry_i_7_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.903 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.903    jammies/time10_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.020 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.020    jammies/time10_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.137 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.137    jammies/time10_carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.254 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.722    26.976    pog/CO[0]
    SLICE_X6Y142         LUT3 (Prop_lut3_I2_O)        0.124    27.100 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.748    27.848    jammies/time1_reg[0]_0
    SLICE_X4Y139         FDRE                                         r  jammies/time1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.585    15.007    jammies/clk
    SLICE_X4Y139         FDRE                                         r  jammies/time1_reg[8]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.429    14.819    jammies/time1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -27.848    
  -------------------------------------------------------------------
                         slack                                -13.029    

Slack (VIOLATED) :        -13.029ns  (required time - arrival time)
  Source:                 number_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.551ns  (logic 10.547ns (46.769%)  route 12.004ns (53.231%))
  Logic Levels:           32  (CARRY4=22 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.694     5.296    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  number_reg_rep[3]/Q
                         net (fo=4, routed)           0.827     6.579    jammies/pekopeko/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.703 f  jammies/pekopeko/time12_carry_i_4/O
                         net (fo=14, routed)          0.808     7.511    jammies/pekopeko/time12_carry_i_4_n_0
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.033 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.890     8.923    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.503 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.503    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.816 r  jammies/pekopeko/time12__26_carry_i_3/O[3]
                         net (fo=1, routed)           0.512    10.329    jammies/pekopeko_n_82
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.059 r  jammies/time12__26_carry/O[1]
                         net (fo=2, routed)           0.799    11.857    jammies/time12[24]
    SLICE_X3Y134         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.586    12.443 r  jammies/time12_inferred__2/i__carry/O[1]
                         net (fo=36, routed)          0.733    13.176    jammies/time120_out[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.303    13.479 r  jammies/time11_carry__2_i_1/O
                         net (fo=5, routed)           0.890    14.369    jammies/time11_carry__2_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.754 r  jammies/time11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.754    jammies/time11_carry__2_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  jammies/time11_carry__3/O[1]
                         net (fo=3, routed)           0.583    15.671    jammies/time11_carry__3_n_6
    SLICE_X13Y130        LUT3 (Prop_lut3_I0_O)        0.303    15.974 r  jammies/time11__264_carry__2_i_2/O
                         net (fo=1, routed)           0.482    16.455    jammies/time11__264_carry__2_i_2_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.853 r  jammies/time11__264_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.853    jammies/time11__264_carry__2_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.075 r  jammies/time11__264_carry__3/O[0]
                         net (fo=3, routed)           0.993    18.068    jammies/time11__264_carry__3_n_7
    SLICE_X6Y132         LUT5 (Prop_lut5_I0_O)        0.299    18.367 r  jammies/time11__350_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.367    jammies/time11__350_carry__0_i_7_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.900 r  jammies/time11__350_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.900    jammies/time11__350_carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.215 r  jammies/time11__350_carry__1/O[3]
                         net (fo=6, routed)           0.839    20.055    jammies/time11__350_carry__1_n_4
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.307    20.362 r  jammies/time11__441_carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.362    jammies/time11__441_carry__1_i_4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.894 r  jammies/time11__441_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.894    jammies/time11__441_carry__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  jammies/time11__441_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.008    jammies/time11__441_carry__2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.342 r  jammies/time11__441_carry__3/O[1]
                         net (fo=3, routed)           1.081    22.423    jammies/time11__441_carry__3_n_6
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.303    22.726 r  jammies/time11__526_carry__3_i_7/O
                         net (fo=1, routed)           0.000    22.726    jammies/time11__526_carry__3_i_7_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.276 r  jammies/time11__526_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.276    jammies/time11__526_carry__3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.390 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.390    jammies/time11__526_carry__4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.504    jammies/time11__526_carry__5_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.775 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.296    24.071    jammies/time11__526_carry__6_n_3
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.373    24.444 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.802    25.246    jammies/time10_carry_i_11_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    25.370 r  jammies/time10_carry_i_7/O
                         net (fo=1, routed)           0.000    25.370    jammies/time10_carry_i_7_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.903 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.903    jammies/time10_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.020 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.020    jammies/time10_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.137 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.137    jammies/time10_carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.254 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.722    26.976    pog/CO[0]
    SLICE_X6Y142         LUT3 (Prop_lut3_I2_O)        0.124    27.100 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.748    27.848    jammies/time1_reg[0]_0
    SLICE_X4Y139         FDRE                                         r  jammies/time1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.585    15.007    jammies/clk
    SLICE_X4Y139         FDRE                                         r  jammies/time1_reg[9]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y139         FDRE (Setup_fdre_C_R)       -0.429    14.819    jammies/time1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -27.848    
  -------------------------------------------------------------------
                         slack                                -13.029    

Slack (VIOLATED) :        -13.000ns  (required time - arrival time)
  Source:                 number_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.760ns  (logic 10.547ns (46.340%)  route 12.213ns (53.660%))
  Logic Levels:           32  (CARRY4=22 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.694     5.296    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456     5.752 r  number_reg_rep[3]/Q
                         net (fo=4, routed)           0.827     6.579    jammies/pekopeko/Q[3]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     6.703 f  jammies/pekopeko/time12_carry_i_4/O
                         net (fo=14, routed)          0.808     7.511    jammies/pekopeko/time12_carry_i_4_n_0
    SLICE_X5Y130         LUT5 (Prop_lut5_I0_O)        0.124     7.635 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.033 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.890     8.923    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.503 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.503    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.816 r  jammies/pekopeko/time12__26_carry_i_3/O[3]
                         net (fo=1, routed)           0.512    10.329    jammies/pekopeko_n_82
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    11.059 r  jammies/time12__26_carry/O[1]
                         net (fo=2, routed)           0.799    11.857    jammies/time12[24]
    SLICE_X3Y134         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.586    12.443 r  jammies/time12_inferred__2/i__carry/O[1]
                         net (fo=36, routed)          0.733    13.176    jammies/time120_out[1]
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.303    13.479 r  jammies/time11_carry__2_i_1/O
                         net (fo=5, routed)           0.890    14.369    jammies/time11_carry__2_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.754 r  jammies/time11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.754    jammies/time11_carry__2_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  jammies/time11_carry__3/O[1]
                         net (fo=3, routed)           0.583    15.671    jammies/time11_carry__3_n_6
    SLICE_X13Y130        LUT3 (Prop_lut3_I0_O)        0.303    15.974 r  jammies/time11__264_carry__2_i_2/O
                         net (fo=1, routed)           0.482    16.455    jammies/time11__264_carry__2_i_2_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.853 r  jammies/time11__264_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.853    jammies/time11__264_carry__2_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.075 r  jammies/time11__264_carry__3/O[0]
                         net (fo=3, routed)           0.993    18.068    jammies/time11__264_carry__3_n_7
    SLICE_X6Y132         LUT5 (Prop_lut5_I0_O)        0.299    18.367 r  jammies/time11__350_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.367    jammies/time11__350_carry__0_i_7_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.900 r  jammies/time11__350_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.900    jammies/time11__350_carry__0_n_0
    SLICE_X6Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.215 r  jammies/time11__350_carry__1/O[3]
                         net (fo=6, routed)           0.839    20.055    jammies/time11__350_carry__1_n_4
    SLICE_X5Y135         LUT2 (Prop_lut2_I0_O)        0.307    20.362 r  jammies/time11__441_carry__1_i_4/O
                         net (fo=1, routed)           0.000    20.362    jammies/time11__441_carry__1_i_4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.894 r  jammies/time11__441_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.894    jammies/time11__441_carry__1_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  jammies/time11__441_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.008    jammies/time11__441_carry__2_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.342 r  jammies/time11__441_carry__3/O[1]
                         net (fo=3, routed)           1.081    22.423    jammies/time11__441_carry__3_n_6
    SLICE_X9Y136         LUT4 (Prop_lut4_I1_O)        0.303    22.726 r  jammies/time11__526_carry__3_i_7/O
                         net (fo=1, routed)           0.000    22.726    jammies/time11__526_carry__3_i_7_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.276 r  jammies/time11__526_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.276    jammies/time11__526_carry__3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.390 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.390    jammies/time11__526_carry__4_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.504 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.504    jammies/time11__526_carry__5_n_0
    SLICE_X9Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.775 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.296    24.071    jammies/time11__526_carry__6_n_3
    SLICE_X9Y140         LUT3 (Prop_lut3_I0_O)        0.373    24.444 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.802    25.246    jammies/time10_carry_i_11_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    25.370 r  jammies/time10_carry_i_7/O
                         net (fo=1, routed)           0.000    25.370    jammies/time10_carry_i_7_n_0
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.903 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.903    jammies/time10_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.020 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.020    jammies/time10_carry__0_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.137 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.137    jammies/time10_carry__1_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.254 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.713    26.967    jammies/CO[0]
    SLICE_X6Y142         LUT6 (Prop_lut6_I5_O)        0.124    27.091 r  jammies/number_rep[9]_i_2/O
                         net (fo=21, routed)          0.966    28.056    number_0
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.575    14.997    clock_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  number_reg_rep[3]/C
                         clock pessimism              0.299    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.056    number_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -28.056    
  -------------------------------------------------------------------
                         slack                                -13.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.599     1.518    selectClock/clk
    SLICE_X3Y147         FDRE                                         r  selectClock/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  selectClock/counter_reg[23]/Q
                         net (fo=2, routed)           0.118     1.778    selectClock/counter_reg[23]
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  selectClock/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.886    selectClock/counter_reg[20]_i_1__0_n_4
    SLICE_X3Y147         FDRE                                         r  selectClock/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    selectClock/clk
    SLICE_X3Y147         FDRE                                         r  selectClock/counter_reg[23]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y147         FDRE (Hold_fdre_C_D)         0.105     1.623    selectClock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.597     1.516    selectClock/clk
    SLICE_X3Y142         FDRE                                         r  selectClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  selectClock/counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.776    selectClock/counter_reg[3]
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  selectClock/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.884    selectClock/counter_reg[0]_i_2__0_n_4
    SLICE_X3Y142         FDRE                                         r  selectClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.870     2.035    selectClock/clk
    SLICE_X3Y142         FDRE                                         r  selectClock/counter_reg[3]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.105     1.621    selectClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    selectClock/clk
    SLICE_X3Y144         FDRE                                         r  selectClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  selectClock/counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.777    selectClock/counter_reg[11]
    SLICE_X3Y144         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  selectClock/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    selectClock/counter_reg[8]_i_1__0_n_4
    SLICE_X3Y144         FDRE                                         r  selectClock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.871     2.036    selectClock/clk
    SLICE_X3Y144         FDRE                                         r  selectClock/counter_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.105     1.622    selectClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    selectClock/clk
    SLICE_X3Y145         FDRE                                         r  selectClock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  selectClock/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.777    selectClock/counter_reg[15]
    SLICE_X3Y145         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  selectClock/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    selectClock/counter_reg[12]_i_1__0_n_4
    SLICE_X3Y145         FDRE                                         r  selectClock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.871     2.036    selectClock/clk
    SLICE_X3Y145         FDRE                                         r  selectClock/counter_reg[15]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y145         FDRE (Hold_fdre_C_D)         0.105     1.622    selectClock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    selectClock/clk
    SLICE_X3Y146         FDRE                                         r  selectClock/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  selectClock/counter_reg[19]/Q
                         net (fo=2, routed)           0.118     1.777    selectClock/counter_reg[19]
    SLICE_X3Y146         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  selectClock/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    selectClock/counter_reg[16]_i_1__0_n_4
    SLICE_X3Y146         FDRE                                         r  selectClock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.871     2.036    selectClock/clk
    SLICE_X3Y146         FDRE                                         r  selectClock/counter_reg[19]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y146         FDRE (Hold_fdre_C_D)         0.105     1.622    selectClock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 selectClock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectClock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.598     1.517    selectClock/clk
    SLICE_X3Y143         FDRE                                         r  selectClock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  selectClock/counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.777    selectClock/counter_reg[7]
    SLICE_X3Y143         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  selectClock/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    selectClock/counter_reg[4]_i_1__0_n_4
    SLICE_X3Y143         FDRE                                         r  selectClock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.871     2.036    selectClock/clk
    SLICE_X3Y143         FDRE                                         r  selectClock/counter_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.105     1.622    selectClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 jammies/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.596     1.515    jammies/clk
    SLICE_X5Y141         FDRE                                         r  jammies/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  jammies/counter_reg[3]/Q
                         net (fo=3, routed)           0.118     1.775    jammies/counter_reg[3]
    SLICE_X5Y141         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  jammies/counter_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.883    jammies/counter_reg[0]_i_2__1_n_4
    SLICE_X5Y141         FDRE                                         r  jammies/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.866     2.032    jammies/clk
    SLICE_X5Y141         FDRE                                         r  jammies/counter_reg[3]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.105     1.620    jammies/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 jammies/audioOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/audioOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.597     1.516    jammies/clk
    SLICE_X2Y141         FDRE                                         r  jammies/audioOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  jammies/audioOut_reg/Q
                         net (fo=2, routed)           0.175     1.856    jammies/audioOut_OBUF
    SLICE_X2Y141         LUT4 (Prop_lut4_I0_O)        0.045     1.901 r  jammies/audioOut_i_1/O
                         net (fo=1, routed)           0.000     1.901    jammies/audioOut_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  jammies/audioOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.870     2.035    jammies/clk
    SLICE_X2Y141         FDRE                                         r  jammies/audioOut_reg/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.120     1.636    jammies/audioOut_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 jammies/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.597     1.516    jammies/clk
    SLICE_X5Y143         FDRE                                         r  jammies/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  jammies/counter_reg[11]/Q
                         net (fo=3, routed)           0.120     1.778    jammies/counter_reg[11]
    SLICE_X5Y143         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  jammies/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.886    jammies/counter_reg[8]_i_1__1_n_4
    SLICE_X5Y143         FDRE                                         r  jammies/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.867     2.033    jammies/clk
    SLICE_X5Y143         FDRE                                         r  jammies/counter_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y143         FDRE (Hold_fdre_C_D)         0.105     1.621    jammies/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 jammies/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.597     1.516    jammies/clk
    SLICE_X5Y144         FDRE                                         r  jammies/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  jammies/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.778    jammies/counter_reg[15]
    SLICE_X5Y144         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  jammies/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.886    jammies/counter_reg[12]_i_1__1_n_4
    SLICE_X5Y144         FDRE                                         r  jammies/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.867     2.033    jammies/clk
    SLICE_X5Y144         FDRE                                         r  jammies/counter_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y144         FDRE (Hold_fdre_C_D)         0.105     1.621    jammies/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y28    number_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y141    jammies/audioOut_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y144    jammies/time1_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y137    jammies/time1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y144    jammies/time1_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y144    jammies/time1_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y137    jammies/time1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y138    jammies/time1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y138    jammies/time1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y135    number_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y136    number_reg_rep[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y141    jammies/audioOut_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y138    jammies/time1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y138    jammies/time1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y138    jammies/time1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y138    jammies/time1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y142    selectClock/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y142    selectClock/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y142    selectClock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y137    jammies/time1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y137    jammies/time1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128    number_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128    number_reg_rep[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y137    jammies/time1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y137    jammies/time1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y141    jammies/audioOut_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y141    jammies/audioOut_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y144    jammies/time1_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y144    jammies/time1_reg[29]/C



