--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 496 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.151ns.
--------------------------------------------------------------------------------
Slack:                  13.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.244 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X23Y53.D1      net (fanout=10)       3.320   ld/M_slowclock_value[0]
    SLICE_X23Y53.D       Tilo                  0.259   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d141
    OLOGIC_X11Y60.D1     net (fanout=1)        1.458   ld/M_cSignal_d[14]
    OLOGIC_X11Y60.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ld/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (1.867ns logic, 4.778ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  14.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.430ns (Levels of Logic = 0)
  Clock Path Skew:      0.528ns (1.245 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.AQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X11Y62.SR     net (fanout=33)       4.883   M_reset_cond_out
    OLOGIC_X11Y62.CLK0   Tosrck                1.022   M_cSignal_q_15
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.430ns (1.547ns logic, 4.883ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.527ns (1.244 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.AQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X11Y60.SR     net (fanout=33)       4.875   M_reset_cond_out
    OLOGIC_X11Y60.CLK0   Tosrck                1.022   M_cSignal_q_14
                                                       ld/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      6.422ns (1.547ns logic, 4.875ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  14.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.244 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X23Y53.D2      net (fanout=11)       3.072   ld/M_slowclock_value[2]
    SLICE_X23Y53.D       Tilo                  0.259   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d141
    OLOGIC_X11Y60.D1     net (fanout=1)        1.458   ld/M_cSignal_d[14]
    OLOGIC_X11Y60.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ld/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      6.397ns (1.867ns logic, 4.530ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  14.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.526ns (1.243 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.AQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y58.SR     net (fanout=33)       4.636   M_reset_cond_out
    OLOGIC_X12Y58.CLK0   Tosrck                1.022   M_cSignal_q_13
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.183ns (1.547ns logic, 4.636ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.182ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.151 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X22Y26.B1      net (fanout=11)       1.942   ld/M_slowclock_value[1]
    SLICE_X22Y26.BMUX    Tilo                  0.298   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d11
    OLOGIC_X9Y2.D1       net (fanout=1)        2.334   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (1.906ns logic, 4.276ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  14.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.528ns (1.243 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X23Y53.D1      net (fanout=10)       3.320   ld/M_slowclock_value[0]
    SLICE_X23Y53.DMUX    Tilo                  0.337   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d131
    OLOGIC_X12Y58.D1     net (fanout=1)        0.846   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_cSignal_q_13
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.111ns (1.945ns logic, 4.166ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  14.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.522ns (1.237 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X22Y26.D1      net (fanout=10)       1.959   ld/M_slowclock_value[0]
    SLICE_X22Y26.D       Tilo                  0.235   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d101
    OLOGIC_X12Y46.D1     net (fanout=1)        2.239   ld/M_cSignal_d[10]
    OLOGIC_X12Y46.CLK0   Todck                 1.178   M_cSignal_q_10
                                                       ld/M_cSignal_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.041ns (1.843ns logic, 4.198ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  14.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.244 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X23Y53.D5      net (fanout=11)       2.636   ld/M_slowclock_value[1]
    SLICE_X23Y53.D       Tilo                  0.259   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d141
    OLOGIC_X11Y60.D1     net (fanout=1)        1.458   ld/M_cSignal_d[14]
    OLOGIC_X11Y60.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ld/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (1.867ns logic, 4.094ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  14.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.954ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.151 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X22Y26.B4      net (fanout=10)       1.714   ld/M_slowclock_value[0]
    SLICE_X22Y26.BMUX    Tilo                  0.298   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d11
    OLOGIC_X9Y2.D1       net (fanout=1)        2.334   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.954ns (1.906ns logic, 4.048ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  14.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.923ns (Levels of Logic = 1)
  Clock Path Skew:      0.534ns (1.156 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X22Y26.D1      net (fanout=10)       1.959   ld/M_slowclock_value[0]
    SLICE_X22Y26.DMUX    Tilo                  0.298   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d111
    OLOGIC_X11Y2.D1      net (fanout=1)        2.058   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_cSignal_q_1
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.923ns (1.906ns logic, 4.017ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  14.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.516ns (1.233 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.AQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y50.SR     net (fanout=33)       4.354   M_reset_cond_out
    OLOGIC_X12Y50.CLK0   Tosrck                1.022   M_cSignal_q_12
                                                       ld/M_cSignal_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.901ns (1.547ns logic, 4.354ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  14.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.530ns (1.245 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X22Y44.A2      net (fanout=11)       2.546   ld/M_slowclock_value[2]
    SLICE_X22Y44.A       Tilo                  0.235   ld/M_cSignal_d[15]
                                                       ld/Mram_M_cSignal_d151
    OLOGIC_X11Y62.D1     net (fanout=1)        1.496   ld/M_cSignal_d[15]
    OLOGIC_X11Y62.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.885ns (1.843ns logic, 4.042ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  14.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.528ns (1.243 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X23Y53.D2      net (fanout=11)       3.072   ld/M_slowclock_value[2]
    SLICE_X23Y53.DMUX    Tilo                  0.337   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d131
    OLOGIC_X12Y58.D1     net (fanout=1)        0.846   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_cSignal_q_13
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (1.945ns logic, 3.918ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  14.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.151 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X22Y26.B5      net (fanout=11)       1.556   ld/M_slowclock_value[2]
    SLICE_X22Y26.BMUX    Tilo                  0.298   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d11
    OLOGIC_X9Y2.D1       net (fanout=1)        2.334   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_cSignal_q_0
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.906ns logic, 3.890ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  14.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.789ns (Levels of Logic = 1)
  Clock Path Skew:      0.533ns (1.155 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X22Y26.B1      net (fanout=11)       1.942   ld/M_slowclock_value[1]
    SLICE_X22Y26.B       Tilo                  0.235   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d21
    OLOGIC_X12Y4.D1      net (fanout=1)        2.004   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_cSignal_q_2
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.789ns (1.843ns logic, 3.946ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  14.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.520ns (1.235 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X22Y53.A2      net (fanout=10)       3.285   ld/M_slowclock_value[0]
    SLICE_X22Y53.AMUX    Tilo                  0.298   ld/M_cSignal_d[12]
                                                       ld/Mram_M_cSignal_d1111
    OLOGIC_X12Y48.D1     net (fanout=1)        0.555   ld/M_cSignal_d[11]
    OLOGIC_X12Y48.CLK0   Todck                 1.178   M_cSignal_q_11
                                                       ld/M_cSignal_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (1.906ns logic, 3.840ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  14.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.522ns (1.237 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X22Y26.D5      net (fanout=11)       1.656   ld/M_slowclock_value[1]
    SLICE_X22Y26.D       Tilo                  0.235   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d101
    OLOGIC_X12Y46.D1     net (fanout=1)        2.239   ld/M_cSignal_d[10]
    OLOGIC_X12Y46.CLK0   Todck                 1.178   M_cSignal_q_10
                                                       ld/M_cSignal_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.738ns (1.843ns logic, 3.895ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  14.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.718ns (Levels of Logic = 0)
  Clock Path Skew:      0.518ns (1.235 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.AQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y48.SR     net (fanout=33)       4.171   M_reset_cond_out
    OLOGIC_X12Y48.CLK0   Tosrck                1.022   M_cSignal_q_11
                                                       ld/M_cSignal_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.718ns (1.547ns logic, 4.171ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  14.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.518ns (1.233 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X22Y53.A2      net (fanout=10)       3.285   ld/M_slowclock_value[0]
    SLICE_X22Y53.A       Tilo                  0.235   ld/M_cSignal_d[12]
                                                       ld/Mram_M_cSignal_d121
    OLOGIC_X12Y50.D1     net (fanout=1)        0.562   ld/M_cSignal_d[12]
    OLOGIC_X12Y50.CLK0   Todck                 1.178   M_cSignal_q_12
                                                       ld/M_cSignal_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.690ns (1.843ns logic, 3.847ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  14.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.529ns (1.244 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X23Y53.D3      net (fanout=11)       2.324   ld/M_slowclock_value[3]
    SLICE_X23Y53.D       Tilo                  0.259   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d141
    OLOGIC_X11Y60.D1     net (fanout=1)        1.458   ld/M_cSignal_d[14]
    OLOGIC_X11Y60.CLK0   Todck                 1.178   M_cSignal_q_14
                                                       ld/M_cSignal_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.695ns (1.913ns logic, 3.782ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  14.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ld/M_cSignal_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.682ns (Levels of Logic = 0)
  Clock Path Skew:      0.520ns (1.237 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ld/M_cSignal_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.AQ      Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X12Y46.SR     net (fanout=33)       4.135   M_reset_cond_out
    OLOGIC_X12Y46.CLK0   Tosrck                1.022   M_cSignal_q_10
                                                       ld/M_cSignal_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.682ns (1.547ns logic, 4.135ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  14.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.534ns (1.156 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X22Y26.D5      net (fanout=11)       1.656   ld/M_slowclock_value[1]
    SLICE_X22Y26.DMUX    Tilo                  0.298   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d111
    OLOGIC_X11Y2.D1      net (fanout=1)        2.058   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_cSignal_q_1
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.620ns (1.906ns logic, 3.714ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  14.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.530ns (1.245 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X22Y44.A3      net (fanout=10)       2.273   ld/M_slowclock_value[0]
    SLICE_X22Y44.A       Tilo                  0.235   ld/M_cSignal_d[15]
                                                       ld/Mram_M_cSignal_d151
    OLOGIC_X11Y62.D1     net (fanout=1)        1.496   ld/M_cSignal_d[15]
    OLOGIC_X11Y62.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (1.843ns logic, 3.769ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  14.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.465ns (1.180 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X22Y44.A2      net (fanout=11)       2.546   ld/M_slowclock_value[2]
    SLICE_X22Y44.AMUX    Tilo                  0.298   ld/M_cSignal_d[15]
                                                       ld/Mram_M_cSignal_d91
    OLOGIC_X12Y34.D1     net (fanout=1)        1.050   ld/M_cSignal_d[9]
    OLOGIC_X12Y34.CLK0   Todck                 1.178   M_cSignal_q_9
                                                       ld/M_cSignal_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (1.906ns logic, 3.596ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  14.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.533ns (1.155 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X22Y26.B4      net (fanout=10)       1.714   ld/M_slowclock_value[0]
    SLICE_X22Y26.B       Tilo                  0.235   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d21
    OLOGIC_X12Y4.D1      net (fanout=1)        2.004   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_cSignal_q_2
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.843ns logic, 3.718ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  14.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.530ns (1.245 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X22Y44.A4      net (fanout=11)       2.194   ld/M_slowclock_value[1]
    SLICE_X22Y44.A       Tilo                  0.235   ld/M_cSignal_d[15]
                                                       ld/Mram_M_cSignal_d151
    OLOGIC_X11Y62.D1     net (fanout=1)        1.496   ld/M_cSignal_d[15]
    OLOGIC_X11Y62.CLK0   Todck                 1.178   M_cSignal_q_15
                                                       ld/M_cSignal_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.533ns (1.843ns logic, 3.690ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.522ns (1.237 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X22Y26.D4      net (fanout=11)       1.400   ld/M_slowclock_value[2]
    SLICE_X22Y26.D       Tilo                  0.235   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d101
    OLOGIC_X12Y46.D1     net (fanout=1)        2.239   ld/M_cSignal_d[10]
    OLOGIC_X12Y46.CLK0   Todck                 1.178   M_cSignal_q_10
                                                       ld/M_cSignal_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.482ns (1.843ns logic, 3.639ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.528ns (1.243 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X23Y53.D5      net (fanout=11)       2.636   ld/M_slowclock_value[1]
    SLICE_X23Y53.DMUX    Tilo                  0.337   ld/M_cSignal_d[14]
                                                       ld/Mram_M_cSignal_d131
    OLOGIC_X12Y58.D1     net (fanout=1)        0.846   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_cSignal_q_13
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (1.945ns logic, 3.482ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  15.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.533ns (1.155 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.DQ      Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X22Y26.B5      net (fanout=11)       1.556   ld/M_slowclock_value[2]
    SLICE_X22Y26.B       Tilo                  0.235   ld/M_slowclock_value[3]
                                                       ld/Mram_M_cSignal_d21
    OLOGIC_X12Y4.D1      net (fanout=1)        2.004   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_cSignal_q_2
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.403ns (1.843ns logic, 3.560ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_0/CLK0
  Logical resource: ld/M_cSignal_q_0/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_1/CLK0
  Logical resource: ld/M_cSignal_q_1/CK0
  Location pin: OLOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_2/CLK0
  Logical resource: ld/M_cSignal_q_2/CK0
  Location pin: OLOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_3/CLK0
  Logical resource: ld/M_cSignal_q_3/CK0
  Location pin: OLOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_4/CLK0
  Logical resource: ld/M_cSignal_q_4/CK0
  Location pin: OLOGIC_X12Y22.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_5/CLK0
  Logical resource: ld/M_cSignal_q_5/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_6/CLK0
  Logical resource: ld/M_cSignal_q_6/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_7/CLK0
  Logical resource: ld/M_cSignal_q_7/CK0
  Location pin: OLOGIC_X12Y30.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_8/CLK0
  Logical resource: ld/M_cSignal_q_8/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_9/CLK0
  Logical resource: ld/M_cSignal_q_9/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_10/CLK0
  Logical resource: ld/M_cSignal_q_10/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_11/CLK0
  Logical resource: ld/M_cSignal_q_11/CK0
  Location pin: OLOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_12/CLK0
  Logical resource: ld/M_cSignal_q_12/CK0
  Location pin: OLOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_13/CLK0
  Logical resource: ld/M_cSignal_q_13/CK0
  Location pin: OLOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_14/CLK0
  Logical resource: ld/M_cSignal_q_14/CK0
  Location pin: OLOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_cSignal_q_15/CLK0
  Logical resource: ld/M_cSignal_q_15/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[3]/CLK
  Logical resource: ld/slowclock/M_ctr_q_0/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[3]/CLK
  Logical resource: ld/slowclock/M_ctr_q_1/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[3]/CLK
  Logical resource: ld/slowclock/M_ctr_q_2/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[3]/CLK
  Logical resource: ld/slowclock/M_ctr_q_3/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[11]/CLK
  Logical resource: ld/slowclock/M_ctr_q_8/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[11]/CLK
  Logical resource: ld/slowclock/M_ctr_q_9/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[11]/CLK
  Logical resource: ld/slowclock/M_ctr_q_10/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ld/slowclock/M_ctr_q[11]/CLK
  Logical resource: ld/slowclock/M_ctr_q_11/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ld/M_slowclock_value[3]/CLK
  Logical resource: ld/slowclock/M_ctr_q_15/CK
  Location pin: SLICE_X22Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.151|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 496 paths, 0 nets, and 211 connections

Design statistics:
   Minimum period:   6.151ns{1}   (Maximum frequency: 162.575MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 05 00:53:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



