INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sources_1/new/MUX2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/DCD_Labs/Lab3_Task2/Task2_ALU/Task2_ALU.srcs/sim_1/new/tb_ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
