// Seed: 3899831898
module module_0 (
    output uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5
);
  always $display(1, id_5 & 1'b0, id_1 & 1, 1, id_2, 1'b0, id_3, 1, ~id_1 + 1, id_5, id_3, id_2);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0
    , id_7, id_8,
    output wire  id_1,
    output tri0  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  assign id_1 = id_5 ** id_3;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_0,
      id_4
  );
endmodule
