[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DRV8836DSSR production of TEXAS INSTRUMENTS from the text:PWM\nnSLEEP2 V to 7 VControllerM\n+       ±\n+       ±DRV8836\nStepper or \nBrushed DC \nMotor Driver1.5 A\n1.5 A\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.DRV8836\nSLVSB17D –MARCH 2012 –REVISED APRIL 2016\nDRV8836 DualLow-Voltage H-Bridge IC\n11Features\n1•Dual-H-Bridge Motor Driver\n–Capable ofDriving Two DCMotors orOne\nStepper Motor\n–Low MOSFET On-Resistance:\nHS+LS305mΩ\n•1.5-A Maximum Drive Current PerH-Bridge\n•Configure Bridges Parallel for3-ADrive Current\n•2-Vto7-VOperating Supply Voltage\n•Flexible PWM orPHASE/ENABLE Interface\n•Low-Power Sleep Mode With 95-nA Maximum\nSupply Current\n•Dedicated nSLEEP Input Pin\n•Tiny 2.00-mm ×3.00-mm WSON Package\n2Applications\n•Battery-Powered:\n–DSLR Lenses\n–Consumer Products\n–Toys\n–Robotics\n–Cameras\n–Medical Devices3Description\nThe DRV8836 provides anintegrated motor driver\nsolution forcameras, consumer products, toys, and\nother low-voltage orbattery-powered motion control\napplications. The device has two H-bridge drivers,\nand candrive twoDCmotors orone stepper motor,\naswell asother devices likesolenoids. The output\ndriver block foreach consists ofN-channel power\nMOSFET configured asanH-bridge todrive the\nmotor winding. Aninternal charge pump generates\ngate drive voltages.\nThe DRV8836 supplies upto1.5-A ofoutput current\nperH-bridge. Itoperates onapower supply voltage\nfrom 2Vto7V.\nPHASE/ENABLE and IN/IN interfaces can be\nselected which arecompatible with industry-standard\ndevices. Alow-power sleep mode isprovided which\nturns offallunnecessary logic toprovide avery low\ncurrent state.\nInternal shutdown functions are provided for\novercurrent protection, short-circuit protection,\nundervoltage lockout, andovertemperature.\nThe DRV8836 ispackaged inatiny 12-pin WSON\npackage (Eco-friendly: RoHS andnoSb/Br).\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nDRV8836 WSON (12) 2.00 mmx3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n2DRV8836\nSLVSB17D –MARCH 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Timing Requirements ................................................ 6\n6.7 Typical Characteristics .............................................. 7\n7Detailed Description .............................................. 8\n7.1 Overview ................................................................... 8\n7.2 Functional Block Diagram ......................................... 8\n7.3 Feature Description ................................................... 97.4 Device Functional Modes .......................................... 9\n8Application andImplementation ........................ 11\n8.1 Application Information ............................................ 11\n8.2 Typical Application ................................................. 11\n9Power Supply Recommendations ...................... 13\n9.1 Bulk Capacitance .................................................... 13\n10Layout ................................................................... 13\n10.1 Layout Guidelines ................................................. 13\n10.2 Layout Example .................................................... 14\n10.3 Thermal Considerations ........................................ 14\n11Device andDocumentation Support ................. 16\n11.1 Documentation Support ........................................ 16\n11.2 Community Resources .......................................... 16\n11.3 Trademarks ........................................................... 16\n11.4 Electrostatic Discharge Caution ............................ 16\n11.5 Glossary ................................................................ 16\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 16\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(December 2015) toRevision D Page\n•Deleted nFAULT from theSimplified Schematic intheDescription section ......................................................................... 1\nChanges from Revision B(January 2014) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\nChanges from Revision A(September 2013) toRevision B Page\n•Added tOCRandtDEAD parameters toElectrical Characteristics .............................................................................................. 5\n1\n2\n3\n412\n11\n10\n9GND\nThermal\nPad\n5 8\n6 7VCC\nAOUT1\nAOUT2\nBOUT1\nBOUT2\nGNDnSLEEP\nMODE\nAIN1 / APHASE\nAIN2 / AENBL\nBIN1 / BPHASE\nBIN2 / BENBL\n3DRV8836\nwww.ti.com SLVSB17D –MARCH 2012 –REVISED APRIL 2016\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) Directions: I=input, O=output, OZ=tri-state output, OD=open-drain output, IO=input/output.5PinConfiguration andFunctions\nDSS Package\n12-Pin WSON\nTopView\nPinFunctions\nPIN\nI/O(1)DESCRIPTIONEXTERNAL COMPONENTS\nORCONNECTIONS NAME NO.\nPOWER AND GROUND\nGND, Thermal\npad6 — Device ground\nVCC 1 — Device andmotor supplyBypass toGND with a0.1-μF(minimum)\nceramic capacitor\nCONTROL\nAIN1/APHASE 10 I Bridge Ainput 1/PHASE inputIN/IN mode: Logic high sets AOUT1 high\nPH/EN mode: Sets direction ofH-bridge A\nInternal pulldown resistor\nAIN2/AENBL 9 I Bridge Ainput 2/ENABLE inputIN/IN mode: Logic high sets AOUT2 high\nPH/EN mode: Logic high enables H-bridge A\nInternal pulldown resistor\nBIN1/BPHASE 8 I Bridge Binput 1/PHASE inputIN/IN mode: Logic high sets BOUT1 high\nPH/EN mode: Sets direction ofH-bridge B\nInternal pulldown resistor\nBIN2/BENBL 7 I Bridge Binput 2/ENABLE inputIN/IN mode: Logic high sets BOUT2 high\nPH/EN mode: Logic high enables H-bridge B\nInternal pulldown resistor\nMODE 11 I Input mode selectLogic lowselects IN/IN mode\nLogic high selects PH/EN mode\nInternal pulldown resistor\nnSLEEP 12 I Sleep inputActive lowplaces partinlow-power sleep state\nInternal pulldown resistor\nOUTPUT\nAOUT1 2 O Bridge Aoutput 1\nConnect tomotor winding A\nAOUT2 3 O Bridge Aoutput 2\nBOUT1 4 O Bridge Boutput 1\nConnect tomotor winding B\nBOUT2 5 O Bridge Boutput 2\n4DRV8836\nSLVSB17D –MARCH 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values pertain tonetwork ground terminal.\n(3) Power dissipation andthermal limits must beobserved.6Specifications\n6.1 Absolute Maximum Ratings(1)(2)\nMIN MAX UNIT\nPower supply voltage, VCC –0.3 7 V\nDigital input pinvoltage –0.5 VCC +0.5 V\nPeak motor drive output current Internally limited A\nContinuous motor drive output current perH-bridge(3)–1.5 1.5 A\nTJ Operating junction temperature –40 150 °C\nTstg Storage temperature –60 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±1500\n(1) Power dissipation andthermal limits must beobserved.6.3 Recommended Operating Conditions\nTA=25°C(unless otherwise noted)\nMIN MAX UNIT\nVCC Device power supply voltage 2 7 V\nVIN Logic level input voltage 0 VCC V\nIOUT H-bridge output current(1)0 1.5 A\nfPWM Externally applied PWM frequency 0 250 kHz\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)DRV8836\nUNIT DSS (WSON)\n12PINS\nRθJA Junction-to-ambient thermal resistance 50.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 58 °C/W\nRθJB Junction-to-board thermal resistance 19.9 °C/W\nψJT Junction-to-top characterization parameter 0.9 °C/W\nψJB Junction-to-board characterization parameter 20 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 6.9 °C/W\n5DRV8836\nwww.ti.com SLVSB17D –MARCH 2012 –REVISED APRIL 2016\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated6.5 Electrical Characteristics\nTA=25°C,VCC=5V(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLY\nIVCC VCC operating supply current fPWM =50kHz, noload 1.7 2.5 mA\nICCQ VCC sleep mode supply currentnSLEEP =0V,allinputs 0V 40 95\nnA\nVCC=3V,nSLEEP =0V,allinputs 0V 10\nVUVLOVCC undervoltage lockout\nvoltageVCCrising 2\nV\nVCCfalling 1.9\nLOGIC-LEVEL INPUTS\nVIL Input lowvoltage0.25 ×s\nVCCV\nVIH Input high voltage 0.5×VCC V\nIIL Input lowcurrent VIN=0 –5 5μA\nIIH Input high current VIN=3.3V 50μA\nRPD Pulldown resistance 100 kΩ\nH-BRIDGE FETS\nRDS(ON) HS+LSFET onresistanceVCC=3V,IO=800mA, TJ=25°C 370 420\nmΩ\nVCC=5V,IO=800mA, TJ=25°C 305 355\nIOFF OFF-state leakage current ±200 nA\nPROTECTION CIRCUITS\nIOCP Overcurrent protection triplevel 1.6 3.5 A\ntDEG Overcurrent deglitch time 1 µs\ntOCR Overcurrent protection retry time 1 ms\ntDEAD Output dead time 100 ns\ntTSD Thermal shutdown temperature Dietemperature 150 160 180 °C\n1xPHASE\nxOUT1xENBL\n25\n63\n4\nxOUT2\nPHASE/ENBL mode5 6z\nzzIN2\nOUT17\n10\nIN/IN mode\n111280%\n20%80%\n20%OUTxOUT2IN1\nz8 9\n6DRV8836\nSLVSB17D –MARCH 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated(1) Notproduction tested –ensured bydesign6.6 Timing Requirements(1)\nTA=25°C,VCC=5V,RL=20Ω\nNO. MIN MAX UNIT\n1 t1 Delay time, xPHASE high toxOUT1 low 210 ns\n2 t2 Delay time, xPHASE high toxOUT2 high 150 ns\n3 t3 Delay time, xPHASE lowtoxOUT1 high 150 ns\n4 t4 Delay time, xPHASE lowtoxOUT2 low 210 ns\n5 t5 Delay time, xENBL high toxOUTx high 150 ns\n6 t6 Delay time, xENBL high toxOUTx low 150 ns\n7 t7 Output enable time 210 ns\n8 t8 Output disable time 210 ns\n9 t9 Delay time, xINx high toxOUTx high 125 ns\n10 t10 Delay time, xINx lowtoxOUTx low 125 ns\n11 tR Output risetime 20 188 ns\n12 tF Output falltime 8 30 ns\nFigure 1.Timing Requirements\nVVCC (V)IVCC (PA)\n22.533.544.555.566.5 700.050.10.150.20.250.30.350.40.450.50.55\nD003-40qC\n25qC\n85qC\nVVCC (V)RDS(ON) (HS+LS) (m :)\n22.533.544.555.566.5 70100200300400500600700800900\nD001-40qC\n25qC\n85qC\nTemperature ( qC)IVCC (mA)\n-40-20 020406080 10011.21.41.61.822.22.4\nD001VCC = 2\nVCC = 5\nVCC = 7\n7DRV8836\nwww.ti.com SLVSB17D –MARCH 2012 –REVISED APRIL 2016\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated6.7 Typical Characteristics\nFigure 2.RDS (ON)(HS+LS) Figure 3.VCCOperating Current, fPWM =50kHz, NoLoad\nFigure 4.VCCSleep Current\nOver-\nTempAOUT1\nAOUT2\nGNDMODEAIN1/APHASE\nAIN2/AENBLVCC VCCVCC2.0 to 7V\nGate\nDrive\nLogicOscOCP\nVCC\nGate\nDriveOCP\nBOUT1\nBOUT2VCC\nGate\nDriveOCP\nVCC\nGate\nDriveOCPBIN1/BPHASE\nBIN2/BENBLStep\nMotorDrives 2x DC motor\nor 1x Stepper\nDCMDCM\nnSLEEPCharge\nPump\nCopyright © 2016, Texas Instruments Incorporated\n8DRV8836\nSLVSB17D –MARCH 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheDRV8836 isanintegrated motor driver solution used forbrushed motor control. Thedevice integrates two\nH-bridges, andcandrive twoDCmotor oronestepper motor. The output driver block foreach H-bridge consists\nofN-channel power MOSFETs. Aninternal charge pump generates thegate drive voltages. Protection features\ninclude overcurrent protection, short-circuit protection, undervoltage lockout, andovertemperature protection.\nThebridges connect inparallel foradditional current capability.\nThemode pinallows selection ofeither aPHASE/ENABLE orIN/IN interface.\n7.2 Functional Block Diagram\n9DRV8836\nwww.ti.com SLVSB17D –MARCH 2012 –REVISED APRIL 2016\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Sleep Mode\nIfthenSLEEP pinenters alogic-low state, theDRV8836 enters alow-power sleep mode. Inthis state all\nunnecessary internal circuitry ispowered down.\n7.3.2 Power Supplies andInput Pins\nThere isaweak pulldown resistor (approximately 100kΩ)toground ontheinput pins.\n7.3.3 Protection Circuits\nTheDRV8836 isfully protected against undervoltage, overcurrent, andovertemperature events.\n7.3.3.1 Overcurrent Protection (OCP)\nAnanalog current limit circuit oneach FET limits thecurrent through theFET byremoving thegate drive. Ifthis\nanalog current limit persists forlonger than theOCP time, allFETs intheH-bridge disable. After approximately\n1ms,thebridge re-enables automatically.\nOvercurrent conditions onboth high and lowside devices, likeashort toground, supply, oracross themotor\nwinding results inanovercurrent shutdown.\n7.3.3.2 Thermal Shutdown (TSD)\nIfthedietemperature exceeds safe limits, allFETs intheH-bridge disable. Once thedietemperature hasfallen\ntoasafe level operation automatically resumes.\n7.3.3.3 Undervoltage Lockout (UVLO)\nIfatanytime thevoltage ontheVCC pins falls below theundervoltage lockout threshold voltage, allcircuitry in\nthedevice disables, andinternal logic resets. Operation resumes when VCC rises above theUVLO threshold.\nTable 1.Device Protection\nFAULT CONDITION ERROR REPORT H-BRIDGE INTERNAL\nCIRCUITSRECOVERY\nVCC undervoltage\n(UVLO)VCC <VUVLO None Disabled Disabled VCC >VUVLO\nOvercurrent (OCP) IOUT >IOCP None Disabled Operating tOCR\nThermal shutdown\n(TSD)TJ>TTSD None Disabled Operating TJ<TTSD –THYS\n7.4 Device Functional Modes\nThe DRV8836 isactive when thenSLEEP pinissettoalogic high. When insleep mode, theH-bridge FETs\ndisable (Hi-Z).\nTable 2.Device Operating Modes\nOPERATING MODE CONDITION H-BRIDGE INTERNAL CIRCUITS\nOperating nSLEEP high Operating Operating\nSleep mode nSLEEP low Disabled Disabled\nFault encountered Anyfault condition met Disabled See Table 1\n10DRV8836\nSLVSB17D –MARCH 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated7.4.1 Bridge Control\nTwo control modes areavailable intheDRV8836: IN/IN mode and PHASE/ENABLE mode. IN/IN mode is\nselected iftheMODE pinisdriven loworleftunconnected; PHASE/ENABLE mode isselected iftheMODE pinis\ndriven tologic high. Thefollowing tables show thelogic forthese modes.\nTable 3.IN/IN Mode\nMODE xIN1 xIN2 xOUT1 xOUT2FUNCTION\n(DCMOTOR)\n0 0 0 Z Z Coast\n0 0 1 L H Reverse\n0 1 0 H L Forward\n0 1 1 L L Brake\nTable 4.PHASE/ENABLE Mode\nMODE xENABLE xPHASE xOUT1 xOUT2FUNCTION\n(DCMOTOR)\n1 0 X L L Brake\n1 1 1 L H Reverse\n1 1 0 H L Forward\n10 µF\nMVCC1 6PP2\n3\n4\n510\n9\n8\n7\n11AIN1/APHASE\nAIN2/AENBL\nBIN1/BPHASE\nBIN2/BENBL\nMODEAOUT1\nAOUT2\nBOUT1\nBOUT2VCC GNDGNDPIN1/PHASE\nIN2/DIR\nLOW = IN/IN; HIGH = PHASE/ENBLFrom Controller\nCopyright © 2016, Texas Instruments Incorporated12 nSLEEPLOW = SLEEP; HIGH = RUN\n11DRV8836\nwww.ti.com SLVSB17D –MARCH 2012 –REVISED APRIL 2016\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nThe information inthefollowing applications sections isnotpart oftheTIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe DRV8836 isused inone ortwo motor control applications. When configured inparallel, theDRV8836\nprovides double thecurrent toonemotor.\n8.2 Typical Application\nThe twoH-bridges intheDRV8836 can beconnected inparallel fordouble thecurrent ofasingle H-bridge.\nFigure 5shows theconnections.\nThefollowing design isacommon application oftheDRV8836.\nFigure 5.Parallel Mode Connections\n8.2.1 Design Requirements\nThedesign requirements areshown inTable 5.\nTable 5.Design Requirements\nDESIGN PARAMETER REFERENCE EXAMPLE VALUE\nMotor voltage VCC 4V\nMotor RMS current IRMS 0.3A\nMotor startup current ISTART 0.6A\nMotor current trippoint ILIMIT 0.5A\n12DRV8836\nSLVSB17D –MARCH 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\nThefollowing design procedure canbeused toconfigure theDRV8836 inabrushed motor application.\n8.2.2.1 Motor Voltage\nThe appropriate motor voltage depends ontheratings ofthemotor selected and thedesired RPM. Ahigher\nvoltage spins abrushed DCmotor faster with thesame PWM duty cycle applied tothepower FETs. Ahigher\nvoltage also increases therateofcurrent change through theinductive motor windings.\n8.2.2.2 Low-Power Operation\nWhen entering sleep mode, TIrecommends setting allinputs asalogic lowtominimize system power.\n8.2.3 Application Curve\nThe following scope captures motor startup asVCC ramps from 0Vto6V.Channel 1isVCC,andChannel 4is\nthemotor current ofanunloaded motor during startup. The motor used isaNMB Technologies Corporation\nOOB7PA12C, PPN7PA12C1. AsVCCramps thecurrent inthemotor increases until themotor speed builds up.\nThemotor current then reduces fornormal operation.\nInputs aresetasfollows:\n•Mode: IN/IN\n•AIN1: High\n•AIN2: Low\nFigure 6.Motor Startup With NoLoad\nParasitic Wire\nInductance\n+\n±Motor DriverPower Supply Motor Drive System\nVM\nGND+\nLocal \nBulk CapacitorIC Bypass \nCapacitor\nCopyright © 2016, Texas Instruments Incorporated\n13DRV8836\nwww.ti.com SLVSB17D –MARCH 2012 –REVISED APRIL 2016\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated9Power Supply Recommendations\n9.1 Bulk Capacitance\nThe appropriate local bulk capacitance isanimportant factor inmotor drive system design. More bulk\ncapacitance isgenerally beneficial butmay increase costs andphysical size.\nTheamount oflocal capacitance needed depends onavariety offactors, including:\n•Thehighest current required bythemotor system\n•Thepower supply ’scapacitance andability tosource current\n•Theamount ofparasitic inductance between thepower supply andmotor system\n•Theacceptable voltage ripple\n•Thetype ofmotor used (brushed DC,brushless DC,stepper)\n•Themotor braking method\nTheinductance between thepower supply andmotor drive system limits theratecurrent changes from thepower\nsupply. Ifthelocal bulk capacitance istoosmall, thesystem responds toexcessive current demands ordumps\nfrom themotor with achange involtage. When adequate bulk capacitance isused, themotor voltage remains\nstable andhigh current canbequickly supplied.\nThe datasheet provides arecommended value, butsystem-level testing isrequired todetermine theappropriate\nsized bulk capacitor.\nFigure 7.Bulk Capacitor\n10Layout\n10.1 Layout Guidelines\nThe VCC pinshould bebypassed toGND using low-ESR ceramic bypass capacitors with arecommended value\nof0.1-μFrated forVCC. This capacitor should beplaced asclose totheVCC pinaspossible with athick trace\norground plane connection tothedevice GND pin.\nThe VCC pinmust bypass toground using anappropriate bulk capacitor. This component may beanelectrolytic\nandshould belocated close totheDRV8836.\nVCC\nAOUT1\nAOUT2\nBOUT1\nBOUT2\nGNDnSLEEP\nMODE\nAIN1/APHASE\nAIN2/AENBL\nBIN1/BPHASE10 µF\nBIN2/BENBL\n14DRV8836\nSLVSB17D –MARCH 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated10.2 Layout Example\nFigure 8.Layout Recommendation\n10.3 Thermal Considerations\nThe DRV8836 has thermal shutdown (TSD) asdescribed inThermal Shutdown (TSD) .Ifthedietemperature\nexceeds approximately 150°C,thedevice disables until thetemperature drops toasafe level.\nAny tendency ofthedevice toenter thermal shutdown isanindication ofeither excessive power dissipation,\ninsufficient heatsinking, oranambient temperature thatistoohigh.\n10.3.1 Power Dissipation\nThe power dissipated intheoutput FET resistance orRDS(on) dominates thepower dissipation intheDRV8836.\nTheaverage power dissipation when running both H-bridges canberoughly estimated byEquation 1:\nPTOT=2×RDS(ON) ×(IOUT(RMS) )2\nwhere\n•PTOTisthetotal power dissipation, RDS(ON) istheresistance oftheHSplus LSFETs, andIOUT(RMS) istheRMS\noutput current being applied toeach winding. IOUT(RMS) isequal toapproximately 0.7×thefull-scale output\ncurrent setting. Thefactor of2comes from thefactthatthere aretwoH-bridges. (1)\nThemaximum amount ofpower dissipated inthedevice isdependent onambient temperature andheatsinking.\n15DRV8836\nwww.ti.com SLVSB17D –MARCH 2012 –REVISED APRIL 2016\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments IncorporatedThermal Considerations (continued)\nNOTE\nRDS(ON) increases with temperature. Asthedevice heats, thepower dissipation increases.\nThis must betaken intoconsideration when sizing theheatsink.\n10.3.2 Heatsinking\nThe PowerPAD ™package uses anexposed padtoremove heat from thedevice. Forproper operation, thispad\nmust bethermally connected tocopper onthePCB todissipate heat. Onamulti-layer PCB with aground plane,\nthiscanbeaccomplished byadding anumber ofvias toconnect thethermal padtotheground plane. OnPCBs\nwithout internal planes, copper area canbeadded oneither side ofthePCB todissipate heat. Ifthecopper area\nisontheopposite side ofthePCB from thedevice, thermal vias areused totransfer theheat between topand\nbottom layers.\nFormore information onPCB design, refer toTIapplication report SLMA002 ,PowerPAD ™Thermally Enhanced\nPackage ,andTIapplication brief SLMA004 ,PowerPAD ™Made Easy ,available atwww.ti.com .\nIngeneral, themore copper area thatcanbeprovided, themore power canbedissipated.\n16DRV8836\nSLVSB17D –MARCH 2012 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: DRV8836Submit Documentation Feedback Copyright ©2012 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Calculating Motor Driver Power Dissipation ,SLVA504\n•DRV8835/DRV8836 Evaluation Module ,SLVU694\n•Understanding Motor Driver Current Ratings ,SLVA505\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Aug-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDRV8836DSSR ACTIVE WSON DSS 123000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 836Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDRV8836DSSR WSON DSS 123000 180.0 8.42.253.251.054.08.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDRV8836DSSR WSON DSS 123000 182.0 182.0 20.0\nPack Materials-Page 2\n\nwww.ti.comPACKAGE OUTLINE\nC\n12X 0.3\n0.22±0.1\n12X 0.350.252X\n2.50.9±0.1\n10X 0.50.8 MAX\n0.050.00B2.1\n1.9A\n3.1\n2.90.35\n0.25\n0.30.2\n(0.2) TYP 4X (0.2)\n(0.7)WSON - 0.8 mm max height DSS0012A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222684/A   02/2016PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n167\n12\n(OPTIONAL)PIN 1 ID\n0.1 CA B\n0.05 CTHERMAL PADEXPOSED\n13\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SEE TERMINAL\nDETAILSCALE  5.000\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n(0.75)\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(0.9)\n10X (0.5)\n(1.9)12X (0.25)12X (0.5)\n(2)\n(R ) TYP0.05\n( ) VIA TYP\nNOTE 50.2WSON - 0.8 mm max height DSS0012A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222684/A   02/2016SYMM1\n6 712\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:20X13\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.    It is recommended that vias located under solder paste be filled, plugged or tented.\n \n SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n12X (0.25)12X (0.5)\n10X (0.5)\n(0.9)\n(0.9)\n(1.9)(R ) TYP0.05WSON - 0.8 mm max height DSS0012A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222684/A   02/2016\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 13:\n90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM\n1\n6 712\nSYMMMETALTYP\n13\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DRV8836DSSR

**Manufacturer:** Texas Instruments  
**Product Code:** DRV8836DSSR  
**Package Type:** WSON (12 pins, 2.00 mm x 3.00 mm)

#### Key Specifications:
- **Voltage Ratings:**
  - Operating Supply Voltage: 2 V to 7 V
  - Absolute Maximum Power Supply Voltage: 7 V

- **Current Ratings:**
  - Maximum Drive Current per H-Bridge: 1.5 A
  - Continuous Motor Drive Output Current: 1.5 A

- **Power Consumption:**
  - Operating Supply Current (no load, fPWM = 50 kHz): 1.7 mA to 2.5 mA
  - Sleep Mode Supply Current: 95 nA (maximum)

- **Operating Temperature Range:**
  - Junction Temperature: -40 °C to 150 °C
  - Storage Temperature: -60 °C to 150 °C

- **Moisture Sensitive Level (MSL):** Level 1 (according to JEDEC J-STD-020E)

- **Special Features:**
  - Dual H-Bridge Motor Driver capable of driving two DC motors or one stepper motor.
  - Low MOSFET On-Resistance: 305 mΩ to 370 mΩ.
  - Low-Power Sleep Mode with dedicated nSLEEP input pin.
  - Internal protection features including overcurrent protection, short-circuit protection, undervoltage lockout, and overtemperature protection.

#### Description:
The **DRV8836** is a dual low-voltage H-bridge motor driver IC designed for driving brushed DC motors and stepper motors. It integrates two H-bridge drivers, allowing it to control two DC motors or one stepper motor simultaneously. The device features low on-resistance MOSFETs, which help in reducing power losses during operation. An internal charge pump generates the necessary gate drive voltages for the MOSFETs, ensuring efficient operation.

#### Typical Applications:
The DRV8836 is particularly suited for battery-powered applications, including:
- **Consumer Products:** Such as cameras and toys.
- **Robotics:** For controlling motors in robotic systems.
- **Medical Devices:** Where precise motor control is required.
- **DSLR Lenses:** For autofocus and zoom mechanisms.

This component is ideal for applications requiring efficient motor control with low power consumption, making it suitable for portable and battery-operated devices.