

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'
================================================================
* Date:           Sat Feb 24 13:49:41 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 7.902 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        4|        4| 0.100 us | 0.100 us |    2|    2| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                            |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                  Instance                                  |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |p_Val2_19_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_833  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_Val2_1_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_849   |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|     10|        0|    1255|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        0|    1202|    -|
|Memory               |        4|      -|        0|       0|    -|
|Multiplexer          |        -|      -|        -|     288|    -|
|Register             |        -|      -|      480|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        4|     10|      480|    2745|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |                                  Instance                                  |                           Module                          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |p_Val2_19_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_833  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  0|  601|    0|
    |p_Val2_1_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_849   |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  0|  601|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |Total                                                                       |                                                           |        0|      0|  0| 1202|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa  |        3|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        4|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_469_p2            |     *    |      1|  0|   6|          17|          18|
    |mul_ln1118_2_fu_463_p2            |     *    |      1|  0|   6|          17|          18|
    |mul_ln1118_3_fu_466_p2            |     *    |      1|  0|   6|          17|          18|
    |mul_ln1118_4_fu_464_p2            |     *    |      1|  0|   6|          17|          18|
    |mul_ln1118_5_fu_468_p2            |     *    |      1|  0|   6|          17|          18|
    |mul_ln1118_6_fu_465_p2            |     *    |      1|  0|   6|          17|          18|
    |mul_ln1118_7_fu_467_p2            |     *    |      1|  0|   6|          17|          18|
    |mul_ln1118_8_fu_470_p2            |     *    |      1|  0|   6|          17|          18|
    |mul_ln1118_9_fu_471_p2            |     *    |      1|  0|   6|          17|          18|
    |mul_ln1118_fu_462_p2              |     *    |      1|  0|   6|          17|          18|
    |add_ln746_fu_2127_p2              |     +    |      0|  0|  24|          17|          17|
    |p_Val2_22_fu_2047_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_25_fu_2121_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_29_fu_2173_p2              |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_2159_p2                |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_2033_p2                  |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_1095_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_1151_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_1207_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_1263_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_5_fu_1319_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_6_fu_1375_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_7_fu_1431_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_8_fu_1487_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_9_fu_1543_p2           |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_1039_p2             |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_1123_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_1179_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_1235_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_1291_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_1347_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1403_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1459_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1515_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1571_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_1067_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op16          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_2193_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_2067_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_919_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_933_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_947_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_961_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_975_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_989_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_1003_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_1017_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_905_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_2085_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_2211_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_1141_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_1197_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_1253_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_1309_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1365_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1421_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1477_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1533_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1589_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1085_p2               |    or    |      0|  0|   2|           1|           1|
    |p_Val2_26_fu_2107_p3              |  select  |      0|  0|  18|           1|          18|
    |p_Val2_27_fu_2139_p3              |  select  |      0|  0|  17|           1|           2|
    |select_ln340_10_fu_1800_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_12_fu_1834_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_14_fu_1868_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_16_fu_1902_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_18_fu_1936_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_20_fu_2091_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_22_fu_2227_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_1644_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_1683_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_1722_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_1761_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_1605_p3           |  select  |      0|  0|  10|           1|           9|
    |select_ln388_10_fu_2099_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_11_fu_2235_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_1_fu_1652_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_1691_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_1730_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_1769_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_1808_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_6_fu_1842_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_7_fu_1876_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_8_fu_1910_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_9_fu_1944_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_1613_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_925_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_2_fu_939_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_953_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_4_fu_967_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_5_fu_981_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_6_fu_995_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_7_fu_1009_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_911_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_1023_p3                |  select  |      0|  0|  16|           1|          16|
    |y_V_10_fu_2243_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_1_fu_1660_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_1699_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_1738_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_1777_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_1816_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_6_fu_1850_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_7_fu_1884_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_8_fu_1918_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_9_fu_1952_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_1621_p3                    |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_1073_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_1129_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_12_fu_1185_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_1241_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_1297_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_1353_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_1409_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_1465_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_1521_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_1577_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_1135_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_20_fu_2073_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_21_fu_2079_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_22_fu_2199_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_23_fu_2205_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_1191_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_1247_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_1303_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_1359_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_1415_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_1471_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1527_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1583_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_1079_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_2061_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_2187_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_1117_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_1173_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_1229_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1285_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1341_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1397_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1453_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1509_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_1565_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_1061_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     10|  0|1255|         704|        1223|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n       |   9|          2|    1|          2|
    |exp_table1_address0         |  15|          3|   10|         30|
    |exp_table1_address1         |  15|          3|   10|         30|
    |exp_table1_address2         |  15|          3|   10|         30|
    |exp_table1_address3         |  15|          3|   10|         30|
    |exp_table1_address4         |  15|          3|   10|         30|
    |res_V_data_0_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_1_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_2_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_3_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_4_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_5_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_6_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_7_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_8_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_9_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 288|         62|   73|        197|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |exp_res_0_V_1_reg_2540                |  17|   0|   17|          0|
    |exp_res_0_V_1_reg_2540_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_0_V_fu_250                    |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2546                |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2546_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_1_V_fu_254                    |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2552                |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2552_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_2_V_fu_258                    |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2558                |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2558_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_3_V_fu_262                    |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2564                |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2564_pp0_iter1_reg  |  17|   0|   17|          0|
    |exp_res_4_V_fu_266                    |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2595                |  17|   0|   17|          0|
    |exp_res_5_V_fu_270                    |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2600                |  17|   0|   17|          0|
    |exp_res_6_V_fu_274                    |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2605                |  17|   0|   17|          0|
    |exp_res_7_V_fu_278                    |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2610                |  17|   0|   17|          0|
    |exp_res_8_V_fu_282                    |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2617                |  17|   0|   17|          0|
    |exp_res_9_V_fu_286                    |  17|   0|   17|          0|
    |y_V_5_reg_2515                        |  10|   0|   10|          0|
    |y_V_6_reg_2520                        |  10|   0|   10|          0|
    |y_V_7_reg_2525                        |  10|   0|   10|          0|
    |y_V_8_reg_2530                        |  10|   0|   10|          0|
    |y_V_9_reg_2535                        |  10|   0|   10|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 480|   0|  480|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|ap_done                     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_0_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_1_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_2_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_3_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_4_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_5_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_6_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_7_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_8_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_9_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_0_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_1_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_2_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_3_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_4_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_5_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_6_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_7_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_8_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|res_V_data_9_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> | return value |
|data_V_data_0_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read        | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read        | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read        | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read        | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read        | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read        | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read        | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read        | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read        | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout        |  in |   16|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n     |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read        | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|res_V_data_0_V_TDATA        | out |   16|    axis    |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_TVALID       | out |    1|    axis    |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_TREADY       |  in |    1|    axis    |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_TDATA        | out |   16|    axis    |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_TVALID       | out |    1|    axis    |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_TREADY       |  in |    1|    axis    |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_TDATA        | out |   16|    axis    |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_TVALID       | out |    1|    axis    |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_TREADY       |  in |    1|    axis    |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_TDATA        | out |   16|    axis    |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_TVALID       | out |    1|    axis    |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_TREADY       |  in |    1|    axis    |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_TDATA        | out |   16|    axis    |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_TVALID       | out |    1|    axis    |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_TREADY       |  in |    1|    axis    |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_TDATA        | out |   16|    axis    |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_TVALID       | out |    1|    axis    |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_TREADY       |  in |    1|    axis    |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_TDATA        | out |   16|    axis    |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_TVALID       | out |    1|    axis    |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_TREADY       |  in |    1|    axis    |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_TDATA        | out |   16|    axis    |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_TVALID       | out |    1|    axis    |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_TREADY       |  in |    1|    axis    |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_TDATA        | out |   16|    axis    |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_TVALID       | out |    1|    axis    |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_TREADY       |  in |    1|    axis    |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_TDATA        | out |   16|    axis    |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_TVALID       | out |    1|    axis    |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_TREADY       |  in |    1|    axis    |                             res_V_data_9_V                             |    pointer   |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

