
---------- Begin Simulation Statistics ----------
final_tick                               153614858500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259716                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660756                       # Number of bytes of host memory used
host_op_rate                                   478446                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   385.04                       # Real time elapsed on the host
host_tick_rate                              398962944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.153615                       # Number of seconds simulated
sim_ticks                                153614858500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.072297                       # CPI: cycles per instruction
system.cpu.discardedOps                          4396                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        90645530                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325489                       # IPC: instructions per cycle
system.cpu.numCycles                        307229717                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       216584187                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       165361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        331422                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       165337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           39                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       330724                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             39                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658351                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650074                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1455                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650253                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648838                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986714                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2717                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              176                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     86051073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         86051073                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     86051139                       # number of overall hits
system.cpu.dcache.overall_hits::total        86051139                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       329562                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         329562                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       329567                       # number of overall misses
system.cpu.dcache.overall_misses::total        329567                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  97623466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  97623466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  97623466000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  97623466000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380635                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380635                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380706                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380706                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003815                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003815                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003815                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003815                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 296221.852034                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 296221.852034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 296217.357927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 296217.357927                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       164612                       # number of writebacks
system.cpu.dcache.writebacks::total            164612                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       164516                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       164516                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       164516                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       164516                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       165046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       165046                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       165049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       165049                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  46084732500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  46084732500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  46086092500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  46086092500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001911                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001911                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001911                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001911                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 279223.564946                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 279223.564946                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 279226.729638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 279226.729638                       # average overall mshr miss latency
system.cpu.dcache.replacements                 165017                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           475                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37866000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79717.894737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79717.894737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33397500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33397500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72288.961039                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72288.961039                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     84007500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84007500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       329087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       329087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  97585600000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  97585600000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003902                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003902                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 296534.351099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 296534.351099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       164503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       164503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       164584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       164584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  46051335000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46051335000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 279804.446362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 279804.446362                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           66                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            66                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.070423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.070423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1360000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1360000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.042254                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.042254                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 453333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 453333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.995794                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            86216256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            165049                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            522.367636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            762500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.995794                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         172926597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        172926597                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071321                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086539                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169204                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31952099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31952099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31952099                       # number of overall hits
system.cpu.icache.overall_hits::total        31952099                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          335                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            335                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          335                       # number of overall misses
system.cpu.icache.overall_misses::total           335                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49668000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49668000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49668000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49668000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31952434                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31952434                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31952434                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31952434                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 148262.686567                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 148262.686567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 148262.686567                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 148262.686567                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          319                       # number of writebacks
system.cpu.icache.writebacks::total               319                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          335                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49333000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49333000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 147262.686567                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 147262.686567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 147262.686567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 147262.686567                       # average overall mshr miss latency
system.cpu.icache.replacements                    319                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31952099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31952099                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          335                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           335                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49668000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49668000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31952434                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31952434                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 148262.686567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 148262.686567                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 147262.686567                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 147262.686567                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999318                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31952434                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               335                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          95380.400000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            272500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999318                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63905203                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63905203                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 153614858500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218810                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  456                       # number of demand (read+write) hits
system.l2.demand_hits::total                      668                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 212                       # number of overall hits
system.l2.overall_hits::.cpu.data                 456                       # number of overall hits
system.l2.overall_hits::total                     668                       # number of overall hits
system.l2.demand_misses::.cpu.inst                123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             164593                       # number of demand (read+write) misses
system.l2.demand_misses::total                 164716                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               123                       # number of overall misses
system.l2.overall_misses::.cpu.data            164593                       # number of overall misses
system.l2.overall_misses::total                164716                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41092747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  45827274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45868366747                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41092747                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  45827274000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45868366747                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           165049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               165384                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          165049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              165384                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.367164                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997237                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995961                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.367164                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997237                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995961                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 334087.373984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 278427.843225                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 278469.406415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 334087.373984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 278427.843225                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 278469.406415                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              163513                       # number of writebacks
system.l2.writebacks::total                    163513                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        164593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            164716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       164593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           164716                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39862747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  44181344000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44221206747                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39862747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  44181344000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44221206747                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.367164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995961                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.367164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995961                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 324087.373984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 268427.843225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 268469.406415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 324087.373984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 268427.843225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 268469.406415                       # average overall mshr miss latency
system.l2.replacements                         163708                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       164612                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           164612                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       164612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       164612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          266                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              266                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          266                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          266                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    56                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          164528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              164528                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  45802810000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45802810000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        164584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            164584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 278389.149567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 278389.149567                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       164528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         164528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  44157530000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  44157530000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 268389.149567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 268389.149567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41092747                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41092747                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.367164                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.367164                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 334087.373984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 334087.373984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39862747                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39862747                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.367164                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.367164                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 324087.373984                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 324087.373984                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           65                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              65                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24464000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24464000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.139785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.139785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 376369.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 376369.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           65                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           65                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23814000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23814000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.139785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.139785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 366369.230769                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 366369.230769                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1005.851047                       # Cycle average of tags in use
system.l2.tags.total_refs                      330502                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    164732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.006301                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    262000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.092259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.130531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1003.628257                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982276                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          915                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2808748                       # Number of tag accesses
system.l2.tags.data_accesses                  2808748                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5232416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5266976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000067888750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       163495                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       163495                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5627025                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5077584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164716                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     163513                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5270912                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5232416                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      45.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                      1362                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1675                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5270912                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::11                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5232416                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::11                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 164716                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 163416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 163416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 163421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 163431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 163432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 163433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 163434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 163434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 163435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 163436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 163437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 163438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 163440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 163450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 163454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 163512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     59                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       163495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.238980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.021810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.958944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       163493    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        163495                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       163495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.003431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.644058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19            23      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23             1      0.00%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             2      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            12      0.01%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35        163430     99.96%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        163495                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               337338368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            334874624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2196.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2179.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  153614409000                       # Total gap between requests
system.mem_ctrls.avgGap                     468009.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       251904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    337086464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    334873664                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1639841.369902378181                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2194361061.758879184723                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2179956205.213052272797                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3936                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5266976                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5232416                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    579055250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 709290372750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3015886804000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst    147117.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data    134667.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks    576385.14                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       251904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    337086464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     337338368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       251904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       251904                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    334874624                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    334874624                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          123                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       164593                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         164716                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       163513                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        163513                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1639841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   2194361062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2196000903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1639841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1639841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2179962455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2179962455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2179962455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1639841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   2194361062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4375963358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5270912                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5232401                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       329024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       329184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       329280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       326880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       327168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       327281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       327232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       327072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       327104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       327104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       327168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       326816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       326784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       326912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       327008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       327072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       326976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       327040                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            611039828000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26354560000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       709869428000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               115926.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          134676.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4941466                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4863446                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       698399                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   962.501539                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   864.254559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   227.293713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        41368      5.92%      5.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          561      0.08%      6.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            4      0.00%      6.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           10      0.00%      6.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            6      0.00%      6.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            9      0.00%      6.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          558      0.08%      6.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        40951      5.86%     11.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       614932     88.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       698399                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             337338368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          334873664                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2196.000903                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2179.956205                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   34.19                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              17.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2494359000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1325775660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18821496960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13660786980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12125617920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  35976773220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  28691875680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  113096685420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   736.235326                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  72855837750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5129280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  75629740750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2492224140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1324648545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18812814720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13652346240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12125617920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  35956001280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  28709367840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  113073020685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   736.081274                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  72909917000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5129280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  75575661500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                188                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       163513                       # Transaction distribution
system.membus.trans_dist::CleanEvict              156                       # Transaction distribution
system.membus.trans_dist::ReadExReq            164528                       # Transaction distribution
system.membus.trans_dist::ReadExResp           164528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           188                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       493101                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 493101                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    672212992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               672212992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            166078                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  166078    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              166078                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         21284247250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21338440000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       328125                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          319                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           164584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          164584                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           335                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          465                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          989                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       495115                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                496104                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1339392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    675145728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              676485120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          163708                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334874624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           329095                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000781                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027934                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 328838     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    257      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             329095                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 153614858500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         5443155496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10887999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5364092500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
