library ieee;
use ieee.std_logic_1164.all;

entity and_gate is port(A, B, C : in std_logic;
			output_and_gate : out std_logic);
end and_gate;

architecture logic_and_gate of and_gate is
begin
 output_and_gate <= A and B and C;
end logic_and_gate;


