
---------- Begin Simulation Statistics ----------
final_tick                               371669158549500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48455                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899428                       # Number of bytes of host memory used
host_op_rate                                   108416                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   206.38                       # Real time elapsed on the host
host_tick_rate                               39072172                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008064                       # Number of seconds simulated
sim_ticks                                  8063667000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        180717                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       127522                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6846                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       148318                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69681                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       127522                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        57841                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          180084                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           18222                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4489                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            719543                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           611786                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7029                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1536113                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       793268                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15902949                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.406950                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.632185                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11196060     70.40%     70.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       716006      4.50%     74.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       833915      5.24%     80.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       284047      1.79%     81.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       553963      3.48%     85.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       258876      1.63%     87.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       328240      2.06%     89.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       195729      1.23%     90.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1536113      9.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15902949                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.612731                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.612731                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12007414                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23446713                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           833272                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2532205                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13627                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        623679                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7694854                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1992                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2376359                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   724                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              180084                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1123250                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14794953                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2237                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10751578                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          758                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1219                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           27254                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.011166                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1199914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87903                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.666669                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16010534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.482321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.958911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12462298     77.84%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109269      0.68%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           211482      1.32%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           175788      1.10%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           189316      1.18%     82.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           148550      0.93%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           225800      1.41%     84.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85912      0.54%     85.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2402119     15.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16010534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34696596                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18489518                       # number of floating regfile writes
system.switch_cpus.idleCycles                  116778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9415                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138579                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.443767                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10236737                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2376359                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          317004                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7710405                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          452                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2445940                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23285455                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7860378                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        19540                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23284082                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4112929                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13627                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4121201                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        32523                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       550029                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          315                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       203628                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       217948                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          315                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7614                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28960665                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23047653                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606387                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17561363                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.429107                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23104240                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         22010815                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2043404                       # number of integer regfile writes
system.switch_cpus.ipc                       0.620066                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.620066                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55615      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3803682     16.32%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          653      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3662      0.02%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          784      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56636      0.24%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4985      0.02%     16.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5194      0.02%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           81      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262524     22.58%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855541     16.54%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       904265      3.88%     59.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131389      0.56%     60.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6961132     29.87%     90.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2246385      9.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23303623                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21784471                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42656195                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20737868                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21028739                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1028590                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044139                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13710      1.33%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            682      0.07%      1.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       118929     11.56%     13.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     13.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     13.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     13.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     13.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     13.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       250960     24.40%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87096      8.47%     45.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14456      1.41%     47.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       485735     47.22%     94.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56658      5.51%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2492127                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     20994113                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2309785                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3167770                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23280619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23303623                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       910754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3939                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4431                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       616439                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16010534                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.455518                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.385987                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10543383     65.85%     65.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       713384      4.46%     70.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       736384      4.60%     74.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       648926      4.05%     78.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       899686      5.62%     84.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       714810      4.46%     89.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       777315      4.86%     93.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       479159      2.99%     96.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       497487      3.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16010534                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.444979                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1123459                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   289                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21624                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       112513                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7710405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2445940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10746289                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16127312                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4506146                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         174133                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1114764                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2396582                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         15918                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68454247                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23365473                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21364504                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2864771                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4895345                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13627                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7510775                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           921336                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34762999                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22132904                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          114                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           14                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3790379                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           14                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37451560                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46443797                       # The number of ROB writes
system.switch_cpus.timesIdled                    1379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240109                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1208                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              67410                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31026                       # Transaction distribution
system.membus.trans_dist::CleanEvict            54985                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27296                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         67410                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       275423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       275423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 275423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8046848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8046848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8046848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             94706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   94706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               94706                       # Request fanout histogram
system.membus.reqLayer2.occupancy           321273000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          524418250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8063667000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1778                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          127823                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35652                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2291                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82880                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       260224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10521216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10781440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           87210                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1985856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           208032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005840                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.076200                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 206817     99.42%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1215      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             208032                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          167693500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177790499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3433500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          919                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        25194                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26113                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          919                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        25194                       # number of overall hits
system.l2.overall_hits::total                   26113                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1367                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        93334                       # number of demand (read+write) misses
system.l2.demand_misses::total                  94707                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1367                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        93334                       # number of overall misses
system.l2.overall_misses::total                 94707                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    111509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9537590500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9649099500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    111509000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9537590500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9649099500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2286                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118528                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120820                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2286                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118528                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120820                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.597988                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.787443                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.783869                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.597988                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.787443                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.783869                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81572.055596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102187.739730                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101883.699199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81572.055596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102187.739730                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101883.699199                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31026                       # number of writebacks
system.l2.writebacks::total                     31026                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        93334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             94701                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        93334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            94701                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     97839000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8604260500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8702099500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     97839000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8604260500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8702099500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.597988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.787443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.783819                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.597988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.787443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.783819                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71572.055596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92187.846873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91890.259871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71572.055596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92187.846873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91890.259871                       # average overall mshr miss latency
system.l2.replacements                          87207                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        45864                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45864                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        45864                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45864                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1775                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1775                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1775                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1775                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         8356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8356                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27296                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2699130000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2699130000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.765623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.765623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98883.719226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98883.719226                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27296                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2426170000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2426170000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.765623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.765623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88883.719226                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88883.719226                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    111509000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    111509000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.597988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.598339                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81572.055596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81452.885318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     97839000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97839000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.597988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.597465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71572.055596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71572.055596                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        16838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        66038                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66042                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6838460500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6838460500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82876                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.796829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.796839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103553.416215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103547.144242                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        66038                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66038                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6178090500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6178090500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.796829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.796791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93553.567643                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93553.567643                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7822.928561                       # Cycle average of tags in use
system.l2.tags.total_refs                      218989                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     87207                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.511140                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.659291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.241876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.382247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    82.705890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7688.939256                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.938591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954947                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          788                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6860                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2016223                       # Number of tag accesses
system.l2.tags.data_accesses                  2016223                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        87488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5973312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6061184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        87488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1985664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1985664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        93333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               94706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31026                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31026                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             31747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10849654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    740768685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             751665960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10849654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10865528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      246248264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            246248264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      246248264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            31747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10849654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    740768685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            997914224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     31026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     93267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000299004500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1871                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1871                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              196414                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29162                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       94700                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31026                       # Number of write requests accepted
system.mem_ctrls.readBursts                     94700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31026                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     66                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1835                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3004533250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  473170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4778920750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31748.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50498.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13385                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22860                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 94700                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31026                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        89382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.952429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.199960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    82.467943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        76521     85.61%     85.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7187      8.04%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3618      4.05%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1317      1.47%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          396      0.44%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          190      0.21%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      0.08%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      0.03%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           58      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        89382                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.576162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.829039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.510046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1866     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1871                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.572956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.543557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1384     73.97%     73.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      1.44%     75.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              359     19.19%     94.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               78      4.17%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      1.18%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1871                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6056576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1984512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6060800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1985664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       751.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       246.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    751.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8063500000                       # Total gap between requests
system.mem_ctrls.avgGap                      64135.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        87488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5969088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1984512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10849654.381809169427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 740244853.861152768135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 246105400.929874718189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        93333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        31026                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41578750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4737342000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 189363695000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30416.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50757.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6103387.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            325719660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            173093745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           348824700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           86881680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     636152400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3610523640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         55981440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5237177265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.478366                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    116023000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    269100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7678533000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            312574920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            166110945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           326862060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           74980080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     636152400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3597855390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         65955360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5180491155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        642.448548                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    144440500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    269100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7650115500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8063656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1120682                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1120690                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1120682                       # number of overall hits
system.cpu.icache.overall_hits::total         1120690                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2567                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2569                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2567                       # number of overall misses
system.cpu.icache.overall_misses::total          2569                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    139452998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    139452998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    139452998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    139452998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1123249                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1123259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1123249                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1123259                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002285                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002287                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002285                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002287                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54325.281652                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54282.988712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54325.281652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54282.988712                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1059                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.642857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1778                       # number of writebacks
system.cpu.icache.writebacks::total              1778                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          278                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          278                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          278                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          278                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2289                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2289                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2289                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2289                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    124662498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124662498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    124662498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124662498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002038                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002038                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002038                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002038                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54461.554391                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54461.554391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54461.554391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54461.554391                       # average overall mshr miss latency
system.cpu.icache.replacements                   1778                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1120682                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1120690                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2567                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2569                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    139452998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    139452998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1123249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1123259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002285                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54325.281652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54282.988712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          278                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2289                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2289                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    124662498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124662498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54461.554391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54461.554391                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007936                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              725275                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1780                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            407.457865                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007910                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2248809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2248809                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9175776                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9175780                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9193229                       # number of overall hits
system.cpu.dcache.overall_hits::total         9193233                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       174882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         174886                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       179109                       # number of overall misses
system.cpu.dcache.overall_misses::total        179113                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14180816340                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14180816340                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14180816340                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14180816340                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9350658                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9350666                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9372338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9372346                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018703                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018703                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019111                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81087.912650                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81086.058003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 79174.225416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79172.457276                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2050490                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           78                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             33249                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.670727                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           78                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        45864                       # number of writebacks
system.cpu.dcache.writebacks::total             45864                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        57950                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57950                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        57950                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57950                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118530                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118530                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9847195840                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9847195840                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9987212840                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9987212840                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012647                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84213.011323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84213.011323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84258.945752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84258.945752                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117506                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6983479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6983483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       139201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        139205                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11302961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11302961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7122680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7122688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019543                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81198.849146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81196.515930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        57923                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57923                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81278                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81278                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7005380000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7005380000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011411                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86190.359015                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86190.359015                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2877855340                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2877855340                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80655.120092                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80655.120092                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2841815840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2841815840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79705.386212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79705.386212                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        17453                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         17453                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4227                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4227                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21680                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21680                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.194972                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.194972                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    140017000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    140017000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073708                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073708                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87620.150188                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87620.150188                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669158549500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.022026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9019990                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117506                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.761953                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.022022                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18863222                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18863222                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371691068401500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67963                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899564                       # Number of bytes of host memory used
host_op_rate                                   152587                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   588.56                       # Real time elapsed on the host
host_tick_rate                               37226279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021910                       # Number of seconds simulated
sim_ticks                                 21909852000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       245085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        490183                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104918                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1915                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120190                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84578                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104918                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20340                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136589                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15367                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591016                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989358                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1915                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4665754                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400490                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43620922                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.545863                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.728628                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29610730     67.88%     67.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2032680      4.66%     72.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2471066      5.66%     78.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       783546      1.80%     80.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1690351      3.88%     83.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       775491      1.78%     85.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       997504      2.29%     87.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       593800      1.36%     89.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4665754     10.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43620922                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.460657                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.460657                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32287205                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69307904                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2192018                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7468329                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17755                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1838738                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356676                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4387                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7100849                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136589                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250749                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              40508855                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409237                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35510                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003117                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3277435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99945                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.716783                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43804045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.595602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.043747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         33376377     76.19%     76.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           313252      0.72%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           642422      1.47%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           510439      1.17%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           532256      1.22%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           425409      0.97%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           652703      1.49%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217383      0.50%     83.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7133804     16.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43804045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107966093                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57515585                       # number of floating regfile writes
system.switch_cpus.idleCycles                   15659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1917                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111123                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.583744                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30946780                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7100849                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          856688                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366286                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254705                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118070                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23845931                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12014                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69399207                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8614                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11043365                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17755                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11067605                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        90140                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1714413                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          727                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412886                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499980                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          727                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            6                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86785799                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68757440                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606091                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52600108                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.569099                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68885304                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63916890                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035870                       # number of integer regfile writes
system.switch_cpus.ipc                       0.684624                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.684624                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712165     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7706      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143252      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430918     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007092     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2292462      3.30%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283468      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21557434     31.06%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6817533      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69411223                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67550364                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132272532                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64328178                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005764                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3135241                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045169                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1987      0.06%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       369759     11.79%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       788049     25.14%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         269518      8.60%     45.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34320      1.09%     46.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1502106     47.91%     94.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       169502      5.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4873205                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     53490521                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429262                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5799144                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106550                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69411223                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1323                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       805797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43804045                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.584585                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.457504                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     27660162     63.15%     63.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2067805      4.72%     67.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2098267      4.79%     72.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1907486      4.35%     77.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2678945      6.12%     83.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2112732      4.82%     87.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2327348      5.31%     93.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1429502      3.26%     96.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1521798      3.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43804045                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.584019                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250749                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        66867                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       283464                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31869882                       # number of misc regfile reads
system.switch_cpus.numCycles                 43819704                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12087910                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         663566                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3036912                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7035702                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         39026                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203777898                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179509                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705397                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8438963                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12520215                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17755                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      20222505                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532569                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118507                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63482746                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11370892                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107587943                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137848081                       # The number of ROB writes
system.switch_cpus.timesIdled                     271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333331                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          757                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            757                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21909852000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             179202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        89257                       # Transaction distribution
system.membus.trans_dist::CleanEvict           155828                       # Transaction distribution
system.membus.trans_dist::ReadExReq             65896                       # Transaction distribution
system.membus.trans_dist::ReadExResp            65896                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        179202                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       735281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       735281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 735281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21398720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21398720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21398720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            245098                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  245098    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              245098                       # Request fanout histogram
system.membus.reqLayer2.occupancy           889734500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1359530000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21909852000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21909852000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  21909852000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21909852000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       216083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          362723                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92326                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92326                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240664                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29428352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29471744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          245814                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5712448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           579143                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036130                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 578386     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    757      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             579143                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          460495000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499488000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            508500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  21909852000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          223                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        88009                       # number of demand (read+write) hits
system.l2.demand_hits::total                    88232                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          223                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        88009                       # number of overall hits
system.l2.overall_hits::total                   88232                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       244981                       # number of demand (read+write) misses
system.l2.demand_misses::total                 245097                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       244981                       # number of overall misses
system.l2.overall_misses::total                245097                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      9988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  25069039500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25079028000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      9988500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  25069039500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25079028000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333329                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333329                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.342183                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.735701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.735301                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.342183                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.735701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.735301                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86107.758621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102330.546042                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102322.868089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86107.758621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102330.546042                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102322.868089                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               89257                       # number of writebacks
system.l2.writebacks::total                     89257                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       244981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            245097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       244981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           245097                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8828500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  22619219500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22628048000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8828500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  22619219500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22628048000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.342183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.735701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.735301                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.342183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.735701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.735301                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76107.758621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92330.505223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92322.827289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76107.758621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92330.505223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92322.827289                       # average overall mshr miss latency
system.l2.replacements                         245814                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       126826                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           126826                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       126826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       126826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              339                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          339                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          339                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        26430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26430                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        65896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               65896                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6596330000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6596330000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.713732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.713732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 100102.130630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100102.130630                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        65896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          65896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5937370000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5937370000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.713732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.713732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 90102.130630                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90102.130630                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      9988500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9988500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.342183                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.342183                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86107.758621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86107.758621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8828500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8828500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.342183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.342183                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76107.758621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76107.758621                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        61579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       179085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          179085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  18472709500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18472709500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240664                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.744129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.744129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103150.512327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103150.512327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       179085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       179085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  16681849500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16681849500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.744129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.744129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93150.456487                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93150.456487                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21909852000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      687734                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    254006                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.707550                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.211320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.749391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8142.039289                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1444                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6249                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5579094                       # Number of tag accesses
system.l2.tags.data_accesses                  5579094                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21909852000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     15678848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15686272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5712448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5712448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       244982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              245098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        89257                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89257                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       338843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    715607207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             715946050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       338843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           338843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      260725084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            260725084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      260725084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       338843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    715607207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            976671134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     89257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    244644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000096168250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              518949                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84007                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      245098                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89257                       # Number of write requests accepted
system.mem_ctrls.readBursts                    245098                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89257                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    338                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5452                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7888597750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1223800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12477847750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32229.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50979.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30682                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66359                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                245098                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89257                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       236965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.208765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.564860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.308027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       201325     84.96%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20868      8.81%     93.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8815      3.72%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4130      1.74%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1106      0.47%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          484      0.20%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          133      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           64      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           40      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       236965                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.534140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.329603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.956213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            10      0.19%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           309      5.75%      5.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1312     24.41%     30.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1815     33.77%     64.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1057     19.67%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           546     10.16%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           181      3.37%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            82      1.53%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            44      0.82%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            10      0.19%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5375                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.603721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.573772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3878     72.15%     72.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.93%     74.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1101     20.48%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              237      4.41%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      0.87%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5375                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15664640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5711680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15686272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5712448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       714.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       260.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    715.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    260.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21909650000                       # Total gap between requests
system.mem_ctrls.avgGap                      65528.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         7424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     15657216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5711680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 338843.000856418395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 714619888.806186318398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 260690031.133026361465                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       244982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        89257                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4041500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12473806250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 532950372000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34840.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50917.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5970964.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            870601620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            462743325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           901996200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          239133420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1729596960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9818738490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        144972000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14167782015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.639786                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    296356750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    731640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  20881855250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            821321340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            436538850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           845590200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          226725480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1729596960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9831705420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        134052480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14025530730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.147215                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    268612500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    731640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20909599500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29973508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371691068401500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4371078                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4371086                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4371078                       # number of overall hits
system.cpu.icache.overall_hits::total         4371086                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2920                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2922                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2920                       # number of overall misses
system.cpu.icache.overall_misses::total          2922                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    153075998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    153075998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    153075998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    153075998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373998                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4374008                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373998                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4374008                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52423.286986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52387.405202                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52423.286986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52387.405202                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1059                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.642857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2117                       # number of writebacks
system.cpu.icache.writebacks::total              2117                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          292                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2628                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2628                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2628                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    137536998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    137536998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    137536998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    137536998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000601                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000601                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000601                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000601                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52335.235160                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52335.235160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52335.235160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52335.235160                       # average overall mshr miss latency
system.cpu.icache.replacements                   2117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4371078                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4371086                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2920                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2922                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    153075998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    153075998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4374008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52423.286986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52387.405202                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2628                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2628                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    137536998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    137536998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000601                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000601                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52335.235160                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52335.235160                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371691068401500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.038058                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2630                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1663.009886                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.038031                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8750646                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8750646                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371691068401500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371691068401500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371691068401500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371691068401500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371691068401500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371691068401500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371691068401500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37030923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37030927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37089219                       # number of overall hits
system.cpu.dcache.overall_hits::total        37089223                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       664570                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         664574                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       679792                       # number of overall misses
system.cpu.dcache.overall_misses::total        679796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52191050411                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52191050411                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52191050411                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52191050411                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37695493                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37695501                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37769011                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37769019                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017630                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017999                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017999                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78533.563674                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78533.090989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76775.028849                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76774.577095                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7682748                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          700                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            125496                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.219067                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   233.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172690                       # number of writebacks
system.cpu.dcache.writebacks::total            172690                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       218493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       218493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       218493                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       218493                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446077                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451520                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  36025461411                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36025461411                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36500698911                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36500698911                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011834                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011834                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011955                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80760.634175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80760.634175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80839.606022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80839.606022                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450498                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28176287                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28176291                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       536489                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        536493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  42203530500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42203530500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28712776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28712784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78666.161841                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78665.575320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       218392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       218392                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318097                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318097                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  26167359500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26167359500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011079                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011079                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82262.201467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82262.201467                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9987519911                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9987519911                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77978.153754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77978.153754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9858101911                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9858101911                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77028.456876                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77028.456876                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58296                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58296                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        15222                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15222                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73518                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73518                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.207051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.207051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    475237500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    475237500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074036                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074036                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87311.684733                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87311.684733                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371691068401500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.082386                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37540747                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451522                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.142675                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.082382                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75989560                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75989560                       # Number of data accesses

---------- End Simulation Statistics   ----------
