{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "c5d1defb",
   "metadata": {},
   "source": [
    "### Chapter 21: Verification Examples\n",
    "\n",
    "This chapter provides comprehensive verification examples using SystemVerilog, demonstrating industry-standard verification methodologies and best practices."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "12e4e15e",
   "metadata": {},
   "source": [
    "#### Testbench for ALU\n",
    "\n",
    "Let's start with a complete testbench for an Arithmetic Logic Unit (ALU) that demonstrates stimulus generation, checking, and coverage collection."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9ff0a5eb",
   "metadata": {},
   "source": [
    "##### ALU Design Under Test (DUT)\n",
    "\n",
    "```systemverilog\n",
    "module alu #(\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input  logic [WIDTH-1:0] a,\n",
    "    input  logic [WIDTH-1:0] b,\n",
    "    input  logic [3:0]       op,\n",
    "    output logic [WIDTH-1:0] result,\n",
    "    output logic             zero,\n",
    "    output logic             overflow,\n",
    "    output logic             carry\n",
    ");\n",
    "\n",
    "    always_comb begin\n",
    "        {carry, result} = '0;\n",
    "        overflow = 1'b0;\n",
    "        \n",
    "        case (op)\n",
    "            4'b0000: {carry, result} = a + b;           // ADD\n",
    "            4'b0001: {carry, result} = a - b;           // SUB\n",
    "            4'b0010: result = a & b;                    // AND\n",
    "            4'b0011: result = a | b;                    // OR\n",
    "            4'b0100: result = a ^ b;                    // XOR\n",
    "            4'b0101: result = ~a;                       // NOT\n",
    "            4'b0110: {carry, result} = {1'b0, a} << 1; // SHL\n",
    "            4'b0111: result = a >> 1;                   // SHR\n",
    "            4'b1000: result = (a < b) ? 1 : 0;         // SLT\n",
    "            default: result = '0;\n",
    "        endcase\n",
    "        \n",
    "        zero = (result == 0);\n",
    "        \n",
    "        // Overflow detection for addition/subtraction\n",
    "        if (op == 4'b0000) // ADD\n",
    "            overflow = (a[WIDTH-1] == b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "        else if (op == 4'b0001) // SUB\n",
    "            overflow = (a[WIDTH-1] != b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "55e8d13e",
   "metadata": {},
   "source": [
    "##### Comprehensive ALU Testbench\n",
    "\n",
    "```systemverilog\n",
    "class alu_transaction;\n",
    "    rand logic [7:0] a;\n",
    "    rand logic [7:0] b;\n",
    "    rand logic [3:0] op;\n",
    "    \n",
    "    logic [7:0] result;\n",
    "    logic       zero;\n",
    "    logic       overflow;\n",
    "    logic       carry;\n",
    "    \n",
    "    // Constraints\n",
    "    constraint op_dist {\n",
    "        op dist {\n",
    "            4'b0000 := 20, // ADD\n",
    "            4'b0001 := 20, // SUB\n",
    "            4'b0010 := 10, // AND\n",
    "            4'b0011 := 10, // OR\n",
    "            4'b0100 := 10, // XOR\n",
    "            4'b0101 := 10, // NOT\n",
    "            4'b0110 := 10, // SHL\n",
    "            4'b0111 := 10, // SHR\n",
    "            4'b1000 := 10  // SLT\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    constraint operand_dist {\n",
    "        a dist {\n",
    "            8'h00       := 5,\n",
    "            8'hFF       := 5,\n",
    "            [8'h01:8'hFE] := 90\n",
    "        };\n",
    "        b dist {\n",
    "            8'h00       := 5,\n",
    "            8'hFF       := 5,\n",
    "            [8'h01:8'hFE] := 90\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    // Display function\n",
    "    function void display(string prefix = \"\");\n",
    "        $display(\"%s a=%02h, b=%02h, op=%b, result=%02h, z=%b, ov=%b, c=%b\",\n",
    "                 prefix, a, b, op, result, zero, overflow, carry);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class alu_driver;\n",
    "    virtual alu_if vif;\n",
    "    mailbox #(alu_transaction) gen2drv;\n",
    "    \n",
    "    function new(virtual alu_if vif, mailbox #(alu_transaction) gen2drv);\n",
    "        this.vif = vif;\n",
    "        this.gen2drv = gen2drv;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        forever begin\n",
    "            gen2drv.get(trans);\n",
    "            drive_transaction(trans);\n",
    "            #1ns; // Small delay for signal propagation\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task drive_transaction(alu_transaction trans);\n",
    "        vif.a <= trans.a;\n",
    "        vif.b <= trans.b;\n",
    "        vif.op <= trans.op;\n",
    "        @(posedge vif.clk);\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class alu_monitor;\n",
    "    virtual alu_if vif;\n",
    "    mailbox #(alu_transaction) mon2chk;\n",
    "    \n",
    "    function new(virtual alu_if vif, mailbox #(alu_transaction) mon2chk);\n",
    "        this.vif = vif;\n",
    "        this.mon2chk = mon2chk;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            trans = new();\n",
    "            trans.a = vif.a;\n",
    "            trans.b = vif.b;\n",
    "            trans.op = vif.op;\n",
    "            trans.result = vif.result;\n",
    "            trans.zero = vif.zero;\n",
    "            trans.overflow = vif.overflow;\n",
    "            trans.carry = vif.carry;\n",
    "            mon2chk.put(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class alu_scoreboard;\n",
    "    mailbox #(alu_transaction) mon2chk;\n",
    "    int pass_count = 0;\n",
    "    int fail_count = 0;\n",
    "    \n",
    "    function new(mailbox #(alu_transaction) mon2chk);\n",
    "        this.mon2chk = mon2chk;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        forever begin\n",
    "            mon2chk.get(trans);\n",
    "            check_result(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task check_result(alu_transaction trans);\n",
    "        logic [8:0] expected_result;\n",
    "        logic expected_zero, expected_overflow, expected_carry;\n",
    "        \n",
    "        case (trans.op)\n",
    "            4'b0000: begin // ADD\n",
    "                {expected_carry, expected_result[7:0]} = trans.a + trans.b;\n",
    "                expected_overflow = (trans.a[7] == trans.b[7]) && \n",
    "                                  (expected_result[7] != trans.a[7]);\n",
    "            end\n",
    "            4'b0001: begin // SUB\n",
    "                {expected_carry, expected_result[7:0]} = trans.a - trans.b;\n",
    "                expected_overflow = (trans.a[7] != trans.b[7]) && \n",
    "                                  (expected_result[7] != trans.a[7]);\n",
    "            end\n",
    "            4'b0010: begin expected_result[7:0] = trans.a & trans.b; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0011: begin expected_result[7:0] = trans.a | trans.b; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0100: begin expected_result[7:0] = trans.a ^ trans.b; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0101: begin expected_result[7:0] = ~trans.a; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0110: begin {expected_carry, expected_result[7:0]} = {1'b0, trans.a} << 1; expected_overflow = 0; end\n",
    "            4'b0111: begin expected_result[7:0] = trans.a >> 1; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b1000: begin expected_result[7:0] = (trans.a < trans.b) ? 1 : 0; expected_carry = 0; expected_overflow = 0; end\n",
    "            default: begin expected_result[7:0] = 0; expected_carry = 0; expected_overflow = 0; end\n",
    "        endcase\n",
    "        \n",
    "        expected_zero = (expected_result[7:0] == 0);\n",
    "        \n",
    "        if (trans.result === expected_result[7:0] && \n",
    "            trans.zero === expected_zero && \n",
    "            trans.overflow === expected_overflow && \n",
    "            trans.carry === expected_carry) begin\n",
    "            pass_count++;\n",
    "            trans.display(\"PASS: \");\n",
    "        end else begin\n",
    "            fail_count++;\n",
    "            trans.display(\"FAIL: \");\n",
    "            $display(\"      Expected: result=%02h, z=%b, ov=%b, c=%b\", \n",
    "                     expected_result[7:0], expected_zero, expected_overflow, expected_carry);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== ALU Testbench Results ===\");\n",
    "        $display(\"PASS: %0d\", pass_count);\n",
    "        $display(\"FAIL: %0d\", fail_count);\n",
    "        $display(\"TOTAL: %0d\", pass_count + fail_count);\n",
    "        if (fail_count == 0)\n",
    "            $display(\" ALL TESTS PASSED \");\n",
    "        else\n",
    "            $display(\" %0d TESTS FAILED \", fail_count);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class alu_generator;\n",
    "    mailbox #(alu_transaction) gen2drv;\n",
    "    int num_trans = 1000;\n",
    "    \n",
    "    function new(mailbox #(alu_transaction) gen2drv);\n",
    "        this.gen2drv = gen2drv;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        repeat(num_trans) begin\n",
    "            trans = new();\n",
    "            assert(trans.randomize()) else $fatal(\"Randomization failed\");\n",
    "            gen2drv.put(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "interface alu_if(input logic clk);\n",
    "    logic [7:0] a;\n",
    "    logic [7:0] b;\n",
    "    logic [3:0] op;\n",
    "    logic [7:0] result;\n",
    "    logic       zero;\n",
    "    logic       overflow;\n",
    "    logic       carry;\n",
    "endinterface\n",
    "\n",
    "// Coverage\n",
    "covergroup alu_cg @(posedge alu_if.clk);\n",
    "    option.per_instance = 1;\n",
    "    \n",
    "    cp_a: coverpoint alu_if.a {\n",
    "        bins zero = {8'h00};\n",
    "        bins max = {8'hFF};\n",
    "        bins low = {[8'h01:8'h7F]};\n",
    "        bins high = {[8'h80:8'hFE]};\n",
    "    }\n",
    "    \n",
    "    cp_b: coverpoint alu_if.b {\n",
    "        bins zero = {8'h00};\n",
    "        bins max = {8'hFF};\n",
    "        bins low = {[8'h01:8'h7F]};\n",
    "        bins high = {[8'h80:8'hFE]};\n",
    "    }\n",
    "    \n",
    "    cp_op: coverpoint alu_if.op {\n",
    "        bins add = {4'b0000};\n",
    "        bins sub = {4'b0001};\n",
    "        bins and_op = {4'b0010};\n",
    "        bins or_op = {4'b0011};\n",
    "        bins xor_op = {4'b0100};\n",
    "        bins not_op = {4'b0101};\n",
    "        bins shl = {4'b0110};\n",
    "        bins shr = {4'b0111};\n",
    "        bins slt = {4'b1000};\n",
    "    }\n",
    "    \n",
    "    cp_flags: coverpoint {alu_if.zero, alu_if.overflow, alu_if.carry} {\n",
    "        bins no_flags = {3'b000};\n",
    "        bins zero_only = {3'b100};\n",
    "        bins carry_only = {3'b001};\n",
    "        bins overflow_only = {3'b010};\n",
    "        bins zero_carry = {3'b101};\n",
    "        bins zero_overflow = {3'b110};\n",
    "        bins carry_overflow = {3'b011};\n",
    "        bins all_flags = {3'b111};\n",
    "    }\n",
    "    \n",
    "    // Cross coverage\n",
    "    cross_op_flags: cross cp_op, cp_flags;\n",
    "endgroup\n",
    "\n",
    "module alu_testbench();\n",
    "    logic clk = 0;\n",
    "    always #5ns clk = ~clk;\n",
    "    \n",
    "    alu_if aif(clk);\n",
    "    alu_cg cg = new();\n",
    "    \n",
    "    alu #(.WIDTH(8)) dut (\n",
    "        .a(aif.a),\n",
    "        .b(aif.b),\n",
    "        .op(aif.op),\n",
    "        .result(aif.result),\n",
    "        .zero(aif.zero),\n",
    "        .overflow(aif.overflow),\n",
    "        .carry(aif.carry)\n",
    "    );\n",
    "    \n",
    "    initial begin\n",
    "        mailbox #(alu_transaction) gen2drv = new();\n",
    "        mailbox #(alu_transaction) mon2chk = new();\n",
    "        \n",
    "        alu_generator gen = new(gen2drv);\n",
    "        alu_driver drv = new(aif, gen2drv);\n",
    "        alu_monitor mon = new(aif, mon2chk);\n",
    "        alu_scoreboard sb = new(mon2chk);\n",
    "        \n",
    "        fork\n",
    "            gen.run();\n",
    "            drv.run();\n",
    "            mon.run();\n",
    "            sb.run();\n",
    "        join_any\n",
    "        \n",
    "        #100ns; // Allow final transactions to complete\n",
    "        sb.report();\n",
    "        $display(\"Coverage: %.2f%%\", cg.get_coverage());\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "013f97e4",
   "metadata": {},
   "source": [
    "#### Memory Controller Verification\n",
    "\n",
    "Memory controllers require sophisticated verification to ensure correct data integrity, timing, and protocol compliance."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9af68363",
   "metadata": {},
   "source": [
    "##### Memory Controller Interface\n",
    "\n",
    "```systemverilog\n",
    "interface mem_ctrl_if(input logic clk, rst_n);\n",
    "    // CPU Interface\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        ready;\n",
    "    logic        valid;\n",
    "    \n",
    "    // Memory Interface\n",
    "    logic [31:0] mem_addr;\n",
    "    logic [31:0] mem_wdata;\n",
    "    logic [31:0] mem_rdata;\n",
    "    logic        mem_we;\n",
    "    logic        mem_re;\n",
    "    logic        mem_ready;\n",
    "    \n",
    "    // Control signals\n",
    "    logic        refresh_req;\n",
    "    logic        refresh_ack;\n",
    "    \n",
    "    modport cpu (\n",
    "        output addr, wdata, we, re, valid,\n",
    "        input  rdata, ready\n",
    "    );\n",
    "    \n",
    "    modport mem (\n",
    "        input  mem_addr, mem_wdata, mem_we, mem_re,\n",
    "        output mem_rdata, mem_ready\n",
    "    );\n",
    "    \n",
    "    modport ctrl (\n",
    "        input  addr, wdata, we, re, valid, mem_rdata, mem_ready, refresh_req,\n",
    "        output rdata, ready, mem_addr, mem_wdata, mem_we, mem_re, refresh_ack\n",
    "    );\n",
    "endinterface\n",
    "\n",
    "class mem_transaction;\n",
    "    typedef enum {READ, WRITE, REFRESH} trans_type_e;\n",
    "    \n",
    "    rand trans_type_e trans_type;\n",
    "    rand logic [31:0] addr;\n",
    "    rand logic [31:0] data;\n",
    "    rand int          delay;\n",
    "    \n",
    "    logic [31:0] expected_data;\n",
    "    logic        error;\n",
    "    time         start_time;\n",
    "    time         end_time;\n",
    "    \n",
    "    constraint addr_align { addr[1:0] == 2'b00; } // Word aligned\n",
    "    constraint delay_range { delay inside {[0:10]}; }\n",
    "    constraint trans_dist {\n",
    "        trans_type dist {\n",
    "            READ    := 40,\n",
    "            WRITE   := 40,\n",
    "            REFRESH := 5\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    function void display(string prefix = \"\");\n",
    "        $display(\"%s [%0t] Type=%s, Addr=%08h, Data=%08h, Delay=%0d\", \n",
    "                 prefix, $time, trans_type.name(), addr, data, delay);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class mem_model;\n",
    "    logic [31:0] memory [logic [31:0]];\n",
    "    \n",
    "    function void write(logic [31:0] addr, logic [31:0] data);\n",
    "        memory[addr] = data;\n",
    "        $display(\"[MEM_MODEL] Write: Addr=%08h, Data=%08h\", addr, data);\n",
    "    endfunction\n",
    "    \n",
    "    function logic [31:0] read(logic [31:0] addr);\n",
    "        if (memory.exists(addr)) begin\n",
    "            $display(\"[MEM_MODEL] Read: Addr=%08h, Data=%08h\", addr, memory[addr]);\n",
    "            return memory[addr];\n",
    "        end else begin\n",
    "            $display(\"[MEM_MODEL] Read: Addr=%08h, Data=XXXXXXXX (uninitialized)\", addr);\n",
    "            return 32'hXXXXXXXX;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function void clear();\n",
    "        memory.delete();\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class mem_driver;\n",
    "    virtual mem_ctrl_if.cpu vif;\n",
    "    mailbox #(mem_transaction) gen2drv;\n",
    "    mem_model mem_ref;\n",
    "    \n",
    "    function new(virtual mem_ctrl_if.cpu vif, mailbox #(mem_transaction) gen2drv, mem_model mem_ref);\n",
    "        this.vif = vif;\n",
    "        this.gen2drv = gen2drv;\n",
    "        this.mem_ref = mem_ref;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        mem_transaction trans;\n",
    "        forever begin\n",
    "            gen2drv.get(trans);\n",
    "            case (trans.trans_type)\n",
    "                mem_transaction::READ: drive_read(trans);\n",
    "                mem_transaction::WRITE: drive_write(trans);\n",
    "                mem_transaction::REFRESH: drive_refresh(trans);\n",
    "            endcase\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task drive_write(mem_transaction trans);\n",
    "        trans.start_time = $time;\n",
    "        \n",
    "        @(posedge vif.clk);\n",
    "        vif.addr <= trans.addr;\n",
    "        vif.wdata <= trans.data;\n",
    "        vif.we <= 1'b1;\n",
    "        vif.valid <= 1'b1;\n",
    "        \n",
    "        wait(vif.ready);\n",
    "        @(posedge vif.clk);\n",
    "        vif.we <= 1'b0;\n",
    "        vif.valid <= 1'b0;\n",
    "        \n",
    "        // Update reference model\n",
    "        mem_ref.write(trans.addr, trans.data);\n",
    "        trans.end_time = $time;\n",
    "        trans.display(\"WRITE: \");\n",
    "    endtask\n",
    "    \n",
    "    task drive_read(mem_transaction trans);\n",
    "        trans.start_time = $time;\n",
    "        \n",
    "        @(posedge vif.clk);\n",
    "        vif.addr <= trans.addr;\n",
    "        vif.re <= 1'b1;\n",
    "        vif.valid <= 1'b1;\n",
    "        \n",
    "        wait(vif.ready);\n",
    "        @(posedge vif.clk);\n",
    "        trans.data = vif.rdata;\n",
    "        vif.re <= 1'b0;\n",
    "        vif.valid <= 1'b0;\n",
    "        \n",
    "        trans.expected_data = mem_ref.read(trans.addr);\n",
    "        trans.end_time = $time;\n",
    "        trans.display(\"READ:  \");\n",
    "    endtask\n",
    "    \n",
    "    task drive_refresh(mem_transaction trans);\n",
    "        trans.start_time = $time;\n",
    "        // Refresh is typically handled by the controller internally\n",
    "        repeat(trans.delay) @(posedge vif.clk);\n",
    "        trans.end_time = $time;\n",
    "        trans.display(\"REFRESH: \");\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class mem_scoreboard;\n",
    "    mailbox #(mem_transaction) mon2chk;\n",
    "    int read_pass = 0, read_fail = 0;\n",
    "    int write_count = 0;\n",
    "    real avg_latency = 0;\n",
    "    int total_latency = 0;\n",
    "    \n",
    "    function new(mailbox #(mem_transaction) mon2chk);\n",
    "        this.mon2chk = mon2chk;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        mem_transaction trans;\n",
    "        forever begin\n",
    "            mon2chk.get(trans);\n",
    "            check_transaction(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task check_transaction(mem_transaction trans);\n",
    "        int latency = (trans.end_time - trans.start_time) / 1ns;\n",
    "        total_latency += latency;\n",
    "        \n",
    "        case (trans.trans_type)\n",
    "            mem_transaction::READ: begin\n",
    "                if (trans.data === trans.expected_data) begin\n",
    "                    read_pass++;\n",
    "                    $display(\"READ PASS: Addr=%08h, Data=%08h, Latency=%0d ns\", \n",
    "                             trans.addr, trans.data, latency);\n",
    "                end else begin\n",
    "                    read_fail++;\n",
    "                    $display(\"READ FAIL: Addr=%08h, Got=%08h, Expected=%08h\", \n",
    "                             trans.addr, trans.data, trans.expected_data);\n",
    "                end\n",
    "            end\n",
    "            mem_transaction::WRITE: begin\n",
    "                write_count++;\n",
    "                $display(\"WRITE: Addr=%08h, Data=%08h, Latency=%0d ns\", \n",
    "                         trans.addr, trans.data, latency);\n",
    "            end\n",
    "        endcase\n",
    "    endtask\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== Memory Controller Test Results ===\");\n",
    "        $display(\"Reads  - Pass: %0d, Fail: %0d\", read_pass, read_fail);\n",
    "        $display(\"Writes - Count: %0d\", write_count);\n",
    "        if (read_pass + write_count > 0)\n",
    "            avg_latency = real'(total_latency) / real'(read_pass + write_count);\n",
    "        $display(\"Average Latency: %.1f ns\", avg_latency);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7bb0feac",
   "metadata": {},
   "source": [
    "#### Bus Protocol Checker\n",
    "\n",
    "Protocol checkers verify that bus transactions follow the specified protocol rules."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e8fa1875",
   "metadata": {},
   "source": [
    "##### AXI4-Lite Protocol Checker\n",
    "\n",
    "```systemverilog\n",
    "class axi4_lite_checker;\n",
    "    virtual axi4_lite_if vif;\n",
    "    \n",
    "    // Protocol violation counters\n",
    "    int addr_phase_violations = 0;\n",
    "    int data_phase_violations = 0;\n",
    "    int handshake_violations = 0;\n",
    "    \n",
    "    function new(virtual axi4_lite_if vif);\n",
    "        this.vif = vif;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        fork\n",
    "            check_write_address_channel();\n",
    "            check_write_data_channel();\n",
    "            check_write_response_channel();\n",
    "            check_read_address_channel();\n",
    "            check_read_data_channel();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    // Write Address Channel Checks\n",
    "    task check_write_address_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: AWVALID once asserted, must remain high until AWREADY\n",
    "            if (vif.awvalid && !vif.awready) begin\n",
    "                logic prev_awvalid = vif.awvalid;\n",
    "                logic [31:0] prev_awaddr = vif.awaddr;\n",
    "                logic [2:0] prev_awprot = vif.awprot;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (!vif.awvalid) begin\n",
    "                    $error(\"AXI4-Lite Violation: AWVALID deasserted before AWREADY\");\n",
    "                    addr_phase_violations++;\n",
    "                end\n",
    "                \n",
    "                if (vif.awvalid && (vif.awaddr !== prev_awaddr || vif.awprot !== prev_awprot)) begin\n",
    "                    $error(\"AXI4-Lite Violation: AW signals changed while AWVALID high\");\n",
    "                    addr_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Check: Address alignment\n",
    "            if (vif.awvalid && vif.awaddr[1:0] !== 2'b00) begin\n",
    "                $error(\"AXI4-Lite Violation: Unaligned address %08h\", vif.awaddr);\n",
    "                addr_phase_violations++;\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Write Data Channel Checks\n",
    "    task check_write_data_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: WVALID stability\n",
    "            if (vif.wvalid && !vif.wready) begin\n",
    "                logic [31:0] prev_wdata = vif.wdata;\n",
    "                logic [3:0] prev_wstrb = vif.wstrb;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.wvalid && (vif.wdata !== prev_wdata || vif.wstrb !== prev_wstrb)) begin\n",
    "                    $error(\"AXI4-Lite Violation: W signals changed while WVALID high\");\n",
    "                    data_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Check: Write strobe validity\n",
    "            if (vif.wvalid) begin\n",
    "                for (int i = 0; i < 4; i++) begin\n",
    "                    if (vif.wstrb[i] && vif.wdata[i*8+7:i*8] === 8'hXX) begin\n",
    "                        $warning(\"Write data contains X when strobe is active for byte %0d\", i);\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Write Response Channel Checks\n",
    "    task check_write_response_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: BVALID stability\n",
    "            if (vif.bvalid && !vif.bready) begin\n",
    "                logic [1:0] prev_bresp = vif.bresp;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.bvalid && vif.bresp !== prev_bresp) begin\n",
    "                    $error(\"AXI4-Lite Violation: BRESP changed while BVALID high\");\n",
    "                    handshake_violations++;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Read Address Channel Checks\n",
    "    task check_read_address_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Similar checks as write address channel\n",
    "            if (vif.arvalid && !vif.arready) begin\n",
    "                logic [31:0] prev_araddr = vif.araddr;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.arvalid && vif.araddr !== prev_araddr) begin\n",
    "                    $error(\"AXI4-Lite Violation: ARADDR changed while ARVALID high\");\n",
    "                    addr_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Read Data Channel Checks\n",
    "    task check_read_data_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: RVALID stability\n",
    "            if (vif.rvalid && !vif.rready) begin\n",
    "                logic [31:0] prev_rdata = vif.rdata;\n",
    "                logic [1:0] prev_rresp = vif.rresp;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.rvalid && (vif.rdata !== prev_rdata || vif.rresp !== prev_rresp)) begin\n",
    "                    $error(\"AXI4-Lite Violation: R signals changed while RVALID high\");\n",
    "                    data_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== AXI4-Lite Protocol Checker Results ===\");\n",
    "        $display(\"Address Phase Violations: %0d\", addr_phase_violations);\n",
    "        $display(\"Data Phase Violations: %0d\", data_phase_violations);\n",
    "        $display(\"Handshake Violations: %0d\", handshake_violations);\n",
    "        \n",
    "        int total_violations = addr_phase_violations + data_phase_violations + handshake_violations;\n",
    "        if (total_violations == 0)\n",
    "            $display(\" NO PROTOCOL VIOLATIONS DETECTED \");\n",
    "        else\n",
    "            $display(\" %0d TOTAL PROTOCOL VIOLATIONS \", total_violations);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2660c68d",
   "metadata": {},
   "source": [
    "#### Coverage-Driven Test Scenarios\n",
    "\n",
    "Coverage-driven verification ensures comprehensive testing by measuring what has been tested and directing stimulus generation toward untested scenarios."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8ea9debf",
   "metadata": {},
   "source": [
    "##### Functional Coverage Example\n",
    "\n",
    "```systemverilog\n",
    "class cache_coverage;\n",
    "    // Cache parameters\n",
    "    parameter CACHE_SIZE = 1024;\n",
    "    parameter LINE_SIZE = 64;\n",
    "    parameter ASSOCIATIVITY = 4;\n",
    "    \n",
    "    // Coverage variables\n",
    "    logic [31:0] addr;\n",
    "    logic        hit;\n",
    "    logic        miss;\n",
    "    logic [1:0]  cache_state; // 00=Invalid, 01=Shared, 10=Exclusive, 11=Modified\n",
    "    logic [2:0]  operation;   // 000=Read, 001=Write, 010=Prefetch, etc.\n",
    "    \n",
    "    covergroup cache_cg @(posedge clk);\n",
    "        option.per_instance = 1;\n",
    "        option.name = \"cache_coverage\";\n",
    "        \n",
    "        // Basic operation coverage\n",
    "        cp_operation: coverpoint operation {\n",
    "            bins read = {3'b000};\n",
    "            bins write = {3'b001};\n",
    "            bins prefetch = {3'b010};\n",
    "            bins flush = {3'b011};\n",
    "            bins invalidate = {3'b100};\n",
    "        }\n",
    "        \n",
    "        // Cache state coverage\n",
    "        cp_state: coverpoint cache_state {\n",
    "            bins invalid = {2'b00};\n",
    "            bins shared = {2'b01};\n",
    "            bins exclusive = {2'b10};\n",
    "            bins modified = {2'b11};\n",
    "        }\n",
    "        \n",
    "        // Hit/Miss coverage\n",
    "        cp_hit_miss: coverpoint {hit, miss} {\n",
    "            bins hit_only = {2'b10};\n",
    "            bins miss_only = {2'b01};\n",
    "            illegal_bins both = {2'b11};\n",
    "            ignore_bins neither = {2'b00};\n",
    "        }\n",
    "        \n",
    "        // Address coverage - focus on cache line boundaries\n",
    "        cp_address: coverpoint addr[11:6] { // Cache line index\n",
    "            bins low_lines[] = {[0:15]};\n",
    "            bins mid_lines[] = {[16:47]};\n",
    "            bins high_lines[] = {[48:63]};\n",
    "        }\n",
    "        \n",
    "        // Cache set coverage\n",
    "        cp_cache_set: coverpoint addr[7:6] {\n",
    "            bins set[] = {[0:3]};\n",
    "        }\n",
    "        \n",
    "        // Cross coverage for state transitions\n",
    "        cross_state_op: cross cp_state, cp_operation {\n",
    "            bins read_hits = binsof(cp_operation) intersect {3'b000} && \n",
    "                           binsof(cp_state) intersect {2'b01, 2'b10, 2'b11};\n",
    "                           \n",
    "            bins write_hits = binsof(cp_operation) intersect {3'b001} && \n",
    "                            binsof(cp_state) intersect {2'b10, 2'b11};\n",
    "                            \n",
    "            bins cold_misses = binsof(cp_operation) intersect {3'b000, 3'b001} && \n",
    "                             binsof(cp_state) intersect {2'b00};\n",
    "                             \n",
    "            ignore_bins invalid_write = binsof(cp_operation) intersect {3'b001} && \n",
    "                                       binsof(cp_state) intersect {2'b00};\n",
    "        }\n",
    "        \n",
    "        // Transition coverage\n",
    "        cp_state_transitions: coverpoint cache_state {\n",
    "            bins invalid_to_shared = (2'b00 => 2'b01);\n",
    "            bins invalid_to_exclusive = (2'b00 => 2'b10);\n",
    "            bins shared_to_modified = (2'b01 => 2'b11);\n",
    "            bins exclusive_to_modified = (2'b10 => 2'b11);\n",
    "            bins modified_to_invalid = (2'b11 => 2'b00);\n",
    "            bins shared_to_invalid = (2'b01 => 2'b00);\n",
    "            bins exclusive_to_invalid = (2'b10 => 2'b00);\n",
    "        }\n",
    "        \n",
    "        // Address pattern coverage\n",
    "        cp_addr_patterns: coverpoint addr {\n",
    "            bins sequential[] = (addr[31:2] => addr[31:2] + 1);\n",
    "            bins stride_2[] = (addr[31:2] => addr[31:2] + 2);\n",
    "            bins stride_4[] = (addr[31:2] => addr[31:2] + 4);\n",
    "            bins random_access = default;\n",
    "        }\n",
    "        \n",
    "        // Bandwidth utilization coverage\n",
    "        cp_bandwidth: coverpoint get_bandwidth_utilization() {\n",
    "            bins low = {[0:25]};\n",
    "            bins medium = {[26:75]};\n",
    "            bins high = {[76:100]};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    function int get_bandwidth_utilization();\n",
    "        // Implementation specific - measure actual bandwidth vs theoretical max\n",
    "        return $urandom_range(0, 100);\n",
    "    endfunction\n",
    "    \n",
    "    cache_cg cg;\n",
    "    \n",
    "    function new();\n",
    "        cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    function void sample(logic [31:0] addr_in, logic hit_in, logic miss_in, \n",
    "                        logic [1:0] state_in, logic [2:0] op_in);\n",
    "        addr = addr_in;\n",
    "        hit = hit_in;\n",
    "        miss = miss_in;\n",
    "        cache_state = state_in;\n",
    "        operation = op_in;\n",
    "        cg.sample();\n",
    "    endfunction\n",
    "    \n",
    "    function real get_coverage();\n",
    "        return cg.get_coverage();\n",
    "    endfunction\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== Cache Functional Coverage Report ===\");\n",
    "        $display(\"Overall Coverage: %.2f%%\", cg.get_coverage());\n",
    "        $display(\"Operation Coverage: %.2f%%\", cg.cp_operation.get_coverage());\n",
    "        $display(\"State Coverage: %.2f%%\", cg.cp_state.get_coverage());\n",
    "        $display(\"Hit/Miss Coverage: %.2f%%\", cg.cp_hit_miss.get_coverage());\n",
    "        $display(\"Cross Coverage: %.2f%%\", cg.cross_state_op.get_coverage());\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Coverage-driven test generator\n",
    "class coverage_driven_generator;\n",
    "    cache_coverage cov;\n",
    "    mailbox #(cache_transaction) gen2drv;\n",
    "    int target_coverage = 95;\n",
    "    int max_iterations = 10000;\n",
    "    \n",
    "    function new(cache_coverage cov, mailbox #(cache_transaction) gen2drv);\n",
    "        this.cov = cov;\n",
    "        this.gen2drv = gen2drv;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        cache_transaction trans;\n",
    "        int iteration = 0;\n",
    "        \n",
    "        while (cov.get_coverage() < target_coverage && iteration < max_iterations) begin\n",
    "            trans = new();\n",
    "            \n",
    "            // Bias randomization toward uncovered scenarios\n",
    "            if (cov.cg.cp_operation.get_coverage() < 90) begin\n",
    "                // Focus on less covered operations\n",
    "                trans.constraint_mode(0);\n",
    "                trans.operation_bias.constraint_mode(1);\n",
    "            end\n",
    "            \n",
    "            if (cov.cg.cross_state_op.get_coverage() < 80) begin\n",
    "                // Focus on uncovered state/operation combinations\n",
    "                trans.state_bias.constraint_mode(1);\n",
    "            end\n",
    "            \n",
    "            assert(trans.randomize()) else $fatal(\"Randomization failed\");\n",
    "            gen2drv.put(trans);\n",
    "            \n",
    "            iteration++;\n",
    "            if (iteration % 100 == 0) begin\n",
    "                $display(\"Iteration %0d: Coverage = %.2f%%\", iteration, cov.get_coverage());\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        $display(\"Coverage-driven generation complete:\");\n",
    "        $display(\"Final coverage: %.2f%% after %0d iterations\", cov.get_coverage(), iteration);\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2a2d7d2b",
   "metadata": {},
   "source": [
    "#### Assertion-Based Verification\n",
    "\n",
    "SystemVerilog Assertions (SVA) provide a powerful way to specify and verify design properties directly in the design or testbench."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b4fd2605",
   "metadata": {},
   "source": [
    "##### Comprehensive SVA Examples\n",
    "\n",
    "```systemverilog\n",
    "module fifo_assertions #(\n",
    "    parameter DEPTH = 16,\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic wr_en,\n",
    "    input logic rd_en,\n",
    "    input logic [WIDTH-1:0] wr_data,\n",
    "    input logic [WIDTH-1:0] rd_data,\n",
    "    input logic full,\n",
    "    input logic empty,\n",
    "    input logic [$clog2(DEPTH):0] count\n",
    ");\n",
    "\n",
    "    // Basic protocol assertions\n",
    "    \n",
    "    // Assert: Reset behavior\n",
    "    property reset_behavior;\n",
    "        @(posedge clk) !rst_n |-> ##1 (empty && !full && count == 0);\n",
    "    endproperty\n",
    "    assert_reset: assert property (reset_behavior)\n",
    "        else $error(\"FIFO reset behavior violation at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Full and empty are mutually exclusive\n",
    "    property full_empty_exclusive;\n",
    "        @(posedge clk) !(full && empty);\n",
    "    endproperty\n",
    "    assert_full_empty: assert property (full_empty_exclusive)\n",
    "        else $error(\"FIFO full and empty both asserted at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Count consistency with full/empty flags\n",
    "    property count_consistency;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (count == 0) <-> empty;\n",
    "    endproperty\n",
    "    assert_count_empty: assert property (count_consistency)\n",
    "        else $error(\"Count/empty inconsistency: count=%0d, empty=%b at time %0t\", \n",
    "                   count, empty, $time);\n",
    "    \n",
    "    property count_full_consistency;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (count == DEPTH) <-> full;\n",
    "    endproperty\n",
    "    assert_count_full: assert property (count_full_consistency)\n",
    "        else $error(\"Count/full inconsistency: count=%0d, full=%b at time %0t\", \n",
    "                   count, full, $time);\n",
    "    \n",
    "    // Assert: No write when full\n",
    "    property no_write_when_full;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        full |-> !wr_en;\n",
    "    endproperty\n",
    "    assert_no_write_full: assert property (no_write_when_full)\n",
    "        else $error(\"Write attempted when FIFO full at time %0t\", $time);\n",
    "    \n",
    "    // Assert: No read when empty\n",
    "    property no_read_when_empty;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        empty |-> !rd_en;\n",
    "    endproperty\n",
    "    assert_no_read_empty: assert property (no_read_when_empty)\n",
    "        else $error(\"Read attempted when FIFO empty at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Count increment on write (when not full)\n",
    "    property count_increment_write;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (wr_en && !full && !rd_en) |=> (count == $past(count) + 1);\n",
    "    endproperty\n",
    "    assert_count_inc: assert property (count_increment_write)\n",
    "        else $error(\"Count did not increment on write at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Count decrement on read (when not empty)\n",
    "    property count_decrement_read;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (rd_en && !empty && !wr_en) |=> (count == $past(count) - 1);\n",
    "    endproperty\n",
    "    assert_count_dec: assert property (count_decrement_read)\n",
    "        else $error(\"Count did not decrement on read at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Simultaneous read/write keeps count stable\n",
    "    property count_stable_rd_wr;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (wr_en && rd_en && !full && !empty) |=> (count == $past(count));\n",
    "    endproperty\n",
    "    assert_count_stable: assert property (count_stable_rd_wr)\n",
    "        else $error(\"Count not stable during simultaneous read/write at time %0t\", $time);\n",
    "    \n",
    "    // Data integrity assertion using associative array\n",
    "    logic [WIDTH-1:0] shadow_fifo [$];\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (!rst_n) begin\n",
    "            shadow_fifo.delete();\n",
    "        end else begin\n",
    "            // Track writes\n",
    "            if (wr_en && !full) begin\n",
    "                shadow_fifo.push_back(wr_data);\n",
    "            end\n",
    "            \n",
    "            // Check reads\n",
    "            if (rd_en && !empty) begin\n",
    "                logic [WIDTH-1:0] expected_data;\n",
    "                expected_data = shadow_fifo.pop_front();\n",
    "                \n",
    "                immediate assert (rd_data === expected_data)\n",
    "                    else $error(\"Data integrity violation: expected=%08h, got=%08h at time %0t\",\n",
    "                               expected_data, rd_data, $time);\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Liveness properties\n",
    "    \n",
    "    // Assert: Eventually empty after reset\n",
    "    property eventually_empty_after_reset;\n",
    "        @(posedge clk) $fell(rst_n) |-> ##[1:100] empty;\n",
    "    endproperty\n",
    "    assert_eventually_empty: assert property (eventually_empty_after_reset)\n",
    "        else $error(\"FIFO did not become empty within 100 cycles of reset\");\n",
    "    \n",
    "    // Assert: Data will eventually be read if FIFO is not empty\n",
    "    property data_eventually_read;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (!empty && !rd_en) |-> ##[1:50] (rd_en || empty);\n",
    "    endproperty\n",
    "    assert_data_read: assert property (data_eventually_read)\n",
    "        else $warning(\"Data remained unread for extended period\");\n",
    "    \n",
    "    // Coverage properties\n",
    "    cover_full: cover property (@(posedge clk) full);\n",
    "    cover_empty: cover property (@(posedge clk) empty);\n",
    "    cover_simultaneous_rd_wr: cover property (@(posedge clk) wr_en && rd_en);\n",
    "    cover_half_full: cover property (@(posedge clk) count == DEPTH/2);\n",
    "    \n",
    "    // Sequence-based assertions\n",
    "    \n",
    "    sequence write_sequence;\n",
    "        wr_en && !full;\n",
    "    endsequence\n",
    "    \n",
    "    sequence read_sequence;\n",
    "        rd_en && !empty;\n",
    "    endsequence\n",
    "    \n",
    "    // Assert: After 3 consecutive writes, count increases by 3\n",
    "    property three_writes_count;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (write_sequence ##1 write_sequence ##1 write_sequence) |=>\n",
    "        (count >= $past(count, 3) + 3);\n",
    "    endproperty\n",
    "    assert_three_writes: assert property (three_writes_count);\n",
    "    \n",
    "    // Performance assertions\n",
    "    \n",
    "    // Assert: Maximum latency for read after write\n",
    "    property write_read_latency;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (wr_en && !full && empty) |-> ##[1:5] rd_en;\n",
    "    endproperty\n",
    "    assert_wr_rd_latency: assert property (write_read_latency)\n",
    "        else $warning(\"Read latency exceeded 5 cycles after write to empty FIFO\");\n",
    "    \n",
    "    // Formal verification properties\n",
    "    \n",
    "    // Assume: Valid clock\n",
    "    assume_clock: assume property (@(posedge clk) 1);\n",
    "    \n",
    "    // Assume: Reset duration\n",
    "    assume_reset: assume property ($rose(rst_n) |-> $past(!rst_n, 2));\n",
    "    \n",
    "    // Assume: No X/Z values on control signals\n",
    "    assume_no_x_wr_en: assume property (@(posedge clk) !$isunknown(wr_en));\n",
    "    assume_no_x_rd_en: assume property (@(posedge clk) !$isunknown(rd_en));\n",
    "    \n",
    "endmodule\n",
    "\n",
    "// Bus protocol assertions\n",
    "interface axi_assertions_if(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    axi4_lite_if.monitor axi\n",
    ");\n",
    "\n",
    "    // Write address channel assertions\n",
    "    property awvalid_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.awvalid && !axi.awready) |=> axi.awvalid;\n",
    "    endproperty\n",
    "    assert_awvalid_stable: assert property (awvalid_stable)\n",
    "        else $error(\"AWVALID not stable during handshake\");\n",
    "    \n",
    "    property aw_signals_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.awvalid && !axi.awready) |=> \n",
    "        ($stable(axi.awaddr) && $stable(axi.awprot));\n",
    "    endproperty\n",
    "    assert_aw_stable: assert property (aw_signals_stable)\n",
    "        else $error(\"AW channel signals changed during handshake\");\n",
    "    \n",
    "    // Write data channel assertions\n",
    "    property wvalid_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.wvalid && !axi.wready) |=> axi.wvalid;\n",
    "    endproperty\n",
    "    assert_wvalid_stable: assert property (wvalid_stable);\n",
    "    \n",
    "    property w_signals_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.wvalid && !axi.wready) |=> \n",
    "        ($stable(axi.wdata) && $stable(axi.wstrb));\n",
    "    endproperty\n",
    "    assert_w_stable: assert property (w_signals_stable);\n",
    "    \n",
    "    // Write response channel assertions\n",
    "    property bvalid_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.bvalid && !axi.bready) |=> axi.bvalid;\n",
    "    endproperty\n",
    "    assert_bvalid_stable: assert property (bvalid_stable);\n",
    "    \n",
    "    // Transaction ordering assertions\n",
    "    property write_ordering;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.awvalid && axi.awready) ##1 (axi.wvalid && axi.wready) |->\n",
    "        ##[1:10] (axi.bvalid && axi.bready);\n",
    "    endproperty\n",
    "    assert_write_order: assert property (write_ordering)\n",
    "        else $error(\"Write response not received within expected time\");\n",
    "    \n",
    "    // Deadlock prevention\n",
    "    property no_deadlock;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        always ##[1:100] (!axi.awvalid || axi.awready) && \n",
    "                         (!axi.wvalid || axi.wready) &&\n",
    "                         (!axi.arvalid || axi.arready);\n",
    "    endproperty\n",
    "    assert_no_deadlock: assert property (no_deadlock)\n",
    "        else $error(\"Potential deadlock detected - signals stuck\");\n",
    "    \n",
    "    // Coverage for interesting scenarios\n",
    "    cover_write_burst: cover property (\n",
    "        @(posedge clk) (axi.awvalid && axi.awready) ##1 (axi.wvalid && axi.wready)\n",
    "    );\n",
    "    \n",
    "    cover_back_to_back_writes: cover property (\n",
    "        @(posedge clk) (axi.bvalid && axi.bready) ##1 (axi.awvalid && axi.awready)\n",
    "    );\n",
    "    \n",
    "    cover_simultaneous_read_write: cover property (\n",
    "        @(posedge clk) (axi.awvalid && axi.arvalid)\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bfb2be46",
   "metadata": {},
   "source": [
    "#### Complete Verification Environment Example\n",
    "\n",
    "Here's a complete verification environment that ties together all the concepts:\n",
    "\n",
    "```systemverilog\n",
    "// Top-level verification environment\n",
    "class complete_verification_env;\n",
    "    // Environment components\n",
    "    alu_generator gen;\n",
    "    alu_driver drv;\n",
    "    alu_monitor mon;\n",
    "    alu_scoreboard sb;\n",
    "    cache_coverage cov;\n",
    "    axi4_lite_checker protocol_chk;\n",
    "    \n",
    "    // Communication\n",
    "    mailbox #(alu_transaction) gen2drv;\n",
    "    mailbox #(alu_transaction) mon2sb;\n",
    "    \n",
    "    // Virtual interfaces\n",
    "    virtual alu_if alu_vif;\n",
    "    virtual axi4_lite_if axi_vif;\n",
    "    \n",
    "    // Configuration\n",
    "    verification_config cfg;\n",
    "    \n",
    "    function new(virtual alu_if alu_vif, virtual axi4_lite_if axi_vif);\n",
    "        this.alu_vif = alu_vif;\n",
    "        this.axi_vif = axi_vif;\n",
    "        \n",
    "        // Create mailboxes\n",
    "        gen2drv = new();\n",
    "        mon2sb = new();\n",
    "        \n",
    "        // Create components\n",
    "        gen = new(gen2drv);\n",
    "        drv = new(alu_vif, gen2drv);\n",
    "        mon = new(alu_vif, mon2sb);\n",
    "        sb = new(mon2sb);\n",
    "        cov = new();\n",
    "        protocol_chk = new(axi_vif);\n",
    "        \n",
    "        // Configuration\n",
    "        cfg = new();\n",
    "    endfunction\n",
    "    \n",
    "    task run_test();\n",
    "        $display(\"=== Starting Verification Environment ===\");\n",
    "        \n",
    "        fork\n",
    "            gen.run();\n",
    "            drv.run();\n",
    "            mon.run();\n",
    "            sb.run();\n",
    "            protocol_chk.run();\n",
    "            timeout_watchdog();\n",
    "        join_any\n",
    "        \n",
    "        // Wait for completion and report\n",
    "        #1000ns;\n",
    "        report_results();\n",
    "    endtask\n",
    "    \n",
    "    task timeout_watchdog();\n",
    "        #(cfg.timeout_ns * 1ns);\n",
    "        $display(\" TIMEOUT: Test exceeded %0d ns \", cfg.timeout_ns);\n",
    "        $finish;\n",
    "    endtask\n",
    "    \n",
    "    task report_results();\n",
    "        $display(\"\\n\" + \"=\"*50);\n",
    "        $display(\"VERIFICATION RESULTS SUMMARY\");\n",
    "        $display(\"=\"*50);\n",
    "        \n",
    "        sb.report();\n",
    "        cov.report();\n",
    "        protocol_chk.report();\n",
    "        \n",
    "        // Overall pass/fail determination\n",
    "        bit overall_pass = (sb.fail_count == 0) && \n",
    "                          (protocol_chk.addr_phase_violations == 0) &&\n",
    "                          (protocol_chk.data_phase_violations == 0) &&\n",
    "                          (protocol_chk.handshake_violations == 0) &&\n",
    "                          (cov.get_coverage() >= cfg.min_coverage);\n",
    "        \n",
    "        $display(\"\\n\" + \"=\"*30);\n",
    "        if (overall_pass) begin\n",
    "            $display(\" VERIFICATION PASSED \");\n",
    "        end else begin\n",
    "            $display(\" VERIFICATION FAILED \");\n",
    "        end\n",
    "        $display(\"=\"*30);\n",
    "        \n",
    "        $finish;\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class verification_config;\n",
    "    int num_transactions = 1000;\n",
    "    int timeout_ns = 100000;\n",
    "    real min_coverage = 90.0;\n",
    "    bit enable_assertions = 1;\n",
    "    bit enable_coverage = 1;\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"Verification Configuration:\");\n",
    "        $display(\"  Transactions: %0d\", num_transactions);\n",
    "        $display(\"  Timeout: %0d ns\", timeout_ns);\n",
    "        $display(\"  Min Coverage: %.1f%%\", min_coverage);\n",
    "        $display(\"  Assertions: %s\", enable_assertions ? \"ON\" : \"OFF\");\n",
    "        $display(\"  Coverage: %s\", enable_coverage ? \"ON\" : \"OFF\");\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Top-level testbench module\n",
    "module complete_testbench();\n",
    "    logic clk = 0;\n",
    "    logic rst_n = 0;\n",
    "    \n",
    "    always #5ns clk = ~clk;\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        #100ns rst_n = 1;\n",
    "    end\n",
    "    \n",
    "    // Interfaces\n",
    "    alu_if alu_vif(clk, rst_n);\n",
    "    axi4_lite_if axi_vif(clk, rst_n);\n",
    "    \n",
    "    // DUT instances\n",
    "    alu #(.WIDTH(8)) alu_dut (\n",
    "        .a(alu_vif.a),\n",
    "        .b(alu_vif.b),\n",
    "        .op(alu_vif.op),\n",
    "        .result(alu_vif.result),\n",
    "        .zero(alu_vif.zero),\n",
    "        .overflow(alu_vif.overflow),\n",
    "        .carry(alu_vif.carry)\n",
    "    );\n",
    "    \n",
    "    // Assertion bindings\n",
    "    bind alu_dut alu_assertions alu_assert_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .a(a),\n",
    "        .b(b),\n",
    "        .op(op),\n",
    "        .result(result),\n",
    "        .zero(zero),\n",
    "        .overflow(overflow),\n",
    "        .carry(carry)\n",
    "    );\n",
    "    \n",
    "    // Verification environment\n",
    "    complete_verification_env env;\n",
    "    \n",
    "    initial begin\n",
    "        env = new(alu_vif, axi_vif);\n",
    "        env.cfg.display();\n",
    "        env.run_test();\n",
    "    end\n",
    "    \n",
    "    // Dump waves for debugging\n",
    "    initial begin\n",
    "        $dumpfile(\"verification.vcd\");\n",
    "        $dumpvars(0, complete_testbench);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5aec71a5",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter provides comprehensive examples of SystemVerilog verification techniques, including:\n",
    "\n",
    "1. **Complete ALU testbench** with transaction-level modeling, driver, monitor, and scoreboard\n",
    "2. **Memory controller verification** with sophisticated protocol checking and reference modeling\n",
    "3. **Bus protocol checkers** using SVA for AXI4-Lite compliance verification\n",
    "4. **Coverage-driven verification** with functional coverage and directed test generation\n",
    "5. **Assertion-based verification** with comprehensive property specifications\n",
    "6. **Complete verification environment** that integrates all components\n",
    "\n",
    "These examples demonstrate industry-standard verification methodologies and can be adapted for various design verification projects. The code shows proper use of SystemVerilog OOP features, interfaces, assertions, and coverage constructs to create robust and maintainable verification environments."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
