#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 12:49:27 2018
# Process ID: 9557
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video/vivado
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video/vivado/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project video_ip /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -fileset constrs_1 -norecurse /home/trevor/mylab/Basys3/Basys3_Master.xdc
create_bd_design "system"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:7.0 v_tpg_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property -dict [list CONFIG.MAX_DATA_WIDTH {12} CONFIG.SOLID_COLOR {0} CONFIG.RAMP {0} CONFIG.DISPLAY_PORT {0} CONFIG.COLOR_SWEEP {0} CONFIG.ZONE_PLATE {0}] [get_bd_cells v_tpg_0]
set_property -dict [list CONFIG.HAS_AXI4_LITE {true} CONFIG.SYNC_EN {false} CONFIG.VIDEO_MODE {800x600p} CONFIG.GEN_F0_VSYNC_VSTART {600} CONFIG.GEN_F1_VSYNC_VSTART {600} CONFIG.GEN_HACTIVE_SIZE {800} CONFIG.GEN_HSYNC_END {968} CONFIG.GEN_HFRAME_SIZE {1056} CONFIG.GEN_F0_VSYNC_HSTART {800} CONFIG.GEN_F1_VSYNC_HSTART {800} CONFIG.GEN_F0_VSYNC_HEND {800} CONFIG.GEN_F1_VSYNC_HEND {800} CONFIG.GEN_F0_VFRAME_SIZE {628} CONFIG.GEN_F1_VFRAME_SIZE {628} CONFIG.GEN_F0_VSYNC_VEND {604} CONFIG.GEN_F1_VSYNC_VEND {604} CONFIG.GEN_F0_VBLANK_HEND {800} CONFIG.GEN_F1_VBLANK_HEND {800} CONFIG.GEN_HSYNC_START {840} CONFIG.GEN_VACTIVE_SIZE {600} CONFIG.GEN_F0_VBLANK_HSTART {800} CONFIG.GEN_F1_VBLANK_HSTART {800} CONFIG.enable_detection {false} CONFIG.vertical_blank_generation {false} CONFIG.horizontal_blank_generation {false}] [get_bd_cells v_tc_0]
set_property -dict [list CONFIG.C_NATIVE_COMPONENT_WIDTH {8}] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_NATIVE_COMPONENT_WIDTH {12}] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC PROPAGATED CONFIG.C_S_AXIS_VIDEO_FORMAT.VALUE_SRC PROPAGATED] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_NATIVE_COMPONENT_WIDTH {8}] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.FREQ_HZ {40000000}] [get_bd_cells sim_clk_gen_1]
set_property location {2.5 1024 -46} [get_bd_cells v_tc_0]
regenerate_bd_layout
set_property location {0.5 -515 128} [get_bd_cells sim_clk_gen_0]
set_property location {1 -519 252} [get_bd_cells sim_clk_gen_1]
set_property location {1.5 -134 434} [get_bd_cells v_axi4s_vid_out_0]
undo
set_property location {1.5 -171 606} [get_bd_cells v_tpg_0]
set_property location {3 257 391} [get_bd_cells v_axi4s_vid_out_0]
set_property location {3.5 340 377} [get_bd_cells v_axi4s_vid_out_0]
set_property location {0.5 -723 401} [get_bd_cells sim_clk_gen_0]
set_property location {3 -259 454} [get_bd_cells v_tpg_0]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins v_tpg_0/ap_clk]
startgroup
endgroup
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins v_tpg_0/ap_rst_n]
set_property location {1 -766 637} [get_bd_cells sim_clk_gen_1]
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
set_property location {3 -141 681} [get_bd_cells v_tc_0]
set_property location {2 -204 684} [get_bd_cells v_tc_0]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
connect_bd_net [get_bd_pins sim_clk_gen_1/clk] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins v_tc_0/resetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins v_tc_0/clken]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclken] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins sim_clk_gen_0/sync_rst]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins sim_clk_gen_0/clk]
regenerate_bd_layout
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
regenerate_bd_layout
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_ce] [get_bd_pins xlconstant_0/dout]
startgroup
endgroup
regenerate_bd_layout
validate_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {false}] [get_bd_cells v_tc_0]
endgroup
regenerate_bd_layout
create_bd_port -dir O vid_Hsync
set_property location {1018 91} [get_bd_ports vid_Hsync]
startgroup
connect_bd_net [get_bd_ports vid_Hsync] [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
endgroup
create_bd_port -dir O vid_Vsync
set_property location {912 193} [get_bd_ports vid_Vsync]
startgroup
connect_bd_net [get_bd_ports vid_Vsync] [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
endgroup
validate_bd_design
delete_bd_objs [get_bd_nets sim_clk_gen_0_sync_rst]
connect_bd_net [get_bd_pins sim_clk_gen_1/sync_rst] [get_bd_pins v_axi4s_vid_out_0/aresetn]
delete_bd_objs [get_bd_nets sim_clk_gen_1_sync_rst]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins v_tpg_0/ap_rst_n]
validate_bd_design
connect_bd_net [get_bd_pins sim_clk_gen_1/sync_rst] [get_bd_pins v_tc_0/resetn]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins v_axi4s_vid_out_0/aresetn]
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_NATIVE_COMPONENT_WIDTH {12}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.MAX_DATA_WIDTH {10}] [get_bd_cells v_tpg_0]
endgroup
startgroup
set_property -dict [list CONFIG.MAX_DATA_WIDTH {8}] [get_bd_cells v_tpg_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH {12}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
startgroup
set_property -dict [list CONFIG.MAX_DATA_WIDTH {12}] [get_bd_cells v_tpg_0]
endgroup
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.srcs/sources_1/bd/system/hdl/system_wrapper.v
generate_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_sim_clk_gen_0_0] }
catch { config_ip_cache -export [get_ips -all system_sim_clk_gen_1_0] }
catch { config_ip_cache -export [get_ips -all system_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_tpg_0_0] }
catch { config_ip_cache -export [get_ips -all system_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all system_xlconstant_0_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_sim_clk_gen_0_0_synth_1 system_sim_clk_gen_1_0_synth_1 system_v_tc_0_0_synth_1 system_v_tpg_0_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1 system_xlconstant_0_0_synth_1}
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.srcs/sources_1/bd/system/system.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
startgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_FORMAT.VALUE_SRC USER] [get_bd_cells v_axi4s_vid_out_0]
endgroup
create_bd_port -dir O vid_Hblank
startgroup
connect_bd_net [get_bd_ports vid_Hblank] [get_bd_pins v_axi4s_vid_out_0/vid_hblank]
endgroup
create_bd_port -dir O vid_Vblank
startgroup
connect_bd_net [get_bd_ports vid_Vblank] [get_bd_pins v_axi4s_vid_out_0/vid_vblank]
endgroup
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_hblank] [get_bd_ports vid_Hblank]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_ports vid_Vsync]
create_bd_port -dir O -type data vid_out
delete_bd_objs [get_bd_ports vid_out]
create_bd_intf_port -mode Monitor -vlnv xilinx.com:display_aurora:aurora_64b66b_QPLL_CONTROL_IN_rtl:1.0 vid_out
set_property location {966 193} [get_bd_intf_ports vid_out]
delete_bd_objs [get_bd_intf_ports vid_out]
validate_bd_design
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_vblank] [get_bd_ports vid_Vblank]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_ports vid_Hsync]
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_VTG_MASTER_SLAVE {0}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
validate_bd_design -force
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_vblank]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_hblank]
endgroup
validate_bd_design
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
endgroup
validate_bd_design
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_hblank] [get_bd_ports vid_hblank_0]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_vblank] [get_bd_ports vid_vblank_0]
validate_bd_design
validate_bd_design -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_cells xlconstant_1]
validate_bd_design
create_bd_port -dir O -type data vid_hblank
startgroup
connect_bd_net [get_bd_ports vid_hblank] [get_bd_pins v_axi4s_vid_out_0/vid_hblank]
endgroup
validate_bd_design
create_bd_port -dir O -type data vid_vblank
startgroup
connect_bd_net [get_bd_ports vid_vblank] [get_bd_pins v_axi4s_vid_out_0/vid_vblank]
endgroup
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_hblank] [get_bd_ports vid_hblank]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_vblank] [get_bd_ports vid_vblank]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins v_axi4s_vid_out_0/vtg_hblank]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins v_axi4s_vid_out_0/vtg_vblank]
validate_bd_design
save_bd_design
generate_target Simulation [get_files /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.srcs/sources_1/bd/system/system.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video/vivado/video_ip/video_ip.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
close_project
