$date
	Thu Jan 25 23:06:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_latch_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # En $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 # En $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x#
x"
x!
$end
#2
0"
0#
#4
1"
#6
0!
0"
1#
#8
1!
1"
