
AVRASM ver. 2.1.30  C:\Users\ADMIN\Downloads\TEST\RECODE\Debug\List\test5.asm Wed Oct 19 22:34:42 2022

C:\Users\ADMIN\Downloads\TEST\RECODE\Debug\List\test5.asm(1088): warning: Register r5 already defined by the .DEF directive
C:\Users\ADMIN\Downloads\TEST\RECODE\Debug\List\test5.asm(1089): warning: Register r4 already defined by the .DEF directive
C:\Users\ADMIN\Downloads\TEST\RECODE\Debug\List\test5.asm(1090): warning: Register r7 already defined by the .DEF directive
C:\Users\ADMIN\Downloads\TEST\RECODE\Debug\List\test5.asm(1091): warning: Register r6 already defined by the .DEF directive
C:\Users\ADMIN\Downloads\TEST\RECODE\Debug\List\test5.asm(1092): warning: Register r9 already defined by the .DEF directive
C:\Users\ADMIN\Downloads\TEST\RECODE\Debug\List\test5.asm(1093): warning: Register r8 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32L
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32L
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_wr_index=R5
                 	.DEF _rx_rd_index=R4
                 	.DEF _rx_counter=R7
                 	.DEF __lcd_x=R6
                 	.DEF __lcd_y=R9
                 	.DEF __lcd_maxx=R8
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0058 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0085 	JMP  _usart_rx_isr
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000033 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000034 0000
000035 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x0:
000036 4e4f
000037 4420
000038 4e49
000039 0048      	.DB  0x4F,0x4E,0x20,0x44,0x49,0x4E,0x48,0x0
00003a 4143
00003b 484e
00003c 4220
00003d 4f41      	.DB  0x43,0x41,0x4E,0x48,0x20,0x42,0x41,0x4F
00003e 4800
00003f 5445
000040 4120
000041 2043      	.DB  0x0,0x48,0x45,0x54,0x20,0x41,0x43,0x20
000042 5551
000043 0059      	.DB  0x51,0x55,0x59,0x0
                 _0x2000003:
000044 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000045 0001      	.DW  0x01
000046 0002      	.DW  0x02
000047 0066      	.DW  __REG_BIT_VARS*2
                 
000048 0004      	.DW  0x04
000049 0004      	.DW  0x04
00004a 0068      	.DW  __REG_VARS*2
                 
00004b 0008      	.DW  0x08
00004c 0260      	.DW  _0x10
00004d 006c      	.DW  _0x0*2
                 
00004e 0009      	.DW  0x09
00004f 0268      	.DW  _0x10+8
000050 0074      	.DW  _0x0*2+8
                 
000051 000b      	.DW  0x0B
000052 0271      	.DW  _0x10+17
000053 007d      	.DW  _0x0*2+17
                 
000054 0002      	.DW  0x02
000055 0284      	.DW  __base_y_G100
000056 0088      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000057 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000058 94f8      	CLI
000059 27ee      	CLR  R30
00005a bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00005b e0f1      	LDI  R31,1
00005c bffb      	OUT  GICR,R31
00005d bfeb      	OUT  GICR,R30
00005e bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00005f e08d      	LDI  R24,(14-2)+1
000060 e0a2      	LDI  R26,2
000061 27bb      	CLR  R27
                 __CLEAR_REG:
000062 93ed      	ST   X+,R30
000063 958a      	DEC  R24
000064 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000065 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000066 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000067 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000068 93ed      	ST   X+,R30
000069 9701      	SBIW R24,1
00006a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00006b e8ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00006c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00006d 9185      	LPM  R24,Z+
00006e 9195      	LPM  R25,Z+
00006f 9700      	SBIW R24,0
000070 f061      	BREQ __GLOBAL_INI_END
000071 91a5      	LPM  R26,Z+
000072 91b5      	LPM  R27,Z+
000073 9005      	LPM  R0,Z+
000074 9015      	LPM  R1,Z+
000075 01bf      	MOVW R22,R30
000076 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000077 9005      	LPM  R0,Z+
000078 920d      	ST   X+,R0
000079 9701      	SBIW R24,1
00007a f7e1      	BRNE __GLOBAL_INI_LOOP
00007b 01fb      	MOVW R30,R22
00007c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00007d e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00007e bfed      	OUT  SPL,R30
00007f e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000080 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000081 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000082 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000083 940c 00a8 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 19/10/2022
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32L
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 8
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 003B {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
000085 93ea      	ST   -Y,R30
000086 93fa      	ST   -Y,R31
000087 b7ef      	IN   R30,SREG
000088 93ea      	ST   -Y,R30
                 ; 0000 003C char status,data;
                 ; 0000 003D status=UCSRA;
000089 931a      	ST   -Y,R17
00008a 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
00008b b11b      	IN   R17,11
                 ; 0000 003E data=UDR;
00008c b10c      	IN   R16,12
                 ; 0000 003F if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
00008d 2fe1      	MOV  R30,R17
00008e 71ec      	ANDI R30,LOW(0x1C)
00008f f489      	BRNE _0x3
                 ; 0000 0040    {
                 ; 0000 0041    rx_buffer[rx_wr_index++]=data;
000090 2de5      	MOV  R30,R5
000091 9453      	INC  R5
000092 e0f0      	LDI  R31,0
000093 58e4      	SUBI R30,LOW(-_rx_buffer)
000094 4ffd      	SBCI R31,HIGH(-_rx_buffer)
000095 8300      	ST   Z,R16
                 ; 0000 0042 #if RX_BUFFER_SIZE == 256
                 ; 0000 0043    // special case for receiver buffer size=256
                 ; 0000 0044    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0045 #else
                 ; 0000 0046    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
000096 e0e8      	LDI  R30,LOW(8)
000097 15e5      	CP   R30,R5
000098 f409      	BRNE _0x4
000099 2455      	CLR  R5
                 ; 0000 0047    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
00009a 9473      	INC  R7
00009b e0e8      	LDI  R30,LOW(8)
00009c 15e7      	CP   R30,R7
00009d f419      	BRNE _0x5
                 ; 0000 0048       {
                 ; 0000 0049       rx_counter=0;
00009e 2477      	CLR  R7
                 ; 0000 004A       rx_buffer_overflow=1;
00009f 9468      	SET
0000a0 f820      	BLD  R2,0
                 ; 0000 004B       }
                 ; 0000 004C #endif
                 ; 0000 004D    }
                 _0x5:
                 ; 0000 004E }
                 _0x3:
0000a1 9109      	LD   R16,Y+
0000a2 9119      	LD   R17,Y+
0000a3 91e9      	LD   R30,Y+
0000a4 bfef      	OUT  SREG,R30
0000a5 91f9      	LD   R31,Y+
0000a6 91e9      	LD   R30,Y+
0000a7 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0055 {
                 ; 0000 0056 char data;
                 ; 0000 0057 while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 0058 data=rx_buffer[rx_rd_index++];
                 ; 0000 0059 #if RX_BUFFER_SIZE != 256
                 ; 0000 005A if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 005B #endif
                 ; 0000 005C #asm("cli")
                 ; 0000 005D --rx_counter;
                 ; 0000 005E #asm("sei")
                 ; 0000 005F return data;
                 ; 0000 0060 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;void main(void)
                 ; 0000 0068 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0069 // Declare your local variables here
                 ; 0000 006A 
                 ; 0000 006B // Input/Output Ports initialization
                 ; 0000 006C // Port A initialization
                 ; 0000 006D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 006E DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000a8 e0e0      	LDI  R30,LOW(0)
0000a9 bbea      	OUT  0x1A,R30
                 ; 0000 006F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0070 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000aa bbeb      	OUT  0x1B,R30
                 ; 0000 0071 
                 ; 0000 0072 // Port B initialization
                 ; 0000 0073 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0074 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000ab bbe7      	OUT  0x17,R30
                 ; 0000 0075 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0076 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000ac bbe8      	OUT  0x18,R30
                 ; 0000 0077 
                 ; 0000 0078 // Port C initialization
                 ; 0000 0079 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 007A DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000ad bbe4      	OUT  0x14,R30
                 ; 0000 007B // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 007C PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000ae bbe5      	OUT  0x15,R30
                 ; 0000 007D 
                 ; 0000 007E // Port D initialization
                 ; 0000 007F // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0080 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000af bbe1      	OUT  0x11,R30
                 ; 0000 0081 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0082 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000b0 bbe2      	OUT  0x12,R30
                 ; 0000 0083 
                 ; 0000 0084 // Timer/Counter 0 initialization
                 ; 0000 0085 // Clock source: System Clock
                 ; 0000 0086 // Clock value: Timer 0 Stopped
                 ; 0000 0087 // Mode: Normal top=0xFF
                 ; 0000 0088 // OC0 output: Disconnected
                 ; 0000 0089 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000b1 bfe3      	OUT  0x33,R30
                 ; 0000 008A TCNT0=0x00;
0000b2 bfe2      	OUT  0x32,R30
                 ; 0000 008B OCR0=0x00;
0000b3 bfec      	OUT  0x3C,R30
                 ; 0000 008C 
                 ; 0000 008D // Timer/Counter 1 initialization
                 ; 0000 008E // Clock source: System Clock
                 ; 0000 008F // Clock value: Timer1 Stopped
                 ; 0000 0090 // Mode: Normal top=0xFFFF
                 ; 0000 0091 // OC1A output: Disconnected
                 ; 0000 0092 // OC1B output: Disconnected
                 ; 0000 0093 // Noise Canceler: Off
                 ; 0000 0094 // Input Capture on Falling Edge
                 ; 0000 0095 // Timer1 Overflow Interrupt: Off
                 ; 0000 0096 // Input Capture Interrupt: Off
                 ; 0000 0097 // Compare A Match Interrupt: Off
                 ; 0000 0098 // Compare B Match Interrupt: Off
                 ; 0000 0099 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000b4 bdef      	OUT  0x2F,R30
                 ; 0000 009A TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000b5 bdee      	OUT  0x2E,R30
                 ; 0000 009B TCNT1H=0x00;
0000b6 bded      	OUT  0x2D,R30
                 ; 0000 009C TCNT1L=0x00;
0000b7 bdec      	OUT  0x2C,R30
                 ; 0000 009D ICR1H=0x00;
0000b8 bde7      	OUT  0x27,R30
                 ; 0000 009E ICR1L=0x00;
0000b9 bde6      	OUT  0x26,R30
                 ; 0000 009F OCR1AH=0x00;
0000ba bdeb      	OUT  0x2B,R30
                 ; 0000 00A0 OCR1AL=0x00;
0000bb bdea      	OUT  0x2A,R30
                 ; 0000 00A1 OCR1BH=0x00;
0000bc bde9      	OUT  0x29,R30
                 ; 0000 00A2 OCR1BL=0x00;
0000bd bde8      	OUT  0x28,R30
                 ; 0000 00A3 
                 ; 0000 00A4 // Timer/Counter 2 initialization
                 ; 0000 00A5 // Clock source: System Clock
                 ; 0000 00A6 // Clock value: Timer2 Stopped
                 ; 0000 00A7 // Mode: Normal top=0xFF
                 ; 0000 00A8 // OC2 output: Disconnected
                 ; 0000 00A9 ASSR=0<<AS2;
0000be bde2      	OUT  0x22,R30
                 ; 0000 00AA TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000bf bde5      	OUT  0x25,R30
                 ; 0000 00AB TCNT2=0x00;
0000c0 bde4      	OUT  0x24,R30
                 ; 0000 00AC OCR2=0x00;
0000c1 bde3      	OUT  0x23,R30
                 ; 0000 00AD 
                 ; 0000 00AE // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00AF TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000c2 bfe9      	OUT  0x39,R30
                 ; 0000 00B0 
                 ; 0000 00B1 // External Interrupt(s) initialization
                 ; 0000 00B2 // INT0: Off
                 ; 0000 00B3 // INT1: Off
                 ; 0000 00B4 // INT2: Off
                 ; 0000 00B5 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000c3 bfe5      	OUT  0x35,R30
                 ; 0000 00B6 MCUCSR=(0<<ISC2);
0000c4 bfe4      	OUT  0x34,R30
                 ; 0000 00B7 
                 ; 0000 00B8 // USART initialization
                 ; 0000 00B9 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00BA // USART Receiver: On
                 ; 0000 00BB // USART Transmitter: Off
                 ; 0000 00BC // USART Mode: Asynchronous
                 ; 0000 00BD // USART Baud Rate: 9600
                 ; 0000 00BE UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000c5 b9eb      	OUT  0xB,R30
                 ; 0000 00BF UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000c6 e9e0      	LDI  R30,LOW(144)
0000c7 b9ea      	OUT  0xA,R30
                 ; 0000 00C0 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000c8 e8e6      	LDI  R30,LOW(134)
0000c9 bde0      	OUT  0x20,R30
                 ; 0000 00C1 UBRRH=0x00;
0000ca e0e0      	LDI  R30,LOW(0)
0000cb bde0      	OUT  0x20,R30
                 ; 0000 00C2 UBRRL=0x33;
0000cc e3e3      	LDI  R30,LOW(51)
0000cd b9e9      	OUT  0x9,R30
                 ; 0000 00C3 
                 ; 0000 00C4 // Analog Comparator initialization
                 ; 0000 00C5 // Analog Comparator: Off
                 ; 0000 00C6 // The Analog Comparator's positive input is
                 ; 0000 00C7 // connected to the AIN0 pin
                 ; 0000 00C8 // The Analog Comparator's negative input is
                 ; 0000 00C9 // connected to the AIN1 pin
                 ; 0000 00CA ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000ce e8e0      	LDI  R30,LOW(128)
0000cf b9e8      	OUT  0x8,R30
                 ; 0000 00CB SFIOR=(0<<ACME);
0000d0 e0e0      	LDI  R30,LOW(0)
0000d1 bfe0      	OUT  0x30,R30
                 ; 0000 00CC 
                 ; 0000 00CD // ADC initialization
                 ; 0000 00CE // ADC disabled
                 ; 0000 00CF ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000d2 b9e6      	OUT  0x6,R30
                 ; 0000 00D0 
                 ; 0000 00D1 // SPI initialization
                 ; 0000 00D2 // SPI disabled
                 ; 0000 00D3 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000d3 b9ed      	OUT  0xD,R30
                 ; 0000 00D4 
                 ; 0000 00D5 // TWI initialization
                 ; 0000 00D6 // TWI disabled
                 ; 0000 00D7 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000d4 bfe6      	OUT  0x36,R30
                 ; 0000 00D8 
                 ; 0000 00D9 // Alphanumeric LCD initialization
                 ; 0000 00DA // Connections are specified in the
                 ; 0000 00DB // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00DC // RS - PORTC Bit 4
                 ; 0000 00DD // RD - PORTC Bit 5
                 ; 0000 00DE // EN - PORTC Bit 6
                 ; 0000 00DF // D4 - PORTC Bit 3
                 ; 0000 00E0 // D5 - PORTC Bit 2
                 ; 0000 00E1 // D6 - PORTC Bit 1
                 ; 0000 00E2 // D7 - PORTC Bit 0
                 ; 0000 00E3 // Characters/line: 8
                 ; 0000 00E4 lcd_init(8);
0000d5 e0a8      	LDI  R26,LOW(8)
0000d6 d0a6      	RCALL _lcd_init
                 ; 0000 00E5 
                 ; 0000 00E6 // Global enable interrupts
                 ; 0000 00E7 #asm("sei")
0000d7 9478      	sei
                 ; 0000 00E8 
                 ; 0000 00E9 while (1)
                 _0xA:
                 ; 0000 00EA 
                 ; 0000 00EB       {
                 ; 0000 00EC         char data;
                 ; 0000 00ED         data=UDR;
0000d8 9721      	SBIW R28,1
                 ;	data -> Y+0
0000d9 b1ec      	IN   R30,0xC
0000da 83e8      	ST   Y,R30
                 ; 0000 00EE         if(data=='A')
0000db 81a8      	LD   R26,Y
0000dc 34a1      	CPI  R26,LOW(0x41)
0000dd f459      	BRNE _0xD
                 ; 0000 00EF       {
                 ; 0000 00F0         PORTD.7 = 1;
0000de 9a97      	SBI  0x12,7
                 ; 0000 00F1         lcd_clear();
0000df 940e 01ac 	CALL SUBOPT_0x0
                 ; 0000 00F2         lcd_gotoxy(0,0);
                 ; 0000 00F3         lcd_puts("ON DINH");
                +
0000e1 e6a0     +LDI R26 , LOW ( _0x10 + ( 0 ) )
0000e2 e0b2     +LDI R27 , HIGH ( _0x10 + ( 0 ) )
                 	__POINTW2MN _0x10,0
0000e3 d088      	RCALL _lcd_puts
                 ; 0000 00F4         delay_ms(1000);
0000e4 eea8      	LDI  R26,LOW(1000)
0000e5 e0b3      	LDI  R27,HIGH(1000)
0000e6 940e 01c1 	CALL _delay_ms
                 ; 0000 00F5 
                 ; 0000 00F6       }
                 ; 0000 00F7       else if(data=='B')
0000e8 c01d      	RJMP _0x11
                 _0xD:
0000e9 81a8      	LD   R26,Y
0000ea 34a2      	CPI  R26,LOW(0x42)
0000eb f449      	BRNE _0x12
                 ; 0000 00F8       {
                 ; 0000 00F9         lcd_clear();
0000ec 940e 01ac 	CALL SUBOPT_0x0
                 ; 0000 00FA         lcd_gotoxy(0,0);
                 ; 0000 00FB         lcd_puts("CANH BAO");
                +
0000ee e6a8     +LDI R26 , LOW ( _0x10 + ( 8 ) )
0000ef e0b2     +LDI R27 , HIGH ( _0x10 + ( 8 ) )
                 	__POINTW2MN _0x10,8
0000f0 d07b      	RCALL _lcd_puts
                 ; 0000 00FC         PORTD.7 = 1;
0000f1 9a97      	SBI  0x12,7
                 ; 0000 00FD         delay_ms(1000);
0000f2 eea8      	LDI  R26,LOW(1000)
0000f3 e0b3      	LDI  R27,HIGH(1000)
0000f4 c00e      	RJMP _0x1E
                 ; 0000 00FE         PORTD.7 = 0;
                 ; 0000 00FF 
                 ; 0000 0100       }
                 ; 0000 0101       else if(data=='C')
                 _0x12:
0000f5 81a8      	LD   R26,Y
0000f6 34a3      	CPI  R26,LOW(0x43)
0000f7 f471      	BRNE _0x18
                 ; 0000 0102       {
                 ; 0000 0103         lcd_clear();
0000f8 d052      	RCALL _lcd_clear
                 ; 0000 0104         lcd_gotoxy(1,2);
0000f9 e0e1      	LDI  R30,LOW(1)
0000fa 93ea      	ST   -Y,R30
0000fb e0a2      	LDI  R26,LOW(2)
0000fc d041      	RCALL _lcd_gotoxy
                 ; 0000 0105         lcd_puts("HET AC QUY");
                +
0000fd e7a1     +LDI R26 , LOW ( _0x10 + ( 17 ) )
0000fe e0b2     +LDI R27 , HIGH ( _0x10 + ( 17 ) )
                 	__POINTW2MN _0x10,17
0000ff d06c      	RCALL _lcd_puts
                 ; 0000 0106         PORTD.7 = 1;
000100 9a97      	SBI  0x12,7
                 ; 0000 0107         delay_ms(500);
000101 efa4      	LDI  R26,LOW(500)
000102 e0b1      	LDI  R27,HIGH(500)
                 _0x1E:
000103 940e 01c1 	CALL _delay_ms
                 ; 0000 0108         PORTD.7 = 0;
000105 9897      	CBI  0x12,7
                 ; 0000 0109 
                 ; 0000 010A       }
                 ; 0000 010B         delay_ms(1000);
                 _0x18:
                 _0x11:
000106 eea8      	LDI  R26,LOW(1000)
000107 e0b3      	LDI  R27,HIGH(1000)
000108 940e 01c1 	CALL _delay_ms
                 ; 0000 010C       }
00010a 9621      	ADIW R28,1
00010b cfcc      	RJMP _0xA
                 ; 0000 010D }
                 _0x1D:
00010c cfff      	RJMP _0x1D
                 ; .FEND
                 
                 	.DSEG
                 _0x10:
000260           	.BYTE 0x1C
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
00010d 93aa      	ST   -Y,R26
00010e 81e8      	LD   R30,Y
00010f 71e0      	ANDI R30,LOW(0x10)
000110 f011      	BREQ _0x2000004
000111 9aab      	SBI  0x15,3
000112 c001      	RJMP _0x2000005
                 _0x2000004:
000113 98ab      	CBI  0x15,3
                 _0x2000005:
000114 81e8      	LD   R30,Y
000115 72e0      	ANDI R30,LOW(0x20)
000116 f011      	BREQ _0x2000006
000117 9aaa      	SBI  0x15,2
000118 c001      	RJMP _0x2000007
                 _0x2000006:
000119 98aa      	CBI  0x15,2
                 _0x2000007:
00011a 81e8      	LD   R30,Y
00011b 74e0      	ANDI R30,LOW(0x40)
00011c f011      	BREQ _0x2000008
00011d 9aa9      	SBI  0x15,1
00011e c001      	RJMP _0x2000009
                 _0x2000008:
00011f 98a9      	CBI  0x15,1
                 _0x2000009:
000120 81e8      	LD   R30,Y
000121 78e0      	ANDI R30,LOW(0x80)
000122 f011      	BREQ _0x200000A
000123 9aa8      	SBI  0x15,0
000124 c001      	RJMP _0x200000B
                 _0x200000A:
000125 98a8      	CBI  0x15,0
                 _0x200000B:
                +
000126 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000127 958a     +DEC R24
000128 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000129 9aae      	SBI  0x15,6
                +
00012a e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00012b 958a     +DEC R24
00012c f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00012d 98ae      	CBI  0x15,6
                +
00012e e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00012f 958a     +DEC R24
000130 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000131 c078      	RJMP _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000132 93aa      	ST   -Y,R26
000133 81a8      	LD   R26,Y
000134 dfd8      	RCALL __lcd_write_nibble_G100
000135 81e8          ld    r30,y
000136 95e2          swap  r30
000137 83e8          st    y,r30
000138 81a8      	LD   R26,Y
000139 dfd3      	RCALL __lcd_write_nibble_G100
                +
00013a e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
00013b 958a     +DEC R24
00013c f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
00013d c06c      	RJMP _0x2080001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
00013e 93aa      	ST   -Y,R26
00013f 81e8      	LD   R30,Y
000140 e0f0      	LDI  R31,0
000141 57ec      	SUBI R30,LOW(-__base_y_G100)
000142 4ffd      	SBCI R31,HIGH(-__base_y_G100)
000143 81e0      	LD   R30,Z
000144 81a9      	LDD  R26,Y+1
000145 0fae      	ADD  R26,R30
000146 dfeb      	RCALL __lcd_write_data
000147 8069      	LDD  R6,Y+1
000148 8098      	LDD  R9,Y+0
000149 9622      	ADIW R28,2
00014a 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
00014b e0a2      	LDI  R26,LOW(2)
00014c 940e 01b3 	CALL SUBOPT_0x1
00014e e0ac      	LDI  R26,LOW(12)
00014f dfe2      	RCALL __lcd_write_data
000150 e0a1      	LDI  R26,LOW(1)
000151 940e 01b3 	CALL SUBOPT_0x1
000153 e0e0      	LDI  R30,LOW(0)
000154 2e9e      	MOV  R9,R30
000155 2e6e      	MOV  R6,R30
000156 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000157 93aa      	ST   -Y,R26
000158 81a8      	LD   R26,Y
000159 30aa      	CPI  R26,LOW(0xA)
00015a f011      	BREQ _0x2000011
00015b 1468      	CP   R6,R8
00015c f048      	BRLO _0x2000010
                 _0x2000011:
00015d e0e0      	LDI  R30,LOW(0)
00015e 93ea      	ST   -Y,R30
00015f 9493      	INC  R9
000160 2da9      	MOV  R26,R9
000161 dfdc      	RCALL _lcd_gotoxy
000162 81a8      	LD   R26,Y
000163 30aa      	CPI  R26,LOW(0xA)
000164 f409      	BRNE _0x2000013
000165 c044      	RJMP _0x2080001
                 _0x2000013:
                 _0x2000010:
000166 9463      	INC  R6
000167 9aac      	SBI  0x15,4
000168 81a8      	LD   R26,Y
000169 dfc8      	RCALL __lcd_write_data
00016a 98ac      	CBI  0x15,4
00016b c03e      	RJMP _0x2080001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
00016c 93ba      	ST   -Y,R27
00016d 93aa      	ST   -Y,R26
00016e 931a      	ST   -Y,R17
                 _0x2000014:
00016f 81a9      	LDD  R26,Y+1
000170 81ba      	LDD  R27,Y+1+1
000171 91ed      	LD   R30,X+
000172 83a9      	STD  Y+1,R26
000173 83ba      	STD  Y+1+1,R27
000174 2f1e      	MOV  R17,R30
000175 30e0      	CPI  R30,0
000176 f019      	BREQ _0x2000016
000177 2fa1      	MOV  R26,R17
000178 dfde      	RCALL _lcd_putchar
000179 cff5      	RJMP _0x2000014
                 _0x2000016:
00017a 8118      	LDD  R17,Y+0
00017b 9623      	ADIW R28,3
00017c 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00017d 93aa      	ST   -Y,R26
00017e 9aa3      	SBI  0x14,3
00017f 9aa2      	SBI  0x14,2
000180 9aa1      	SBI  0x14,1
000181 9aa0      	SBI  0x14,0
000182 9aa6      	SBI  0x14,6
000183 9aa4      	SBI  0x14,4
000184 9aa5      	SBI  0x14,5
000185 98ae      	CBI  0x15,6
000186 98ac      	CBI  0x15,4
000187 98ad      	CBI  0x15,5
000188 8088      	LDD  R8,Y+0
000189 81e8      	LD   R30,Y
00018a 58e0      	SUBI R30,-LOW(128)
                +
00018b 93e0 0286+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
00018d 81e8      	LD   R30,Y
00018e 54e0      	SUBI R30,-LOW(192)
                +
00018f 93e0 0287+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000191 e1a4      	LDI  R26,LOW(20)
000192 e0b0      	LDI  R27,0
000193 940e 01c1 	CALL _delay_ms
000195 940e 01b9 	CALL SUBOPT_0x2
000197 940e 01b9 	CALL SUBOPT_0x2
000199 940e 01b9 	CALL SUBOPT_0x2
00019b e2a0      	LDI  R26,LOW(32)
00019c df70      	RCALL __lcd_write_nibble_G100
                +
00019d ec88     +LDI R24 , LOW ( 200 )
00019e e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00019f 9701     +SBIW R24 , 1
0001a0 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0001a1 e2a8      	LDI  R26,LOW(40)
0001a2 df8f      	RCALL __lcd_write_data
0001a3 e0a4      	LDI  R26,LOW(4)
0001a4 df8d      	RCALL __lcd_write_data
0001a5 e8a5      	LDI  R26,LOW(133)
0001a6 df8b      	RCALL __lcd_write_data
0001a7 e0a6      	LDI  R26,LOW(6)
0001a8 df89      	RCALL __lcd_write_data
0001a9 dfa1      	RCALL _lcd_clear
                 _0x2080001:
0001aa 9621      	ADIW R28,1
0001ab 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer:
00027c           	.BYTE 0x8
                 __base_y_G100:
000284           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x0:
0001ac 940e 014b 	CALL _lcd_clear
0001ae e0e0      	LDI  R30,LOW(0)
0001af 93ea      	ST   -Y,R30
0001b0 e0a0      	LDI  R26,LOW(0)
0001b1 940c 013e 	JMP  _lcd_gotoxy
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
0001b3 940e 0132 	CALL __lcd_write_data
0001b5 e0a3      	LDI  R26,LOW(3)
0001b6 e0b0      	LDI  R27,0
0001b7 940c 01c1 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x2:
0001b9 e3a0      	LDI  R26,LOW(48)
0001ba 940e 010d 	CALL __lcd_write_nibble_G100
                +
0001bc ec88     +LDI R24 , LOW ( 200 )
0001bd e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0001be 9701     +SBIW R24 , 1
0001bf f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0001c0 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0001c1 9610      	adiw r26,0
0001c2 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0001c3 ed80     +LDI R24 , LOW ( 0x7D0 )
0001c4 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0001c5 9701     +SBIW R24 , 1
0001c6 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0001c7 95a8      	wdr
0001c8 9711      	sbiw r26,1
0001c9 f7c9      	brne __delay_ms0
                 __delay_ms1:
0001ca 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32L register use summary:
r0 :   4 r1 :   1 r2 :   1 r3 :   0 r4 :   0 r5 :   4 r6 :   4 r7 :   3 
r8 :   2 r9 :   4 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   4 r17:   8 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  21 r25:   5 r26:  51 r27:  14 r28:   6 r29:   1 r30: 108 r31:   9 
x  :   4 y  :  48 z  :   9 
Registers used: 22 out of 35 (62.9%)

ATmega32L instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   1 
adiw  :   5 and   :   0 andi  :   5 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   8 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   0 brmi  :   0 brne  :  18 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  14 
cbi   :  10 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   4 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   3 cpc   :   0 cpi   :   6 cpse  :   0 dec   :   5 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :   4 jmp   :  24 ld    :  23 ldd   :   7 ldi   :  67 
lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   7 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   0 out   :  45 pop   :   0 push  :   0 rcall :  19 ret   :   6 
reti  :   1 rjmp  :  14 rol   :   0 ror   :   0 sbc   :   0 sbci  :   2 
sbi   :  16 sbic  :   0 sbis  :   0 sbiw  :   8 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  22 std   :   2 sts   :   2 sub   :   0 subi  :   4 swap  :   1 
tst   :   0 wdr   :   1 
Instructions used: 39 out of 116 (33.6%)

ATmega32L memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000396    826     92    918   32768   2.8%
[.dseg] 0x000060 0x000288      0     40     40    2048   2.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 6 warnings
