{
  "questions": [
    {
      "question": "Which of the following logic gates provides a HIGH output only when all of its inputs are HIGH?",
      "options": [
        "AND gate",
        "OR gate",
        "XOR gate",
        "NOR gate",
        "NAND gate"
      ],
      "correct": 0
    },
    {
      "question": "Which instruction set architecture (ISA) philosophy typically features a smaller, highly optimized set of instructions, each designed to execute in a single clock cycle, favoring software complexity over hardware complexity?",
      "options": [
        "CISC (Complex Instruction Set Computing)",
        "VLIW (Very Long Instruction Word)",
        "RISC (Reduced Instruction Set Computing)",
        "SMT (Simultaneous Multi-threading)",
        "MIMD (Multiple Instruction, Multiple Data)"
      ],
      "correct": 2
    },
    {
      "question": "In the context of digital IC design, what is the primary purpose of inserting scan chains into a circuit?",
      "options": [
        "To reduce static power consumption",
        "To improve clock distribution network integrity",
        "To facilitate structural testing for manufacturing defects",
        "To enable dynamic voltage and frequency scaling",
        "To increase the number of functional paths"
      ],
      "correct": 2
    },
    {
      "question": "For future many-core processors and System-on-Chips (SoCs), which communication architecture is increasingly preferred over traditional bus-based interconnects to provide scalable, high-bandwidth, and low-latency communication between intellectual property (IP) blocks and processor cores?",
      "options": [
        "Shared bus architecture",
        "Crossbar switch",
        "Point-to-point links",
        "Network-on-Chip (NoC)",
        "Memory-mapped I/O"
      ],
      "correct": 3
    },
    {
      "question": "To accurately predict timing performance and yield for designs at advanced process nodes, where process variations introduce significant uncertainty in gate delays and wire resistances, which analysis technique extends traditional Static Timing Analysis (STA) by modeling delays as probability distributions rather than single worst-case values?",
      "options": [
        "Dynamic Timing Analysis (DTA)",
        "Formal Verification",
        "Statistical Static Timing Analysis (SSTA)",
        "Gate-Level Simulation",
        "Power Analysis"
      ],
      "correct": 2
    }
  ]
}