5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd case1.1.vcd -o case1.1.cdd -v case1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" case1.1.v 1 32 1
2 1 6 110015 b 1 100c 0 0 1 1 clock
2 2 6 9000f 0 2a 1000 0 0 1 18 2
2 3 6 90015 11 27 100a 1 2 1 18 2
2 4 8 40007 1 0 21004 0 0 1 16 0
2 5 7 80008 7 1 100e 0 0 1 1 a
2 6 8 0 5 2d 114e 4 5 1 22 1102
2 7 9 40007 1 0 21008 0 0 1 20 1
2 8 9 0 2 2d 120a 7 5 1 22 1002
2 9 10 0 0 30 1002 0 0 1 18 2
2 10 10 140017 0 0 21010 0 0 1 24 2
2 11 10 f000f 0 1 1400 0 0 1 1 b
2 12 10 f0017 0 38 22 10 11
2 13 9 140017 1 0 21004 0 0 1 16 0
2 14 9 f000f 0 1 1400 0 0 1 1 b
2 15 9 f0017 2 38 6 13 14
2 16 8 140017 1 0 21008 0 0 1 20 1
2 17 8 f000f 0 1 1400 0 0 1 1 b
2 18 8 f0017 3 38 a 16 17
2 19 22 8000c 1 3d 5002 0 0 1 18 2 $u1
1 clock 3 30004 1 0 0 0 1 17 1102
1 a 4 830004 1 0 0 0 1 17 1102
1 b 4 30007 1 0 0 0 1 21 1102
4 12 6 3 3
4 9 4 12 3
4 15 6 3 3
4 8 0 15 9
4 18 6 3 3
4 6 0 18 8
4 3 1 6 0
4 19 1 0 0
3 1 main.$u0 "main.$u0" case1.1.v 0 20 1
3 1 main.$u1 "main.$u1" case1.1.v 0 30 1
2 20 23 50008 1 0 21004 0 0 1 16 0
2 21 23 10001 0 1 1400 0 0 1 1 a
2 22 23 10008 1 37 6 20 21
2 23 24 20003 1 0 1008 0 0 32 52 14 1 0 0 0 0 0 0
2 24 24 10003 2 2c 900a 23 0 32 18 aa aa aa aa aa aa aa aa
2 25 25 50008 1 0 21008 0 0 1 20 1
2 26 25 10001 0 1 1400 0 0 1 5 a
2 27 25 10008 1 37 a 25 26
2 28 26 20003 1 0 1008 0 0 32 52 14 1 0 0 0 0 0 0
2 29 26 10003 2 2c 900a 28 0 32 18 aa aa aa aa aa aa aa aa
2 30 27 50008 1 0 21004 0 0 1 16 0
2 31 27 10001 0 1 1400 0 0 1 1 a
2 32 27 10008 1 37 6 30 31
2 33 28 20002 1 0 1008 0 0 32 52 15 0 0 0 0 0 0 0
2 34 28 10002 2 2c 900a 33 0 32 18 aa aa aa aa aa aa aa aa
2 35 0 0 1 5a 1002 0 0 1 18 2
4 35 0 0 0
4 34 0 35 0
4 32 0 34 34
4 29 0 32 0
4 27 0 29 29
4 24 0 27 0
4 22 11 24 24
