============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/Td_5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     hp
   Run Date =   Tue Oct 24 18:40:08 2023

   Run on =     LAPTOP-1GGKBRTU
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/fpga_cxcy/final_2/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 104 feed throughs used by 85 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/fpga_cxcy/final_2/final/td/prj/CortexM0_SOC_Runs/phy_1/CortexM0_SOC_pr.db" in  10.410351s wall, 10.296875s user + 0.437500s system = 10.734375s CPU (103.1%)

RUN-1004 : used memory is 691 MB, reserved memory is 656 MB, peak memory is 699 MB
