/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 288 248)
	(text "ID" (rect 5 0 16 12)(font "Arial" ))
	(text "inst" (rect 8 168 25 180)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CIR[15..0]" (rect 0 0 51 12)(font "Arial" ))
		(text "CIR[15..0]" (rect 21 27 72 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "OVERFLOW" (rect 0 0 62 12)(font "Arial" ))
		(text "OVERFLOW" (rect 21 59 83 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "ZERO" (rect 0 0 30 12)(font "Arial" ))
		(text "ZERO" (rect 21 75 51 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "EQIN" (rect 0 0 27 12)(font "Arial" ))
		(text "EQIN" (rect 21 91 48 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 224 32)
		(output)
		(text "reg_D1[7..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "reg_D1[7..0]" (rect 152 27 213 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "reg_clk1_EN" (rect 0 0 62 12)(font "Arial" ))
		(text "reg_clk1_EN" (rect 151 43 213 55)(font "Arial" ))
		(line (pt 224 48)(pt 208 48))
	)
	(port
		(pt 224 64)
		(output)
		(text "reg_clk2_EN" (rect 0 0 62 12)(font "Arial" ))
		(text "reg_clk2_EN" (rect 151 59 213 71)(font "Arial" ))
		(line (pt 224 64)(pt 208 64))
	)
	(port
		(pt 224 80)
		(output)
		(text "reg_addr1[5..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "reg_addr1[5..0]" (rect 141 75 215 87)(font "Arial" ))
		(line (pt 224 80)(pt 208 80)(line_width 3))
	)
	(port
		(pt 224 96)
		(output)
		(text "reg_addr2[5..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "reg_addr2[5..0]" (rect 141 91 215 103)(font "Arial" ))
		(line (pt 224 96)(pt 208 96)(line_width 3))
	)
	(port
		(pt 224 112)
		(output)
		(text "ALU_OP[3..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "ALU_OP[3..0]" (rect 146 107 214 119)(font "Arial" ))
		(line (pt 224 112)(pt 208 112)(line_width 3))
	)
	(port
		(pt 224 128)
		(output)
		(text "PCOut[7..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "PCOut[7..0]" (rect 154 123 213 135)(font "Arial" ))
		(line (pt 224 128)(pt 208 128)(line_width 3))
	)
	(port
		(pt 0 112)
		(output)
		(text "addDat" (rect 0 0 35 12)(font "Arial" ))
		(text "addDat" (rect 24 104 59 116)(font "Arial" ))
		(line (pt 16 112)(pt 0 112))
	)
	(port
		(pt 0 128)
		(output)
		(text "readWri" (rect 0 0 37 12)(font "Arial" ))
		(text "readWri" (rect 24 120 61 132)(font "Arial" ))
		(line (pt 16 128)(pt 0 128))
	)
	(port
		(pt 0 144)
		(output)
		(text "enab" (rect 0 0 23 12)(font "Arial" ))
		(text "enab" (rect 24 136 47 148)(font "Arial" ))
		(line (pt 16 144)(pt 0 144))
	)
	(port
		(pt 224 144)
		(bidir)
		(text "jumpEn" (rect 0 0 36 12)(font "Arial" ))
		(text "jumpEn" (rect 173 139 209 151)(font "Arial" ))
		(line (pt 224 144)(pt 208 144))
	)
	(drawing
		(rectangle (rect 16 16 208 160))
	)
)
