
module restPara_tb();

	logic clk;
	logic reset; 
	logic [1:0] q;
	
	restPara rest #(2) (
		.clk (clk),
		.reset (reset),
		.q (q)
	);
	
	always #3 clk = ~clk;
	
	initial begin 
		clk <= 0;
		reset <= 1;
		
		#1 reset <= 0;
	end 

endmodule	
	