INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2/lab 7_1_2.srcs/sources_1/new/four_bit_reg_sync_reset_load_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_reg_sync_reset_load_set
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tony/Desktop/EE 260 Lab/lab7_1_2/lab 7_1_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
