#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000086f9f0 .scope module, "processor" "processor" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /OUTPUT 7 "DISPLAY0"
    .port_info 2 /OUTPUT 7 "DISPLAY1"
    .port_info 3 /OUTPUT 7 "DISPLAY2"
    .port_info 4 /OUTPUT 7 "DISPLAY3"
    .port_info 5 /OUTPUT 7 "DISPLAY4"
    .port_info 6 /OUTPUT 7 "DISPLAY5"
L_0000000000871130 .functor BUFZ 1, v000000000221b950_0, C4<0>, C4<0>, C4<0>;
v000000000090bd80_0 .net "ALUOp", 1 0, L_000000000221b9f0;  1 drivers
o00000000008bbb88 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000000000090c780_0 .net "DISPLAY0", 6 0, o00000000008bbb88;  0 drivers
o00000000008bbbb8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000000000090ca00_0 .net "DISPLAY1", 6 0, o00000000008bbbb8;  0 drivers
o00000000008bbbe8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000000000090b880_0 .net "DISPLAY2", 6 0, o00000000008bbbe8;  0 drivers
o00000000008bbc18 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000000000090cbe0_0 .net "DISPLAY3", 6 0, o00000000008bbc18;  0 drivers
o00000000008bbc48 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000000000090be20_0 .net "DISPLAY4", 6 0, o00000000008bbc48;  0 drivers
o00000000008bbc78 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000000000090bec0_0 .net "DISPLAY5", 6 0, o00000000008bbc78;  0 drivers
v000000000090c0a0_0 .net "MemtoReg", 0 0, v00000000008b2100_0;  1 drivers
v000000000090cc80_0 .net "aluCtrlOut", 3 0, v00000000008b1ca0_0;  1 drivers
v000000000090cd20_0 .net "aluMainOut", 31 0, v000000000090caa0_0;  1 drivers
v000000000090cdc0_0 .net "aluPCPlus4Out", 31 0, v00000000008b24c0_0;  1 drivers
v000000000221b8b0_0 .net "aluSrc", 0 0, v00000000008b27e0_0;  1 drivers
v000000000221b090_0 .net "aluSrcOut", 31 0, v00000000008b1980_0;  1 drivers
v000000000221bf90_0 .net "andGateOut", 0 0, v000000000090c140_0;  1 drivers
v000000000221bef0_0 .net "branch", 0 0, v00000000008b1ac0_0;  1 drivers
v000000000221a190_0 .net "branchAluOut", 31 0, v00000000008b2880_0;  1 drivers
v000000000221b950_0 .var "clk", 0 0;
v000000000221bc70_0 .net "clock", 0 0, L_0000000000871130;  1 drivers
v000000000221b3b0_0 .net "dataMemOut", 31 0, v000000000090b6a0_0;  1 drivers
v000000000221aff0_0 .net "extOut", 31 0, v000000000090b740_0;  1 drivers
v000000000221b810_0 .net "insMemOut", 31 0, v000000000090c6e0_0;  1 drivers
v000000000221aaf0_0 .net "memRead", 0 0, v00000000008b1700_0;  1 drivers
v000000000221b130_0 .net "memWrite", 0 0, v00000000008b2420_0;  1 drivers
v000000000221b630_0 .net "memtoRegOut", 31 0, v00000000008b1660_0;  1 drivers
v000000000221b590_0 .net "pcIn", 31 0, v00000000008b2f60_0;  1 drivers
v000000000221b1d0_0 .net "pcOut", 31 0, v000000000090b560_0;  1 drivers
v000000000221b270_0 .net "reg1content", 31 0, v000000000090b920_0;  1 drivers
v000000000221b6d0_0 .net "reg2content", 31 0, v000000000090c1e0_0;  1 drivers
v000000000221b770_0 .net "regDst", 0 0, v00000000008b2240_0;  1 drivers
v000000000221a2d0_0 .net "regDstOut", 4 0, v000000000090b7e0_0;  1 drivers
v000000000221a730_0 .net "regWrite", 0 0, v00000000008b21a0_0;  1 drivers
v000000000221acd0_0 .net "sllOut", 31 0, v000000000090b9c0_0;  1 drivers
v000000000221bbd0_0 .net "zero", 0 0, L_000000000221bdb0;  1 drivers
L_000000000221ab90 .part v000000000090c6e0_0, 26, 6;
L_000000000221b9f0 .concat8 [ 1 1 0 0], v00000000008b33c0_0, v00000000008b2ce0_0;
L_000000000221a230 .part v000000000090c6e0_0, 16, 5;
L_000000000221a5f0 .part v000000000090c6e0_0, 11, 5;
L_000000000221a0f0 .part v000000000090c6e0_0, 0, 16;
L_000000000221ba90 .part v000000000090c6e0_0, 21, 5;
L_000000000221a9b0 .part v000000000090c6e0_0, 16, 5;
L_000000000221b310 .part v000000000090c6e0_0, 0, 6;
S_00000000008661d0 .scope module, "aluControl" "alu_control" 2 158, 3 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp"
    .port_info 1 /INPUT 6 "funcCode"
    .port_info 2 /OUTPUT 4 "aluCtrlOut"
v00000000008b31e0_0 .net "ALUOp", 1 0, L_000000000221b9f0;  alias, 1 drivers
v00000000008b1ca0_0 .var "aluCtrlOut", 3 0;
v00000000008b2560_0 .net "funcCode", 5 0, L_000000000221b310;  1 drivers
E_00000000008b6540 .event edge, v00000000008b2560_0, v00000000008b31e0_0;
S_0000000000866350 .scope module, "aluPCPlus4" "arithmeticlogicunit" 2 103, 4 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v00000000008b2b00_0 .net "A", 31 0, v000000000090b560_0;  alias, 1 drivers
L_000000000221c100 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000008b26a0_0 .net "B", 31 0, L_000000000221c100;  1 drivers
L_000000000221c148 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000000008b1840_0 .net "OP", 3 0, L_000000000221c148;  1 drivers
v00000000008b24c0_0 .var "OUT", 31 0;
L_000000000221c0b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008b1d40_0 .net/2u *"_s0", 31 0, L_000000000221c0b8;  1 drivers
v00000000008b3140_0 .net "zero", 0 0, L_000000000221a550;  1 drivers
E_00000000008b6380 .event edge, v00000000008b1840_0, v00000000008b26a0_0, v00000000008b2b00_0;
L_000000000221a550 .cmp/eq 32, v00000000008b24c0_0, L_000000000221c0b8;
S_000000000087efe0 .scope module, "alumux" "multiplexorALUSrc" 2 151, 5 15 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v00000000008b1fc0_0 .net "control", 0 0, v00000000008b27e0_0;  alias, 1 drivers
v00000000008b18e0_0 .net "i0", 31 0, v000000000090c1e0_0;  alias, 1 drivers
v00000000008b1de0_0 .net "i1", 31 0, v000000000090b740_0;  alias, 1 drivers
v00000000008b1980_0 .var "out", 31 0;
E_00000000008b5e00 .event edge, v00000000008b1fc0_0, v00000000008b1de0_0, v00000000008b18e0_0;
S_000000000087f160 .scope module, "branchAlu" "arithmeticlogicunit" 2 177, 4 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v00000000008b3280_0 .net "A", 31 0, v00000000008b24c0_0;  alias, 1 drivers
v00000000008b17a0_0 .net "B", 31 0, v000000000090b9c0_0;  alias, 1 drivers
L_000000000221c220 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000000008b1e80_0 .net "OP", 3 0, L_000000000221c220;  1 drivers
v00000000008b2880_0 .var "OUT", 31 0;
L_000000000221c1d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008b1a20_0 .net/2u *"_s0", 31 0, L_000000000221c1d8;  1 drivers
v00000000008b2d80_0 .net "zero", 0 0, L_000000000221aa50;  1 drivers
E_00000000008b6240 .event edge, v00000000008b1e80_0, v00000000008b17a0_0, v00000000008b24c0_0;
L_000000000221aa50 .cmp/eq 32, v00000000008b2880_0, L_000000000221c1d8;
S_000000000085e8e0 .scope module, "branchmux" "multiplexorPCSrc" 2 184, 5 44 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v00000000008b3320_0 .net "control", 0 0, v000000000090c140_0;  alias, 1 drivers
v00000000008b2c40_0 .net "i0", 31 0, v00000000008b24c0_0;  alias, 1 drivers
v00000000008b2060_0 .net "i1", 31 0, v00000000008b2880_0;  alias, 1 drivers
v00000000008b2f60_0 .var "out", 31 0;
E_00000000008b5f40 .event edge, v00000000008b3320_0, v00000000008b2880_0, v00000000008b24c0_0;
S_000000000085ea60 .scope module, "controlUnit" "maincontrolunit" 2 115, 6 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "regDst"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "memtoReg"
    .port_info 4 /OUTPUT 1 "regWrite"
    .port_info 5 /OUTPUT 1 "memRead"
    .port_info 6 /OUTPUT 1 "memWrite"
    .port_info 7 /OUTPUT 1 "branch"
    .port_info 8 /OUTPUT 1 "ALUOp1"
    .port_info 9 /OUTPUT 1 "ALUOp0"
v00000000008b33c0_0 .var "ALUOp0", 0 0;
v00000000008b2ce0_0 .var "ALUOp1", 0 0;
v00000000008b27e0_0 .var "ALUSrc", 0 0;
v00000000008b1ac0_0 .var "branch", 0 0;
v00000000008b1700_0 .var "memRead", 0 0;
v00000000008b2420_0 .var "memWrite", 0 0;
v00000000008b2100_0 .var "memtoReg", 0 0;
v00000000008b2600_0 .net "op", 5 0, L_000000000221ab90;  1 drivers
v00000000008b2240_0 .var "regDst", 0 0;
v00000000008b21a0_0 .var "regWrite", 0 0;
E_00000000008b6200 .event edge, v00000000008b2600_0;
S_0000000000864a90 .scope module, "dataMemMux" "multiplexorMemtoReg" 2 205, 5 30 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /INPUT 32 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 32 "out"
v00000000008b1520_0 .net "control", 0 0, v00000000008b2100_0;  alias, 1 drivers
v00000000008b2380_0 .net "i0", 31 0, v000000000090caa0_0;  alias, 1 drivers
v00000000008b2740_0 .net "i1", 31 0, v000000000090b6a0_0;  alias, 1 drivers
v00000000008b1660_0 .var "out", 31 0;
E_00000000008b5880 .event edge, v00000000008b2100_0, v00000000008b2740_0, v00000000008b2380_0;
S_0000000000864c10 .scope module, "datamem" "datamemory" 2 197, 7 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /INPUT 32 "writeData"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 1 "memWrite"
    .port_info 4 /OUTPUT 32 "readData"
v00000000008b22e0_0 .net "addr", 31 0, v000000000090caa0_0;  alias, 1 drivers
v00000000008b2e20_0 .var "bitaddr", 512 0;
v00000000008b3000_0 .var "i", 32 0;
v00000000008b15c0_0 .net "memRead", 0 0, v00000000008b1700_0;  alias, 1 drivers
v000000000090c5a0_0 .net "memWrite", 0 0, v00000000008b2420_0;  alias, 1 drivers
v000000000090ba60_0 .var "memory", 512 0;
v000000000090b6a0_0 .var "readData", 31 0;
v000000000090ce60_0 .net "writeData", 31 0, v000000000090c1e0_0;  alias, 1 drivers
E_00000000008b5b00 .event edge, v00000000008b18e0_0, v00000000008b2380_0;
S_0000000000861350 .scope module, "ext" "signext" 2 135, 8 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i0"
    .port_info 1 /OUTPUT 32 "out"
v000000000090b2e0_0 .net "i0", 15 0, L_000000000221a0f0;  1 drivers
v000000000090b740_0 .var "out", 31 0;
E_00000000008b5d00 .event edge, v000000000090b2e0_0;
S_00000000008614d0 .scope module, "gate" "andgate" 2 191, 9 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /OUTPUT 1 "out"
v000000000090c640_0 .net "i0", 0 0, v00000000008b1ac0_0;  alias, 1 drivers
v000000000090c500_0 .net "i1", 0 0, L_000000000221bdb0;  alias, 1 drivers
v000000000090c140_0 .var "out", 0 0;
E_00000000008b5dc0 .event edge, v000000000090c500_0, v00000000008b1ac0_0;
S_000000000085f810 .scope module, "insmem" "instructionmemory" 2 110, 10 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instruction"
v000000000090b420_0 .net "addr", 31 0, v000000000090b560_0;  alias, 1 drivers
v000000000090cb40_0 .var "bitaddr", 64 0;
v000000000090c3c0_0 .var "i", 32 0;
v000000000090c6e0_0 .var "instruction", 31 0;
v000000000090bf60_0 .var "memory", 64 0;
E_00000000008b6440 .event edge, v00000000008b2b00_0;
S_000000000085f990 .scope module, "mainAlu" "arithmeticlogicunit" 2 164, 4 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "OP"
    .port_info 3 /OUTPUT 32 "OUT"
    .port_info 4 /OUTPUT 1 "zero"
v000000000090bb00_0 .net "A", 31 0, v000000000090b920_0;  alias, 1 drivers
v000000000090b240_0 .net "B", 31 0, v00000000008b1980_0;  alias, 1 drivers
v000000000090b100_0 .net "OP", 3 0, v00000000008b1ca0_0;  alias, 1 drivers
v000000000090caa0_0 .var "OUT", 31 0;
L_000000000221c190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000090b060_0 .net/2u *"_s0", 31 0, L_000000000221c190;  1 drivers
v000000000090b380_0 .net "zero", 0 0, L_000000000221bdb0;  alias, 1 drivers
E_00000000008b5e40 .event edge, v00000000008b1ca0_0, v00000000008b1980_0, v000000000090bb00_0;
L_000000000221bdb0 .cmp/eq 32, v000000000090caa0_0, L_000000000221c190;
S_0000000000859cc0 .scope module, "pc" "programcounter" 2 97, 11 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /OUTPUT 32 "out"
v000000000090bba0_0 .net "clock", 0 0, v000000000221b950_0;  1 drivers
v000000000090b4c0_0 .net "in", 31 0, v00000000008b2f60_0;  alias, 1 drivers
v000000000090b560_0 .var "out", 31 0;
E_00000000008b5b40 .event posedge, v000000000090bba0_0;
S_0000000000859e40 .scope module, "regfile" "registerfile" 2 140, 12 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "reg1addr"
    .port_info 2 /INPUT 5 "reg2addr"
    .port_info 3 /INPUT 5 "regWaddr"
    .port_info 4 /INPUT 32 "data"
    .port_info 5 /INPUT 1 "regWrite"
    .port_info 6 /OUTPUT 32 "reg1content"
    .port_info 7 /OUTPUT 32 "reg2content"
v000000000090c000_0 .net "clk", 0 0, v000000000221b950_0;  alias, 1 drivers
v000000000090c280_0 .net "data", 31 0, v00000000008b1660_0;  alias, 1 drivers
v000000000090c320_0 .net "reg1addr", 4 0, L_000000000221ba90;  1 drivers
v000000000090b920_0 .var "reg1content", 31 0;
v000000000090c820_0 .net "reg2addr", 4 0, L_000000000221a9b0;  1 drivers
v000000000090c1e0_0 .var "reg2content", 31 0;
v000000000090bc40_0 .net "regWaddr", 4 0, v000000000090b7e0_0;  alias, 1 drivers
v000000000090c8c0_0 .net "regWrite", 0 0, v00000000008b21a0_0;  alias, 1 drivers
v000000000090cf00 .array "registers", 31 0, 31 0;
v000000000090c460_0 .var "update", 0 0;
E_00000000008b5600 .event negedge, v000000000090bba0_0;
E_00000000008b63c0 .event edge, v000000000090c460_0, v000000000090c820_0;
E_00000000008b6280 .event edge, v000000000090c320_0;
S_0000000000871570 .scope module, "regfilemux" "multiplexorRegDst" 2 128, 5 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i0"
    .port_info 1 /INPUT 5 "i1"
    .port_info 2 /INPUT 1 "control"
    .port_info 3 /OUTPUT 5 "out"
v000000000090bce0_0 .net "control", 0 0, v00000000008b2240_0;  alias, 1 drivers
v000000000090b600_0 .net "i0", 4 0, L_000000000221a230;  1 drivers
v000000000090b1a0_0 .net "i1", 4 0, L_000000000221a5f0;  1 drivers
v000000000090b7e0_0 .var "out", 4 0;
E_00000000008b5780 .event edge, v00000000008b2240_0, v000000000090b1a0_0, v000000000090b600_0;
S_00000000008716f0 .scope module, "sll" "shiftlogicalleft" 2 172, 13 1 0, S_000000000086f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i0"
    .port_info 1 /OUTPUT 32 "out"
v000000000090c960_0 .net "i0", 31 0, v000000000090b740_0;  alias, 1 drivers
v000000000090b9c0_0 .var "out", 31 0;
E_00000000008b5e80 .event edge, v00000000008b1de0_0;
    .scope S_0000000000859cc0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000090b560_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000000000859cc0;
T_1 ;
    %wait E_00000000008b5b40;
    %load/vec4 v000000000090b4c0_0;
    %store/vec4 v000000000090b560_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000866350;
T_2 ;
    %wait E_00000000008b6380;
    %load/vec4 v00000000008b1840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v00000000008b2b00_0;
    %load/vec4 v00000000008b26a0_0;
    %and;
    %store/vec4 v00000000008b24c0_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v00000000008b2b00_0;
    %load/vec4 v00000000008b26a0_0;
    %or;
    %store/vec4 v00000000008b24c0_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v00000000008b2b00_0;
    %load/vec4 v00000000008b26a0_0;
    %add;
    %store/vec4 v00000000008b24c0_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v00000000008b2b00_0;
    %load/vec4 v00000000008b26a0_0;
    %sub;
    %store/vec4 v00000000008b24c0_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v00000000008b2b00_0;
    %load/vec4 v00000000008b26a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000008b24c0_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000085f810;
T_3 ;
    %pushi/vec4 17399840, 0, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000090bf60_0, 4, 5;
    %pushi/vec4 34242594, 0, 32;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000090bf60_0, 4, 5;
    %end;
    .thread T_3;
    .scope S_000000000085f810;
T_4 ;
    %wait E_00000000008b6440;
    %delay 5, 0;
    %load/vec4 v000000000090b420_0;
    %pad/u 65;
    %muli 8, 0, 65;
    %store/vec4 v000000000090cb40_0, 0, 65;
    %delay 5, 0;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v000000000090c3c0_0, 0, 33;
T_4.0 ;
    %load/vec4 v000000000090c3c0_0;
    %cmpi/u 32, 0, 33;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000000000090bf60_0;
    %load/vec4 v000000000090cb40_0;
    %load/vec4 v000000000090c3c0_0;
    %pad/u 65;
    %add;
    %part/u 1;
    %ix/getv 4, v000000000090c3c0_0;
    %store/vec4 v000000000090c6e0_0, 4, 1;
    %load/vec4 v000000000090c3c0_0;
    %addi 1, 0, 33;
    %store/vec4 v000000000090c3c0_0, 0, 33;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000085ea60;
T_5 ;
    %wait E_00000000008b6200;
    %load/vec4 v00000000008b2600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b2240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b21a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b1ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b2ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b33c0_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b27e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b2100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b21a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b1ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b33c0_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b21a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b1700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b2420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b1ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b33c0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b27e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b21a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b1700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b1ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b2ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b33c0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000871570;
T_6 ;
    %wait E_00000000008b5780;
    %load/vec4 v000000000090bce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v000000000090b600_0;
    %assign/vec4 v000000000090b7e0_0, 0;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v000000000090b1a0_0;
    %assign/vec4 v000000000090b7e0_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000861350;
T_7 ;
    %wait E_00000000008b5d00;
    %load/vec4 v000000000090b2e0_0;
    %parti/s 1, 15, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000090b740_0, 0, 32;
    %load/vec4 v000000000090b2e0_0;
    %pad/u 32;
    %store/vec4 v000000000090b740_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000090b740_0, 4, 16;
    %load/vec4 v000000000090b2e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000090b740_0, 4, 16;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000859e40;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090cf00, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090cf00, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090cf00, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090cf00, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090cf00, 4, 0;
    %pushi/vec4 64, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090cf00, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090cf00, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000090cf00, 4, 0;
    %end;
    .thread T_8;
    .scope S_0000000000859e40;
T_9 ;
    %wait E_00000000008b6280;
    %load/vec4 v000000000090c320_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000090cf00, 4;
    %assign/vec4 v000000000090b920_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000859e40;
T_10 ;
    %wait E_00000000008b63c0;
    %load/vec4 v000000000090c820_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000090cf00, 4;
    %assign/vec4 v000000000090c1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000090c460_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000859e40;
T_11 ;
    %wait E_00000000008b5600;
    %load/vec4 v000000000090c8c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000000000090c280_0;
    %load/vec4 v000000000090bc40_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000090cf00, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000090c460_0, 0, 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000087efe0;
T_12 ;
    %wait E_00000000008b5e00;
    %load/vec4 v00000000008b1fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v00000000008b18e0_0;
    %assign/vec4 v00000000008b1980_0, 0;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v00000000008b1de0_0;
    %assign/vec4 v00000000008b1980_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000008661d0;
T_13 ;
    %wait E_00000000008b6540;
    %load/vec4 v00000000008b31e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000008b1ca0_0, 0, 4;
    %jmp T_13.3;
T_13.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000008b1ca0_0, 0, 4;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000000008b2560_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008b1ca0_0, 0, 4;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000008b1ca0_0, 0, 4;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000008b1ca0_0, 0, 4;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000008b1ca0_0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000008b1ca0_0, 0, 4;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000000000085f990;
T_14 ;
    %wait E_00000000008b5e40;
    %load/vec4 v000000000090b100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v000000000090bb00_0;
    %load/vec4 v000000000090b240_0;
    %and;
    %store/vec4 v000000000090caa0_0, 0, 32;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v000000000090bb00_0;
    %load/vec4 v000000000090b240_0;
    %or;
    %store/vec4 v000000000090caa0_0, 0, 32;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v000000000090bb00_0;
    %load/vec4 v000000000090b240_0;
    %add;
    %store/vec4 v000000000090caa0_0, 0, 32;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v000000000090bb00_0;
    %load/vec4 v000000000090b240_0;
    %sub;
    %store/vec4 v000000000090caa0_0, 0, 32;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v000000000090bb00_0;
    %load/vec4 v000000000090b240_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000000000090caa0_0, 0, 32;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000008716f0;
T_15 ;
    %wait E_00000000008b5e80;
    %load/vec4 v000000000090c960_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000090b9c0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000000000087f160;
T_16 ;
    %wait E_00000000008b6240;
    %load/vec4 v00000000008b1e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %jmp T_16.6;
T_16.0 ;
    %load/vec4 v00000000008b3280_0;
    %load/vec4 v00000000008b17a0_0;
    %and;
    %store/vec4 v00000000008b2880_0, 0, 32;
    %jmp T_16.6;
T_16.1 ;
    %load/vec4 v00000000008b3280_0;
    %load/vec4 v00000000008b17a0_0;
    %or;
    %store/vec4 v00000000008b2880_0, 0, 32;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v00000000008b3280_0;
    %load/vec4 v00000000008b17a0_0;
    %add;
    %store/vec4 v00000000008b2880_0, 0, 32;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v00000000008b3280_0;
    %load/vec4 v00000000008b17a0_0;
    %sub;
    %store/vec4 v00000000008b2880_0, 0, 32;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v00000000008b3280_0;
    %load/vec4 v00000000008b17a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000000008b2880_0, 0, 32;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000000000085e8e0;
T_17 ;
    %wait E_00000000008b5f40;
    %load/vec4 v00000000008b3320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %load/vec4 v00000000008b2c40_0;
    %assign/vec4 v00000000008b2f60_0, 0;
    %jmp T_17.2;
T_17.1 ;
    %load/vec4 v00000000008b2060_0;
    %assign/vec4 v00000000008b2f60_0, 0;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000008614d0;
T_18 ;
    %wait E_00000000008b5dc0;
    %load/vec4 v000000000090c640_0;
    %load/vec4 v000000000090c500_0;
    %and;
    %store/vec4 v000000000090c140_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000864c10;
T_19 ;
    %pushi/vec4 292, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000090ba60_0, 4, 32;
    %pushi/vec4 37, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000090ba60_0, 4, 32;
    %end;
    .thread T_19;
    .scope S_0000000000864c10;
T_20 ;
    %wait E_00000000008b5b00;
    %load/vec4 v00000000008b22e0_0;
    %pad/u 513;
    %muli 8, 0, 513;
    %store/vec4 v00000000008b2e20_0, 0, 513;
    %load/vec4 v00000000008b15c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v00000000008b3000_0, 0, 33;
T_20.2 ;
    %load/vec4 v00000000008b3000_0;
    %cmpi/u 32, 0, 33;
    %jmp/0xz T_20.3, 5;
    %load/vec4 v000000000090ba60_0;
    %load/vec4 v00000000008b2e20_0;
    %load/vec4 v00000000008b3000_0;
    %pad/u 513;
    %add;
    %part/u 1;
    %ix/getv 4, v00000000008b3000_0;
    %store/vec4 v000000000090b6a0_0, 4, 1;
    %load/vec4 v00000000008b3000_0;
    %addi 1, 0, 33;
    %store/vec4 v00000000008b3000_0, 0, 33;
    %jmp T_20.2;
T_20.3 ;
T_20.0 ;
    %load/vec4 v000000000090c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v00000000008b3000_0, 0, 33;
T_20.6 ;
    %load/vec4 v00000000008b3000_0;
    %cmpi/u 32, 0, 33;
    %jmp/0xz T_20.7, 5;
    %load/vec4 v000000000090ce60_0;
    %load/vec4 v00000000008b3000_0;
    %part/u 1;
    %load/vec4 v00000000008b2e20_0;
    %load/vec4 v00000000008b3000_0;
    %pad/u 513;
    %add;
    %ix/vec4 4;
    %store/vec4 v000000000090ba60_0, 4, 1;
    %load/vec4 v00000000008b3000_0;
    %addi 1, 0, 33;
    %store/vec4 v00000000008b3000_0, 0, 33;
    %jmp T_20.6;
T_20.7 ;
T_20.4 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000000864a90;
T_21 ;
    %wait E_00000000008b5880;
    %load/vec4 v00000000008b1520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %load/vec4 v00000000008b2380_0;
    %assign/vec4 v00000000008b1660_0, 0;
    %jmp T_21.2;
T_21.1 ;
    %load/vec4 v00000000008b2740_0;
    %assign/vec4 v00000000008b1660_0, 0;
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "processor.v";
    "./alu_control.v";
    "./arithmeticlogicunit.v";
    "./multiplexor.v";
    "./maincontrolunit.v";
    "./datamemory.v";
    "./signext.v";
    "./andgate.v";
    "./instructionmemory.v";
    "./programcounter.v";
    "./registerfile.v";
    "./sll.v";
