

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 18 17:11:42 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Brutal_matrix_multiplication
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32773|    32773| 0.328 ms | 0.328 ms |  32773|  32773|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- row_col_product  |    32771|    32771|         5|          1|          1|  32768|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    306|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    120|    -|
|Register         |        0|      -|     475|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     475|    554|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln17_fu_337_p2       |     *    |      3|  0|  20|          32|          32|
    |AB_d0                    |     +    |      0|  0|  39|          32|          32|
    |add_ln11_fu_176_p2       |     +    |      0|  0|  23|          16|           1|
    |add_ln12_fu_248_p2       |     +    |      0|  0|  12|          12|           1|
    |add_ln17_1_fu_326_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln17_fu_304_p2       |     +    |      0|  0|  12|          12|          12|
    |add_ln19_fu_290_p2       |     +    |      0|  0|  12|          12|          12|
    |i_fu_262_p2              |     +    |      0|  0|  15|           6|           1|
    |j_fu_214_p2              |     +    |      0|  0|  15|           6|           1|
    |k_fu_242_p2              |     +    |      0|  0|  15|           6|           1|
    |and_ln17_fu_208_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_170_p2      |   icmp   |      0|  0|  18|          16|          17|
    |icmp_ln12_fu_182_p2      |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln15_1_fu_354_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln15_fu_202_p2      |   icmp   |      0|  0|  11|           6|           7|
    |or_ln17_fu_220_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln12_fu_254_p3    |  select  |      0|  0|  12|           1|           1|
    |select_ln17_1_fu_268_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln17_2_fu_341_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln17_3_fu_226_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln17_4_fu_234_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln17_fu_188_p3    |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln17_fu_196_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0| 306|         198|         170|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ABij_0_reg_147                |   9|          2|   32|         64|
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_117_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_0_phi_fu_140_p4  |   9|          2|    6|         12|
    |ap_phi_mux_k_0_phi_fu_163_p4  |   9|          2|    6|         12|
    |i_0_reg_113                   |   9|          2|    6|         12|
    |indvar_flatten14_reg_102      |   9|          2|   16|         32|
    |indvar_flatten_reg_125        |   9|          2|   12|         24|
    |j_0_reg_136                   |   9|          2|    6|         12|
    |k_0_reg_159                   |   9|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 120|         26|   99|        200|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |AB_addr_reg_406           |  10|   0|   10|          0|
    |ABij_0_reg_147            |  32|   0|   32|          0|
    |A_load_reg_421            |  32|   0|   32|          0|
    |B_load_reg_426            |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |i_0_reg_113               |   6|   0|    6|          0|
    |icmp_ln11_reg_359         |   1|   0|    1|          0|
    |icmp_ln12_reg_368         |   1|   0|    1|          0|
    |indvar_flatten14_reg_102  |  16|   0|   16|          0|
    |indvar_flatten_reg_125    |  12|   0|   12|          0|
    |j_0_reg_136               |   6|   0|    6|          0|
    |k_0_reg_159               |   6|   0|    6|          0|
    |k_reg_390                 |   6|   0|    6|          0|
    |mul_ln17_reg_431          |  32|   0|   32|          0|
    |or_ln17_reg_373           |   1|   0|    1|          0|
    |select_ln17_1_reg_401     |   6|   0|    6|          0|
    |select_ln17_3_reg_378     |   6|   0|    6|          0|
    |select_ln17_4_reg_384     |   6|   0|    6|          0|
    |AB_addr_reg_406           |  64|  32|   10|          0|
    |icmp_ln11_reg_359         |  64|  32|    1|          0|
    |k_reg_390                 |  64|  32|    6|          0|
    |or_ln17_reg_373           |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 475| 128|  237|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|A_address0   | out |   10|  ap_memory |       A      |     array    |
|A_ce0        | out |    1|  ap_memory |       A      |     array    |
|A_q0         |  in |   32|  ap_memory |       A      |     array    |
|B_address0   | out |   10|  ap_memory |       B      |     array    |
|B_ce0        | out |    1|  ap_memory |       B      |     array    |
|B_q0         |  in |   32|  ap_memory |       B      |     array    |
|AB_address0  | out |   10|  ap_memory |      AB      |     array    |
|AB_ce0       | out |    1|  ap_memory |      AB      |     array    |
|AB_we0       | out |    1|  ap_memory |      AB      |     array    |
|AB_d0        | out |   32|  ap_memory |      AB      |     array    |
+-------------+-----+-----+------------+--------------+--------------+

