library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

entity logic_comp_8b is
    port(a, b: in std_logic_vector(7 downto 0);
         and_res, or_res, xor_res: out std_logic_vector(7 downto 0);
         wym, wyw, wyr: out std_logic);
end logic_comp_8b;

architecture logic_comp_8b_arch of logic_comp_8b is
begin
    process(a, b)
    begin
        wyw <= '0';
        wym <= '0';
        wyr <= '0';
        if a > b then
            and_res <= a and b;
            or_res <= a or b;
            xor_res <= a xor b;
            wyw <= '1';
        elsif a < b then
            and_res <= b and a;
            or_res <= b or a;
            xor_res <= b xor a;
            wym <= '1';
        else
            and_res <= a and b;
            or_res <= a or b;
            xor_res <= a xor b;
            wyr <= '1';
        end if;
    end process;
end logic_comp_8b_arch;