<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1165" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1165{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1165{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1165{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1165{left:122px;bottom:1086px;}
#t5_1165{left:148px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_1165{left:147px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t7_1165{left:147px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_1165{left:70px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-1.17px;}
#t9_1165{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#ta_1165{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_1165{left:70px;bottom:972px;letter-spacing:-0.14px;}
#tc_1165{left:96px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1165{left:96px;bottom:955px;letter-spacing:-0.24px;word-spacing:-0.31px;}
#te_1165{left:70px;bottom:930px;letter-spacing:-0.14px;}
#tf_1165{left:96px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1165{left:96px;bottom:906px;}
#th_1165{left:122px;bottom:906px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ti_1165{left:122px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_1165{left:122px;bottom:863px;}
#tk_1165{left:148px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tl_1165{left:147px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_1165{left:122px;bottom:821px;}
#tn_1165{left:148px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_1165{left:96px;bottom:799px;}
#tp_1165{left:122px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tq_1165{left:70px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_1165{left:70px;bottom:725px;letter-spacing:-0.1px;}
#ts_1165{left:156px;bottom:725px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tt_1165{left:70px;bottom:700px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#tu_1165{left:474px;bottom:700px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tv_1165{left:70px;bottom:684px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tw_1165{left:70px;bottom:634px;letter-spacing:-0.09px;}
#tx_1165{left:156px;bottom:634px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ty_1165{left:70px;bottom:609px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tz_1165{left:342px;bottom:609px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t10_1165{left:70px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_1165{left:70px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t12_1165{left:70px;bottom:551px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_1165{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_1165{left:70px;bottom:508px;}
#t15_1165{left:96px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t16_1165{left:70px;bottom:485px;}
#t17_1165{left:96px;bottom:489px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t18_1165{left:96px;bottom:472px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t19_1165{left:70px;bottom:446px;}
#t1a_1165{left:96px;bottom:449px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_1165{left:96px;bottom:432px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t1c_1165{left:96px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t1d_1165{left:70px;bottom:365px;letter-spacing:-0.09px;}
#t1e_1165{left:156px;bottom:365px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1f_1165{left:70px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_1165{left:70px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1h_1165{left:70px;bottom:275px;letter-spacing:-0.09px;}
#t1i_1165{left:156px;bottom:275px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1j_1165{left:70px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1k_1165{left:70px;bottom:234px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1l_1165{left:70px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1m_1165{left:70px;bottom:200px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#t1n_1165{left:70px;bottom:174px;}
#t1o_1165{left:96px;bottom:177px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_1165{left:96px;bottom:153px;}
#t1q_1165{left:122px;bottom:153px;letter-spacing:-0.28px;word-spacing:-0.3px;}
#t1r_1165{left:96px;bottom:128px;}
#t1s_1165{left:122px;bottom:128px;letter-spacing:-0.14px;word-spacing:-0.5px;}

.s1_1165{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1165{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1165{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1165{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1165{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1165{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1165" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1165Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1165" style="-webkit-user-select: none;"><object width="935" height="1210" data="1165/1165.svg" type="image/svg+xml" id="pdf1165" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1165" class="t s1_1165">Vol. 3C </span><span id="t2_1165" class="t s1_1165">32-27 </span>
<span id="t3_1165" class="t s2_1165">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1165" class="t s3_1165">• </span><span id="t5_1165" class="t s4_1165">If the “activate secondary controls” primary VM-exit control is 0 (or if the processor does not support </span>
<span id="t6_1165" class="t s4_1165">the 1-setting of that control), no checks are performed on the secondary VM-exit controls. The logical </span>
<span id="t7_1165" class="t s4_1165">processor operates as if all the secondary VM-exit controls were 0. </span>
<span id="t8_1165" class="t s4_1165">If any of these checks fail, subsequent checks are skipped and VMCALL fails. If all these checks succeed, the logical </span>
<span id="t9_1165" class="t s4_1165">processor uses the IA32_SMM_MONITOR_CTL MSR to determine the base address of MSEG. The following checks </span>
<span id="ta_1165" class="t s4_1165">are performed in the order indicated: </span>
<span id="tb_1165" class="t s4_1165">1. </span><span id="tc_1165" class="t s4_1165">The logical processor reads the 32 bits at the base of MSEG and compares them to the processor’s MSEG </span>
<span id="td_1165" class="t s4_1165">revision identifier. </span>
<span id="te_1165" class="t s4_1165">2. </span><span id="tf_1165" class="t s4_1165">The logical processor reads the SMM-transfer monitor features field: </span>
<span id="tg_1165" class="t s4_1165">— </span><span id="th_1165" class="t s4_1165">Bit 0 of the field is the IA-32e mode SMM feature bit, and it indicates whether the logical processor will be </span>
<span id="ti_1165" class="t s4_1165">in IA-32e mode after the SMM-transfer monitor (STM) is activated. </span>
<span id="tj_1165" class="t s3_1165">• </span><span id="tk_1165" class="t s4_1165">If the VMCALL is executed on a processor that does not support Intel 64 architecture, the IA-32e mode </span>
<span id="tl_1165" class="t s4_1165">SMM feature bit must be 0. </span>
<span id="tm_1165" class="t s3_1165">• </span><span id="tn_1165" class="t s4_1165">If the VMCALL is executed in 64-bit mode, the IA-32e mode SMM feature bit must be 1. </span>
<span id="to_1165" class="t s4_1165">— </span><span id="tp_1165" class="t s4_1165">Bits 31:1 of this field are currently reserved and must be zero. </span>
<span id="tq_1165" class="t s4_1165">If any of these checks fail, subsequent checks are skipped and the VMCALL fails. </span>
<span id="tr_1165" class="t s5_1165">32.15.6.2 </span><span id="ts_1165" class="t s5_1165">Updating the Current-VMCS and Executive-VMCS Pointers </span>
<span id="tt_1165" class="t s4_1165">Before performing the steps in Section 32.15.2.2, SMM VM </span><span id="tu_1165" class="t s4_1165">exits that activate the dual-monitor treatment begin by </span>
<span id="tv_1165" class="t s4_1165">loading the SMM-transfer VMCS pointer with the value of the current-VMCS pointer. </span>
<span id="tw_1165" class="t s5_1165">32.15.6.3 </span><span id="tx_1165" class="t s5_1165">Saving Guest State </span>
<span id="ty_1165" class="t s4_1165">As noted in Section 32.15.2.4, SMM VM </span><span id="tz_1165" class="t s4_1165">exits save the contents of the SMBASE register into the corresponding field </span>
<span id="t10_1165" class="t s4_1165">in the guest-state area. While this is true also for SMM VM exits that activate the dual-monitor treatment, the </span>
<span id="t11_1165" class="t s4_1165">VMCS used for those VM exits exists outside SMRAM. </span>
<span id="t12_1165" class="t s4_1165">The SMM-transfer monitor (STM) can also discover the current value of the SMBASE register by using the RDMSR </span>
<span id="t13_1165" class="t s4_1165">instruction to read the IA32_SMBASE MSR (MSR address 9EH). The following items detail use of this MSR: </span>
<span id="t14_1165" class="t s6_1165">• </span><span id="t15_1165" class="t s4_1165">The MSR is supported only if IA32_VMX_MISC[15] = 1 (see Appendix A.6). </span>
<span id="t16_1165" class="t s6_1165">• </span><span id="t17_1165" class="t s4_1165">A write to the IA32_SMBASE MSR using WRMSR generates a general-protection fault (#GP(0)). An attempt to </span>
<span id="t18_1165" class="t s4_1165">write to the IA32_SMBASE MSR fails if made as part of a VM exit or part of a VM entry. </span>
<span id="t19_1165" class="t s6_1165">• </span><span id="t1a_1165" class="t s4_1165">A read from the IA32_SMBASE MSR using RDMSR generates a general-protection fault (#GP(0)) if executed </span>
<span id="t1b_1165" class="t s4_1165">outside of SMM. An attempt to read from the IA32_SMBASE MSR fails if made as part of a VM exit that does not </span>
<span id="t1c_1165" class="t s4_1165">end in SMM. </span>
<span id="t1d_1165" class="t s5_1165">32.15.6.4 </span><span id="t1e_1165" class="t s5_1165">Saving MSRs </span>
<span id="t1f_1165" class="t s4_1165">The VM-exit MSR-store area is not used by SMM VM exits that activate the dual-monitor treatment. No MSRs are </span>
<span id="t1g_1165" class="t s4_1165">saved into that area. </span>
<span id="t1h_1165" class="t s5_1165">32.15.6.5 </span><span id="t1i_1165" class="t s5_1165">Loading Host State </span>
<span id="t1j_1165" class="t s4_1165">The VMCS that is current during an SMM VM exit that activates the dual-monitor treatment was established by the </span>
<span id="t1k_1165" class="t s4_1165">executive monitor. It does not contain the VM-exit controls and host state required to initialize the STM. For this </span>
<span id="t1l_1165" class="t s4_1165">reason, such SMM VM exits do not load processor state as described in Section 28.5. Instead, state is set to fixed </span>
<span id="t1m_1165" class="t s4_1165">values or loaded based on the content of the MSEG header (see Table 32-10): </span>
<span id="t1n_1165" class="t s6_1165">• </span><span id="t1o_1165" class="t s4_1165">CR0 is set to as follows: </span>
<span id="t1p_1165" class="t s4_1165">— </span><span id="t1q_1165" class="t s4_1165">PG, NE, ET, MP, and PE are all set to 1. </span>
<span id="t1r_1165" class="t s4_1165">— </span><span id="t1s_1165" class="t s4_1165">CD and NW are left unchanged. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
