(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (Start_11 (_ BitVec 8)) (Start_9 (_ BitVec 8)) (Start_1 (_ BitVec 8)) (Start_4 (_ BitVec 8)) (Start_10 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (Start_5 (_ BitVec 8)) (Start_2 (_ BitVec 8)) (Start_6 (_ BitVec 8)) (StartBool_1 Bool) (StartBool_4 Bool) (StartBool_2 Bool) (StartBool_5 Bool) (Start_8 (_ BitVec 8)) (StartBool_3 Bool) (Start_7 (_ BitVec 8)))
  ((Start (_ BitVec 8) (y (bvneg Start_1) (bvand Start Start_2) (bvor Start Start_2) (bvadd Start_2 Start_1) (bvshl Start_3 Start_2) (ite StartBool Start_1 Start_3)))
   (StartBool Bool (true false (and StartBool_3 StartBool_3) (bvult Start_9 Start_5)))
   (Start_11 (_ BitVec 8) (y x #b00000001 #b10100101 #b00000000 (bvnot Start_7) (bvneg Start_2) (bvand Start_5 Start_1) (bvor Start_11 Start_9) (bvurem Start_10 Start_3) (ite StartBool Start_4 Start_6)))
   (Start_9 (_ BitVec 8) (x (bvudiv Start_4 Start_2) (bvshl Start_10 Start_11)))
   (Start_1 (_ BitVec 8) (y x (bvnot Start_7) (bvneg Start) (bvmul Start_4 Start_7) (bvurem Start_5 Start_2) (bvlshr Start_9 Start_4)))
   (Start_4 (_ BitVec 8) (y #b10100101 #b00000000 #b00000001 (bvnot Start_4) (bvand Start_5 Start_4) (bvor Start_1 Start_5) (bvadd Start_4 Start_5) (bvudiv Start_2 Start_4) (bvshl Start_1 Start_2)))
   (Start_10 (_ BitVec 8) (#b10100101 x #b00000001 (bvnot Start_3) (bvneg Start_3) (bvand Start_1 Start_1) (bvadd Start_7 Start_5) (bvmul Start Start_5) (bvurem Start_8 Start) (bvshl Start Start_10) (bvlshr Start_10 Start_3)))
   (Start_3 (_ BitVec 8) (y (bvneg Start_1) (bvor Start Start_3) (bvadd Start Start_3) (bvmul Start_4 Start_4) (bvudiv Start Start) (ite StartBool Start_2 Start_1)))
   (Start_5 (_ BitVec 8) (x y #b10100101 #b00000000 (bvneg Start_5) (bvand Start_1 Start_2) (bvadd Start_4 Start_4) (bvshl Start_3 Start_2)))
   (Start_2 (_ BitVec 8) (#b00000001 x #b10100101 #b00000000 y (bvneg Start_5) (bvadd Start_5 Start) (bvmul Start_5 Start) (bvudiv Start_5 Start) (bvurem Start_3 Start_4) (bvlshr Start_6 Start_5)))
   (Start_6 (_ BitVec 8) (#b00000001 (bvnot Start_7) (bvneg Start_5) (bvand Start_8 Start_3) (bvadd Start_2 Start_3) (bvmul Start_5 Start_6) (bvurem Start_2 Start) (bvshl Start_3 Start_7) (bvlshr Start_4 Start_4) (ite StartBool_1 Start_5 Start)))
   (StartBool_1 Bool (true (or StartBool_2 StartBool) (bvult Start Start_8)))
   (StartBool_4 Bool (false (not StartBool_4)))
   (StartBool_2 Bool (true (not StartBool_3) (and StartBool_1 StartBool_4) (or StartBool_5 StartBool_1)))
   (StartBool_5 Bool (false))
   (Start_8 (_ BitVec 8) (#b00000000 (bvneg Start_3) (bvand Start_4 Start_5) (bvmul Start_8 Start_1) (bvshl Start_8 Start) (ite StartBool_2 Start_1 Start)))
   (StartBool_3 Bool (false (not StartBool) (or StartBool StartBool_3) (bvult Start_6 Start_1)))
   (Start_7 (_ BitVec 8) (#b00000000 x (bvadd Start_6 Start_2) (bvshl Start_6 Start_1) (ite StartBool_2 Start_1 Start_3)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvor x (bvurem y #b10100101))))

(check-synth)
