Logic gates / chips that I design while following [nand2tetris](https://www.nand2tetris.org/course).
