Running in Lattice mode


Starting:    D:\lscc\ispLEVER_Classic2_0\synpbase\win64\mbin\synbatch.exe
Install:     D:\lscc\ispLEVER_Classic2_0\synpbase
Date:        Thu Feb 18 09:40:34 2016
Version:     I-2014.03LC 

Arguments:   -product synplify_pro  -batch d:/fpga_projects/fpga_simple_clock/clock_isplvr_prj\test01.prj
ProductType: synplify_pro





log file: "D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.srr"

Running test01|clock_isplvr_prj

Running: Compile on test01|clock_isplvr_prj

Running: Compile Process on test01|clock_isplvr_prj

Running: Compile Input on test01|clock_isplvr_prj
Copied D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\synwork\test01_comp.srs to D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.srs
compiler Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Running: Multi-srs Generator on test01|clock_isplvr_prj
Copied D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\synwork\test01_comp.srs to D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\synwork\test01_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s
Copied D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\synwork\test01_mult.srs to D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.srs
Copied D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.srr to D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.srf
Complete: Compile Process on test01|clock_isplvr_prj
Complete: Compile on test01|clock_isplvr_prj

Running: Map on test01|clock_isplvr_prj

Running: Map & Optimize on test01|clock_isplvr_prj
fpga_mapper Completed
Return Code: 0
Run Time:0h:00m:00s
Complete: Map on test01|clock_isplvr_prj
Complete: Logic Synthesis on test01|clock_isplvr_prj

exit status=0

exit status=0

