{"sha": "8418cf337f9eefbec5cfd722ddb1792314fe2daf", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODQxOGNmMzM3ZjllZWZiZWM1Y2ZkNzIyZGRiMTc5MjMxNGZlMmRhZg==", "commit": {"author": {"name": "Richard Sandiford", "email": "rdsandiford@googlemail.com", "date": "2014-04-08T17:50:45Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2014-04-08T17:50:45Z"}, "message": "re PR rtl-optimization/60763 (ICE in extract_insn starting with rev 208984)\n\ngcc/\n\tPR target/60763\n\t* config/rs6000/vsx.md (vsx_xscvdpspn_scalar): Change input to DImode.\n\t* config/rs6000/rs6000.md (reload_vsx_from_gprsf): Update accordingly.\n\tUse gen_rtx_REG rather than simplify_gen_subreg for op0_di.\n\nFrom-SVN: r209223", "tree": {"sha": "b4a0a354890bd69f8fa7ff8a45bf52a0fa06c58a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b4a0a354890bd69f8fa7ff8a45bf52a0fa06c58a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8418cf337f9eefbec5cfd722ddb1792314fe2daf", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8418cf337f9eefbec5cfd722ddb1792314fe2daf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8418cf337f9eefbec5cfd722ddb1792314fe2daf", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8418cf337f9eefbec5cfd722ddb1792314fe2daf/comments", "author": {"login": "rsandifo", "id": 4235983, "node_id": "MDQ6VXNlcjQyMzU5ODM=", "avatar_url": "https://avatars.githubusercontent.com/u/4235983?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rsandifo", "html_url": "https://github.com/rsandifo", "followers_url": "https://api.github.com/users/rsandifo/followers", "following_url": "https://api.github.com/users/rsandifo/following{/other_user}", "gists_url": "https://api.github.com/users/rsandifo/gists{/gist_id}", "starred_url": "https://api.github.com/users/rsandifo/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rsandifo/subscriptions", "organizations_url": "https://api.github.com/users/rsandifo/orgs", "repos_url": "https://api.github.com/users/rsandifo/repos", "events_url": "https://api.github.com/users/rsandifo/events{/privacy}", "received_events_url": "https://api.github.com/users/rsandifo/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "6525783a221d88ef4e89a8e9dd01c7bfd82ec711", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6525783a221d88ef4e89a8e9dd01c7bfd82ec711", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6525783a221d88ef4e89a8e9dd01c7bfd82ec711"}], "stats": {"total": 16, "additions": 13, "deletions": 3}, "files": [{"sha": "eb382a7e4e7deba134f1493df1daea417a945371", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8418cf337f9eefbec5cfd722ddb1792314fe2daf/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8418cf337f9eefbec5cfd722ddb1792314fe2daf/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8418cf337f9eefbec5cfd722ddb1792314fe2daf", "patch": "@@ -1,3 +1,10 @@\n+2014-04-08  Richard Sandiford  <rdsandiford@googlemail.com>\n+\n+\tPR target/60763\n+\t* config/rs6000/vsx.md (vsx_xscvdpspn_scalar): Change input to DImode.\n+\t* config/rs6000/rs6000.md (reload_vsx_from_gprsf): Update accordingly.\n+\tUse gen_rtx_REG rather than simplify_gen_subreg for op0_di.\n+\n 2014-04-08  Richard Biener  <rguenther@suse.de>\n \n \tPR middle-end/60706"}, {"sha": "738011c93c9666b0f0266b0f4da4f2e6cec50eb4", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 5, "deletions": 2, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8418cf337f9eefbec5cfd722ddb1792314fe2daf/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8418cf337f9eefbec5cfd722ddb1792314fe2daf/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=8418cf337f9eefbec5cfd722ddb1792314fe2daf", "patch": "@@ -10029,13 +10029,16 @@\n   rtx op0 = operands[0];\n   rtx op1 = operands[1];\n   rtx op2 = operands[2];\n-  rtx op0_di = simplify_gen_subreg (DImode, op0, SFmode, 0);\n+  /* Also use the destination register to hold the unconverted DImode value.\n+     This is conceptually a separate value from OP0, so we use gen_rtx_REG\n+     rather than simplify_gen_subreg.  */\n+  rtx op0_di = gen_rtx_REG (DImode, REGNO (op0));\n   rtx op1_di = simplify_gen_subreg (DImode, op1, SFmode, 0);\n \n   /* Move SF value to upper 32-bits for xscvspdpn.  */\n   emit_insn (gen_ashldi3 (op2, op1_di, GEN_INT (32)));\n   emit_move_insn (op0_di, op2);\n-  emit_insn (gen_vsx_xscvspdpn_directmove (op0, op0));\n+  emit_insn (gen_vsx_xscvspdpn_directmove (op0, op0_di));\n   DONE;\n }\n   [(set_attr \"length\" \"8\")"}, {"sha": "d83cdc3df347167c3e5b56f6e01e853a752a3334", "filename": "gcc/config/rs6000/vsx.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8418cf337f9eefbec5cfd722ddb1792314fe2daf/gcc%2Fconfig%2Frs6000%2Fvsx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8418cf337f9eefbec5cfd722ddb1792314fe2daf/gcc%2Fconfig%2Frs6000%2Fvsx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Fvsx.md?ref=8418cf337f9eefbec5cfd722ddb1792314fe2daf", "patch": "@@ -1223,7 +1223,7 @@\n ;; Used by direct move to move a SFmode value from GPR to VSX register\n (define_insn \"vsx_xscvspdpn_directmove\"\n   [(set (match_operand:SF 0 \"vsx_register_operand\" \"=wa\")\n-\t(unspec:SF [(match_operand:SF 1 \"vsx_register_operand\" \"wa\")]\n+\t(unspec:SF [(match_operand:DI 1 \"vsx_register_operand\" \"wa\")]\n \t\t   UNSPEC_VSX_CVSPDPN))]\n   \"TARGET_XSCVSPDPN\"\n   \"xscvspdpn %x0,%x1\""}]}