

================================================================
== Vivado HLS Report for 'reduce_1'
================================================================
* Date:           Tue Mar  2 23:01:33 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 2  |    2|    2|         1|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    223|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     45|
|Register         |        -|      -|     98|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     98|    268|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ap_return              |     +    |      0|  0|  18|          18|          18|
    |i_5_fu_122_p2          |     +    |      0|  0|  10|           2|           1|
    |i_6_fu_166_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_204_p2         |     +    |      0|  0|  25|          18|          18|
    |tmp_fu_210_p2          |     +    |      0|  0|  18|          18|          18|
    |cond1_fu_172_p2        |   icmp   |      0|  0|   8|           2|           1|
    |cond_fu_128_p2         |   icmp   |      0|  0|   8|           2|           1|
    |exitcond2_fu_116_p2    |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_160_p2     |   icmp   |      0|  0|   9|           2|           3|
    |left_0_V_1_fu_152_p3   |  select  |      0|  0|  18|           1|          18|
    |left_0_V_fu_144_p3     |  select  |      0|  0|  18|           1|          18|
    |left_1_V_fu_134_p3     |  select  |      0|  0|  18|           1|          18|
    |right_0_V_1_fu_196_p3  |  select  |      0|  0|  18|           1|          18|
    |right_0_V_fu_188_p3    |  select  |      0|  0|  18|           1|          18|
    |right_1_V_fu_178_p3    |  select  |      0|  0|  18|           1|          18|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 223|          72|         172|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |i2_reg_105  |   9|          2|    2|          4|
    |i_reg_70    |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  45|          9|    5|         13|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   4|   0|    4|          0|
    |i2_reg_105        |   2|   0|    2|          0|
    |i_reg_70          |   2|   0|    2|          0|
    |p_Val2_10_reg_81  |  18|   0|   18|          0|
    |p_Val2_1_reg_93   |  18|   0|   18|          0|
    |p_Val2_9_reg_46   |  18|   0|   18|          0|
    |p_Val2_s_reg_58   |  18|   0|   18|          0|
    |tmp1_reg_277      |  18|   0|   18|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  98|   0|   98|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_return   | out |   18| ap_ctrl_hs |   reduce.1   | return value |
|x_0_V_read  |  in |   18|   ap_none  |  x_0_V_read  |    scalar    |
|x_1_V_read  |  in |   18|   ap_none  |  x_1_V_read  |    scalar    |
|x_2_V_read  |  in |   18|   ap_none  |  x_2_V_read  |    scalar    |
|x_3_V_read  |  in |   18|   ap_none  |  x_3_V_read  |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

