#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b99c5a9460 .scope module, "tb_picoquickprocessor" "tb_picoquickprocessor" 2 1;
 .timescale 0 0;
v000002b99c61eed0_0 .var "tb_clk", 0 0;
v000002b99c61d3f0_0 .net "tb_debug_alu_out", 31 0, L_000002b99c5940b0;  1 drivers
v000002b99c61d490_0 .net "tb_debug_inst", 31 0, L_000002b99c593be0;  1 drivers
v000002b99c61d350_0 .net "tb_debug_pc", 31 0, L_000002b99c594040;  1 drivers
v000002b99c61d7b0_0 .var "tb_rst", 0 0;
S_000002b99c5a95f0 .scope module, "dut" "top" 2 10, 3 6 0, S_000002b99c5a9460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "debug_pc";
    .port_info 3 /OUTPUT 32 "debug_inst";
    .port_info 4 /OUTPUT 32 "debug_alu_out";
L_000002b99c594040 .functor BUFZ 32, v000002b99c61b6a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b99c593be0 .functor BUFZ 32, L_000002b99c593ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b99c5940b0 .functor BUFZ 32, v000002b99c61ab60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b99c61a8e0_0 .net *"_ivl_1", 0 0, L_000002b99c61d990;  1 drivers
v000002b99c61b420_0 .net *"_ivl_2", 15 0, L_000002b99c61e930;  1 drivers
v000002b99c61a5c0_0 .net *"_ivl_5", 15 0, L_000002b99c61ecf0;  1 drivers
v000002b99c61a980_0 .net "alu_out", 31 0, v000002b99c61ab60_0;  1 drivers
v000002b99c61b560_0 .net "clk", 0 0, v000002b99c61eed0_0;  1 drivers
v000002b99c61aa20_0 .net "data_load", 31 0, L_000002b99c594200;  1 drivers
v000002b99c61a660_0 .var "data_reg_write", 31 0;
v000002b99c61aca0_0 .net "debug_alu_out", 31 0, L_000002b99c5940b0;  alias, 1 drivers
v000002b99c6199e0_0 .net "debug_inst", 31 0, L_000002b99c593be0;  alias, 1 drivers
v000002b99c61b100_0 .net "debug_pc", 31 0, L_000002b99c594040;  alias, 1 drivers
v000002b99c61ad40_0 .net "enable_reg_write", 0 0, v000002b99c591f20_0;  1 drivers
v000002b99c61b1a0_0 .net "extend", 31 0, L_000002b99c61e750;  1 drivers
v000002b99c61b240_0 .net "finaliza_execucao", 0 0, v000002b99c591b60_0;  1 drivers
v000002b99c6198a0_0 .net "inst", 31 0, L_000002b99c593ef0;  1 drivers
v000002b99c61b600_0 .net "jump_enable", 0 0, v000002b99c591ca0_0;  1 drivers
v000002b99c61b6a0_0 .var "pc", 31 0;
v000002b99c619940_0 .net "reg_out1", 31 0, L_000002b99c5937f0;  1 drivers
v000002b99c619c60_0 .net "reg_out2", 31 0, L_000002b99c593fd0;  1 drivers
v000002b99c61d670_0 .net "reg_write_control", 1 0, v000002b99c591fc0_0;  1 drivers
v000002b99c61d710_0 .net "rst", 0 0, v000002b99c61d7b0_0;  1 drivers
v000002b99c61e6b0_0 .net "write_enable", 0 0, v000002b99c591d40_0;  1 drivers
E_000002b99c5c83d0/0 .event anyedge, v000002b99c591fc0_0, v000002b99c61ab60_0, v000002b99c61b1a0_0, v000002b99c61ade0_0;
E_000002b99c5c83d0/1 .event anyedge, v000002b99c61b2e0_0;
E_000002b99c5c83d0 .event/or E_000002b99c5c83d0/0, E_000002b99c5c83d0/1;
L_000002b99c61d990 .part L_000002b99c593ef0, 15, 1;
LS_000002b99c61e930_0_0 .concat [ 1 1 1 1], L_000002b99c61d990, L_000002b99c61d990, L_000002b99c61d990, L_000002b99c61d990;
LS_000002b99c61e930_0_4 .concat [ 1 1 1 1], L_000002b99c61d990, L_000002b99c61d990, L_000002b99c61d990, L_000002b99c61d990;
LS_000002b99c61e930_0_8 .concat [ 1 1 1 1], L_000002b99c61d990, L_000002b99c61d990, L_000002b99c61d990, L_000002b99c61d990;
LS_000002b99c61e930_0_12 .concat [ 1 1 1 1], L_000002b99c61d990, L_000002b99c61d990, L_000002b99c61d990, L_000002b99c61d990;
L_000002b99c61e930 .concat [ 4 4 4 4], LS_000002b99c61e930_0_0, LS_000002b99c61e930_0_4, LS_000002b99c61e930_0_8, LS_000002b99c61e930_0_12;
L_000002b99c61ecf0 .part L_000002b99c593ef0, 0, 16;
L_000002b99c61e750 .concat [ 16 16 0 0], L_000002b99c61ecf0, L_000002b99c61e930;
L_000002b99c61d850 .part L_000002b99c593ef0, 20, 4;
L_000002b99c61ebb0 .part L_000002b99c593ef0, 16, 4;
L_000002b99c61ea70 .part L_000002b99c593ef0, 20, 4;
L_000002b99c61de90 .part L_000002b99c593ef0, 24, 8;
L_000002b99c61db70 .part L_000002b99c593ef0, 24, 8;
S_000002b99c54c150 .scope module, "control_inst" "control" 3 104, 4 7 0, S_000002b99c5a95f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "opcode";
    .port_info 3 /OUTPUT 1 "write_enable_memory";
    .port_info 4 /OUTPUT 1 "write_enable_reg";
    .port_info 5 /OUTPUT 2 "control_op";
    .port_info 6 /OUTPUT 1 "finaliza_execucao";
    .port_info 7 /OUTPUT 1 "jump_enable";
v000002b99c591980_0 .net "clk", 0 0, v000002b99c61eed0_0;  alias, 1 drivers
v000002b99c591fc0_0 .var "control_op", 1 0;
v000002b99c591b60_0 .var "finaliza_execucao", 0 0;
v000002b99c591ca0_0 .var "jump_enable", 0 0;
v000002b99c5913e0_0 .net "opcode", 7 0, L_000002b99c61db70;  1 drivers
v000002b99c5917a0_0 .net "rst", 0 0, v000002b99c61d7b0_0;  alias, 1 drivers
v000002b99c591d40_0 .var "write_enable_memory", 0 0;
v000002b99c591f20_0 .var "write_enable_reg", 0 0;
E_000002b99c5c8d10 .event anyedge, v000002b99c5917a0_0, v000002b99c5913e0_0;
S_000002b99c54c2e0 .scope module, "mem_inst" "memory" 3 81, 5 7 0, S_000002b99c5a95f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 32 "inst";
    .port_info 5 /INPUT 32 "read_data";
    .port_info 6 /INPUT 32 "add_write";
    .port_info 7 /INPUT 32 "data_write";
    .port_info 8 /OUTPUT 32 "data_out";
L_000002b99c593ef0 .functor BUFZ 32, L_000002b99c61df30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b99c594200 .functor BUFZ 32, L_000002b99c61e1b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b99c591480_0 .net *"_ivl_0", 31 0, L_000002b99c61df30;  1 drivers
v000002b99c591520_0 .net *"_ivl_3", 7 0, L_000002b99c61d530;  1 drivers
v000002b99c5915c0_0 .net *"_ivl_6", 31 0, L_000002b99c61e1b0;  1 drivers
v000002b99c591660_0 .net *"_ivl_9", 7 0, L_000002b99c61d0d0;  1 drivers
v000002b99c591840_0 .net "add_write", 31 0, L_000002b99c5937f0;  alias, 1 drivers
v000002b99c5918e0_0 .net "clk", 0 0, v000002b99c61eed0_0;  alias, 1 drivers
v000002b99c61b2e0_0 .net "data_out", 31 0, L_000002b99c594200;  alias, 1 drivers
v000002b99c61ade0_0 .net "data_write", 31 0, L_000002b99c593fd0;  alias, 1 drivers
v000002b99c61a200_0 .var/i "i", 31 0;
v000002b99c61b4c0_0 .net "inst", 31 0, L_000002b99c593ef0;  alias, 1 drivers
v000002b99c61ac00 .array "memoria", 63 0, 31 0;
v000002b99c619b20_0 .net "pc", 31 0, v000002b99c61b6a0_0;  1 drivers
v000002b99c619ee0_0 .net "read_data", 31 0, L_000002b99c593fd0;  alias, 1 drivers
v000002b99c619d00_0 .net "rst", 0 0, v000002b99c61d7b0_0;  alias, 1 drivers
v000002b99c61a840_0 .net "write_enable", 0 0, v000002b99c591d40_0;  alias, 1 drivers
E_000002b99c5c8b50 .event posedge, v000002b99c5917a0_0, v000002b99c591980_0;
E_000002b99c5c8e10 .event negedge, v000002b99c5917a0_0;
L_000002b99c61df30 .array/port v000002b99c61ac00, L_000002b99c61d530;
L_000002b99c61d530 .part v000002b99c61b6a0_0, 2, 8;
L_000002b99c61e1b0 .array/port v000002b99c61ac00, L_000002b99c61d0d0;
L_000002b99c61d0d0 .part L_000002b99c593fd0, 2, 8;
S_000002b99c5b63a0 .scope module, "reg_inst" "registradores" 3 68, 6 5 0, S_000002b99c5a95f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "add_reg1";
    .port_info 3 /INPUT 4 "add_reg2";
    .port_info 4 /INPUT 4 "add_reg_write";
    .port_info 5 /INPUT 32 "data_reg_write";
    .port_info 6 /INPUT 1 "enable_write";
    .port_info 7 /OUTPUT 32 "reg_out1";
    .port_info 8 /OUTPUT 32 "reg_out2";
L_000002b99c5937f0 .functor BUFZ 32, L_000002b99c61e7f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b99c593fd0 .functor BUFZ 32, L_000002b99c61e070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b99c61ae80_0 .net *"_ivl_0", 31 0, L_000002b99c61e7f0;  1 drivers
v000002b99c61af20_0 .net *"_ivl_10", 5 0, L_000002b99c61e110;  1 drivers
L_000002b99c6500d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b99c61afc0_0 .net *"_ivl_13", 1 0, L_000002b99c6500d0;  1 drivers
v000002b99c61b380_0 .net *"_ivl_2", 5 0, L_000002b99c61d170;  1 drivers
L_000002b99c650088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b99c619da0_0 .net *"_ivl_5", 1 0, L_000002b99c650088;  1 drivers
v000002b99c619f80_0 .net *"_ivl_8", 31 0, L_000002b99c61e070;  1 drivers
v000002b99c619e40_0 .net "add_reg1", 3 0, L_000002b99c61d850;  1 drivers
v000002b99c61a2a0_0 .net "add_reg2", 3 0, L_000002b99c61ebb0;  1 drivers
v000002b99c61a0c0_0 .net "add_reg_write", 3 0, L_000002b99c61ea70;  1 drivers
v000002b99c61a020_0 .net "clk", 0 0, v000002b99c61eed0_0;  alias, 1 drivers
v000002b99c61b740_0 .net "data_reg_write", 31 0, v000002b99c61a660_0;  1 drivers
v000002b99c61a700_0 .net "enable_write", 0 0, v000002b99c591f20_0;  alias, 1 drivers
v000002b99c619bc0_0 .var/i "i", 31 0;
v000002b99c61a160_0 .net "reg_out1", 31 0, L_000002b99c5937f0;  alias, 1 drivers
v000002b99c61aac0_0 .net "reg_out2", 31 0, L_000002b99c593fd0;  alias, 1 drivers
v000002b99c61a340 .array "registrador", 0 15, 31 0;
v000002b99c61a7a0_0 .net "rst", 0 0, v000002b99c61d7b0_0;  alias, 1 drivers
L_000002b99c61e7f0 .array/port v000002b99c61a340, L_000002b99c61d170;
L_000002b99c61d170 .concat [ 4 2 0 0], L_000002b99c61d850, L_000002b99c650088;
L_000002b99c61e070 .array/port v000002b99c61a340, L_000002b99c61e110;
L_000002b99c61e110 .concat [ 4 2 0 0], L_000002b99c61ebb0, L_000002b99c6500d0;
S_000002b99c5b6530 .scope module, "ula_inst" "ula" 3 95, 7 7 0, S_000002b99c5a95f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "opcode";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "out";
v000002b99c61a520_0 .net "A", 31 0, L_000002b99c5937f0;  alias, 1 drivers
v000002b99c61b060_0 .net "B", 31 0, L_000002b99c593fd0;  alias, 1 drivers
v000002b99c61a3e0_0 .net "clk", 0 0, v000002b99c61eed0_0;  alias, 1 drivers
v000002b99c61a480_0 .net "opcode", 7 0, L_000002b99c61de90;  1 drivers
v000002b99c61ab60_0 .var "out", 31 0;
E_000002b99c5c8e90 .event anyedge, v000002b99c61a480_0, v000002b99c591840_0, v000002b99c61ade0_0;
    .scope S_000002b99c5b63a0;
T_0 ;
    %wait E_000002b99c5c8b50;
    %load/vec4 v000002b99c61a7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b99c619bc0_0, 0, 32;
T_0.2 ;
    %load/vec4 v000002b99c619bc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002b99c619bc0_0;
    %store/vec4a v000002b99c61a340, 4, 0;
    %load/vec4 v000002b99c619bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b99c619bc0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b99c61a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002b99c61b740_0;
    %load/vec4 v000002b99c61a0c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000002b99c61a340, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002b99c54c2e0;
T_1 ;
    %wait E_000002b99c5c8e10;
    %vpi_call 5 25 "$readmemh", "program.mem", v000002b99c61ac00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002b99c54c2e0;
T_2 ;
    %wait E_000002b99c5c8b50;
    %load/vec4 v000002b99c619d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b99c61a200_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002b99c61a200_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002b99c61a200_0;
    %store/vec4a v000002b99c61ac00, 4, 0;
    %load/vec4 v000002b99c61a200_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b99c61a200_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002b99c61a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002b99c61ade0_0;
    %load/vec4 v000002b99c591840_0;
    %parti/s 8, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000002b99c61ac00, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002b99c5b6530;
T_3 ;
    %wait E_000002b99c5c8e90;
    %load/vec4 v000002b99c61a480_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b99c61ab60_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v000002b99c61a520_0;
    %load/vec4 v000002b99c61b060_0;
    %add;
    %store/vec4 v000002b99c61ab60_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v000002b99c61a520_0;
    %load/vec4 v000002b99c61b060_0;
    %sub;
    %store/vec4 v000002b99c61ab60_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v000002b99c61a520_0;
    %load/vec4 v000002b99c61b060_0;
    %and;
    %store/vec4 v000002b99c61ab60_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000002b99c61a520_0;
    %load/vec4 v000002b99c61b060_0;
    %or;
    %store/vec4 v000002b99c61ab60_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002b99c54c150;
T_4 ;
    %wait E_000002b99c5c8d10;
    %load/vec4 v000002b99c5917a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002b99c591fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591ca0_0, 0;
T_4.0 ;
    %load/vec4 v000002b99c5913e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002b99c591fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591ca0_0, 0;
    %jmp T_4.13;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b99c591f20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002b99c591fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591ca0_0, 0;
    %jmp T_4.13;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b99c591f20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002b99c591fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591ca0_0, 0;
    %jmp T_4.13;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b99c591d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b99c591f20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002b99c591fc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b99c591b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b99c591ca0_0, 0, 1;
    %jmp T_4.13;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b99c591d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002b99c591fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591ca0_0, 0;
    %jmp T_4.13;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002b99c591fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b99c591ca0_0, 0;
    %jmp T_4.13;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b99c591f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002b99c591fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591ca0_0, 0;
    %jmp T_4.13;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b99c591f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002b99c591fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591ca0_0, 0;
    %jmp T_4.13;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b99c591f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002b99c591fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591ca0_0, 0;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b99c591f20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002b99c591fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b99c591ca0_0, 0;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b99c591d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b99c591f20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002b99c591fc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b99c591b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b99c591ca0_0, 0, 1;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002b99c5a95f0;
T_5 ;
    %wait E_000002b99c5c83d0;
    %load/vec4 v000002b99c61d670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b99c61a660_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000002b99c61a980_0;
    %store/vec4 v000002b99c61a660_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000002b99c61b1a0_0;
    %store/vec4 v000002b99c61a660_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000002b99c619c60_0;
    %store/vec4 v000002b99c61a660_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000002b99c61aa20_0;
    %store/vec4 v000002b99c61a660_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002b99c5a95f0;
T_6 ;
    %wait E_000002b99c5c8b50;
    %load/vec4 v000002b99c61d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b99c61b6a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002b99c61b240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002b99c61b6a0_0;
    %assign/vec4 v000002b99c61b6a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002b99c61b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000002b99c61b6a0_0;
    %addi 4, 0, 32;
    %load/vec4 v000002b99c61b1a0_0;
    %add;
    %assign/vec4 v000002b99c61b6a0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000002b99c61b6a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002b99c61b6a0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002b99c5a9460;
T_7 ;
    %vpi_call 2 20 "$display", "                                        --- FLASCO COMPANY ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b99c61eed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b99c61d7b0_0, 0, 1;
    %vpi_call 2 23 "$monitor", "Time: %t | Reset: %b | PC: %h, Instruction: %h | ALU Out: %h", $time, v000002b99c61d7b0_0, v000002b99c61d350_0, v000002b99c61d490_0, v000002b99c61d3f0_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b99c61d7b0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000002b99c5a9460;
T_8 ;
    %delay 5, 0;
    %load/vec4 v000002b99c61eed0_0;
    %inv;
    %store/vec4 v000002b99c61eed0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_picoquickprocessor.v";
    "top.v";
    "control.v";
    "memory.v";
    "registradores.v";
    "ula.v";
