{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554899144336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554899144338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 13:25:44 2019 " "Processing started: Wed Apr 10 13:25:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554899144338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1554899144338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1554899144338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1554899145316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1554899145316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554899155340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554899155340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_drawPixel " "Found entity 1: VGA_drawPixel" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554899155351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554899155351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554899155360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554899155360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554899155370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554899155370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "FreqDiv.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FreqDiv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554899155380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554899155380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_clock " "Found entity 1: VGA_clock" {  } { { "VGAClock.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554899155391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1554899155391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1554899155447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_clock VGA_clock:VGAClk " "Elaborating entity \"VGA_clock\" for hierarchy \"VGA_clock:VGAClk\"" {  } { { "FPGA_MiniProject.v" "VGAClk" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1554899155453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGAClock.v(9) " "Verilog HDL assignment warning at VGAClock.v(9): truncated value with size 32 to match size of target (2)" {  } { { "VGAClock.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGAClock.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155457 "|FPGA_MiniProject|VGA_clock:VGAClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_drawPixel VGA_drawPixel:VGA " "Elaborating entity \"VGA_drawPixel\" for hierarchy \"VGA_drawPixel:VGA\"" {  } { { "FPGA_MiniProject.v" "VGA" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1554899155459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "screenPosition VGA_IP.v(29) " "Verilog HDL or VHDL warning at VGA_IP.v(29): object \"screenPosition\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1554899155460 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linePosition VGA_IP.v(30) " "Verilog HDL or VHDL warning at VGA_IP.v(30): object \"linePosition\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1554899155460 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_IP.v(77) " "Verilog HDL assignment warning at VGA_IP.v(77): truncated value with size 32 to match size of target (1)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155461 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(78) " "Verilog HDL assignment warning at VGA_IP.v(78): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155461 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(79) " "Verilog HDL assignment warning at VGA_IP.v(79): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155461 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(80) " "Verilog HDL assignment warning at VGA_IP.v(80): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155461 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_IP.v(82) " "Verilog HDL assignment warning at VGA_IP.v(82): truncated value with size 32 to match size of target (1)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155461 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(92) " "Verilog HDL assignment warning at VGA_IP.v(92): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155462 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(102) " "Verilog HDL assignment warning at VGA_IP.v(102): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155462 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(112) " "Verilog HDL assignment warning at VGA_IP.v(112): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155462 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(122) " "Verilog HDL assignment warning at VGA_IP.v(122): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155462 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(134) " "Verilog HDL assignment warning at VGA_IP.v(134): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155463 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(137) " "Verilog HDL assignment warning at VGA_IP.v(137): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155463 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(162) " "Verilog HDL assignment warning at VGA_IP.v(162): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155464 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(172) " "Verilog HDL assignment warning at VGA_IP.v(172): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155464 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(182) " "Verilog HDL assignment warning at VGA_IP.v(182): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155464 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(193) " "Verilog HDL assignment warning at VGA_IP.v(193): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/VGA_IP.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1554899155464 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1554899155707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554899155820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 13:25:55 2019 " "Processing ended: Wed Apr 10 13:25:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554899155820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554899155820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554899155820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1554899155820 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 20 s " "Quartus Prime Flow was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1554899156782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554899157538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554899157545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 13:25:57 2019 " "Processing started: Wed Apr 10 13:25:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554899157545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1554899157545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim FPGA_MiniProject FPGA_MiniProject " "Command: quartus_sh -t c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim FPGA_MiniProject FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1554899157545 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim FPGA_MiniProject FPGA_MiniProject " "Quartus(args): --rtl_sim FPGA_MiniProject FPGA_MiniProject" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1554899157545 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1554899157982 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1554899158207 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1554899158211 ""}
{ "Warning" "0" "" "Warning: File FPGA_MiniProject_run_msim_rtl_verilog.do already exists - backing up current file as FPGA_MiniProject_run_msim_rtl_verilog.do.bak" {  } {  } 0 0 "Warning: File FPGA_MiniProject_run_msim_rtl_verilog.do already exists - backing up current file as FPGA_MiniProject_run_msim_rtl_verilog.do.bak" 0 0 "Shell" 0 0 1554899158297 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/simulation/FPGA_MiniProject_run_msim_rtl_verilog.do" {  } { { "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/simulation/FPGA_MiniProject_run_msim_rtl_verilog.do" "0" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/simulation/FPGA_MiniProject_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/simulation/FPGA_MiniProject_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1554899158352 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1554899158358 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1554899158360 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1554899158362 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject_nativelink_simulation.rpt" {  } { { "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject_nativelink_simulation.rpt" "0" { Text "M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file M:/MASTERS/FPGA/FPGA_WS/FPGA_MiniProject/FPGA_MiniProject_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1554899158362 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1554899158363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554899158364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 13:25:58 2019 " "Processing ended: Wed Apr 10 13:25:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554899158364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554899158364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554899158364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1554899158364 ""}
