# Open Source VHDL Verification Methodology (OSVVM) 
Open Source VHDL Verification Methodology (OSVVM) reduces the complexity of your verification task by providing utility and model libraries.  


## The OSVVM Utility Library
The OSVVM utility library offers the same capabilities as those provided by other verification languages (such as SystemVerilog and UVM):

<ul>
	<li>Transaction-Level Modeling</li>
	<li>Constrained Random test generation</li>
	<li>Functional Coverage with hooks for UCIS coverage database integration</li>
	<li>Intelligent Coverage Random test generation</li>
	<li>Utilities for testbench process synchronization generation</li>
	<li>Utilities for clock and reset generation</li>
	<li>Transcript files</li>
	<li>Error logging and reporting - Alerts and Affirmations</li>
	<li>Message filtering - Logs</li>
	<li>Scoreboards and FIFOs (data structures for verification)</li>
	<li>Memory models</li>
</ul>

## The OSVVM Model Library
The OSVVM model library provides off the shelf models for:

<ul>
	<li>AXI4 Lite Master 
  <li>AXI4 Lite  Slave transactor model</li>
	<li>AXI Stream Master</li>
	<li>AXI Stream Slave</li>
	<li>UART Transmitter (aka master) - with error injection</li>
	<li>UART Transmitter (aka slave) - with error injection</li>
</ul>
