
@Article{	  Hsieh2018,
  author	= {Hsieh, Shih-An and Wang, Ying-Hsu and Shen, Ting-Yu and
		  Huang, Kuan-Yen and Pai, Chia-Cheng and Chen, Tsai-Chieh
		  and Li, James Chien-Mo},
  journal	= {IEEE Trans. Comput. Des. Integr. Circuits Syst.},
  title		= {{DR-scan: Dual-rail Asynchronous Scan DfT and ATPG}},
  url		= {http://ieeexplore.ieee.org/stamp/stamp.jsp?tp={\&}arnumber=8279530},
  year		= {2018}
}

@InProceedings{	  Huang2017,
  author	= {Huang, Kuan Yen and Shen, Ting Yu and Li, Chien Mo},
  booktitle	= {Proc. - Des. Autom. Conf.},
  doi		= {10.1145/3061639.3062325},
  isbn		= {9781450349277},
  issn		= {0738100X},
  keywords	= {Asynchronous circuits,Automatic test pattern
		  generation,Design for testability,Dual-rail},
  month		= jun,
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{Test Methodology for Dual-rail Asynchronous Circuits}},
  volume	= {Part 12828},
  year		= {2017}
}

@InProceedings{	  Kondratyev2002a,
  author	= {Kondratyev, Alex and Sorensen, Lief and Streich, Amy},
  booktitle	= {Proc. Eighth Int. Symp. Asynchronous Circuits Syst.},
  doi		= {10.1109/ASYNC.2002.1000307},
  isbn		= {0-7695-1540-1},
  issn		= {1522-8681},
  title		= {{Testing of asynchronous designs by "inappropriate" means.
		  Synchronous approach}},
  url		= {http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.108.3738{\&}rep=rep1{\&}type=pdf},
  year		= {2002}
}

@InProceedings{	  Nemati2016,
  author	= {Nemati, Nastaran and Reed, Mark C. and Fant, Karl and
		  Beckett, Paul},
  booktitle	= {Proc. - IEEE Int. Symp. Circuits Syst.},
  doi		= {10.1109/ISCAS.2016.7527348},
  isbn		= {9781479953400},
  issn		= {02714310},
  title		= {{Asynchronous interleaved scan architecture for on-line
		  built-in self-test of null convention logic}},
  volume	= {2016-July},
  year		= {2016}
}

@Article{	  Nemati2018,
  author	= {Nemati, Nastaran and Beckett, Paul and Reed, Mark C. and
		  Fant, Karl},
  doi		= {10.1109/TETC.2016.2593628},
  issn		= {2168-6750},
  journal	= {IEEE Trans. Emerg. Top. Comput.},
  month		= oct,
  number	= {4},
  pages		= {460--473},
  title		= {{Clock-Less DFT-Less Test Strategy for Null Convention
		  Logic}},
  url		= {https://ieeexplore.ieee.org/document/7519054/},
  volume	= {6},
  year		= {2018}
}

@InProceedings{	  Petlin1995,
  author	= {Petlin, O. A. and Furber, S. B.},
  booktitle	= {Proc. IEEE VLSI Test Symp.},
  doi		= {10.1109/vtest.1995.512652},
  pages		= {296--301},
  title		= {{Scan testing of micropipelines}},
  year		= {1995}
}

@InProceedings{	  Petlin1996,
  author	= {Petlin, O.A.},
  booktitle	= {IEE Colloq. Des. Test Asynchronous Syst.},
  doi		= {10.1049/ic:19960250},
  pages		= {5--5},
  publisher	= {IEE},
  title		= {{Design for testability of an asynchronous adder}},
  url		= {http://digital-library.theiet.org/content/conferences/10.1049/ic_19960250},
  volume	= {1996},
  year		= {1996}
}
