Timing Violation Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Thu Jul 22 13:24:56 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.994
  Slack (ns):              0.997
  Arrival (ns):           14.007
  Required (ns):          15.004
  Operating Conditions: slow_lv_ht

Path 2
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.918
  Slack (ns):              1.001
  Arrival (ns):           13.922
  Required (ns):          14.923
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.953
  Slack (ns):              1.002
  Arrival (ns):           13.966
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.954
  Slack (ns):              1.012
  Arrival (ns):           13.960
  Required (ns):          14.972
  Operating Conditions: slow_lv_ht

Path 5
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.927
  Slack (ns):              1.028
  Arrival (ns):           13.940
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 6
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.923
  Slack (ns):              1.030
  Arrival (ns):           13.936
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 7
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.930
  Slack (ns):              1.031
  Arrival (ns):           13.934
  Required (ns):          14.965
  Operating Conditions: slow_lv_ht

Path 8
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl1l1_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAlO10_Z[11]:D
  Delay (ns):              3.851
  Slack (ns):              1.034
  Arrival (ns):           13.892
  Required (ns):          14.926
  Operating Conditions: slow_lv_ht

Path 9
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.923
  Slack (ns):              1.038
  Arrival (ns):           13.927
  Required (ns):          14.965
  Operating Conditions: slow_lv_ht

Path 10
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[50]:EN
  Delay (ns):              3.507
  Slack (ns):              1.042
  Arrival (ns):           13.779
  Required (ns):          14.821
  Operating Conditions: slow_lv_ht

Path 11
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[48]:EN
  Delay (ns):              3.507
  Slack (ns):              1.042
  Arrival (ns):           13.779
  Required (ns):          14.821
  Operating Conditions: slow_lv_ht

Path 12
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[47]:EN
  Delay (ns):              3.507
  Slack (ns):              1.042
  Arrival (ns):           13.779
  Required (ns):          14.821
  Operating Conditions: slow_lv_ht

Path 13
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[51]:EN
  Delay (ns):              3.506
  Slack (ns):              1.043
  Arrival (ns):           13.778
  Required (ns):          14.821
  Operating Conditions: slow_lv_ht

Path 14
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[49]:EN
  Delay (ns):              3.506
  Slack (ns):              1.043
  Arrival (ns):           13.778
  Required (ns):          14.821
  Operating Conditions: slow_lv_ht

Path 15
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[40]:EN
  Delay (ns):              3.506
  Slack (ns):              1.043
  Arrival (ns):           13.778
  Required (ns):          14.821
  Operating Conditions: slow_lv_ht

Path 16
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.913
  Slack (ns):              1.049
  Arrival (ns):           13.919
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 17
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.942
  Slack (ns):              1.049
  Arrival (ns):           13.955
  Required (ns):          15.004
  Operating Conditions: slow_lv_ht

Path 18
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.933
  Slack (ns):              1.058
  Arrival (ns):           13.946
  Required (ns):          15.004
  Operating Conditions: slow_lv_ht

Path 19
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59]:EN
  Delay (ns):              3.469
  Slack (ns):              1.061
  Arrival (ns):           13.741
  Required (ns):          14.802
  Operating Conditions: slow_lv_ht

Path 20
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[65]:EN
  Delay (ns):              3.469
  Slack (ns):              1.062
  Arrival (ns):           13.741
  Required (ns):          14.803
  Operating Conditions: slow_lv_ht

Path 21
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[63]:EN
  Delay (ns):              3.468
  Slack (ns):              1.062
  Arrival (ns):           13.740
  Required (ns):          14.802
  Operating Conditions: slow_lv_ht

Path 22
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[62]:EN
  Delay (ns):              3.469
  Slack (ns):              1.062
  Arrival (ns):           13.741
  Required (ns):          14.803
  Operating Conditions: slow_lv_ht

Path 23
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[56]:EN
  Delay (ns):              3.469
  Slack (ns):              1.062
  Arrival (ns):           13.741
  Required (ns):          14.803
  Operating Conditions: slow_lv_ht

Path 24
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[31]:EN
  Delay (ns):              3.467
  Slack (ns):              1.062
  Arrival (ns):           13.739
  Required (ns):          14.801
  Operating Conditions: slow_lv_ht

Path 25
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[30]:EN
  Delay (ns):              3.467
  Slack (ns):              1.062
  Arrival (ns):           13.739
  Required (ns):          14.801
  Operating Conditions: slow_lv_ht

Path 26
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[35]:EN
  Delay (ns):              3.466
  Slack (ns):              1.063
  Arrival (ns):           13.738
  Required (ns):          14.801
  Operating Conditions: slow_lv_ht

Path 27
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[33]:EN
  Delay (ns):              3.466
  Slack (ns):              1.063
  Arrival (ns):           13.738
  Required (ns):          14.801
  Operating Conditions: slow_lv_ht

Path 28
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[28]:EN
  Delay (ns):              3.466
  Slack (ns):              1.063
  Arrival (ns):           13.738
  Required (ns):          14.801
  Operating Conditions: slow_lv_ht

Path 29
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.859
  Slack (ns):              1.063
  Arrival (ns):           13.860
  Required (ns):          14.923
  Operating Conditions: slow_lv_ht

Path 30
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.892
  Slack (ns):              1.063
  Arrival (ns):           13.905
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 31
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[29]:EN
  Delay (ns):              3.465
  Slack (ns):              1.064
  Arrival (ns):           13.737
  Required (ns):          14.801
  Operating Conditions: slow_lv_ht

Path 32
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.902
  Slack (ns):              1.064
  Arrival (ns):           13.908
  Required (ns):          14.972
  Operating Conditions: slow_lv_ht

Path 33
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.889
  Slack (ns):              1.066
  Arrival (ns):           13.902
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 34
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.933
  Slack (ns):              1.067
  Arrival (ns):           13.946
  Required (ns):          15.013
  Operating Conditions: slow_lv_ht

Path 35
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.930
  Slack (ns):              1.070
  Arrival (ns):           13.943
  Required (ns):          15.013
  Operating Conditions: slow_lv_ht

Path 36
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.893
  Slack (ns):              1.073
  Arrival (ns):           13.899
  Required (ns):          14.972
  Operating Conditions: slow_lv_ht

Path 37
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.887
  Slack (ns):              1.075
  Arrival (ns):           13.893
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 38
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[70]:EN
  Delay (ns):              3.437
  Slack (ns):              1.077
  Arrival (ns):           13.709
  Required (ns):          14.786
  Operating Conditions: slow_lv_ht

Path 39
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[69]:EN
  Delay (ns):              3.438
  Slack (ns):              1.077
  Arrival (ns):           13.710
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 40
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[71]:EN
  Delay (ns):              3.437
  Slack (ns):              1.078
  Arrival (ns):           13.709
  Required (ns):          14.787
  Operating Conditions: slow_lv_ht

Path 41
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.877
  Slack (ns):              1.078
  Arrival (ns):           13.890
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 42
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/qm_active_index[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/dowrite_attr[0]:SLn
  Delay (ns):              3.829
  Slack (ns):              1.079
  Arrival (ns):           13.845
  Required (ns):          14.924
  Operating Conditions: slow_lv_ht

Path 43
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.869
  Slack (ns):              1.084
  Arrival (ns):           13.882
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 44
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl1l1_rep:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAlO10_Z[10]:D
  Delay (ns):              3.799
  Slack (ns):              1.086
  Arrival (ns):           13.840
  Required (ns):          14.926
  Operating Conditions: slow_lv_ht

Path 45
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.866
  Slack (ns):              1.089
  Arrival (ns):           13.879
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 46
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.862
  Slack (ns):              1.091
  Arrival (ns):           13.875
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 47
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.863
  Slack (ns):              1.092
  Arrival (ns):           13.876
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 48
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.871
  Slack (ns):              1.093
  Arrival (ns):           13.872
  Required (ns):          14.965
  Operating Conditions: slow_lv_ht

Path 49
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.859
  Slack (ns):              1.094
  Arrival (ns):           13.872
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 50
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[9]:EN
  Delay (ns):              3.431
  Slack (ns):              1.100
  Arrival (ns):           13.703
  Required (ns):          14.803
  Operating Conditions: slow_lv_ht

Path 51
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[1]:EN
  Delay (ns):              3.431
  Slack (ns):              1.100
  Arrival (ns):           13.703
  Required (ns):          14.803
  Operating Conditions: slow_lv_ht

Path 52
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.864
  Slack (ns):              1.100
  Arrival (ns):           13.865
  Required (ns):          14.965
  Operating Conditions: slow_lv_ht

Path 53
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[0]:D
  Delay (ns):              3.821
  Slack (ns):              1.100
  Arrival (ns):           13.823
  Required (ns):          14.923
  Operating Conditions: slow_lv_ht

Path 54
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[2]:EN
  Delay (ns):              3.430
  Slack (ns):              1.101
  Arrival (ns):           13.702
  Required (ns):          14.803
  Operating Conditions: slow_lv_ht

Path 55
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[17]:EN
  Delay (ns):              3.430
  Slack (ns):              1.101
  Arrival (ns):           13.702
  Required (ns):          14.803
  Operating Conditions: slow_lv_ht

Path 56
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[15]:EN
  Delay (ns):              3.430
  Slack (ns):              1.101
  Arrival (ns):           13.702
  Required (ns):          14.803
  Operating Conditions: slow_lv_ht

Path 57
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.890
  Slack (ns):              1.101
  Arrival (ns):           13.903
  Required (ns):          15.004
  Operating Conditions: slow_lv_ht

Path 58
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.849
  Slack (ns):              1.106
  Arrival (ns):           13.862
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 59
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[37]:EN
  Delay (ns):              3.419
  Slack (ns):              1.108
  Arrival (ns):           13.691
  Required (ns):          14.799
  Operating Conditions: slow_lv_ht

Path 60
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.878
  Slack (ns):              1.113
  Arrival (ns):           13.891
  Required (ns):          15.004
  Operating Conditions: slow_lv_ht

Path 61
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[68]:EN
  Delay (ns):              3.394
  Slack (ns):              1.116
  Arrival (ns):           13.666
  Required (ns):          14.782
  Operating Conditions: slow_lv_ht

Path 62
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.883
  Slack (ns):              1.117
  Arrival (ns):           13.889
  Required (ns):          15.006
  Operating Conditions: slow_lv_ht

Path 63
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:D
  Delay (ns):              3.849
  Slack (ns):              1.117
  Arrival (ns):           13.855
  Required (ns):          14.972
  Operating Conditions: slow_lv_ht

Path 64
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.872
  Slack (ns):              1.119
  Arrival (ns):           13.885
  Required (ns):          15.004
  Operating Conditions: slow_lv_ht

Path 65
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.881
  Slack (ns):              1.119
  Arrival (ns):           13.894
  Required (ns):          15.013
  Operating Conditions: slow_lv_ht

Path 66
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.869
  Slack (ns):              1.122
  Arrival (ns):           13.882
  Required (ns):          15.004
  Operating Conditions: slow_lv_ht

Path 67
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[2]:D
  Delay (ns):              3.851
  Slack (ns):              1.123
  Arrival (ns):           13.855
  Required (ns):          14.978
  Operating Conditions: slow_lv_ht

Path 68
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[6]:D
  Delay (ns):              3.796
  Slack (ns):              1.123
  Arrival (ns):           13.800
  Required (ns):          14.923
  Operating Conditions: slow_lv_ht

Path 69
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.837
  Slack (ns):              1.125
  Arrival (ns):           13.843
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 70
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[61]:EN
  Delay (ns):              3.406
  Slack (ns):              1.128
  Arrival (ns):           13.678
  Required (ns):          14.806
  Operating Conditions: slow_lv_ht

Path 71
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[58]:EN
  Delay (ns):              3.406
  Slack (ns):              1.128
  Arrival (ns):           13.678
  Required (ns):          14.806
  Operating Conditions: slow_lv_ht

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/qm_active_index[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/dowrite_attr[0]:SLn
  Delay (ns):              3.780
  Slack (ns):              1.129
  Arrival (ns):           13.796
  Required (ns):          14.925
  Operating Conditions: slow_lv_ht

Path 73
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[3]:D
  Delay (ns):              3.833
  Slack (ns):              1.130
  Arrival (ns):           13.835
  Required (ns):          14.965
  Operating Conditions: slow_lv_ht

Path 74
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:D
  Delay (ns):              3.861
  Slack (ns):              1.131
  Arrival (ns):           13.874
  Required (ns):          15.005
  Operating Conditions: slow_lv_ht

Path 75
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[10]:D
  Delay (ns):              3.823
  Slack (ns):              1.132
  Arrival (ns):           13.836
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 76
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:D
  Delay (ns):              3.819
  Slack (ns):              1.134
  Arrival (ns):           13.832
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 77
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[0]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOllI[2]:D
  Delay (ns):              3.826
  Slack (ns):              1.137
  Arrival (ns):           13.828
  Required (ns):          14.965
  Operating Conditions: slow_lv_ht

Path 78
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOIOl[11]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAlI0I[6]:D
  Delay (ns):              3.780
  Slack (ns):              1.139
  Arrival (ns):           13.784
  Required (ns):          14.923
  Operating Conditions: slow_lv_ht

Path 79
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.816
  Slack (ns):              1.139
  Arrival (ns):           13.829
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 80
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[5]:EN
  Delay (ns):              3.381
  Slack (ns):              1.142
  Arrival (ns):           13.653
  Required (ns):          14.795
  Operating Conditions: slow_lv_ht

Path 81
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[9]:D
  Delay (ns):              3.813
  Slack (ns):              1.142
  Arrival (ns):           13.826
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 82
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[13]:EN
  Delay (ns):              3.380
  Slack (ns):              1.143
  Arrival (ns):           13.652
  Required (ns):          14.795
  Operating Conditions: slow_lv_ht

Path 83
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[7]:EN
  Delay (ns):              3.379
  Slack (ns):              1.144
  Arrival (ns):           13.651
  Required (ns):          14.795
  Operating Conditions: slow_lv_ht

Path 84
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[55]:EN
  Delay (ns):              3.390
  Slack (ns):              1.144
  Arrival (ns):           13.662
  Required (ns):          14.806
  Operating Conditions: slow_lv_ht

Path 85
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[16]:EN
  Delay (ns):              3.379
  Slack (ns):              1.144
  Arrival (ns):           13.651
  Required (ns):          14.795
  Operating Conditions: slow_lv_ht

Path 86
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[66]:EN
  Delay (ns):              3.389
  Slack (ns):              1.145
  Arrival (ns):           13.661
  Required (ns):          14.806
  Operating Conditions: slow_lv_ht

Path 87
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.808
  Slack (ns):              1.145
  Arrival (ns):           13.821
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 88
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[8]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:D
  Delay (ns):              3.821
  Slack (ns):              1.146
  Arrival (ns):           13.827
  Required (ns):          14.973
  Operating Conditions: slow_lv_ht

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/qm_active_index[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/dowrite_attr[0]:SLn
  Delay (ns):              3.760
  Slack (ns):              1.148
  Arrival (ns):           13.776
  Required (ns):          14.924
  Operating Conditions: slow_lv_ht

Path 90
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[6]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:D
  Delay (ns):              3.805
  Slack (ns):              1.148
  Arrival (ns):           13.818
  Required (ns):          14.966
  Operating Conditions: slow_lv_ht

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/qm_active_index[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/dowrite_attr[0]:SLn
  Delay (ns):              3.755
  Slack (ns):              1.152
  Arrival (ns):           13.772
  Required (ns):          14.924
  Operating Conditions: slow_lv_ht

Path 92
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[5]:D
  Delay (ns):              3.838
  Slack (ns):              1.153
  Arrival (ns):           13.851
  Required (ns):          15.004
  Operating Conditions: slow_lv_ht

Path 93
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[4]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[11]:D
  Delay (ns):              3.808
  Slack (ns):              1.154
  Arrival (ns):           13.814
  Required (ns):          14.968
  Operating Conditions: slow_lv_ht

Path 94
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[8]:EN
  Delay (ns):              3.377
  Slack (ns):              1.156
  Arrival (ns):           13.649
  Required (ns):          14.805
  Operating Conditions: slow_lv_ht

Path 95
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[12]:EN
  Delay (ns):              3.377
  Slack (ns):              1.156
  Arrival (ns):           13.649
  Required (ns):          14.805
  Operating Conditions: slow_lv_ht

Path 96
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[6]:EN
  Delay (ns):              3.376
  Slack (ns):              1.157
  Arrival (ns):           13.648
  Required (ns):          14.805
  Operating Conditions: slow_lv_ht

Path 97
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[4]:EN
  Delay (ns):              3.376
  Slack (ns):              1.157
  Arrival (ns):           13.648
  Required (ns):          14.805
  Operating Conditions: slow_lv_ht

Path 98
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[11]:EN
  Delay (ns):              3.376
  Slack (ns):              1.157
  Arrival (ns):           13.648
  Required (ns):          14.805
  Operating Conditions: slow_lv_ht

Path 99
  From: PCIe_EP_0/PCIex4_0/PCIE_1:AXI_CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[10]:EN
  Delay (ns):              3.375
  Slack (ns):              1.158
  Arrival (ns):           13.647
  Required (ns):          14.805
  Operating Conditions: slow_lv_ht

Path 100
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAIlOl[7]:D
  Delay (ns):              3.829
  Slack (ns):              1.162
  Arrival (ns):           13.842
  Required (ns):          15.004
  Operating Conditions: slow_lv_ht

