ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f1xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f1xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_it.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f1xx_it.c ****   *
  17:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_it.c ****   */
  19:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_it.c **** 
  21:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_it.c **** #include "main.h"
  23:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_it.c **** 
  28:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_it.c **** 
  31:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_it.c **** 
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f1xx_it.c **** 
  36:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f1xx_it.c **** 
  38:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f1xx_it.c **** 
  43:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_it.c **** 
  46:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_it.c **** 
  48:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_it.c **** 
  53:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f1xx_it.c **** 
  56:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f1xx_it.c **** 
  58:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim1;
  60:Core/Src/stm32f1xx_it.c **** 
  61:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  62:Core/Src/stm32f1xx_it.c **** 
  63:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  64:Core/Src/stm32f1xx_it.c **** 
  65:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  66:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  67:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f1xx_it.c **** /**
  69:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  70:Core/Src/stm32f1xx_it.c ****   */
  71:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  72:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 72 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  73:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74:Core/Src/stm32f1xx_it.c **** 
  75:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  77:Core/Src/stm32f1xx_it.c ****   while (1)
  34              		.loc 1 77 3 discriminator 1 view .LVU1
  78:Core/Src/stm32f1xx_it.c ****   {
  79:Core/Src/stm32f1xx_it.c ****   }
  35              		.loc 1 79 3 discriminator 1 view .LVU2
  77:Core/Src/stm32f1xx_it.c ****   {
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s 			page 3


  36              		.loc 1 77 9 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE65:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu softvfp
  49              	HardFault_Handler:
  50              	.LFB66:
  80:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  81:Core/Src/stm32f1xx_it.c **** }
  82:Core/Src/stm32f1xx_it.c **** 
  83:Core/Src/stm32f1xx_it.c **** /**
  84:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  85:Core/Src/stm32f1xx_it.c ****   */
  86:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  87:Core/Src/stm32f1xx_it.c **** {
  51              		.loc 1 87 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  88:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  89:Core/Src/stm32f1xx_it.c **** 
  90:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  91:Core/Src/stm32f1xx_it.c ****   while (1)
  58              		.loc 1 91 3 discriminator 1 view .LVU5
  92:Core/Src/stm32f1xx_it.c ****   {
  93:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  95:Core/Src/stm32f1xx_it.c ****   }
  59              		.loc 1 95 3 discriminator 1 view .LVU6
  91:Core/Src/stm32f1xx_it.c ****   {
  60              		.loc 1 91 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE66:
  65              		.section	.text.MemManage_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	MemManage_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu softvfp
  73              	MemManage_Handler:
  74              	.LFB67:
  96:Core/Src/stm32f1xx_it.c **** }
  97:Core/Src/stm32f1xx_it.c **** 
  98:Core/Src/stm32f1xx_it.c **** /**
  99:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 100:Core/Src/stm32f1xx_it.c ****   */
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s 			page 4


 101:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 102:Core/Src/stm32f1xx_it.c **** {
  75              		.loc 1 102 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 103:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 104:Core/Src/stm32f1xx_it.c **** 
 105:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f1xx_it.c ****   while (1)
  82              		.loc 1 106 3 discriminator 1 view .LVU9
 107:Core/Src/stm32f1xx_it.c ****   {
 108:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f1xx_it.c ****   }
  83              		.loc 1 110 3 discriminator 1 view .LVU10
 106:Core/Src/stm32f1xx_it.c ****   {
  84              		.loc 1 106 9 discriminator 1 view .LVU11
  85 0000 FEE7     		b	.L6
  86              		.cfi_endproc
  87              	.LFE67:
  89              		.section	.text.BusFault_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	BusFault_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	BusFault_Handler:
  98              	.LFB68:
 111:Core/Src/stm32f1xx_it.c **** }
 112:Core/Src/stm32f1xx_it.c **** 
 113:Core/Src/stm32f1xx_it.c **** /**
 114:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 115:Core/Src/stm32f1xx_it.c ****   */
 116:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 117:Core/Src/stm32f1xx_it.c **** {
  99              		.loc 1 117 1 view -0
 100              		.cfi_startproc
 101              		@ Volatile: function does not return.
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105              	.L8:
 118:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 119:Core/Src/stm32f1xx_it.c **** 
 120:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 121:Core/Src/stm32f1xx_it.c ****   while (1)
 106              		.loc 1 121 3 discriminator 1 view .LVU13
 122:Core/Src/stm32f1xx_it.c ****   {
 123:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 125:Core/Src/stm32f1xx_it.c ****   }
 107              		.loc 1 125 3 discriminator 1 view .LVU14
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s 			page 5


 121:Core/Src/stm32f1xx_it.c ****   {
 108              		.loc 1 121 9 discriminator 1 view .LVU15
 109 0000 FEE7     		b	.L8
 110              		.cfi_endproc
 111              	.LFE68:
 113              		.section	.text.UsageFault_Handler,"ax",%progbits
 114              		.align	1
 115              		.global	UsageFault_Handler
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu softvfp
 121              	UsageFault_Handler:
 122              	.LFB69:
 126:Core/Src/stm32f1xx_it.c **** }
 127:Core/Src/stm32f1xx_it.c **** 
 128:Core/Src/stm32f1xx_it.c **** /**
 129:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 130:Core/Src/stm32f1xx_it.c ****   */
 131:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 132:Core/Src/stm32f1xx_it.c **** {
 123              		.loc 1 132 1 view -0
 124              		.cfi_startproc
 125              		@ Volatile: function does not return.
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129              	.L10:
 133:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 134:Core/Src/stm32f1xx_it.c **** 
 135:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 136:Core/Src/stm32f1xx_it.c ****   while (1)
 130              		.loc 1 136 3 discriminator 1 view .LVU17
 137:Core/Src/stm32f1xx_it.c ****   {
 138:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32f1xx_it.c ****   }
 131              		.loc 1 140 3 discriminator 1 view .LVU18
 136:Core/Src/stm32f1xx_it.c ****   {
 132              		.loc 1 136 9 discriminator 1 view .LVU19
 133 0000 FEE7     		b	.L10
 134              		.cfi_endproc
 135              	.LFE69:
 137              		.section	.text.DebugMon_Handler,"ax",%progbits
 138              		.align	1
 139              		.global	DebugMon_Handler
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	DebugMon_Handler:
 146              	.LFB70:
 141:Core/Src/stm32f1xx_it.c **** }
 142:Core/Src/stm32f1xx_it.c **** 
 143:Core/Src/stm32f1xx_it.c **** /**
 144:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 145:Core/Src/stm32f1xx_it.c ****   */
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s 			page 6


 146:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 147:Core/Src/stm32f1xx_it.c **** {
 147              		.loc 1 147 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 148:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 149:Core/Src/stm32f1xx_it.c **** 
 150:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 151:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 152:Core/Src/stm32f1xx_it.c **** 
 153:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 154:Core/Src/stm32f1xx_it.c **** }
 152              		.loc 1 154 1 view .LVU21
 153 0000 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE70:
 157              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 158              		.align	1
 159              		.global	TIM1_UP_IRQHandler
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu softvfp
 165              	TIM1_UP_IRQHandler:
 166              	.LFB71:
 155:Core/Src/stm32f1xx_it.c **** 
 156:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 157:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 158:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 159:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 160:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 161:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 162:Core/Src/stm32f1xx_it.c **** 
 163:Core/Src/stm32f1xx_it.c **** /**
 164:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM1 update interrupt.
 165:Core/Src/stm32f1xx_it.c ****   */
 166:Core/Src/stm32f1xx_it.c **** void TIM1_UP_IRQHandler(void)
 167:Core/Src/stm32f1xx_it.c **** {
 167              		.loc 1 167 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171 0000 08B5     		push	{r3, lr}
 172              	.LCFI0:
 173              		.cfi_def_cfa_offset 8
 174              		.cfi_offset 3, -8
 175              		.cfi_offset 14, -4
 168:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_UP_IRQn 0 */
 169:Core/Src/stm32f1xx_it.c **** 
 170:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_UP_IRQn 0 */
 171:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 176              		.loc 1 171 3 view .LVU23
 177 0002 0248     		ldr	r0, .L14
 178 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 179              	.LVL0:
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s 			page 7


 172:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_UP_IRQn 1 */
 173:Core/Src/stm32f1xx_it.c **** 
 174:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_UP_IRQn 1 */
 175:Core/Src/stm32f1xx_it.c **** }
 180              		.loc 1 175 1 is_stmt 0 view .LVU24
 181 0008 08BD     		pop	{r3, pc}
 182              	.L15:
 183 000a 00BF     		.align	2
 184              	.L14:
 185 000c 00000000 		.word	htim1
 186              		.cfi_endproc
 187              	.LFE71:
 189              		.text
 190              	.Letext0:
 191              		.file 2 "/Users/dborn/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 192              		.file 3 "/Users/dborn/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 193              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f107xc.h"
 194              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 195              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 196              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
ARM GAS  /var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:16     .text.NMI_Handler:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:42     .text.HardFault_Handler:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:49     .text.HardFault_Handler:0000000000000000 HardFault_Handler
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:66     .text.MemManage_Handler:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:73     .text.MemManage_Handler:0000000000000000 MemManage_Handler
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:90     .text.BusFault_Handler:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:97     .text.BusFault_Handler:0000000000000000 BusFault_Handler
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:114    .text.UsageFault_Handler:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:121    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:138    .text.DebugMon_Handler:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:145    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:158    .text.TIM1_UP_IRQHandler:0000000000000000 $t
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:165    .text.TIM1_UP_IRQHandler:0000000000000000 TIM1_UP_IRQHandler
/var/folders/m5/4z4npxsx1wb4l_wt_3ldt0t40000gn/T//ccM73eWs.s:185    .text.TIM1_UP_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_TIM_IRQHandler
htim1
