vhdl util_reduced_logic_v1_00_a "E:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\util_reduced_logic_v1_00_a\hdl\vhdl\util_reduced_logic.vhd"
vhdl work "E:\Adam\Characterizing\default\dut_mb_v4lx60_template\hw\hdl\system_orgate_1_wrapper.vhd"
