--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_instructor_copy.twx cpu_instructor_copy.ncd -o
cpu_instructor_copy.twr cpu_instructor_copy.pcf -ucf nexys3.ucf

Design file:              cpu_instructor_copy.ncd
Physical constraint file: cpu_instructor_copy.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 378 paths analyzed, 87 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.335ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X15Y39.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_15 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.239 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_15 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.DQ      Tcko                  0.447   clock_divider.counter<15>
                                                       clock_divider.counter_15
    SLICE_X15Y41.D1      net (fanout=2)        0.630   clock_divider.counter<15>
    SLICE_X15Y41.D       Tilo                  0.259   GND_6_o_clock_divider.counter[25]_equal_163_o<25>2
                                                       GND_6_o_clock_divider.counter[25]_equal_163_o<25>3
    SLICE_X15Y39.A2      net (fanout=1)        1.064   GND_6_o_clock_divider.counter[25]_equal_163_o<25>2
    SLICE_X15Y39.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[25]_equal_163_o<25>5
    SLICE_X15Y39.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[25]_equal_163_o
    SLICE_X15Y39.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (1.305ns logic, 1.979ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_16 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.239 - 0.257)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_16 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.447   clock_divider.counter<19>
                                                       clock_divider.counter_16
    SLICE_X15Y41.D6      net (fanout=2)        0.452   clock_divider.counter<16>
    SLICE_X15Y41.D       Tilo                  0.259   GND_6_o_clock_divider.counter[25]_equal_163_o<25>2
                                                       GND_6_o_clock_divider.counter[25]_equal_163_o<25>3
    SLICE_X15Y39.A2      net (fanout=1)        1.064   GND_6_o_clock_divider.counter[25]_equal_163_o<25>2
    SLICE_X15Y39.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[25]_equal_163_o<25>5
    SLICE_X15Y39.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[25]_equal_163_o
    SLICE_X15Y39.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.305ns logic, 1.801ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_13 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.239 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_13 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.447   clock_divider.counter<15>
                                                       clock_divider.counter_13
    SLICE_X15Y41.D2      net (fanout=2)        0.433   clock_divider.counter<13>
    SLICE_X15Y41.D       Tilo                  0.259   GND_6_o_clock_divider.counter[25]_equal_163_o<25>2
                                                       GND_6_o_clock_divider.counter[25]_equal_163_o<25>3
    SLICE_X15Y39.A2      net (fanout=1)        1.064   GND_6_o_clock_divider.counter[25]_equal_163_o<25>2
    SLICE_X15Y39.A       Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[25]_equal_163_o<25>5
    SLICE_X15Y39.CE      net (fanout=1)        0.285   GND_6_o_clock_divider.counter[25]_equal_163_o
    SLICE_X15Y39.CLK     Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (1.305ns logic, 1.782ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_25 (SLICE_X14Y44.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.564ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.248 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X14Y39.A2      net (fanout=2)        1.036   clock_divider.counter<4>
    SLICE_X14Y39.COUT    Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X14Y44.CLK     Tcinck                0.304   clock_divider.counter<25>
                                                       Mcount_clock_divider.counter_xor<25>
                                                       clock_divider.counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (1.434ns logic, 1.130ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_7 (FF)
  Destination:          clock_divider.counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.248 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_7 to clock_divider.counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.DQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_7
    SLICE_X14Y39.D3      net (fanout=2)        0.834   clock_divider.counter<7>
    SLICE_X14Y39.COUT    Topcyd                0.261   clock_divider.counter<7>
                                                       clock_divider.counter<7>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X14Y44.CLK     Tcinck                0.304   clock_divider.counter<25>
                                                       Mcount_clock_divider.counter_xor<25>
                                                       clock_divider.counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (1.316ns logic, 0.928ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.002ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.248 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X14Y38.A5      net (fanout=2)        0.395   clock_divider.counter<0>
    SLICE_X14Y38.COUT    Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X14Y39.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.COUT    Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X14Y44.CLK     Tcinck                0.304   clock_divider.counter<25>
                                                       Mcount_clock_divider.counter_xor<25>
                                                       clock_divider.counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (1.510ns logic, 0.492ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_23 (SLICE_X14Y43.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.495ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.246 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X14Y39.A2      net (fanout=2)        1.036   clock_divider.counter<4>
    SLICE_X14Y39.COUT    Topcya                0.379   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.CLK     Tcinck                0.314   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
                                                       clock_divider.counter_23
    -------------------------------------------------  ---------------------------
    Total                                      2.495ns (1.368ns logic, 1.127ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_7 (FF)
  Destination:          clock_divider.counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.246 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_7 to clock_divider.counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.DQ      Tcko                  0.447   clock_divider.counter<7>
                                                       clock_divider.counter_7
    SLICE_X14Y39.D3      net (fanout=2)        0.834   clock_divider.counter<7>
    SLICE_X14Y39.COUT    Topcyd                0.261   clock_divider.counter<7>
                                                       clock_divider.counter<7>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.CLK     Tcinck                0.314   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
                                                       clock_divider.counter_23
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (1.250ns logic, 0.925ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.933ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.246 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.AQ      Tcko                  0.447   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X14Y38.A5      net (fanout=2)        0.395   clock_divider.counter<0>
    SLICE_X14Y38.COUT    Topcya                0.379   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X14Y39.COUT    Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.CIN     net (fanout=1)        0.082   Mcount_clock_divider.counter_cy<7>
    SLICE_X14Y40.COUT    Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X14Y41.COUT    Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X14Y42.COUT    Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.CIN     net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X14Y43.CLK     Tcinck                0.314   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
                                                       clock_divider.counter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (1.444ns logic, 0.489ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X15Y39.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.CQ      Tcko                  0.198   cpu_clock
                                                       cpu_clock
    SLICE_X15Y39.C5      net (fanout=2)        0.060   cpu_clock
    SLICE_X15Y39.CLK     Tah         (-Th)    -0.215   cpu_clock
                                                       cpu_clock_INV_46_o1_INV_0
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.413ns logic, 0.060ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X14Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_1 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.BQ      Tcko                  0.234   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X14Y38.B5      net (fanout=2)        0.063   clock_divider.counter<1>
    SLICE_X14Y38.CLK     Tah         (-Th)    -0.237   clock_divider.counter<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_cy<3>
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_9 (SLICE_X14Y40.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_9 (FF)
  Destination:          clock_divider.counter_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_9 to clock_divider.counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y40.BQ      Tcko                  0.234   clock_divider.counter<11>
                                                       clock_divider.counter_9
    SLICE_X14Y40.B5      net (fanout=2)        0.063   clock_divider.counter<9>
    SLICE_X14Y40.CLK     Tah         (-Th)    -0.237   clock_divider.counter<11>
                                                       clock_divider.counter<9>_rt
                                                       Mcount_clock_divider.counter_cy<11>
                                                       clock_divider.counter_9
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X14Y38.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_1/SR
  Location pin: SLICE_X14Y38.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.335|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 378 paths, 0 nets, and 73 connections

Design statistics:
   Minimum period:   3.335ns{1}   (Maximum frequency: 299.850MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 04 01:11:34 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



