

================================================================
== Vivado HLS Report for 'merlin_memcpy_4_0'
================================================================
* Date:           Thu Dec 12 01:07:41 2019

* Version:        2019.1.op (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        gcnconv_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.920|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  216740|  216740|  216740|  216740|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+--------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- merlinL4  |  216738|  216738|        10|          1|          1|  216730|    yes   |
        +------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     2286|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       75|    -|
|Register             |        0|      -|      749|       64|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      749|     2425|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |add_ln112_fu_134_p2                |     +    |      0|  0|    59|          59|          59|
    |i_fu_111_p2                        |     +    |      0|  0|    18|          18|           1|
    |ap_block_state10_pp0_stage0_iter8  |    and   |      0|  0|     2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|     2|           1|           1|
    |ap_ext_blocking_cur_n              |    and   |      0|  0|     2|           1|           1|
    |ap_ext_blocking_n                  |    and   |      0|  0|     2|           1|           2|
    |ap_int_blocking_n                  |    and   |      0|  0|     2|           2|           2|
    |ap_str_blocking_n                  |    and   |      0|  0|     2|           2|           2|
    |icmp_ln107_fu_105_p2               |   icmp   |      0|  0|    20|          18|          17|
    |lshr_ln112_fu_171_p2               |   lshr   |      0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|     2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|     2|           2|           1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0|  2286|         619|         602|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_97_p4  |   9|          2|   18|         36|
    |i_0_reg_93                   |   9|          2|   18|         36|
    |src_blk_n_AR                 |   9|          2|    1|          2|
    |src_blk_n_R                  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  75|         16|   41|         84|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln112_reg_195        |   59|   0|   59|          0|
    |ap_CS_fsm                |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9  |    1|   0|    1|          0|
    |i_0_reg_93               |   18|   0|   18|          0|
    |i_reg_190                |   18|   0|   18|          0|
    |icmp_ln107_reg_186       |    1|   0|    1|          0|
    |src_addr_read_reg_206    |  512|   0|  512|          0|
    |i_0_reg_93               |   64|  32|   18|          0|
    |icmp_ln107_reg_186       |   64|  32|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  749|  64|  640|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | merlin_memcpy_4.0 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | merlin_memcpy_4.0 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | merlin_memcpy_4.0 | return value |
|ap_done             | out |    1| ap_ctrl_hs | merlin_memcpy_4.0 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | merlin_memcpy_4.0 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | merlin_memcpy_4.0 | return value |
|ap_ext_blocking_n   | out |    1| ap_ctrl_hs | merlin_memcpy_4.0 | return value |
|ap_str_blocking_n   | out |    1| ap_ctrl_hs | merlin_memcpy_4.0 | return value |
|ap_int_blocking_n   | out |    1| ap_ctrl_hs | merlin_memcpy_4.0 | return value |
|dst_address0        | out |   18|  ap_memory |        dst        |     array    |
|dst_ce0             | out |    1|  ap_memory |        dst        |     array    |
|dst_we0             | out |    1|  ap_memory |        dst        |     array    |
|dst_d0              | out |   32|  ap_memory |        dst        |     array    |
|m_axi_src_AWVALID   | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_AWREADY   |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_AWADDR    | out |   64|    m_axi   |        src        |    pointer   |
|m_axi_src_AWID      | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_AWLEN     | out |   32|    m_axi   |        src        |    pointer   |
|m_axi_src_AWSIZE    | out |    3|    m_axi   |        src        |    pointer   |
|m_axi_src_AWBURST   | out |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_AWLOCK    | out |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_AWCACHE   | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_AWPROT    | out |    3|    m_axi   |        src        |    pointer   |
|m_axi_src_AWQOS     | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_AWREGION  | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_AWUSER    | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_WVALID    | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_WREADY    |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_WDATA     | out |  512|    m_axi   |        src        |    pointer   |
|m_axi_src_WSTRB     | out |   64|    m_axi   |        src        |    pointer   |
|m_axi_src_WLAST     | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_WID       | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_WUSER     | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_ARVALID   | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_ARREADY   |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_ARADDR    | out |   64|    m_axi   |        src        |    pointer   |
|m_axi_src_ARID      | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_ARLEN     | out |   32|    m_axi   |        src        |    pointer   |
|m_axi_src_ARSIZE    | out |    3|    m_axi   |        src        |    pointer   |
|m_axi_src_ARBURST   | out |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_ARLOCK    | out |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_ARCACHE   | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_ARPROT    | out |    3|    m_axi   |        src        |    pointer   |
|m_axi_src_ARQOS     | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_ARREGION  | out |    4|    m_axi   |        src        |    pointer   |
|m_axi_src_ARUSER    | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RVALID    |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RREADY    | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RDATA     |  in |  512|    m_axi   |        src        |    pointer   |
|m_axi_src_RLAST     |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RID       |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RUSER     |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_RRESP     |  in |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_BVALID    |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_BREADY    | out |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_BRESP     |  in |    2|    m_axi   |        src        |    pointer   |
|m_axi_src_BID       |  in |    1|    m_axi   |        src        |    pointer   |
|m_axi_src_BUSER     |  in |    1|    m_axi   |        src        |    pointer   |
|src_offset          |  in |   58|   ap_none  |     src_offset    |    scalar    |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_offset_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %src_offset)"   --->   Operation 13 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %src, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 216730, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "br label %1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:107]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.82>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i18 [ 0, %0 ], [ %i, %merlinL4 ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.69ns)   --->   "%icmp_ln107 = icmp eq i18 %i_0, -45414" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:107]   --->   Operation 17 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 216730, i64 216730, i64 216730)"   --->   Operation 18 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.58ns)   --->   "%i = add i18 %i_0, 1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:107]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %2, label %merlinL4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:107]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %i_0, i32 4, i32 17)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 21 'partselect' 'tmp_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i14 %tmp_1 to i59" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 22 'zext' 'zext_ln112' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i58 %src_offset_read to i59" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 23 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln112 = add i59 %zext_ln112, %zext_ln112_1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 24 'add' 'add_ln112' <Predicate = (!icmp_ln107)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i59 %add_ln112 to i64" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 25 'zext' 'zext_ln112_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i512* %src, i64 %zext_ln112_2" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 26 'getelementptr' 'src_addr' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 27 [7/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 27 'readreq' 'src_load_req' <Predicate = (!icmp_ln107)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 28 [6/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 28 'readreq' 'src_load_req' <Predicate = (!icmp_ln107)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 29 [5/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 29 'readreq' 'src_load_req' <Predicate = (!icmp_ln107)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 30 [4/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 30 'readreq' 'src_load_req' <Predicate = (!icmp_ln107)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 31 [3/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 31 'readreq' 'src_load_req' <Predicate = (!icmp_ln107)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 32 [2/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 32 'readreq' 'src_load_req' <Predicate = (!icmp_ln107)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 33 [1/7] (2.92ns)   --->   "%src_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_addr, i32 1)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 33 'readreq' 'src_load_req' <Predicate = (!icmp_ln107)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 34 [1/1] (2.92ns)   --->   "%src_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %src_addr)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 34 'read' 'src_addr_read' <Predicate = (!icmp_ln107)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.60>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i18 %i_0 to i64" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:107]   --->   Operation 35 'zext' 'zext_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str29) nounwind" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:107]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str29)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:107]   --->   Operation 37 'specregionbegin' 'tmp' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:109]   --->   Operation 38 'specpipeline' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i18 %i_0 to i4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 39 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln112, i5 0)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 40 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%empty = zext i9 %tmp_2 to i512" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 41 'zext' 'empty' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (1.44ns)   --->   "%lshr_ln112 = lshr i512 %src_addr_read, %empty" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 42 'lshr' 'lshr_ln112' <Predicate = (!icmp_ln107)> <Delay = 1.44> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln112_1 = trunc i512 %lshr_ln112 to i32" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 43 'trunc' 'trunc_ln112_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr [216730 x i32]* %dst, i64 0, i64 %zext_ln107" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 44 'getelementptr' 'dst_addr' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (1.15ns)   --->   "store i32 %trunc_ln112_1, i32* %dst_addr, align 4" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:112]   --->   Operation 45 'store' <Predicate = (!icmp_ln107)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 62> <RAM>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str29, i32 %tmp)" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:113]   --->   Operation 46 'specregionend' 'empty_21' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:107]   --->   Operation 47 'br' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [/home/centos/CS_259/Project/GCN_FPGA/src/merlin/.merlin_prj/run/implement/exec/hls/__merlinkernel_gcnconv_kernel.cpp:114]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_offset_read       (read             ) [ 0011111111110]
specinterface_ln0     (specinterface    ) [ 0000000000000]
br_ln107              (br               ) [ 0111111111110]
i_0                   (phi              ) [ 0011111111110]
icmp_ln107            (icmp             ) [ 0011111111110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
i                     (add              ) [ 0111111111110]
br_ln107              (br               ) [ 0000000000000]
tmp_1                 (partselect       ) [ 0000000000000]
zext_ln112            (zext             ) [ 0000000000000]
zext_ln112_1          (zext             ) [ 0000000000000]
add_ln112             (add              ) [ 0011000000000]
zext_ln112_2          (zext             ) [ 0000000000000]
src_addr              (getelementptr    ) [ 0010111111100]
src_load_req          (readreq          ) [ 0000000000000]
src_addr_read         (read             ) [ 0010000000010]
zext_ln107            (zext             ) [ 0000000000000]
specloopname_ln107    (specloopname     ) [ 0000000000000]
tmp                   (specregionbegin  ) [ 0000000000000]
specpipeline_ln109    (specpipeline     ) [ 0000000000000]
trunc_ln112           (trunc            ) [ 0000000000000]
tmp_2                 (bitconcatenate   ) [ 0000000000000]
empty                 (zext             ) [ 0000000000000]
lshr_ln112            (lshr             ) [ 0000000000000]
trunc_ln112_1         (trunc            ) [ 0000000000000]
dst_addr              (getelementptr    ) [ 0000000000000]
store_ln112           (store            ) [ 0000000000000]
empty_21              (specregionend    ) [ 0000000000000]
br_ln107              (br               ) [ 0111111111110]
ret_ln114             (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="src_offset_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="58" slack="0"/>
<pin id="64" dir="0" index="1" bw="58" slack="0"/>
<pin id="65" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_readreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="512" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="src_load_req/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="src_addr_read_read_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="512" slack="0"/>
<pin id="77" dir="0" index="1" bw="512" slack="7"/>
<pin id="78" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_addr_read/10 "/>
</bind>
</comp>

<comp id="80" class="1004" name="dst_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="18" slack="0"/>
<pin id="84" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/11 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln112_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="18" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/11 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_0_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="18" slack="1"/>
<pin id="95" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_0_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="18" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln107_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="18" slack="0"/>
<pin id="107" dir="0" index="1" bw="18" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="18" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="18" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="0" index="3" bw="6" slack="0"/>
<pin id="122" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln112_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln112_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="58" slack="1"/>
<pin id="133" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln112_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="58" slack="0"/>
<pin id="137" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln112_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="59" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="src_addr_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln107_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="18" slack="9"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/11 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln112_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="18" slack="9"/>
<pin id="157" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/11 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="167" class="1004" name="empty_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="lshr_ln112_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="512" slack="1"/>
<pin id="173" dir="0" index="1" bw="9" slack="0"/>
<pin id="174" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln112/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln112_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="512" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112_1/11 "/>
</bind>
</comp>

<comp id="181" class="1005" name="src_offset_read_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="58" slack="1"/>
<pin id="183" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="186" class="1005" name="icmp_ln107_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="18" slack="0"/>
<pin id="192" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="add_ln112_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="59" slack="1"/>
<pin id="197" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="200" class="1005" name="src_addr_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="512" slack="1"/>
<pin id="202" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="206" class="1005" name="src_addr_read_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="512" slack="1"/>
<pin id="208" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="58" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="109"><net_src comp="97" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="97" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="97" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="130"><net_src comp="117" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="127" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="153"><net_src comp="93" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="158"><net_src comp="93" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="184"><net_src comp="62" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="189"><net_src comp="105" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="111" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="198"><net_src comp="134" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="203"><net_src comp="143" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="209"><net_src comp="75" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="171" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {11 }
	Port: src | {}
 - Input state : 
	Port: merlin_memcpy_4.0 : src | {3 4 5 6 7 8 9 10 }
	Port: merlin_memcpy_4.0 : src_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln107 : 1
		i : 1
		br_ln107 : 2
		tmp_1 : 1
		zext_ln112 : 2
		add_ln112 : 3
	State 3
		src_addr : 1
		src_load_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_2 : 1
		empty : 2
		lshr_ln112 : 3
		trunc_ln112_1 : 4
		dst_addr : 1
		store_ln112 : 5
		empty_21 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln112_fu_171     |    0    |   2171  |
|----------|----------------------------|---------|---------|
|    add   |          i_fu_111          |    0    |    18   |
|          |      add_ln112_fu_134      |    0    |    58   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln107_fu_105     |    0    |    20   |
|----------|----------------------------|---------|---------|
|   read   | src_offset_read_read_fu_62 |    0    |    0    |
|          |  src_addr_read_read_fu_75  |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_68     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_1_fu_117        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln112_fu_127     |    0    |    0    |
|          |     zext_ln112_1_fu_131    |    0    |    0    |
|   zext   |     zext_ln112_2_fu_140    |    0    |    0    |
|          |      zext_ln107_fu_150     |    0    |    0    |
|          |        empty_fu_167        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln112_fu_155     |    0    |    0    |
|          |    trunc_ln112_1_fu_176    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_2_fu_159        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   2267  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln112_reg_195   |   59   |
|       i_0_reg_93      |   18   |
|       i_reg_190       |   18   |
|   icmp_ln107_reg_186  |    1   |
| src_addr_read_reg_206 |   512  |
|    src_addr_reg_200   |   512  |
|src_offset_read_reg_181|   58   |
+-----------------------+--------+
|         Total         |  1178  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_68 |  p1  |   2  |  512 |  1024  ||    9    |
|     i_0_reg_93    |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1060  ||  1.206  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2267  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |  1178  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1178  |  2285  |
+-----------+--------+--------+--------+
