// Seed: 3037004857
module module_0 (
    input uwire id_0,
    input wire id_1,
    output uwire id_2,
    input wor id_3,
    input tri0 id_4,
    output wor id_5,
    output uwire id_6,
    output tri1 id_7,
    input uwire id_8,
    output tri0 id_9,
    input tri1 id_10,
    output tri0 id_11
    , id_32,
    input uwire id_12,
    input wire id_13,
    input tri0 id_14,
    output uwire id_15,
    input tri0 id_16,
    input tri id_17,
    output wor id_18,
    input supply0 id_19,
    output wand id_20,
    output tri0 id_21,
    input wor id_22,
    input tri0 id_23,
    output uwire id_24,
    input tri id_25,
    input tri0 id_26,
    output wand id_27,
    input wire id_28,
    output uwire id_29,
    input tri1 id_30
);
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output logic id_2
);
  always_ff @("" or 1) id_2 <= 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_16 = 0;
  wire id_4;
endmodule
