AM33XX_CM_GFX_GFX_CLKCTRL_OFFSET,VAR_0
AM33XX_CM_MPU_MPU_CLKCTRL_OFFSET,VAR_1
AM33XX_CM_PER_AES0_CLKCTRL_OFFSET,VAR_2
AM33XX_CM_PER_DCAN0_CLKCTRL_OFFSET,VAR_3
AM33XX_CM_PER_DCAN1_CLKCTRL_OFFSET,VAR_4
AM33XX_CM_PER_ELM_CLKCTRL_OFFSET,VAR_5
AM33XX_CM_PER_EPWMSS0_CLKCTRL_OFFSET,VAR_6
AM33XX_CM_PER_EPWMSS1_CLKCTRL_OFFSET,VAR_7
AM33XX_CM_PER_EPWMSS2_CLKCTRL_OFFSET,VAR_8
AM33XX_CM_PER_GPIO1_CLKCTRL_OFFSET,VAR_9
AM33XX_CM_PER_GPIO2_CLKCTRL_OFFSET,VAR_10
AM33XX_CM_PER_GPIO3_CLKCTRL_OFFSET,VAR_11
AM33XX_CM_PER_GPMC_CLKCTRL_OFFSET,VAR_12
AM33XX_CM_PER_L3_CLKCTRL_OFFSET,VAR_13
AM33XX_CM_PER_L3_INSTR_CLKCTRL_OFFSET,VAR_14
AM33XX_CM_PER_L4LS_CLKCTRL_OFFSET,VAR_15
AM33XX_CM_PER_MAILBOX0_CLKCTRL_OFFSET,VAR_16
AM33XX_CM_PER_MCASP0_CLKCTRL_OFFSET,VAR_17
AM33XX_CM_PER_MCASP1_CLKCTRL_OFFSET,VAR_18
AM33XX_CM_PER_OCMCRAM_CLKCTRL_OFFSET,VAR_19
AM33XX_CM_PER_PRUSS_CLKCTRL_OFFSET,VAR_20
AM33XX_CM_PER_RNG_CLKCTRL_OFFSET,VAR_21
AM33XX_CM_PER_SHA0_CLKCTRL_OFFSET,VAR_22
AM33XX_CM_PER_SPI0_CLKCTRL_OFFSET,VAR_23
AM33XX_CM_PER_SPI1_CLKCTRL_OFFSET,VAR_24
AM33XX_CM_PER_SPINLOCK_CLKCTRL_OFFSET,VAR_25
AM33XX_CM_PER_TIMER2_CLKCTRL_OFFSET,VAR_26
AM33XX_CM_PER_TIMER3_CLKCTRL_OFFSET,VAR_27
AM33XX_CM_PER_TIMER4_CLKCTRL_OFFSET,VAR_28
AM33XX_CM_PER_TIMER5_CLKCTRL_OFFSET,VAR_29
AM33XX_CM_PER_TIMER6_CLKCTRL_OFFSET,VAR_30
AM33XX_CM_PER_TIMER7_CLKCTRL_OFFSET,VAR_31
AM33XX_CM_PER_TPCC_CLKCTRL_OFFSET,VAR_32
AM33XX_CM_PER_TPTC0_CLKCTRL_OFFSET,VAR_33
AM33XX_CM_PER_TPTC1_CLKCTRL_OFFSET,VAR_34
AM33XX_CM_PER_TPTC2_CLKCTRL_OFFSET,VAR_35
AM33XX_CM_RTC_RTC_CLKCTRL_OFFSET,VAR_36
AM33XX_CM_WKUP_L4WKUP_CLKCTRL_OFFSET,VAR_37
AM33XX_CM_WKUP_SMARTREFLEX0_CLKCTRL_OFFSET,VAR_38
AM33XX_CM_WKUP_SMARTREFLEX1_CLKCTRL_OFFSET,VAR_39
AM33XX_CM_WKUP_TIMER1_CLKCTRL_OFFSET,VAR_40
AM33XX_CM_WKUP_WDT1_CLKCTRL_OFFSET,VAR_41
CLKCTRL,FUNC_0
HWMOD_OMAP4_ZERO_CLKCTRL_OFFSET,VAR_42
PRCM_FLAGS,FUNC_1
am33xx_aes0_hwmod,VAR_43
am33xx_dcan0_hwmod,VAR_44
am33xx_dcan1_hwmod,VAR_45
am33xx_elm_hwmod,VAR_46
am33xx_epwmss0_hwmod,VAR_47
am33xx_epwmss1_hwmod,VAR_48
am33xx_epwmss2_hwmod,VAR_49
am33xx_gfx_hwmod,VAR_50
am33xx_gpio1_hwmod,VAR_51
am33xx_gpio2_hwmod,VAR_52
am33xx_gpio3_hwmod,VAR_53
am33xx_gpmc_hwmod,VAR_54
am33xx_l3_instr_hwmod,VAR_55
am33xx_l3_main_hwmod,VAR_56
am33xx_l4_ls_hwmod,VAR_57
am33xx_l4_wkup_hwmod,VAR_58
am33xx_mailbox_hwmod,VAR_59
am33xx_mcasp0_hwmod,VAR_60
am33xx_mcasp1_hwmod,VAR_61
am33xx_mpu_hwmod,VAR_62
am33xx_ocmcram_hwmod,VAR_63
am33xx_pruss_hwmod,VAR_64
am33xx_rng_hwmod,VAR_65
am33xx_rtc_hwmod,VAR_66
am33xx_sha0_hwmod,VAR_67
am33xx_smartreflex0_hwmod,VAR_68
am33xx_smartreflex1_hwmod,VAR_69
am33xx_spi0_hwmod,VAR_70
am33xx_spi1_hwmod,VAR_71
am33xx_spinlock_hwmod,VAR_72
am33xx_timer1_hwmod,VAR_73
am33xx_timer2_hwmod,VAR_74
am33xx_timer3_hwmod,VAR_75
am33xx_timer4_hwmod,VAR_76
am33xx_timer5_hwmod,VAR_77
am33xx_timer6_hwmod,VAR_78
am33xx_timer7_hwmod,VAR_79
am33xx_tpcc_hwmod,VAR_80
am33xx_tptc0_hwmod,VAR_81
am33xx_tptc1_hwmod,VAR_82
am33xx_tptc2_hwmod,VAR_83
am33xx_wd_timer1_hwmod,VAR_84
omap_hwmod_am33xx_clkctrl,FUNC_2
