// Seed: 2815367350
module automatic module_0 ();
  id_1 :
  assert property (@(posedge id_1, -1 == id_1) -1) $clog2(91);
  ;
  parameter id_2 = 1;
  assign id_1 = !id_2;
  reg id_3;
  always id_3 <= #1 1;
  assign id_1 = id_3;
  parameter id_4 = id_2;
  localparam id_5 = {id_2[1][-1], 1} - id_4 / id_4;
  logic id_6 = -1;
  wire  id_7;
  assign id_6 = id_3;
  wire id_8[-1 : 1], id_9;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input wire id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri id_8,
    output uwire id_9,
    input supply0 id_10,
    input wand id_11,
    input tri id_12[1 : -1],
    inout wand id_13,
    input tri0 id_14,
    input tri1 id_15,
    input wand id_16,
    input uwire id_17
);
  parameter id_19 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
