# Introduction to Verilog RTL Design & Synthesis

