<!doctype html>
<html>
<head>
<title>TX_PROT_BUS_WIDTH (SERDES) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___serdes.html")>SERDES Module</a> &gt; TX_PROT_BUS_WIDTH (SERDES) Register</p><h1>TX_PROT_BUS_WIDTH (SERDES) Register</h1>
<h2>TX_PROT_BUS_WIDTH (SERDES) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>TX_PROT_BUS_WIDTH</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000010040</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD410040 (SERDES)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000055</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Register value is generated by Vivado PCW.</td></tr>
</table>
<p></p>
<h2>TX_PROT_BUS_WIDTH (SERDES) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>TX_PROT_BUS_WIDTH_31_8_rsvd</td><td class="center">31:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Reserved</td></tr>
<tr valign=top><td>L3_TX_Prot_BusWidth</td><td class="center"> 7:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Lane 3 Tx Data Bus Witdh. 0x0 - 10 Bits, 0x1 - 20 Bits, 0x2 - 40 Bits, 0x3 - Reserved. When external encoder is disabled, PHY works in 8/16/32 Bits<br/>mode respecitively</td></tr>
<tr valign=top><td>L2_TX_Prot_BusWidth</td><td class="center"> 5:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Lane 2 Tx Data Bus Witdh. 0x0 - 10 Bits, 0x1 - 20 Bits, 0x2 - 40 Bits, 0x3 - Reserved. When external encoder is disabled, PHY works in 8/16/32 Bits<br/>mode respecitively</td></tr>
<tr valign=top><td>L1_TX_Prot_BusWidth</td><td class="center"> 3:2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Lane 1 Tx Data Bus Witdh. 0x0 - 10 Bits, 0x1 - 20 Bits, 0x2 - 40 Bits, 0x3 - Reserved. When external encoder is disabled, PHY works in 8/16/32 Bits<br/>mode respecitively</td></tr>
<tr valign=top><td>L0_TX_Prot_BusWidth</td><td class="center"> 1:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Lane 0 Tx Data Bus Witdh. 0x0 - 10 Bits, 0x1 - 20 Bits, 0x2 - 40 Bits, 0x3 - Reserved. When external encoder is disabled, PHY works in 8/16/32 Bits<br/>mode respecitively</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>