# Change the file list for your design
# Top module must be at the first of the list

set top_level systolic_array
set verilog_files [list \
                    /nethome/dzuberi3/lab3-files/src/systolic_array.v \
		    /nethome/dzuberi3/lab3-files/src/mac_unit.v \
		    /nethome/dzuberi3/lab3-files/src/buffer1.v \
		    /nethome/dzuberi3/lab3-files/src/buffern.v \
                    ]
