AArch64 RV+MP+fence.w.w+[fr-fence.w.w-rf]
"DMB.STdWW Rfe FrLeave DMB.STdWW RfBack Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T,2:y=F,2:x=W
Com=Rf Fr Rf
Orig=DMB.STdWW Rfe FrLeave DMB.STdWW RfBack Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 MOV W0,#2   | LDR W0,[X1] | MOV W0,#2   ;
 STR W0,[X1] | LDR W2,[X3] | STR W0,[X1] ;
 DMB ST      |             | DMB ST      ;
 MOV W2,#1   |             | MOV W2,#1   ;
 STR W2,[X3] |             | STR W2,[X3] ;
exists
(x=2 /\ y=2 /\ 1:X0=1 /\ 1:X2=1)
