<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: PLLTS16FFCFRACF_ASSERTIONS</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_PLLTS16FFCFRACF_ASSERTIONS'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_PLLTS16FFCFRACF_ASSERTIONS')">PLLTS16FFCFRACF_ASSERTIONS</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.97</td>
<td class="s4 cl rt"><a href="mod54.html#Line" > 48.72</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod54.html#Toggle" > 14.05</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod54.html#Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/cadlib/gemini/TSMC16NMFFC/ip/pll/silicon_creations/rev_020822/PLLTS16FFCFRACF_2020_12_22_v1p1p0p0p3/PLLTS16FFCFRACF/verilog/PLLTS16FFCFRACF_model/PLLTS16FFCFRACF_library.v')">/cadlib/gemini/TSMC16NMFFC/ip/pll/silicon_creations/rev_020822/PLLTS16FFCFRACF_2020_12_22_v1p1p0p0p3/PLLTS16FFCFRACF/verilog/PLLTS16FFCFRACF_model/PLLTS16FFCFRACF_library.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod54.html#inst_tag_2398"  onclick="showContent('inst_tag_2398')">gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_ASSERTIONS</a></td>
<td class="s3 cl rt"> 39.97</td>
<td class="s4 cl rt"><a href="mod54.html#Line" > 48.72</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod54.html#Toggle" > 14.05</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod54.html#Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_PLLTS16FFCFRACF_ASSERTIONS'>
<hr>
<a name="inst_tag_2398"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_2398" >gemini_tb.DUT.soc_ss_inst.config_ss.pll_u.XPLLTS16FFCFRACF_ASSERTIONS</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 39.97</td>
<td class="s4 cl rt"><a href="mod54.html#Line" > 48.72</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod54.html#Toggle" > 14.05</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod54.html#Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.70</td>
<td class="s5 cl rt"> 55.44</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 14.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1732.html#inst_tag_170129" >pll_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1454.html#inst_tag_116392" id="tag_urg_inst_116392">Xfrefmon</a></td>
<td class="s7 cl rt"> 74.84</td>
<td class="s8 cl rt"> 87.69</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_PLLTS16FFCFRACF_ASSERTIONS'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod54.html" >PLLTS16FFCFRACF_ASSERTIONS</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>312</td><td>152</td><td>48.72</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>1026</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s2"><td class="lf">INITIAL</td><td>1066</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">INITIAL</td><td>1071</td><td>4</td><td>1</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1076</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1085</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1091</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1097</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1103</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1108</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ROUTINE</td><td>1124</td><td>24</td><td>16</td><td>66.67</td></tr>
<tr class="s8"><td class="lf">INITIAL</td><td>1161</td><td>29</td><td>24</td><td>82.76</td></tr>
<tr class="s7"><td class="lf">ROUTINE</td><td>1199</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ROUTINE</td><td>1211</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ROUTINE</td><td>1223</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ROUTINE</td><td>1235</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s2"><td class="lf">ROUTINE</td><td>1248</td><td>107</td><td>29</td><td>27.10</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1440</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ROUTINE</td><td>1525</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s6"><td class="lf">ROUTINE</td><td>1543</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ROUTINE</td><td>1586</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1593</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1599</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1606</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1612</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s6"><td class="lf">ROUTINE</td><td>1624</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ROUTINE</td><td>1633</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ROUTINE</td><td>1642</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1650</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1655</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ROUTINE</td><td>1685</td><td>12</td><td>5</td><td>41.67</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1713</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ROUTINE</td><td>1754</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ROUTINE</td><td>1772</td><td>18</td><td>4</td><td>22.22</td></tr>
<tr class="s1"><td class="lf">ROUTINE</td><td>1805</td><td>17</td><td>3</td><td>17.65</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1849</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1854</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>2171</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ROUTINE</td><td>2174</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>2190</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>2199</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
1025                    always begin
1026       1/1              case(get_active_fref(input_checks_void))
1027                    		default: @(FREF) clk_ref_internal = FREF;
1028       2/2                      &quot;FREF&quot;:  @(FREF) clk_ref_internal = FREF;
1029       <font color = "red">0/2     ==>              &quot;FREFCML&quot;:  @(FREFCMLN) clk_ref_internal = (~FREFCMLN) &amp; FREFCMLP;</font>
1027       <font color = "red">0/2     ==>  		default: @(FREF) clk_ref_internal = FREF;</font>
1028                                &quot;FREF&quot;:  @(FREF) clk_ref_internal = FREF;
1029                                &quot;FREFCML&quot;:  @(FREFCMLN) clk_ref_internal = (~FREFCMLN) &amp; FREFCMLP;
1030                        endcase
1031                    end
1032                    PLLTS16FFCFRACF_frefmon #(
1033                        .timescale_val(1e-12),
1034                        .avg_samples_nr(7),
1035                        .settling_threshold_pct(1)
1036                    ) Xfrefmon (
1037                        .en(PLLEN),
1038                        .report_en(1'b0),
1039                        .clkref(clk_ref_internal),
1040                        .valid(clk_ref_valid)
1041                    );
1042                    wire [94:0] inputs_no_ckfb_fref = { clk_ref_valid,
1043                    								DACEN,
1044                    								DSKEWCALBYP,
1045                    								DSKEWCALCNT,
1046                    								DSKEWCALEN,
1047                    								DSKEWCALIN,
1048                    								DSKEWFASTCAL,
1049                    								DSMEN,
1050                    								FBDIV,
1051                    								FOUTCMLEN,
1052                    								FOUTDIFFEN,
1053                    								FOUTEN,
1054                    								FOUTVCOBYP,
1055                    								FOUTVCOEN,
1056                    								FRAC,
1057                    								FREFCMLEN,
1058                    								PLLEN,
1059                    								POSTDIV0,
1060                    								POSTDIV1,
1061                    								POSTDIV2,
1062                    								POSTDIV3,
1063                    								POSTDIV4,
1064                    								REFDIV };
1065                    initial begin
1066       <font color = "red">1/2     ==>      wait($test$plusargs(&quot;PLLTS16FFCFRACF_SUPPRESS_ALL_CHECKS&quot;));</font>
1067       <font color = "red">0/1     ==>      $display(&quot;%m: PLLTS16FFCFRACF_SUPPRESS_ALL_CHECKS detected. All errors will be ignored.&quot;);</font>
1068       <font color = "red">0/1     ==>      suppress_all_checks = 1;</font>
1069                    end
1070                    initial begin
1071       <font color = "red">1/2     ==>      wait($test$plusargs(&quot;PLLTS16FFCFRACF_STOP_ON_ERROR&quot;));</font>
1072       <font color = "red">0/1     ==>      $display(&quot;%m: PLLTS16FFCFRACF_STOP_ON_ERROR detected. Simulation will stop if error is encountered.&quot;);</font>
1073       <font color = "red">0/1     ==>      stop_on_error = 1;</font>
1074                    end
1075                    always @(inputs_no_ckfb_fref) begin
1076       1/1              if(!get_checks_suppressed(input_checks_void)) begin
1077       1/1                  if(get_clk_ref_valid(input_checks_void))
1078       1/1                      set_fref(get_frefmon_freq(input_checks_void));
                        MISSING_ELSE
1079       1/1                  launch_all_checks;
1080                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1081                    end
1082                    function reg get_checks_suppressed;
1083                        input reg dummy;
1084                        begin
1085       1/1                  get_checks_suppressed = suppress_all_checks;
1086                        end
1087                    endfunction
1088                    function reg get_stop_on_error;
1089                        input reg dummy;
1090                        begin
1091       <font color = "red">0/1     ==>          get_stop_on_error = stop_on_error;</font>
1092                        end
1093                    endfunction
1094                    function reg get_clk_ref_valid;
1095                        input reg dummy;
1096                        begin
1097       1/1                  get_clk_ref_valid = clk_ref_valid;
1098                        end
1099                    endfunction
1100                    function real get_frefmon_freq;
1101                        input reg dummy;
1102                        begin
1103       1/1                  get_frefmon_freq = Xfrefmon.freq_mean;
1104                        end
1105                    endfunction
1106                    task launch_all_checks;
1107                    begin
1108       1/1          	input_check_fastlock;
1109       1/1          	input_check_fbdiv;
1110       1/1          	input_check_fpfd;
1111       1/1          	input_check_fref;
1112       1/1          	input_check_fvco;
1113       1/1          	input_check_x;
1114                    end
1115                    endtask
1116                    event fvcoprog_reload;
1117                    real fvcoprog;
1118                    reg fastlock_void;
1119                    reg ref_reload;
1120                    task input_check_fastlock;
1121                        real fvco_expected_hz;
1122                        real ferr_abs;
1123                    begin
1124       1/1              if ( PLLEN) begin
1125       1/1                  fvco_expected_hz = 1e6*get_fvco_expected(fastlock_void);
1126       1/1                  ferr_abs = abs(fvcoprog - fvco_expected_hz);
1127       1/1                  if (fvco_expected_hz &lt;= 0) begin 
1128       1/1                      ref_reload = 1;
1129       1/1                      -&gt;fvcoprog_reload;
1130                            end
1131       1/1                  else if (!clk_ref_valid) begin
1132       1/1                      ref_reload = 1;
1133       1/1                      fvcoprog = 1e6 * get_fvco_expected(fastlock_void); 
1134       1/1                      -&gt;fvcoprog_reload;
1135                            end 
1136       1/1                  else if ( fvcoprog == 0 &amp;&amp; ref_reload ) begin
1137       1/1                      ref_reload = 0;
1138       1/1                      fvcoprog = 1e6 * get_fvco_expected(fastlock_void); 
1139                            end
1140       1/1                  else if ( fvcoprog == 0 &amp;&amp; !ref_reload ) begin
1141       <font color = "red">0/1     ==>              fvcoprog = 1e6 * get_fvco_expected(fastlock_void); </font>
1142       <font color = "red">0/1     ==>              -&gt;fvcoprog_reload;</font>
1143                            end
1144       1/1                  else if ( ferr_abs/fvcoprog &lt; 0.001 ) begin 
1145       1/1                      ref_reload = 0;
1146                            end 
1147       <font color = "red">0/1     ==>          else if ( (ferr_abs/fvcoprog &gt; 0.001) &amp;&amp; ref_reload ) begin</font>
1148       <font color = "red">0/1     ==>              ref_reload = 0;</font>
1149       <font color = "red">0/1     ==>              fvcoprog = 1e6 * get_fvco_expected(fastlock_void); </font>
1150                            end
1151       <font color = "red">0/1     ==>          else if ( (ferr_abs/fvcoprog &gt; 0.001) &amp;&amp; !ref_reload ) begin</font>
1152       <font color = "red">0/1     ==>              fvcoprog = 1e6 * get_fvco_expected(fastlock_void); </font>
1153       <font color = "red">0/1     ==>              -&gt;fvcoprog_reload;</font>
1154                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1155                        end
                        MISSING_ELSE
1156                    end     
1157                    endtask 
1158                    initial begin : fastlock_block
1159                        integer lock_time;
1160                        integer lock_count;
1161       2/2              wait($value$plusargs(&quot;USER_CONTROLLED_PLLTS16FFCFRACF_LOCK_TIME=%d&quot;, lock_time));
1162                        
1163       1/1              if (lock_time &lt; 10 &amp;&amp; !$test$plusargs(&quot;USER_CONTROLLED_PLLTS16FFCFRACF_LOCK_TIME_SUPPRESS_ERRORS&quot;)) begin
1164       <font color = "red">0/1     ==>          $display(&quot;%m [FATAL ERROR]: USER_CONTROLLED_PLLTS16FFCFRACF_LOCK_TIME Lock cycles should be &gt;= 10 &quot;);</font>
1165       <font color = "red">0/1     ==>          $stop;</font>
1166                        end
1167                        else begin
1168       1/1                  $display(&quot;%m User defined lock is enabled.  LOCK signal will go high %1d FREF cycles after unlock event&quot;,lock_time);
1169                        end
1170                            fork
1171       1/1                      forever begin
1172                                    begin : lock_assertion_block
1173       1/1                              force LOCK = 1'b0;
1174       1/1                              if(PLLEN == !1'b1) begin
1175       1/1                                  XPLLTS16FFCFRACF_CORE.Xpllcore.Xvco.Xvcoana.Xvco.fvcoprog = 0.0;
1176                                        end
                        MISSING_ELSE
1177       2/2                              wait(PLLEN == 1'b1);
1178       3/3                              repeat(10) @(posedge FREF);
                        REPEAT_FALSE
1179       1/1                              if(~clk_ref_valid &amp;&amp; !$test$plusargs(&quot;USER_CONTROLLED_PLLTS16FFCFRACF_LOCK_TIME_SUPPRESS_ERRORS&quot;)) begin
1180       <font color = "red">0/1     ==>                          $display(&quot;%m [FATAL ERROR]: Reference frequency measurement not finished. LOCK Time must be at least 10 FREF cycles.&quot;);</font>
1181       <font color = "red">0/1     ==>                          $stop;</font>
1182                                        end
                        MISSING_ELSE
1183       1/1                              XPLLTS16FFCFRACF_CORE.Xpllcore.Xvco.Xvcoana.Xvco.fvcoprog = fvcoprog;
1184       1/1                              if(lock_time &gt; 10) begin
1185       3/3                                  repeat(lock_time - 10) @(posedge FREF);
1186                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1187       1/1                              force LOCK = 1'b1;
1188       <font color = "red">1/2     ==>                      wait(1 == 0);</font>
1189                                    end
1190                                end
1191       2/2                      forever @(negedge PLLEN or fvcoprog_reload) begin
1192       1/1                          disable lock_assertion_block;
1193                                end
1194                            join
1195                    end
1196                    task input_check_fbdiv; 
1197                        reg input_check_fbdiv_void;
1198                        begin
1199       1/1                  if(!$test$plusargs(&quot;PLLTS16FFCFRACF_SUPPRESS_CHECK_FBDIV&quot;) &amp;&amp; PLLEN == 1'b1) begin
1200       1/1                     chk_fbdiv;
1201       1/1                     if(get_error(input_check_fbdiv_void) &amp;&amp; get_stop_on_error(input_check_fbdiv_void)) begin
1202       <font color = "red">0/1     ==>                  $stop;</font>
1203                               end
                        MISSING_ELSE
1204       1/1                     reset_error;
1205                            end
                        MISSING_ELSE
1206                        end
1207                    endtask
1208                    task input_check_fpfd;
1209                        reg input_check_fpfd_void;
1210                        begin
1211       1/1                  if(!$test$plusargs(&quot;PLLTS16FFCFRACF_SUPPRESS_CHECK_FPFD&quot;) &amp;&amp; PLLEN == 1'b1 &amp;&amp; get_clk_ref_valid(input_check_fpfd_void)) begin
1212       1/1                     chk_fq_pfd;
1213       1/1                     if(get_error(input_check_fpfd_void) &amp;&amp; get_stop_on_error(input_check_fpfd_void)) begin
1214       <font color = "red">0/1     ==>                  $stop;</font>
1215                               end
                        MISSING_ELSE
1216       1/1                     reset_error;
1217                            end
                        MISSING_ELSE
1218                        end
1219                    endtask
1220                    task input_check_fref;
1221                        reg input_check_fref_void;
1222                        begin
1223       1/1                  if(!$test$plusargs(&quot;PLLTS16FFCFRACF_SUPPRESS_CHECK_FREF&quot;) &amp;&amp; PLLEN == 1'b1 &amp;&amp; get_clk_ref_valid(input_check_fref_void)) begin
1224       1/1                     chk_fref;
1225       1/1                     if(get_error(input_check_fref_void) &amp;&amp; get_stop_on_error(input_check_fref_void)) begin
1226       <font color = "red">0/1     ==>                  $stop;</font>
1227                               end
                        MISSING_ELSE
1228       1/1                     reset_error;
1229                            end
                        MISSING_ELSE
1230                        end
1231                    endtask
1232                    task input_check_fvco;
1233                        reg input_check_fvco_void;
1234                        begin
1235       1/1                  if(!$test$plusargs(&quot;PLLTS16FFCFRACF_SUPPRESS_CHECK_FVCO&quot;) &amp;&amp; PLLEN == 1'b1 &amp;&amp; get_clk_ref_valid(input_check_fvco_void)) begin
1236       1/1                     chk_fvco_expected;
1237       1/1                     if(get_error(input_check_fvco_void) &amp;&amp; get_stop_on_error(input_check_fvco_void)) begin
1238       <font color = "red">0/1     ==>                  $stop;</font>
1239                               end
                        MISSING_ELSE
1240       1/1                     reset_error;
1241                            end
                        MISSING_ELSE
1242                        end
1243                    endtask
1244                    task input_check_x;
1245                        reg PLLEN_previous;
1246                        reg input_check_x_void;
1247                        begin
1248       1/1                  if(!$test$plusargs(&quot;PLLTS16FFCFRACF_SUPPRESS_CHECK_X&quot;)) begin
1249       1/1                      if(PLLEN == 1'b1) begin
1250       1/1                          if(^DACEN === 1'bx) begin
1251                                       
1252       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin DACEN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, DACEN, PLLEN, $realtime*1e-12*1e6);</font>
1253       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1254       <font color = "red">0/1     ==>                          $stop;</font>
1255                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1256                                    end
                        MISSING_ELSE
1257       1/1                          if(^DSKEWCALBYP === 1'bx) begin
1258                                       
1259       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin DSKEWCALBYP is %0b when PLLEN is %0b, at time: %0.3f us&quot;, DSKEWCALBYP, PLLEN, $realtime*1e-12*1e6);</font>
1260       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1261       <font color = "red">0/1     ==>                          $stop;</font>
1262                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1263                                    end
                        MISSING_ELSE
1264       1/1                          if(^DSKEWCALCNT === 1'bx) begin
1265                                       
1266       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin DSKEWCALCNT is %0b when PLLEN is %0b, at time: %0.3f us&quot;, DSKEWCALCNT, PLLEN, $realtime*1e-12*1e6);</font>
1267       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1268       <font color = "red">0/1     ==>                          $stop;</font>
1269                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1270                                    end
                        MISSING_ELSE
1271       1/1                          if(^DSKEWCALEN === 1'bx) begin
1272                                       
1273       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin DSKEWCALEN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, DSKEWCALEN, PLLEN, $realtime*1e-12*1e6);</font>
1274       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1275       <font color = "red">0/1     ==>                          $stop;</font>
1276                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1277                                    end
                        MISSING_ELSE
1278       1/1                          if(^DSKEWCALIN === 1'bx) begin
1279                                       
1280       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin DSKEWCALIN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, DSKEWCALIN, PLLEN, $realtime*1e-12*1e6);</font>
1281       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1282       <font color = "red">0/1     ==>                          $stop;</font>
1283                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1284                                    end
                        MISSING_ELSE
1285       1/1                          if(^DSKEWFASTCAL === 1'bx) begin
1286                                       
1287       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin DSKEWFASTCAL is %0b when PLLEN is %0b, at time: %0.3f us&quot;, DSKEWFASTCAL, PLLEN, $realtime*1e-12*1e6);</font>
1288       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1289       <font color = "red">0/1     ==>                          $stop;</font>
1290                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1291                                    end
                        MISSING_ELSE
1292       1/1                          if(^DSMEN === 1'bx) begin
1293                                       
1294       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin DSMEN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, DSMEN, PLLEN, $realtime*1e-12*1e6);</font>
1295       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1296       <font color = "red">0/1     ==>                          $stop;</font>
1297                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1298                                    end
                        MISSING_ELSE
1299       1/1                          if(^FBDIV === 1'bx) begin
1300                                       
1301       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FBDIV is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FBDIV, PLLEN, $realtime*1e-12*1e6);</font>
1302       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1303       <font color = "red">0/1     ==>                          $stop;</font>
1304                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1305                                    end
                        MISSING_ELSE
1306       1/1                          if(^FOUTCMLEN === 1'bx) begin
1307                                       
1308       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FOUTCMLEN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FOUTCMLEN, PLLEN, $realtime*1e-12*1e6);</font>
1309       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1310       <font color = "red">0/1     ==>                          $stop;</font>
1311                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1312                                    end
                        MISSING_ELSE
1313       1/1                          if(^FOUTDIFFEN === 1'bx) begin
1314                                       
1315       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FOUTDIFFEN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FOUTDIFFEN, PLLEN, $realtime*1e-12*1e6);</font>
1316       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1317       <font color = "red">0/1     ==>                          $stop;</font>
1318                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1319                                    end
                        MISSING_ELSE
1320       1/1                          if(^FOUTEN === 1'bx) begin
1321                                       
1322       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FOUTEN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FOUTEN, PLLEN, $realtime*1e-12*1e6);</font>
1323       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1324       <font color = "red">0/1     ==>                          $stop;</font>
1325                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1326                                    end
                        MISSING_ELSE
1327       1/1                          if(^FOUTVCOBYP === 1'bx) begin
1328                                       
1329       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FOUTVCOBYP is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FOUTVCOBYP, PLLEN, $realtime*1e-12*1e6);</font>
1330       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1331       <font color = "red">0/1     ==>                          $stop;</font>
1332                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1333                                    end
                        MISSING_ELSE
1334       1/1                          if(^FOUTVCOEN === 1'bx) begin
1335                                       
1336       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FOUTVCOEN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FOUTVCOEN, PLLEN, $realtime*1e-12*1e6);</font>
1337       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1338       <font color = "red">0/1     ==>                          $stop;</font>
1339                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1340                                    end
                        MISSING_ELSE
1341       1/1                          if(^FRAC === 1'bx) begin
1342                                       
1343       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FRAC is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FRAC, PLLEN, $realtime*1e-12*1e6);</font>
1344       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1345       <font color = "red">0/1     ==>                          $stop;</font>
1346                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1347                                    end
                        MISSING_ELSE
1348       1/1                          if(^FREF === 1'bx) begin
1349                                       
1350       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FREF is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FREF, PLLEN, $realtime*1e-12*1e6);</font>
1351       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1352       <font color = "red">0/1     ==>                          $stop;</font>
1353                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1354                                    end
                        MISSING_ELSE
1355       1/1                          if(^FREFCMLEN === 1'bx) begin
1356                                       
1357       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FREFCMLEN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FREFCMLEN, PLLEN, $realtime*1e-12*1e6);</font>
1358       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1359       <font color = "red">0/1     ==>                          $stop;</font>
1360                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1361                                    end
                        MISSING_ELSE
1362       1/1                          if(^FREFCMLN === 1'bx) begin
1363                                       
1364       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FREFCMLN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FREFCMLN, PLLEN, $realtime*1e-12*1e6);</font>
1365       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1366       <font color = "red">0/1     ==>                          $stop;</font>
1367                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1368                                    end
                        MISSING_ELSE
1369       1/1                          if(^FREFCMLP === 1'bx) begin
1370                                       
1371       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin FREFCMLP is %0b when PLLEN is %0b, at time: %0.3f us&quot;, FREFCMLP, PLLEN, $realtime*1e-12*1e6);</font>
1372       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1373       <font color = "red">0/1     ==>                          $stop;</font>
1374                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1375                                    end
                        MISSING_ELSE
1376       1/1                          if(^PLLEN === 1'bx) begin
1377                                       
1378       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin PLLEN is %0b when PLLEN is %0b, at time: %0.3f us&quot;, PLLEN, PLLEN, $realtime*1e-12*1e6);</font>
1379       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1380       <font color = "red">0/1     ==>                          $stop;</font>
1381                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1382                                    end
                        MISSING_ELSE
1383       1/1                          if(^POSTDIV0 === 1'bx) begin
1384                                       
1385       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin POSTDIV0 is %0b when PLLEN is %0b, at time: %0.3f us&quot;, POSTDIV0, PLLEN, $realtime*1e-12*1e6);</font>
1386       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1387       <font color = "red">0/1     ==>                          $stop;</font>
1388                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1389                                    end
                        MISSING_ELSE
1390       1/1                          if(^POSTDIV1 === 1'bx) begin
1391                                       
1392       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin POSTDIV1 is %0b when PLLEN is %0b, at time: %0.3f us&quot;, POSTDIV1, PLLEN, $realtime*1e-12*1e6);</font>
1393       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1394       <font color = "red">0/1     ==>                          $stop;</font>
1395                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1396                                    end
                        MISSING_ELSE
1397       1/1                          if(^POSTDIV2 === 1'bx) begin
1398                                       
1399       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin POSTDIV2 is %0b when PLLEN is %0b, at time: %0.3f us&quot;, POSTDIV2, PLLEN, $realtime*1e-12*1e6);</font>
1400       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1401       <font color = "red">0/1     ==>                          $stop;</font>
1402                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1403                                    end
                        MISSING_ELSE
1404       1/1                          if(^POSTDIV3 === 1'bx) begin
1405                                       
1406       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin POSTDIV3 is %0b when PLLEN is %0b, at time: %0.3f us&quot;, POSTDIV3, PLLEN, $realtime*1e-12*1e6);</font>
1407       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1408       <font color = "red">0/1     ==>                          $stop;</font>
1409                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1410                                    end
                        MISSING_ELSE
1411       1/1                          if(^POSTDIV4 === 1'bx) begin
1412                                       
1413       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin POSTDIV4 is %0b when PLLEN is %0b, at time: %0.3f us&quot;, POSTDIV4, PLLEN, $realtime*1e-12*1e6);</font>
1414       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1415       <font color = "red">0/1     ==>                          $stop;</font>
1416                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1417                                    end
                        MISSING_ELSE
1418       1/1                          if(^REFDIV === 1'bx) begin
1419                                       
1420       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: Pin REFDIV is %0b when PLLEN is %0b, at time: %0.3f us&quot;, REFDIV, PLLEN, $realtime*1e-12*1e6);</font>
1421       <font color = "red">0/1     ==>                     if(get_stop_on_error(input_check_x_void)) begin</font>
1422       <font color = "red">0/1     ==>                          $stop;</font>
1423                                       end
                   <font color = "red">==>  MISSING_ELSE</font>
1424                                    end
                        MISSING_ELSE
1425                                end
                        MISSING_ELSE
1426       1/1                      if(PLLEN_previous === 1'bx &amp;&amp; PLLEN == 1'b1) begin
1427                                    
1428       <font color = "red">0/1     ==>                     $display(&quot;%m: [ERROR]: PLL was enabled from an 'x' state on a PLLEN pin, at time: %0.3f us&quot;, $realtime*1e-12*1e6);</font>
1429       <font color = "red">0/1     ==>                 if(get_stop_on_error(input_check_x_void)) begin</font>
1430       <font color = "red">0/1     ==>                      $stop;</font>
1431                                   end
                   <font color = "red">==>  MISSING_ELSE</font>
1432                                end
                        MISSING_ELSE
1433       1/1                      PLLEN_previous = PLLEN;
1434                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1435                        end
1436                    endtask
1437                    function real abs;
1438                    input real value;
1439                    begin
1440       1/1              if(value &lt; 0) begin
1441       1/1                  abs = -value;
1442                        end
1443                        else begin
1444       1/1                  abs = value;
1445                        end
1446                    end
1447                    endfunction
1448                    
1449                    
1450                    reg core_measure_report_en = 1;
1451                    reg lock_err = 0;
1452                    reg fvco_expected_err = 0;
1453                    reg fvco_requested_err = 0;
1454                    reg core_measure_void; 
1455                    real lock_time_cycles;
1456                    real lock_time;
1457                    real vcofq_mhz_var = 1400;  
1458                    real FREFfq_mhz_var = -1; 
1459                    real FREFCMLfq_mhz_var = -1; 
1460                    
1461                    task run_lock_timer;
1462                        real start_lock_time;
1463                        reg lock_lost;
1464                        reg lock_init;
1465                        begin
1466                            start_lock_time = $realtime;
1467                            lock_lost = 0;
1468                            lock_time_cycles = 0;
1469                            lock_init = LOCK;
1470                            fork : lock_timer_fork
1471                                begin
1472                                    repeat(2000) begin
1473                                            #(1.0/1e-12/1e6/get_fq_pfd(core_measure_void));
1474                                            lock_time_cycles = lock_time_cycles + 1;
1475                                    end
1476                                    lock_time = -1;
1477                                    lock_err = 1;
1478                                    disable lock_timer_fork;
1479                                end
1480                                begin: count_lock_time
1481                                    @(posedge LOCK);
1482                                    lock_time = $realtime - start_lock_time;
1483                                    disable lock_timer_fork;
1484                                end
1485                                begin: check_if_lock_lost
1486                                    @(negedge LOCK);
1487                                    lock_lost = 1;
1488                                end
1489                            join
1490                            if(lock_init &amp;&amp; !lock_lost &amp;&amp; (lock_time == -1)) begin
1491                                lock_time = -100;
1492                                lock_err = 0;
1493                            end
1494                        end
1495                    endtask
1496                    task report_lock_time;
1497                    begin
1498                        if(core_measure_report_en)
1499                        begin
1500                            if(lock_time == -1)
1501                            begin
1502                                $display(&quot;NOT LOCKED in time specified in datasheet : %0d input clock cycles.&quot;, 2000);
1503                            end
1504                            if(lock_time == -100)
1505                            begin
1506                                $display(&quot;The PLL didn't lose LOCK during last lock timer run.&quot;);
1507                            end
1508                            else
1509                            begin
1510                                $display(&quot;LOCK in: %.2f us (%.0f PFD cycles).&quot;, lock_time/1e6, lock_time_cycles);
1511                            end
1512                        end
1513                    end
1514                    endtask
1515                    task report_fvco_expected;
1516                    begin
1517                    	if(core_measure_report_en)
1518                    	begin
1519                    		$display(&quot;Expected VCO frequency: %.2f MHz&quot;, get_fvco_expected(core_measure_void));
1520                    	end
1521                    end
1522                    endtask
1523                    task chk_fvco_expected;
1524                    begin
1525       1/1          	if(get_fvco_expected(core_measure_void) &lt; 2000 * 0.99) begin
1526       <font color = "red">0/1     ==>          if(core_measure_report_en) begin</font>
1527       <font color = "red">0/1     ==>              $display(&quot;%m: [ERROR]: Expected VCO frequency is too low: %0.2f MHz, at time: %0.3f us&quot;, get_fvco_expected(core_measure_void), $realtime*1e-12*1e6);</font>
1528                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1529       <font color = "red">0/1     ==>          fvco_expected_err = 1;</font>
1530                    	end
1531       1/1          	else if(get_fvco_expected(core_measure_void) &gt; 8000 * 1.01) begin
1532       <font color = "red">0/1     ==>          if(core_measure_report_en) begin</font>
1533       <font color = "red">0/1     ==>              $display(&quot;%m: [ERROR]: Expected VCO frequency is too high: %0.2f MHz, at time: %0.3f us&quot;, get_fvco_expected(core_measure_void), $realtime*1e-12*1e6);</font>
1534                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1535       <font color = "red">0/1     ==>          fvco_expected_err = 1;</font>
1536                    	end
                        MISSING_ELSE
1537                    end
1538                    endtask
1539                    task set_fref; 
1540                    input real frequency; 
1541                    reg dummy;
1542                    begin 
1543       1/1              case(get_active_fref(dummy))
1544       1/1                  &quot;FREF&quot;:  set_FREF(frequency);
1545       <font color = "red">0/1     ==>          &quot;FREFCML&quot;:  set_FREFCML(frequency);</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
1546                        endcase
1547                    end 
1548                    endtask 
1549                    
1550                    task wait_on_FREF_active;
1551                    begin
1552                        wait(FREFfq_mhz_var &gt; 0);
1553                    end
1554                    endtask
1555                    task wait_on_FREFCML_active;
1556                    begin
1557                        wait(FREFCMLfq_mhz_var &gt; 0);
1558                    end
1559                    endtask
1560                    task set_fvco_requested;
1561                    input real frequency;
1562                    begin
1563                        vcofq_mhz_var = frequency;
1564                    end
1565                    endtask
1566                    task chk_fvco_requested;
1567                    begin
1568                    	if(get_fvco_requested(core_measure_void) &lt; 2000) begin
1569                            if(core_measure_report_en) begin
1570                                $display(&quot;%m: [ERROR]: Requested VCO frequency is too low: %0.2f MHz, at time: %0.3f us&quot;, get_fvco_requested(core_measure_void), $realtime*1e-12*1e6);
1571                            end
1572                            fvco_requested_err = 1;
1573                    	end
1574                    	else if(get_fvco_requested(core_measure_void) &gt; 8000) begin
1575                            if(core_measure_report_en) begin
1576                                $display(&quot;%m: [ERROR]: Requested VCO frequency is too high: %0.2f MHz, at time: %0.3f us&quot;, get_fvco_requested(core_measure_void), $realtime*1e-12*1e6);
1577                            end
1578                            fvco_requested_err = 1;
1579                    	end
1580                    end
1581                    endtask
1582                    
1583                    function real get_REFDIV_val;
1584                    input reg dummy;
1585                    begin
1586       <font color = "red">2/3     ==>      if (REFDIV == 0) get_REFDIV_val = 1; else get_REFDIV_val = REFDIV;</font>
1587                    end
1588                    endfunction
1589                    
1590                    function real get_FREF;
1591                    input reg dummy;
1592                    begin
1593       1/1              get_FREF = FREFfq_mhz_var;
1594                    end
1595                    endfunction
1596                    function real get_FREFCML;
1597                    input reg dummy;
1598                    begin
1599       <font color = "red">0/1     ==>      get_FREFCML = FREFCMLfq_mhz_var;</font>
1600                    end
1601                    endfunction
1602                    
1603                    task set_FREF;
1604                    input real frequency;
1605                    begin
1606       1/1              FREFfq_mhz_var = frequency;
1607                    end
1608                    endtask
1609                    task set_FREFCML;
1610                    input real frequency;
1611                    begin
1612       <font color = "red">0/1     ==>      FREFCMLfq_mhz_var = frequency;</font>
1613                    end
1614                    endtask
1615                    function real get_fvco_requested;
1616                    input reg dummy;
1617                    begin
1618                        get_fvco_requested = vcofq_mhz_var;
1619                    end
1620                    endfunction
1621                    function reg [32*32-1:0] get_active_fref;
1622                    input reg dummy;
1623                    begin
1624       1/1              case(FREFCMLEN)
1625       1/1                  1'b0: get_active_fref = &quot;FREF&quot;;
1626       <font color = "red">0/1     ==>          1'b1: get_active_fref = &quot;FREFCML&quot;;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
1627                        endcase
1628                    end
1629                    endfunction
1630                    function real get_fref;
1631                    input reg dummy;
1632                    begin
1633       1/1              case(get_active_fref(dummy))
1634       1/1                  &quot;FREF&quot;:  get_fref = get_FREF(dummy);
1635       <font color = "red">0/1     ==>          &quot;FREFCML&quot;:  get_fref = get_FREFCML(dummy);</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
1636                        endcase
1637                    end
1638                    endfunction
1639                    function real get_fq_pfd; 
1640                    input reg dummy; 
1641                    begin 
1642       1/1              case(get_active_fref(dummy))
1643       <font color = "red">1/2     ==>  		&quot;FREF&quot;:  get_fq_pfd = get_FREF(dummy)/get_REFDIV_val(dummy);		&quot;FREFCML&quot;:  get_fq_pfd = get_FREFCML(dummy)/get_REFDIV_val(dummy);</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
1644                        endcase
1645                    end 
1646                    endfunction 
1647                    function reg get_core_measure_error;
1648                    input reg dummy;
1649                        begin
1650       1/1                  get_core_measure_error = lock_err | fvco_expected_err | fvco_requested_err;
1651                        end
1652                    endfunction
1653                    task reset_core_measure_error;
1654                        begin
1655       1/1                  lock_err = 0;
1656       1/1                  fvco_expected_err = 0;
1657       1/1                  fvco_requested_err = 0;
1658                        end
1659                    endtask
1660                    task core_measure_report_on;
1661                        begin
1662                            core_measure_report_en = 1;
1663                        end
1664                    endtask
1665                    task core_measure_report_off;
1666                        begin
1667                            core_measure_report_en = 0;
1668                        end
1669                    endtask
1670                    
1671                    
1672                    real fbdiv_val		= 0;
1673                    real frac_val		= 0;
1674                    reg pll_mode = 0;
1675                    reg fq_pfd_err = 0;
1676                    reg fq_ref_err = 0;
1677                    reg fbdiv_val_err = 0;
1678                    reg frac_config_report_en = 1;
1679                    reg frac_config_void; 
1680                    
1681                    function reg [1:0] get_fq_pfd_in_range; 
1682                    input reg dummy;
1683                    real fq_pfd;
1684                    begin
1685       1/1              fq_pfd = get_fq_pfd(dummy);
1686       1/1          	if(DSMEN == !1'b1) begin 
1687       1/1          		if(fq_pfd &lt; 8 * 0.99) begin
1688       <font color = "red">0/1     ==>  			get_fq_pfd_in_range = 2'b01;</font>
1689                    		end
1690       1/1          		else if(fq_pfd &gt; (get_fvco_expected(frac_config_void)/16) * 1.01) begin
1691       <font color = "red">0/1     ==>  			get_fq_pfd_in_range = 2'b10;</font>
1692                    		end
1693                    		else begin
1694       1/1          			get_fq_pfd_in_range = 2'b00;
1695                    		end
1696                    	end
1697                    	else begin 
1698       <font color = "red">0/1     ==>  		if(fq_pfd &lt; 10 * 0.99) begin</font>
1699       <font color = "red">0/1     ==>  			get_fq_pfd_in_range = 2'b01;</font>
1700                    		end
1701       <font color = "red">0/1     ==>  		else if(fq_pfd &gt; (get_fvco_expected(frac_config_void)/20) * 1.01) begin</font>
1702       <font color = "red">0/1     ==>  			get_fq_pfd_in_range = 2'b10;</font>
1703                    		end
1704                    		else begin
1705       <font color = "red">0/1     ==>  			get_fq_pfd_in_range = 2'b00;</font>
1706                    		end
1707                    	end
1708                    end
1709                    endfunction
1710                    function real get_fvco_expected;
1711                    input reg dummy;
1712                    begin
1713       1/1          	get_fvco_expected = get_fq_pfd(dummy)*($itor(FBDIV)+DSMEN*($itor(FRAC)/16777216));
1714                    end
1715                    endfunction
1716                    task calc_fbdiv_frac;
1717                    real total_div;
1718                    real rint_div;
1719                    real rfrac_div;
1720                    integer frac_div;
1721                    integer int_div;
1722                    begin
1723                    	frac_div = 0;
1724                    	total_div = get_fvco_requested(frac_config_void)  / get_fq_pfd(frac_config_void);
1725                    	int_div = $rtoi(total_div);
1726                    	rint_div = $itor(int_div);
1727                    	if(int_div != total_div) begin
1728                    		rfrac_div = total_div - rint_div;
1729                    		rfrac_div = rfrac_div * 16777216;
1730                    		frac_div = $rtoi(rfrac_div);
1731                    	end
1732                    	if(frac_div &gt; 0) begin
1733                    		fbdiv_val = int_div;
1734                    		frac_val = frac_div;
1735                    		pll_mode = 1;
1736                    	end
1737                    	else begin
1738                    		fbdiv_val = int_div;
1739                    		frac_val = frac_div;
1740                    		pll_mode = 0;
1741                    	end
1742                    end
1743                    endtask
1744                    task report_fq_pfd;
1745                    begin
1746                    	if(frac_config_report_en)
1747                    	begin
1748                    		$display(&quot;Expected frequency at the PFD: %.2f MHz&quot;, get_fq_pfd(frac_config_void));
1749                    	end
1750                    end
1751                    endtask
1752                    task chk_fq_pfd;
1753                    begin
1754       1/1          	if(get_fq_pfd_in_range(frac_config_void) == 2'b01) begin
1755       <font color = "red">0/1     ==>          if (frac_config_report_en) begin</font>
1756       <font color = "red">0/1     ==>              $display(&quot;%m: [ERROR]: Expected PFD frequency is too low: %0.2f MHz, at time: %0.3f us&quot;, get_fq_pfd(frac_config_void), $realtime*1e-12*1e6);</font>
1757                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1758       <font color = "red">0/1     ==>          fq_pfd_err = 1;</font>
1759                    	end
1760       1/1          	else if(get_fq_pfd_in_range(frac_config_void) == 2'b10) begin
1761       <font color = "red">0/1     ==>          if (frac_config_report_en) begin</font>
1762       <font color = "red">0/1     ==>              $display(&quot;%m: [ERROR]: Expected PFD frequency is too high: %0.2f MHz, at time: %0.3f us&quot;, get_fq_pfd(frac_config_void), $realtime*1e-12*1e6);</font>
1763                            end
                   <font color = "red">==>  MISSING_ELSE</font>
1764       <font color = "red">0/1     ==>          fq_pfd_err = 1;</font>
1765                    	end
                        MISSING_ELSE
1766                    end
1767                    endtask
1768                    task chk_fref;
1769                        real fq_ref;
1770                        reg dummy;
1771                    begin
1772       1/1              fq_ref = get_fref(dummy);
1773       1/1          	if(DSMEN == !1'b1) begin 
1774       1/1          		if(fq_ref &lt; 8 * 0.99) begin
1775       <font color = "red">0/1     ==>              fq_ref_err = 1;</font>
1776       <font color = "red">0/1     ==>              if (frac_config_report_en) begin</font>
1777       <font color = "red">0/1     ==>                  $display(&quot;%m: [ERROR]: Reference frequency is too low: %0.2f MHz, at time: %0.3f us&quot;, get_fref(dummy), $realtime*1e-12*1e6);</font>
1778                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1779                    		end
1780       1/1          		else if(fq_ref &gt; 650 * 1.01) begin
1781       <font color = "red">0/1     ==>              fq_ref_err = 1;</font>
1782       <font color = "red">0/1     ==>              if (frac_config_report_en) begin</font>
1783       <font color = "red">0/1     ==>                  $display(&quot;%m: [ERROR]: Reference frequency is too high: %0.2f MHz, at time: %0.3f us&quot;, get_fref(dummy), $realtime*1e-12*1e6);</font>
1784                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1785                    		end
                        MISSING_ELSE
1786                    	end
1787                    	else begin 
1788       <font color = "red">0/1     ==>  		if(fq_ref &lt; 10 * 0.99) begin</font>
1789       <font color = "red">0/1     ==>              fq_ref_err = 1;</font>
1790       <font color = "red">0/1     ==>              if (frac_config_report_en) begin</font>
1791       <font color = "red">0/1     ==>                  $display(&quot;%m: [ERROR]: Reference frequency is too low: %0.2f MHz, at time: %0.3f us&quot;, get_fref(dummy), $realtime*1e-12*1e6);</font>
1792                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1793                    		end
1794       <font color = "red">0/1     ==>  		else if(fq_ref &gt; 650 * 1.01) begin</font>
1795       <font color = "red">0/1     ==>              fq_ref_err = 1;</font>
1796       <font color = "red">0/1     ==>              if (frac_config_report_en) begin</font>
1797       <font color = "red">0/1     ==>                  $display(&quot;%m: [ERROR]: Reference frequency is too high: %0.2f MHz, at time: %0.3f us&quot;, get_fref(dummy), $realtime*1e-12*1e6);</font>
1798                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1799                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1800                    	end
1801                    end
1802                    endtask
1803                    task chk_fbdiv;
1804                    begin
1805       1/1          	if(DSMEN == !1'b1) begin 
1806       1/1          		if(FBDIV &lt; 16) begin
1807       <font color = "red">0/1     ==>              fbdiv_val_err = 1;</font>
1808       <font color = "red">0/1     ==>              if (frac_config_report_en) begin</font>
1809       <font color = "red">0/1     ==>                  $display(&quot;%m: [ERROR]: FBDIV value is too low: %0d, at time: %0.3f us&quot;, FBDIV, $realtime*1e-12*1e6);</font>
1810                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1811                    		end
1812       1/1          		else if(FBDIV &gt; 1000) begin
1813       <font color = "red">0/1     ==>              fbdiv_val_err = 1;</font>
1814       <font color = "red">0/1     ==>              if (frac_config_report_en) begin</font>
1815       <font color = "red">0/1     ==>                  $display(&quot;%m: [ERROR]: FBDIV value is too high: %0d, at time: %0.3f us&quot;, FBDIV, $realtime*1e-12*1e6);</font>
1816                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1817                    		end
                        MISSING_ELSE
1818                    	end
1819                    	else begin 
1820       <font color = "red">0/1     ==>  		if(FBDIV &lt; 20) begin</font>
1821       <font color = "red">0/1     ==>              fbdiv_val_err = 1;</font>
1822       <font color = "red">0/1     ==>              if (frac_config_report_en) begin</font>
1823       <font color = "red">0/1     ==>                  $display(&quot;%m: [ERROR]: FBDIV value is too low: %0d, at time: %0.3f us&quot;, FBDIV, $realtime*1e-12*1e6);</font>
1824                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1825                    		end
1826       <font color = "red">0/1     ==>  		else if(FBDIV &gt; 800) begin</font>
1827       <font color = "red">0/1     ==>              fbdiv_val_err = 1;</font>
1828       <font color = "red">0/1     ==>              if (frac_config_report_en) begin</font>
1829       <font color = "red">0/1     ==>                  $display(&quot;%m: [ERROR]: FBDIV value is too high: %0d, at time: %0.3f us&quot;, FBDIV, $realtime*1e-12*1e6);</font>
1830                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1831                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1832                    	end
1833                    end
1834                    endtask
1835                    task frac_config_report_on;
1836                    begin
1837                        frac_config_report_en = 1;
1838                    end
1839                    endtask
1840                    task frac_config_report_off;
1841                    begin
1842                        frac_config_report_en = 0;
1843                    end
1844                    endtask
1845                    function reg frac_config_get_error;
1846                    input reg dummy;
1847                    reg error;
1848                    begin
1849       1/1              frac_config_get_error = fq_pfd_err || fq_ref_err || fbdiv_val_err;
1850                    end
1851                    endfunction
1852                    task frac_config_reset_error;
1853                    begin
1854       1/1              fq_pfd_err = 0;
1855       1/1              fq_ref_err = 0;
1856       1/1              fbdiv_val_err = 0;
1857                    end
1858                    endtask
1859                    
1860                    
1861                    reg outputs_calc_void; 
1862                    
1863                    
1864                    function real get_FOUT0_freq;
1865                    input reg [32*32:0] vco_value;
1866                    begin
1867                        if (vco_value == &quot;requested&quot;) begin
1868                            get_FOUT0_freq = get_fvco_requested(outputs_calc_void)/get_FOUT0_div(outputs_calc_void);
1869                        end
1870                    	else if (POSTDIV0==0)
1871                    		get_FOUT0_freq = get_fref(outputs_calc_void);
1872                    	else if (!PLLEN)
1873                    		get_FOUT0_freq = get_fref(outputs_calc_void);
1874                    	else if (!FOUTEN[0])
1875                    		get_FOUT0_freq = -1;
1876                        else if (vco_value == &quot;expected&quot;) begin
1877                            get_FOUT0_freq = get_fvco_expected(outputs_calc_void)/get_FOUT0_div(outputs_calc_void);
1878                        end
1879                    end
1880                    endfunction
1881                    function real get_FOUT1_freq;
1882                    input reg [32*32:0] vco_value;
1883                    begin
1884                        if (vco_value == &quot;requested&quot;) begin
1885                            get_FOUT1_freq = get_fvco_requested(outputs_calc_void)/get_FOUT1_div(outputs_calc_void);
1886                        end
1887                    	else if (POSTDIV1==0)
1888                    		get_FOUT1_freq = get_fref(outputs_calc_void);
1889                    	else if (!PLLEN)
1890                    		get_FOUT1_freq = get_fref(outputs_calc_void);
1891                    	else if (!FOUTEN[1])
1892                    		get_FOUT1_freq = -1;
1893                        else if (vco_value == &quot;expected&quot;) begin
1894                            get_FOUT1_freq = get_fvco_expected(outputs_calc_void)/get_FOUT1_div(outputs_calc_void);
1895                        end
1896                    end
1897                    endfunction
1898                    function real get_FOUT2_freq;
1899                    input reg [32*32:0] vco_value;
1900                    begin
1901                        if (vco_value == &quot;requested&quot;) begin
1902                            get_FOUT2_freq = get_fvco_requested(outputs_calc_void)/get_FOUT2_div(outputs_calc_void);
1903                        end
1904                    	else if (POSTDIV2==0)
1905                    		get_FOUT2_freq = get_fref(outputs_calc_void);
1906                    	else if (!PLLEN)
1907                    		get_FOUT2_freq = get_fref(outputs_calc_void);
1908                    	else if (!FOUTEN[2])
1909                    		get_FOUT2_freq = -1;
1910                        else if (vco_value == &quot;expected&quot;) begin
1911                            get_FOUT2_freq = get_fvco_expected(outputs_calc_void)/get_FOUT2_div(outputs_calc_void);
1912                        end
1913                    end
1914                    endfunction
1915                    function real get_FOUT3_freq;
1916                    input reg [32*32:0] vco_value;
1917                    begin
1918                        if (vco_value == &quot;requested&quot;) begin
1919                            get_FOUT3_freq = get_fvco_requested(outputs_calc_void)/get_FOUT3_div(outputs_calc_void);
1920                        end
1921                    	else if (POSTDIV3==0)
1922                    		get_FOUT3_freq = get_fref(outputs_calc_void);
1923                    	else if (!PLLEN)
1924                    		get_FOUT3_freq = get_fref(outputs_calc_void);
1925                    	else if (!FOUTEN[3])
1926                    		get_FOUT3_freq = -1;
1927                        else if (vco_value == &quot;expected&quot;) begin
1928                            get_FOUT3_freq = get_fvco_expected(outputs_calc_void)/get_FOUT3_div(outputs_calc_void);
1929                        end
1930                    end
1931                    endfunction
1932                    function real get_FOUTVCO_freq;
1933                    input reg [32*32:0] vco_value;
1934                    begin
1935                        if (vco_value == &quot;requested&quot;) begin
1936                            get_FOUTVCO_freq = get_fvco_requested(outputs_calc_void)/get_FOUTVCO_div(outputs_calc_void);
1937                        end
1938                    	else if (!PLLEN)
1939                    		get_FOUTVCO_freq = -1;
1940                    	else if (!FOUTVCOEN)
1941                    		get_FOUTVCO_freq = -1;
1942                        else if (vco_value == &quot;expected&quot;) begin
1943                            get_FOUTVCO_freq = get_fvco_expected(outputs_calc_void)/get_FOUTVCO_div(outputs_calc_void);
1944                        end
1945                    end
1946                    endfunction
1947                    function real get_FOUTCMLP_freq;
1948                    input reg [32*32:0] vco_value;
1949                    begin
1950                        if (vco_value == &quot;requested&quot;) begin
1951                            get_FOUTCMLP_freq = get_fvco_requested(outputs_calc_void)/get_FOUTCMLP_div(outputs_calc_void);
1952                        end
1953                    	else if (!PLLEN)
1954                    		get_FOUTCMLP_freq = -1;
1955                    	else if (!FOUTCMLEN)
1956                    		get_FOUTCMLP_freq = -1;
1957                        else if (vco_value == &quot;expected&quot;) begin
1958                            get_FOUTCMLP_freq = get_fvco_expected(outputs_calc_void)/get_FOUTCMLP_div(outputs_calc_void);
1959                        end
1960                    end
1961                    endfunction
1962                    function real get_FOUTCMLN_freq;
1963                    input reg [32*32:0] vco_value;
1964                    begin
1965                        if (vco_value == &quot;requested&quot;) begin
1966                            get_FOUTCMLN_freq = get_fvco_requested(outputs_calc_void)/get_FOUTCMLN_div(outputs_calc_void);
1967                        end
1968                    	else if (!PLLEN)
1969                    		get_FOUTCMLN_freq = -1;
1970                    	else if (!FOUTCMLEN)
1971                    		get_FOUTCMLN_freq = -1;
1972                        else if (vco_value == &quot;expected&quot;) begin
1973                            get_FOUTCMLN_freq = get_fvco_expected(outputs_calc_void)/get_FOUTCMLN_div(outputs_calc_void);
1974                        end
1975                    end
1976                    endfunction
1977                    function real get_FOUTDIFFP_freq;
1978                    input reg [32*32:0] vco_value;
1979                    begin
1980                        if (vco_value == &quot;requested&quot;) begin
1981                            get_FOUTDIFFP_freq = get_fvco_requested(outputs_calc_void)/get_FOUTDIFFP_div(outputs_calc_void);
1982                        end
1983                    	else if (!PLLEN)
1984                    		get_FOUTDIFFP_freq = -1;
1985                    	else if (!FOUTDIFFEN)
1986                    		get_FOUTDIFFP_freq = -1;
1987                        else if (vco_value == &quot;expected&quot;) begin
1988                            get_FOUTDIFFP_freq = get_fvco_expected(outputs_calc_void)/get_FOUTDIFFP_div(outputs_calc_void);
1989                        end
1990                    end
1991                    endfunction
1992                    function real get_FOUTDIFFN_freq;
1993                    input reg [32*32:0] vco_value;
1994                    begin
1995                        if (vco_value == &quot;requested&quot;) begin
1996                            get_FOUTDIFFN_freq = get_fvco_requested(outputs_calc_void)/get_FOUTDIFFN_div(outputs_calc_void);
1997                        end
1998                    	else if (!PLLEN)
1999                    		get_FOUTDIFFN_freq = -1;
2000                    	else if (!FOUTDIFFEN)
2001                    		get_FOUTDIFFN_freq = -1;
2002                        else if (vco_value == &quot;expected&quot;) begin
2003                            get_FOUTDIFFN_freq = get_fvco_expected(outputs_calc_void)/get_FOUTDIFFN_div(outputs_calc_void);
2004                        end
2005                    end
2006                    endfunction
2007                    
2008                    function real get_FOUT0_div;
2009                    input reg dummy;
2010                    begin
2011                    		get_FOUT0_div = 1*get_POSTDIV0(outputs_calc_void);
2012                    end
2013                    endfunction
2014                    function real get_FOUT1_div;
2015                    input reg dummy;
2016                    begin
2017                    		get_FOUT1_div = 1*get_POSTDIV1(outputs_calc_void);
2018                    end
2019                    endfunction
2020                    function real get_FOUT2_div;
2021                    input reg dummy;
2022                    begin
2023                    		get_FOUT2_div = 1*get_POSTDIV2(outputs_calc_void);
2024                    end
2025                    endfunction
2026                    function real get_FOUT3_div;
2027                    input reg dummy;
2028                    begin
2029                    		get_FOUT3_div = 1*get_POSTDIV3(outputs_calc_void);
2030                    end
2031                    endfunction
2032                    function real get_FOUTVCO_div;
2033                    input reg dummy;
2034                    begin
2035                    		get_FOUTVCO_div = 1;
2036                    end
2037                    endfunction
2038                    function real get_FOUTCMLP_div;
2039                    input reg dummy;
2040                    begin
2041                    		get_FOUTCMLP_div = 1*get_POSTDIV4(outputs_calc_void);
2042                    end
2043                    endfunction
2044                    function real get_FOUTCMLN_div;
2045                    input reg dummy;
2046                    begin
2047                    		get_FOUTCMLN_div = 1*get_POSTDIV4(outputs_calc_void);
2048                    end
2049                    endfunction
2050                    function real get_FOUTDIFFP_div;
2051                    input reg dummy;
2052                    begin
2053                    		get_FOUTDIFFP_div = 1*get_POSTDIV4(outputs_calc_void);
2054                    end
2055                    endfunction
2056                    function real get_FOUTDIFFN_div;
2057                    input reg dummy;
2058                    begin
2059                    		get_FOUTDIFFN_div = 1*get_POSTDIV4(outputs_calc_void);
2060                    end
2061                    endfunction
2062                    
2063                    function real get_POSTDIV0;
2064                    input reg dummy;
2065                    begin
2066                        casez ({FOUTVCOBYP[0],POSTDIV0}) 
2067                            5'b1???? : get_POSTDIV0 = 1; 
2068                            5'b00001 : get_POSTDIV0 = 2; 
2069                            5'b00010 : get_POSTDIV0 = 3;
2070                            5'b00011 : get_POSTDIV0 = 4;
2071                            5'b00100 : get_POSTDIV0 = 5;
2072                            5'b00101 : get_POSTDIV0 = 6;
2073                            5'b00110 : get_POSTDIV0 = 8;
2074                            5'b00111 : get_POSTDIV0 = 10;
2075                            5'b01000 : get_POSTDIV0 = 12;
2076                            5'b01001 : get_POSTDIV0 = 16;
2077                            5'b01010 : get_POSTDIV0 = 20;
2078                            5'b01011 : get_POSTDIV0 = 24;
2079                            5'b01100 : get_POSTDIV0 = 32;
2080                            5'b01101 : get_POSTDIV0 = 40;
2081                            5'b01110 : get_POSTDIV0 = 48;
2082                            5'b01111 : get_POSTDIV0 = 64;
2083                        endcase
2084                    end
2085                    endfunction
2086                    function real get_POSTDIV1;
2087                    input reg dummy;
2088                    begin
2089                        casez ({FOUTVCOBYP[1],POSTDIV1}) 
2090                            5'b1???? : get_POSTDIV1 = 1; 
2091                            5'b00001 : get_POSTDIV1 = 2; 
2092                            5'b00010 : get_POSTDIV1 = 3;
2093                            5'b00011 : get_POSTDIV1 = 4;
2094                            5'b00100 : get_POSTDIV1 = 5;
2095                            5'b00101 : get_POSTDIV1 = 6;
2096                            5'b00110 : get_POSTDIV1 = 8;
2097                            5'b00111 : get_POSTDIV1 = 10;
2098                            5'b01000 : get_POSTDIV1 = 12;
2099                            5'b01001 : get_POSTDIV1 = 16;
2100                            5'b01010 : get_POSTDIV1 = 20;
2101                            5'b01011 : get_POSTDIV1 = 24;
2102                            5'b01100 : get_POSTDIV1 = 32;
2103                            5'b01101 : get_POSTDIV1 = 40;
2104                            5'b01110 : get_POSTDIV1 = 48;
2105                            5'b01111 : get_POSTDIV1 = 64;
2106                        endcase
2107                    end
2108                    endfunction
2109                    function real get_POSTDIV2;
2110                    input reg dummy;
2111                    begin
2112                        casez ({FOUTVCOBYP[2],POSTDIV2}) 
2113                            5'b1???? : get_POSTDIV2 = 1; 
2114                            5'b00001 : get_POSTDIV2 = 2; 
2115                            5'b00010 : get_POSTDIV2 = 3;
2116                            5'b00011 : get_POSTDIV2 = 4;
2117                            5'b00100 : get_POSTDIV2 = 5;
2118                            5'b00101 : get_POSTDIV2 = 6;
2119                            5'b00110 : get_POSTDIV2 = 8;
2120                            5'b00111 : get_POSTDIV2 = 10;
2121                            5'b01000 : get_POSTDIV2 = 12;
2122                            5'b01001 : get_POSTDIV2 = 16;
2123                            5'b01010 : get_POSTDIV2 = 20;
2124                            5'b01011 : get_POSTDIV2 = 24;
2125                            5'b01100 : get_POSTDIV2 = 32;
2126                            5'b01101 : get_POSTDIV2 = 40;
2127                            5'b01110 : get_POSTDIV2 = 48;
2128                            5'b01111 : get_POSTDIV2 = 64;
2129                        endcase
2130                    end
2131                    endfunction
2132                    function real get_POSTDIV3;
2133                    input reg dummy;
2134                    begin
2135                        casez ({FOUTVCOBYP[3],POSTDIV3}) 
2136                            5'b1???? : get_POSTDIV3 = 1; 
2137                            5'b00001 : get_POSTDIV3 = 2; 
2138                            5'b00010 : get_POSTDIV3 = 3;
2139                            5'b00011 : get_POSTDIV3 = 4;
2140                            5'b00100 : get_POSTDIV3 = 5;
2141                            5'b00101 : get_POSTDIV3 = 6;
2142                            5'b00110 : get_POSTDIV3 = 8;
2143                            5'b00111 : get_POSTDIV3 = 10;
2144                            5'b01000 : get_POSTDIV3 = 12;
2145                            5'b01001 : get_POSTDIV3 = 16;
2146                            5'b01010 : get_POSTDIV3 = 20;
2147                            5'b01011 : get_POSTDIV3 = 24;
2148                            5'b01100 : get_POSTDIV3 = 32;
2149                            5'b01101 : get_POSTDIV3 = 40;
2150                            5'b01110 : get_POSTDIV3 = 48;
2151                            5'b01111 : get_POSTDIV3 = 64;
2152                        endcase
2153                    end
2154                    endfunction
2155                    function real get_POSTDIV4;
2156                    input reg dummy;
2157                    begin
2158                        casez ({FOUTVCOBYP[4],POSTDIV4}) 
2159                            3'b1?? : get_POSTDIV4 = 1; 
2160                            3'b000 : get_POSTDIV4 = 4; 
2161                            3'b001 : get_POSTDIV4 = 6; 
2162                            3'b010 : get_POSTDIV4 = 8;
2163                            3'b011 : get_POSTDIV4 = 12;
2164                        endcase
2165                    end
2166                    endfunction
2167                    function reg outputs_calc_get_error;
2168                    input reg dummy;
2169                    reg error;
2170                    begin
2171       1/1              outputs_calc_get_error = 0;
2172                    end
2173                    endfunction
2174                    task outputs_calc_reset_error;
2175                    begin
2176                    end
2177                    endtask
2178                    task outputs_calc_report_on;
2179                    begin
2180                    end
2181                    endtask
2182                    task outputs_calc_report_off;
2183                    begin
2184                    end
2185                    endtask
2186                    function reg get_error;
2187                    input reg dummy;
2188                    reg error;
2189                    begin
2190       1/1              error = 0;
2191       1/1          	error = error | get_core_measure_error(dummy);
2192       1/1          	error = error | frac_config_get_error(dummy);
2193       1/1          	error = error | outputs_calc_get_error(dummy);
2194       1/1              get_error = error;
2195                    end
2196                    endfunction
2197                    task reset_error;
2198                    begin
2199       1/1          	reset_core_measure_error;
2200       1/1          	frac_config_reset_error;
2201       1/1          	outputs_calc_reset_error;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod54.html" >PLLTS16FFCFRACF_ASSERTIONS</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">242</td>
<td class="rt">34</td>
<td class="rt">14.05 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">121</td>
<td class="rt">18</td>
<td class="rt">14.88 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">121</td>
<td class="rt">16</td>
<td class="rt">13.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">242</td>
<td class="rt">34</td>
<td class="rt">14.05 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">121</td>
<td class="rt">18</td>
<td class="rt">14.88 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">121</td>
<td class="rt">16</td>
<td class="rt">13.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>DACEN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DSKEWCALBYP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DSKEWCALCNT[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DSKEWCALCNT[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DSKEWCALCNT[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DSKEWCALEN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DSKEWCALIN[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DSKEWFASTCAL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DSMEN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FBDIV[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FBDIV[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FBDIV[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FBDIV[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FBDIV[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FBDIV[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTCMLEN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTDIFFEN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTEN[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTEN[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTVCOBYP[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTVCOEN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FRAC[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FREF</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FREFCMLEN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FREFCMLN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FREFCMLP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLLEN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>POSTDIV0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>POSTDIV0[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>POSTDIV0[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>POSTDIV1[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>POSTDIV2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>POSTDIV3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>POSTDIV4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>REFDIV[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REFDIV[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLKSSCG</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DSKEWCALLOCK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DSKEWCALOUT[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUT[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>FOUT[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTCMLN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTCMLP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTDIFFN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTDIFFP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>FOUTVCO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod54.html" >PLLTS16FFCFRACF_ASSERTIONS</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">8</td>
<td class="rt">57.14 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">1026</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1076</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1163</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1174</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1179</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1026           case(get_active_fref(input_checks_void))
               <font color = "red">-1-</font>  
1027       		default: @(FREF) clk_ref_internal = FREF;
           <font color = "red">		==></font>
1028                   "FREF":  @(FREF) clk_ref_internal = FREF;
           <font color = "green">            ==></font>
1029                   "FREFCML":  @(FREFCMLN) clk_ref_internal = (~FREFCMLN) & FREFCMLP;
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>"FREF" </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>"FREFCML" </td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1076           if(!get_checks_suppressed(input_checks_void)) begin
               <font color = "red">-1-</font>  
1077               if(get_clk_ref_valid(input_checks_void))
                   <font color = "green">-2-</font>  
1078                   set_fref(get_frefmon_freq(input_checks_void));
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
1079               launch_all_checks;
1080           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1163           if (lock_time < 10 && !$test$plusargs("USER_CONTROLLED_PLLTS16FFCFRACF_LOCK_TIME_SUPPRESS_ERRORS")) begin
               <font color = "red">-1-</font>  
1164               $display("%m [FATAL ERROR]: USER_CONTROLLED_PLLTS16FFCFRACF_LOCK_TIME Lock cycles should be >= 10 ");
           <font color = "red">        ==></font>
1165               $stop;
1166           end
1167           else begin
1168               $display("%m User defined lock is enabled.  LOCK signal will go high %1d FREF cycles after unlock event",lock_time);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1174                           if(PLLEN == !1'b1) begin
                               <font color = "green">-1-</font>  
1175                               XPLLTS16FFCFRACF_CORE.Xpllcore.Xvco.Xvcoana.Xvco.fvcoprog = 0.0;
           <font color = "green">                        ==></font>
1176                           end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1179                           if(~clk_ref_valid && !$test$plusargs("USER_CONTROLLED_PLLTS16FFCFRACF_LOCK_TIME_SUPPRESS_ERRORS")) begin
                               <font color = "red">-1-</font>  
1180                               $display("%m [FATAL ERROR]: Reference frequency measurement not finished. LOCK Time must be at least 10 FREF cycles.");
           <font color = "red">                        ==></font>
1181                               $stop;
1182                           end
                               MISSING_ELSE
           <font color = "green">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1184                           if(lock_time > 10) begin
                               <font color = "red">-1-</font>  
1185                               repeat(lock_time - 10) @(posedge FREF);
           <font color = "green">                        ==></font>
1186                           end
                               MISSING_ELSE
           <font color = "red">                    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_2398">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_PLLTS16FFCFRACF_ASSERTIONS">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
