\documentclass[xcolor=pdftex,dvipsnames,table,final]{beamer}
\mode<presentation>
{
  \usetheme{PosterCERG}
}
% size in width and height is in cm
% Arch D: 24"x36" use 60.96 x 91.44 Typical size for our printer, use 3 columns, scale=0.8 to fit more text
% each column should be 0.3\linewidth
% Arch E: 36"x48" use 91.44 x 121.92 OK for FedexKinko, use 4 columns
% each column should be 0.22\linewidth
\usepackage[orientation=portrait,size=custom,width=76.2,height=106.68,scale=1]{beamerposter}
% DATE-2016 Poster format
% DIN-A0-Portrait ----1189mm X 841mm or 118.9cm x 84.1cm or 46.8in x 33.1in 
%\usepackage[orientation=portrait, size=custom, width=84.1, height=118.9 scale=1.0]{beamerposter}sd
\usepackage{multirow,wrapfig}
\usepackage[labelformat=empty,justification=centering]{caption}
\usepackage{tikz}
\usepackage{lmodern}
\usepackage{multirow}
\usepackage{listings}
\usepackage{fancyvrb}
\usepackage{lipsum}
\usetikzlibrary{fit,arrows,calc,positioning}
%\usepackage{wrapfig}
%%%%%%%%%%% Additional packages-Panci
\usepackage[T1]{fontenc}

\definecolor{ocean}{RGB}{0,205,255}
\definecolor{beamerbackground}{rgb}{0.5,0.5,0.3}
\newcommand{\rb}[1]{\raisebox{1.3ex}[-1.3ex]{#1}}

\newcommand{\urlwofont}[1] { \urlstyle{same}\url{#1} }
     
\graphicspath{{figures/}}
\title{\LARGE Flexible, Opensource workBench fOr Side-channel analysis\\ \vspace{0.5ex}(FOBOS)}
\author{Abubakr Abdulgadir, William Diehl, Rajesh Velegalati, Jens-Peter Kaps}%\vspace{-2ex}
\institute{\vspace{-1ex}Department of Electrical and Computer Engineering, George Mason University, Fairfax, Virginia 22030, USA
           %\{pyalla, ehomsiri, jkaps\}@gmu.edu \url{http://cryptography.gmu.edu}
          } %this should be GMU etc. 
\date{March}

\begin{document}
\lstset{%
  basicstyle=\ttfamily,
  language=bash,
  commentstyle=\color{tabutter},
  keywordstyle=\color{black},
  numberstyle=\color{cergbg1},
  stringstyle=\color{ta3orange},
  identifierstyle=\color{cergbg1}
}
\begin{frame}[fragile]{} 
  \begin{columns}[t]
% ---------------------------------------------------------------------------
%   FIRST COLUMN
% ---------------------------------------------------------------------------
    \begin{column}{.31\linewidth}

% ---------------------------------------------------------------------------
      \begin{block}{Abstract}
Side-channel analysis (SCA) attacks pose a growing threat to the
implementations of cryptographic algorithms in software as well as in
hardware. Current standard side-channel evaluation boards with Field
Programmable Gate Arrays (FPGAs), that allow for exploring the
vulnerability of cryptographic implementations on FPGAs, are expensive
and available only for a few FPGA devices. Furthermore, a complete
open source software package that includes drivers which run test cases
on the board, control the measurement equipment, and contain several
SCA techniques, are not readily available. Each user has to assemble
his/her own setup based on software packages from multiple sources,
written in multiple languages and/or write parts of the code
themselves. Additionally, this complexity and cost makes it very
difficult, if not impossible, to educate students on SCA through
hands-on laboratory exercises. 
FOBOS is an open-source framework for
conducting SCA attacks on FPGAs which supports multiple FPGA devices
and includes all necessary software to run Differential Power Analysis
(DPA) attacks, which are the most prominent kind of SCA attacks.
Through its completeness and support for educational FPGA boards it is
an ideal teaching tool.


      \end{block}
	 
%---------------------------------------------------------------------------------

     

% ---------------------------------------------------------------------------
      \begin{block}{FOBOS}
        {\color{red}F}lexible {\color{red}O}pen-source work{\color{red}B}ench 
        f{\color{red}O}r {\color{red}S}ide-channel analysis, 
          loosely named after the Greek god Phobos ($\phi \acute{o} \beta o \varsigma$) is 
          an open-source framework for DPA with the following goals: 
        \begin{itemize}
          \item Complete solution useful for education.
          \item De-couples Control from Device under Test (DUT).
          \item Allows use of inexpensive FPGA boards.
          \item Modular software, allows for easy adaptation for new boards, oscilloscopes.
          \item Extensible by the user to include
          \begin{itemize}
            \item new attack scenarios and
            \item new attack models. 
          \end{itemize}
        \end{itemize}
      \end{block}
% ---------------------------------------------------------------------------
      \begin{block}{Main Components of FOBOS}
        \begin{center}
          \includegraphics[scale=1.5]{../figures/fobos-top}
        \end{center} 
      \end{block}
     
% ---------------------------------------------------------------------------
      \begin{block}{FOBOS Acquisition}
        \begin{center}
          \includegraphics[scale=1.7]{../figures/fobos-dac}
        \end{center} 

          \begin{itemize}
            \item FOBOS Acquisition Hardware contains 
            \begin{itemize}
              \item VHDL for the \textbf{Control Board} to interface with DUT,
              \item VHDL-wrapper for the \textbf{DUT board} to instantiate a user provided algorithm, and
              \item Connector description.
            \end{itemize}
            \item FOBOS Acquisition Software is written in Python and 
            \begin{itemize}
              \item Controls FOBOS Acquisition Hardware,
              \item Controls measurement equipment, and
              \item Stores measurements and setup information.
            \end{itemize}
          \end{itemize}
       \end{block}
     
 % ---------------------------------------------------------------------------
      \begin{block}{FOBOS Hardware}
        \vspace{-1ex}
        \begin{center}
          \includegraphics[width=0.9\linewidth]{../figures/FOBOS-label}
        \end{center} 
        \begin{itemize}
          \item FOBOS Control can be Digilent Nexys2 or Nexys3, soon Nexys4.
        \end{itemize}
        \vspace{-0.2ex}
       \end{block}
     
%---------------------------------------------------------------------------------
    \end{column}
% ---------------------------------------------------------------------------
%   SECOND COLUMN
% ---------------------------------------------------------------------------
    \begin{column}{.31\linewidth}
   
% ---------------------------------------------------------------------------
      


% ---------------------------------------------------------------------------
      \begin{block}{Acquisition Control}
        \begin{center}
          \includegraphics[scale=1.5]{../figures/data_acq}
        \end{center} 
        \begin{itemize}
          \item Control Board sends Key and Plaintext to the DUT.
          \item After DUT receives all data, the Control Board generates the trigger.
          \item The trigger indicates that the cryptographic algorithm has started
                and initiates capture of data by the oscilloscope.
        \end{itemize}
       \end{block}
     % ---------------------------------------------------------------------------
       \begin{block}{FOBOS Analysis}
        \begin{minipage}{0.69\linewidth}
		\includegraphics[scale=1.5]{../figures/fobos-dan}
        \end{minipage}
	\hspace{-5ex}
	\begin{minipage}{0.31\linewidth}
          {\small
          \begin{itemize}
            \item Minimum Guessing Entropy shows how many guesses (possible keys) are 
                  remaining for a given number of traces. 
            \item Autocorrelation indicates repeating patterns in a trace such as round 
                  operations which help in identifying where to attack. 
          \end{itemize}
          }  
	\end{minipage} 
       \end{block}
% ---------------------------------------------------------------------------
       \begin{block}{DPA Workflow}
        \vspace{-1ex}
        \begin{center}
          \includegraphics[scale=1.5]{../figures/data_anl}
        \end{center} 
        \vspace{-1ex}
        \begin{enumerate}
          \item Statistics Module
          \begin{itemize}
            \item Statistics can identify outliers in traces and samples across traces.
          \end{itemize}
          \item Post-Processing Module
          \begin{itemize}
            \item The main goal of these modules is to reduce the amount of data that 
                  has to be analyzed by the SCA Module.
          \end{itemize}
          \item SCA Module
          \begin{itemize}
            \item User can test his/her own power model using a library of state-of-the art side channel
                  distinguishers.
            \item FOBOS supports CPA using Spearman, Pearson, ANOVA \& MIA.
          \end{itemize}
        \end{enumerate}

       \end{block}
       
       \begin{block}{Example: Attack on AES}
        \vspace{-1ex}
         \begin{center}
           \includegraphics[width=0.9\linewidth]{../figures/aes128}

           {\small $PowerGuess_{i, j}$ = HD(SBOX($CT_{i-1}$), SBOX($PT_{i}$ $\oplus$ $KeyGuess_{j}$) )}
         \end{center}
	 \begin{minipage}[t]{0.49\linewidth}
		 %\begin{center}
			~~\includegraphics[width=0.80\linewidth]{../figures/oscilloscope-all-4ch} 
		%\end{center}
	 
	 \end{minipage}%
	 \begin{minipage}[t]{0.49\linewidth}  
		 \hspace{-5ex}\vspace{-6cm}{\small
		 \begin{itemize}
		  \item First round attack on AES-128.
		  \item Key (0x16) recovered after 1 hour.
                  \item Requires 2000 encryptions.
                  \item Pearson's Correlation.
                  \item Sometimes histogram is more clear than correlation plot.
		 \end{itemize}}
         \end{minipage} 
	 
        \begin{minipage}[t]{0.49\linewidth}
           \includegraphics[width=1.0\linewidth]{../figures/pearsonsCoActual}
        \end{minipage}%
        \begin{minipage}[t]{0.49\linewidth}  
		\includegraphics[width=1.0\linewidth]{../figures/histPearsonsCoActual}
        \end{minipage}
        \vspace{-3.8ex}
       \end{block}
% ---------------------------------------------------------------------------
          
% ---------------------------------------------------------------------------
    \end{column}
% ---------------------------------------------------------------------------
%   THIRD COLUMN
% ---------------------------------------------------------------------------
   \begin{column}{.31\linewidth}
    

%----------------------------------------------------------------------------
      \begin{block}{Power measurement}
         \vspace{-1ex}
         \begin{itemize}
          \item An add-on module is used to measures power. It measures voltage drop across a shunt resistor.
          \item Oscilloscope collects traces then a script calculates power consumption.
        \begin{center}
          \includegraphics[scale=0.8]{images/power.png}
        \end{center}
        \item Sample results:


\begin{Verbatim}[fontsize=\small]
Source File: rawDataAligned.npy
Number of Traces: 20
Start sample (for truncated traces): 1
...
XBXX resistance (ohms): 1
...
Mean voltage for truncated traces is: 0.67885V
Mean power for truncated traces is: 0.0326W
\end{Verbatim}
         \end{itemize}


      \end{block}
%----------------------------------------------------------------------------
      \begin{block}{T-Test Flow}
         \vspace{-1ex}
         \begin{itemize}
      \item Welch's T-test is used to evaluate DPA resistance.
      $$ \frac{\mu_0 - \mu_1}{\sqrt{\frac{s_0^2}{n_0}+ \frac{s_0^2}{n_0}}}$$
      {\small
          Where $\mu_0$ and $\mu_1$ are means of distributions 0 and 1, s0 and s1 are standard deviations, and n0 and n1 are the cardinality of the distributions, or the number of samples.
          }
         \end{itemize}
        \begin{center}
     \includegraphics[scale=1.0]{images/t_test_flow.png}
        \end{center} 
         
      \end{block}
%----------------------------------------------------------------------------
      \begin{block}{Example T-Test - AES-GCM implementation}
         \vspace{-1ex}
         \begin{minipage}{0.5\linewidth}
             \begin{center}
               Fail: Unprotected
            \includegraphics[scale=0.6]{images/aes_gcm_unprotected.png}
        \end{center} 
        \end{minipage}
        \hspace{-5ex}
       \begin{minipage}{0.5\linewidth}

        \begin{center}
             Pass: Protected
            \includegraphics[scale=0.6]{images/aes_gcm_protected.png}
            \end{center} 
         
        \end{minipage}
        
         
      \end{block}

%----------------------------------------------------------------------------
      \begin{block}{Profiler}
         \vspace{-1ex}
         A set of scripts used to map DUT state to samples in power traces. This can help to spot points of leakage. \newline
         \textbf{Example}: Determining leakage points in AES-CLOC implementation t-test result:
         \begin{itemize}
         \item T-test detects leakage at discrete points:
          \begin{center}
          \includegraphics[scale=0.5]{images/profiler_1.png}
          \end{center}
          \item After zooming into a spike, we can see the DUT state at that time:
     \begin{center}
          \includegraphics[scale=0.5]{images/profiler_2.png}
          \end{center}
          \item Reason for the spike: CLOC has a data-dependent branch condition(from the CLOC specification).
          \newline
          \begin{center}
          \includegraphics[scale=1.5]{images/cloc_aes_branch.png}
           \end{center}


         \end{itemize}
       
       
          
    
         
      \end{block}
% ---------------------------------------------------------------------------
% ---------------------------------------------------------------------------
%      \begin{block}{References}
%        \footnotesize
%          \bibliographystyle{IEEEtran}
%          \bibliography{keccak}
%        %\input{keccakbib}
%      \end{block} 
   \end{column}
\end{columns}

\end{frame}
\end{document}

 
