$comment
	File created using the following command:
		vcd file Dec2_4EnDemo.msim.vcd -direction
$end
$date
	Sun Mar 19 11:52:43 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module dec2_4endemo_vhd_vec_tst $end
$var wire 1 ! LEDG [3] $end
$var wire 1 " LEDG [2] $end
$var wire 1 # LEDG [1] $end
$var wire 1 $ LEDG [0] $end
$var wire 1 % SW [2] $end
$var wire 1 & SW [1] $end
$var wire 1 ' SW [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_SW [2] $end
$var wire 1 2 ww_SW [1] $end
$var wire 1 3 ww_SW [0] $end
$var wire 1 4 ww_LEDG [3] $end
$var wire 1 5 ww_LEDG [2] $end
$var wire 1 6 ww_LEDG [1] $end
$var wire 1 7 ww_LEDG [0] $end
$var wire 1 8 \LEDG[0]~output_o\ $end
$var wire 1 9 \LEDG[1]~output_o\ $end
$var wire 1 : \LEDG[2]~output_o\ $end
$var wire 1 ; \LEDG[3]~output_o\ $end
$var wire 1 < \SW[1]~input_o\ $end
$var wire 1 = \SW[2]~input_o\ $end
$var wire 1 > \SW[0]~input_o\ $end
$var wire 1 ? \system_core|outputs[0]~0_combout\ $end
$var wire 1 @ \system_core|outputs[1]~1_combout\ $end
$var wire 1 A \system_core|outputs[2]~2_combout\ $end
$var wire 1 B \system_core|outputs[3]~3_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1)
x*
1+
1,
1-
1.
1/
10
08
09
0:
0;
1<
1=
0>
0?
0@
0A
0B
1%
1&
0'
0!
0"
0#
0$
11
12
03
04
05
06
07
$end
#20000
1'
13
1>
1B
1;
14
1!
#40000
0'
0&
03
02
0<
0>
0B
0;
04
0!
#60000
1'
0%
13
01
0=
1>
1?
18
17
1$
#100000
0'
1%
03
11
1=
0>
0?
08
07
0$
#140000
0%
01
0=
#160000
1%
1&
12
11
1=
1<
#200000
0%
1'
13
01
0=
1>
1@
19
16
1#
#220000
0'
0&
03
02
0<
0>
0@
09
06
0#
#260000
1'
1%
13
11
1=
1>
1A
1:
15
1"
#280000
0%
1&
12
01
0=
1<
1@
0A
0:
19
05
16
1#
0"
#300000
1%
11
1=
0@
1B
1;
09
14
06
0#
1!
#320000
0%
0&
02
01
0=
0<
1?
0B
0;
18
04
17
1$
0!
#360000
1%
1&
12
11
1=
1<
0?
1B
1;
08
14
07
0$
1!
#380000
0%
0&
02
01
0=
0<
1?
0B
0;
18
04
17
1$
0!
#400000
1%
0'
03
11
1=
0>
0?
08
07
0$
#420000
0%
1'
13
01
0=
1>
1?
18
17
1$
#440000
0'
03
0>
0?
08
07
0$
#460000
1'
1%
13
11
1=
1>
1A
1:
15
1"
#500000
0'
03
0>
0A
0:
05
0"
#520000
1'
0%
13
01
0=
1>
1?
18
17
1$
#540000
0'
03
0>
0?
08
07
0$
#560000
1'
13
1>
1?
18
17
1$
#580000
0'
03
0>
0?
08
07
0$
#600000
1&
12
1<
#620000
1'
1%
13
11
1=
1>
1B
1;
14
1!
#680000
0%
01
0=
1@
0B
0;
19
04
16
1#
0!
#700000
0'
03
0>
0@
09
06
0#
#720000
1'
1%
13
11
1=
1>
1B
1;
14
1!
#740000
0'
0%
03
01
0=
0>
0B
0;
04
0!
#760000
1'
0&
13
02
0<
1>
1?
18
17
1$
#780000
0'
1&
03
12
1<
0>
0?
08
07
0$
#820000
1%
11
1=
#840000
0%
1'
0&
13
02
01
0=
0<
1>
1?
18
17
1$
#860000
1%
0'
1&
03
12
11
1=
1<
0>
0?
08
07
0$
#880000
0%
01
0=
#900000
1%
1'
0&
13
02
11
1=
0<
1>
1A
1:
15
1"
#920000
0'
1&
03
12
1<
0>
0A
0:
05
0"
#940000
0%
01
0=
#960000
1%
0&
02
11
1=
0<
#980000
1&
1'
13
12
1<
1>
1B
1;
14
1!
#1000000
