
JUEGO_DE_CAJA_FUERTE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003380  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08003520  08003520  00004520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003610  08003610  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003610  08003610  00004610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003618  08003618  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003618  08003618  00004618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800361c  0800361c  0000461c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003620  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c8  20000068  08003688  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000230  08003688  00005230  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005ca0  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015b9  00000000  00000000  0000ad38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000618  00000000  00000000  0000c2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000046c  00000000  00000000  0000c910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000172e1  00000000  00000000  0000cd7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007b4f  00000000  00000000  0002405d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090e8d  00000000  00000000  0002bbac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bca39  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002018  00000000  00000000  000bca7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000bea94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003508 	.word	0x08003508

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08003508 	.word	0x08003508

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <GenerateCode>:
#include <stdlib.h> // para el randomizer de despues

#define TOLERANCE 1
#define MAX_VAL   9      

static void GenerateCode(Game_Handle_t *game) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
    for(int i=0; i<3; i++) {
 80005b4:	2300      	movs	r3, #0
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	e017      	b.n	80005ea <GenerateCode+0x3e>
        game->secretCode[i] = rand() % 10; // 0-9
 80005ba:	f001 ffc9 	bl	8002550 <rand>
 80005be:	4602      	mov	r2, r0
 80005c0:	4b0e      	ldr	r3, [pc, #56]	@ (80005fc <GenerateCode+0x50>)
 80005c2:	fb83 1302 	smull	r1, r3, r3, r2
 80005c6:	1099      	asrs	r1, r3, #2
 80005c8:	17d3      	asrs	r3, r2, #31
 80005ca:	1ac9      	subs	r1, r1, r3
 80005cc:	460b      	mov	r3, r1
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	440b      	add	r3, r1
 80005d2:	005b      	lsls	r3, r3, #1
 80005d4:	1ad1      	subs	r1, r2, r3
 80005d6:	b2c9      	uxtb	r1, r1
 80005d8:	687a      	ldr	r2, [r7, #4]
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	4413      	add	r3, r2
 80005de:	3301      	adds	r3, #1
 80005e0:	460a      	mov	r2, r1
 80005e2:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<3; i++) {
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	3301      	adds	r3, #1
 80005e8:	60fb      	str	r3, [r7, #12]
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	2b02      	cmp	r3, #2
 80005ee:	dde4      	ble.n	80005ba <GenerateCode+0xe>
    }
}
 80005f0:	bf00      	nop
 80005f2:	bf00      	nop
 80005f4:	3710      	adds	r7, #16
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	66666667 	.word	0x66666667

08000600 <Game_Init>:

void Game_Init(Game_Handle_t *game) {
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
    game->currentState = STATE_INIT;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	2200      	movs	r2, #0
 800060c:	701a      	strb	r2, [r3, #0]
    game->currentDigitIndex = 0;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	2200      	movs	r2, #0
 8000612:	711a      	strb	r2, [r3, #4]
    game->playerInput = 0;
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2200      	movs	r2, #0
 8000618:	715a      	strb	r2, [r3, #5]
}
 800061a:	bf00      	nop
 800061c:	370c      	adds	r7, #12
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
	...

08000628 <Game_Update>:

void Game_Update(Game_Handle_t *game, uint32_t adcValue) { //maestro de juego
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	6039      	str	r1, [r7, #0]
    
    game->playerInput = (adcValue * 10) / 4096; //convertidor potenciometro
 8000632:	683a      	ldr	r2, [r7, #0]
 8000634:	4613      	mov	r3, r2
 8000636:	009b      	lsls	r3, r3, #2
 8000638:	4413      	add	r3, r2
 800063a:	005b      	lsls	r3, r3, #1
 800063c:	0b1b      	lsrs	r3, r3, #12
 800063e:	b2da      	uxtb	r2, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	715a      	strb	r2, [r3, #5]
    if(game->playerInput > 9) game->playerInput = 9;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	795b      	ldrb	r3, [r3, #5]
 8000648:	2b09      	cmp	r3, #9
 800064a:	d902      	bls.n	8000652 <Game_Update+0x2a>
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2209      	movs	r2, #9
 8000650:	715a      	strb	r2, [r3, #5]

    // maquina de estados
    switch (game->currentState) {
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b05      	cmp	r3, #5
 8000658:	d84a      	bhi.n	80006f0 <Game_Update+0xc8>
 800065a:	a201      	add	r2, pc, #4	@ (adr r2, 8000660 <Game_Update+0x38>)
 800065c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000660:	08000679 	.word	0x08000679
 8000664:	08000687 	.word	0x08000687
 8000668:	080006ef 	.word	0x080006ef
 800066c:	0800068f 	.word	0x0800068f
 8000670:	080006ef 	.word	0x080006ef
 8000674:	080006ef 	.word	0x080006ef
        case STATE_INIT:
            GenerateCode(game);
 8000678:	6878      	ldr	r0, [r7, #4]
 800067a:	f7ff ff97 	bl	80005ac <GenerateCode>
            game->currentState = STATE_IDLE;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2201      	movs	r2, #1
 8000682:	701a      	strb	r2, [r3, #0]
            break;
 8000684:	e034      	b.n	80006f0 <Game_Update+0xc8>

        case STATE_IDLE:
            game->currentState = STATE_PLAYING;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2202      	movs	r2, #2
 800068a:	701a      	strb	r2, [r3, #0]
            break;
 800068c:	e030      	b.n	80006f0 <Game_Update+0xc8>
            // la logica seria en el main
            break;

        case STATE_CHECK_INPUT:
            // pulso boton (sera el Game_HandleButton)
            if (abs(game->playerInput - game->secretCode[game->currentDigitIndex]) <= TOLERANCE) {
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	795b      	ldrb	r3, [r3, #5]
 8000692:	461a      	mov	r2, r3
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	791b      	ldrb	r3, [r3, #4]
 8000698:	4619      	mov	r1, r3
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	440b      	add	r3, r1
 800069e:	785b      	ldrb	r3, [r3, #1]
 80006a0:	1ad3      	subs	r3, r2, r3
 80006a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006a6:	db1d      	blt.n	80006e4 <Game_Update+0xbc>
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	795b      	ldrb	r3, [r3, #5]
 80006ac:	461a      	mov	r2, r3
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	791b      	ldrb	r3, [r3, #4]
 80006b2:	4619      	mov	r1, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	440b      	add	r3, r1
 80006b8:	785b      	ldrb	r3, [r3, #1]
 80006ba:	1ad3      	subs	r3, r2, r3
 80006bc:	2b01      	cmp	r3, #1
 80006be:	dc11      	bgt.n	80006e4 <Game_Update+0xbc>
                // correcto
                game->currentDigitIndex++;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	791b      	ldrb	r3, [r3, #4]
 80006c4:	3301      	adds	r3, #1
 80006c6:	b2da      	uxtb	r2, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	711a      	strb	r2, [r3, #4]
                if (game->currentDigitIndex >= 3) {
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	791b      	ldrb	r3, [r3, #4]
 80006d0:	2b02      	cmp	r3, #2
 80006d2:	d903      	bls.n	80006dc <Game_Update+0xb4>
                    game->currentState = STATE_WIN;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	2204      	movs	r2, #4
 80006d8:	701a      	strb	r2, [r3, #0]
                if (game->currentDigitIndex >= 3) {
 80006da:	e007      	b.n	80006ec <Game_Update+0xc4>
                } else {
                    game->currentState = STATE_PLAYING; // vas al siguiente numero
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2202      	movs	r2, #2
 80006e0:	701a      	strb	r2, [r3, #0]
                if (game->currentDigitIndex >= 3) {
 80006e2:	e003      	b.n	80006ec <Game_Update+0xc4>
                }
            } else {
                // fallo
                game->currentState = STATE_LOSE;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2205      	movs	r2, #5
 80006e8:	701a      	strb	r2, [r3, #0]
            }
            break;
 80006ea:	e001      	b.n	80006f0 <Game_Update+0xc8>
 80006ec:	e000      	b.n	80006f0 <Game_Update+0xc8>
            break;
 80006ee:	bf00      	nop

        case STATE_LOSE:
            // espera reset
            break;
    }
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <Game_HandleButton>:

void Game_HandleButton(Game_Handle_t *game) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
    if (game->currentState == STATE_WIN || game->currentState == STATE_LOSE) {
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b04      	cmp	r3, #4
 8000706:	d003      	beq.n	8000710 <Game_HandleButton+0x18>
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	2b05      	cmp	r3, #5
 800070e:	d103      	bne.n	8000718 <Game_HandleButton+0x20>
        // Reiniciar 
        Game_Init(game);
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	f7ff ff75 	bl	8000600 <Game_Init>
    } else if (game->currentState == STATE_PLAYING) {
      // jugar
        game->currentState = STATE_CHECK_INPUT;
    }
}
 8000716:	e006      	b.n	8000726 <Game_HandleButton+0x2e>
    } else if (game->currentState == STATE_PLAYING) {
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b02      	cmp	r3, #2
 800071e:	d102      	bne.n	8000726 <Game_HandleButton+0x2e>
        game->currentState = STATE_CHECK_INPUT;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2203      	movs	r2, #3
 8000724:	701a      	strb	r2, [r3, #0]
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
	...

08000730 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000736:	f000 fb71 	bl	8000e1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800073a:	f000 f86b 	bl	8000814 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800073e:	f000 f923 	bl	8000988 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000742:	f000 f8cf 	bl	80008e4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  Game_Init(&hGame);
 8000746:	482f      	ldr	r0, [pc, #188]	@ (8000804 <main+0xd4>)
 8000748:	f7ff ff5a 	bl	8000600 <Game_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

   HAL_ADC_Start(&hadc1); //leer sensores
 800074c:	482e      	ldr	r0, [pc, #184]	@ (8000808 <main+0xd8>)
 800074e:	f000 fc3f 	bl	8000fd0 <HAL_ADC_Start>
   if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8000752:	210a      	movs	r1, #10
 8000754:	482c      	ldr	r0, [pc, #176]	@ (8000808 <main+0xd8>)
 8000756:	f000 fcef 	bl	8001138 <HAL_ADC_PollForConversion>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d107      	bne.n	8000770 <main+0x40>
    uint32_t rawValue = HAL_ADC_GetValue(&hadc1); Game_Update(&hGame, rawValue); 
 8000760:	4829      	ldr	r0, [pc, #164]	@ (8000808 <main+0xd8>)
 8000762:	f000 fd74 	bl	800124e <HAL_ADC_GetValue>
 8000766:	6078      	str	r0, [r7, #4]
 8000768:	6879      	ldr	r1, [r7, #4]
 800076a:	4826      	ldr	r0, [pc, #152]	@ (8000804 <main+0xd4>)
 800076c:	f7ff ff5c 	bl	8000628 <Game_Update>
   }
  //leds del progreso
   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, (hGame.currentDigitIndex > 0) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000770:	4b24      	ldr	r3, [pc, #144]	@ (8000804 <main+0xd4>)
 8000772:	791b      	ldrb	r3, [r3, #4]
 8000774:	2b00      	cmp	r3, #0
 8000776:	bf14      	ite	ne
 8000778:	2301      	movne	r3, #1
 800077a:	2300      	moveq	r3, #0
 800077c:	b2db      	uxtb	r3, r3
 800077e:	461a      	mov	r2, r3
 8000780:	2120      	movs	r1, #32
 8000782:	4822      	ldr	r0, [pc, #136]	@ (800080c <main+0xdc>)
 8000784:	f001 fa34 	bl	8001bf0 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, (hGame.currentDigitIndex > 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000788:	4b1e      	ldr	r3, [pc, #120]	@ (8000804 <main+0xd4>)
 800078a:	791b      	ldrb	r3, [r3, #4]
 800078c:	2b01      	cmp	r3, #1
 800078e:	bf8c      	ite	hi
 8000790:	2301      	movhi	r3, #1
 8000792:	2300      	movls	r3, #0
 8000794:	b2db      	uxtb	r3, r3
 8000796:	461a      	mov	r2, r3
 8000798:	2140      	movs	r1, #64	@ 0x40
 800079a:	481c      	ldr	r0, [pc, #112]	@ (800080c <main+0xdc>)
 800079c:	f001 fa28 	bl	8001bf0 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, (hGame.currentDigitIndex > 2) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80007a0:	4b18      	ldr	r3, [pc, #96]	@ (8000804 <main+0xd4>)
 80007a2:	791b      	ldrb	r3, [r3, #4]
 80007a4:	2b02      	cmp	r3, #2
 80007a6:	bf8c      	ite	hi
 80007a8:	2301      	movhi	r3, #1
 80007aa:	2300      	movls	r3, #0
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	461a      	mov	r2, r3
 80007b0:	2180      	movs	r1, #128	@ 0x80
 80007b2:	4816      	ldr	r0, [pc, #88]	@ (800080c <main+0xdc>)
 80007b4:	f001 fa1c 	bl	8001bf0 <HAL_GPIO_WritePin>
  //feedback de estado final
   if(hGame.currentState == STATE_WIN) {
 80007b8:	4b12      	ldr	r3, [pc, #72]	@ (8000804 <main+0xd4>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	2b04      	cmp	r3, #4
 80007be:	d10c      	bne.n	80007da <main+0xaa>
        // victoria es color verde parpadeo
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0); 
 80007c0:	2101      	movs	r1, #1
 80007c2:	4813      	ldr	r0, [pc, #76]	@ (8000810 <main+0xe0>)
 80007c4:	f001 fa2d 	bl	8001c22 <HAL_GPIO_TogglePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2102      	movs	r1, #2
 80007cc:	4810      	ldr	r0, [pc, #64]	@ (8000810 <main+0xe0>)
 80007ce:	f001 fa0f 	bl	8001bf0 <HAL_GPIO_WritePin>
        HAL_Delay(200); 
 80007d2:	20c8      	movs	r0, #200	@ 0xc8
 80007d4:	f000 fb94 	bl	8000f00 <HAL_Delay>
 80007d8:	e00f      	b.n	80007fa <main+0xca>
    } 
    else if (hGame.currentState == STATE_LOSE) {
 80007da:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <main+0xd4>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	2b05      	cmp	r3, #5
 80007e0:	d10b      	bne.n	80007fa <main+0xca>
        // alarma es rojo parpadeo
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 80007e2:	2102      	movs	r1, #2
 80007e4:	480a      	ldr	r0, [pc, #40]	@ (8000810 <main+0xe0>)
 80007e6:	f001 fa1c 	bl	8001c22 <HAL_GPIO_TogglePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2101      	movs	r1, #1
 80007ee:	4808      	ldr	r0, [pc, #32]	@ (8000810 <main+0xe0>)
 80007f0:	f001 f9fe 	bl	8001bf0 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80007f4:	2032      	movs	r0, #50	@ 0x32
 80007f6:	f000 fb83 	bl	8000f00 <HAL_Delay>
    }
    HAL_Delay(10);
 80007fa:	200a      	movs	r0, #10
 80007fc:	f000 fb80 	bl	8000f00 <HAL_Delay>
   HAL_ADC_Start(&hadc1); //leer sensores
 8000800:	e7a4      	b.n	800074c <main+0x1c>
 8000802:	bf00      	nop
 8000804:	200000cc 	.word	0x200000cc
 8000808:	20000084 	.word	0x20000084
 800080c:	40020000 	.word	0x40020000
 8000810:	40020400 	.word	0x40020400

08000814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b094      	sub	sp, #80	@ 0x50
 8000818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081a:	f107 0320 	add.w	r3, r7, #32
 800081e:	2230      	movs	r2, #48	@ 0x30
 8000820:	2100      	movs	r1, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f001 ffd7 	bl	80027d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
 8000830:	605a      	str	r2, [r3, #4]
 8000832:	609a      	str	r2, [r3, #8]
 8000834:	60da      	str	r2, [r3, #12]
 8000836:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000838:	2300      	movs	r3, #0
 800083a:	60bb      	str	r3, [r7, #8]
 800083c:	4b27      	ldr	r3, [pc, #156]	@ (80008dc <SystemClock_Config+0xc8>)
 800083e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000840:	4a26      	ldr	r2, [pc, #152]	@ (80008dc <SystemClock_Config+0xc8>)
 8000842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000846:	6413      	str	r3, [r2, #64]	@ 0x40
 8000848:	4b24      	ldr	r3, [pc, #144]	@ (80008dc <SystemClock_Config+0xc8>)
 800084a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000850:	60bb      	str	r3, [r7, #8]
 8000852:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000854:	2300      	movs	r3, #0
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	4b21      	ldr	r3, [pc, #132]	@ (80008e0 <SystemClock_Config+0xcc>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a20      	ldr	r2, [pc, #128]	@ (80008e0 <SystemClock_Config+0xcc>)
 800085e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000862:	6013      	str	r3, [r2, #0]
 8000864:	4b1e      	ldr	r3, [pc, #120]	@ (80008e0 <SystemClock_Config+0xcc>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000870:	2301      	movs	r3, #1
 8000872:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_OFF;
 8000874:	2300      	movs	r3, #0
 8000876:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000878:	2302      	movs	r3, #2
 800087a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800087c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000880:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000882:	2304      	movs	r3, #4
 8000884:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000886:	23c0      	movs	r3, #192	@ 0xc0
 8000888:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800088a:	2304      	movs	r3, #4
 800088c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800088e:	2308      	movs	r3, #8
 8000890:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000892:	f107 0320 	add.w	r3, r7, #32
 8000896:	4618      	mov	r0, r3
 8000898:	f001 f9f6 	bl	8001c88 <HAL_RCC_OscConfig>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80008a2:	f000 f90f 	bl	8000ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a6:	230f      	movs	r3, #15
 80008a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008aa:	2302      	movs	r3, #2
 80008ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008b2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008bc:	f107 030c 	add.w	r3, r7, #12
 80008c0:	2103      	movs	r1, #3
 80008c2:	4618      	mov	r0, r3
 80008c4:	f001 fc58 	bl	8002178 <HAL_RCC_ClockConfig>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80008ce:	f000 f8f9 	bl	8000ac4 <Error_Handler>
  }
}
 80008d2:	bf00      	nop
 80008d4:	3750      	adds	r7, #80	@ 0x50
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40023800 	.word	0x40023800
 80008e0:	40007000 	.word	0x40007000

080008e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b084      	sub	sp, #16
 80008e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ea:	463b      	mov	r3, r7
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008f6:	4b21      	ldr	r3, [pc, #132]	@ (800097c <MX_ADC1_Init+0x98>)
 80008f8:	4a21      	ldr	r2, [pc, #132]	@ (8000980 <MX_ADC1_Init+0x9c>)
 80008fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008fc:	4b1f      	ldr	r3, [pc, #124]	@ (800097c <MX_ADC1_Init+0x98>)
 80008fe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000902:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000904:	4b1d      	ldr	r3, [pc, #116]	@ (800097c <MX_ADC1_Init+0x98>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800090a:	4b1c      	ldr	r3, [pc, #112]	@ (800097c <MX_ADC1_Init+0x98>)
 800090c:	2200      	movs	r2, #0
 800090e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000910:	4b1a      	ldr	r3, [pc, #104]	@ (800097c <MX_ADC1_Init+0x98>)
 8000912:	2200      	movs	r2, #0
 8000914:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000916:	4b19      	ldr	r3, [pc, #100]	@ (800097c <MX_ADC1_Init+0x98>)
 8000918:	2200      	movs	r2, #0
 800091a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800091e:	4b17      	ldr	r3, [pc, #92]	@ (800097c <MX_ADC1_Init+0x98>)
 8000920:	2200      	movs	r2, #0
 8000922:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000924:	4b15      	ldr	r3, [pc, #84]	@ (800097c <MX_ADC1_Init+0x98>)
 8000926:	4a17      	ldr	r2, [pc, #92]	@ (8000984 <MX_ADC1_Init+0xa0>)
 8000928:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800092a:	4b14      	ldr	r3, [pc, #80]	@ (800097c <MX_ADC1_Init+0x98>)
 800092c:	2200      	movs	r2, #0
 800092e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000930:	4b12      	ldr	r3, [pc, #72]	@ (800097c <MX_ADC1_Init+0x98>)
 8000932:	2201      	movs	r2, #1
 8000934:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000936:	4b11      	ldr	r3, [pc, #68]	@ (800097c <MX_ADC1_Init+0x98>)
 8000938:	2200      	movs	r2, #0
 800093a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800093e:	4b0f      	ldr	r3, [pc, #60]	@ (800097c <MX_ADC1_Init+0x98>)
 8000940:	2201      	movs	r2, #1
 8000942:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000944:	480d      	ldr	r0, [pc, #52]	@ (800097c <MX_ADC1_Init+0x98>)
 8000946:	f000 faff 	bl	8000f48 <HAL_ADC_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000950:	f000 f8b8 	bl	8000ac4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000954:	2300      	movs	r3, #0
 8000956:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000958:	2301      	movs	r3, #1
 800095a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800095c:	2300      	movs	r3, #0
 800095e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000960:	463b      	mov	r3, r7
 8000962:	4619      	mov	r1, r3
 8000964:	4805      	ldr	r0, [pc, #20]	@ (800097c <MX_ADC1_Init+0x98>)
 8000966:	f000 fc7f 	bl	8001268 <HAL_ADC_ConfigChannel>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000970:	f000 f8a8 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000974:	bf00      	nop
 8000976:	3710      	adds	r7, #16
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000084 	.word	0x20000084
 8000980:	40012000 	.word	0x40012000
 8000984:	0f000001 	.word	0x0f000001

08000988 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b088      	sub	sp, #32
 800098c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098e:	f107 030c 	add.w	r3, r7, #12
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	605a      	str	r2, [r3, #4]
 8000998:	609a      	str	r2, [r3, #8]
 800099a:	60da      	str	r2, [r3, #12]
 800099c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	60bb      	str	r3, [r7, #8]
 80009a2:	4b34      	ldr	r3, [pc, #208]	@ (8000a74 <MX_GPIO_Init+0xec>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	4a33      	ldr	r2, [pc, #204]	@ (8000a74 <MX_GPIO_Init+0xec>)
 80009a8:	f043 0304 	orr.w	r3, r3, #4
 80009ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ae:	4b31      	ldr	r3, [pc, #196]	@ (8000a74 <MX_GPIO_Init+0xec>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009b2:	f003 0304 	and.w	r3, r3, #4
 80009b6:	60bb      	str	r3, [r7, #8]
 80009b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	607b      	str	r3, [r7, #4]
 80009be:	4b2d      	ldr	r3, [pc, #180]	@ (8000a74 <MX_GPIO_Init+0xec>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	4a2c      	ldr	r2, [pc, #176]	@ (8000a74 <MX_GPIO_Init+0xec>)
 80009c4:	f043 0301 	orr.w	r3, r3, #1
 80009c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ca:	4b2a      	ldr	r3, [pc, #168]	@ (8000a74 <MX_GPIO_Init+0xec>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	607b      	str	r3, [r7, #4]
 80009d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	603b      	str	r3, [r7, #0]
 80009da:	4b26      	ldr	r3, [pc, #152]	@ (8000a74 <MX_GPIO_Init+0xec>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	4a25      	ldr	r2, [pc, #148]	@ (8000a74 <MX_GPIO_Init+0xec>)
 80009e0:	f043 0302 	orr.w	r3, r3, #2
 80009e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e6:	4b23      	ldr	r3, [pc, #140]	@ (8000a74 <MX_GPIO_Init+0xec>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	f003 0302 	and.w	r3, r3, #2
 80009ee:	603b      	str	r3, [r7, #0]
 80009f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80009f2:	2200      	movs	r2, #0
 80009f4:	21e0      	movs	r1, #224	@ 0xe0
 80009f6:	4820      	ldr	r0, [pc, #128]	@ (8000a78 <MX_GPIO_Init+0xf0>)
 80009f8:	f001 f8fa 	bl	8001bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80009fc:	2200      	movs	r2, #0
 80009fe:	2103      	movs	r1, #3
 8000a00:	481e      	ldr	r0, [pc, #120]	@ (8000a7c <MX_GPIO_Init+0xf4>)
 8000a02:	f001 f8f5 	bl	8001bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a0c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a16:	f107 030c 	add.w	r3, r7, #12
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4818      	ldr	r0, [pc, #96]	@ (8000a80 <MX_GPIO_Init+0xf8>)
 8000a1e:	f000 ff63 	bl	80018e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a22:	23e0      	movs	r3, #224	@ 0xe0
 8000a24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	f107 030c 	add.w	r3, r7, #12
 8000a36:	4619      	mov	r1, r3
 8000a38:	480f      	ldr	r0, [pc, #60]	@ (8000a78 <MX_GPIO_Init+0xf0>)
 8000a3a:	f000 ff55 	bl	80018e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a3e:	2303      	movs	r3, #3
 8000a40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4e:	f107 030c 	add.w	r3, r7, #12
 8000a52:	4619      	mov	r1, r3
 8000a54:	4809      	ldr	r0, [pc, #36]	@ (8000a7c <MX_GPIO_Init+0xf4>)
 8000a56:	f000 ff47 	bl	80018e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	2028      	movs	r0, #40	@ 0x28
 8000a60:	f000 ff0b 	bl	800187a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a64:	2028      	movs	r0, #40	@ 0x28
 8000a66:	f000 ff24 	bl	80018b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a6a:	bf00      	nop
 8000a6c:	3720      	adds	r7, #32
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40023800 	.word	0x40023800
 8000a78:	40020000 	.word	0x40020000
 8000a7c:	40020400 	.word	0x40020400
 8000a80:	40020800 	.word	0x40020800

08000a84 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	80fb      	strh	r3, [r7, #6]
    // verifica pin es boton
    // eligo pin13 o el q sea q este configurado
    if (GPIO_Pin == GPIO_PIN_13) 
 8000a8e:	88fb      	ldrh	r3, [r7, #6]
 8000a90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000a94:	d10e      	bne.n	8000ab4 <HAL_GPIO_EXTI_Callback+0x30>
    {
        // antirrebote simple
        static uint32_t last_interrupt_time = 0;
        uint32_t interrupt_time = HAL_GetTick();
 8000a96:	f000 fa27 	bl	8000ee8 <HAL_GetTick>
 8000a9a:	60f8      	str	r0, [r7, #12]

        if (interrupt_time - last_interrupt_time > 200) 
 8000a9c:	4b07      	ldr	r3, [pc, #28]	@ (8000abc <HAL_GPIO_EXTI_Callback+0x38>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	68fa      	ldr	r2, [r7, #12]
 8000aa2:	1ad3      	subs	r3, r2, r3
 8000aa4:	2bc8      	cmp	r3, #200	@ 0xc8
 8000aa6:	d905      	bls.n	8000ab4 <HAL_GPIO_EXTI_Callback+0x30>
        {
            // llamamos al juego y guardamos la variable de tiempo para meterle un max
            Game_HandleButton(&hGame);
 8000aa8:	4805      	ldr	r0, [pc, #20]	@ (8000ac0 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000aaa:	f7ff fe25 	bl	80006f8 <Game_HandleButton>
            last_interrupt_time = interrupt_time;
 8000aae:	4a03      	ldr	r2, [pc, #12]	@ (8000abc <HAL_GPIO_EXTI_Callback+0x38>)
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	6013      	str	r3, [r2, #0]
        }
    }
}
 8000ab4:	bf00      	nop
 8000ab6:	3710      	adds	r7, #16
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	200000d8 	.word	0x200000d8
 8000ac0:	200000cc 	.word	0x200000cc

08000ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac8:	b672      	cpsid	i
}
 8000aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000acc:	bf00      	nop
 8000ace:	e7fd      	b.n	8000acc <Error_Handler+0x8>

08000ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b10      	ldr	r3, [pc, #64]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ade:	4a0f      	ldr	r2, [pc, #60]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000ae0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ae4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afa:	4a08      	ldr	r2, [pc, #32]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b0e:	2007      	movs	r0, #7
 8000b10:	f000 fea8 	bl	8001864 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b14:	bf00      	nop
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40023800 	.word	0x40023800

08000b20 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08a      	sub	sp, #40	@ 0x28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a17      	ldr	r2, [pc, #92]	@ (8000b9c <HAL_ADC_MspInit+0x7c>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d127      	bne.n	8000b92 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	613b      	str	r3, [r7, #16]
 8000b46:	4b16      	ldr	r3, [pc, #88]	@ (8000ba0 <HAL_ADC_MspInit+0x80>)
 8000b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b4a:	4a15      	ldr	r2, [pc, #84]	@ (8000ba0 <HAL_ADC_MspInit+0x80>)
 8000b4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b50:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b52:	4b13      	ldr	r3, [pc, #76]	@ (8000ba0 <HAL_ADC_MspInit+0x80>)
 8000b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba0 <HAL_ADC_MspInit+0x80>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b66:	4a0e      	ldr	r2, [pc, #56]	@ (8000ba0 <HAL_ADC_MspInit+0x80>)
 8000b68:	f043 0301 	orr.w	r3, r3, #1
 8000b6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba0 <HAL_ADC_MspInit+0x80>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b72:	f003 0301 	and.w	r3, r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b86:	f107 0314 	add.w	r3, r7, #20
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4805      	ldr	r0, [pc, #20]	@ (8000ba4 <HAL_ADC_MspInit+0x84>)
 8000b8e:	f000 feab 	bl	80018e8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b92:	bf00      	nop
 8000b94:	3728      	adds	r7, #40	@ 0x28
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40012000 	.word	0x40012000
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40020000 	.word	0x40020000

08000ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bac:	bf00      	nop
 8000bae:	e7fd      	b.n	8000bac <NMI_Handler+0x4>

08000bb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <HardFault_Handler+0x4>

08000bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <MemManage_Handler+0x4>

08000bc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <BusFault_Handler+0x4>

08000bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <UsageFault_Handler+0x4>

08000bd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bde:	b480      	push	{r7}
 8000be0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be2:	bf00      	nop
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bf0:	bf00      	nop
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr

08000bfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bfe:	f000 f95f 	bl	8000ec0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000c0a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c0e:	f001 f823 	bl	8001c58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0
  return 1;
 8000c1a:	2301      	movs	r3, #1
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <_kill>:

int _kill(int pid, int sig)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b082      	sub	sp, #8
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
 8000c2e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c30:	f001 fe20 	bl	8002874 <__errno>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2216      	movs	r2, #22
 8000c38:	601a      	str	r2, [r3, #0]
  return -1;
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <_exit>:

void _exit (int status)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	b082      	sub	sp, #8
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000c4e:	f04f 31ff 	mov.w	r1, #4294967295
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f7ff ffe7 	bl	8000c26 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <_exit+0x12>

08000c5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b086      	sub	sp, #24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60f8      	str	r0, [r7, #12]
 8000c64:	60b9      	str	r1, [r7, #8]
 8000c66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c68:	2300      	movs	r3, #0
 8000c6a:	617b      	str	r3, [r7, #20]
 8000c6c:	e00a      	b.n	8000c84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c6e:	f3af 8000 	nop.w
 8000c72:	4601      	mov	r1, r0
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	1c5a      	adds	r2, r3, #1
 8000c78:	60ba      	str	r2, [r7, #8]
 8000c7a:	b2ca      	uxtb	r2, r1
 8000c7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	3301      	adds	r3, #1
 8000c82:	617b      	str	r3, [r7, #20]
 8000c84:	697a      	ldr	r2, [r7, #20]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	dbf0      	blt.n	8000c6e <_read+0x12>
  }

  return len;
 8000c8c:	687b      	ldr	r3, [r7, #4]
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3718      	adds	r7, #24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	b086      	sub	sp, #24
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	60f8      	str	r0, [r7, #12]
 8000c9e:	60b9      	str	r1, [r7, #8]
 8000ca0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	617b      	str	r3, [r7, #20]
 8000ca6:	e009      	b.n	8000cbc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	1c5a      	adds	r2, r3, #1
 8000cac:	60ba      	str	r2, [r7, #8]
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	617b      	str	r3, [r7, #20]
 8000cbc:	697a      	ldr	r2, [r7, #20]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	dbf1      	blt.n	8000ca8 <_write+0x12>
  }
  return len;
 8000cc4:	687b      	ldr	r3, [r7, #4]
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3718      	adds	r7, #24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <_close>:

int _close(int file)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	b083      	sub	sp, #12
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b083      	sub	sp, #12
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
 8000cee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cf6:	605a      	str	r2, [r3, #4]
  return 0;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <_isatty>:

int _isatty(int file)
{
 8000d06:	b480      	push	{r7}
 8000d08:	b083      	sub	sp, #12
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d0e:	2301      	movs	r3, #1
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d28:	2300      	movs	r3, #0
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3714      	adds	r7, #20
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
	...

08000d38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d40:	4a14      	ldr	r2, [pc, #80]	@ (8000d94 <_sbrk+0x5c>)
 8000d42:	4b15      	ldr	r3, [pc, #84]	@ (8000d98 <_sbrk+0x60>)
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d4c:	4b13      	ldr	r3, [pc, #76]	@ (8000d9c <_sbrk+0x64>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d102      	bne.n	8000d5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d54:	4b11      	ldr	r3, [pc, #68]	@ (8000d9c <_sbrk+0x64>)
 8000d56:	4a12      	ldr	r2, [pc, #72]	@ (8000da0 <_sbrk+0x68>)
 8000d58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d5a:	4b10      	ldr	r3, [pc, #64]	@ (8000d9c <_sbrk+0x64>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4413      	add	r3, r2
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d207      	bcs.n	8000d78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d68:	f001 fd84 	bl	8002874 <__errno>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	220c      	movs	r2, #12
 8000d70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d72:	f04f 33ff 	mov.w	r3, #4294967295
 8000d76:	e009      	b.n	8000d8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d78:	4b08      	ldr	r3, [pc, #32]	@ (8000d9c <_sbrk+0x64>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d7e:	4b07      	ldr	r3, [pc, #28]	@ (8000d9c <_sbrk+0x64>)
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4413      	add	r3, r2
 8000d86:	4a05      	ldr	r2, [pc, #20]	@ (8000d9c <_sbrk+0x64>)
 8000d88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3718      	adds	r7, #24
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20020000 	.word	0x20020000
 8000d98:	00000400 	.word	0x00000400
 8000d9c:	200000dc 	.word	0x200000dc
 8000da0:	20000230 	.word	0x20000230

08000da4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000da8:	4b06      	ldr	r3, [pc, #24]	@ (8000dc4 <SystemInit+0x20>)
 8000daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dae:	4a05      	ldr	r2, [pc, #20]	@ (8000dc4 <SystemInit+0x20>)
 8000db0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000db4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000db8:	bf00      	nop
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000dc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e00 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dcc:	f7ff ffea 	bl	8000da4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dd0:	480c      	ldr	r0, [pc, #48]	@ (8000e04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dd2:	490d      	ldr	r1, [pc, #52]	@ (8000e08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dd4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd8:	e002      	b.n	8000de0 <LoopCopyDataInit>

08000dda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ddc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dde:	3304      	adds	r3, #4

08000de0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000de0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000de2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de4:	d3f9      	bcc.n	8000dda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000de6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000de8:	4c0a      	ldr	r4, [pc, #40]	@ (8000e14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dec:	e001      	b.n	8000df2 <LoopFillZerobss>

08000dee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000df0:	3204      	adds	r2, #4

08000df2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000df2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df4:	d3fb      	bcc.n	8000dee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000df6:	f001 fd43 	bl	8002880 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dfa:	f7ff fc99 	bl	8000730 <main>
  bx  lr    
 8000dfe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e08:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000e0c:	08003620 	.word	0x08003620
  ldr r2, =_sbss
 8000e10:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000e14:	20000230 	.word	0x20000230

08000e18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e18:	e7fe      	b.n	8000e18 <ADC_IRQHandler>
	...

08000e1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e20:	4b0e      	ldr	r3, [pc, #56]	@ (8000e5c <HAL_Init+0x40>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0d      	ldr	r2, [pc, #52]	@ (8000e5c <HAL_Init+0x40>)
 8000e26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e5c <HAL_Init+0x40>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a0a      	ldr	r2, [pc, #40]	@ (8000e5c <HAL_Init+0x40>)
 8000e32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e38:	4b08      	ldr	r3, [pc, #32]	@ (8000e5c <HAL_Init+0x40>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a07      	ldr	r2, [pc, #28]	@ (8000e5c <HAL_Init+0x40>)
 8000e3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e44:	2003      	movs	r0, #3
 8000e46:	f000 fd0d 	bl	8001864 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e4a:	2000      	movs	r0, #0
 8000e4c:	f000 f808 	bl	8000e60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e50:	f7ff fe3e 	bl	8000ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e54:	2300      	movs	r3, #0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40023c00 	.word	0x40023c00

08000e60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e68:	4b12      	ldr	r3, [pc, #72]	@ (8000eb4 <HAL_InitTick+0x54>)
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	4b12      	ldr	r3, [pc, #72]	@ (8000eb8 <HAL_InitTick+0x58>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	4619      	mov	r1, r3
 8000e72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e76:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f000 fd25 	bl	80018ce <HAL_SYSTICK_Config>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e00e      	b.n	8000eac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2b0f      	cmp	r3, #15
 8000e92:	d80a      	bhi.n	8000eaa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e94:	2200      	movs	r2, #0
 8000e96:	6879      	ldr	r1, [r7, #4]
 8000e98:	f04f 30ff 	mov.w	r0, #4294967295
 8000e9c:	f000 fced 	bl	800187a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ea0:	4a06      	ldr	r2, [pc, #24]	@ (8000ebc <HAL_InitTick+0x5c>)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	e000      	b.n	8000eac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20000000 	.word	0x20000000
 8000eb8:	20000008 	.word	0x20000008
 8000ebc:	20000004 	.word	0x20000004

08000ec0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	@ (8000ee0 <HAL_IncTick+0x20>)
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	461a      	mov	r2, r3
 8000eca:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <HAL_IncTick+0x24>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4413      	add	r3, r2
 8000ed0:	4a04      	ldr	r2, [pc, #16]	@ (8000ee4 <HAL_IncTick+0x24>)
 8000ed2:	6013      	str	r3, [r2, #0]
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	20000008 	.word	0x20000008
 8000ee4:	200000e0 	.word	0x200000e0

08000ee8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  return uwTick;
 8000eec:	4b03      	ldr	r3, [pc, #12]	@ (8000efc <HAL_GetTick+0x14>)
 8000eee:	681b      	ldr	r3, [r3, #0]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	200000e0 	.word	0x200000e0

08000f00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f08:	f7ff ffee 	bl	8000ee8 <HAL_GetTick>
 8000f0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f18:	d005      	beq.n	8000f26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f44 <HAL_Delay+0x44>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	461a      	mov	r2, r3
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	4413      	add	r3, r2
 8000f24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f26:	bf00      	nop
 8000f28:	f7ff ffde 	bl	8000ee8 <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	68fa      	ldr	r2, [r7, #12]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d8f7      	bhi.n	8000f28 <HAL_Delay+0x28>
  {
  }
}
 8000f38:	bf00      	nop
 8000f3a:	bf00      	nop
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000008 	.word	0x20000008

08000f48 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f50:	2300      	movs	r3, #0
 8000f52:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d101      	bne.n	8000f5e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e033      	b.n	8000fc6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d109      	bne.n	8000f7a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff fdda 	bl	8000b20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2200      	movs	r2, #0
 8000f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7e:	f003 0310 	and.w	r3, r3, #16
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d118      	bne.n	8000fb8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000f8e:	f023 0302 	bic.w	r3, r3, #2
 8000f92:	f043 0202 	orr.w	r2, r3, #2
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f000 fa96 	bl	80014cc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000faa:	f023 0303 	bic.w	r3, r3, #3
 8000fae:	f043 0201 	orr.w	r2, r3, #1
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	641a      	str	r2, [r3, #64]	@ 0x40
 8000fb6:	e001      	b.n	8000fbc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d101      	bne.n	8000fea <HAL_ADC_Start+0x1a>
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	e097      	b.n	800111a <HAL_ADC_Start+0x14a>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2201      	movs	r2, #1
 8000fee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	f003 0301 	and.w	r3, r3, #1
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d018      	beq.n	8001032 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	689a      	ldr	r2, [r3, #8]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f042 0201 	orr.w	r2, r2, #1
 800100e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001010:	4b45      	ldr	r3, [pc, #276]	@ (8001128 <HAL_ADC_Start+0x158>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a45      	ldr	r2, [pc, #276]	@ (800112c <HAL_ADC_Start+0x15c>)
 8001016:	fba2 2303 	umull	r2, r3, r2, r3
 800101a:	0c9a      	lsrs	r2, r3, #18
 800101c:	4613      	mov	r3, r2
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	4413      	add	r3, r2
 8001022:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001024:	e002      	b.n	800102c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	3b01      	subs	r3, #1
 800102a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1f9      	bne.n	8001026 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	2b01      	cmp	r3, #1
 800103e:	d15f      	bne.n	8001100 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001044:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001048:	f023 0301 	bic.w	r3, r3, #1
 800104c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800105e:	2b00      	cmp	r3, #0
 8001060:	d007      	beq.n	8001072 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001066:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800106a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001076:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800107a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800107e:	d106      	bne.n	800108e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001084:	f023 0206 	bic.w	r2, r3, #6
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	645a      	str	r2, [r3, #68]	@ 0x44
 800108c:	e002      	b.n	8001094 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800109c:	4b24      	ldr	r3, [pc, #144]	@ (8001130 <HAL_ADC_Start+0x160>)
 800109e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80010a8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	f003 031f 	and.w	r3, r3, #31
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d10f      	bne.n	80010d6 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	689b      	ldr	r3, [r3, #8]
 80010bc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d129      	bne.n	8001118 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	689a      	ldr	r2, [r3, #8]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	e020      	b.n	8001118 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a16      	ldr	r2, [pc, #88]	@ (8001134 <HAL_ADC_Start+0x164>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d11b      	bne.n	8001118 <HAL_ADC_Start+0x148>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d114      	bne.n	8001118 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	e00b      	b.n	8001118 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001104:	f043 0210 	orr.w	r2, r3, #16
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001110:	f043 0201 	orr.w	r2, r3, #1
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001118:	2300      	movs	r3, #0
}
 800111a:	4618      	mov	r0, r3
 800111c:	3714      	adds	r7, #20
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	20000000 	.word	0x20000000
 800112c:	431bde83 	.word	0x431bde83
 8001130:	40012300 	.word	0x40012300
 8001134:	40012000 	.word	0x40012000

08001138 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001150:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001154:	d113      	bne.n	800117e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001160:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001164:	d10b      	bne.n	800117e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116a:	f043 0220 	orr.w	r2, r3, #32
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e063      	b.n	8001246 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800117e:	f7ff feb3 	bl	8000ee8 <HAL_GetTick>
 8001182:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001184:	e021      	b.n	80011ca <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800118c:	d01d      	beq.n	80011ca <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d007      	beq.n	80011a4 <HAL_ADC_PollForConversion+0x6c>
 8001194:	f7ff fea8 	bl	8000ee8 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	683a      	ldr	r2, [r7, #0]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d212      	bcs.n	80011ca <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d00b      	beq.n	80011ca <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b6:	f043 0204 	orr.w	r2, r3, #4
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2200      	movs	r2, #0
 80011c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80011c6:	2303      	movs	r3, #3
 80011c8:	e03d      	b.n	8001246 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 0302 	and.w	r3, r3, #2
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d1d6      	bne.n	8001186 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f06f 0212 	mvn.w	r2, #18
 80011e0:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d123      	bne.n	8001244 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001200:	2b00      	cmp	r3, #0
 8001202:	d11f      	bne.n	8001244 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800120a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800120e:	2b00      	cmp	r3, #0
 8001210:	d006      	beq.n	8001220 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800121c:	2b00      	cmp	r3, #0
 800121e:	d111      	bne.n	8001244 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001224:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001230:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d105      	bne.n	8001244 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123c:	f043 0201 	orr.w	r2, r3, #1
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800124e:	b480      	push	{r7}
 8001250:	b083      	sub	sp, #12
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800125c:	4618      	mov	r0, r3
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr

08001268 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001272:	2300      	movs	r3, #0
 8001274:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800127c:	2b01      	cmp	r3, #1
 800127e:	d101      	bne.n	8001284 <HAL_ADC_ConfigChannel+0x1c>
 8001280:	2302      	movs	r3, #2
 8001282:	e113      	b.n	80014ac <HAL_ADC_ConfigChannel+0x244>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2201      	movs	r2, #1
 8001288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2b09      	cmp	r3, #9
 8001292:	d925      	bls.n	80012e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	68d9      	ldr	r1, [r3, #12]
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	b29b      	uxth	r3, r3
 80012a0:	461a      	mov	r2, r3
 80012a2:	4613      	mov	r3, r2
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	4413      	add	r3, r2
 80012a8:	3b1e      	subs	r3, #30
 80012aa:	2207      	movs	r2, #7
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	43da      	mvns	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	400a      	ands	r2, r1
 80012b8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	68d9      	ldr	r1, [r3, #12]
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	689a      	ldr	r2, [r3, #8]
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	4403      	add	r3, r0
 80012d2:	3b1e      	subs	r3, #30
 80012d4:	409a      	lsls	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	430a      	orrs	r2, r1
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	e022      	b.n	8001326 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	6919      	ldr	r1, [r3, #16]
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	461a      	mov	r2, r3
 80012ee:	4613      	mov	r3, r2
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	4413      	add	r3, r2
 80012f4:	2207      	movs	r2, #7
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43da      	mvns	r2, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	400a      	ands	r2, r1
 8001302:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	6919      	ldr	r1, [r3, #16]
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	b29b      	uxth	r3, r3
 8001314:	4618      	mov	r0, r3
 8001316:	4603      	mov	r3, r0
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	4403      	add	r3, r0
 800131c:	409a      	lsls	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	430a      	orrs	r2, r1
 8001324:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	2b06      	cmp	r3, #6
 800132c:	d824      	bhi.n	8001378 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685a      	ldr	r2, [r3, #4]
 8001338:	4613      	mov	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	3b05      	subs	r3, #5
 8001340:	221f      	movs	r2, #31
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	43da      	mvns	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	400a      	ands	r2, r1
 800134e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	b29b      	uxth	r3, r3
 800135c:	4618      	mov	r0, r3
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	4613      	mov	r3, r2
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	3b05      	subs	r3, #5
 800136a:	fa00 f203 	lsl.w	r2, r0, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	635a      	str	r2, [r3, #52]	@ 0x34
 8001376:	e04c      	b.n	8001412 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b0c      	cmp	r3, #12
 800137e:	d824      	bhi.n	80013ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685a      	ldr	r2, [r3, #4]
 800138a:	4613      	mov	r3, r2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	4413      	add	r3, r2
 8001390:	3b23      	subs	r3, #35	@ 0x23
 8001392:	221f      	movs	r2, #31
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	43da      	mvns	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	400a      	ands	r2, r1
 80013a0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	4618      	mov	r0, r3
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	4613      	mov	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	4413      	add	r3, r2
 80013ba:	3b23      	subs	r3, #35	@ 0x23
 80013bc:	fa00 f203 	lsl.w	r2, r0, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	430a      	orrs	r2, r1
 80013c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80013c8:	e023      	b.n	8001412 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	4613      	mov	r3, r2
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	3b41      	subs	r3, #65	@ 0x41
 80013dc:	221f      	movs	r2, #31
 80013de:	fa02 f303 	lsl.w	r3, r2, r3
 80013e2:	43da      	mvns	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	400a      	ands	r2, r1
 80013ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	4618      	mov	r0, r3
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	4613      	mov	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	4413      	add	r3, r2
 8001404:	3b41      	subs	r3, #65	@ 0x41
 8001406:	fa00 f203 	lsl.w	r2, r0, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	430a      	orrs	r2, r1
 8001410:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001412:	4b29      	ldr	r3, [pc, #164]	@ (80014b8 <HAL_ADC_ConfigChannel+0x250>)
 8001414:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a28      	ldr	r2, [pc, #160]	@ (80014bc <HAL_ADC_ConfigChannel+0x254>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d10f      	bne.n	8001440 <HAL_ADC_ConfigChannel+0x1d8>
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b12      	cmp	r3, #18
 8001426:	d10b      	bne.n	8001440 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a1d      	ldr	r2, [pc, #116]	@ (80014bc <HAL_ADC_ConfigChannel+0x254>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d12b      	bne.n	80014a2 <HAL_ADC_ConfigChannel+0x23a>
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a1c      	ldr	r2, [pc, #112]	@ (80014c0 <HAL_ADC_ConfigChannel+0x258>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d003      	beq.n	800145c <HAL_ADC_ConfigChannel+0x1f4>
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b11      	cmp	r3, #17
 800145a:	d122      	bne.n	80014a2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a11      	ldr	r2, [pc, #68]	@ (80014c0 <HAL_ADC_ConfigChannel+0x258>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d111      	bne.n	80014a2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800147e:	4b11      	ldr	r3, [pc, #68]	@ (80014c4 <HAL_ADC_ConfigChannel+0x25c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a11      	ldr	r2, [pc, #68]	@ (80014c8 <HAL_ADC_ConfigChannel+0x260>)
 8001484:	fba2 2303 	umull	r2, r3, r2, r3
 8001488:	0c9a      	lsrs	r2, r3, #18
 800148a:	4613      	mov	r3, r2
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	4413      	add	r3, r2
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001494:	e002      	b.n	800149c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	3b01      	subs	r3, #1
 800149a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1f9      	bne.n	8001496 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80014aa:	2300      	movs	r3, #0
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3714      	adds	r7, #20
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	40012300 	.word	0x40012300
 80014bc:	40012000 	.word	0x40012000
 80014c0:	10000012 	.word	0x10000012
 80014c4:	20000000 	.word	0x20000000
 80014c8:	431bde83 	.word	0x431bde83

080014cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b085      	sub	sp, #20
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014d4:	4b79      	ldr	r3, [pc, #484]	@ (80016bc <ADC_Init+0x1f0>)
 80014d6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	685a      	ldr	r2, [r3, #4]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	431a      	orrs	r2, r3
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	685a      	ldr	r2, [r3, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001500:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	6859      	ldr	r1, [r3, #4]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	691b      	ldr	r3, [r3, #16]
 800150c:	021a      	lsls	r2, r3, #8
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	430a      	orrs	r2, r1
 8001514:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001524:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	6859      	ldr	r1, [r3, #4]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	689a      	ldr	r2, [r3, #8]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	430a      	orrs	r2, r1
 8001536:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	689a      	ldr	r2, [r3, #8]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001546:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6899      	ldr	r1, [r3, #8]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	68da      	ldr	r2, [r3, #12]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	430a      	orrs	r2, r1
 8001558:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800155e:	4a58      	ldr	r2, [pc, #352]	@ (80016c0 <ADC_Init+0x1f4>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d022      	beq.n	80015aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	689a      	ldr	r2, [r3, #8]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001572:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	6899      	ldr	r1, [r3, #8]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	430a      	orrs	r2, r1
 8001584:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	689a      	ldr	r2, [r3, #8]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001594:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	6899      	ldr	r1, [r3, #8]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	430a      	orrs	r2, r1
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	e00f      	b.n	80015ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	689a      	ldr	r2, [r3, #8]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80015b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	689a      	ldr	r2, [r3, #8]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80015c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	689a      	ldr	r2, [r3, #8]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f022 0202 	bic.w	r2, r2, #2
 80015d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	6899      	ldr	r1, [r3, #8]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	7e1b      	ldrb	r3, [r3, #24]
 80015e4:	005a      	lsls	r2, r3, #1
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	430a      	orrs	r2, r1
 80015ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d01b      	beq.n	8001630 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001606:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	685a      	ldr	r2, [r3, #4]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001616:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	6859      	ldr	r1, [r3, #4]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001622:	3b01      	subs	r3, #1
 8001624:	035a      	lsls	r2, r3, #13
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	430a      	orrs	r2, r1
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	e007      	b.n	8001640 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	685a      	ldr	r2, [r3, #4]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800163e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800164e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	3b01      	subs	r3, #1
 800165c:	051a      	lsls	r2, r3, #20
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	430a      	orrs	r2, r1
 8001664:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	689a      	ldr	r2, [r3, #8]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001674:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	6899      	ldr	r1, [r3, #8]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001682:	025a      	lsls	r2, r3, #9
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	430a      	orrs	r2, r1
 800168a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	689a      	ldr	r2, [r3, #8]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800169a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6899      	ldr	r1, [r3, #8]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	029a      	lsls	r2, r3, #10
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	430a      	orrs	r2, r1
 80016ae:	609a      	str	r2, [r3, #8]
}
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	40012300 	.word	0x40012300
 80016c0:	0f000001 	.word	0x0f000001

080016c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f003 0307 	and.w	r3, r3, #7
 80016d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001708 <__NVIC_SetPriorityGrouping+0x44>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016e0:	4013      	ands	r3, r2
 80016e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016f6:	4a04      	ldr	r2, [pc, #16]	@ (8001708 <__NVIC_SetPriorityGrouping+0x44>)
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	60d3      	str	r3, [r2, #12]
}
 80016fc:	bf00      	nop
 80016fe:	3714      	adds	r7, #20
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001710:	4b04      	ldr	r3, [pc, #16]	@ (8001724 <__NVIC_GetPriorityGrouping+0x18>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	0a1b      	lsrs	r3, r3, #8
 8001716:	f003 0307 	and.w	r3, r3, #7
}
 800171a:	4618      	mov	r0, r3
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001736:	2b00      	cmp	r3, #0
 8001738:	db0b      	blt.n	8001752 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	f003 021f 	and.w	r2, r3, #31
 8001740:	4907      	ldr	r1, [pc, #28]	@ (8001760 <__NVIC_EnableIRQ+0x38>)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	095b      	lsrs	r3, r3, #5
 8001748:	2001      	movs	r0, #1
 800174a:	fa00 f202 	lsl.w	r2, r0, r2
 800174e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	e000e100 	.word	0xe000e100

08001764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	4603      	mov	r3, r0
 800176c:	6039      	str	r1, [r7, #0]
 800176e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001774:	2b00      	cmp	r3, #0
 8001776:	db0a      	blt.n	800178e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	b2da      	uxtb	r2, r3
 800177c:	490c      	ldr	r1, [pc, #48]	@ (80017b0 <__NVIC_SetPriority+0x4c>)
 800177e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001782:	0112      	lsls	r2, r2, #4
 8001784:	b2d2      	uxtb	r2, r2
 8001786:	440b      	add	r3, r1
 8001788:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800178c:	e00a      	b.n	80017a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	b2da      	uxtb	r2, r3
 8001792:	4908      	ldr	r1, [pc, #32]	@ (80017b4 <__NVIC_SetPriority+0x50>)
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	f003 030f 	and.w	r3, r3, #15
 800179a:	3b04      	subs	r3, #4
 800179c:	0112      	lsls	r2, r2, #4
 800179e:	b2d2      	uxtb	r2, r2
 80017a0:	440b      	add	r3, r1
 80017a2:	761a      	strb	r2, [r3, #24]
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	e000e100 	.word	0xe000e100
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b089      	sub	sp, #36	@ 0x24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	f1c3 0307 	rsb	r3, r3, #7
 80017d2:	2b04      	cmp	r3, #4
 80017d4:	bf28      	it	cs
 80017d6:	2304      	movcs	r3, #4
 80017d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	3304      	adds	r3, #4
 80017de:	2b06      	cmp	r3, #6
 80017e0:	d902      	bls.n	80017e8 <NVIC_EncodePriority+0x30>
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	3b03      	subs	r3, #3
 80017e6:	e000      	b.n	80017ea <NVIC_EncodePriority+0x32>
 80017e8:	2300      	movs	r3, #0
 80017ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ec:	f04f 32ff 	mov.w	r2, #4294967295
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	43da      	mvns	r2, r3
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	401a      	ands	r2, r3
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001800:	f04f 31ff 	mov.w	r1, #4294967295
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	fa01 f303 	lsl.w	r3, r1, r3
 800180a:	43d9      	mvns	r1, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001810:	4313      	orrs	r3, r2
         );
}
 8001812:	4618      	mov	r0, r3
 8001814:	3724      	adds	r7, #36	@ 0x24
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
	...

08001820 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3b01      	subs	r3, #1
 800182c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001830:	d301      	bcc.n	8001836 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001832:	2301      	movs	r3, #1
 8001834:	e00f      	b.n	8001856 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001836:	4a0a      	ldr	r2, [pc, #40]	@ (8001860 <SysTick_Config+0x40>)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3b01      	subs	r3, #1
 800183c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800183e:	210f      	movs	r1, #15
 8001840:	f04f 30ff 	mov.w	r0, #4294967295
 8001844:	f7ff ff8e 	bl	8001764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001848:	4b05      	ldr	r3, [pc, #20]	@ (8001860 <SysTick_Config+0x40>)
 800184a:	2200      	movs	r2, #0
 800184c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800184e:	4b04      	ldr	r3, [pc, #16]	@ (8001860 <SysTick_Config+0x40>)
 8001850:	2207      	movs	r2, #7
 8001852:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	e000e010 	.word	0xe000e010

08001864 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f7ff ff29 	bl	80016c4 <__NVIC_SetPriorityGrouping>
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800187a:	b580      	push	{r7, lr}
 800187c:	b086      	sub	sp, #24
 800187e:	af00      	add	r7, sp, #0
 8001880:	4603      	mov	r3, r0
 8001882:	60b9      	str	r1, [r7, #8]
 8001884:	607a      	str	r2, [r7, #4]
 8001886:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800188c:	f7ff ff3e 	bl	800170c <__NVIC_GetPriorityGrouping>
 8001890:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	68b9      	ldr	r1, [r7, #8]
 8001896:	6978      	ldr	r0, [r7, #20]
 8001898:	f7ff ff8e 	bl	80017b8 <NVIC_EncodePriority>
 800189c:	4602      	mov	r2, r0
 800189e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018a2:	4611      	mov	r1, r2
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff ff5d 	bl	8001764 <__NVIC_SetPriority>
}
 80018aa:	bf00      	nop
 80018ac:	3718      	adds	r7, #24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b082      	sub	sp, #8
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	4603      	mov	r3, r0
 80018ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff ff31 	bl	8001728 <__NVIC_EnableIRQ>
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f7ff ffa2 	bl	8001820 <SysTick_Config>
 80018dc:	4603      	mov	r3, r0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
	...

080018e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b089      	sub	sp, #36	@ 0x24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018f2:	2300      	movs	r3, #0
 80018f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018f6:	2300      	movs	r3, #0
 80018f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
 8001902:	e159      	b.n	8001bb8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001904:	2201      	movs	r2, #1
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	697a      	ldr	r2, [r7, #20]
 8001914:	4013      	ands	r3, r2
 8001916:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	429a      	cmp	r2, r3
 800191e:	f040 8148 	bne.w	8001bb2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f003 0303 	and.w	r3, r3, #3
 800192a:	2b01      	cmp	r3, #1
 800192c:	d005      	beq.n	800193a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001936:	2b02      	cmp	r3, #2
 8001938:	d130      	bne.n	800199c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	2203      	movs	r2, #3
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	43db      	mvns	r3, r3
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	4013      	ands	r3, r2
 8001950:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	68da      	ldr	r2, [r3, #12]
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	fa02 f303 	lsl.w	r3, r2, r3
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	4313      	orrs	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001970:	2201      	movs	r2, #1
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	43db      	mvns	r3, r3
 800197a:	69ba      	ldr	r2, [r7, #24]
 800197c:	4013      	ands	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	091b      	lsrs	r3, r3, #4
 8001986:	f003 0201 	and.w	r2, r3, #1
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	4313      	orrs	r3, r2
 8001994:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f003 0303 	and.w	r3, r3, #3
 80019a4:	2b03      	cmp	r3, #3
 80019a6:	d017      	beq.n	80019d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	2203      	movs	r2, #3
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	43db      	mvns	r3, r3
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	4013      	ands	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	689a      	ldr	r2, [r3, #8]
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 0303 	and.w	r3, r3, #3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d123      	bne.n	8001a2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	08da      	lsrs	r2, r3, #3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3208      	adds	r2, #8
 80019ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	f003 0307 	and.w	r3, r3, #7
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	220f      	movs	r2, #15
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	43db      	mvns	r3, r3
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	4013      	ands	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	691a      	ldr	r2, [r3, #16]
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	08da      	lsrs	r2, r3, #3
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	3208      	adds	r2, #8
 8001a26:	69b9      	ldr	r1, [r7, #24]
 8001a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	2203      	movs	r2, #3
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	4013      	ands	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f003 0203 	and.w	r2, r3, #3
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f000 80a2 	beq.w	8001bb2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	4b57      	ldr	r3, [pc, #348]	@ (8001bd0 <HAL_GPIO_Init+0x2e8>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a76:	4a56      	ldr	r2, [pc, #344]	@ (8001bd0 <HAL_GPIO_Init+0x2e8>)
 8001a78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a7e:	4b54      	ldr	r3, [pc, #336]	@ (8001bd0 <HAL_GPIO_Init+0x2e8>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a8a:	4a52      	ldr	r2, [pc, #328]	@ (8001bd4 <HAL_GPIO_Init+0x2ec>)
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	089b      	lsrs	r3, r3, #2
 8001a90:	3302      	adds	r3, #2
 8001a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	220f      	movs	r2, #15
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a49      	ldr	r2, [pc, #292]	@ (8001bd8 <HAL_GPIO_Init+0x2f0>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d019      	beq.n	8001aea <HAL_GPIO_Init+0x202>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a48      	ldr	r2, [pc, #288]	@ (8001bdc <HAL_GPIO_Init+0x2f4>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d013      	beq.n	8001ae6 <HAL_GPIO_Init+0x1fe>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a47      	ldr	r2, [pc, #284]	@ (8001be0 <HAL_GPIO_Init+0x2f8>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d00d      	beq.n	8001ae2 <HAL_GPIO_Init+0x1fa>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a46      	ldr	r2, [pc, #280]	@ (8001be4 <HAL_GPIO_Init+0x2fc>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d007      	beq.n	8001ade <HAL_GPIO_Init+0x1f6>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a45      	ldr	r2, [pc, #276]	@ (8001be8 <HAL_GPIO_Init+0x300>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d101      	bne.n	8001ada <HAL_GPIO_Init+0x1f2>
 8001ad6:	2304      	movs	r3, #4
 8001ad8:	e008      	b.n	8001aec <HAL_GPIO_Init+0x204>
 8001ada:	2307      	movs	r3, #7
 8001adc:	e006      	b.n	8001aec <HAL_GPIO_Init+0x204>
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e004      	b.n	8001aec <HAL_GPIO_Init+0x204>
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	e002      	b.n	8001aec <HAL_GPIO_Init+0x204>
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e000      	b.n	8001aec <HAL_GPIO_Init+0x204>
 8001aea:	2300      	movs	r3, #0
 8001aec:	69fa      	ldr	r2, [r7, #28]
 8001aee:	f002 0203 	and.w	r2, r2, #3
 8001af2:	0092      	lsls	r2, r2, #2
 8001af4:	4093      	lsls	r3, r2
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001afc:	4935      	ldr	r1, [pc, #212]	@ (8001bd4 <HAL_GPIO_Init+0x2ec>)
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	089b      	lsrs	r3, r3, #2
 8001b02:	3302      	adds	r3, #2
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b0a:	4b38      	ldr	r3, [pc, #224]	@ (8001bec <HAL_GPIO_Init+0x304>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	43db      	mvns	r3, r3
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	4013      	ands	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d003      	beq.n	8001b2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b2e:	4a2f      	ldr	r2, [pc, #188]	@ (8001bec <HAL_GPIO_Init+0x304>)
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b34:	4b2d      	ldr	r3, [pc, #180]	@ (8001bec <HAL_GPIO_Init+0x304>)
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4013      	ands	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b58:	4a24      	ldr	r2, [pc, #144]	@ (8001bec <HAL_GPIO_Init+0x304>)
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b5e:	4b23      	ldr	r3, [pc, #140]	@ (8001bec <HAL_GPIO_Init+0x304>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	43db      	mvns	r3, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d003      	beq.n	8001b82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b82:	4a1a      	ldr	r2, [pc, #104]	@ (8001bec <HAL_GPIO_Init+0x304>)
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b88:	4b18      	ldr	r3, [pc, #96]	@ (8001bec <HAL_GPIO_Init+0x304>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	43db      	mvns	r3, r3
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4013      	ands	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d003      	beq.n	8001bac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bac:	4a0f      	ldr	r2, [pc, #60]	@ (8001bec <HAL_GPIO_Init+0x304>)
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	61fb      	str	r3, [r7, #28]
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	2b0f      	cmp	r3, #15
 8001bbc:	f67f aea2 	bls.w	8001904 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bc0:	bf00      	nop
 8001bc2:	bf00      	nop
 8001bc4:	3724      	adds	r7, #36	@ 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40013800 	.word	0x40013800
 8001bd8:	40020000 	.word	0x40020000
 8001bdc:	40020400 	.word	0x40020400
 8001be0:	40020800 	.word	0x40020800
 8001be4:	40020c00 	.word	0x40020c00
 8001be8:	40021000 	.word	0x40021000
 8001bec:	40013c00 	.word	0x40013c00

08001bf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	807b      	strh	r3, [r7, #2]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c00:	787b      	ldrb	r3, [r7, #1]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d003      	beq.n	8001c0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c06:	887a      	ldrh	r2, [r7, #2]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c0c:	e003      	b.n	8001c16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c0e:	887b      	ldrh	r3, [r7, #2]
 8001c10:	041a      	lsls	r2, r3, #16
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	619a      	str	r2, [r3, #24]
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr

08001c22 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b085      	sub	sp, #20
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	695b      	ldr	r3, [r3, #20]
 8001c32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c34:	887a      	ldrh	r2, [r7, #2]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	041a      	lsls	r2, r3, #16
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	43d9      	mvns	r1, r3
 8001c40:	887b      	ldrh	r3, [r7, #2]
 8001c42:	400b      	ands	r3, r1
 8001c44:	431a      	orrs	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	619a      	str	r2, [r3, #24]
}
 8001c4a:	bf00      	nop
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
	...

08001c58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001c62:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c64:	695a      	ldr	r2, [r3, #20]
 8001c66:	88fb      	ldrh	r3, [r7, #6]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d006      	beq.n	8001c7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c6e:	4a05      	ldr	r2, [pc, #20]	@ (8001c84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c70:	88fb      	ldrh	r3, [r7, #6]
 8001c72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c74:	88fb      	ldrh	r3, [r7, #6]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7fe ff04 	bl	8000a84 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c7c:	bf00      	nop
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40013c00 	.word	0x40013c00

08001c88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e267      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d075      	beq.n	8001d92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ca6:	4b88      	ldr	r3, [pc, #544]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f003 030c 	and.w	r3, r3, #12
 8001cae:	2b04      	cmp	r3, #4
 8001cb0:	d00c      	beq.n	8001ccc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cb2:	4b85      	ldr	r3, [pc, #532]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001cba:	2b08      	cmp	r3, #8
 8001cbc:	d112      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cbe:	4b82      	ldr	r3, [pc, #520]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cca:	d10b      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ccc:	4b7e      	ldr	r3, [pc, #504]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d05b      	beq.n	8001d90 <HAL_RCC_OscConfig+0x108>
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d157      	bne.n	8001d90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e242      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cec:	d106      	bne.n	8001cfc <HAL_RCC_OscConfig+0x74>
 8001cee:	4b76      	ldr	r3, [pc, #472]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a75      	ldr	r2, [pc, #468]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001cf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	e01d      	b.n	8001d38 <HAL_RCC_OscConfig+0xb0>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d04:	d10c      	bne.n	8001d20 <HAL_RCC_OscConfig+0x98>
 8001d06:	4b70      	ldr	r3, [pc, #448]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a6f      	ldr	r2, [pc, #444]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d10:	6013      	str	r3, [r2, #0]
 8001d12:	4b6d      	ldr	r3, [pc, #436]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a6c      	ldr	r2, [pc, #432]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d1c:	6013      	str	r3, [r2, #0]
 8001d1e:	e00b      	b.n	8001d38 <HAL_RCC_OscConfig+0xb0>
 8001d20:	4b69      	ldr	r3, [pc, #420]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a68      	ldr	r2, [pc, #416]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	4b66      	ldr	r3, [pc, #408]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a65      	ldr	r2, [pc, #404]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d013      	beq.n	8001d68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d40:	f7ff f8d2 	bl	8000ee8 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d48:	f7ff f8ce 	bl	8000ee8 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b64      	cmp	r3, #100	@ 0x64
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e207      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d5a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d0f0      	beq.n	8001d48 <HAL_RCC_OscConfig+0xc0>
 8001d66:	e014      	b.n	8001d92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d68:	f7ff f8be 	bl	8000ee8 <HAL_GetTick>
 8001d6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d70:	f7ff f8ba 	bl	8000ee8 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b64      	cmp	r3, #100	@ 0x64
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e1f3      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d82:	4b51      	ldr	r3, [pc, #324]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1f0      	bne.n	8001d70 <HAL_RCC_OscConfig+0xe8>
 8001d8e:	e000      	b.n	8001d92 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0302 	and.w	r3, r3, #2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d063      	beq.n	8001e66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d9e:	4b4a      	ldr	r3, [pc, #296]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f003 030c 	and.w	r3, r3, #12
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d00b      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001daa:	4b47      	ldr	r3, [pc, #284]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001db2:	2b08      	cmp	r3, #8
 8001db4:	d11c      	bne.n	8001df0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001db6:	4b44      	ldr	r3, [pc, #272]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d116      	bne.n	8001df0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dc2:	4b41      	ldr	r3, [pc, #260]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d005      	beq.n	8001dda <HAL_RCC_OscConfig+0x152>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d001      	beq.n	8001dda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e1c7      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dda:	4b3b      	ldr	r3, [pc, #236]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	4937      	ldr	r1, [pc, #220]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dee:	e03a      	b.n	8001e66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d020      	beq.n	8001e3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001df8:	4b34      	ldr	r3, [pc, #208]	@ (8001ecc <HAL_RCC_OscConfig+0x244>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfe:	f7ff f873 	bl	8000ee8 <HAL_GetTick>
 8001e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e04:	e008      	b.n	8001e18 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e06:	f7ff f86f 	bl	8000ee8 <HAL_GetTick>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e1a8      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e18:	4b2b      	ldr	r3, [pc, #172]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d0f0      	beq.n	8001e06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e24:	4b28      	ldr	r3, [pc, #160]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	00db      	lsls	r3, r3, #3
 8001e32:	4925      	ldr	r1, [pc, #148]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001e34:	4313      	orrs	r3, r2
 8001e36:	600b      	str	r3, [r1, #0]
 8001e38:	e015      	b.n	8001e66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e3a:	4b24      	ldr	r3, [pc, #144]	@ (8001ecc <HAL_RCC_OscConfig+0x244>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e40:	f7ff f852 	bl	8000ee8 <HAL_GetTick>
 8001e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e46:	e008      	b.n	8001e5a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e48:	f7ff f84e 	bl	8000ee8 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e187      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1f0      	bne.n	8001e48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0308 	and.w	r3, r3, #8
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d036      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d016      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <HAL_RCC_OscConfig+0x248>)
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e80:	f7ff f832 	bl	8000ee8 <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e88:	f7ff f82e 	bl	8000ee8 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b02      	cmp	r3, #2
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e167      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec8 <HAL_RCC_OscConfig+0x240>)
 8001e9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d0f0      	beq.n	8001e88 <HAL_RCC_OscConfig+0x200>
 8001ea6:	e01b      	b.n	8001ee0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ea8:	4b09      	ldr	r3, [pc, #36]	@ (8001ed0 <HAL_RCC_OscConfig+0x248>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eae:	f7ff f81b 	bl	8000ee8 <HAL_GetTick>
 8001eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001eb4:	e00e      	b.n	8001ed4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eb6:	f7ff f817 	bl	8000ee8 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d907      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e150      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	42470000 	.word	0x42470000
 8001ed0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ed4:	4b88      	ldr	r3, [pc, #544]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001ed6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1ea      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f000 8097 	beq.w	800201c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ef2:	4b81      	ldr	r3, [pc, #516]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d10f      	bne.n	8001f1e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	60bb      	str	r3, [r7, #8]
 8001f02:	4b7d      	ldr	r3, [pc, #500]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	4a7c      	ldr	r2, [pc, #496]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f0e:	4b7a      	ldr	r3, [pc, #488]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f16:	60bb      	str	r3, [r7, #8]
 8001f18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f1e:	4b77      	ldr	r3, [pc, #476]	@ (80020fc <HAL_RCC_OscConfig+0x474>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d118      	bne.n	8001f5c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f2a:	4b74      	ldr	r3, [pc, #464]	@ (80020fc <HAL_RCC_OscConfig+0x474>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a73      	ldr	r2, [pc, #460]	@ (80020fc <HAL_RCC_OscConfig+0x474>)
 8001f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f36:	f7fe ffd7 	bl	8000ee8 <HAL_GetTick>
 8001f3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f3c:	e008      	b.n	8001f50 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f3e:	f7fe ffd3 	bl	8000ee8 <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e10c      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f50:	4b6a      	ldr	r3, [pc, #424]	@ (80020fc <HAL_RCC_OscConfig+0x474>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d0f0      	beq.n	8001f3e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d106      	bne.n	8001f72 <HAL_RCC_OscConfig+0x2ea>
 8001f64:	4b64      	ldr	r3, [pc, #400]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f68:	4a63      	ldr	r2, [pc, #396]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f6a:	f043 0301 	orr.w	r3, r3, #1
 8001f6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f70:	e01c      	b.n	8001fac <HAL_RCC_OscConfig+0x324>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2b05      	cmp	r3, #5
 8001f78:	d10c      	bne.n	8001f94 <HAL_RCC_OscConfig+0x30c>
 8001f7a:	4b5f      	ldr	r3, [pc, #380]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f7e:	4a5e      	ldr	r2, [pc, #376]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f80:	f043 0304 	orr.w	r3, r3, #4
 8001f84:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f86:	4b5c      	ldr	r3, [pc, #368]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f8a:	4a5b      	ldr	r2, [pc, #364]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f92:	e00b      	b.n	8001fac <HAL_RCC_OscConfig+0x324>
 8001f94:	4b58      	ldr	r3, [pc, #352]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f98:	4a57      	ldr	r2, [pc, #348]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001f9a:	f023 0301 	bic.w	r3, r3, #1
 8001f9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fa0:	4b55      	ldr	r3, [pc, #340]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fa4:	4a54      	ldr	r2, [pc, #336]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001fa6:	f023 0304 	bic.w	r3, r3, #4
 8001faa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d015      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fb4:	f7fe ff98 	bl	8000ee8 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fba:	e00a      	b.n	8001fd2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fbc:	f7fe ff94 	bl	8000ee8 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e0cb      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fd2:	4b49      	ldr	r3, [pc, #292]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8001fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d0ee      	beq.n	8001fbc <HAL_RCC_OscConfig+0x334>
 8001fde:	e014      	b.n	800200a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fe0:	f7fe ff82 	bl	8000ee8 <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fe6:	e00a      	b.n	8001ffe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe8:	f7fe ff7e 	bl	8000ee8 <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e0b5      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ffe:	4b3e      	ldr	r3, [pc, #248]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8002000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002002:	f003 0302 	and.w	r3, r3, #2
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1ee      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800200a:	7dfb      	ldrb	r3, [r7, #23]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d105      	bne.n	800201c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002010:	4b39      	ldr	r3, [pc, #228]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8002012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002014:	4a38      	ldr	r2, [pc, #224]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8002016:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800201a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 80a1 	beq.w	8002168 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002026:	4b34      	ldr	r3, [pc, #208]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f003 030c 	and.w	r3, r3, #12
 800202e:	2b08      	cmp	r3, #8
 8002030:	d05c      	beq.n	80020ec <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	2b02      	cmp	r3, #2
 8002038:	d141      	bne.n	80020be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800203a:	4b31      	ldr	r3, [pc, #196]	@ (8002100 <HAL_RCC_OscConfig+0x478>)
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002040:	f7fe ff52 	bl	8000ee8 <HAL_GetTick>
 8002044:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002046:	e008      	b.n	800205a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002048:	f7fe ff4e 	bl	8000ee8 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e087      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800205a:	4b27      	ldr	r3, [pc, #156]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d1f0      	bne.n	8002048 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	69da      	ldr	r2, [r3, #28]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002074:	019b      	lsls	r3, r3, #6
 8002076:	431a      	orrs	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800207c:	085b      	lsrs	r3, r3, #1
 800207e:	3b01      	subs	r3, #1
 8002080:	041b      	lsls	r3, r3, #16
 8002082:	431a      	orrs	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002088:	061b      	lsls	r3, r3, #24
 800208a:	491b      	ldr	r1, [pc, #108]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 800208c:	4313      	orrs	r3, r2
 800208e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002090:	4b1b      	ldr	r3, [pc, #108]	@ (8002100 <HAL_RCC_OscConfig+0x478>)
 8002092:	2201      	movs	r2, #1
 8002094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002096:	f7fe ff27 	bl	8000ee8 <HAL_GetTick>
 800209a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800209e:	f7fe ff23 	bl	8000ee8 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e05c      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020b0:	4b11      	ldr	r3, [pc, #68]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0f0      	beq.n	800209e <HAL_RCC_OscConfig+0x416>
 80020bc:	e054      	b.n	8002168 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020be:	4b10      	ldr	r3, [pc, #64]	@ (8002100 <HAL_RCC_OscConfig+0x478>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c4:	f7fe ff10 	bl	8000ee8 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020cc:	f7fe ff0c 	bl	8000ee8 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e045      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020de:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <HAL_RCC_OscConfig+0x470>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0x444>
 80020ea:	e03d      	b.n	8002168 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d107      	bne.n	8002104 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e038      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
 80020f8:	40023800 	.word	0x40023800
 80020fc:	40007000 	.word	0x40007000
 8002100:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002104:	4b1b      	ldr	r3, [pc, #108]	@ (8002174 <HAL_RCC_OscConfig+0x4ec>)
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	2b01      	cmp	r3, #1
 8002110:	d028      	beq.n	8002164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800211c:	429a      	cmp	r2, r3
 800211e:	d121      	bne.n	8002164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800212a:	429a      	cmp	r2, r3
 800212c:	d11a      	bne.n	8002164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002134:	4013      	ands	r3, r2
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800213a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800213c:	4293      	cmp	r3, r2
 800213e:	d111      	bne.n	8002164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800214a:	085b      	lsrs	r3, r3, #1
 800214c:	3b01      	subs	r3, #1
 800214e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002150:	429a      	cmp	r2, r3
 8002152:	d107      	bne.n	8002164 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800215e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002160:	429a      	cmp	r2, r3
 8002162:	d001      	beq.n	8002168 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e000      	b.n	800216a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3718      	adds	r7, #24
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	40023800 	.word	0x40023800

08002178 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d101      	bne.n	800218c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e0cc      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800218c:	4b68      	ldr	r3, [pc, #416]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	429a      	cmp	r2, r3
 8002198:	d90c      	bls.n	80021b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800219a:	4b65      	ldr	r3, [pc, #404]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	b2d2      	uxtb	r2, r2
 80021a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021a2:	4b63      	ldr	r3, [pc, #396]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	683a      	ldr	r2, [r7, #0]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d001      	beq.n	80021b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e0b8      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d020      	beq.n	8002202 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0304 	and.w	r3, r3, #4
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d005      	beq.n	80021d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021cc:	4b59      	ldr	r3, [pc, #356]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	4a58      	ldr	r2, [pc, #352]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80021d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0308 	and.w	r3, r3, #8
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d005      	beq.n	80021f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021e4:	4b53      	ldr	r3, [pc, #332]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	4a52      	ldr	r2, [pc, #328]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80021ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021f0:	4b50      	ldr	r3, [pc, #320]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	494d      	ldr	r1, [pc, #308]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b00      	cmp	r3, #0
 800220c:	d044      	beq.n	8002298 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d107      	bne.n	8002226 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002216:	4b47      	ldr	r3, [pc, #284]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d119      	bne.n	8002256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e07f      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d003      	beq.n	8002236 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002232:	2b03      	cmp	r3, #3
 8002234:	d107      	bne.n	8002246 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002236:	4b3f      	ldr	r3, [pc, #252]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d109      	bne.n	8002256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e06f      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002246:	4b3b      	ldr	r3, [pc, #236]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e067      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002256:	4b37      	ldr	r3, [pc, #220]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f023 0203 	bic.w	r2, r3, #3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	4934      	ldr	r1, [pc, #208]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002264:	4313      	orrs	r3, r2
 8002266:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002268:	f7fe fe3e 	bl	8000ee8 <HAL_GetTick>
 800226c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800226e:	e00a      	b.n	8002286 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002270:	f7fe fe3a 	bl	8000ee8 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800227e:	4293      	cmp	r3, r2
 8002280:	d901      	bls.n	8002286 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e04f      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002286:	4b2b      	ldr	r3, [pc, #172]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f003 020c 	and.w	r2, r3, #12
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	429a      	cmp	r2, r3
 8002296:	d1eb      	bne.n	8002270 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002298:	4b25      	ldr	r3, [pc, #148]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0307 	and.w	r3, r3, #7
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d20c      	bcs.n	80022c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022a6:	4b22      	ldr	r3, [pc, #136]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	b2d2      	uxtb	r2, r2
 80022ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ae:	4b20      	ldr	r3, [pc, #128]	@ (8002330 <HAL_RCC_ClockConfig+0x1b8>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0307 	and.w	r3, r3, #7
 80022b6:	683a      	ldr	r2, [r7, #0]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d001      	beq.n	80022c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e032      	b.n	8002326 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0304 	and.w	r3, r3, #4
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d008      	beq.n	80022de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022cc:	4b19      	ldr	r3, [pc, #100]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	4916      	ldr	r1, [pc, #88]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0308 	and.w	r3, r3, #8
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d009      	beq.n	80022fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022ea:	4b12      	ldr	r3, [pc, #72]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	490e      	ldr	r1, [pc, #56]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022fe:	f000 f821 	bl	8002344 <HAL_RCC_GetSysClockFreq>
 8002302:	4602      	mov	r2, r0
 8002304:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <HAL_RCC_ClockConfig+0x1bc>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	091b      	lsrs	r3, r3, #4
 800230a:	f003 030f 	and.w	r3, r3, #15
 800230e:	490a      	ldr	r1, [pc, #40]	@ (8002338 <HAL_RCC_ClockConfig+0x1c0>)
 8002310:	5ccb      	ldrb	r3, [r1, r3]
 8002312:	fa22 f303 	lsr.w	r3, r2, r3
 8002316:	4a09      	ldr	r2, [pc, #36]	@ (800233c <HAL_RCC_ClockConfig+0x1c4>)
 8002318:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800231a:	4b09      	ldr	r3, [pc, #36]	@ (8002340 <HAL_RCC_ClockConfig+0x1c8>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4618      	mov	r0, r3
 8002320:	f7fe fd9e 	bl	8000e60 <HAL_InitTick>

  return HAL_OK;
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40023c00 	.word	0x40023c00
 8002334:	40023800 	.word	0x40023800
 8002338:	08003520 	.word	0x08003520
 800233c:	20000000 	.word	0x20000000
 8002340:	20000004 	.word	0x20000004

08002344 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002344:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002348:	b094      	sub	sp, #80	@ 0x50
 800234a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002350:	2300      	movs	r3, #0
 8002352:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002354:	2300      	movs	r3, #0
 8002356:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002358:	2300      	movs	r3, #0
 800235a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800235c:	4b79      	ldr	r3, [pc, #484]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f003 030c 	and.w	r3, r3, #12
 8002364:	2b08      	cmp	r3, #8
 8002366:	d00d      	beq.n	8002384 <HAL_RCC_GetSysClockFreq+0x40>
 8002368:	2b08      	cmp	r3, #8
 800236a:	f200 80e1 	bhi.w	8002530 <HAL_RCC_GetSysClockFreq+0x1ec>
 800236e:	2b00      	cmp	r3, #0
 8002370:	d002      	beq.n	8002378 <HAL_RCC_GetSysClockFreq+0x34>
 8002372:	2b04      	cmp	r3, #4
 8002374:	d003      	beq.n	800237e <HAL_RCC_GetSysClockFreq+0x3a>
 8002376:	e0db      	b.n	8002530 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002378:	4b73      	ldr	r3, [pc, #460]	@ (8002548 <HAL_RCC_GetSysClockFreq+0x204>)
 800237a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800237c:	e0db      	b.n	8002536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800237e:	4b73      	ldr	r3, [pc, #460]	@ (800254c <HAL_RCC_GetSysClockFreq+0x208>)
 8002380:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002382:	e0d8      	b.n	8002536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002384:	4b6f      	ldr	r3, [pc, #444]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800238c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800238e:	4b6d      	ldr	r3, [pc, #436]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d063      	beq.n	8002462 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800239a:	4b6a      	ldr	r3, [pc, #424]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	099b      	lsrs	r3, r3, #6
 80023a0:	2200      	movs	r2, #0
 80023a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80023a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80023a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80023ae:	2300      	movs	r3, #0
 80023b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80023b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80023b6:	4622      	mov	r2, r4
 80023b8:	462b      	mov	r3, r5
 80023ba:	f04f 0000 	mov.w	r0, #0
 80023be:	f04f 0100 	mov.w	r1, #0
 80023c2:	0159      	lsls	r1, r3, #5
 80023c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023c8:	0150      	lsls	r0, r2, #5
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4621      	mov	r1, r4
 80023d0:	1a51      	subs	r1, r2, r1
 80023d2:	6139      	str	r1, [r7, #16]
 80023d4:	4629      	mov	r1, r5
 80023d6:	eb63 0301 	sbc.w	r3, r3, r1
 80023da:	617b      	str	r3, [r7, #20]
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	f04f 0300 	mov.w	r3, #0
 80023e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023e8:	4659      	mov	r1, fp
 80023ea:	018b      	lsls	r3, r1, #6
 80023ec:	4651      	mov	r1, sl
 80023ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023f2:	4651      	mov	r1, sl
 80023f4:	018a      	lsls	r2, r1, #6
 80023f6:	4651      	mov	r1, sl
 80023f8:	ebb2 0801 	subs.w	r8, r2, r1
 80023fc:	4659      	mov	r1, fp
 80023fe:	eb63 0901 	sbc.w	r9, r3, r1
 8002402:	f04f 0200 	mov.w	r2, #0
 8002406:	f04f 0300 	mov.w	r3, #0
 800240a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800240e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002412:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002416:	4690      	mov	r8, r2
 8002418:	4699      	mov	r9, r3
 800241a:	4623      	mov	r3, r4
 800241c:	eb18 0303 	adds.w	r3, r8, r3
 8002420:	60bb      	str	r3, [r7, #8]
 8002422:	462b      	mov	r3, r5
 8002424:	eb49 0303 	adc.w	r3, r9, r3
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	f04f 0200 	mov.w	r2, #0
 800242e:	f04f 0300 	mov.w	r3, #0
 8002432:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002436:	4629      	mov	r1, r5
 8002438:	024b      	lsls	r3, r1, #9
 800243a:	4621      	mov	r1, r4
 800243c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002440:	4621      	mov	r1, r4
 8002442:	024a      	lsls	r2, r1, #9
 8002444:	4610      	mov	r0, r2
 8002446:	4619      	mov	r1, r3
 8002448:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800244a:	2200      	movs	r2, #0
 800244c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800244e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002450:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002454:	f7fd ff14 	bl	8000280 <__aeabi_uldivmod>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	4613      	mov	r3, r2
 800245e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002460:	e058      	b.n	8002514 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002462:	4b38      	ldr	r3, [pc, #224]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	099b      	lsrs	r3, r3, #6
 8002468:	2200      	movs	r2, #0
 800246a:	4618      	mov	r0, r3
 800246c:	4611      	mov	r1, r2
 800246e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002472:	623b      	str	r3, [r7, #32]
 8002474:	2300      	movs	r3, #0
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
 8002478:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800247c:	4642      	mov	r2, r8
 800247e:	464b      	mov	r3, r9
 8002480:	f04f 0000 	mov.w	r0, #0
 8002484:	f04f 0100 	mov.w	r1, #0
 8002488:	0159      	lsls	r1, r3, #5
 800248a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800248e:	0150      	lsls	r0, r2, #5
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4641      	mov	r1, r8
 8002496:	ebb2 0a01 	subs.w	sl, r2, r1
 800249a:	4649      	mov	r1, r9
 800249c:	eb63 0b01 	sbc.w	fp, r3, r1
 80024a0:	f04f 0200 	mov.w	r2, #0
 80024a4:	f04f 0300 	mov.w	r3, #0
 80024a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80024ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80024b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80024b4:	ebb2 040a 	subs.w	r4, r2, sl
 80024b8:	eb63 050b 	sbc.w	r5, r3, fp
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	f04f 0300 	mov.w	r3, #0
 80024c4:	00eb      	lsls	r3, r5, #3
 80024c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024ca:	00e2      	lsls	r2, r4, #3
 80024cc:	4614      	mov	r4, r2
 80024ce:	461d      	mov	r5, r3
 80024d0:	4643      	mov	r3, r8
 80024d2:	18e3      	adds	r3, r4, r3
 80024d4:	603b      	str	r3, [r7, #0]
 80024d6:	464b      	mov	r3, r9
 80024d8:	eb45 0303 	adc.w	r3, r5, r3
 80024dc:	607b      	str	r3, [r7, #4]
 80024de:	f04f 0200 	mov.w	r2, #0
 80024e2:	f04f 0300 	mov.w	r3, #0
 80024e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80024ea:	4629      	mov	r1, r5
 80024ec:	028b      	lsls	r3, r1, #10
 80024ee:	4621      	mov	r1, r4
 80024f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024f4:	4621      	mov	r1, r4
 80024f6:	028a      	lsls	r2, r1, #10
 80024f8:	4610      	mov	r0, r2
 80024fa:	4619      	mov	r1, r3
 80024fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024fe:	2200      	movs	r2, #0
 8002500:	61bb      	str	r3, [r7, #24]
 8002502:	61fa      	str	r2, [r7, #28]
 8002504:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002508:	f7fd feba 	bl	8000280 <__aeabi_uldivmod>
 800250c:	4602      	mov	r2, r0
 800250e:	460b      	mov	r3, r1
 8002510:	4613      	mov	r3, r2
 8002512:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002514:	4b0b      	ldr	r3, [pc, #44]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x200>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	0c1b      	lsrs	r3, r3, #16
 800251a:	f003 0303 	and.w	r3, r3, #3
 800251e:	3301      	adds	r3, #1
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002524:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002528:	fbb2 f3f3 	udiv	r3, r2, r3
 800252c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800252e:	e002      	b.n	8002536 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002530:	4b05      	ldr	r3, [pc, #20]	@ (8002548 <HAL_RCC_GetSysClockFreq+0x204>)
 8002532:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002534:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002536:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002538:	4618      	mov	r0, r3
 800253a:	3750      	adds	r7, #80	@ 0x50
 800253c:	46bd      	mov	sp, r7
 800253e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002542:	bf00      	nop
 8002544:	40023800 	.word	0x40023800
 8002548:	00f42400 	.word	0x00f42400
 800254c:	007a1200 	.word	0x007a1200

08002550 <rand>:
 8002550:	4b16      	ldr	r3, [pc, #88]	@ (80025ac <rand+0x5c>)
 8002552:	b510      	push	{r4, lr}
 8002554:	681c      	ldr	r4, [r3, #0]
 8002556:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002558:	b9b3      	cbnz	r3, 8002588 <rand+0x38>
 800255a:	2018      	movs	r0, #24
 800255c:	f000 fa20 	bl	80029a0 <malloc>
 8002560:	4602      	mov	r2, r0
 8002562:	6320      	str	r0, [r4, #48]	@ 0x30
 8002564:	b920      	cbnz	r0, 8002570 <rand+0x20>
 8002566:	4b12      	ldr	r3, [pc, #72]	@ (80025b0 <rand+0x60>)
 8002568:	4812      	ldr	r0, [pc, #72]	@ (80025b4 <rand+0x64>)
 800256a:	2152      	movs	r1, #82	@ 0x52
 800256c:	f000 f9b0 	bl	80028d0 <__assert_func>
 8002570:	4911      	ldr	r1, [pc, #68]	@ (80025b8 <rand+0x68>)
 8002572:	4b12      	ldr	r3, [pc, #72]	@ (80025bc <rand+0x6c>)
 8002574:	e9c0 1300 	strd	r1, r3, [r0]
 8002578:	4b11      	ldr	r3, [pc, #68]	@ (80025c0 <rand+0x70>)
 800257a:	6083      	str	r3, [r0, #8]
 800257c:	230b      	movs	r3, #11
 800257e:	8183      	strh	r3, [r0, #12]
 8002580:	2100      	movs	r1, #0
 8002582:	2001      	movs	r0, #1
 8002584:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002588:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800258a:	480e      	ldr	r0, [pc, #56]	@ (80025c4 <rand+0x74>)
 800258c:	690b      	ldr	r3, [r1, #16]
 800258e:	694c      	ldr	r4, [r1, #20]
 8002590:	4a0d      	ldr	r2, [pc, #52]	@ (80025c8 <rand+0x78>)
 8002592:	4358      	muls	r0, r3
 8002594:	fb02 0004 	mla	r0, r2, r4, r0
 8002598:	fba3 3202 	umull	r3, r2, r3, r2
 800259c:	3301      	adds	r3, #1
 800259e:	eb40 0002 	adc.w	r0, r0, r2
 80025a2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80025a6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80025aa:	bd10      	pop	{r4, pc}
 80025ac:	20000018 	.word	0x20000018
 80025b0:	08003530 	.word	0x08003530
 80025b4:	08003547 	.word	0x08003547
 80025b8:	abcd330e 	.word	0xabcd330e
 80025bc:	e66d1234 	.word	0xe66d1234
 80025c0:	0005deec 	.word	0x0005deec
 80025c4:	5851f42d 	.word	0x5851f42d
 80025c8:	4c957f2d 	.word	0x4c957f2d

080025cc <std>:
 80025cc:	2300      	movs	r3, #0
 80025ce:	b510      	push	{r4, lr}
 80025d0:	4604      	mov	r4, r0
 80025d2:	e9c0 3300 	strd	r3, r3, [r0]
 80025d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80025da:	6083      	str	r3, [r0, #8]
 80025dc:	8181      	strh	r1, [r0, #12]
 80025de:	6643      	str	r3, [r0, #100]	@ 0x64
 80025e0:	81c2      	strh	r2, [r0, #14]
 80025e2:	6183      	str	r3, [r0, #24]
 80025e4:	4619      	mov	r1, r3
 80025e6:	2208      	movs	r2, #8
 80025e8:	305c      	adds	r0, #92	@ 0x5c
 80025ea:	f000 f8f4 	bl	80027d6 <memset>
 80025ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002624 <std+0x58>)
 80025f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80025f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002628 <std+0x5c>)
 80025f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80025f6:	4b0d      	ldr	r3, [pc, #52]	@ (800262c <std+0x60>)
 80025f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80025fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002630 <std+0x64>)
 80025fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80025fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002634 <std+0x68>)
 8002600:	6224      	str	r4, [r4, #32]
 8002602:	429c      	cmp	r4, r3
 8002604:	d006      	beq.n	8002614 <std+0x48>
 8002606:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800260a:	4294      	cmp	r4, r2
 800260c:	d002      	beq.n	8002614 <std+0x48>
 800260e:	33d0      	adds	r3, #208	@ 0xd0
 8002610:	429c      	cmp	r4, r3
 8002612:	d105      	bne.n	8002620 <std+0x54>
 8002614:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800261c:	f000 b954 	b.w	80028c8 <__retarget_lock_init_recursive>
 8002620:	bd10      	pop	{r4, pc}
 8002622:	bf00      	nop
 8002624:	08002751 	.word	0x08002751
 8002628:	08002773 	.word	0x08002773
 800262c:	080027ab 	.word	0x080027ab
 8002630:	080027cf 	.word	0x080027cf
 8002634:	200000e4 	.word	0x200000e4

08002638 <stdio_exit_handler>:
 8002638:	4a02      	ldr	r2, [pc, #8]	@ (8002644 <stdio_exit_handler+0xc>)
 800263a:	4903      	ldr	r1, [pc, #12]	@ (8002648 <stdio_exit_handler+0x10>)
 800263c:	4803      	ldr	r0, [pc, #12]	@ (800264c <stdio_exit_handler+0x14>)
 800263e:	f000 b869 	b.w	8002714 <_fwalk_sglue>
 8002642:	bf00      	nop
 8002644:	2000000c 	.word	0x2000000c
 8002648:	08002c15 	.word	0x08002c15
 800264c:	2000001c 	.word	0x2000001c

08002650 <cleanup_stdio>:
 8002650:	6841      	ldr	r1, [r0, #4]
 8002652:	4b0c      	ldr	r3, [pc, #48]	@ (8002684 <cleanup_stdio+0x34>)
 8002654:	4299      	cmp	r1, r3
 8002656:	b510      	push	{r4, lr}
 8002658:	4604      	mov	r4, r0
 800265a:	d001      	beq.n	8002660 <cleanup_stdio+0x10>
 800265c:	f000 fada 	bl	8002c14 <_fflush_r>
 8002660:	68a1      	ldr	r1, [r4, #8]
 8002662:	4b09      	ldr	r3, [pc, #36]	@ (8002688 <cleanup_stdio+0x38>)
 8002664:	4299      	cmp	r1, r3
 8002666:	d002      	beq.n	800266e <cleanup_stdio+0x1e>
 8002668:	4620      	mov	r0, r4
 800266a:	f000 fad3 	bl	8002c14 <_fflush_r>
 800266e:	68e1      	ldr	r1, [r4, #12]
 8002670:	4b06      	ldr	r3, [pc, #24]	@ (800268c <cleanup_stdio+0x3c>)
 8002672:	4299      	cmp	r1, r3
 8002674:	d004      	beq.n	8002680 <cleanup_stdio+0x30>
 8002676:	4620      	mov	r0, r4
 8002678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800267c:	f000 baca 	b.w	8002c14 <_fflush_r>
 8002680:	bd10      	pop	{r4, pc}
 8002682:	bf00      	nop
 8002684:	200000e4 	.word	0x200000e4
 8002688:	2000014c 	.word	0x2000014c
 800268c:	200001b4 	.word	0x200001b4

08002690 <global_stdio_init.part.0>:
 8002690:	b510      	push	{r4, lr}
 8002692:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <global_stdio_init.part.0+0x30>)
 8002694:	4c0b      	ldr	r4, [pc, #44]	@ (80026c4 <global_stdio_init.part.0+0x34>)
 8002696:	4a0c      	ldr	r2, [pc, #48]	@ (80026c8 <global_stdio_init.part.0+0x38>)
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	4620      	mov	r0, r4
 800269c:	2200      	movs	r2, #0
 800269e:	2104      	movs	r1, #4
 80026a0:	f7ff ff94 	bl	80025cc <std>
 80026a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80026a8:	2201      	movs	r2, #1
 80026aa:	2109      	movs	r1, #9
 80026ac:	f7ff ff8e 	bl	80025cc <std>
 80026b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80026b4:	2202      	movs	r2, #2
 80026b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026ba:	2112      	movs	r1, #18
 80026bc:	f7ff bf86 	b.w	80025cc <std>
 80026c0:	2000021c 	.word	0x2000021c
 80026c4:	200000e4 	.word	0x200000e4
 80026c8:	08002639 	.word	0x08002639

080026cc <__sfp_lock_acquire>:
 80026cc:	4801      	ldr	r0, [pc, #4]	@ (80026d4 <__sfp_lock_acquire+0x8>)
 80026ce:	f000 b8fc 	b.w	80028ca <__retarget_lock_acquire_recursive>
 80026d2:	bf00      	nop
 80026d4:	20000225 	.word	0x20000225

080026d8 <__sfp_lock_release>:
 80026d8:	4801      	ldr	r0, [pc, #4]	@ (80026e0 <__sfp_lock_release+0x8>)
 80026da:	f000 b8f7 	b.w	80028cc <__retarget_lock_release_recursive>
 80026de:	bf00      	nop
 80026e0:	20000225 	.word	0x20000225

080026e4 <__sinit>:
 80026e4:	b510      	push	{r4, lr}
 80026e6:	4604      	mov	r4, r0
 80026e8:	f7ff fff0 	bl	80026cc <__sfp_lock_acquire>
 80026ec:	6a23      	ldr	r3, [r4, #32]
 80026ee:	b11b      	cbz	r3, 80026f8 <__sinit+0x14>
 80026f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026f4:	f7ff bff0 	b.w	80026d8 <__sfp_lock_release>
 80026f8:	4b04      	ldr	r3, [pc, #16]	@ (800270c <__sinit+0x28>)
 80026fa:	6223      	str	r3, [r4, #32]
 80026fc:	4b04      	ldr	r3, [pc, #16]	@ (8002710 <__sinit+0x2c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1f5      	bne.n	80026f0 <__sinit+0xc>
 8002704:	f7ff ffc4 	bl	8002690 <global_stdio_init.part.0>
 8002708:	e7f2      	b.n	80026f0 <__sinit+0xc>
 800270a:	bf00      	nop
 800270c:	08002651 	.word	0x08002651
 8002710:	2000021c 	.word	0x2000021c

08002714 <_fwalk_sglue>:
 8002714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002718:	4607      	mov	r7, r0
 800271a:	4688      	mov	r8, r1
 800271c:	4614      	mov	r4, r2
 800271e:	2600      	movs	r6, #0
 8002720:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002724:	f1b9 0901 	subs.w	r9, r9, #1
 8002728:	d505      	bpl.n	8002736 <_fwalk_sglue+0x22>
 800272a:	6824      	ldr	r4, [r4, #0]
 800272c:	2c00      	cmp	r4, #0
 800272e:	d1f7      	bne.n	8002720 <_fwalk_sglue+0xc>
 8002730:	4630      	mov	r0, r6
 8002732:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002736:	89ab      	ldrh	r3, [r5, #12]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d907      	bls.n	800274c <_fwalk_sglue+0x38>
 800273c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002740:	3301      	adds	r3, #1
 8002742:	d003      	beq.n	800274c <_fwalk_sglue+0x38>
 8002744:	4629      	mov	r1, r5
 8002746:	4638      	mov	r0, r7
 8002748:	47c0      	blx	r8
 800274a:	4306      	orrs	r6, r0
 800274c:	3568      	adds	r5, #104	@ 0x68
 800274e:	e7e9      	b.n	8002724 <_fwalk_sglue+0x10>

08002750 <__sread>:
 8002750:	b510      	push	{r4, lr}
 8002752:	460c      	mov	r4, r1
 8002754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002758:	f000 f868 	bl	800282c <_read_r>
 800275c:	2800      	cmp	r0, #0
 800275e:	bfab      	itete	ge
 8002760:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002762:	89a3      	ldrhlt	r3, [r4, #12]
 8002764:	181b      	addge	r3, r3, r0
 8002766:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800276a:	bfac      	ite	ge
 800276c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800276e:	81a3      	strhlt	r3, [r4, #12]
 8002770:	bd10      	pop	{r4, pc}

08002772 <__swrite>:
 8002772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002776:	461f      	mov	r7, r3
 8002778:	898b      	ldrh	r3, [r1, #12]
 800277a:	05db      	lsls	r3, r3, #23
 800277c:	4605      	mov	r5, r0
 800277e:	460c      	mov	r4, r1
 8002780:	4616      	mov	r6, r2
 8002782:	d505      	bpl.n	8002790 <__swrite+0x1e>
 8002784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002788:	2302      	movs	r3, #2
 800278a:	2200      	movs	r2, #0
 800278c:	f000 f83c 	bl	8002808 <_lseek_r>
 8002790:	89a3      	ldrh	r3, [r4, #12]
 8002792:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002796:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800279a:	81a3      	strh	r3, [r4, #12]
 800279c:	4632      	mov	r2, r6
 800279e:	463b      	mov	r3, r7
 80027a0:	4628      	mov	r0, r5
 80027a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80027a6:	f000 b853 	b.w	8002850 <_write_r>

080027aa <__sseek>:
 80027aa:	b510      	push	{r4, lr}
 80027ac:	460c      	mov	r4, r1
 80027ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027b2:	f000 f829 	bl	8002808 <_lseek_r>
 80027b6:	1c43      	adds	r3, r0, #1
 80027b8:	89a3      	ldrh	r3, [r4, #12]
 80027ba:	bf15      	itete	ne
 80027bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80027be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80027c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80027c6:	81a3      	strheq	r3, [r4, #12]
 80027c8:	bf18      	it	ne
 80027ca:	81a3      	strhne	r3, [r4, #12]
 80027cc:	bd10      	pop	{r4, pc}

080027ce <__sclose>:
 80027ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027d2:	f000 b809 	b.w	80027e8 <_close_r>

080027d6 <memset>:
 80027d6:	4402      	add	r2, r0
 80027d8:	4603      	mov	r3, r0
 80027da:	4293      	cmp	r3, r2
 80027dc:	d100      	bne.n	80027e0 <memset+0xa>
 80027de:	4770      	bx	lr
 80027e0:	f803 1b01 	strb.w	r1, [r3], #1
 80027e4:	e7f9      	b.n	80027da <memset+0x4>
	...

080027e8 <_close_r>:
 80027e8:	b538      	push	{r3, r4, r5, lr}
 80027ea:	4d06      	ldr	r5, [pc, #24]	@ (8002804 <_close_r+0x1c>)
 80027ec:	2300      	movs	r3, #0
 80027ee:	4604      	mov	r4, r0
 80027f0:	4608      	mov	r0, r1
 80027f2:	602b      	str	r3, [r5, #0]
 80027f4:	f7fe fa6b 	bl	8000cce <_close>
 80027f8:	1c43      	adds	r3, r0, #1
 80027fa:	d102      	bne.n	8002802 <_close_r+0x1a>
 80027fc:	682b      	ldr	r3, [r5, #0]
 80027fe:	b103      	cbz	r3, 8002802 <_close_r+0x1a>
 8002800:	6023      	str	r3, [r4, #0]
 8002802:	bd38      	pop	{r3, r4, r5, pc}
 8002804:	20000220 	.word	0x20000220

08002808 <_lseek_r>:
 8002808:	b538      	push	{r3, r4, r5, lr}
 800280a:	4d07      	ldr	r5, [pc, #28]	@ (8002828 <_lseek_r+0x20>)
 800280c:	4604      	mov	r4, r0
 800280e:	4608      	mov	r0, r1
 8002810:	4611      	mov	r1, r2
 8002812:	2200      	movs	r2, #0
 8002814:	602a      	str	r2, [r5, #0]
 8002816:	461a      	mov	r2, r3
 8002818:	f7fe fa80 	bl	8000d1c <_lseek>
 800281c:	1c43      	adds	r3, r0, #1
 800281e:	d102      	bne.n	8002826 <_lseek_r+0x1e>
 8002820:	682b      	ldr	r3, [r5, #0]
 8002822:	b103      	cbz	r3, 8002826 <_lseek_r+0x1e>
 8002824:	6023      	str	r3, [r4, #0]
 8002826:	bd38      	pop	{r3, r4, r5, pc}
 8002828:	20000220 	.word	0x20000220

0800282c <_read_r>:
 800282c:	b538      	push	{r3, r4, r5, lr}
 800282e:	4d07      	ldr	r5, [pc, #28]	@ (800284c <_read_r+0x20>)
 8002830:	4604      	mov	r4, r0
 8002832:	4608      	mov	r0, r1
 8002834:	4611      	mov	r1, r2
 8002836:	2200      	movs	r2, #0
 8002838:	602a      	str	r2, [r5, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	f7fe fa0e 	bl	8000c5c <_read>
 8002840:	1c43      	adds	r3, r0, #1
 8002842:	d102      	bne.n	800284a <_read_r+0x1e>
 8002844:	682b      	ldr	r3, [r5, #0]
 8002846:	b103      	cbz	r3, 800284a <_read_r+0x1e>
 8002848:	6023      	str	r3, [r4, #0]
 800284a:	bd38      	pop	{r3, r4, r5, pc}
 800284c:	20000220 	.word	0x20000220

08002850 <_write_r>:
 8002850:	b538      	push	{r3, r4, r5, lr}
 8002852:	4d07      	ldr	r5, [pc, #28]	@ (8002870 <_write_r+0x20>)
 8002854:	4604      	mov	r4, r0
 8002856:	4608      	mov	r0, r1
 8002858:	4611      	mov	r1, r2
 800285a:	2200      	movs	r2, #0
 800285c:	602a      	str	r2, [r5, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	f7fe fa19 	bl	8000c96 <_write>
 8002864:	1c43      	adds	r3, r0, #1
 8002866:	d102      	bne.n	800286e <_write_r+0x1e>
 8002868:	682b      	ldr	r3, [r5, #0]
 800286a:	b103      	cbz	r3, 800286e <_write_r+0x1e>
 800286c:	6023      	str	r3, [r4, #0]
 800286e:	bd38      	pop	{r3, r4, r5, pc}
 8002870:	20000220 	.word	0x20000220

08002874 <__errno>:
 8002874:	4b01      	ldr	r3, [pc, #4]	@ (800287c <__errno+0x8>)
 8002876:	6818      	ldr	r0, [r3, #0]
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	20000018 	.word	0x20000018

08002880 <__libc_init_array>:
 8002880:	b570      	push	{r4, r5, r6, lr}
 8002882:	4d0d      	ldr	r5, [pc, #52]	@ (80028b8 <__libc_init_array+0x38>)
 8002884:	4c0d      	ldr	r4, [pc, #52]	@ (80028bc <__libc_init_array+0x3c>)
 8002886:	1b64      	subs	r4, r4, r5
 8002888:	10a4      	asrs	r4, r4, #2
 800288a:	2600      	movs	r6, #0
 800288c:	42a6      	cmp	r6, r4
 800288e:	d109      	bne.n	80028a4 <__libc_init_array+0x24>
 8002890:	4d0b      	ldr	r5, [pc, #44]	@ (80028c0 <__libc_init_array+0x40>)
 8002892:	4c0c      	ldr	r4, [pc, #48]	@ (80028c4 <__libc_init_array+0x44>)
 8002894:	f000 fe38 	bl	8003508 <_init>
 8002898:	1b64      	subs	r4, r4, r5
 800289a:	10a4      	asrs	r4, r4, #2
 800289c:	2600      	movs	r6, #0
 800289e:	42a6      	cmp	r6, r4
 80028a0:	d105      	bne.n	80028ae <__libc_init_array+0x2e>
 80028a2:	bd70      	pop	{r4, r5, r6, pc}
 80028a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80028a8:	4798      	blx	r3
 80028aa:	3601      	adds	r6, #1
 80028ac:	e7ee      	b.n	800288c <__libc_init_array+0xc>
 80028ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80028b2:	4798      	blx	r3
 80028b4:	3601      	adds	r6, #1
 80028b6:	e7f2      	b.n	800289e <__libc_init_array+0x1e>
 80028b8:	08003618 	.word	0x08003618
 80028bc:	08003618 	.word	0x08003618
 80028c0:	08003618 	.word	0x08003618
 80028c4:	0800361c 	.word	0x0800361c

080028c8 <__retarget_lock_init_recursive>:
 80028c8:	4770      	bx	lr

080028ca <__retarget_lock_acquire_recursive>:
 80028ca:	4770      	bx	lr

080028cc <__retarget_lock_release_recursive>:
 80028cc:	4770      	bx	lr
	...

080028d0 <__assert_func>:
 80028d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80028d2:	4614      	mov	r4, r2
 80028d4:	461a      	mov	r2, r3
 80028d6:	4b09      	ldr	r3, [pc, #36]	@ (80028fc <__assert_func+0x2c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4605      	mov	r5, r0
 80028dc:	68d8      	ldr	r0, [r3, #12]
 80028de:	b14c      	cbz	r4, 80028f4 <__assert_func+0x24>
 80028e0:	4b07      	ldr	r3, [pc, #28]	@ (8002900 <__assert_func+0x30>)
 80028e2:	9100      	str	r1, [sp, #0]
 80028e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80028e8:	4906      	ldr	r1, [pc, #24]	@ (8002904 <__assert_func+0x34>)
 80028ea:	462b      	mov	r3, r5
 80028ec:	f000 f9ba 	bl	8002c64 <fiprintf>
 80028f0:	f000 f9da 	bl	8002ca8 <abort>
 80028f4:	4b04      	ldr	r3, [pc, #16]	@ (8002908 <__assert_func+0x38>)
 80028f6:	461c      	mov	r4, r3
 80028f8:	e7f3      	b.n	80028e2 <__assert_func+0x12>
 80028fa:	bf00      	nop
 80028fc:	20000018 	.word	0x20000018
 8002900:	0800359f 	.word	0x0800359f
 8002904:	080035ac 	.word	0x080035ac
 8002908:	080035da 	.word	0x080035da

0800290c <_free_r>:
 800290c:	b538      	push	{r3, r4, r5, lr}
 800290e:	4605      	mov	r5, r0
 8002910:	2900      	cmp	r1, #0
 8002912:	d041      	beq.n	8002998 <_free_r+0x8c>
 8002914:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002918:	1f0c      	subs	r4, r1, #4
 800291a:	2b00      	cmp	r3, #0
 800291c:	bfb8      	it	lt
 800291e:	18e4      	addlt	r4, r4, r3
 8002920:	f000 f8e8 	bl	8002af4 <__malloc_lock>
 8002924:	4a1d      	ldr	r2, [pc, #116]	@ (800299c <_free_r+0x90>)
 8002926:	6813      	ldr	r3, [r2, #0]
 8002928:	b933      	cbnz	r3, 8002938 <_free_r+0x2c>
 800292a:	6063      	str	r3, [r4, #4]
 800292c:	6014      	str	r4, [r2, #0]
 800292e:	4628      	mov	r0, r5
 8002930:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002934:	f000 b8e4 	b.w	8002b00 <__malloc_unlock>
 8002938:	42a3      	cmp	r3, r4
 800293a:	d908      	bls.n	800294e <_free_r+0x42>
 800293c:	6820      	ldr	r0, [r4, #0]
 800293e:	1821      	adds	r1, r4, r0
 8002940:	428b      	cmp	r3, r1
 8002942:	bf01      	itttt	eq
 8002944:	6819      	ldreq	r1, [r3, #0]
 8002946:	685b      	ldreq	r3, [r3, #4]
 8002948:	1809      	addeq	r1, r1, r0
 800294a:	6021      	streq	r1, [r4, #0]
 800294c:	e7ed      	b.n	800292a <_free_r+0x1e>
 800294e:	461a      	mov	r2, r3
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	b10b      	cbz	r3, 8002958 <_free_r+0x4c>
 8002954:	42a3      	cmp	r3, r4
 8002956:	d9fa      	bls.n	800294e <_free_r+0x42>
 8002958:	6811      	ldr	r1, [r2, #0]
 800295a:	1850      	adds	r0, r2, r1
 800295c:	42a0      	cmp	r0, r4
 800295e:	d10b      	bne.n	8002978 <_free_r+0x6c>
 8002960:	6820      	ldr	r0, [r4, #0]
 8002962:	4401      	add	r1, r0
 8002964:	1850      	adds	r0, r2, r1
 8002966:	4283      	cmp	r3, r0
 8002968:	6011      	str	r1, [r2, #0]
 800296a:	d1e0      	bne.n	800292e <_free_r+0x22>
 800296c:	6818      	ldr	r0, [r3, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	6053      	str	r3, [r2, #4]
 8002972:	4408      	add	r0, r1
 8002974:	6010      	str	r0, [r2, #0]
 8002976:	e7da      	b.n	800292e <_free_r+0x22>
 8002978:	d902      	bls.n	8002980 <_free_r+0x74>
 800297a:	230c      	movs	r3, #12
 800297c:	602b      	str	r3, [r5, #0]
 800297e:	e7d6      	b.n	800292e <_free_r+0x22>
 8002980:	6820      	ldr	r0, [r4, #0]
 8002982:	1821      	adds	r1, r4, r0
 8002984:	428b      	cmp	r3, r1
 8002986:	bf04      	itt	eq
 8002988:	6819      	ldreq	r1, [r3, #0]
 800298a:	685b      	ldreq	r3, [r3, #4]
 800298c:	6063      	str	r3, [r4, #4]
 800298e:	bf04      	itt	eq
 8002990:	1809      	addeq	r1, r1, r0
 8002992:	6021      	streq	r1, [r4, #0]
 8002994:	6054      	str	r4, [r2, #4]
 8002996:	e7ca      	b.n	800292e <_free_r+0x22>
 8002998:	bd38      	pop	{r3, r4, r5, pc}
 800299a:	bf00      	nop
 800299c:	2000022c 	.word	0x2000022c

080029a0 <malloc>:
 80029a0:	4b02      	ldr	r3, [pc, #8]	@ (80029ac <malloc+0xc>)
 80029a2:	4601      	mov	r1, r0
 80029a4:	6818      	ldr	r0, [r3, #0]
 80029a6:	f000 b825 	b.w	80029f4 <_malloc_r>
 80029aa:	bf00      	nop
 80029ac:	20000018 	.word	0x20000018

080029b0 <sbrk_aligned>:
 80029b0:	b570      	push	{r4, r5, r6, lr}
 80029b2:	4e0f      	ldr	r6, [pc, #60]	@ (80029f0 <sbrk_aligned+0x40>)
 80029b4:	460c      	mov	r4, r1
 80029b6:	6831      	ldr	r1, [r6, #0]
 80029b8:	4605      	mov	r5, r0
 80029ba:	b911      	cbnz	r1, 80029c2 <sbrk_aligned+0x12>
 80029bc:	f000 f964 	bl	8002c88 <_sbrk_r>
 80029c0:	6030      	str	r0, [r6, #0]
 80029c2:	4621      	mov	r1, r4
 80029c4:	4628      	mov	r0, r5
 80029c6:	f000 f95f 	bl	8002c88 <_sbrk_r>
 80029ca:	1c43      	adds	r3, r0, #1
 80029cc:	d103      	bne.n	80029d6 <sbrk_aligned+0x26>
 80029ce:	f04f 34ff 	mov.w	r4, #4294967295
 80029d2:	4620      	mov	r0, r4
 80029d4:	bd70      	pop	{r4, r5, r6, pc}
 80029d6:	1cc4      	adds	r4, r0, #3
 80029d8:	f024 0403 	bic.w	r4, r4, #3
 80029dc:	42a0      	cmp	r0, r4
 80029de:	d0f8      	beq.n	80029d2 <sbrk_aligned+0x22>
 80029e0:	1a21      	subs	r1, r4, r0
 80029e2:	4628      	mov	r0, r5
 80029e4:	f000 f950 	bl	8002c88 <_sbrk_r>
 80029e8:	3001      	adds	r0, #1
 80029ea:	d1f2      	bne.n	80029d2 <sbrk_aligned+0x22>
 80029ec:	e7ef      	b.n	80029ce <sbrk_aligned+0x1e>
 80029ee:	bf00      	nop
 80029f0:	20000228 	.word	0x20000228

080029f4 <_malloc_r>:
 80029f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029f8:	1ccd      	adds	r5, r1, #3
 80029fa:	f025 0503 	bic.w	r5, r5, #3
 80029fe:	3508      	adds	r5, #8
 8002a00:	2d0c      	cmp	r5, #12
 8002a02:	bf38      	it	cc
 8002a04:	250c      	movcc	r5, #12
 8002a06:	2d00      	cmp	r5, #0
 8002a08:	4606      	mov	r6, r0
 8002a0a:	db01      	blt.n	8002a10 <_malloc_r+0x1c>
 8002a0c:	42a9      	cmp	r1, r5
 8002a0e:	d904      	bls.n	8002a1a <_malloc_r+0x26>
 8002a10:	230c      	movs	r3, #12
 8002a12:	6033      	str	r3, [r6, #0]
 8002a14:	2000      	movs	r0, #0
 8002a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002af0 <_malloc_r+0xfc>
 8002a1e:	f000 f869 	bl	8002af4 <__malloc_lock>
 8002a22:	f8d8 3000 	ldr.w	r3, [r8]
 8002a26:	461c      	mov	r4, r3
 8002a28:	bb44      	cbnz	r4, 8002a7c <_malloc_r+0x88>
 8002a2a:	4629      	mov	r1, r5
 8002a2c:	4630      	mov	r0, r6
 8002a2e:	f7ff ffbf 	bl	80029b0 <sbrk_aligned>
 8002a32:	1c43      	adds	r3, r0, #1
 8002a34:	4604      	mov	r4, r0
 8002a36:	d158      	bne.n	8002aea <_malloc_r+0xf6>
 8002a38:	f8d8 4000 	ldr.w	r4, [r8]
 8002a3c:	4627      	mov	r7, r4
 8002a3e:	2f00      	cmp	r7, #0
 8002a40:	d143      	bne.n	8002aca <_malloc_r+0xd6>
 8002a42:	2c00      	cmp	r4, #0
 8002a44:	d04b      	beq.n	8002ade <_malloc_r+0xea>
 8002a46:	6823      	ldr	r3, [r4, #0]
 8002a48:	4639      	mov	r1, r7
 8002a4a:	4630      	mov	r0, r6
 8002a4c:	eb04 0903 	add.w	r9, r4, r3
 8002a50:	f000 f91a 	bl	8002c88 <_sbrk_r>
 8002a54:	4581      	cmp	r9, r0
 8002a56:	d142      	bne.n	8002ade <_malloc_r+0xea>
 8002a58:	6821      	ldr	r1, [r4, #0]
 8002a5a:	1a6d      	subs	r5, r5, r1
 8002a5c:	4629      	mov	r1, r5
 8002a5e:	4630      	mov	r0, r6
 8002a60:	f7ff ffa6 	bl	80029b0 <sbrk_aligned>
 8002a64:	3001      	adds	r0, #1
 8002a66:	d03a      	beq.n	8002ade <_malloc_r+0xea>
 8002a68:	6823      	ldr	r3, [r4, #0]
 8002a6a:	442b      	add	r3, r5
 8002a6c:	6023      	str	r3, [r4, #0]
 8002a6e:	f8d8 3000 	ldr.w	r3, [r8]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	bb62      	cbnz	r2, 8002ad0 <_malloc_r+0xdc>
 8002a76:	f8c8 7000 	str.w	r7, [r8]
 8002a7a:	e00f      	b.n	8002a9c <_malloc_r+0xa8>
 8002a7c:	6822      	ldr	r2, [r4, #0]
 8002a7e:	1b52      	subs	r2, r2, r5
 8002a80:	d420      	bmi.n	8002ac4 <_malloc_r+0xd0>
 8002a82:	2a0b      	cmp	r2, #11
 8002a84:	d917      	bls.n	8002ab6 <_malloc_r+0xc2>
 8002a86:	1961      	adds	r1, r4, r5
 8002a88:	42a3      	cmp	r3, r4
 8002a8a:	6025      	str	r5, [r4, #0]
 8002a8c:	bf18      	it	ne
 8002a8e:	6059      	strne	r1, [r3, #4]
 8002a90:	6863      	ldr	r3, [r4, #4]
 8002a92:	bf08      	it	eq
 8002a94:	f8c8 1000 	streq.w	r1, [r8]
 8002a98:	5162      	str	r2, [r4, r5]
 8002a9a:	604b      	str	r3, [r1, #4]
 8002a9c:	4630      	mov	r0, r6
 8002a9e:	f000 f82f 	bl	8002b00 <__malloc_unlock>
 8002aa2:	f104 000b 	add.w	r0, r4, #11
 8002aa6:	1d23      	adds	r3, r4, #4
 8002aa8:	f020 0007 	bic.w	r0, r0, #7
 8002aac:	1ac2      	subs	r2, r0, r3
 8002aae:	bf1c      	itt	ne
 8002ab0:	1a1b      	subne	r3, r3, r0
 8002ab2:	50a3      	strne	r3, [r4, r2]
 8002ab4:	e7af      	b.n	8002a16 <_malloc_r+0x22>
 8002ab6:	6862      	ldr	r2, [r4, #4]
 8002ab8:	42a3      	cmp	r3, r4
 8002aba:	bf0c      	ite	eq
 8002abc:	f8c8 2000 	streq.w	r2, [r8]
 8002ac0:	605a      	strne	r2, [r3, #4]
 8002ac2:	e7eb      	b.n	8002a9c <_malloc_r+0xa8>
 8002ac4:	4623      	mov	r3, r4
 8002ac6:	6864      	ldr	r4, [r4, #4]
 8002ac8:	e7ae      	b.n	8002a28 <_malloc_r+0x34>
 8002aca:	463c      	mov	r4, r7
 8002acc:	687f      	ldr	r7, [r7, #4]
 8002ace:	e7b6      	b.n	8002a3e <_malloc_r+0x4a>
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	42a3      	cmp	r3, r4
 8002ad6:	d1fb      	bne.n	8002ad0 <_malloc_r+0xdc>
 8002ad8:	2300      	movs	r3, #0
 8002ada:	6053      	str	r3, [r2, #4]
 8002adc:	e7de      	b.n	8002a9c <_malloc_r+0xa8>
 8002ade:	230c      	movs	r3, #12
 8002ae0:	6033      	str	r3, [r6, #0]
 8002ae2:	4630      	mov	r0, r6
 8002ae4:	f000 f80c 	bl	8002b00 <__malloc_unlock>
 8002ae8:	e794      	b.n	8002a14 <_malloc_r+0x20>
 8002aea:	6005      	str	r5, [r0, #0]
 8002aec:	e7d6      	b.n	8002a9c <_malloc_r+0xa8>
 8002aee:	bf00      	nop
 8002af0:	2000022c 	.word	0x2000022c

08002af4 <__malloc_lock>:
 8002af4:	4801      	ldr	r0, [pc, #4]	@ (8002afc <__malloc_lock+0x8>)
 8002af6:	f7ff bee8 	b.w	80028ca <__retarget_lock_acquire_recursive>
 8002afa:	bf00      	nop
 8002afc:	20000224 	.word	0x20000224

08002b00 <__malloc_unlock>:
 8002b00:	4801      	ldr	r0, [pc, #4]	@ (8002b08 <__malloc_unlock+0x8>)
 8002b02:	f7ff bee3 	b.w	80028cc <__retarget_lock_release_recursive>
 8002b06:	bf00      	nop
 8002b08:	20000224 	.word	0x20000224

08002b0c <__sflush_r>:
 8002b0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b14:	0716      	lsls	r6, r2, #28
 8002b16:	4605      	mov	r5, r0
 8002b18:	460c      	mov	r4, r1
 8002b1a:	d454      	bmi.n	8002bc6 <__sflush_r+0xba>
 8002b1c:	684b      	ldr	r3, [r1, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	dc02      	bgt.n	8002b28 <__sflush_r+0x1c>
 8002b22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	dd48      	ble.n	8002bba <__sflush_r+0xae>
 8002b28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002b2a:	2e00      	cmp	r6, #0
 8002b2c:	d045      	beq.n	8002bba <__sflush_r+0xae>
 8002b2e:	2300      	movs	r3, #0
 8002b30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002b34:	682f      	ldr	r7, [r5, #0]
 8002b36:	6a21      	ldr	r1, [r4, #32]
 8002b38:	602b      	str	r3, [r5, #0]
 8002b3a:	d030      	beq.n	8002b9e <__sflush_r+0x92>
 8002b3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002b3e:	89a3      	ldrh	r3, [r4, #12]
 8002b40:	0759      	lsls	r1, r3, #29
 8002b42:	d505      	bpl.n	8002b50 <__sflush_r+0x44>
 8002b44:	6863      	ldr	r3, [r4, #4]
 8002b46:	1ad2      	subs	r2, r2, r3
 8002b48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002b4a:	b10b      	cbz	r3, 8002b50 <__sflush_r+0x44>
 8002b4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002b4e:	1ad2      	subs	r2, r2, r3
 8002b50:	2300      	movs	r3, #0
 8002b52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002b54:	6a21      	ldr	r1, [r4, #32]
 8002b56:	4628      	mov	r0, r5
 8002b58:	47b0      	blx	r6
 8002b5a:	1c43      	adds	r3, r0, #1
 8002b5c:	89a3      	ldrh	r3, [r4, #12]
 8002b5e:	d106      	bne.n	8002b6e <__sflush_r+0x62>
 8002b60:	6829      	ldr	r1, [r5, #0]
 8002b62:	291d      	cmp	r1, #29
 8002b64:	d82b      	bhi.n	8002bbe <__sflush_r+0xb2>
 8002b66:	4a2a      	ldr	r2, [pc, #168]	@ (8002c10 <__sflush_r+0x104>)
 8002b68:	40ca      	lsrs	r2, r1
 8002b6a:	07d6      	lsls	r6, r2, #31
 8002b6c:	d527      	bpl.n	8002bbe <__sflush_r+0xb2>
 8002b6e:	2200      	movs	r2, #0
 8002b70:	6062      	str	r2, [r4, #4]
 8002b72:	04d9      	lsls	r1, r3, #19
 8002b74:	6922      	ldr	r2, [r4, #16]
 8002b76:	6022      	str	r2, [r4, #0]
 8002b78:	d504      	bpl.n	8002b84 <__sflush_r+0x78>
 8002b7a:	1c42      	adds	r2, r0, #1
 8002b7c:	d101      	bne.n	8002b82 <__sflush_r+0x76>
 8002b7e:	682b      	ldr	r3, [r5, #0]
 8002b80:	b903      	cbnz	r3, 8002b84 <__sflush_r+0x78>
 8002b82:	6560      	str	r0, [r4, #84]	@ 0x54
 8002b84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002b86:	602f      	str	r7, [r5, #0]
 8002b88:	b1b9      	cbz	r1, 8002bba <__sflush_r+0xae>
 8002b8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002b8e:	4299      	cmp	r1, r3
 8002b90:	d002      	beq.n	8002b98 <__sflush_r+0x8c>
 8002b92:	4628      	mov	r0, r5
 8002b94:	f7ff feba 	bl	800290c <_free_r>
 8002b98:	2300      	movs	r3, #0
 8002b9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8002b9c:	e00d      	b.n	8002bba <__sflush_r+0xae>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	4628      	mov	r0, r5
 8002ba2:	47b0      	blx	r6
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	1c50      	adds	r0, r2, #1
 8002ba8:	d1c9      	bne.n	8002b3e <__sflush_r+0x32>
 8002baa:	682b      	ldr	r3, [r5, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d0c6      	beq.n	8002b3e <__sflush_r+0x32>
 8002bb0:	2b1d      	cmp	r3, #29
 8002bb2:	d001      	beq.n	8002bb8 <__sflush_r+0xac>
 8002bb4:	2b16      	cmp	r3, #22
 8002bb6:	d11e      	bne.n	8002bf6 <__sflush_r+0xea>
 8002bb8:	602f      	str	r7, [r5, #0]
 8002bba:	2000      	movs	r0, #0
 8002bbc:	e022      	b.n	8002c04 <__sflush_r+0xf8>
 8002bbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bc2:	b21b      	sxth	r3, r3
 8002bc4:	e01b      	b.n	8002bfe <__sflush_r+0xf2>
 8002bc6:	690f      	ldr	r7, [r1, #16]
 8002bc8:	2f00      	cmp	r7, #0
 8002bca:	d0f6      	beq.n	8002bba <__sflush_r+0xae>
 8002bcc:	0793      	lsls	r3, r2, #30
 8002bce:	680e      	ldr	r6, [r1, #0]
 8002bd0:	bf08      	it	eq
 8002bd2:	694b      	ldreq	r3, [r1, #20]
 8002bd4:	600f      	str	r7, [r1, #0]
 8002bd6:	bf18      	it	ne
 8002bd8:	2300      	movne	r3, #0
 8002bda:	eba6 0807 	sub.w	r8, r6, r7
 8002bde:	608b      	str	r3, [r1, #8]
 8002be0:	f1b8 0f00 	cmp.w	r8, #0
 8002be4:	dde9      	ble.n	8002bba <__sflush_r+0xae>
 8002be6:	6a21      	ldr	r1, [r4, #32]
 8002be8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002bea:	4643      	mov	r3, r8
 8002bec:	463a      	mov	r2, r7
 8002bee:	4628      	mov	r0, r5
 8002bf0:	47b0      	blx	r6
 8002bf2:	2800      	cmp	r0, #0
 8002bf4:	dc08      	bgt.n	8002c08 <__sflush_r+0xfc>
 8002bf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bfe:	81a3      	strh	r3, [r4, #12]
 8002c00:	f04f 30ff 	mov.w	r0, #4294967295
 8002c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c08:	4407      	add	r7, r0
 8002c0a:	eba8 0800 	sub.w	r8, r8, r0
 8002c0e:	e7e7      	b.n	8002be0 <__sflush_r+0xd4>
 8002c10:	20400001 	.word	0x20400001

08002c14 <_fflush_r>:
 8002c14:	b538      	push	{r3, r4, r5, lr}
 8002c16:	690b      	ldr	r3, [r1, #16]
 8002c18:	4605      	mov	r5, r0
 8002c1a:	460c      	mov	r4, r1
 8002c1c:	b913      	cbnz	r3, 8002c24 <_fflush_r+0x10>
 8002c1e:	2500      	movs	r5, #0
 8002c20:	4628      	mov	r0, r5
 8002c22:	bd38      	pop	{r3, r4, r5, pc}
 8002c24:	b118      	cbz	r0, 8002c2e <_fflush_r+0x1a>
 8002c26:	6a03      	ldr	r3, [r0, #32]
 8002c28:	b90b      	cbnz	r3, 8002c2e <_fflush_r+0x1a>
 8002c2a:	f7ff fd5b 	bl	80026e4 <__sinit>
 8002c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0f3      	beq.n	8002c1e <_fflush_r+0xa>
 8002c36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002c38:	07d0      	lsls	r0, r2, #31
 8002c3a:	d404      	bmi.n	8002c46 <_fflush_r+0x32>
 8002c3c:	0599      	lsls	r1, r3, #22
 8002c3e:	d402      	bmi.n	8002c46 <_fflush_r+0x32>
 8002c40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c42:	f7ff fe42 	bl	80028ca <__retarget_lock_acquire_recursive>
 8002c46:	4628      	mov	r0, r5
 8002c48:	4621      	mov	r1, r4
 8002c4a:	f7ff ff5f 	bl	8002b0c <__sflush_r>
 8002c4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002c50:	07da      	lsls	r2, r3, #31
 8002c52:	4605      	mov	r5, r0
 8002c54:	d4e4      	bmi.n	8002c20 <_fflush_r+0xc>
 8002c56:	89a3      	ldrh	r3, [r4, #12]
 8002c58:	059b      	lsls	r3, r3, #22
 8002c5a:	d4e1      	bmi.n	8002c20 <_fflush_r+0xc>
 8002c5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c5e:	f7ff fe35 	bl	80028cc <__retarget_lock_release_recursive>
 8002c62:	e7dd      	b.n	8002c20 <_fflush_r+0xc>

08002c64 <fiprintf>:
 8002c64:	b40e      	push	{r1, r2, r3}
 8002c66:	b503      	push	{r0, r1, lr}
 8002c68:	4601      	mov	r1, r0
 8002c6a:	ab03      	add	r3, sp, #12
 8002c6c:	4805      	ldr	r0, [pc, #20]	@ (8002c84 <fiprintf+0x20>)
 8002c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c72:	6800      	ldr	r0, [r0, #0]
 8002c74:	9301      	str	r3, [sp, #4]
 8002c76:	f000 f847 	bl	8002d08 <_vfiprintf_r>
 8002c7a:	b002      	add	sp, #8
 8002c7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002c80:	b003      	add	sp, #12
 8002c82:	4770      	bx	lr
 8002c84:	20000018 	.word	0x20000018

08002c88 <_sbrk_r>:
 8002c88:	b538      	push	{r3, r4, r5, lr}
 8002c8a:	4d06      	ldr	r5, [pc, #24]	@ (8002ca4 <_sbrk_r+0x1c>)
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	4604      	mov	r4, r0
 8002c90:	4608      	mov	r0, r1
 8002c92:	602b      	str	r3, [r5, #0]
 8002c94:	f7fe f850 	bl	8000d38 <_sbrk>
 8002c98:	1c43      	adds	r3, r0, #1
 8002c9a:	d102      	bne.n	8002ca2 <_sbrk_r+0x1a>
 8002c9c:	682b      	ldr	r3, [r5, #0]
 8002c9e:	b103      	cbz	r3, 8002ca2 <_sbrk_r+0x1a>
 8002ca0:	6023      	str	r3, [r4, #0]
 8002ca2:	bd38      	pop	{r3, r4, r5, pc}
 8002ca4:	20000220 	.word	0x20000220

08002ca8 <abort>:
 8002ca8:	b508      	push	{r3, lr}
 8002caa:	2006      	movs	r0, #6
 8002cac:	f000 fb8c 	bl	80033c8 <raise>
 8002cb0:	2001      	movs	r0, #1
 8002cb2:	f7fd ffc8 	bl	8000c46 <_exit>

08002cb6 <__sfputc_r>:
 8002cb6:	6893      	ldr	r3, [r2, #8]
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	b410      	push	{r4}
 8002cbe:	6093      	str	r3, [r2, #8]
 8002cc0:	da08      	bge.n	8002cd4 <__sfputc_r+0x1e>
 8002cc2:	6994      	ldr	r4, [r2, #24]
 8002cc4:	42a3      	cmp	r3, r4
 8002cc6:	db01      	blt.n	8002ccc <__sfputc_r+0x16>
 8002cc8:	290a      	cmp	r1, #10
 8002cca:	d103      	bne.n	8002cd4 <__sfputc_r+0x1e>
 8002ccc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cd0:	f000 babe 	b.w	8003250 <__swbuf_r>
 8002cd4:	6813      	ldr	r3, [r2, #0]
 8002cd6:	1c58      	adds	r0, r3, #1
 8002cd8:	6010      	str	r0, [r2, #0]
 8002cda:	7019      	strb	r1, [r3, #0]
 8002cdc:	4608      	mov	r0, r1
 8002cde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <__sfputs_r>:
 8002ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ce6:	4606      	mov	r6, r0
 8002ce8:	460f      	mov	r7, r1
 8002cea:	4614      	mov	r4, r2
 8002cec:	18d5      	adds	r5, r2, r3
 8002cee:	42ac      	cmp	r4, r5
 8002cf0:	d101      	bne.n	8002cf6 <__sfputs_r+0x12>
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	e007      	b.n	8002d06 <__sfputs_r+0x22>
 8002cf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cfa:	463a      	mov	r2, r7
 8002cfc:	4630      	mov	r0, r6
 8002cfe:	f7ff ffda 	bl	8002cb6 <__sfputc_r>
 8002d02:	1c43      	adds	r3, r0, #1
 8002d04:	d1f3      	bne.n	8002cee <__sfputs_r+0xa>
 8002d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002d08 <_vfiprintf_r>:
 8002d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d0c:	460d      	mov	r5, r1
 8002d0e:	b09d      	sub	sp, #116	@ 0x74
 8002d10:	4614      	mov	r4, r2
 8002d12:	4698      	mov	r8, r3
 8002d14:	4606      	mov	r6, r0
 8002d16:	b118      	cbz	r0, 8002d20 <_vfiprintf_r+0x18>
 8002d18:	6a03      	ldr	r3, [r0, #32]
 8002d1a:	b90b      	cbnz	r3, 8002d20 <_vfiprintf_r+0x18>
 8002d1c:	f7ff fce2 	bl	80026e4 <__sinit>
 8002d20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002d22:	07d9      	lsls	r1, r3, #31
 8002d24:	d405      	bmi.n	8002d32 <_vfiprintf_r+0x2a>
 8002d26:	89ab      	ldrh	r3, [r5, #12]
 8002d28:	059a      	lsls	r2, r3, #22
 8002d2a:	d402      	bmi.n	8002d32 <_vfiprintf_r+0x2a>
 8002d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002d2e:	f7ff fdcc 	bl	80028ca <__retarget_lock_acquire_recursive>
 8002d32:	89ab      	ldrh	r3, [r5, #12]
 8002d34:	071b      	lsls	r3, r3, #28
 8002d36:	d501      	bpl.n	8002d3c <_vfiprintf_r+0x34>
 8002d38:	692b      	ldr	r3, [r5, #16]
 8002d3a:	b99b      	cbnz	r3, 8002d64 <_vfiprintf_r+0x5c>
 8002d3c:	4629      	mov	r1, r5
 8002d3e:	4630      	mov	r0, r6
 8002d40:	f000 fac4 	bl	80032cc <__swsetup_r>
 8002d44:	b170      	cbz	r0, 8002d64 <_vfiprintf_r+0x5c>
 8002d46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002d48:	07dc      	lsls	r4, r3, #31
 8002d4a:	d504      	bpl.n	8002d56 <_vfiprintf_r+0x4e>
 8002d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d50:	b01d      	add	sp, #116	@ 0x74
 8002d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d56:	89ab      	ldrh	r3, [r5, #12]
 8002d58:	0598      	lsls	r0, r3, #22
 8002d5a:	d4f7      	bmi.n	8002d4c <_vfiprintf_r+0x44>
 8002d5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002d5e:	f7ff fdb5 	bl	80028cc <__retarget_lock_release_recursive>
 8002d62:	e7f3      	b.n	8002d4c <_vfiprintf_r+0x44>
 8002d64:	2300      	movs	r3, #0
 8002d66:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d68:	2320      	movs	r3, #32
 8002d6a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002d6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d72:	2330      	movs	r3, #48	@ 0x30
 8002d74:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002f24 <_vfiprintf_r+0x21c>
 8002d78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002d7c:	f04f 0901 	mov.w	r9, #1
 8002d80:	4623      	mov	r3, r4
 8002d82:	469a      	mov	sl, r3
 8002d84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d88:	b10a      	cbz	r2, 8002d8e <_vfiprintf_r+0x86>
 8002d8a:	2a25      	cmp	r2, #37	@ 0x25
 8002d8c:	d1f9      	bne.n	8002d82 <_vfiprintf_r+0x7a>
 8002d8e:	ebba 0b04 	subs.w	fp, sl, r4
 8002d92:	d00b      	beq.n	8002dac <_vfiprintf_r+0xa4>
 8002d94:	465b      	mov	r3, fp
 8002d96:	4622      	mov	r2, r4
 8002d98:	4629      	mov	r1, r5
 8002d9a:	4630      	mov	r0, r6
 8002d9c:	f7ff ffa2 	bl	8002ce4 <__sfputs_r>
 8002da0:	3001      	adds	r0, #1
 8002da2:	f000 80a7 	beq.w	8002ef4 <_vfiprintf_r+0x1ec>
 8002da6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002da8:	445a      	add	r2, fp
 8002daa:	9209      	str	r2, [sp, #36]	@ 0x24
 8002dac:	f89a 3000 	ldrb.w	r3, [sl]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f000 809f 	beq.w	8002ef4 <_vfiprintf_r+0x1ec>
 8002db6:	2300      	movs	r3, #0
 8002db8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002dc0:	f10a 0a01 	add.w	sl, sl, #1
 8002dc4:	9304      	str	r3, [sp, #16]
 8002dc6:	9307      	str	r3, [sp, #28]
 8002dc8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002dcc:	931a      	str	r3, [sp, #104]	@ 0x68
 8002dce:	4654      	mov	r4, sl
 8002dd0:	2205      	movs	r2, #5
 8002dd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dd6:	4853      	ldr	r0, [pc, #332]	@ (8002f24 <_vfiprintf_r+0x21c>)
 8002dd8:	f7fd fa02 	bl	80001e0 <memchr>
 8002ddc:	9a04      	ldr	r2, [sp, #16]
 8002dde:	b9d8      	cbnz	r0, 8002e18 <_vfiprintf_r+0x110>
 8002de0:	06d1      	lsls	r1, r2, #27
 8002de2:	bf44      	itt	mi
 8002de4:	2320      	movmi	r3, #32
 8002de6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002dea:	0713      	lsls	r3, r2, #28
 8002dec:	bf44      	itt	mi
 8002dee:	232b      	movmi	r3, #43	@ 0x2b
 8002df0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002df4:	f89a 3000 	ldrb.w	r3, [sl]
 8002df8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002dfa:	d015      	beq.n	8002e28 <_vfiprintf_r+0x120>
 8002dfc:	9a07      	ldr	r2, [sp, #28]
 8002dfe:	4654      	mov	r4, sl
 8002e00:	2000      	movs	r0, #0
 8002e02:	f04f 0c0a 	mov.w	ip, #10
 8002e06:	4621      	mov	r1, r4
 8002e08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e0c:	3b30      	subs	r3, #48	@ 0x30
 8002e0e:	2b09      	cmp	r3, #9
 8002e10:	d94b      	bls.n	8002eaa <_vfiprintf_r+0x1a2>
 8002e12:	b1b0      	cbz	r0, 8002e42 <_vfiprintf_r+0x13a>
 8002e14:	9207      	str	r2, [sp, #28]
 8002e16:	e014      	b.n	8002e42 <_vfiprintf_r+0x13a>
 8002e18:	eba0 0308 	sub.w	r3, r0, r8
 8002e1c:	fa09 f303 	lsl.w	r3, r9, r3
 8002e20:	4313      	orrs	r3, r2
 8002e22:	9304      	str	r3, [sp, #16]
 8002e24:	46a2      	mov	sl, r4
 8002e26:	e7d2      	b.n	8002dce <_vfiprintf_r+0xc6>
 8002e28:	9b03      	ldr	r3, [sp, #12]
 8002e2a:	1d19      	adds	r1, r3, #4
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	9103      	str	r1, [sp, #12]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	bfbb      	ittet	lt
 8002e34:	425b      	neglt	r3, r3
 8002e36:	f042 0202 	orrlt.w	r2, r2, #2
 8002e3a:	9307      	strge	r3, [sp, #28]
 8002e3c:	9307      	strlt	r3, [sp, #28]
 8002e3e:	bfb8      	it	lt
 8002e40:	9204      	strlt	r2, [sp, #16]
 8002e42:	7823      	ldrb	r3, [r4, #0]
 8002e44:	2b2e      	cmp	r3, #46	@ 0x2e
 8002e46:	d10a      	bne.n	8002e5e <_vfiprintf_r+0x156>
 8002e48:	7863      	ldrb	r3, [r4, #1]
 8002e4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e4c:	d132      	bne.n	8002eb4 <_vfiprintf_r+0x1ac>
 8002e4e:	9b03      	ldr	r3, [sp, #12]
 8002e50:	1d1a      	adds	r2, r3, #4
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	9203      	str	r2, [sp, #12]
 8002e56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002e5a:	3402      	adds	r4, #2
 8002e5c:	9305      	str	r3, [sp, #20]
 8002e5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002f34 <_vfiprintf_r+0x22c>
 8002e62:	7821      	ldrb	r1, [r4, #0]
 8002e64:	2203      	movs	r2, #3
 8002e66:	4650      	mov	r0, sl
 8002e68:	f7fd f9ba 	bl	80001e0 <memchr>
 8002e6c:	b138      	cbz	r0, 8002e7e <_vfiprintf_r+0x176>
 8002e6e:	9b04      	ldr	r3, [sp, #16]
 8002e70:	eba0 000a 	sub.w	r0, r0, sl
 8002e74:	2240      	movs	r2, #64	@ 0x40
 8002e76:	4082      	lsls	r2, r0
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	3401      	adds	r4, #1
 8002e7c:	9304      	str	r3, [sp, #16]
 8002e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e82:	4829      	ldr	r0, [pc, #164]	@ (8002f28 <_vfiprintf_r+0x220>)
 8002e84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002e88:	2206      	movs	r2, #6
 8002e8a:	f7fd f9a9 	bl	80001e0 <memchr>
 8002e8e:	2800      	cmp	r0, #0
 8002e90:	d03f      	beq.n	8002f12 <_vfiprintf_r+0x20a>
 8002e92:	4b26      	ldr	r3, [pc, #152]	@ (8002f2c <_vfiprintf_r+0x224>)
 8002e94:	bb1b      	cbnz	r3, 8002ede <_vfiprintf_r+0x1d6>
 8002e96:	9b03      	ldr	r3, [sp, #12]
 8002e98:	3307      	adds	r3, #7
 8002e9a:	f023 0307 	bic.w	r3, r3, #7
 8002e9e:	3308      	adds	r3, #8
 8002ea0:	9303      	str	r3, [sp, #12]
 8002ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ea4:	443b      	add	r3, r7
 8002ea6:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ea8:	e76a      	b.n	8002d80 <_vfiprintf_r+0x78>
 8002eaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8002eae:	460c      	mov	r4, r1
 8002eb0:	2001      	movs	r0, #1
 8002eb2:	e7a8      	b.n	8002e06 <_vfiprintf_r+0xfe>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	3401      	adds	r4, #1
 8002eb8:	9305      	str	r3, [sp, #20]
 8002eba:	4619      	mov	r1, r3
 8002ebc:	f04f 0c0a 	mov.w	ip, #10
 8002ec0:	4620      	mov	r0, r4
 8002ec2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002ec6:	3a30      	subs	r2, #48	@ 0x30
 8002ec8:	2a09      	cmp	r2, #9
 8002eca:	d903      	bls.n	8002ed4 <_vfiprintf_r+0x1cc>
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d0c6      	beq.n	8002e5e <_vfiprintf_r+0x156>
 8002ed0:	9105      	str	r1, [sp, #20]
 8002ed2:	e7c4      	b.n	8002e5e <_vfiprintf_r+0x156>
 8002ed4:	fb0c 2101 	mla	r1, ip, r1, r2
 8002ed8:	4604      	mov	r4, r0
 8002eda:	2301      	movs	r3, #1
 8002edc:	e7f0      	b.n	8002ec0 <_vfiprintf_r+0x1b8>
 8002ede:	ab03      	add	r3, sp, #12
 8002ee0:	9300      	str	r3, [sp, #0]
 8002ee2:	462a      	mov	r2, r5
 8002ee4:	4b12      	ldr	r3, [pc, #72]	@ (8002f30 <_vfiprintf_r+0x228>)
 8002ee6:	a904      	add	r1, sp, #16
 8002ee8:	4630      	mov	r0, r6
 8002eea:	f3af 8000 	nop.w
 8002eee:	4607      	mov	r7, r0
 8002ef0:	1c78      	adds	r0, r7, #1
 8002ef2:	d1d6      	bne.n	8002ea2 <_vfiprintf_r+0x19a>
 8002ef4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002ef6:	07d9      	lsls	r1, r3, #31
 8002ef8:	d405      	bmi.n	8002f06 <_vfiprintf_r+0x1fe>
 8002efa:	89ab      	ldrh	r3, [r5, #12]
 8002efc:	059a      	lsls	r2, r3, #22
 8002efe:	d402      	bmi.n	8002f06 <_vfiprintf_r+0x1fe>
 8002f00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f02:	f7ff fce3 	bl	80028cc <__retarget_lock_release_recursive>
 8002f06:	89ab      	ldrh	r3, [r5, #12]
 8002f08:	065b      	lsls	r3, r3, #25
 8002f0a:	f53f af1f 	bmi.w	8002d4c <_vfiprintf_r+0x44>
 8002f0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002f10:	e71e      	b.n	8002d50 <_vfiprintf_r+0x48>
 8002f12:	ab03      	add	r3, sp, #12
 8002f14:	9300      	str	r3, [sp, #0]
 8002f16:	462a      	mov	r2, r5
 8002f18:	4b05      	ldr	r3, [pc, #20]	@ (8002f30 <_vfiprintf_r+0x228>)
 8002f1a:	a904      	add	r1, sp, #16
 8002f1c:	4630      	mov	r0, r6
 8002f1e:	f000 f879 	bl	8003014 <_printf_i>
 8002f22:	e7e4      	b.n	8002eee <_vfiprintf_r+0x1e6>
 8002f24:	080035db 	.word	0x080035db
 8002f28:	080035e5 	.word	0x080035e5
 8002f2c:	00000000 	.word	0x00000000
 8002f30:	08002ce5 	.word	0x08002ce5
 8002f34:	080035e1 	.word	0x080035e1

08002f38 <_printf_common>:
 8002f38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f3c:	4616      	mov	r6, r2
 8002f3e:	4698      	mov	r8, r3
 8002f40:	688a      	ldr	r2, [r1, #8]
 8002f42:	690b      	ldr	r3, [r1, #16]
 8002f44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	bfb8      	it	lt
 8002f4c:	4613      	movlt	r3, r2
 8002f4e:	6033      	str	r3, [r6, #0]
 8002f50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002f54:	4607      	mov	r7, r0
 8002f56:	460c      	mov	r4, r1
 8002f58:	b10a      	cbz	r2, 8002f5e <_printf_common+0x26>
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	6033      	str	r3, [r6, #0]
 8002f5e:	6823      	ldr	r3, [r4, #0]
 8002f60:	0699      	lsls	r1, r3, #26
 8002f62:	bf42      	ittt	mi
 8002f64:	6833      	ldrmi	r3, [r6, #0]
 8002f66:	3302      	addmi	r3, #2
 8002f68:	6033      	strmi	r3, [r6, #0]
 8002f6a:	6825      	ldr	r5, [r4, #0]
 8002f6c:	f015 0506 	ands.w	r5, r5, #6
 8002f70:	d106      	bne.n	8002f80 <_printf_common+0x48>
 8002f72:	f104 0a19 	add.w	sl, r4, #25
 8002f76:	68e3      	ldr	r3, [r4, #12]
 8002f78:	6832      	ldr	r2, [r6, #0]
 8002f7a:	1a9b      	subs	r3, r3, r2
 8002f7c:	42ab      	cmp	r3, r5
 8002f7e:	dc26      	bgt.n	8002fce <_printf_common+0x96>
 8002f80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002f84:	6822      	ldr	r2, [r4, #0]
 8002f86:	3b00      	subs	r3, #0
 8002f88:	bf18      	it	ne
 8002f8a:	2301      	movne	r3, #1
 8002f8c:	0692      	lsls	r2, r2, #26
 8002f8e:	d42b      	bmi.n	8002fe8 <_printf_common+0xb0>
 8002f90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002f94:	4641      	mov	r1, r8
 8002f96:	4638      	mov	r0, r7
 8002f98:	47c8      	blx	r9
 8002f9a:	3001      	adds	r0, #1
 8002f9c:	d01e      	beq.n	8002fdc <_printf_common+0xa4>
 8002f9e:	6823      	ldr	r3, [r4, #0]
 8002fa0:	6922      	ldr	r2, [r4, #16]
 8002fa2:	f003 0306 	and.w	r3, r3, #6
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	bf02      	ittt	eq
 8002faa:	68e5      	ldreq	r5, [r4, #12]
 8002fac:	6833      	ldreq	r3, [r6, #0]
 8002fae:	1aed      	subeq	r5, r5, r3
 8002fb0:	68a3      	ldr	r3, [r4, #8]
 8002fb2:	bf0c      	ite	eq
 8002fb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002fb8:	2500      	movne	r5, #0
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	bfc4      	itt	gt
 8002fbe:	1a9b      	subgt	r3, r3, r2
 8002fc0:	18ed      	addgt	r5, r5, r3
 8002fc2:	2600      	movs	r6, #0
 8002fc4:	341a      	adds	r4, #26
 8002fc6:	42b5      	cmp	r5, r6
 8002fc8:	d11a      	bne.n	8003000 <_printf_common+0xc8>
 8002fca:	2000      	movs	r0, #0
 8002fcc:	e008      	b.n	8002fe0 <_printf_common+0xa8>
 8002fce:	2301      	movs	r3, #1
 8002fd0:	4652      	mov	r2, sl
 8002fd2:	4641      	mov	r1, r8
 8002fd4:	4638      	mov	r0, r7
 8002fd6:	47c8      	blx	r9
 8002fd8:	3001      	adds	r0, #1
 8002fda:	d103      	bne.n	8002fe4 <_printf_common+0xac>
 8002fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fe4:	3501      	adds	r5, #1
 8002fe6:	e7c6      	b.n	8002f76 <_printf_common+0x3e>
 8002fe8:	18e1      	adds	r1, r4, r3
 8002fea:	1c5a      	adds	r2, r3, #1
 8002fec:	2030      	movs	r0, #48	@ 0x30
 8002fee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002ff2:	4422      	add	r2, r4
 8002ff4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002ff8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002ffc:	3302      	adds	r3, #2
 8002ffe:	e7c7      	b.n	8002f90 <_printf_common+0x58>
 8003000:	2301      	movs	r3, #1
 8003002:	4622      	mov	r2, r4
 8003004:	4641      	mov	r1, r8
 8003006:	4638      	mov	r0, r7
 8003008:	47c8      	blx	r9
 800300a:	3001      	adds	r0, #1
 800300c:	d0e6      	beq.n	8002fdc <_printf_common+0xa4>
 800300e:	3601      	adds	r6, #1
 8003010:	e7d9      	b.n	8002fc6 <_printf_common+0x8e>
	...

08003014 <_printf_i>:
 8003014:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003018:	7e0f      	ldrb	r7, [r1, #24]
 800301a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800301c:	2f78      	cmp	r7, #120	@ 0x78
 800301e:	4691      	mov	r9, r2
 8003020:	4680      	mov	r8, r0
 8003022:	460c      	mov	r4, r1
 8003024:	469a      	mov	sl, r3
 8003026:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800302a:	d807      	bhi.n	800303c <_printf_i+0x28>
 800302c:	2f62      	cmp	r7, #98	@ 0x62
 800302e:	d80a      	bhi.n	8003046 <_printf_i+0x32>
 8003030:	2f00      	cmp	r7, #0
 8003032:	f000 80d1 	beq.w	80031d8 <_printf_i+0x1c4>
 8003036:	2f58      	cmp	r7, #88	@ 0x58
 8003038:	f000 80b8 	beq.w	80031ac <_printf_i+0x198>
 800303c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003040:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003044:	e03a      	b.n	80030bc <_printf_i+0xa8>
 8003046:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800304a:	2b15      	cmp	r3, #21
 800304c:	d8f6      	bhi.n	800303c <_printf_i+0x28>
 800304e:	a101      	add	r1, pc, #4	@ (adr r1, 8003054 <_printf_i+0x40>)
 8003050:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003054:	080030ad 	.word	0x080030ad
 8003058:	080030c1 	.word	0x080030c1
 800305c:	0800303d 	.word	0x0800303d
 8003060:	0800303d 	.word	0x0800303d
 8003064:	0800303d 	.word	0x0800303d
 8003068:	0800303d 	.word	0x0800303d
 800306c:	080030c1 	.word	0x080030c1
 8003070:	0800303d 	.word	0x0800303d
 8003074:	0800303d 	.word	0x0800303d
 8003078:	0800303d 	.word	0x0800303d
 800307c:	0800303d 	.word	0x0800303d
 8003080:	080031bf 	.word	0x080031bf
 8003084:	080030eb 	.word	0x080030eb
 8003088:	08003179 	.word	0x08003179
 800308c:	0800303d 	.word	0x0800303d
 8003090:	0800303d 	.word	0x0800303d
 8003094:	080031e1 	.word	0x080031e1
 8003098:	0800303d 	.word	0x0800303d
 800309c:	080030eb 	.word	0x080030eb
 80030a0:	0800303d 	.word	0x0800303d
 80030a4:	0800303d 	.word	0x0800303d
 80030a8:	08003181 	.word	0x08003181
 80030ac:	6833      	ldr	r3, [r6, #0]
 80030ae:	1d1a      	adds	r2, r3, #4
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6032      	str	r2, [r6, #0]
 80030b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80030b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80030bc:	2301      	movs	r3, #1
 80030be:	e09c      	b.n	80031fa <_printf_i+0x1e6>
 80030c0:	6833      	ldr	r3, [r6, #0]
 80030c2:	6820      	ldr	r0, [r4, #0]
 80030c4:	1d19      	adds	r1, r3, #4
 80030c6:	6031      	str	r1, [r6, #0]
 80030c8:	0606      	lsls	r6, r0, #24
 80030ca:	d501      	bpl.n	80030d0 <_printf_i+0xbc>
 80030cc:	681d      	ldr	r5, [r3, #0]
 80030ce:	e003      	b.n	80030d8 <_printf_i+0xc4>
 80030d0:	0645      	lsls	r5, r0, #25
 80030d2:	d5fb      	bpl.n	80030cc <_printf_i+0xb8>
 80030d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80030d8:	2d00      	cmp	r5, #0
 80030da:	da03      	bge.n	80030e4 <_printf_i+0xd0>
 80030dc:	232d      	movs	r3, #45	@ 0x2d
 80030de:	426d      	negs	r5, r5
 80030e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80030e4:	4858      	ldr	r0, [pc, #352]	@ (8003248 <_printf_i+0x234>)
 80030e6:	230a      	movs	r3, #10
 80030e8:	e011      	b.n	800310e <_printf_i+0xfa>
 80030ea:	6821      	ldr	r1, [r4, #0]
 80030ec:	6833      	ldr	r3, [r6, #0]
 80030ee:	0608      	lsls	r0, r1, #24
 80030f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80030f4:	d402      	bmi.n	80030fc <_printf_i+0xe8>
 80030f6:	0649      	lsls	r1, r1, #25
 80030f8:	bf48      	it	mi
 80030fa:	b2ad      	uxthmi	r5, r5
 80030fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80030fe:	4852      	ldr	r0, [pc, #328]	@ (8003248 <_printf_i+0x234>)
 8003100:	6033      	str	r3, [r6, #0]
 8003102:	bf14      	ite	ne
 8003104:	230a      	movne	r3, #10
 8003106:	2308      	moveq	r3, #8
 8003108:	2100      	movs	r1, #0
 800310a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800310e:	6866      	ldr	r6, [r4, #4]
 8003110:	60a6      	str	r6, [r4, #8]
 8003112:	2e00      	cmp	r6, #0
 8003114:	db05      	blt.n	8003122 <_printf_i+0x10e>
 8003116:	6821      	ldr	r1, [r4, #0]
 8003118:	432e      	orrs	r6, r5
 800311a:	f021 0104 	bic.w	r1, r1, #4
 800311e:	6021      	str	r1, [r4, #0]
 8003120:	d04b      	beq.n	80031ba <_printf_i+0x1a6>
 8003122:	4616      	mov	r6, r2
 8003124:	fbb5 f1f3 	udiv	r1, r5, r3
 8003128:	fb03 5711 	mls	r7, r3, r1, r5
 800312c:	5dc7      	ldrb	r7, [r0, r7]
 800312e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003132:	462f      	mov	r7, r5
 8003134:	42bb      	cmp	r3, r7
 8003136:	460d      	mov	r5, r1
 8003138:	d9f4      	bls.n	8003124 <_printf_i+0x110>
 800313a:	2b08      	cmp	r3, #8
 800313c:	d10b      	bne.n	8003156 <_printf_i+0x142>
 800313e:	6823      	ldr	r3, [r4, #0]
 8003140:	07df      	lsls	r7, r3, #31
 8003142:	d508      	bpl.n	8003156 <_printf_i+0x142>
 8003144:	6923      	ldr	r3, [r4, #16]
 8003146:	6861      	ldr	r1, [r4, #4]
 8003148:	4299      	cmp	r1, r3
 800314a:	bfde      	ittt	le
 800314c:	2330      	movle	r3, #48	@ 0x30
 800314e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003152:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003156:	1b92      	subs	r2, r2, r6
 8003158:	6122      	str	r2, [r4, #16]
 800315a:	f8cd a000 	str.w	sl, [sp]
 800315e:	464b      	mov	r3, r9
 8003160:	aa03      	add	r2, sp, #12
 8003162:	4621      	mov	r1, r4
 8003164:	4640      	mov	r0, r8
 8003166:	f7ff fee7 	bl	8002f38 <_printf_common>
 800316a:	3001      	adds	r0, #1
 800316c:	d14a      	bne.n	8003204 <_printf_i+0x1f0>
 800316e:	f04f 30ff 	mov.w	r0, #4294967295
 8003172:	b004      	add	sp, #16
 8003174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003178:	6823      	ldr	r3, [r4, #0]
 800317a:	f043 0320 	orr.w	r3, r3, #32
 800317e:	6023      	str	r3, [r4, #0]
 8003180:	4832      	ldr	r0, [pc, #200]	@ (800324c <_printf_i+0x238>)
 8003182:	2778      	movs	r7, #120	@ 0x78
 8003184:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003188:	6823      	ldr	r3, [r4, #0]
 800318a:	6831      	ldr	r1, [r6, #0]
 800318c:	061f      	lsls	r7, r3, #24
 800318e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003192:	d402      	bmi.n	800319a <_printf_i+0x186>
 8003194:	065f      	lsls	r7, r3, #25
 8003196:	bf48      	it	mi
 8003198:	b2ad      	uxthmi	r5, r5
 800319a:	6031      	str	r1, [r6, #0]
 800319c:	07d9      	lsls	r1, r3, #31
 800319e:	bf44      	itt	mi
 80031a0:	f043 0320 	orrmi.w	r3, r3, #32
 80031a4:	6023      	strmi	r3, [r4, #0]
 80031a6:	b11d      	cbz	r5, 80031b0 <_printf_i+0x19c>
 80031a8:	2310      	movs	r3, #16
 80031aa:	e7ad      	b.n	8003108 <_printf_i+0xf4>
 80031ac:	4826      	ldr	r0, [pc, #152]	@ (8003248 <_printf_i+0x234>)
 80031ae:	e7e9      	b.n	8003184 <_printf_i+0x170>
 80031b0:	6823      	ldr	r3, [r4, #0]
 80031b2:	f023 0320 	bic.w	r3, r3, #32
 80031b6:	6023      	str	r3, [r4, #0]
 80031b8:	e7f6      	b.n	80031a8 <_printf_i+0x194>
 80031ba:	4616      	mov	r6, r2
 80031bc:	e7bd      	b.n	800313a <_printf_i+0x126>
 80031be:	6833      	ldr	r3, [r6, #0]
 80031c0:	6825      	ldr	r5, [r4, #0]
 80031c2:	6961      	ldr	r1, [r4, #20]
 80031c4:	1d18      	adds	r0, r3, #4
 80031c6:	6030      	str	r0, [r6, #0]
 80031c8:	062e      	lsls	r6, r5, #24
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	d501      	bpl.n	80031d2 <_printf_i+0x1be>
 80031ce:	6019      	str	r1, [r3, #0]
 80031d0:	e002      	b.n	80031d8 <_printf_i+0x1c4>
 80031d2:	0668      	lsls	r0, r5, #25
 80031d4:	d5fb      	bpl.n	80031ce <_printf_i+0x1ba>
 80031d6:	8019      	strh	r1, [r3, #0]
 80031d8:	2300      	movs	r3, #0
 80031da:	6123      	str	r3, [r4, #16]
 80031dc:	4616      	mov	r6, r2
 80031de:	e7bc      	b.n	800315a <_printf_i+0x146>
 80031e0:	6833      	ldr	r3, [r6, #0]
 80031e2:	1d1a      	adds	r2, r3, #4
 80031e4:	6032      	str	r2, [r6, #0]
 80031e6:	681e      	ldr	r6, [r3, #0]
 80031e8:	6862      	ldr	r2, [r4, #4]
 80031ea:	2100      	movs	r1, #0
 80031ec:	4630      	mov	r0, r6
 80031ee:	f7fc fff7 	bl	80001e0 <memchr>
 80031f2:	b108      	cbz	r0, 80031f8 <_printf_i+0x1e4>
 80031f4:	1b80      	subs	r0, r0, r6
 80031f6:	6060      	str	r0, [r4, #4]
 80031f8:	6863      	ldr	r3, [r4, #4]
 80031fa:	6123      	str	r3, [r4, #16]
 80031fc:	2300      	movs	r3, #0
 80031fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003202:	e7aa      	b.n	800315a <_printf_i+0x146>
 8003204:	6923      	ldr	r3, [r4, #16]
 8003206:	4632      	mov	r2, r6
 8003208:	4649      	mov	r1, r9
 800320a:	4640      	mov	r0, r8
 800320c:	47d0      	blx	sl
 800320e:	3001      	adds	r0, #1
 8003210:	d0ad      	beq.n	800316e <_printf_i+0x15a>
 8003212:	6823      	ldr	r3, [r4, #0]
 8003214:	079b      	lsls	r3, r3, #30
 8003216:	d413      	bmi.n	8003240 <_printf_i+0x22c>
 8003218:	68e0      	ldr	r0, [r4, #12]
 800321a:	9b03      	ldr	r3, [sp, #12]
 800321c:	4298      	cmp	r0, r3
 800321e:	bfb8      	it	lt
 8003220:	4618      	movlt	r0, r3
 8003222:	e7a6      	b.n	8003172 <_printf_i+0x15e>
 8003224:	2301      	movs	r3, #1
 8003226:	4632      	mov	r2, r6
 8003228:	4649      	mov	r1, r9
 800322a:	4640      	mov	r0, r8
 800322c:	47d0      	blx	sl
 800322e:	3001      	adds	r0, #1
 8003230:	d09d      	beq.n	800316e <_printf_i+0x15a>
 8003232:	3501      	adds	r5, #1
 8003234:	68e3      	ldr	r3, [r4, #12]
 8003236:	9903      	ldr	r1, [sp, #12]
 8003238:	1a5b      	subs	r3, r3, r1
 800323a:	42ab      	cmp	r3, r5
 800323c:	dcf2      	bgt.n	8003224 <_printf_i+0x210>
 800323e:	e7eb      	b.n	8003218 <_printf_i+0x204>
 8003240:	2500      	movs	r5, #0
 8003242:	f104 0619 	add.w	r6, r4, #25
 8003246:	e7f5      	b.n	8003234 <_printf_i+0x220>
 8003248:	080035ec 	.word	0x080035ec
 800324c:	080035fd 	.word	0x080035fd

08003250 <__swbuf_r>:
 8003250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003252:	460e      	mov	r6, r1
 8003254:	4614      	mov	r4, r2
 8003256:	4605      	mov	r5, r0
 8003258:	b118      	cbz	r0, 8003262 <__swbuf_r+0x12>
 800325a:	6a03      	ldr	r3, [r0, #32]
 800325c:	b90b      	cbnz	r3, 8003262 <__swbuf_r+0x12>
 800325e:	f7ff fa41 	bl	80026e4 <__sinit>
 8003262:	69a3      	ldr	r3, [r4, #24]
 8003264:	60a3      	str	r3, [r4, #8]
 8003266:	89a3      	ldrh	r3, [r4, #12]
 8003268:	071a      	lsls	r2, r3, #28
 800326a:	d501      	bpl.n	8003270 <__swbuf_r+0x20>
 800326c:	6923      	ldr	r3, [r4, #16]
 800326e:	b943      	cbnz	r3, 8003282 <__swbuf_r+0x32>
 8003270:	4621      	mov	r1, r4
 8003272:	4628      	mov	r0, r5
 8003274:	f000 f82a 	bl	80032cc <__swsetup_r>
 8003278:	b118      	cbz	r0, 8003282 <__swbuf_r+0x32>
 800327a:	f04f 37ff 	mov.w	r7, #4294967295
 800327e:	4638      	mov	r0, r7
 8003280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003282:	6823      	ldr	r3, [r4, #0]
 8003284:	6922      	ldr	r2, [r4, #16]
 8003286:	1a98      	subs	r0, r3, r2
 8003288:	6963      	ldr	r3, [r4, #20]
 800328a:	b2f6      	uxtb	r6, r6
 800328c:	4283      	cmp	r3, r0
 800328e:	4637      	mov	r7, r6
 8003290:	dc05      	bgt.n	800329e <__swbuf_r+0x4e>
 8003292:	4621      	mov	r1, r4
 8003294:	4628      	mov	r0, r5
 8003296:	f7ff fcbd 	bl	8002c14 <_fflush_r>
 800329a:	2800      	cmp	r0, #0
 800329c:	d1ed      	bne.n	800327a <__swbuf_r+0x2a>
 800329e:	68a3      	ldr	r3, [r4, #8]
 80032a0:	3b01      	subs	r3, #1
 80032a2:	60a3      	str	r3, [r4, #8]
 80032a4:	6823      	ldr	r3, [r4, #0]
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	6022      	str	r2, [r4, #0]
 80032aa:	701e      	strb	r6, [r3, #0]
 80032ac:	6962      	ldr	r2, [r4, #20]
 80032ae:	1c43      	adds	r3, r0, #1
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d004      	beq.n	80032be <__swbuf_r+0x6e>
 80032b4:	89a3      	ldrh	r3, [r4, #12]
 80032b6:	07db      	lsls	r3, r3, #31
 80032b8:	d5e1      	bpl.n	800327e <__swbuf_r+0x2e>
 80032ba:	2e0a      	cmp	r6, #10
 80032bc:	d1df      	bne.n	800327e <__swbuf_r+0x2e>
 80032be:	4621      	mov	r1, r4
 80032c0:	4628      	mov	r0, r5
 80032c2:	f7ff fca7 	bl	8002c14 <_fflush_r>
 80032c6:	2800      	cmp	r0, #0
 80032c8:	d0d9      	beq.n	800327e <__swbuf_r+0x2e>
 80032ca:	e7d6      	b.n	800327a <__swbuf_r+0x2a>

080032cc <__swsetup_r>:
 80032cc:	b538      	push	{r3, r4, r5, lr}
 80032ce:	4b29      	ldr	r3, [pc, #164]	@ (8003374 <__swsetup_r+0xa8>)
 80032d0:	4605      	mov	r5, r0
 80032d2:	6818      	ldr	r0, [r3, #0]
 80032d4:	460c      	mov	r4, r1
 80032d6:	b118      	cbz	r0, 80032e0 <__swsetup_r+0x14>
 80032d8:	6a03      	ldr	r3, [r0, #32]
 80032da:	b90b      	cbnz	r3, 80032e0 <__swsetup_r+0x14>
 80032dc:	f7ff fa02 	bl	80026e4 <__sinit>
 80032e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032e4:	0719      	lsls	r1, r3, #28
 80032e6:	d422      	bmi.n	800332e <__swsetup_r+0x62>
 80032e8:	06da      	lsls	r2, r3, #27
 80032ea:	d407      	bmi.n	80032fc <__swsetup_r+0x30>
 80032ec:	2209      	movs	r2, #9
 80032ee:	602a      	str	r2, [r5, #0]
 80032f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032f4:	81a3      	strh	r3, [r4, #12]
 80032f6:	f04f 30ff 	mov.w	r0, #4294967295
 80032fa:	e033      	b.n	8003364 <__swsetup_r+0x98>
 80032fc:	0758      	lsls	r0, r3, #29
 80032fe:	d512      	bpl.n	8003326 <__swsetup_r+0x5a>
 8003300:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003302:	b141      	cbz	r1, 8003316 <__swsetup_r+0x4a>
 8003304:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003308:	4299      	cmp	r1, r3
 800330a:	d002      	beq.n	8003312 <__swsetup_r+0x46>
 800330c:	4628      	mov	r0, r5
 800330e:	f7ff fafd 	bl	800290c <_free_r>
 8003312:	2300      	movs	r3, #0
 8003314:	6363      	str	r3, [r4, #52]	@ 0x34
 8003316:	89a3      	ldrh	r3, [r4, #12]
 8003318:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800331c:	81a3      	strh	r3, [r4, #12]
 800331e:	2300      	movs	r3, #0
 8003320:	6063      	str	r3, [r4, #4]
 8003322:	6923      	ldr	r3, [r4, #16]
 8003324:	6023      	str	r3, [r4, #0]
 8003326:	89a3      	ldrh	r3, [r4, #12]
 8003328:	f043 0308 	orr.w	r3, r3, #8
 800332c:	81a3      	strh	r3, [r4, #12]
 800332e:	6923      	ldr	r3, [r4, #16]
 8003330:	b94b      	cbnz	r3, 8003346 <__swsetup_r+0x7a>
 8003332:	89a3      	ldrh	r3, [r4, #12]
 8003334:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003338:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800333c:	d003      	beq.n	8003346 <__swsetup_r+0x7a>
 800333e:	4621      	mov	r1, r4
 8003340:	4628      	mov	r0, r5
 8003342:	f000 f883 	bl	800344c <__smakebuf_r>
 8003346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800334a:	f013 0201 	ands.w	r2, r3, #1
 800334e:	d00a      	beq.n	8003366 <__swsetup_r+0x9a>
 8003350:	2200      	movs	r2, #0
 8003352:	60a2      	str	r2, [r4, #8]
 8003354:	6962      	ldr	r2, [r4, #20]
 8003356:	4252      	negs	r2, r2
 8003358:	61a2      	str	r2, [r4, #24]
 800335a:	6922      	ldr	r2, [r4, #16]
 800335c:	b942      	cbnz	r2, 8003370 <__swsetup_r+0xa4>
 800335e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003362:	d1c5      	bne.n	80032f0 <__swsetup_r+0x24>
 8003364:	bd38      	pop	{r3, r4, r5, pc}
 8003366:	0799      	lsls	r1, r3, #30
 8003368:	bf58      	it	pl
 800336a:	6962      	ldrpl	r2, [r4, #20]
 800336c:	60a2      	str	r2, [r4, #8]
 800336e:	e7f4      	b.n	800335a <__swsetup_r+0x8e>
 8003370:	2000      	movs	r0, #0
 8003372:	e7f7      	b.n	8003364 <__swsetup_r+0x98>
 8003374:	20000018 	.word	0x20000018

08003378 <_raise_r>:
 8003378:	291f      	cmp	r1, #31
 800337a:	b538      	push	{r3, r4, r5, lr}
 800337c:	4605      	mov	r5, r0
 800337e:	460c      	mov	r4, r1
 8003380:	d904      	bls.n	800338c <_raise_r+0x14>
 8003382:	2316      	movs	r3, #22
 8003384:	6003      	str	r3, [r0, #0]
 8003386:	f04f 30ff 	mov.w	r0, #4294967295
 800338a:	bd38      	pop	{r3, r4, r5, pc}
 800338c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800338e:	b112      	cbz	r2, 8003396 <_raise_r+0x1e>
 8003390:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003394:	b94b      	cbnz	r3, 80033aa <_raise_r+0x32>
 8003396:	4628      	mov	r0, r5
 8003398:	f000 f830 	bl	80033fc <_getpid_r>
 800339c:	4622      	mov	r2, r4
 800339e:	4601      	mov	r1, r0
 80033a0:	4628      	mov	r0, r5
 80033a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033a6:	f000 b817 	b.w	80033d8 <_kill_r>
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d00a      	beq.n	80033c4 <_raise_r+0x4c>
 80033ae:	1c59      	adds	r1, r3, #1
 80033b0:	d103      	bne.n	80033ba <_raise_r+0x42>
 80033b2:	2316      	movs	r3, #22
 80033b4:	6003      	str	r3, [r0, #0]
 80033b6:	2001      	movs	r0, #1
 80033b8:	e7e7      	b.n	800338a <_raise_r+0x12>
 80033ba:	2100      	movs	r1, #0
 80033bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80033c0:	4620      	mov	r0, r4
 80033c2:	4798      	blx	r3
 80033c4:	2000      	movs	r0, #0
 80033c6:	e7e0      	b.n	800338a <_raise_r+0x12>

080033c8 <raise>:
 80033c8:	4b02      	ldr	r3, [pc, #8]	@ (80033d4 <raise+0xc>)
 80033ca:	4601      	mov	r1, r0
 80033cc:	6818      	ldr	r0, [r3, #0]
 80033ce:	f7ff bfd3 	b.w	8003378 <_raise_r>
 80033d2:	bf00      	nop
 80033d4:	20000018 	.word	0x20000018

080033d8 <_kill_r>:
 80033d8:	b538      	push	{r3, r4, r5, lr}
 80033da:	4d07      	ldr	r5, [pc, #28]	@ (80033f8 <_kill_r+0x20>)
 80033dc:	2300      	movs	r3, #0
 80033de:	4604      	mov	r4, r0
 80033e0:	4608      	mov	r0, r1
 80033e2:	4611      	mov	r1, r2
 80033e4:	602b      	str	r3, [r5, #0]
 80033e6:	f7fd fc1e 	bl	8000c26 <_kill>
 80033ea:	1c43      	adds	r3, r0, #1
 80033ec:	d102      	bne.n	80033f4 <_kill_r+0x1c>
 80033ee:	682b      	ldr	r3, [r5, #0]
 80033f0:	b103      	cbz	r3, 80033f4 <_kill_r+0x1c>
 80033f2:	6023      	str	r3, [r4, #0]
 80033f4:	bd38      	pop	{r3, r4, r5, pc}
 80033f6:	bf00      	nop
 80033f8:	20000220 	.word	0x20000220

080033fc <_getpid_r>:
 80033fc:	f7fd bc0b 	b.w	8000c16 <_getpid>

08003400 <__swhatbuf_r>:
 8003400:	b570      	push	{r4, r5, r6, lr}
 8003402:	460c      	mov	r4, r1
 8003404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003408:	2900      	cmp	r1, #0
 800340a:	b096      	sub	sp, #88	@ 0x58
 800340c:	4615      	mov	r5, r2
 800340e:	461e      	mov	r6, r3
 8003410:	da0d      	bge.n	800342e <__swhatbuf_r+0x2e>
 8003412:	89a3      	ldrh	r3, [r4, #12]
 8003414:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003418:	f04f 0100 	mov.w	r1, #0
 800341c:	bf14      	ite	ne
 800341e:	2340      	movne	r3, #64	@ 0x40
 8003420:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003424:	2000      	movs	r0, #0
 8003426:	6031      	str	r1, [r6, #0]
 8003428:	602b      	str	r3, [r5, #0]
 800342a:	b016      	add	sp, #88	@ 0x58
 800342c:	bd70      	pop	{r4, r5, r6, pc}
 800342e:	466a      	mov	r2, sp
 8003430:	f000 f848 	bl	80034c4 <_fstat_r>
 8003434:	2800      	cmp	r0, #0
 8003436:	dbec      	blt.n	8003412 <__swhatbuf_r+0x12>
 8003438:	9901      	ldr	r1, [sp, #4]
 800343a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800343e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003442:	4259      	negs	r1, r3
 8003444:	4159      	adcs	r1, r3
 8003446:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800344a:	e7eb      	b.n	8003424 <__swhatbuf_r+0x24>

0800344c <__smakebuf_r>:
 800344c:	898b      	ldrh	r3, [r1, #12]
 800344e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003450:	079d      	lsls	r5, r3, #30
 8003452:	4606      	mov	r6, r0
 8003454:	460c      	mov	r4, r1
 8003456:	d507      	bpl.n	8003468 <__smakebuf_r+0x1c>
 8003458:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800345c:	6023      	str	r3, [r4, #0]
 800345e:	6123      	str	r3, [r4, #16]
 8003460:	2301      	movs	r3, #1
 8003462:	6163      	str	r3, [r4, #20]
 8003464:	b003      	add	sp, #12
 8003466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003468:	ab01      	add	r3, sp, #4
 800346a:	466a      	mov	r2, sp
 800346c:	f7ff ffc8 	bl	8003400 <__swhatbuf_r>
 8003470:	9f00      	ldr	r7, [sp, #0]
 8003472:	4605      	mov	r5, r0
 8003474:	4639      	mov	r1, r7
 8003476:	4630      	mov	r0, r6
 8003478:	f7ff fabc 	bl	80029f4 <_malloc_r>
 800347c:	b948      	cbnz	r0, 8003492 <__smakebuf_r+0x46>
 800347e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003482:	059a      	lsls	r2, r3, #22
 8003484:	d4ee      	bmi.n	8003464 <__smakebuf_r+0x18>
 8003486:	f023 0303 	bic.w	r3, r3, #3
 800348a:	f043 0302 	orr.w	r3, r3, #2
 800348e:	81a3      	strh	r3, [r4, #12]
 8003490:	e7e2      	b.n	8003458 <__smakebuf_r+0xc>
 8003492:	89a3      	ldrh	r3, [r4, #12]
 8003494:	6020      	str	r0, [r4, #0]
 8003496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800349a:	81a3      	strh	r3, [r4, #12]
 800349c:	9b01      	ldr	r3, [sp, #4]
 800349e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80034a2:	b15b      	cbz	r3, 80034bc <__smakebuf_r+0x70>
 80034a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80034a8:	4630      	mov	r0, r6
 80034aa:	f000 f81d 	bl	80034e8 <_isatty_r>
 80034ae:	b128      	cbz	r0, 80034bc <__smakebuf_r+0x70>
 80034b0:	89a3      	ldrh	r3, [r4, #12]
 80034b2:	f023 0303 	bic.w	r3, r3, #3
 80034b6:	f043 0301 	orr.w	r3, r3, #1
 80034ba:	81a3      	strh	r3, [r4, #12]
 80034bc:	89a3      	ldrh	r3, [r4, #12]
 80034be:	431d      	orrs	r5, r3
 80034c0:	81a5      	strh	r5, [r4, #12]
 80034c2:	e7cf      	b.n	8003464 <__smakebuf_r+0x18>

080034c4 <_fstat_r>:
 80034c4:	b538      	push	{r3, r4, r5, lr}
 80034c6:	4d07      	ldr	r5, [pc, #28]	@ (80034e4 <_fstat_r+0x20>)
 80034c8:	2300      	movs	r3, #0
 80034ca:	4604      	mov	r4, r0
 80034cc:	4608      	mov	r0, r1
 80034ce:	4611      	mov	r1, r2
 80034d0:	602b      	str	r3, [r5, #0]
 80034d2:	f7fd fc08 	bl	8000ce6 <_fstat>
 80034d6:	1c43      	adds	r3, r0, #1
 80034d8:	d102      	bne.n	80034e0 <_fstat_r+0x1c>
 80034da:	682b      	ldr	r3, [r5, #0]
 80034dc:	b103      	cbz	r3, 80034e0 <_fstat_r+0x1c>
 80034de:	6023      	str	r3, [r4, #0]
 80034e0:	bd38      	pop	{r3, r4, r5, pc}
 80034e2:	bf00      	nop
 80034e4:	20000220 	.word	0x20000220

080034e8 <_isatty_r>:
 80034e8:	b538      	push	{r3, r4, r5, lr}
 80034ea:	4d06      	ldr	r5, [pc, #24]	@ (8003504 <_isatty_r+0x1c>)
 80034ec:	2300      	movs	r3, #0
 80034ee:	4604      	mov	r4, r0
 80034f0:	4608      	mov	r0, r1
 80034f2:	602b      	str	r3, [r5, #0]
 80034f4:	f7fd fc07 	bl	8000d06 <_isatty>
 80034f8:	1c43      	adds	r3, r0, #1
 80034fa:	d102      	bne.n	8003502 <_isatty_r+0x1a>
 80034fc:	682b      	ldr	r3, [r5, #0]
 80034fe:	b103      	cbz	r3, 8003502 <_isatty_r+0x1a>
 8003500:	6023      	str	r3, [r4, #0]
 8003502:	bd38      	pop	{r3, r4, r5, pc}
 8003504:	20000220 	.word	0x20000220

08003508 <_init>:
 8003508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800350a:	bf00      	nop
 800350c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800350e:	bc08      	pop	{r3}
 8003510:	469e      	mov	lr, r3
 8003512:	4770      	bx	lr

08003514 <_fini>:
 8003514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003516:	bf00      	nop
 8003518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800351a:	bc08      	pop	{r3}
 800351c:	469e      	mov	lr, r3
 800351e:	4770      	bx	lr
