{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599774945516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599774945531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 10 16:55:45 2020 " "Processing started: Thu Sep 10 16:55:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599774945531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774945531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoDigitales_G3 -c ProyectoDigitales_G3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoDigitales_G3 -c ProyectoDigitales_G3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774945531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599774946360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599774946361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum-sol " "Found design unit 1: sum-sol" {  } { { "SUM.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/SUM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957683 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "SUM.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/SUM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2a1-sol " "Found design unit 1: mux_2a1-sol" {  } { { "MUX_2a1.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/MUX_2a1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957686 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2a1 " "Found entity 1: MUX_2a1" {  } { { "MUX_2a1.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/MUX_2a1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-solucion " "Found design unit 1: comparador-solucion" {  } { { "comparador.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/comparador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957689 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4a1-sol " "Found design unit 1: mux_4a1-sol" {  } { { "MUX_4a1.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/MUX_4a1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957692 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4a1 " "Found entity 1: MUX_4a1" {  } { { "MUX_4a1.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/MUX_4a1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gray_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_converter-sol " "Found design unit 1: gray_converter-sol" {  } { { "gray_converter.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/gray_converter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957694 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_converter " "Found entity 1: gray_converter" {  } { { "gray_converter.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/gray_converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f3-sol " "Found design unit 1: f3-sol" {  } { { "F3.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/F3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957697 ""} { "Info" "ISGN_ENTITY_NAME" "1 f3 " "Found entity 1: f3" {  } { { "F3.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/F3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuito.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Circuito " "Found entity 1: Circuito" {  } { { "Circuito.bdf" "" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4a1_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4a1_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4a1_7bits-sol " "Found design unit 1: MUX_4a1_7bits-sol" {  } { { "MUX_4a1_7bits.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/MUX_4a1_7bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957703 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4a1_7bits " "Found entity 1: MUX_4a1_7bits" {  } { { "MUX_4a1_7bits.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/MUX_4a1_7bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file separador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separador-sol " "Found design unit 1: separador-sol" {  } { { "separador.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/separador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957705 ""} { "Info" "ISGN_ENTITY_NAME" "1 separador " "Found entity 1: separador" {  } { { "separador.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/separador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juntador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juntador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 juntador-sol " "Found design unit 1: juntador-sol" {  } { { "juntador.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/juntador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957708 ""} { "Info" "ISGN_ENTITY_NAME" "1 juntador " "Found entity 1: juntador" {  } { { "juntador.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/juntador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juntador_1y4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juntador_1y4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 juntador_1y4-sol " "Found design unit 1: juntador_1y4-sol" {  } { { "juntador_1y4.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/juntador_1y4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957711 ""} { "Info" "ISGN_ENTITY_NAME" "1 juntador_1y4 " "Found entity 1: juntador_1y4" {  } { { "juntador_1y4.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/juntador_1y4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juntador_3y5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juntador_3y5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 juntador_3y5-sol " "Found design unit 1: juntador_3y5-sol" {  } { { "juntador_3y5.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/juntador_3y5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957714 ""} { "Info" "ISGN_ENTITY_NAME" "1 juntador_3y5 " "Found entity 1: juntador_3y5" {  } { { "juntador_3y5.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/juntador_3y5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599774957714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774957714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Circuito " "Elaborating entity \"Circuito\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599774957809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4a1_7bits MUX_4a1_7bits:inst9 " "Elaborating entity \"MUX_4a1_7bits\" for hierarchy \"MUX_4a1_7bits:inst9\"" {  } { { "Circuito.bdf" "inst9" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 520 904 1080 664 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "juntador juntador:inst11 " "Elaborating entity \"juntador\" for hierarchy \"juntador:inst11\"" {  } { { "Circuito.bdf" "inst11" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 0 320 472 80 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum sum:inst1 " "Elaborating entity \"sum\" for hierarchy \"sum:inst1\"" {  } { { "Circuito.bdf" "inst1" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { -96 96 264 -16 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f3 f3:inst10 " "Elaborating entity \"f3\" for hierarchy \"f3:inst10\"" {  } { { "Circuito.bdf" "inst10" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { -16 -256 -88 64 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "igual F3.vhd(13) " "Verilog HDL or VHDL warning at F3.vhd(13): object \"igual\" assigned a value but never read" {  } { { "F3.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/F3.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599774957833 "|F3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "menor F3.vhd(13) " "Verilog HDL or VHDL warning at F3.vhd(13): object \"menor\" assigned a value but never read" {  } { { "F3.vhd" "" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/F3.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599774957833 "|F3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador f3:inst10\|comparador:U1 " "Elaborating entity \"comparador\" for hierarchy \"f3:inst10\|comparador:U1\"" {  } { { "F3.vhd" "U1" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/F3.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2a1 f3:inst10\|MUX_2a1:U4 " "Elaborating entity \"MUX_2a1\" for hierarchy \"f3:inst10\|MUX_2a1:U4\"" {  } { { "F3.vhd" "U4" { Text "C:/Users/kuinc/Desktop/Proyecto digitales/F3.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "juntador_3y5 juntador_3y5:inst21 " "Elaborating entity \"juntador_3y5\" for hierarchy \"juntador_3y5:inst21\"" {  } { { "Circuito.bdf" "inst21" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 192 440 592 272 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_converter gray_converter:inst " "Elaborating entity \"gray_converter\" for hierarchy \"gray_converter:inst\"" {  } { { "Circuito.bdf" "inst" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 192 232 400 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "juntador_1y4 juntador_1y4:inst20 " "Elaborating entity \"juntador_1y4\" for hierarchy \"juntador_1y4:inst20\"" {  } { { "Circuito.bdf" "inst20" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 192 0 152 272 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2a1 MUX_2a1:inst42 " "Elaborating entity \"MUX_2a1\" for hierarchy \"MUX_2a1:inst42\"" {  } { { "Circuito.bdf" "inst42" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 1032 376 544 1144 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst28 " "Elaborating entity \"7485\" for hierarchy \"7485:inst28\"" {  } { { "Circuito.bdf" "inst28" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 720 16 136 928 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst28 " "Elaborated megafunction instantiation \"7485:inst28\"" {  } { { "Circuito.bdf" "" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 720 16 136 928 "inst28" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst28\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst28\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957912 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst28\|f7485:sub 7485:inst28 " "Elaborated megafunction instantiation \"7485:inst28\|f7485:sub\", which is child of megafunction instantiation \"7485:inst28\"" {  } { { "7485.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "Circuito.bdf" "" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 720 16 136 928 "inst28" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separador separador:inst19 " "Elaborating entity \"separador\" for hierarchy \"separador:inst19\"" {  } { { "Circuito.bdf" "inst19" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 336 -464 -328 448 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7483 7483:inst29 " "Elaborating entity \"7483\" for hierarchy \"7483:inst29\"" {  } { { "Circuito.bdf" "inst29" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 992 16 136 1184 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7483:inst29 " "Elaborated megafunction instantiation \"7483:inst29\"" {  } { { "Circuito.bdf" "" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 992 16 136 1184 "inst29" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst31 " "Elaborating entity \"7404\" for hierarchy \"7404:inst31\"" {  } { { "Circuito.bdf" "inst31" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 1032 -48 0 1064 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst31 " "Elaborated megafunction instantiation \"7404:inst31\"" {  } { { "Circuito.bdf" "" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 1032 -48 0 1064 "inst31" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774957982 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[7\] GND " "Pin \"S\[7\]\" is stuck at GND" {  } { { "Circuito.bdf" "" { Schematic "C:/Users/kuinc/Desktop/Proyecto digitales/Circuito.bdf" { { 544 1136 1312 560 "S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599774958774 "|Circuito|S[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599774958774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599774958882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599774959263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599774959263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599774959320 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599774959320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599774959320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599774959320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599774959339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 10 16:55:59 2020 " "Processing ended: Thu Sep 10 16:55:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599774959339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599774959339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599774959339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599774959339 ""}
