# ####################################################################

#  Created by Genus(TM) Synthesis Solution 21.12-s068_1 on Sun Mar 12 08:07:47 PDT 2023

# ####################################################################

set sdc_version 2.0

set_units -capacitance 1000fF
set_units -time 1000ps

# Set the current design
current_design scr1_pipe_top

create_clock -name "clk" -period 8.0 -waveform {0.0 4.0} [get_ports clk]
group_path -weight 1.000000 -name C2C -from [list \
  [get_cells sram_32_1024_scl180_ram1]  \
  [get_cells sram_32_1024_scl180_ram2]  \
  [get_cells sram_32_1024_scl180_ram3]  \
  [get_cells sram_32_1024_scl180_ram4]  \
  [get_cells sram_32_1024_scl180_ram5]  \
  [get_cells sram_32_1024_scl180_ram6]  \
  [get_cells sram_32_1024_scl180_ram7]  \
  [get_cells sram_32_1024_scl180_ram8]  \
  [get_cells i2c_master_top_inst1]  \
  [get_cells uart_inst1]  \
  [get_cells {i_pipe_exu_exu_queue_reg[branch_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_op][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][12]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][13]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][14]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[sum2_op][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[wfi_req]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[9]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[2]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[3]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[4]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[5]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[6]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[7]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[8]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[9]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[11]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[12]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[13]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[14]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[17]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[20]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[21]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[22]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[23]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[24]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[25]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[26]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[27]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[28]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[31]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[0]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[fencei_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][4]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][5]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][6]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][7]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][8]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][9]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][10]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][11]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][15]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][16]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][17]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][18]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][19]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][20]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][21]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][22]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][23]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][24]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][25]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][26]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][27]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][28]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][29]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][30]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][31]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[exc_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[jump_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[mret_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][4]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[0]}]  \
  [get_cells i_pipe_exu_idu2exu_use_rs2_ff_reg]  \
  [get_cells {i_pipe_ifu_q_err_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[2]}]  \
  [get_cells i_pipe_exu_exu_queue_vd_ff_reg]  \
  [get_cells i_pipe_exu_i_lsu_lsu_fsm_curr_reg]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[2]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[3]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[4]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[5]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[6]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[7]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[8]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[10]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[11]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[12]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[13]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[14]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[15]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[16]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[17]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[18]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[19]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[20]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[21]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[22]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[23]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[24]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[25]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[26]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[27]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[28]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[29]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[30]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[31]}]  \
  [get_cells i_pipe_exu_wfi_halted_ff_reg]  \
  [get_cells i_pipe_ifu_ifu_fsm_curr_reg]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[10]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[15]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[16]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[18]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[19]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[29]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[30]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[0]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[2]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[2]}]  \
  [get_cells i_pipe_ifu_instr_hi_rvi_lo_ff_reg]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][1]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[2]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[2]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[1]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[2]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[3]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[0]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[1]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[2]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][15]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[3]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[1]}] ] -to [list \
  [get_cells sram_32_1024_scl180_ram1]  \
  [get_cells sram_32_1024_scl180_ram2]  \
  [get_cells sram_32_1024_scl180_ram3]  \
  [get_cells sram_32_1024_scl180_ram4]  \
  [get_cells sram_32_1024_scl180_ram5]  \
  [get_cells sram_32_1024_scl180_ram6]  \
  [get_cells sram_32_1024_scl180_ram7]  \
  [get_cells sram_32_1024_scl180_ram8]  \
  [get_cells i2c_master_top_inst1]  \
  [get_cells uart_inst1]  \
  [get_cells RC_CG_HIER_INST0/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST1/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST2/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST3/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST4/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST5/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST6/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST7/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST8/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST9/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST10/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST11/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST12/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST13/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST14/RC_CGIC_INST]  \
  [get_cells {i_pipe_exu_exu_queue_reg[branch_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_op][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][12]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][13]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][14]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[sum2_op][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[wfi_req]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[9]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[2]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[3]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[4]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[5]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[6]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[7]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[8]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[9]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[11]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[12]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[13]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[14]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[17]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[20]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[21]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[22]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[23]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[24]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[25]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[26]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[27]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[28]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[31]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[0]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[fencei_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][4]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][5]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][6]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][7]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][8]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][9]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][10]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][11]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][15]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][16]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][17]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][18]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][19]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][20]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][21]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][22]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][23]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][24]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][25]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][26]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][27]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][28]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][29]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][30]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][31]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[exc_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[jump_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[mret_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][4]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[0]}]  \
  [get_cells i_pipe_exu_idu2exu_use_rs2_ff_reg]  \
  [get_cells {i_pipe_ifu_q_err_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[2]}]  \
  [get_cells i_pipe_exu_exu_queue_vd_ff_reg]  \
  [get_cells i_pipe_exu_i_lsu_lsu_fsm_curr_reg]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[2]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[3]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[4]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[5]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[6]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[7]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[8]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[10]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[11]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[12]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[13]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[14]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[15]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[16]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[17]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[18]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[19]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[20]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[21]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[22]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[23]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[24]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[25]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[26]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[27]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[28]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[29]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[30]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[31]}]  \
  [get_cells i_pipe_exu_wfi_halted_ff_reg]  \
  [get_cells i_pipe_ifu_ifu_fsm_curr_reg]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[10]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[15]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[16]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[18]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[19]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[29]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[30]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[0]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[2]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[2]}]  \
  [get_cells i_pipe_ifu_instr_hi_rvi_lo_ff_reg]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][1]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[2]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[2]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[1]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[2]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[3]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[0]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[1]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[2]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][15]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[3]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[1]}] ]
group_path -weight 1.000000 -name C2O -from [list \
  [get_cells sram_32_1024_scl180_ram1]  \
  [get_cells sram_32_1024_scl180_ram2]  \
  [get_cells sram_32_1024_scl180_ram3]  \
  [get_cells sram_32_1024_scl180_ram4]  \
  [get_cells sram_32_1024_scl180_ram5]  \
  [get_cells sram_32_1024_scl180_ram6]  \
  [get_cells sram_32_1024_scl180_ram7]  \
  [get_cells sram_32_1024_scl180_ram8]  \
  [get_cells i2c_master_top_inst1]  \
  [get_cells uart_inst1]  \
  [get_cells {i_pipe_exu_exu_queue_reg[branch_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_op][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][12]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][13]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][14]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[sum2_op][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[wfi_req]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[9]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[2]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[3]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[4]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[5]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[6]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[7]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[8]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[9]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[11]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[12]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[13]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[14]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[17]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[20]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[21]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[22]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[23]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[24]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[25]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[26]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[27]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[28]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[31]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[0]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[fencei_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][4]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][5]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][6]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][7]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][8]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][9]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][10]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][11]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][15]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][16]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][17]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][18]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][19]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][20]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][21]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][22]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][23]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][24]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][25]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][26]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][27]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][28]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][29]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][30]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][31]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[exc_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[jump_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[mret_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][4]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[0]}]  \
  [get_cells i_pipe_exu_idu2exu_use_rs2_ff_reg]  \
  [get_cells {i_pipe_ifu_q_err_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[2]}]  \
  [get_cells i_pipe_exu_exu_queue_vd_ff_reg]  \
  [get_cells i_pipe_exu_i_lsu_lsu_fsm_curr_reg]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[2]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[3]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[4]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[5]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[6]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[7]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[8]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[10]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[11]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[12]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[13]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[14]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[15]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[16]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[17]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[18]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[19]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[20]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[21]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[22]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[23]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[24]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[25]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[26]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[27]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[28]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[29]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[30]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[31]}]  \
  [get_cells i_pipe_exu_wfi_halted_ff_reg]  \
  [get_cells i_pipe_ifu_ifu_fsm_curr_reg]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[10]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[15]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[16]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[18]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[19]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[29]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[30]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[0]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[2]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[2]}]  \
  [get_cells i_pipe_ifu_instr_hi_rvi_lo_ff_reg]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][1]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[2]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[2]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[1]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[2]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[3]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[0]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[1]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[2]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][15]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[3]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[1]}] ] -to [list \
  [get_ports pipe2imem_req_o]  \
  [get_ports pipe2imem_cmd_o]  \
  [get_ports {pipe2imem_addr_o[31]}]  \
  [get_ports {pipe2imem_addr_o[30]}]  \
  [get_ports {pipe2imem_addr_o[29]}]  \
  [get_ports {pipe2imem_addr_o[28]}]  \
  [get_ports {pipe2imem_addr_o[27]}]  \
  [get_ports {pipe2imem_addr_o[26]}]  \
  [get_ports {pipe2imem_addr_o[25]}]  \
  [get_ports {pipe2imem_addr_o[24]}]  \
  [get_ports {pipe2imem_addr_o[23]}]  \
  [get_ports {pipe2imem_addr_o[22]}]  \
  [get_ports {pipe2imem_addr_o[21]}]  \
  [get_ports {pipe2imem_addr_o[20]}]  \
  [get_ports {pipe2imem_addr_o[19]}]  \
  [get_ports {pipe2imem_addr_o[18]}]  \
  [get_ports {pipe2imem_addr_o[17]}]  \
  [get_ports {pipe2imem_addr_o[16]}]  \
  [get_ports {pipe2imem_addr_o[15]}]  \
  [get_ports {pipe2imem_addr_o[14]}]  \
  [get_ports {pipe2imem_addr_o[13]}]  \
  [get_ports {pipe2imem_addr_o[12]}]  \
  [get_ports {pipe2imem_addr_o[11]}]  \
  [get_ports {pipe2imem_addr_o[10]}]  \
  [get_ports {pipe2imem_addr_o[9]}]  \
  [get_ports {pipe2imem_addr_o[8]}]  \
  [get_ports {pipe2imem_addr_o[7]}]  \
  [get_ports {pipe2imem_addr_o[6]}]  \
  [get_ports {pipe2imem_addr_o[5]}]  \
  [get_ports {pipe2imem_addr_o[4]}]  \
  [get_ports {pipe2imem_addr_o[3]}]  \
  [get_ports {pipe2imem_addr_o[2]}]  \
  [get_ports {pipe2imem_addr_o[1]}]  \
  [get_ports {pipe2imem_addr_o[0]}]  \
  [get_ports pipe2dmem_req_o]  \
  [get_ports pipe2dmem_cmd_o]  \
  [get_ports {pipe2dmem_width_o[1]}]  \
  [get_ports {pipe2dmem_width_o[0]}]  \
  [get_ports {pipe2dmem_addr_o[31]}]  \
  [get_ports {pipe2dmem_addr_o[30]}]  \
  [get_ports {pipe2dmem_addr_o[29]}]  \
  [get_ports {pipe2dmem_addr_o[28]}]  \
  [get_ports {pipe2dmem_addr_o[27]}]  \
  [get_ports {pipe2dmem_addr_o[26]}]  \
  [get_ports {pipe2dmem_addr_o[25]}]  \
  [get_ports {pipe2dmem_addr_o[24]}]  \
  [get_ports {pipe2dmem_addr_o[23]}]  \
  [get_ports {pipe2dmem_addr_o[22]}]  \
  [get_ports {pipe2dmem_addr_o[21]}]  \
  [get_ports {pipe2dmem_addr_o[20]}]  \
  [get_ports {pipe2dmem_addr_o[19]}]  \
  [get_ports {pipe2dmem_addr_o[18]}]  \
  [get_ports {pipe2dmem_addr_o[17]}]  \
  [get_ports {pipe2dmem_addr_o[16]}]  \
  [get_ports {pipe2dmem_addr_o[15]}]  \
  [get_ports {pipe2dmem_addr_o[14]}]  \
  [get_ports {pipe2dmem_addr_o[13]}]  \
  [get_ports {pipe2dmem_addr_o[12]}]  \
  [get_ports {pipe2dmem_addr_o[11]}]  \
  [get_ports {pipe2dmem_addr_o[10]}]  \
  [get_ports {pipe2dmem_addr_o[9]}]  \
  [get_ports {pipe2dmem_addr_o[8]}]  \
  [get_ports {pipe2dmem_addr_o[7]}]  \
  [get_ports {pipe2dmem_addr_o[6]}]  \
  [get_ports {pipe2dmem_addr_o[5]}]  \
  [get_ports {pipe2dmem_addr_o[4]}]  \
  [get_ports {pipe2dmem_addr_o[3]}]  \
  [get_ports {pipe2dmem_addr_o[2]}]  \
  [get_ports {pipe2dmem_addr_o[1]}]  \
  [get_ports {pipe2dmem_addr_o[0]}]  \
  [get_ports {pipe2dmem_wdata_o[31]}]  \
  [get_ports {pipe2dmem_wdata_o[30]}]  \
  [get_ports {pipe2dmem_wdata_o[29]}]  \
  [get_ports {pipe2dmem_wdata_o[28]}]  \
  [get_ports {pipe2dmem_wdata_o[27]}]  \
  [get_ports {pipe2dmem_wdata_o[26]}]  \
  [get_ports {pipe2dmem_wdata_o[25]}]  \
  [get_ports {pipe2dmem_wdata_o[24]}]  \
  [get_ports {pipe2dmem_wdata_o[23]}]  \
  [get_ports {pipe2dmem_wdata_o[22]}]  \
  [get_ports {pipe2dmem_wdata_o[21]}]  \
  [get_ports {pipe2dmem_wdata_o[20]}]  \
  [get_ports {pipe2dmem_wdata_o[19]}]  \
  [get_ports {pipe2dmem_wdata_o[18]}]  \
  [get_ports {pipe2dmem_wdata_o[17]}]  \
  [get_ports {pipe2dmem_wdata_o[16]}]  \
  [get_ports {pipe2dmem_wdata_o[15]}]  \
  [get_ports {pipe2dmem_wdata_o[14]}]  \
  [get_ports {pipe2dmem_wdata_o[13]}]  \
  [get_ports {pipe2dmem_wdata_o[12]}]  \
  [get_ports {pipe2dmem_wdata_o[11]}]  \
  [get_ports {pipe2dmem_wdata_o[10]}]  \
  [get_ports {pipe2dmem_wdata_o[9]}]  \
  [get_ports {pipe2dmem_wdata_o[8]}]  \
  [get_ports {pipe2dmem_wdata_o[7]}]  \
  [get_ports {pipe2dmem_wdata_o[6]}]  \
  [get_ports {pipe2dmem_wdata_o[5]}]  \
  [get_ports {pipe2dmem_wdata_o[4]}]  \
  [get_ports {pipe2dmem_wdata_o[3]}]  \
  [get_ports {pipe2dmem_wdata_o[2]}]  \
  [get_ports {pipe2dmem_wdata_o[1]}]  \
  [get_ports {pipe2dmem_wdata_o[0]}]  \
  [get_ports clkout] ]
group_path -weight 1.000000 -name I2C -from [list \
  [get_ports pipe_rst_n]  \
  [get_ports clk]  \
  [get_ports imem2pipe_req_ack_i]  \
  [get_ports {imem2pipe_rdata_i[31]}]  \
  [get_ports {imem2pipe_rdata_i[30]}]  \
  [get_ports {imem2pipe_rdata_i[29]}]  \
  [get_ports {imem2pipe_rdata_i[28]}]  \
  [get_ports {imem2pipe_rdata_i[27]}]  \
  [get_ports {imem2pipe_rdata_i[26]}]  \
  [get_ports {imem2pipe_rdata_i[25]}]  \
  [get_ports {imem2pipe_rdata_i[24]}]  \
  [get_ports {imem2pipe_rdata_i[23]}]  \
  [get_ports {imem2pipe_rdata_i[22]}]  \
  [get_ports {imem2pipe_rdata_i[21]}]  \
  [get_ports {imem2pipe_rdata_i[20]}]  \
  [get_ports {imem2pipe_rdata_i[19]}]  \
  [get_ports {imem2pipe_rdata_i[18]}]  \
  [get_ports {imem2pipe_rdata_i[17]}]  \
  [get_ports {imem2pipe_rdata_i[16]}]  \
  [get_ports {imem2pipe_rdata_i[15]}]  \
  [get_ports {imem2pipe_rdata_i[14]}]  \
  [get_ports {imem2pipe_rdata_i[13]}]  \
  [get_ports {imem2pipe_rdata_i[12]}]  \
  [get_ports {imem2pipe_rdata_i[11]}]  \
  [get_ports {imem2pipe_rdata_i[10]}]  \
  [get_ports {imem2pipe_rdata_i[9]}]  \
  [get_ports {imem2pipe_rdata_i[8]}]  \
  [get_ports {imem2pipe_rdata_i[7]}]  \
  [get_ports {imem2pipe_rdata_i[6]}]  \
  [get_ports {imem2pipe_rdata_i[5]}]  \
  [get_ports {imem2pipe_rdata_i[4]}]  \
  [get_ports {imem2pipe_rdata_i[3]}]  \
  [get_ports {imem2pipe_rdata_i[2]}]  \
  [get_ports {imem2pipe_rdata_i[1]}]  \
  [get_ports {imem2pipe_rdata_i[0]}]  \
  [get_ports {imem2pipe_resp_i[1]}]  \
  [get_ports {imem2pipe_resp_i[0]}]  \
  [get_ports dmem2pipe_req_ack_i]  \
  [get_ports {dmem2pipe_rdata_i[31]}]  \
  [get_ports {dmem2pipe_rdata_i[30]}]  \
  [get_ports {dmem2pipe_rdata_i[29]}]  \
  [get_ports {dmem2pipe_rdata_i[28]}]  \
  [get_ports {dmem2pipe_rdata_i[27]}]  \
  [get_ports {dmem2pipe_rdata_i[26]}]  \
  [get_ports {dmem2pipe_rdata_i[25]}]  \
  [get_ports {dmem2pipe_rdata_i[24]}]  \
  [get_ports {dmem2pipe_rdata_i[23]}]  \
  [get_ports {dmem2pipe_rdata_i[22]}]  \
  [get_ports {dmem2pipe_rdata_i[21]}]  \
  [get_ports {dmem2pipe_rdata_i[20]}]  \
  [get_ports {dmem2pipe_rdata_i[19]}]  \
  [get_ports {dmem2pipe_rdata_i[18]}]  \
  [get_ports {dmem2pipe_rdata_i[17]}]  \
  [get_ports {dmem2pipe_rdata_i[16]}]  \
  [get_ports {dmem2pipe_rdata_i[15]}]  \
  [get_ports {dmem2pipe_rdata_i[14]}]  \
  [get_ports {dmem2pipe_rdata_i[13]}]  \
  [get_ports {dmem2pipe_rdata_i[12]}]  \
  [get_ports {dmem2pipe_rdata_i[11]}]  \
  [get_ports {dmem2pipe_rdata_i[10]}]  \
  [get_ports {dmem2pipe_rdata_i[9]}]  \
  [get_ports {dmem2pipe_rdata_i[8]}]  \
  [get_ports {dmem2pipe_rdata_i[7]}]  \
  [get_ports {dmem2pipe_rdata_i[6]}]  \
  [get_ports {dmem2pipe_rdata_i[5]}]  \
  [get_ports {dmem2pipe_rdata_i[4]}]  \
  [get_ports {dmem2pipe_rdata_i[3]}]  \
  [get_ports {dmem2pipe_rdata_i[2]}]  \
  [get_ports {dmem2pipe_rdata_i[1]}]  \
  [get_ports {dmem2pipe_rdata_i[0]}]  \
  [get_ports {dmem2pipe_resp_i[1]}]  \
  [get_ports {dmem2pipe_resp_i[0]}]  \
  [get_ports soc2pipe_irq_ext_i]  \
  [get_ports soc2pipe_irq_soft_i]  \
  [get_ports soc2pipe_irq_mtimer_i]  \
  [get_ports {soc2pipe_mtimer_val_i[63]}]  \
  [get_ports {soc2pipe_mtimer_val_i[62]}]  \
  [get_ports {soc2pipe_mtimer_val_i[61]}]  \
  [get_ports {soc2pipe_mtimer_val_i[60]}]  \
  [get_ports {soc2pipe_mtimer_val_i[59]}]  \
  [get_ports {soc2pipe_mtimer_val_i[58]}]  \
  [get_ports {soc2pipe_mtimer_val_i[57]}]  \
  [get_ports {soc2pipe_mtimer_val_i[56]}]  \
  [get_ports {soc2pipe_mtimer_val_i[55]}]  \
  [get_ports {soc2pipe_mtimer_val_i[54]}]  \
  [get_ports {soc2pipe_mtimer_val_i[53]}]  \
  [get_ports {soc2pipe_mtimer_val_i[52]}]  \
  [get_ports {soc2pipe_mtimer_val_i[51]}]  \
  [get_ports {soc2pipe_mtimer_val_i[50]}]  \
  [get_ports {soc2pipe_mtimer_val_i[49]}]  \
  [get_ports {soc2pipe_mtimer_val_i[48]}]  \
  [get_ports {soc2pipe_mtimer_val_i[47]}]  \
  [get_ports {soc2pipe_mtimer_val_i[46]}]  \
  [get_ports {soc2pipe_mtimer_val_i[45]}]  \
  [get_ports {soc2pipe_mtimer_val_i[44]}]  \
  [get_ports {soc2pipe_mtimer_val_i[43]}]  \
  [get_ports {soc2pipe_mtimer_val_i[42]}]  \
  [get_ports {soc2pipe_mtimer_val_i[41]}]  \
  [get_ports {soc2pipe_mtimer_val_i[40]}]  \
  [get_ports {soc2pipe_mtimer_val_i[39]}]  \
  [get_ports {soc2pipe_mtimer_val_i[38]}]  \
  [get_ports {soc2pipe_mtimer_val_i[37]}]  \
  [get_ports {soc2pipe_mtimer_val_i[36]}]  \
  [get_ports {soc2pipe_mtimer_val_i[35]}]  \
  [get_ports {soc2pipe_mtimer_val_i[34]}]  \
  [get_ports {soc2pipe_mtimer_val_i[33]}]  \
  [get_ports {soc2pipe_mtimer_val_i[32]}]  \
  [get_ports {soc2pipe_mtimer_val_i[31]}]  \
  [get_ports {soc2pipe_mtimer_val_i[30]}]  \
  [get_ports {soc2pipe_mtimer_val_i[29]}]  \
  [get_ports {soc2pipe_mtimer_val_i[28]}]  \
  [get_ports {soc2pipe_mtimer_val_i[27]}]  \
  [get_ports {soc2pipe_mtimer_val_i[26]}]  \
  [get_ports {soc2pipe_mtimer_val_i[25]}]  \
  [get_ports {soc2pipe_mtimer_val_i[24]}]  \
  [get_ports {soc2pipe_mtimer_val_i[23]}]  \
  [get_ports {soc2pipe_mtimer_val_i[22]}]  \
  [get_ports {soc2pipe_mtimer_val_i[21]}]  \
  [get_ports {soc2pipe_mtimer_val_i[20]}]  \
  [get_ports {soc2pipe_mtimer_val_i[19]}]  \
  [get_ports {soc2pipe_mtimer_val_i[18]}]  \
  [get_ports {soc2pipe_mtimer_val_i[17]}]  \
  [get_ports {soc2pipe_mtimer_val_i[16]}]  \
  [get_ports {soc2pipe_mtimer_val_i[15]}]  \
  [get_ports {soc2pipe_mtimer_val_i[14]}]  \
  [get_ports {soc2pipe_mtimer_val_i[13]}]  \
  [get_ports {soc2pipe_mtimer_val_i[12]}]  \
  [get_ports {soc2pipe_mtimer_val_i[11]}]  \
  [get_ports {soc2pipe_mtimer_val_i[10]}]  \
  [get_ports {soc2pipe_mtimer_val_i[9]}]  \
  [get_ports {soc2pipe_mtimer_val_i[8]}]  \
  [get_ports {soc2pipe_mtimer_val_i[7]}]  \
  [get_ports {soc2pipe_mtimer_val_i[6]}]  \
  [get_ports {soc2pipe_mtimer_val_i[5]}]  \
  [get_ports {soc2pipe_mtimer_val_i[4]}]  \
  [get_ports {soc2pipe_mtimer_val_i[3]}]  \
  [get_ports {soc2pipe_mtimer_val_i[2]}]  \
  [get_ports {soc2pipe_mtimer_val_i[1]}]  \
  [get_ports {soc2pipe_mtimer_val_i[0]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[31]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[30]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[29]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[28]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[27]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[26]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[25]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[24]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[23]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[22]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[21]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[20]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[19]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[18]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[17]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[16]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[15]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[14]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[13]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[12]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[11]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[10]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[9]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[8]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[7]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[6]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[5]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[4]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[3]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[2]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[1]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[0]}] ] -to [list \
  [get_cells sram_32_1024_scl180_ram1]  \
  [get_cells sram_32_1024_scl180_ram2]  \
  [get_cells sram_32_1024_scl180_ram3]  \
  [get_cells sram_32_1024_scl180_ram4]  \
  [get_cells sram_32_1024_scl180_ram5]  \
  [get_cells sram_32_1024_scl180_ram6]  \
  [get_cells sram_32_1024_scl180_ram7]  \
  [get_cells sram_32_1024_scl180_ram8]  \
  [get_cells i2c_master_top_inst1]  \
  [get_cells uart_inst1]  \
  [get_cells RC_CG_HIER_INST0/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST1/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST2/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST3/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST4/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST5/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST6/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST7/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST8/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST9/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST10/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST11/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST12/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST13/RC_CGIC_INST]  \
  [get_cells RC_CG_HIER_INST14/RC_CGIC_INST]  \
  [get_cells {i_pipe_exu_exu_queue_reg[branch_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_cmd][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[ialu_op][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][12]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][13]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][14]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[lsu_cmd][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[sum2_op][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[wfi_req]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[9]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[2]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[3]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[4]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[5]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[6]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[7]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[8]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[9]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[11]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[12]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[13]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[14]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[17]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[20]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[21]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[22]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[23]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[24]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[25]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[26]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[27]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[28]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[31]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[0]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[fencei_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][4]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][5]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][6]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][7]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][8]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][9]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][10]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][11]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][15]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][16]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][17]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][18]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][19]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][20]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][21]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][22]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][23]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][24]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][25]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][26]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][27]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][28]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][29]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][30]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[imm][31]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[exc_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[jump_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[mret_req]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rd_wb_sel][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][0]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][1]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][2]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][3]}]  \
  [get_cells {i_pipe_exu_exu_queue_reg[rs2_addr][4]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[0]}]  \
  [get_cells i_pipe_exu_idu2exu_use_rs2_ff_reg]  \
  [get_cells {i_pipe_ifu_q_err_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[2]}]  \
  [get_cells i_pipe_exu_exu_queue_vd_ff_reg]  \
  [get_cells i_pipe_exu_i_lsu_lsu_fsm_curr_reg]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[2]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[3]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[4]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[5]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[6]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[7]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[8]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[10]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[11]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[12]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[13]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[14]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[15]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[16]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[17]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[18]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[19]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[20]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[21]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[22]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[23]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[24]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[25]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[26]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[27]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[28]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[29]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[30]}]  \
  [get_cells {i_pipe_exu_pc_curr_ff_reg[31]}]  \
  [get_cells i_pipe_exu_wfi_halted_ff_reg]  \
  [get_cells i_pipe_ifu_ifu_fsm_curr_reg]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[10]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[15]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[16]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[18]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[19]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[29]}]  \
  [get_cells {i_pipe_ifu_imem_addr_ff_reg[30]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[0]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[2]}]  \
  [get_cells {i_pipe_ifu_imem_resp_discard_cnt_reg[2]}]  \
  [get_cells i_pipe_ifu_instr_hi_rvi_lo_ff_reg]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][1]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][0]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][1]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_rptr_reg[2]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[0]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_wptr_reg[2]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[1]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[2]}]  \
  [get_cells {i_pipe_exu_i_lsu_lsu_cmd_ff_reg[3]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[0]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[1]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[2]}]  \
  [get_cells {i_pipe_exu_init_pc_v_reg[3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[0][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[1][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[2][15]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][2]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][3]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][4]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][5]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][6]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][7]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][8]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][9]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][10]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][11]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][12]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][13]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][14]}]  \
  [get_cells {i_pipe_ifu_q_data_reg[3][15]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[1]}]  \
  [get_cells {i_pipe_ifu_q_err_reg[3]}]  \
  [get_cells {i_pipe_ifu_imem_pnd_txns_cnt_reg[1]}] ]
group_path -weight 1.000000 -name I2O -from [list \
  [get_ports pipe_rst_n]  \
  [get_ports clk]  \
  [get_ports imem2pipe_req_ack_i]  \
  [get_ports {imem2pipe_rdata_i[31]}]  \
  [get_ports {imem2pipe_rdata_i[30]}]  \
  [get_ports {imem2pipe_rdata_i[29]}]  \
  [get_ports {imem2pipe_rdata_i[28]}]  \
  [get_ports {imem2pipe_rdata_i[27]}]  \
  [get_ports {imem2pipe_rdata_i[26]}]  \
  [get_ports {imem2pipe_rdata_i[25]}]  \
  [get_ports {imem2pipe_rdata_i[24]}]  \
  [get_ports {imem2pipe_rdata_i[23]}]  \
  [get_ports {imem2pipe_rdata_i[22]}]  \
  [get_ports {imem2pipe_rdata_i[21]}]  \
  [get_ports {imem2pipe_rdata_i[20]}]  \
  [get_ports {imem2pipe_rdata_i[19]}]  \
  [get_ports {imem2pipe_rdata_i[18]}]  \
  [get_ports {imem2pipe_rdata_i[17]}]  \
  [get_ports {imem2pipe_rdata_i[16]}]  \
  [get_ports {imem2pipe_rdata_i[15]}]  \
  [get_ports {imem2pipe_rdata_i[14]}]  \
  [get_ports {imem2pipe_rdata_i[13]}]  \
  [get_ports {imem2pipe_rdata_i[12]}]  \
  [get_ports {imem2pipe_rdata_i[11]}]  \
  [get_ports {imem2pipe_rdata_i[10]}]  \
  [get_ports {imem2pipe_rdata_i[9]}]  \
  [get_ports {imem2pipe_rdata_i[8]}]  \
  [get_ports {imem2pipe_rdata_i[7]}]  \
  [get_ports {imem2pipe_rdata_i[6]}]  \
  [get_ports {imem2pipe_rdata_i[5]}]  \
  [get_ports {imem2pipe_rdata_i[4]}]  \
  [get_ports {imem2pipe_rdata_i[3]}]  \
  [get_ports {imem2pipe_rdata_i[2]}]  \
  [get_ports {imem2pipe_rdata_i[1]}]  \
  [get_ports {imem2pipe_rdata_i[0]}]  \
  [get_ports {imem2pipe_resp_i[1]}]  \
  [get_ports {imem2pipe_resp_i[0]}]  \
  [get_ports dmem2pipe_req_ack_i]  \
  [get_ports {dmem2pipe_rdata_i[31]}]  \
  [get_ports {dmem2pipe_rdata_i[30]}]  \
  [get_ports {dmem2pipe_rdata_i[29]}]  \
  [get_ports {dmem2pipe_rdata_i[28]}]  \
  [get_ports {dmem2pipe_rdata_i[27]}]  \
  [get_ports {dmem2pipe_rdata_i[26]}]  \
  [get_ports {dmem2pipe_rdata_i[25]}]  \
  [get_ports {dmem2pipe_rdata_i[24]}]  \
  [get_ports {dmem2pipe_rdata_i[23]}]  \
  [get_ports {dmem2pipe_rdata_i[22]}]  \
  [get_ports {dmem2pipe_rdata_i[21]}]  \
  [get_ports {dmem2pipe_rdata_i[20]}]  \
  [get_ports {dmem2pipe_rdata_i[19]}]  \
  [get_ports {dmem2pipe_rdata_i[18]}]  \
  [get_ports {dmem2pipe_rdata_i[17]}]  \
  [get_ports {dmem2pipe_rdata_i[16]}]  \
  [get_ports {dmem2pipe_rdata_i[15]}]  \
  [get_ports {dmem2pipe_rdata_i[14]}]  \
  [get_ports {dmem2pipe_rdata_i[13]}]  \
  [get_ports {dmem2pipe_rdata_i[12]}]  \
  [get_ports {dmem2pipe_rdata_i[11]}]  \
  [get_ports {dmem2pipe_rdata_i[10]}]  \
  [get_ports {dmem2pipe_rdata_i[9]}]  \
  [get_ports {dmem2pipe_rdata_i[8]}]  \
  [get_ports {dmem2pipe_rdata_i[7]}]  \
  [get_ports {dmem2pipe_rdata_i[6]}]  \
  [get_ports {dmem2pipe_rdata_i[5]}]  \
  [get_ports {dmem2pipe_rdata_i[4]}]  \
  [get_ports {dmem2pipe_rdata_i[3]}]  \
  [get_ports {dmem2pipe_rdata_i[2]}]  \
  [get_ports {dmem2pipe_rdata_i[1]}]  \
  [get_ports {dmem2pipe_rdata_i[0]}]  \
  [get_ports {dmem2pipe_resp_i[1]}]  \
  [get_ports {dmem2pipe_resp_i[0]}]  \
  [get_ports soc2pipe_irq_ext_i]  \
  [get_ports soc2pipe_irq_soft_i]  \
  [get_ports soc2pipe_irq_mtimer_i]  \
  [get_ports {soc2pipe_mtimer_val_i[63]}]  \
  [get_ports {soc2pipe_mtimer_val_i[62]}]  \
  [get_ports {soc2pipe_mtimer_val_i[61]}]  \
  [get_ports {soc2pipe_mtimer_val_i[60]}]  \
  [get_ports {soc2pipe_mtimer_val_i[59]}]  \
  [get_ports {soc2pipe_mtimer_val_i[58]}]  \
  [get_ports {soc2pipe_mtimer_val_i[57]}]  \
  [get_ports {soc2pipe_mtimer_val_i[56]}]  \
  [get_ports {soc2pipe_mtimer_val_i[55]}]  \
  [get_ports {soc2pipe_mtimer_val_i[54]}]  \
  [get_ports {soc2pipe_mtimer_val_i[53]}]  \
  [get_ports {soc2pipe_mtimer_val_i[52]}]  \
  [get_ports {soc2pipe_mtimer_val_i[51]}]  \
  [get_ports {soc2pipe_mtimer_val_i[50]}]  \
  [get_ports {soc2pipe_mtimer_val_i[49]}]  \
  [get_ports {soc2pipe_mtimer_val_i[48]}]  \
  [get_ports {soc2pipe_mtimer_val_i[47]}]  \
  [get_ports {soc2pipe_mtimer_val_i[46]}]  \
  [get_ports {soc2pipe_mtimer_val_i[45]}]  \
  [get_ports {soc2pipe_mtimer_val_i[44]}]  \
  [get_ports {soc2pipe_mtimer_val_i[43]}]  \
  [get_ports {soc2pipe_mtimer_val_i[42]}]  \
  [get_ports {soc2pipe_mtimer_val_i[41]}]  \
  [get_ports {soc2pipe_mtimer_val_i[40]}]  \
  [get_ports {soc2pipe_mtimer_val_i[39]}]  \
  [get_ports {soc2pipe_mtimer_val_i[38]}]  \
  [get_ports {soc2pipe_mtimer_val_i[37]}]  \
  [get_ports {soc2pipe_mtimer_val_i[36]}]  \
  [get_ports {soc2pipe_mtimer_val_i[35]}]  \
  [get_ports {soc2pipe_mtimer_val_i[34]}]  \
  [get_ports {soc2pipe_mtimer_val_i[33]}]  \
  [get_ports {soc2pipe_mtimer_val_i[32]}]  \
  [get_ports {soc2pipe_mtimer_val_i[31]}]  \
  [get_ports {soc2pipe_mtimer_val_i[30]}]  \
  [get_ports {soc2pipe_mtimer_val_i[29]}]  \
  [get_ports {soc2pipe_mtimer_val_i[28]}]  \
  [get_ports {soc2pipe_mtimer_val_i[27]}]  \
  [get_ports {soc2pipe_mtimer_val_i[26]}]  \
  [get_ports {soc2pipe_mtimer_val_i[25]}]  \
  [get_ports {soc2pipe_mtimer_val_i[24]}]  \
  [get_ports {soc2pipe_mtimer_val_i[23]}]  \
  [get_ports {soc2pipe_mtimer_val_i[22]}]  \
  [get_ports {soc2pipe_mtimer_val_i[21]}]  \
  [get_ports {soc2pipe_mtimer_val_i[20]}]  \
  [get_ports {soc2pipe_mtimer_val_i[19]}]  \
  [get_ports {soc2pipe_mtimer_val_i[18]}]  \
  [get_ports {soc2pipe_mtimer_val_i[17]}]  \
  [get_ports {soc2pipe_mtimer_val_i[16]}]  \
  [get_ports {soc2pipe_mtimer_val_i[15]}]  \
  [get_ports {soc2pipe_mtimer_val_i[14]}]  \
  [get_ports {soc2pipe_mtimer_val_i[13]}]  \
  [get_ports {soc2pipe_mtimer_val_i[12]}]  \
  [get_ports {soc2pipe_mtimer_val_i[11]}]  \
  [get_ports {soc2pipe_mtimer_val_i[10]}]  \
  [get_ports {soc2pipe_mtimer_val_i[9]}]  \
  [get_ports {soc2pipe_mtimer_val_i[8]}]  \
  [get_ports {soc2pipe_mtimer_val_i[7]}]  \
  [get_ports {soc2pipe_mtimer_val_i[6]}]  \
  [get_ports {soc2pipe_mtimer_val_i[5]}]  \
  [get_ports {soc2pipe_mtimer_val_i[4]}]  \
  [get_ports {soc2pipe_mtimer_val_i[3]}]  \
  [get_ports {soc2pipe_mtimer_val_i[2]}]  \
  [get_ports {soc2pipe_mtimer_val_i[1]}]  \
  [get_ports {soc2pipe_mtimer_val_i[0]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[31]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[30]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[29]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[28]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[27]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[26]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[25]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[24]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[23]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[22]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[21]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[20]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[19]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[18]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[17]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[16]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[15]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[14]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[13]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[12]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[11]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[10]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[9]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[8]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[7]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[6]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[5]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[4]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[3]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[2]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[1]}]  \
  [get_ports {soc2pipe_fuse_mhartid_i[0]}] ] -to [list \
  [get_ports pipe2imem_req_o]  \
  [get_ports pipe2imem_cmd_o]  \
  [get_ports {pipe2imem_addr_o[31]}]  \
  [get_ports {pipe2imem_addr_o[30]}]  \
  [get_ports {pipe2imem_addr_o[29]}]  \
  [get_ports {pipe2imem_addr_o[28]}]  \
  [get_ports {pipe2imem_addr_o[27]}]  \
  [get_ports {pipe2imem_addr_o[26]}]  \
  [get_ports {pipe2imem_addr_o[25]}]  \
  [get_ports {pipe2imem_addr_o[24]}]  \
  [get_ports {pipe2imem_addr_o[23]}]  \
  [get_ports {pipe2imem_addr_o[22]}]  \
  [get_ports {pipe2imem_addr_o[21]}]  \
  [get_ports {pipe2imem_addr_o[20]}]  \
  [get_ports {pipe2imem_addr_o[19]}]  \
  [get_ports {pipe2imem_addr_o[18]}]  \
  [get_ports {pipe2imem_addr_o[17]}]  \
  [get_ports {pipe2imem_addr_o[16]}]  \
  [get_ports {pipe2imem_addr_o[15]}]  \
  [get_ports {pipe2imem_addr_o[14]}]  \
  [get_ports {pipe2imem_addr_o[13]}]  \
  [get_ports {pipe2imem_addr_o[12]}]  \
  [get_ports {pipe2imem_addr_o[11]}]  \
  [get_ports {pipe2imem_addr_o[10]}]  \
  [get_ports {pipe2imem_addr_o[9]}]  \
  [get_ports {pipe2imem_addr_o[8]}]  \
  [get_ports {pipe2imem_addr_o[7]}]  \
  [get_ports {pipe2imem_addr_o[6]}]  \
  [get_ports {pipe2imem_addr_o[5]}]  \
  [get_ports {pipe2imem_addr_o[4]}]  \
  [get_ports {pipe2imem_addr_o[3]}]  \
  [get_ports {pipe2imem_addr_o[2]}]  \
  [get_ports {pipe2imem_addr_o[1]}]  \
  [get_ports {pipe2imem_addr_o[0]}]  \
  [get_ports pipe2dmem_req_o]  \
  [get_ports pipe2dmem_cmd_o]  \
  [get_ports {pipe2dmem_width_o[1]}]  \
  [get_ports {pipe2dmem_width_o[0]}]  \
  [get_ports {pipe2dmem_addr_o[31]}]  \
  [get_ports {pipe2dmem_addr_o[30]}]  \
  [get_ports {pipe2dmem_addr_o[29]}]  \
  [get_ports {pipe2dmem_addr_o[28]}]  \
  [get_ports {pipe2dmem_addr_o[27]}]  \
  [get_ports {pipe2dmem_addr_o[26]}]  \
  [get_ports {pipe2dmem_addr_o[25]}]  \
  [get_ports {pipe2dmem_addr_o[24]}]  \
  [get_ports {pipe2dmem_addr_o[23]}]  \
  [get_ports {pipe2dmem_addr_o[22]}]  \
  [get_ports {pipe2dmem_addr_o[21]}]  \
  [get_ports {pipe2dmem_addr_o[20]}]  \
  [get_ports {pipe2dmem_addr_o[19]}]  \
  [get_ports {pipe2dmem_addr_o[18]}]  \
  [get_ports {pipe2dmem_addr_o[17]}]  \
  [get_ports {pipe2dmem_addr_o[16]}]  \
  [get_ports {pipe2dmem_addr_o[15]}]  \
  [get_ports {pipe2dmem_addr_o[14]}]  \
  [get_ports {pipe2dmem_addr_o[13]}]  \
  [get_ports {pipe2dmem_addr_o[12]}]  \
  [get_ports {pipe2dmem_addr_o[11]}]  \
  [get_ports {pipe2dmem_addr_o[10]}]  \
  [get_ports {pipe2dmem_addr_o[9]}]  \
  [get_ports {pipe2dmem_addr_o[8]}]  \
  [get_ports {pipe2dmem_addr_o[7]}]  \
  [get_ports {pipe2dmem_addr_o[6]}]  \
  [get_ports {pipe2dmem_addr_o[5]}]  \
  [get_ports {pipe2dmem_addr_o[4]}]  \
  [get_ports {pipe2dmem_addr_o[3]}]  \
  [get_ports {pipe2dmem_addr_o[2]}]  \
  [get_ports {pipe2dmem_addr_o[1]}]  \
  [get_ports {pipe2dmem_addr_o[0]}]  \
  [get_ports {pipe2dmem_wdata_o[31]}]  \
  [get_ports {pipe2dmem_wdata_o[30]}]  \
  [get_ports {pipe2dmem_wdata_o[29]}]  \
  [get_ports {pipe2dmem_wdata_o[28]}]  \
  [get_ports {pipe2dmem_wdata_o[27]}]  \
  [get_ports {pipe2dmem_wdata_o[26]}]  \
  [get_ports {pipe2dmem_wdata_o[25]}]  \
  [get_ports {pipe2dmem_wdata_o[24]}]  \
  [get_ports {pipe2dmem_wdata_o[23]}]  \
  [get_ports {pipe2dmem_wdata_o[22]}]  \
  [get_ports {pipe2dmem_wdata_o[21]}]  \
  [get_ports {pipe2dmem_wdata_o[20]}]  \
  [get_ports {pipe2dmem_wdata_o[19]}]  \
  [get_ports {pipe2dmem_wdata_o[18]}]  \
  [get_ports {pipe2dmem_wdata_o[17]}]  \
  [get_ports {pipe2dmem_wdata_o[16]}]  \
  [get_ports {pipe2dmem_wdata_o[15]}]  \
  [get_ports {pipe2dmem_wdata_o[14]}]  \
  [get_ports {pipe2dmem_wdata_o[13]}]  \
  [get_ports {pipe2dmem_wdata_o[12]}]  \
  [get_ports {pipe2dmem_wdata_o[11]}]  \
  [get_ports {pipe2dmem_wdata_o[10]}]  \
  [get_ports {pipe2dmem_wdata_o[9]}]  \
  [get_ports {pipe2dmem_wdata_o[8]}]  \
  [get_ports {pipe2dmem_wdata_o[7]}]  \
  [get_ports {pipe2dmem_wdata_o[6]}]  \
  [get_ports {pipe2dmem_wdata_o[5]}]  \
  [get_ports {pipe2dmem_wdata_o[4]}]  \
  [get_ports {pipe2dmem_wdata_o[3]}]  \
  [get_ports {pipe2dmem_wdata_o[2]}]  \
  [get_ports {pipe2dmem_wdata_o[1]}]  \
  [get_ports {pipe2dmem_wdata_o[0]}]  \
  [get_ports clkout] ]
group_path -weight 1.000000 -name cg_enable_group_clk -through [list \
  [get_pins RC_CG_HIER_INST0/enable]  \
  [get_pins RC_CG_HIER_INST0/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST1/enable]  \
  [get_pins RC_CG_HIER_INST1/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST2/enable]  \
  [get_pins RC_CG_HIER_INST2/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST3/enable]  \
  [get_pins RC_CG_HIER_INST3/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST4/enable]  \
  [get_pins RC_CG_HIER_INST4/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST5/enable]  \
  [get_pins RC_CG_HIER_INST5/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST6/enable]  \
  [get_pins RC_CG_HIER_INST6/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST7/enable]  \
  [get_pins RC_CG_HIER_INST7/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST8/enable]  \
  [get_pins RC_CG_HIER_INST8/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST9/enable]  \
  [get_pins RC_CG_HIER_INST9/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST10/enable]  \
  [get_pins RC_CG_HIER_INST10/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST11/enable]  \
  [get_pins RC_CG_HIER_INST11/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST12/enable]  \
  [get_pins RC_CG_HIER_INST12/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST13/enable]  \
  [get_pins RC_CG_HIER_INST13/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST14/enable]  \
  [get_pins RC_CG_HIER_INST14/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST0/enable]  \
  [get_pins RC_CG_HIER_INST0/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST1/enable]  \
  [get_pins RC_CG_HIER_INST1/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST2/enable]  \
  [get_pins RC_CG_HIER_INST2/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST3/enable]  \
  [get_pins RC_CG_HIER_INST3/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST4/enable]  \
  [get_pins RC_CG_HIER_INST4/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST5/enable]  \
  [get_pins RC_CG_HIER_INST5/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST6/enable]  \
  [get_pins RC_CG_HIER_INST6/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST7/enable]  \
  [get_pins RC_CG_HIER_INST7/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST8/enable]  \
  [get_pins RC_CG_HIER_INST8/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST9/enable]  \
  [get_pins RC_CG_HIER_INST9/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST10/enable]  \
  [get_pins RC_CG_HIER_INST10/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST11/enable]  \
  [get_pins RC_CG_HIER_INST11/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST12/enable]  \
  [get_pins RC_CG_HIER_INST12/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST13/enable]  \
  [get_pins RC_CG_HIER_INST13/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST14/enable]  \
  [get_pins RC_CG_HIER_INST14/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST0/enable]  \
  [get_pins RC_CG_HIER_INST0/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST1/enable]  \
  [get_pins RC_CG_HIER_INST1/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST2/enable]  \
  [get_pins RC_CG_HIER_INST2/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST3/enable]  \
  [get_pins RC_CG_HIER_INST3/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST4/enable]  \
  [get_pins RC_CG_HIER_INST4/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST5/enable]  \
  [get_pins RC_CG_HIER_INST5/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST6/enable]  \
  [get_pins RC_CG_HIER_INST6/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST7/enable]  \
  [get_pins RC_CG_HIER_INST7/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST8/enable]  \
  [get_pins RC_CG_HIER_INST8/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST9/enable]  \
  [get_pins RC_CG_HIER_INST9/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST10/enable]  \
  [get_pins RC_CG_HIER_INST10/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST11/enable]  \
  [get_pins RC_CG_HIER_INST11/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST12/enable]  \
  [get_pins RC_CG_HIER_INST12/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST13/enable]  \
  [get_pins RC_CG_HIER_INST13/RC_CGIC_INST/E]  \
  [get_pins RC_CG_HIER_INST14/enable]  \
  [get_pins RC_CG_HIER_INST14/RC_CGIC_INST/E] ]
set_clock_gating_check -setup 0.0 
