Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 17:56:28 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Real_Top_timing_summary_routed.rpt -pb Real_Top_timing_summary_routed.pb -rpx Real_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Real_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (110)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (139)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_Uart_rx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_Uart_rx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_Uart_rx/bit_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_Uart_rx/bit_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_Uart_rx/bit_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_Module/U_Uart_FSM/U_Uart_rx/tick_count_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_StopWatch/U_Btn_Clear_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_StopWatch/U_Btn_Hour_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_StopWatch/U_Btn_Min_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_StopWatch/U_Btn_Run_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_StopWatch/U_Btn_Sec_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Top_StopWatch/U_Btn_Start_DB/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (110)
--------------------------------------------------
 There are 110 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.641        0.000                      0                  528        0.089        0.000                      0                  528        3.750        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.641        0.000                      0                  528        0.089        0.000                      0                  528        3.750        0.000                       0                   329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.145ns (28.647%)  route 2.852ns (71.353%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.554     5.075    U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.478     5.553 r  U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.837     6.390    U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg_reg_n_0_[8]
    SLICE_X50Y28         LUT4 (Prop_lut4_I2_O)        0.301     6.691 r  U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_6/O
                         net (fo=1, routed)           0.427     7.118    U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_6_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.242 r  U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.378     7.621    U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.745 r  U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          0.625     8.370    U_Top_StopWatch/U_Stopwatch/clk_reg_reg
    SLICE_X49Y27         LUT4 (Prop_lut4_I2_O)        0.118     8.488 r  U_Top_StopWatch/U_Stopwatch/count_reg[1]_i_1__9/O
                         net (fo=1, routed)           0.585     9.072    U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]_1[1]
    SLICE_X51Y27         FDCE                                         r  U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.438    14.779    U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg_reg[1]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)       -0.305    14.713    U_Top_StopWatch/U_StopWatch_dp/U_CLK_Div/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 U_Top_Module/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_TX/U_FIFO_CU/empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.046ns (26.672%)  route 2.876ns (73.328%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.551     5.072    U_Top_Module/U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  U_Top_Module/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478     5.550 r  U_Top_Module/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.834     6.384    U_Top_Module/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.295     6.679 r  U_Top_Module/U_FIFO_TX/U_FIFO_CU/empty_reg_i_3/O
                         net (fo=1, routed)           0.713     7.393    U_Top_Module/U_FIFO_TX/U_FIFO_CU/empty_reg_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.517 r  U_Top_Module/U_FIFO_TX/U_FIFO_CU/empty_reg_i_2/O
                         net (fo=1, routed)           0.757     8.273    U_Top_Module/U_FIFO_TX/U_FIFO_CU/empty_next0__6
    SLICE_X38Y30         LUT5 (Prop_lut5_I0_O)        0.149     8.422 r  U_Top_Module/U_FIFO_TX/U_FIFO_CU/empty_reg_i_1/O
                         net (fo=1, routed)           0.572     8.994    U_Top_Module/U_FIFO_TX/U_FIFO_CU/empty_reg_i_1_n_0
    SLICE_X38Y30         FDPE                                         r  U_Top_Module/U_FIFO_TX/U_FIFO_CU/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.434    14.775    U_Top_Module/U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X38Y30         FDPE                                         r  U_Top_Module/U_FIFO_TX/U_FIFO_CU/empty_reg_reg/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y30         FDPE (Setup_fdpe_C_D)       -0.247    14.768    U_Top_Module/U_FIFO_TX/U_FIFO_CU/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_StopWatch/U_Btn_Sec_DB/r_1khz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.069ns (27.768%)  route 2.781ns (72.232%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.549     5.070    U_Top_StopWatch/U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/Q
                         net (fo=2, routed)           1.258     6.748    U_Top_StopWatch/U_Btn_Sec_DB/counter_reg_n_0_[16]
    SLICE_X41Y20         LUT5 (Prop_lut5_I2_O)        0.324     7.072 f  U_Top_StopWatch/U_Btn_Sec_DB/counter[16]_i_3__4/O
                         net (fo=1, routed)           0.433     7.505    U_Top_StopWatch/U_Btn_Sec_DB/counter[16]_i_3__4_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I4_O)        0.326     7.831 r  U_Top_StopWatch/U_Btn_Sec_DB/counter[16]_i_2__4/O
                         net (fo=17, routed)          1.089     8.920    U_Top_StopWatch/U_Btn_Sec_DB/r_1khz
    SLICE_X40Y22         FDCE                                         r  U_Top_StopWatch/U_Btn_Sec_DB/r_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.433    14.774    U_Top_StopWatch/U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X40Y22         FDCE                                         r  U_Top_StopWatch/U_Btn_Sec_DB/r_1khz_reg/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y22         FDCE (Setup_fdce_C_D)       -0.103    14.910    U_Top_StopWatch/U_Btn_Sec_DB/r_1khz_reg
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.193ns (30.082%)  route 2.773ns (69.918%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.549     5.070    U_Top_StopWatch/U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.419     5.489 f  U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/Q
                         net (fo=2, routed)           1.258     6.748    U_Top_StopWatch/U_Btn_Sec_DB/counter_reg_n_0_[16]
    SLICE_X41Y20         LUT5 (Prop_lut5_I2_O)        0.324     7.072 r  U_Top_StopWatch/U_Btn_Sec_DB/counter[16]_i_3__4/O
                         net (fo=1, routed)           0.433     7.505    U_Top_StopWatch/U_Btn_Sec_DB/counter[16]_i_3__4_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I4_O)        0.326     7.831 f  U_Top_StopWatch/U_Btn_Sec_DB/counter[16]_i_2__4/O
                         net (fo=17, routed)          1.081     8.912    U_Top_StopWatch/U_Btn_Sec_DB/r_1khz
    SLICE_X41Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.036 r  U_Top_StopWatch/U_Btn_Sec_DB/counter[14]_i_1__4/O
                         net (fo=1, routed)           0.000     9.036    U_Top_StopWatch/U_Btn_Sec_DB/counter[14]
    SLICE_X41Y22         FDCE                                         r  U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.433    14.774    U_Top_StopWatch/U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[14]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X41Y22         FDCE (Setup_fdce_C_D)        0.031    15.066    U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.221ns (30.572%)  route 2.773ns (69.428%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.549     5.070    U_Top_StopWatch/U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.419     5.489 f  U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/Q
                         net (fo=2, routed)           1.258     6.748    U_Top_StopWatch/U_Btn_Sec_DB/counter_reg_n_0_[16]
    SLICE_X41Y20         LUT5 (Prop_lut5_I2_O)        0.324     7.072 r  U_Top_StopWatch/U_Btn_Sec_DB/counter[16]_i_3__4/O
                         net (fo=1, routed)           0.433     7.505    U_Top_StopWatch/U_Btn_Sec_DB/counter[16]_i_3__4_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I4_O)        0.326     7.831 f  U_Top_StopWatch/U_Btn_Sec_DB/counter[16]_i_2__4/O
                         net (fo=17, routed)          1.081     8.912    U_Top_StopWatch/U_Btn_Sec_DB/r_1khz
    SLICE_X41Y22         LUT2 (Prop_lut2_I0_O)        0.152     9.064 r  U_Top_StopWatch/U_Btn_Sec_DB/counter[16]_i_1__4/O
                         net (fo=1, routed)           0.000     9.064    U_Top_StopWatch/U_Btn_Sec_DB/counter[16]
    SLICE_X41Y22         FDCE                                         r  U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.433    14.774    U_Top_StopWatch/U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X41Y22         FDCE (Setup_fdce_C_D)        0.075    15.110    U_Top_StopWatch/U_Btn_Sec_DB/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.090ns (28.080%)  route 2.792ns (71.920%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.545     5.066    U_Top_StopWatch/U_Btn_Clear_DB/clk_IBUF_BUFG
    SLICE_X39Y24         FDCE                                         r  U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.419     5.485 r  U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.360    U_Top_StopWatch/U_Btn_Clear_DB/counter_reg_n_0_[12]
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.299     6.659 r  U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.403     7.062    U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_5__0_n_0
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.186 r  U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.263     7.449    U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_4__0_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.251     8.824    U_Top_StopWatch/U_Btn_Clear_DB/r_1khz
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  U_Top_StopWatch/U_Btn_Clear_DB/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.948    U_Top_StopWatch/U_Btn_Clear_DB/counter[14]
    SLICE_X37Y25         FDCE                                         r  U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.428    14.769    U_Top_StopWatch/U_Btn_Clear_DB/clk_IBUF_BUFG
    SLICE_X37Y25         FDCE                                         r  U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[14]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y25         FDCE (Setup_fdce_C_D)        0.029    15.023    U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.116ns (28.559%)  route 2.792ns (71.441%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.545     5.066    U_Top_StopWatch/U_Btn_Clear_DB/clk_IBUF_BUFG
    SLICE_X39Y24         FDCE                                         r  U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.419     5.485 r  U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.360    U_Top_StopWatch/U_Btn_Clear_DB/counter_reg_n_0_[12]
    SLICE_X39Y24         LUT4 (Prop_lut4_I0_O)        0.299     6.659 r  U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.403     7.062    U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_5__0_n_0
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.186 r  U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.263     7.449    U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_4__0_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.573 f  U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.251     8.824    U_Top_StopWatch/U_Btn_Clear_DB/r_1khz
    SLICE_X37Y25         LUT2 (Prop_lut2_I0_O)        0.150     8.974 r  U_Top_StopWatch/U_Btn_Clear_DB/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     8.974    U_Top_StopWatch/U_Btn_Clear_DB/counter[16]
    SLICE_X37Y25         FDCE                                         r  U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.428    14.769    U_Top_StopWatch/U_Btn_Clear_DB/clk_IBUF_BUFG
    SLICE_X37Y25         FDCE                                         r  U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[16]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y25         FDCE (Setup_fdce_C_D)        0.075    15.069    U_Top_StopWatch/U_Btn_Clear_DB/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.952ns (24.771%)  route 2.891ns (75.229%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.553     5.074    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.387    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X51Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.511 r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.441     6.952    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.076 r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.645     7.722    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.846 f  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          0.948     8.793    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.917 r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.917    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[14]
    SLICE_X51Y24         FDCE                                         r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.435    14.776    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y24         FDCE (Setup_fdce_C_D)        0.029    15.044    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.952ns (24.784%)  route 2.889ns (75.216%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.553     5.074    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 f  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.387    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X51Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.511 r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.441     6.952    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.076 r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.645     7.722    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.846 f  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          0.946     8.791    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X51Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.915 r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.915    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[15]
    SLICE_X51Y24         FDCE                                         r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.435    14.776    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X51Y24         FDCE (Setup_fdce_C_D)        0.031    15.046    U_Top_StopWatch/U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 U_Top_StopWatch/U_Btn_Hour_DB/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_StopWatch/U_Btn_Hour_DB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.090ns (28.351%)  route 2.755ns (71.649%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.549     5.070    U_Top_StopWatch/U_Btn_Hour_DB/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  U_Top_StopWatch/U_Btn_Hour_DB/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.419     5.489 r  U_Top_StopWatch/U_Btn_Hour_DB/counter_reg[12]/Q
                         net (fo=2, routed)           0.802     6.291    U_Top_StopWatch/U_Btn_Hour_DB/counter_reg_n_0_[12]
    SLICE_X40Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.590 r  U_Top_StopWatch/U_Btn_Hour_DB/counter[16]_i_5__1/O
                         net (fo=1, routed)           0.440     7.030    U_Top_StopWatch/U_Btn_Hour_DB/counter[16]_i_5__1_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.154 r  U_Top_StopWatch/U_Btn_Hour_DB/counter[16]_i_4__1/O
                         net (fo=1, routed)           0.430     7.584    U_Top_StopWatch/U_Btn_Hour_DB/counter[16]_i_4__1_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.708 f  U_Top_StopWatch/U_Btn_Hour_DB/counter[16]_i_2__1/O
                         net (fo=17, routed)          1.083     8.791    U_Top_StopWatch/U_Btn_Hour_DB/r_1khz
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.915 r  U_Top_StopWatch/U_Btn_Hour_DB/counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     8.915    U_Top_StopWatch/U_Btn_Hour_DB/counter[14]
    SLICE_X40Y28         FDCE                                         r  U_Top_StopWatch/U_Btn_Hour_DB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.435    14.776    U_Top_StopWatch/U_Btn_Hour_DB/clk_IBUF_BUFG
    SLICE_X40Y28         FDCE                                         r  U_Top_StopWatch/U_Btn_Hour_DB/counter_reg[14]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)        0.031    15.046    U_Top_StopWatch/U_Btn_Hour_DB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.041%)  route 0.273ns (65.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.555     1.438    U_Top_Module/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.273     1.852    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     1.950    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.041%)  route 0.273ns (65.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.555     1.438    U_Top_Module/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.273     1.852    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     1.950    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.041%)  route 0.273ns (65.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.555     1.438    U_Top_Module/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.273     1.852    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     1.950    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.041%)  route 0.273ns (65.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.555     1.438    U_Top_Module/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.273     1.852    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     1.950    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.041%)  route 0.273ns (65.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.555     1.438    U_Top_Module/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.273     1.852    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     1.950    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.041%)  route 0.273ns (65.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.555     1.438    U_Top_Module/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.273     1.852    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     1.950    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.763    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.041%)  route 0.273ns (65.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.555     1.438    U_Top_Module/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.273     1.852    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X38Y31         RAMS32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     1.950    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X38Y31         RAMS32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.763    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.041%)  route 0.273ns (65.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.555     1.438    U_Top_Module/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.273     1.852    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X38Y31         RAMS32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     1.950    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X38Y31         RAMS32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y31         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.763    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.275%)  route 0.281ns (68.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.555     1.438    U_Top_Module/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.128     1.566 r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.281     1.847    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD1
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     1.950    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.708    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.275%)  route 0.281ns (68.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.555     1.438    U_Top_Module/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.128     1.566 r  U_Top_Module/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[1]/Q
                         net (fo=22, routed)          0.281     1.847    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD1
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     1.950    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X38Y31         RAMD32                                       r  U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y31         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.708    U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y31   U_Top_Module/U_Data_Save/data_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y31   U_Top_Module/U_Data_Save/data_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y31   U_Top_Module/U_Data_Save/data_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y31   U_Top_Module/U_Data_Save/data_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y31   U_Top_Module/U_Data_Save/data_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y31   U_Top_Module/U_Data_Save/data_reg_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y31   U_Top_Module/U_Data_Save/data_reg_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y31   U_Top_Module/U_Data_Save/data_reg_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X38Y30   U_Top_Module/U_FIFO_RX/U_FIFO_CU/empty_reg_reg_inv/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y31   U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK



