J. Barnat , L. Brim , Petr Ročkai, Scalable multi-core LTL model-checking, Proceedings of the 14th international SPIN conference on Model checking software, July 01-03, 2007, Berlin, Germany
Baumgartner, J., Mony, H., Paruthi, V., Kanzelman, R., and Janssen, G. 2006. Scalable sequential equivalence checking across arbitrary design transformations. In Proceedings of the 24th International Conference on Computer Design (ICCD'06).
Biere, A. 2010. Lingeling, Plingeling, PicoSAT and PrecoSAT as SAT Race 2010. Tech. rep., Johannes Kepler University, Linz, Austria. Aug.
A. Biere , A. Cimatti , E. M. Clarke , M. Fujita , Y. Zhu, Symbolic model checking using SAT procedures instead of BDDs, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.317-320, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309942]
Biere, A. and Claessen, K. L. 2010. The hardware model checking competition webpage. http://fmv.jku.at/hwmcc10.
Biere, A. and Claessen, K. L. 2011. The hardware model checking competition webpage. http://fmv.jku.at/hwmcc11.
Biere, A. and Jussila, T. 2007. The hardware model checking competition webpage. http://fmv.jku.at/hwmcc07.
Biere, A. and Jussila, T. 2008. The hardware model checking competition webpage. http://fmv.jku.at/hwmcc08.
Per Bjesse , Koen Claessen, SAT-Based Verification without State Space Traversal, Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design, p.372-389, November 01-03, 2000
Lucas Bordeaux , Youssef Hamadi , Horst Samulowitz, Experiments with massively parallel constraint solving, Proceedings of the 21st international jont conference on Artifical intelligence, p.443-448, July 11-17, 2009, Pasadena, California, USA
Bradley, A. 2010. IC3: SAT-based model checking without unrolling. http://ecee.colorado.edu/∼bradleya/ic3/.
Robert Brayton , Alan Mishchenko, ABC: an academic industrial-strength verification tool, Proceedings of the 22nd international conference on Computer Aided Verification, July 15-19, 2010, Edinburgh, UK[doi>10.1007/978-3-642-14295-6_5]
G. Cabodi , P. Camurati , L. Garcia , M. Murciano , S. Nocco , S. Quer, Trading-off SAT search and variable quantifications for effective unbounded model checking, Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, p.1-8, November 17-20, 2008, Portland, Oregon
G. Cabodi , P. Camurati , M. Murciano, Automated abstraction by incremental refinement in interpolant-based model checking, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Cabodi, G., Camurati, P., and Quer, S. 1994. Detecting hard faults with combined approximate forward/backward symbolic techniques. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'94). 25--30.
Gianpiero Cabodi , Luz Amanda Garcia , Marco Murciano , Sergio Nocco , Stefano Quer, Partitioning interpolant-based verification for effective unbounded model checking, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.382-395, March 2010[doi>10.1109/TCAD.2010.2041847]
Gianpiero Cabodi , Marco Murciano , Sergio Nocco , Stefano Quer, Stepping forward with interpolants in unbounded model checking, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233661]
Gianpiero Cabodi , Marco Murciano , Sergio Nocco , Stefano Quer, Boosting interpolation with dynamic localized abstraction and redundancy removal, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-20, January 2008[doi>10.1145/1297666.1297669]
Cabodi, G. and Nocco, S. 2011. Optimized model checking of multiple properties. In Proceedings of the Design Automation & Test in Europe Conference. IEEE Computer Society.
Gianpiero Cabodi , Sergio Nocco , Stefano Quer, Strengthening model checking techniques with inductive invariants, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.154-158, January 2009[doi>10.1109/TCAD.2008.2009147]
Gianpiero Cabodi , Sergio Nocco , Stefano Quer, Benchmarking a model checker for algorithmic improvements and tuning for performance, Formal Methods in System Design, v.39 n.2, p.205-227, October   2011[doi>10.1007/s10703-011-0123-3]
Hana Chockler , Alexander Ivrii , Arie Matsliah , Shiri Moran , Ziv Nevo, Incremental formal verification of hardware, Proceedings of the International Conference on Formal Methods in Computer-Aided Design, p.135-143, October 30-November 02, 2011, Austin, Texas
Wahid Chrabakh , Rich Wolski, GridSAT: A Chaff-based Distributed SAT Solver for the Grid, Proceedings of the 2003 ACM/IEEE conference on Supercomputing, p.37, November 15-21, 2003, Phoenix, AZ, USA[doi>10.1145/1048935.1050188]
Eén, N. and Sörensson, N. 2003. Temporal induction by incremental SAT solving. Electron. Notes Theore. Comput. Sci. 89, 4, 543--560.
Feldman, Y., Darshovitz, N., and Hanna, Z. 2005. Parallel multithreaded satisfiability solver: Design and implementation. Electron. Notes Theor. Comput. Sci. 128, 3, Elsevier, 75--90.
Long Guo , Youssef Hamadi , Said Jabbour , Lakhdar Sais, Diversification and intensification in parallel SAT solving, Proceedings of the 16th international conference on Principles and practice of constraint programming, September 06-10, 2010, St. Andrews, Scotland
Hamadi, Y., Jabbour, S., and Sais, L. 2009. ManySAT: A parallel SAT solver. Int. J. Satisfiability, Boolean Mode. Computat. (JSAT) 6, 245--262.
Tamir Heyman , Danny Geist , Orna Grumberg , Assaf Schuster, A Scalable Parallel Algorithm for Reachability Analysis of Very Large Circuits, Formal Methods in System Design, v.21 n.3, p.317-338, November 2002[doi>10.1023/A:1020373206491]
Huberman, B., Lukose, R., and Hogg, T. 1997. An economics approach to hard computational problems. Science 275, 5296 (Jan.), 51--54.
Matthew Lewis , Tobias Schubert , Bernd Becker, Multithreaded SAT Solving, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.926-931, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358108]
McMillan, K. L. 2003. Interpolation and SAT-based model checking. In Proceedings of the 15th International Conference on Computer Aided Verification, W. A. Hunt, Jr. and F. Somenzi, Eds. Lecture Notes Computer Science, vol. 2725, Springer, Berlin Heidelberg, 1--13.
Mishchenko, A. 2005. ABC: A system for sequential synthesis and verification, http://www.eecs.berkeley.edu/∼alanmi/abc/.
Mony, H., Baumgartner, J., Paruthi, V., Kanzelman, R., and Kuehlmann, A. 2004. Scalable automated verification via expert-system guided transformations. In Proceedings of the 5th International Conference on Formal Methods in Computer-Aided Design. Lecture Notes Computer Science, vol. 3312, Springer, Berlin Heidelberg, 159--173.
Mary Sheeran , Satnam Singh , Gunnar Stålmarck, Checking Safety Properties Using Induction and a SAT-Solver, Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design, p.108-125, November 01-03, 2000
Sinz, C., Blochinger, W., and Kuchlin, W. 2001. PaSAT - Parallel SAT-checking with lemma exchange: Implementatio and application. In Proceedings of the International Conference on Theory and Applications of Satisfiability Testing (SAT'01).
Sterin, B., Een, N., Mishchenko, A., and Brayton, R. K. 2011. The benefit of concurrency in model checking. In Proceedings of the International Workshop on Logic Synthesis.
Tony Stornetta , Forrest Brewer, Implementation of an efficient parallel BDD package, Proceedings of the 33rd annual Design Automation Conference, p.641-644, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240639]
Wieringa, S., Niemenmaa, M., and Heljanko, K. 2009. Tarmo: A framework for parallelized bounded model checking. In Proceedings of the 8th International Workshop on Parallel and Distributed Methods in verifiCation (PDMC'09), L. Brim and J. van der Pol, Eds. Electronic Proceedings in Theoretical Computer Science, vol. 14. Elsevier, 62--76.
Bwolen Yang , David R. O'Hallaron, Parallel breadth-first BDD construction, ACM SIGPLAN Notices, v.32 n.7, p.145-156, July 1997[doi>10.1145/263767.263784]
