txdac_ctrl0
'''''''''''

.. _table_dac_txdac_ctrl0:
.. table:: txdac_ctrl0, Offset Address: 0x000
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_txdac_en         | R/W   | audio dac enable       | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_i2s_rx_en        | R/W   | audio dac i2s output   | 0x0  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:2 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

txdac_ctrl1
'''''''''''

.. _table_dac_txdac_ctrl1:
.. table:: txdac_ctrl1, Offset Address: 0x004
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 1:0  | reg_txdac_cic_opt    | R/W   | CIC decimation filter  | 0x0  |
	|      |                      |       | option                 |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0: upsample ratio 64   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: upsample ratio 128  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2: upsample ratio 256  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 3: upsample ratio 512  |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:4  | reg_txdac_dem_type   | R/W   | DEM TYPE               | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | 0:rotation             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: min cell switching  |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2/3: thermal code      |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 8    | reg_txdac_dsm_opt    | R/W   | DSM order option       | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 0: order2              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: order1              |      |
	+------+----------------------+-------+------------------------+------+
	| 9    | reg_txdac_zcd_en     | R/W   | enable zero corssing   | 0x0  |
	|      |                      |       | function               |      |
	|      |                      |       | move from reg_spare0   |      |
	+------+----------------------+-------+------------------------+------+
	| 10   | r\                   | R/W   | FSM trigger source     | 0x1  |
	|      | eg_txdac_fsm_src_sel |       |                        |      |
	|      |                      |       | 0: i2s1_vld            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 1: i2s0_vld            |      |
	+------+----------------------+-------+------------------------+------+
	| 11   | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 14:12| reg_txdac_dither_opt | R/W   | Dither option          | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 0: disable             |      |
	|      |                      |       |                        |      |
	|      |                      |       | others: weight =       |      |
	|      |                      |       | LSB/(2^(n-1))          |      |
	+------+----------------------+-------+------------------------+------+
	| 31:15| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

txdac_status
''''''''''''

.. _table_dac_txdac_status:
.. table:: txdac_status, Offset Address: 0x008
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | reg_txdac_fsm        | RO    | DAC main fsm state     |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 6:4  | reg_txdac_afe_fsm    | RO    | DAC AFE fsm state      |      |
	+------+----------------------+-------+------------------------+------+
	| 7    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 16:8 | reg_txdac_gain0      | RO    | DAC L-channel gain     |      |
	+------+----------------------+-------+------------------------+------+
	| 19:17| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 28:20| reg_txdac_gain1      | RO    | DAC R-channel gain     |      |
	+------+----------------------+-------+------------------------+------+
	| 31:29| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

txdac_afe0
''''''''''

.. _table_dac_txdac_afe0:
.. table:: txdac_afe0, Offset Address: 0x00c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 5:0  | re\                  | R/W   | DAC AFE initialize     | 0x28 |
	|      | g_txdac_init_dly_cnt |       | delay, min>2us         |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | reg_txdac_value_tick | R/W   | DAC AFE tick value for | 0x0  |
	|      |                      |       | initialize/stop value  |      |
	|      |                      |       | ramp                   |      |
	+------+----------------------+-------+------------------------+------+
	| 27:16| reg_txdac_gain_tick  | R/W   | DAC AFE tick value for | 0x800|
	|      |                      |       | gain ramp              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:28| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

txdac_afe1
''''''''''

.. _table_dac_txdac_afe1:
.. table:: txdac_afe1, Offset Address: 0x010
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 8:0  | reg_txdac_gain_ub_0  | R/W   | channel 0, L-channel,  | 0xff |
	|      |                      |       | DAC gain upper bound   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0x00: gain=0           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0xff: gain=1-2^(-8),   |      |
	|      |                      |       | default value to       |      |
	|      |                      |       | prevent DSM overflow   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0x100: gain=1          |      |
	+------+----------------------+-------+------------------------+------+
	| 15:9 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 24:16| reg_txdac_gain_ub_1  | R/W   | channel 1, R-channel,  | 0xff |
	|      |                      |       | DAC gain upper bound   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0x00: gain=0           |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0xff: gain=1-2^(-8),   |      |
	|      |                      |       | default value to       |      |
	|      |                      |       | prevent DSM overflow   |      |
	|      |                      |       |                        |      |
	|      |                      |       | 0x100: gain=1          |      |
	+------+----------------------+-------+------------------------+------+
	| 27:25| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 28   | reg_txdac_ramp_bp    | R/W   | bypass initial ramp    | 0x0  |
	|      |                      |       | procedure              |      |
	+------+----------------------+-------+------------------------+------+
	| 31:29| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

txdac_ana0
''''''''''

.. _table_dac_txdac_ana0:
.. table:: txdac_ana0, Offset Address: 0x020
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_addi_txdac       | R/W   | na                     | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 3:1  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:4  | reg_tsel_txdac       | R/W   | 2'b00: NA              | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01: VCM             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b10: VDD15A          |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b11: undefined       |      |
	+------+----------------------+-------+------------------------+------+
	| 7:6  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 9:8  | reg_vsel_txdac       | R/W   | 1.5V LDO output        | 0x3  |
	|      |                      |       | selection              |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b00:1.35V            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b01:1.4V             |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b10:1.45V            |      |
	|      |                      |       |                        |      |
	|      |                      |       | 2'b11:1.5V             |      |
	+------+----------------------+-------+------------------------+------+
	| 31:10| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

txdac_ana1
''''''''''

.. _table_dac_txdac_ana1:
.. table:: txdac_ana1, Offset Address: 0x024
	:widths: 1 3 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | re\                  | R/W   | DA_EN_TXDAC overwrite  | 0x0  |
	|      | g_da_en_txdac_ow_val |       | value                  |      |
	+------+----------------------+-------+------------------------+------+
	| 1    | reg_da\              | R/W   | DA_END2US_TXDAC        | 0x0  |
	|      | _end2us_txdac_ow_val |       | overwrite value        |      |
	+------+----------------------+-------+------------------------+------+
	| 15:2 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 16   | r\                   | R/W   | DA_EN_TXDAC overwrite  | 0x0  |
	|      | eg_da_en_txdac_ow_en |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 17   | reg_d\               | R/W   | DA_END2US_TXDAC        | 0x0  |
	|      | a_end2us_txdac_ow_en |       | overwrite enable       |      |
	+------+----------------------+-------+------------------------+------+
	| 31:18| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
