// Seed: 1632094207
module module_0 (
    input uwire module_0,
    output wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wire id_4,
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wand id_8,
    input wand id_9,
    output uwire id_10
);
  always @(negedge 1) if (1) disable id_12;
  reg id_13;
  always @(posedge 1 or 1'h0) id_13 <= 1 ? 1 : id_13 ? id_9 - id_3++ : id_0 ? 1 : 1 == 1;
  wire id_14;
  wire id_15 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd60,
    parameter id_9  = 32'd52
) (
    input wand id_0,
    output supply0 id_1
);
  uwire id_3, id_4 = 1, id_5, id_6 = id_6;
  wire id_7;
  module_0(
      id_0, id_1, id_0, id_1, id_1, id_0, id_0, id_0, id_0, id_0, id_1
  );
  wire id_8;
  defparam id_9.id_10 = id_9;
endmodule
