make sim - create bitstream, simulate verilog, analyze output

Currently does not work
