verilog xil_defaultlib  \
"../../../../fpga_top.srcs/sources_1/ip/tdp_ram_512x32/sim/tdp_ram_512x32.v" \

verilog xil_defaultlib "glbl.v"

nosort
