{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@323:338@HdlStmProcess", "  if (dest_burst_valid == 1'b1 && dest_burst_ready == 1'b1) begin\n    dest_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN] <= burst_len_mem[dest_id_reduced_next];\n  end\nend\n\nalways @(posedge dest_clk) begin\n  if (dest_burst_ready == 1'b1) begin\n    dest_id <= dest_id_next;\n    dest_id_reduced_msb <= dest_id_reduced_msb_next;\n  end\nend\n\nalways @(posedge dest_clk) begin\n  if (dest_reset == 1'b1 || dest_last_beat == 1'b1) begin\n    dest_beat_counter <= 'h00;\n  end else if (dest_beat == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@317:331", "    dest_id_next <= dest_id_next_inc;\n    dest_id_reduced_msb_next <= ^dest_id_next_inc[ID_WIDTH-1-:2];\n  end\nend\n\nalways @(posedge dest_clk) begin\n  if (dest_burst_valid == 1'b1 && dest_burst_ready == 1'b1) begin\n    dest_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN] <= burst_len_mem[dest_id_reduced_next];\n  end\nend\n\nalways @(posedge dest_clk) begin\n  if (dest_burst_ready == 1'b1) begin\n    dest_id <= dest_id_next;\n    dest_id_reduced_msb <= dest_id_reduced_msb_next;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@307:325", "  end\nend\n\nassign dest_id_next_inc = inc_id(dest_id_next);\n\nalways @(posedge dest_clk) begin\n  if (dest_reset == 1'b1) begin\n    dest_id_next <= 'h00;\n    dest_id_reduced_msb_next <= 1'b0;\n  end else if (dest_burst_valid == 1'b1 && dest_burst_ready == 1'b1) begin\n    dest_id_next <= dest_id_next_inc;\n    dest_id_reduced_msb_next <= ^dest_id_next_inc[ID_WIDTH-1-:2];\n  end\nend\n\nalways @(posedge dest_clk) begin\n  if (dest_burst_valid == 1'b1 && dest_burst_ready == 1'b1) begin\n    dest_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN] <= burst_len_mem[dest_id_reduced_next];\n  end\n"]], "Diff Content": {"Delete": [[328, "always @(posedge dest_clk) begin\n"], [329, "  if (dest_burst_ready == 1'b1) begin\n"], [330, "    dest_id <= dest_id_next;\n"], [331, "    dest_id_reduced_msb <= dest_id_reduced_msb_next;\n"], [333, "end\n"]], "Add": [[331, "  /*\n"], [331, "   * The output register of the memory creates a extra clock cycle of latency on\n"], [331, "   * the data path. We need to handle this more the handshaking signals. If data\n"], [331, "   * is available in the memory it will be available one clock cycle later in the\n"], [331, "   * output register.\n"], [331, "   */\n"], [331, "  always @(posedge dest_clk) begin\n"], [331, "    if (dest_reset == 1'b1) begin\n"], [331, "      dest_mem_data_valid <= 1'b0;\n"], [331, "    end else if (dest_valid == 1'b1) begin\n"], [331, "      dest_mem_data_valid <= 1'b1;\n"], [331, "    end else if (dest_mem_data_ready == 1'b1) begin\n"], [331, "      dest_mem_data_valid <= 1'b0;\n"], [331, "    end\n"]]}}