ROMc.v,verilog,xil_defaultlib,../../../../01_Test.gen/sources_1/ip/ROMc/sim/ROMc.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
