// This is a generated file. Use and modify at your own risk.
//////////////////////////////////////////////////////////////////////////////// 
// default_nettype of none prevents implicit wire declaration.
`default_nettype none
`timescale 1 ns / 1 ps
// Top level of the kernel. Do not modify module name, parameters or ports.
module ${MM_KERNEL_NAME} #(
  parameter integer C_S_AXI_CONTROL_ADDR_WIDTH = 12 ,
  parameter integer C_S_AXI_CONTROL_DATA_WIDTH = 32 ,
  parameter integer C_M00_AXI_ADDR_WIDTH       = 64 ,
  parameter integer C_M00_AXI_DATA_WIDTH       = 512,
  parameter integer C_M01_AXI_ADDR_WIDTH       = 64 ,
  parameter integer C_M01_AXI_DATA_WIDTH       = 512,
  parameter integer C_M02_AXI_ADDR_WIDTH       = 64 ,
  parameter integer C_M02_AXI_DATA_WIDTH       = 512
)
(
  // System Signals
  input  wire                                    ap_clk               ,
  input  wire                                    ap_rst_n             , 
  //  Note: A minimum subset of AXI4 memory mapped signals are declared.  AXI
  // signals omitted from these interfaces are automatically inferred with the
  // optimal values for Xilinx SDx systems.  This allows Xilinx AXI4 Interconnects
  // within the system to be optimized by removing logic for AXI4 protocol
  // features that are not necessary. When adapting AXI4 masters within the RTL
  // kernel that have signals not declared below, it is suitable to add the
  // signals to the declarations below to connect them to the AXI4 Master.
  // 
  // List of ommited signals - effect
  // -------------------------------
  // ID - Transaction ID are used for multithreading and out of order
  // transactions.  This increases complexity. This saves logic and increases Fmax
  // in the system when ommited.
  // SIZE - Default value is log2(data width in bytes). Needed for subsize bursts.
  // This saves logic and increases Fmax in the system when ommited.
  // BURST - Default value (0b01) is incremental.  Wrap and fixed bursts are not
  // recommended. This saves logic and increases Fmax in the system when ommited.
  // LOCK - Not supported in AXI4
  // CACHE - Default value (0b0011) allows modifiable transactions. No benefit to
  // changing this.
  // PROT - Has no effect in SDx systems.
  // QOS - Has no effect in SDx systems.
  // REGION - Has no effect in SDx systems.
  // USER - Has no effect in SDx systems.
  // RESP - Not useful in most SDx systems.
  // 
  // AXI4 master interface m00_axi
  output wire                                    m00_axi_awvalid      ,
  input  wire                                    m00_axi_awready      ,
  output wire [C_M00_AXI_ADDR_WIDTH-1:0]         m00_axi_awaddr       ,
  output wire [8-1:0]                            m00_axi_awlen        ,
  output wire                                    m00_axi_wvalid       ,
  input  wire                                    m00_axi_wready       ,
  output wire [C_M00_AXI_DATA_WIDTH-1:0]         m00_axi_wdata        ,
  output wire [C_M00_AXI_DATA_WIDTH/8-1:0]       m00_axi_wstrb        ,
  output wire                                    m00_axi_wlast        ,
  input  wire                                    m00_axi_bvalid       ,
  output wire                                    m00_axi_bready       ,
  output wire                                    m00_axi_arvalid      ,
  input  wire                                    m00_axi_arready      ,
  output wire [C_M00_AXI_ADDR_WIDTH-1:0]         m00_axi_araddr       ,
  output wire [8-1:0]                            m00_axi_arlen        ,
  input  wire                                    m00_axi_rvalid       ,
  output wire                                    m00_axi_rready       ,
  input  wire [C_M00_AXI_DATA_WIDTH-1:0]         m00_axi_rdata        ,
  input  wire                                    m00_axi_rlast        ,
  // AXI4 master interface m01_axi
  output wire                                    m01_axi_awvalid      ,
  input  wire                                    m01_axi_awready      ,
  output wire [C_M01_AXI_ADDR_WIDTH-1:0]         m01_axi_awaddr       ,
  output wire [8-1:0]                            m01_axi_awlen        ,
  output wire                                    m01_axi_wvalid       ,
  input  wire                                    m01_axi_wready       ,
  output wire [C_M01_AXI_DATA_WIDTH-1:0]         m01_axi_wdata        ,
  output wire [C_M01_AXI_DATA_WIDTH/8-1:0]       m01_axi_wstrb        ,
  output wire                                    m01_axi_wlast        ,
  input  wire                                    m01_axi_bvalid       ,
  output wire                                    m01_axi_bready       ,
  output wire                                    m01_axi_arvalid      ,
  input  wire                                    m01_axi_arready      ,
  output wire [C_M01_AXI_ADDR_WIDTH-1:0]         m01_axi_araddr       ,
  output wire [8-1:0]                            m01_axi_arlen        ,
  input  wire                                    m01_axi_rvalid       ,
  output wire                                    m01_axi_rready       ,
  input  wire [C_M01_AXI_DATA_WIDTH-1:0]         m01_axi_rdata        ,
  input  wire                                    m01_axi_rlast        ,
  // AXI4 master interface m02_axi
  output wire                                    m02_axi_awvalid      ,
  input  wire                                    m02_axi_awready      ,
  output wire [C_M02_AXI_ADDR_WIDTH-1:0]         m02_axi_awaddr       ,
  output wire [8-1:0]                            m02_axi_awlen        ,
  output wire                                    m02_axi_wvalid       ,
  input  wire                                    m02_axi_wready       ,
  output wire [C_M02_AXI_DATA_WIDTH-1:0]         m02_axi_wdata        ,
  output wire [C_M02_AXI_DATA_WIDTH/8-1:0]       m02_axi_wstrb        ,
  output wire                                    m02_axi_wlast        ,
  input  wire                                    m02_axi_bvalid       ,
  output wire                                    m02_axi_bready       ,
  output wire                                    m02_axi_arvalid      ,
  input  wire                                    m02_axi_arready      ,
  output wire [C_M02_AXI_ADDR_WIDTH-1:0]         m02_axi_araddr       ,
  output wire [8-1:0]                            m02_axi_arlen        ,
  input  wire                                    m02_axi_rvalid       ,
  output wire                                    m02_axi_rready       ,
  input  wire [C_M02_AXI_DATA_WIDTH-1:0]         m02_axi_rdata        ,
  input  wire                                    m02_axi_rlast        ,
  // AXI4-Lite slave interface
  input  wire                                    s_axi_control_awvalid,
  output wire                                    s_axi_control_awready,
  input  wire [C_S_AXI_CONTROL_ADDR_WIDTH-1:0]   s_axi_control_awaddr ,
  input  wire                                    s_axi_control_wvalid ,
  output wire                                    s_axi_control_wready ,
  input  wire [C_S_AXI_CONTROL_DATA_WIDTH-1:0]   s_axi_control_wdata  ,
  input  wire [C_S_AXI_CONTROL_DATA_WIDTH/8-1:0] s_axi_control_wstrb  ,
  input  wire                                    s_axi_control_arvalid,
  output wire                                    s_axi_control_arready,
  input  wire [C_S_AXI_CONTROL_ADDR_WIDTH-1:0]   s_axi_control_araddr ,
  output wire                                    s_axi_control_rvalid ,
  input  wire                                    s_axi_control_rready ,
  output wire [C_S_AXI_CONTROL_DATA_WIDTH-1:0]   s_axi_control_rdata  ,
  output wire [2-1:0]                            s_axi_control_rresp  ,
  output wire                                    s_axi_control_bvalid ,
  input  wire                                    s_axi_control_bready ,
  output wire [2-1:0]                            s_axi_control_bresp  ,
  output wire                                    interrupt            
);

///////////////////////////////////////////////////////////////////////////////

MatrixMultiplication hls_kernel (
  .s_axi_control_AWVALID(s_axi_control_awvalid),
  .s_axi_control_AWREADY(s_axi_control_awready),
  .s_axi_control_AWADDR(s_axi_control_awaddr),
  .s_axi_control_WVALID(s_axi_control_wvalid),
  .s_axi_control_WREADY(s_axi_control_wready),
  .s_axi_control_WDATA(s_axi_control_wdata),
  .s_axi_control_WSTRB(s_axi_control_wstrb),
  .s_axi_control_ARVALID(s_axi_control_arvalid),
  .s_axi_control_ARREADY(s_axi_control_arready),
  .s_axi_control_ARADDR(s_axi_control_araddr),
  .s_axi_control_RVALID(s_axi_control_rvalid),
  .s_axi_control_RREADY(s_axi_control_rready),
  .s_axi_control_RDATA(s_axi_control_rdata),
  .s_axi_control_RRESP(s_axi_control_rresp),
  .s_axi_control_BVALID(s_axi_control_bvalid),
  .s_axi_control_BREADY(s_axi_control_bready),
  .s_axi_control_BRESP(s_axi_control_bresp),
  .ap_clk(ap_clk),
  .ap_rst_n(ap_rst_n),
  .interrupt(interrupt),
  .m_axi_gmem0_AWVALID(m00_axi_awvalid),
  .m_axi_gmem0_AWREADY(m00_axi_awready),
  .m_axi_gmem0_AWADDR(m00_axi_awaddr),
  // .m_axi_gmem0_AWID(m00_axi_awid),
  .m_axi_gmem0_AWLEN(m00_axi_awlen),
  // .m_axi_gmem0_AWSIZE(m00_axi_awsize),
  // .m_axi_gmem0_AWBURST(m00_axi_awburst),
  // .m_axi_gmem0_AWLOCK(m00_axi_awlock),
  // .m_axi_gmem0_AWCACHE(m00_axi_awcache),
  // .m_axi_gmem0_AWPROT(m00_axi_awprot),
  // .m_axi_gmem0_AWQOS(m00_axi_awqos),
  // .m_axi_gmem0_AWREGION(m00_axi_awregion),
  // .m_axi_gmem0_AWUSER(m00_axi_awuser),
  .m_axi_gmem0_WVALID(m00_axi_wvalid),
  .m_axi_gmem0_WREADY(m00_axi_wready),
  .m_axi_gmem0_WDATA(m00_axi_wdata),
  .m_axi_gmem0_WSTRB(m00_axi_wstrb),
  .m_axi_gmem0_WLAST(m00_axi_wlast),
  // .m_axi_gmem0_WID(m00_axi_wid),
  // .m_axi_gmem0_WUSER(m00_axi_wuser),
  .m_axi_gmem0_ARVALID(m00_axi_arvalid),
  .m_axi_gmem0_ARREADY(m00_axi_arready),
  .m_axi_gmem0_ARADDR(m00_axi_araddr),
  // .m_axi_gmem0_ARID(m00_axi_arid),
  .m_axi_gmem0_ARLEN(m00_axi_arlen),
  // .m_axi_gmem0_ARSIZE(m00_axi_arsize),
  // .m_axi_gmem0_ARBURST(m00_axi_arburst),
  // .m_axi_gmem0_ARLOCK(m00_axi_arlock),
  // .m_axi_gmem0_ARCACHE(m00_axi_arcache),
  // .m_axi_gmem0_ARPROT(m00_axi_arprot),
  // .m_axi_gmem0_ARQOS(m00_axi_arqos),
  // .m_axi_gmem0_ARREGION(m00_axi_arregion),
  // .m_axi_gmem0_ARUSER(m00_axi_aruser),
  .m_axi_gmem0_RVALID(m00_axi_rvalid),
  .m_axi_gmem0_RREADY(m00_axi_rready),
  .m_axi_gmem0_RDATA(m00_axi_rdata),
  .m_axi_gmem0_RLAST(m00_axi_rlast),
  // .m_axi_gmem0_RID(m00_axi_rid),
  // .m_axi_gmem0_RUSER(m00_axi_ruser),
  // .m_axi_gmem0_RRESP(m00_axi_rresp),
  .m_axi_gmem0_BVALID(m00_axi_bvalid),
  .m_axi_gmem0_BREADY(m00_axi_bready),
  // .m_axi_gmem0_BRESP(m00_axi_bresp),
  // .m_axi_gmem0_BID(m00_axi_bid),
  // .m_axi_gmem0_BUSER(m00_axi_buser),
  .m_axi_gmem1_AWVALID(m01_axi_awvalid),
  .m_axi_gmem1_AWREADY(m01_axi_awready),
  .m_axi_gmem1_AWADDR(m01_axi_awaddr),
  // .m_axi_gmem1_AWID(m01_axi_awid),
  .m_axi_gmem1_AWLEN(m01_axi_awlen),
  // .m_axi_gmem1_AWSIZE(m01_axi_awsize),
  // .m_axi_gmem1_AWBURST(m01_axi_awburst),
  // .m_axi_gmem1_AWLOCK(m01_axi_awlock),
  // .m_axi_gmem1_AWCACHE(m01_axi_awcache),
  // .m_axi_gmem1_AWPROT(m01_axi_awprot),
  // .m_axi_gmem1_AWQOS(m01_axi_awqos),
  // .m_axi_gmem1_AWREGION(m01_axi_awregion),
  // .m_axi_gmem1_AWUSER(m01_axi_awuser),
  .m_axi_gmem1_WVALID(m01_axi_wvalid),
  .m_axi_gmem1_WREADY(m01_axi_wready),
  .m_axi_gmem1_WDATA(m01_axi_wdata),
  .m_axi_gmem1_WSTRB(m01_axi_wstrb),
  .m_axi_gmem1_WLAST(m01_axi_wlast),
  // .m_axi_gmem1_WID(m01_axi_wid),
  // .m_axi_gmem1_WUSER(m01_axi_wuser),
  .m_axi_gmem1_ARVALID(m01_axi_arvalid),
  .m_axi_gmem1_ARREADY(m01_axi_arready),
  .m_axi_gmem1_ARADDR(m01_axi_araddr),
  // .m_axi_gmem1_ARID(m01_axi_arid),
  .m_axi_gmem1_ARLEN(m01_axi_arlen),
  // .m_axi_gmem1_ARSIZE(m01_axi_arsize),
  // .m_axi_gmem1_ARBURST(m01_axi_arburst),
  // .m_axi_gmem1_ARLOCK(m01_axi_arlock),
  // .m_axi_gmem1_ARCACHE(m01_axi_arcache),
  // .m_axi_gmem1_ARPROT(m01_axi_arprot),
  // .m_axi_gmem1_ARQOS(m01_axi_arqos),
  // .m_axi_gmem1_ARREGION(m01_axi_arregion),
  // .m_axi_gmem1_ARUSER(m01_axi_aruser),
  .m_axi_gmem1_RVALID(m01_axi_rvalid),
  .m_axi_gmem1_RREADY(m01_axi_rready),
  .m_axi_gmem1_RDATA(m01_axi_rdata),
  .m_axi_gmem1_RLAST(m01_axi_rlast),
  // .m_axi_gmem1_RID(m01_axi_rid),
  // .m_axi_gmem1_RUSER(m01_axi_ruser),
  // .m_axi_gmem1_RRESP(m01_axi_rresp),
  .m_axi_gmem1_BVALID(m01_axi_bvalid),
  .m_axi_gmem1_BREADY(m01_axi_bready),
  // .m_axi_gmem1_BRESP(m01_axi_bresp),
  // .m_axi_gmem1_BID(m01_axi_bid),
  // .m_axi_gmem1_BUSER(m01_axi_buser),
  .m_axi_gmem2_AWVALID(m02_axi_awvalid),
  .m_axi_gmem2_AWREADY(m02_axi_awready),
  .m_axi_gmem2_AWADDR(m02_axi_awaddr),
  // .m_axi_gmem2_AWID(m02_axi_awid),
  .m_axi_gmem2_AWLEN(m02_axi_awlen),
  // .m_axi_gmem2_AWSIZE(m02_axi_awsize),
  // .m_axi_gmem2_AWBURST(m02_axi_awburst),
  // .m_axi_gmem2_AWLOCK(m02_axi_awlock),
  // .m_axi_gmem2_AWCACHE(m02_axi_awcache),
  // .m_axi_gmem2_AWPROT(m02_axi_awprot),
  // .m_axi_gmem2_AWQOS(m02_axi_awqos),
  // .m_axi_gmem2_AWREGION(m02_axi_awregion),
  // .m_axi_gmem2_AWUSER(m02_axi_awuser),
  .m_axi_gmem2_WVALID(m02_axi_wvalid),
  .m_axi_gmem2_WREADY(m02_axi_wready),
  .m_axi_gmem2_WDATA(m02_axi_wdata),
  .m_axi_gmem2_WSTRB(m02_axi_wstrb),
  .m_axi_gmem2_WLAST(m02_axi_wlast),
  // .m_axi_gmem2_WID(m02_axi_wid),
  // .m_axi_gmem2_WUSER(m02_axi_wuser),
  .m_axi_gmem2_ARVALID(m02_axi_arvalid),
  .m_axi_gmem2_ARREADY(m02_axi_arready),
  .m_axi_gmem2_ARADDR(m02_axi_araddr),
  // .m_axi_gmem2_ARID(m02_axi_arid),
  .m_axi_gmem2_ARLEN(m02_axi_arlen),
  // .m_axi_gmem2_ARSIZE(m02_axi_arsize),
  // .m_axi_gmem2_ARBURST(m02_axi_arburst),
  // .m_axi_gmem2_ARLOCK(m02_axi_arlock),
  // .m_axi_gmem2_ARCACHE(m02_axi_arcache),
  // .m_axi_gmem2_ARPROT(m02_axi_arprot),
  // .m_axi_gmem2_ARQOS(m02_axi_arqos),
  // .m_axi_gmem2_ARREGION(m02_axi_arregion),
  // .m_axi_gmem2_ARUSER(m02_axi_aruser),
  .m_axi_gmem2_RVALID(m02_axi_rvalid),
  .m_axi_gmem2_RREADY(m02_axi_rready),
  .m_axi_gmem2_RDATA(m02_axi_rdata),
  .m_axi_gmem2_RLAST(m02_axi_rlast),
  // .m_axi_gmem2_RID(m02_axi_rid),
  // .m_axi_gmem2_RUSER(m02_axi_ruser),
  // .m_axi_gmem2_RRESP(m02_axi_rresp),
  .m_axi_gmem2_BVALID(m02_axi_bvalid),
  .m_axi_gmem2_BREADY(m02_axi_bready)
  // .m_axi_gmem2_BRESP(m02_axi_bresp),
  // .m_axi_gmem2_BID(m02_axi_bid),
  // .m_axi_gmem2_BUSER(m02_axi_buser)
);

endmodule
`default_nettype wire
