

================================================================
== Vivado HLS Report for 'stream_out_data'
================================================================
* Date:           Tue May 10 21:15:54 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.471 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        1|     1948| 4.000 ns | 7.792 us |    1|  1948|   none  |
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1946|     1946|         4|          1|          1|  1944|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    321|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        0|      -|     257|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     257|    437|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |ultra_net_mac_mulbkl_U222  |ultra_net_mac_mulbkl  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln65_fu_186_p2                |     +    |      0|  0|  18|          11|           1|
    |cycle_fu_300_p2                   |     +    |      0|  0|  15|           1|           8|
    |infoldIdx_V_fu_286_p2             |     +    |      0|  0|  15|           1|           8|
    |ret_V_5_fu_174_p2                 |     +    |      0|  0|  18|          11|           2|
    |ret_V_6_fu_227_p2                 |     +    |      0|  0|  18|          11|          11|
    |rowBufferIdx_V_fu_210_p2          |     +    |      0|  0|   9|           2|           2|
    |w_V_fu_264_p2                     |     +    |      0|  0|  15|           1|           8|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln65_fu_180_p2               |   icmp   |      0|  0|  13|          11|           8|
    |icmp_ln66_fu_192_p2               |   icmp   |      0|  0|  11|           8|           5|
    |icmp_ln879_fu_258_p2              |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln891_fu_240_p2              |   icmp   |      0|  0|  13|          11|           7|
    |icmp_ln96_fu_252_p2               |   icmp   |      0|  0|  11|           8|           5|
    |or_ln83_fu_246_p2                 |    or    |      0|  0|   2|           1|           1|
    |infoldIdx_V_5_fu_292_p3           |  select  |      0|  0|   8|           1|           1|
    |select_ln66_fu_198_p3             |  select  |      0|  0|   8|           1|           1|
    |select_ln96_fu_278_p3             |  select  |      0|  0|   8|           1|           1|
    |select_ln98_fu_270_p3             |  select  |      0|  0|   8|           1|           8|
    |v1_V_fu_324_p3                    |  select  |      0|  0|  56|           1|           1|
    |v2_V_fu_331_p3                    |  select  |      0|  0|  56|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 321|          96|          86|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |cycle_0_reg_159          |   9|          2|    8|         16|
    |indvar_flatten_reg_126   |   9|          2|   11|         22|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |ret_V_reg_137            |   9|          2|    8|         16|
    |t_V_reg_148              |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   39|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln321_reg_376              |   9|   0|    9|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |cycle_0_reg_159                |   8|   0|    8|          0|
    |icmp_ln65_reg_367              |   1|   0|    1|          0|
    |indvar_flatten_reg_126         |  11|   0|   11|          0|
    |or_ln83_reg_381                |   1|   0|    1|          0|
    |or_ln83_reg_381_pp0_iter1_reg  |   1|   0|    1|          0|
    |ret_V_5_reg_362                |  11|   0|   11|          0|
    |ret_V_reg_137                  |   8|   0|    8|          0|
    |t_V_reg_148                    |   8|   0|    8|          0|
    |v1_V_reg_407                   |  64|   0|   64|          0|
    |v2_V_reg_412                   |  64|   0|   64|          0|
    |icmp_ln65_reg_367              |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 257|  32|  194|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   stream_out_data   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   stream_out_data   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   stream_out_data   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   stream_out_data   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   stream_out_data   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   stream_out_data   | return value |
|out_V_V_din            | out |  128|   ap_fifo  |       out_V_V       |    pointer   |
|out_V_V_full_n         |  in |    1|   ap_fifo  |       out_V_V       |    pointer   |
|out_V_V_write          | out |    1|   ap_fifo  |       out_V_V       |    pointer   |
|row_buffer_V_address0  | out |    9|  ap_memory |     row_buffer_V    |     array    |
|row_buffer_V_ce0       | out |    1|  ap_memory |     row_buffer_V    |     array    |
|row_buffer_V_q0        |  in |  128|  ap_memory |     row_buffer_V    |     array    |
|skip_flag              |  in |    1|   ap_none  |      skip_flag      |    scalar    |
|outRowIdx_V            |  in |   10|   ap_none  |     outRowIdx_V     |    scalar    |
|startRowBufferIdx_V    |  in |    2|   ap_none  | startRowBufferIdx_V |    scalar    |
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 6 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.93>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([324 x i128]* %row_buffer_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%startRowBufferIdx_V_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %startRowBufferIdx_V)" [./src/conv2d_DSPopt.hpp:50]   --->   Operation 9 'read' 'startRowBufferIdx_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outRowIdx_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %outRowIdx_V)" [./src/conv2d_DSPopt.hpp:50]   --->   Operation 10 'read' 'outRowIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)" [./src/conv2d_DSPopt.hpp:50]   --->   Operation 11 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader618.preheader" [./src/conv2d_DSPopt.hpp:59]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1354 = sext i10 %outRowIdx_V_read to i11" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 13 'sext' 'sext_ln1354' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.93ns)   --->   "%ret_V_5 = add i11 %sext_ln1354, -1" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 14 'add' 'ret_V_5' <Predicate = (!skip_flag_read)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "br label %.preheader617" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 15 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %.preheader618.preheader ], [ %add_ln65, %hls_label_27 ]" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_V = phi i8 [ 0, %.preheader618.preheader ], [ %infoldIdx_V_5, %hls_label_27 ]"   --->   Operation 17 'phi' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%t_V = phi i8 [ 0, %.preheader618.preheader ], [ %select_ln96, %hls_label_27 ]" [./src/conv2d_DSPopt.hpp:96]   --->   Operation 18 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cycle_0 = phi i8 [ 0, %.preheader618.preheader ], [ %cycle, %hls_label_27 ]"   --->   Operation 19 'phi' 'cycle_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln65 = icmp eq i11 %indvar_flatten, -104" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 20 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.94ns)   --->   "%add_ln65 = add i11 %indvar_flatten, 1" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 21 'add' 'add_ln65' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.loopexit.loopexit, label %hls_label_27" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp eq i8 %cycle_0, -13" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 23 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.44ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i8 0, i8 %cycle_0" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 24 'select' 'select_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%wr_V = trunc i8 %ret_V to i2" [./src/conv2d_DSPopt.hpp:70]   --->   Operation 25 'trunc' 'wr_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.62ns)   --->   "%rowBufferIdx_V = add i2 %wr_V, %startRowBufferIdx_V_s" [./src/conv2d_DSPopt.hpp:77]   --->   Operation 26 'add' 'rowBufferIdx_V' <Predicate = (!icmp_ln65)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %t_V to i9" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 27 'zext' 'zext_ln544' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i2 %rowBufferIdx_V to i9" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 28 'zext' 'zext_ln321' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.63ns) (grouped into DSP with root node add_ln321)   --->   "%mul_ln321 = mul i9 81, %zext_ln321" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 29 'mul' 'mul_ln321' <Predicate = (!icmp_ln65)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln321 = add i9 %mul_ln321, %zext_ln544" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 30 'add' 'add_ln321' <Predicate = (!icmp_ln65)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.59> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1353 = zext i2 %wr_V to i11" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 31 'zext' 'zext_ln1353' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.94ns)   --->   "%ret_V_6 = add i11 %zext_ln1353, %ret_V_5" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 32 'add' 'ret_V_6' <Predicate = (!icmp_ln65)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V_6, i32 10)" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 33 'bitselect' 'tmp_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%icmp_ln891 = icmp sgt i11 %ret_V_6, 79" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 34 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.33ns)   --->   "%or_ln83 = or i1 %tmp_10, %icmp_ln891" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 35 'or' 'or_ln83' <Predicate = (!icmp_ln65)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%icmp_ln96 = icmp eq i8 %select_ln66, -14" [./src/conv2d_DSPopt.hpp:96]   --->   Operation 36 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i8 %ret_V, 2" [./src/conv2d_DSPopt.hpp:98]   --->   Operation 37 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.90ns)   --->   "%w_V = add i8 1, %t_V" [./src/conv2d_DSPopt.hpp:99]   --->   Operation 38 'add' 'w_V' <Predicate = (!icmp_ln65)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln96)   --->   "%select_ln98 = select i1 %icmp_ln879, i8 %w_V, i8 %t_V" [./src/conv2d_DSPopt.hpp:98]   --->   Operation 39 'select' 'select_ln98' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln96 = select i1 %icmp_ln96, i8 0, i8 %select_ln98" [./src/conv2d_DSPopt.hpp:96]   --->   Operation 40 'select' 'select_ln96' <Predicate = (!icmp_ln65)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.90ns)   --->   "%infoldIdx_V = add i8 1, %ret_V" [./src/conv2d_DSPopt.hpp:105]   --->   Operation 41 'add' 'infoldIdx_V' <Predicate = (!icmp_ln65)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.44ns)   --->   "%infoldIdx_V_5 = select i1 %icmp_ln879, i8 0, i8 %infoldIdx_V" [./src/conv2d_DSPopt.hpp:102]   --->   Operation 42 'select' 'infoldIdx_V_5' <Predicate = (!icmp_ln65)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.90ns)   --->   "%cycle = add i8 1, %select_ln66" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 43 'add' 'cycle' <Predicate = (!icmp_ln65)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i9 %add_ln321 to i64" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 44 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%row_buffer_V_addr = getelementptr [324 x i128]* %row_buffer_V, i64 0, i64 %zext_ln321_1" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 45 'getelementptr' 'row_buffer_V_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.35ns)   --->   "%row_buffer_V_load = load i128* %row_buffer_V_addr, align 16" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 46 'load' 'row_buffer_V_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>

State 4 <SV = 3> <Delay = 1.85>
ST_4 : Operation 47 [1/2] (1.35ns)   --->   "%row_buffer_V_load = load i128* %row_buffer_V_addr, align 16" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 47 'load' 'row_buffer_V_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 322> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i128 %row_buffer_V_load to i64" [./src/conv2d_DSPopt.hpp:89]   --->   Operation 48 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln65 & !or_ln83)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_5 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %row_buffer_V_load, i32 64, i32 127)" [./src/conv2d_DSPopt.hpp:91]   --->   Operation 49 'partselect' 'p_Result_5' <Predicate = (!icmp_ln65 & !or_ln83)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.49ns)   --->   "%v1_V = select i1 %or_ln83, i64 0, i64 %p_Result_5" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 50 'select' 'v1_V' <Predicate = (!icmp_ln65)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.49ns)   --->   "%v2_V = select i1 %or_ln83, i64 0, i64 %trunc_ln647" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 51 'select' 'v2_V' <Predicate = (!icmp_ln65)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1944, i64 1944, i64 1944)"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50016)" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 53 'specregionbegin' 'tmp' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:72]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @_ssdm_op_BitConcatenate.i128.i64.i64(i64 %v1_V, i64 %v2_V)" [./src/conv2d_DSPopt.hpp:94]   --->   Operation 55 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %p_Result_s)" [./src/conv2d_DSPopt.hpp:94]   --->   Operation 56 'write' <Predicate = (!icmp_ln65)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50016, i32 %tmp)" [./src/conv2d_DSPopt.hpp:107]   --->   Operation 57 'specregionend' 'empty_79' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader617" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 58 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 59 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:109]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ skip_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outRowIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ startRowBufferIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
startRowBufferIdx_V_s (read             ) [ 0011110]
outRowIdx_V_read      (read             ) [ 0000000]
skip_flag_read        (read             ) [ 0111111]
br_ln59               (br               ) [ 0000000]
sext_ln1354           (sext             ) [ 0000000]
ret_V_5               (add              ) [ 0011110]
br_ln65               (br               ) [ 0111110]
indvar_flatten        (phi              ) [ 0010000]
ret_V                 (phi              ) [ 0010000]
t_V                   (phi              ) [ 0010000]
cycle_0               (phi              ) [ 0010000]
icmp_ln65             (icmp             ) [ 0011110]
add_ln65              (add              ) [ 0111110]
br_ln65               (br               ) [ 0000000]
icmp_ln66             (icmp             ) [ 0000000]
select_ln66           (select           ) [ 0000000]
wr_V                  (trunc            ) [ 0000000]
rowBufferIdx_V        (add              ) [ 0000000]
zext_ln544            (zext             ) [ 0000000]
zext_ln321            (zext             ) [ 0000000]
mul_ln321             (mul              ) [ 0000000]
add_ln321             (add              ) [ 0011000]
zext_ln1353           (zext             ) [ 0000000]
ret_V_6               (add              ) [ 0000000]
tmp_10                (bitselect        ) [ 0000000]
icmp_ln891            (icmp             ) [ 0000000]
or_ln83               (or               ) [ 0011100]
icmp_ln96             (icmp             ) [ 0000000]
icmp_ln879            (icmp             ) [ 0000000]
w_V                   (add              ) [ 0000000]
select_ln98           (select           ) [ 0000000]
select_ln96           (select           ) [ 0111110]
infoldIdx_V           (add              ) [ 0000000]
infoldIdx_V_5         (select           ) [ 0111110]
cycle                 (add              ) [ 0111110]
zext_ln321_1          (zext             ) [ 0000000]
row_buffer_V_addr     (getelementptr    ) [ 0010100]
row_buffer_V_load     (load             ) [ 0000000]
trunc_ln647           (trunc            ) [ 0000000]
p_Result_5            (partselect       ) [ 0000000]
v1_V                  (select           ) [ 0010010]
v2_V                  (select           ) [ 0010010]
empty                 (speclooptripcount) [ 0000000]
tmp                   (specregionbegin  ) [ 0000000]
specpipeline_ln72     (specpipeline     ) [ 0000000]
p_Result_s            (bitconcatenate   ) [ 0000000]
write_ln94            (write            ) [ 0000000]
empty_79              (specregionend    ) [ 0000000]
br_ln66               (br               ) [ 0111110]
br_ln0                (br               ) [ 0000000]
ret_ln109             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_buffer_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="skip_flag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_flag"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outRowIdx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outRowIdx_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="startRowBufferIdx_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="startRowBufferIdx_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50016"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="startRowBufferIdx_V_s_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="startRowBufferIdx_V_s/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="outRowIdx_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="0"/>
<pin id="96" dir="0" index="1" bw="10" slack="0"/>
<pin id="97" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outRowIdx_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="skip_flag_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip_flag_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln94_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="0" index="2" bw="128" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="row_buffer_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="128" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_V_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buffer_V_load/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="1"/>
<pin id="128" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="ret_V_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="1"/>
<pin id="139" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="ret_V_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="t_V_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="t_V_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="cycle_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="1"/>
<pin id="161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cycle_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="cycle_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cycle_0/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln1354_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1354/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ret_V_5_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln65_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="11" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln65_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln66_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln66_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="wr_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="wr_V/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="rowBufferIdx_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="1"/>
<pin id="213" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowBufferIdx_V/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln544_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln321_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln1353_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1353/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ret_V_6_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="11" slack="1"/>
<pin id="230" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_10_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln891_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="0" index="1" bw="11" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln83_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln96_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln879_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="w_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_V/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln98_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln96_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="infoldIdx_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="infoldIdx_V/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="infoldIdx_V_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="infoldIdx_V_5/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="cycle_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cycle/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln321_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_1/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln647_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="128" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Result_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="128" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="0" index="3" bw="8" slack="0"/>
<pin id="319" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="v1_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="2"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="64" slack="0"/>
<pin id="328" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v1_V/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="v2_V_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="2"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="64" slack="0"/>
<pin id="335" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v2_V/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Result_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="128" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="1"/>
<pin id="341" dir="0" index="2" bw="64" slack="1"/>
<pin id="342" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="345" class="1007" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln321/2 add_ln321/2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="startRowBufferIdx_V_s_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="1"/>
<pin id="355" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="startRowBufferIdx_V_s "/>
</bind>
</comp>

<comp id="358" class="1005" name="skip_flag_read_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_flag_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="ret_V_5_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="1"/>
<pin id="364" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="367" class="1005" name="icmp_ln65_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="371" class="1005" name="add_ln65_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln321_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="1"/>
<pin id="378" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="381" class="1005" name="or_ln83_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="2"/>
<pin id="383" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln83 "/>
</bind>
</comp>

<comp id="387" class="1005" name="select_ln96_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln96 "/>
</bind>
</comp>

<comp id="392" class="1005" name="infoldIdx_V_5_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="infoldIdx_V_5 "/>
</bind>
</comp>

<comp id="397" class="1005" name="cycle_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="cycle "/>
</bind>
</comp>

<comp id="402" class="1005" name="row_buffer_V_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="1"/>
<pin id="404" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_V_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="v1_V_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v1_V "/>
</bind>
</comp>

<comp id="412" class="1005" name="v2_V_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="1"/>
<pin id="414" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="84" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="94" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="130" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="130" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="163" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="163" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="141" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="152" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="210" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="206" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="50" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="227" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="232" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="198" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="141" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="152" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="258" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="152" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="252" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="270" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="141" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="258" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="286" pin="2"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="198" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="313"><net_src comp="120" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="120" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="68" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="314" pin="4"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="310" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="82" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="338" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="219" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="215" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="88" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="361"><net_src comp="100" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="174" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="370"><net_src comp="180" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="186" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="379"><net_src comp="345" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="384"><net_src comp="246" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="390"><net_src comp="278" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="395"><net_src comp="292" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="400"><net_src comp="300" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="405"><net_src comp="113" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="410"><net_src comp="324" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="415"><net_src comp="331" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="338" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
 - Input state : 
	Port: stream_out_data : out_V_V | {}
	Port: stream_out_data : row_buffer_V | {3 4 }
	Port: stream_out_data : skip_flag | {1 }
	Port: stream_out_data : outRowIdx_V | {1 }
	Port: stream_out_data : startRowBufferIdx_V | {1 }
  - Chain level:
	State 1
		ret_V_5 : 1
	State 2
		icmp_ln65 : 1
		add_ln65 : 1
		br_ln65 : 2
		icmp_ln66 : 1
		select_ln66 : 2
		wr_V : 1
		rowBufferIdx_V : 2
		zext_ln544 : 1
		zext_ln321 : 3
		mul_ln321 : 4
		add_ln321 : 5
		zext_ln1353 : 2
		ret_V_6 : 3
		tmp_10 : 4
		icmp_ln891 : 4
		or_ln83 : 5
		icmp_ln96 : 3
		icmp_ln879 : 1
		w_V : 1
		select_ln98 : 2
		select_ln96 : 4
		infoldIdx_V : 1
		infoldIdx_V_5 : 2
		cycle : 3
	State 3
		row_buffer_V_addr : 1
		row_buffer_V_load : 2
	State 4
		trunc_ln647 : 1
		p_Result_5 : 1
		v1_V : 2
		v2_V : 2
	State 5
		write_ln94 : 1
		empty_79 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln66_fu_198        |    0    |    0    |    8    |
|          |        select_ln98_fu_270        |    0    |    0    |    8    |
|  select  |        select_ln96_fu_278        |    0    |    0    |    8    |
|          |       infoldIdx_V_5_fu_292       |    0    |    0    |    8    |
|          |            v1_V_fu_324           |    0    |    0    |    56   |
|          |            v2_V_fu_331           |    0    |    0    |    56   |
|----------|----------------------------------|---------|---------|---------|
|          |          ret_V_5_fu_174          |    0    |    0    |    17   |
|          |          add_ln65_fu_186         |    0    |    0    |    18   |
|          |       rowBufferIdx_V_fu_210      |    0    |    0    |    9    |
|    add   |          ret_V_6_fu_227          |    0    |    0    |    18   |
|          |            w_V_fu_264            |    0    |    0    |    15   |
|          |        infoldIdx_V_fu_286        |    0    |    0    |    15   |
|          |           cycle_fu_300           |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln65_fu_180         |    0    |    0    |    13   |
|          |         icmp_ln66_fu_192         |    0    |    0    |    11   |
|   icmp   |         icmp_ln891_fu_240        |    0    |    0    |    13   |
|          |         icmp_ln96_fu_252         |    0    |    0    |    11   |
|          |         icmp_ln879_fu_258        |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_ln83_fu_246          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_345            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | startRowBufferIdx_V_s_read_fu_88 |    0    |    0    |    0    |
|   read   |    outRowIdx_V_read_read_fu_94   |    0    |    0    |    0    |
|          |    skip_flag_read_read_fu_100    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln94_write_fu_106     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln1354_fu_170        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |            wr_V_fu_206           |    0    |    0    |    0    |
|          |        trunc_ln647_fu_310        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln544_fu_215        |    0    |    0    |    0    |
|   zext   |         zext_ln321_fu_219        |    0    |    0    |    0    |
|          |        zext_ln1353_fu_223        |    0    |    0    |    0    |
|          |        zext_ln321_1_fu_306       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_10_fu_232          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|         p_Result_5_fu_314        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         p_Result_s_fu_338        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    1    |    0    |   312   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln321_reg_376      |    9   |
|       add_ln65_reg_371      |   11   |
|       cycle_0_reg_159       |    8   |
|        cycle_reg_397        |    8   |
|      icmp_ln65_reg_367      |    1   |
|    indvar_flatten_reg_126   |   11   |
|    infoldIdx_V_5_reg_392    |    8   |
|       or_ln83_reg_381       |    1   |
|       ret_V_5_reg_362       |   11   |
|        ret_V_reg_137        |    8   |
|  row_buffer_V_addr_reg_402  |    9   |
|     select_ln96_reg_387     |    8   |
|    skip_flag_read_reg_358   |    1   |
|startRowBufferIdx_V_s_reg_353|    2   |
|         t_V_reg_148         |    8   |
|         v1_V_reg_407        |   64   |
|         v2_V_reg_412        |   64   |
+-----------------------------+--------+
|            Total            |   232  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  0.755  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   312  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   232  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   232  |   321  |
+-----------+--------+--------+--------+--------+
