

================================================================
== Vitis HLS Report for 'sha512Accel_Pipeline_VITIS_LOOP_46_5'
================================================================
* Date:           Fri Aug  1 13:55:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha512Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_5  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%buffi = alloca i32 1" [sha512Accel.cpp:45]   --->   Operation 5 'alloca' 'buffi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [sha512Accel.cpp:46]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.29ns)   --->   "%store_ln46 = store i5 0, i5 %j" [sha512Accel.cpp:46]   --->   Operation 7 'store' 'store_ln46' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln45 = store i11 0, i11 %buffi" [sha512Accel.cpp:45]   --->   Operation 8 'store' 'store_ln45' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_47_6"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j" [sha512Accel.cpp:46]   --->   Operation 10 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%icmp_ln46 = icmp_eq  i5 %j_2, i5 16" [sha512Accel.cpp:46]   --->   Operation 11 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%add_ln46 = add i5 %j_2, i5 1" [sha512Accel.cpp:46]   --->   Operation 12 'add' 'add_ln46' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %VITIS_LOOP_47_6.split, void %VITIS_LOOP_52_7.exitStub" [sha512Accel.cpp:46]   --->   Operation 13 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffi_load = load i11 %buffi" [sha512Accel.cpp:48]   --->   Operation 14 'load' 'buffi_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %buffi_load, i32 5, i32 9" [sha512Accel.cpp:46]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i5 %lshr_ln" [sha512Accel.cpp:46]   --->   Operation 16 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 17 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.76ns)   --->   "%buffer_load = load i5 %buffer_addr" [sha512Accel.cpp:48]   --->   Operation 18 'load' 'buffer_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buffer_1_addr = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 19 'getelementptr' 'buffer_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.76ns)   --->   "%buffer_1_load = load i5 %buffer_1_addr" [sha512Accel.cpp:48]   --->   Operation 20 'load' 'buffer_1_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_2_addr = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 21 'getelementptr' 'buffer_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.76ns)   --->   "%buffer_2_load = load i5 %buffer_2_addr" [sha512Accel.cpp:48]   --->   Operation 22 'load' 'buffer_2_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_3_addr = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 23 'getelementptr' 'buffer_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.76ns)   --->   "%buffer_3_load = load i5 %buffer_3_addr" [sha512Accel.cpp:48]   --->   Operation 24 'load' 'buffer_3_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_4_addr = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 25 'getelementptr' 'buffer_4_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.76ns)   --->   "%buffer_4_load = load i5 %buffer_4_addr" [sha512Accel.cpp:48]   --->   Operation 26 'load' 'buffer_4_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_5_addr = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 27 'getelementptr' 'buffer_5_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.76ns)   --->   "%buffer_5_load = load i5 %buffer_5_addr" [sha512Accel.cpp:48]   --->   Operation 28 'load' 'buffer_5_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_6_addr = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 29 'getelementptr' 'buffer_6_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.76ns)   --->   "%buffer_6_load = load i5 %buffer_6_addr" [sha512Accel.cpp:48]   --->   Operation 30 'load' 'buffer_6_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_7_addr = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 31 'getelementptr' 'buffer_7_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.76ns)   --->   "%buffer_7_load = load i5 %buffer_7_addr" [sha512Accel.cpp:48]   --->   Operation 32 'load' 'buffer_7_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_8_addr = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 33 'getelementptr' 'buffer_8_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.76ns)   --->   "%buffer_8_load = load i5 %buffer_8_addr" [sha512Accel.cpp:48]   --->   Operation 34 'load' 'buffer_8_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_9_addr = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 35 'getelementptr' 'buffer_9_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.76ns)   --->   "%buffer_9_load = load i5 %buffer_9_addr" [sha512Accel.cpp:48]   --->   Operation 36 'load' 'buffer_9_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_10_addr = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 37 'getelementptr' 'buffer_10_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.76ns)   --->   "%buffer_10_load = load i5 %buffer_10_addr" [sha512Accel.cpp:48]   --->   Operation 38 'load' 'buffer_10_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buffer_11_addr = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 39 'getelementptr' 'buffer_11_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.76ns)   --->   "%buffer_11_load = load i5 %buffer_11_addr" [sha512Accel.cpp:48]   --->   Operation 40 'load' 'buffer_11_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buffer_12_addr = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 41 'getelementptr' 'buffer_12_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.76ns)   --->   "%buffer_12_load = load i5 %buffer_12_addr" [sha512Accel.cpp:48]   --->   Operation 42 'load' 'buffer_12_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buffer_13_addr = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 43 'getelementptr' 'buffer_13_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.76ns)   --->   "%buffer_13_load = load i5 %buffer_13_addr" [sha512Accel.cpp:48]   --->   Operation 44 'load' 'buffer_13_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buffer_14_addr = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 45 'getelementptr' 'buffer_14_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.76ns)   --->   "%buffer_14_load = load i5 %buffer_14_addr" [sha512Accel.cpp:48]   --->   Operation 46 'load' 'buffer_14_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buffer_15_addr = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 47 'getelementptr' 'buffer_15_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.76ns)   --->   "%buffer_15_load = load i5 %buffer_15_addr" [sha512Accel.cpp:48]   --->   Operation 48 'load' 'buffer_15_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buffer_16_addr = getelementptr i1 %buffer_16, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 49 'getelementptr' 'buffer_16_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.76ns)   --->   "%buffer_16_load = load i5 %buffer_16_addr" [sha512Accel.cpp:48]   --->   Operation 50 'load' 'buffer_16_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buffer_17_addr = getelementptr i1 %buffer_17, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 51 'getelementptr' 'buffer_17_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.76ns)   --->   "%buffer_17_load = load i5 %buffer_17_addr" [sha512Accel.cpp:48]   --->   Operation 52 'load' 'buffer_17_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buffer_18_addr = getelementptr i1 %buffer_18, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 53 'getelementptr' 'buffer_18_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.76ns)   --->   "%buffer_18_load = load i5 %buffer_18_addr" [sha512Accel.cpp:48]   --->   Operation 54 'load' 'buffer_18_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buffer_19_addr = getelementptr i1 %buffer_19, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 55 'getelementptr' 'buffer_19_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.76ns)   --->   "%buffer_19_load = load i5 %buffer_19_addr" [sha512Accel.cpp:48]   --->   Operation 56 'load' 'buffer_19_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buffer_20_addr = getelementptr i1 %buffer_20, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 57 'getelementptr' 'buffer_20_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.76ns)   --->   "%buffer_20_load = load i5 %buffer_20_addr" [sha512Accel.cpp:48]   --->   Operation 58 'load' 'buffer_20_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_21_addr = getelementptr i1 %buffer_21, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 59 'getelementptr' 'buffer_21_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.76ns)   --->   "%buffer_21_load = load i5 %buffer_21_addr" [sha512Accel.cpp:48]   --->   Operation 60 'load' 'buffer_21_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buffer_22_addr = getelementptr i1 %buffer_22, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 61 'getelementptr' 'buffer_22_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.76ns)   --->   "%buffer_22_load = load i5 %buffer_22_addr" [sha512Accel.cpp:48]   --->   Operation 62 'load' 'buffer_22_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buffer_23_addr = getelementptr i1 %buffer_23, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 63 'getelementptr' 'buffer_23_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.76ns)   --->   "%buffer_23_load = load i5 %buffer_23_addr" [sha512Accel.cpp:48]   --->   Operation 64 'load' 'buffer_23_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_24_addr = getelementptr i1 %buffer_24, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 65 'getelementptr' 'buffer_24_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.76ns)   --->   "%buffer_24_load = load i5 %buffer_24_addr" [sha512Accel.cpp:48]   --->   Operation 66 'load' 'buffer_24_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_25_addr = getelementptr i1 %buffer_25, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 67 'getelementptr' 'buffer_25_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.76ns)   --->   "%buffer_25_load = load i5 %buffer_25_addr" [sha512Accel.cpp:48]   --->   Operation 68 'load' 'buffer_25_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_26_addr = getelementptr i1 %buffer_26, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 69 'getelementptr' 'buffer_26_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.76ns)   --->   "%buffer_26_load = load i5 %buffer_26_addr" [sha512Accel.cpp:48]   --->   Operation 70 'load' 'buffer_26_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_27_addr = getelementptr i1 %buffer_27, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 71 'getelementptr' 'buffer_27_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.76ns)   --->   "%buffer_27_load = load i5 %buffer_27_addr" [sha512Accel.cpp:48]   --->   Operation 72 'load' 'buffer_27_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buffer_28_addr = getelementptr i1 %buffer_28, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 73 'getelementptr' 'buffer_28_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.76ns)   --->   "%buffer_28_load = load i5 %buffer_28_addr" [sha512Accel.cpp:48]   --->   Operation 74 'load' 'buffer_28_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buffer_29_addr = getelementptr i1 %buffer_29, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 75 'getelementptr' 'buffer_29_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.76ns)   --->   "%buffer_29_load = load i5 %buffer_29_addr" [sha512Accel.cpp:48]   --->   Operation 76 'load' 'buffer_29_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%buffi_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %lshr_ln, i5 30" [sha512Accel.cpp:47]   --->   Operation 77 'bitconcatenate' 'buffi_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buffer_30_addr = getelementptr i1 %buffer_30, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 78 'getelementptr' 'buffer_30_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.76ns)   --->   "%buffer_30_load = load i5 %buffer_30_addr" [sha512Accel.cpp:48]   --->   Operation 79 'load' 'buffer_30_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buffer_31_addr = getelementptr i1 %buffer_31, i64 0, i64 %zext_ln46_1" [sha512Accel.cpp:48]   --->   Operation 80 'getelementptr' 'buffer_31_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (1.76ns)   --->   "%buffer_31_load = load i5 %buffer_31_addr" [sha512Accel.cpp:48]   --->   Operation 81 'load' 'buffer_31_load' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 82 [1/1] (1.66ns)   --->   "%buffi_2 = add i10 %buffi_1, i10 2" [sha512Accel.cpp:47]   --->   Operation 82 'add' 'buffi_2' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_2, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 83 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %lshr_ln1" [sha512Accel.cpp:45]   --->   Operation 84 'zext' 'zext_ln45' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln45" [sha512Accel.cpp:48]   --->   Operation 85 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (1.76ns)   --->   "%buffer_load_1 = load i5 %buffer_addr_1" [sha512Accel.cpp:48]   --->   Operation 86 'load' 'buffer_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 87 [1/1] (1.66ns)   --->   "%buffi_3 = add i10 %buffi_1, i10 3" [sha512Accel.cpp:47]   --->   Operation 87 'add' 'buffi_3' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%lshr_ln45_1 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_3, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 88 'partselect' 'lshr_ln45_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i5 %lshr_ln45_1" [sha512Accel.cpp:45]   --->   Operation 89 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buffer_1_addr_1 = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln45_1" [sha512Accel.cpp:48]   --->   Operation 90 'getelementptr' 'buffer_1_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (1.76ns)   --->   "%buffer_1_load_1 = load i5 %buffer_1_addr_1" [sha512Accel.cpp:48]   --->   Operation 91 'load' 'buffer_1_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 92 [1/1] (1.66ns)   --->   "%buffi_4 = add i10 %buffi_1, i10 4" [sha512Accel.cpp:47]   --->   Operation 92 'add' 'buffi_4' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%lshr_ln45_2 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_4, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 93 'partselect' 'lshr_ln45_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i5 %lshr_ln45_2" [sha512Accel.cpp:45]   --->   Operation 94 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buffer_2_addr_1 = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln45_2" [sha512Accel.cpp:48]   --->   Operation 95 'getelementptr' 'buffer_2_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (1.76ns)   --->   "%buffer_2_load_1 = load i5 %buffer_2_addr_1" [sha512Accel.cpp:48]   --->   Operation 96 'load' 'buffer_2_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 97 [1/1] (1.66ns)   --->   "%buffi_5 = add i10 %buffi_1, i10 5" [sha512Accel.cpp:47]   --->   Operation 97 'add' 'buffi_5' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln45_3 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_5, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 98 'partselect' 'lshr_ln45_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i5 %lshr_ln45_3" [sha512Accel.cpp:45]   --->   Operation 99 'zext' 'zext_ln45_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buffer_3_addr_1 = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln45_3" [sha512Accel.cpp:48]   --->   Operation 100 'getelementptr' 'buffer_3_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (1.76ns)   --->   "%buffer_3_load_1 = load i5 %buffer_3_addr_1" [sha512Accel.cpp:48]   --->   Operation 101 'load' 'buffer_3_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 102 [1/1] (1.66ns)   --->   "%buffi_6 = add i10 %buffi_1, i10 6" [sha512Accel.cpp:47]   --->   Operation 102 'add' 'buffi_6' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%lshr_ln45_4 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_6, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 103 'partselect' 'lshr_ln45_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i5 %lshr_ln45_4" [sha512Accel.cpp:45]   --->   Operation 104 'zext' 'zext_ln45_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buffer_4_addr_1 = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln45_4" [sha512Accel.cpp:48]   --->   Operation 105 'getelementptr' 'buffer_4_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (1.76ns)   --->   "%buffer_4_load_1 = load i5 %buffer_4_addr_1" [sha512Accel.cpp:48]   --->   Operation 106 'load' 'buffer_4_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 107 [1/1] (1.66ns)   --->   "%buffi_7 = add i10 %buffi_1, i10 7" [sha512Accel.cpp:47]   --->   Operation 107 'add' 'buffi_7' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%lshr_ln45_5 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_7, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 108 'partselect' 'lshr_ln45_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i5 %lshr_ln45_5" [sha512Accel.cpp:45]   --->   Operation 109 'zext' 'zext_ln45_5' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buffer_5_addr_1 = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln45_5" [sha512Accel.cpp:48]   --->   Operation 110 'getelementptr' 'buffer_5_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (1.76ns)   --->   "%buffer_5_load_1 = load i5 %buffer_5_addr_1" [sha512Accel.cpp:48]   --->   Operation 111 'load' 'buffer_5_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 112 [1/1] (1.66ns)   --->   "%buffi_8 = add i10 %buffi_1, i10 8" [sha512Accel.cpp:47]   --->   Operation 112 'add' 'buffi_8' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%lshr_ln45_6 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_8, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 113 'partselect' 'lshr_ln45_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i5 %lshr_ln45_6" [sha512Accel.cpp:45]   --->   Operation 114 'zext' 'zext_ln45_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%buffer_6_addr_1 = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln45_6" [sha512Accel.cpp:48]   --->   Operation 115 'getelementptr' 'buffer_6_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (1.76ns)   --->   "%buffer_6_load_1 = load i5 %buffer_6_addr_1" [sha512Accel.cpp:48]   --->   Operation 116 'load' 'buffer_6_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 117 [1/1] (1.66ns)   --->   "%buffi_9 = add i10 %buffi_1, i10 9" [sha512Accel.cpp:47]   --->   Operation 117 'add' 'buffi_9' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%lshr_ln45_7 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_9, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 118 'partselect' 'lshr_ln45_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln45_7 = zext i5 %lshr_ln45_7" [sha512Accel.cpp:45]   --->   Operation 119 'zext' 'zext_ln45_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%buffer_7_addr_1 = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln45_7" [sha512Accel.cpp:48]   --->   Operation 120 'getelementptr' 'buffer_7_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (1.76ns)   --->   "%buffer_7_load_1 = load i5 %buffer_7_addr_1" [sha512Accel.cpp:48]   --->   Operation 121 'load' 'buffer_7_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 122 [1/1] (1.66ns)   --->   "%buffi_10 = add i10 %buffi_1, i10 10" [sha512Accel.cpp:47]   --->   Operation 122 'add' 'buffi_10' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%lshr_ln45_8 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_10, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 123 'partselect' 'lshr_ln45_8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln45_8 = zext i5 %lshr_ln45_8" [sha512Accel.cpp:45]   --->   Operation 124 'zext' 'zext_ln45_8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%buffer_8_addr_1 = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln45_8" [sha512Accel.cpp:48]   --->   Operation 125 'getelementptr' 'buffer_8_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (1.76ns)   --->   "%buffer_8_load_1 = load i5 %buffer_8_addr_1" [sha512Accel.cpp:48]   --->   Operation 126 'load' 'buffer_8_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 127 [1/1] (1.66ns)   --->   "%buffi_11 = add i10 %buffi_1, i10 11" [sha512Accel.cpp:47]   --->   Operation 127 'add' 'buffi_11' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%lshr_ln45_9 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_11, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 128 'partselect' 'lshr_ln45_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln45_9 = zext i5 %lshr_ln45_9" [sha512Accel.cpp:45]   --->   Operation 129 'zext' 'zext_ln45_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%buffer_9_addr_1 = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln45_9" [sha512Accel.cpp:48]   --->   Operation 130 'getelementptr' 'buffer_9_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 131 [2/2] (1.76ns)   --->   "%buffer_9_load_1 = load i5 %buffer_9_addr_1" [sha512Accel.cpp:48]   --->   Operation 131 'load' 'buffer_9_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 132 [1/1] (1.66ns)   --->   "%buffi_12 = add i10 %buffi_1, i10 12" [sha512Accel.cpp:47]   --->   Operation 132 'add' 'buffi_12' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%lshr_ln45_s = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_12, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 133 'partselect' 'lshr_ln45_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln45_10 = zext i5 %lshr_ln45_s" [sha512Accel.cpp:45]   --->   Operation 134 'zext' 'zext_ln45_10' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%buffer_10_addr_1 = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln45_10" [sha512Accel.cpp:48]   --->   Operation 135 'getelementptr' 'buffer_10_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 136 [2/2] (1.76ns)   --->   "%buffer_10_load_1 = load i5 %buffer_10_addr_1" [sha512Accel.cpp:48]   --->   Operation 136 'load' 'buffer_10_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 137 [1/1] (1.66ns)   --->   "%buffi_13 = add i10 %buffi_1, i10 13" [sha512Accel.cpp:47]   --->   Operation 137 'add' 'buffi_13' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%lshr_ln45_10 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_13, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 138 'partselect' 'lshr_ln45_10' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln45_11 = zext i5 %lshr_ln45_10" [sha512Accel.cpp:45]   --->   Operation 139 'zext' 'zext_ln45_11' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%buffer_11_addr_1 = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln45_11" [sha512Accel.cpp:48]   --->   Operation 140 'getelementptr' 'buffer_11_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (1.76ns)   --->   "%buffer_11_load_1 = load i5 %buffer_11_addr_1" [sha512Accel.cpp:48]   --->   Operation 141 'load' 'buffer_11_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 142 [1/1] (1.66ns)   --->   "%buffi_14 = add i10 %buffi_1, i10 14" [sha512Accel.cpp:47]   --->   Operation 142 'add' 'buffi_14' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%lshr_ln45_11 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_14, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 143 'partselect' 'lshr_ln45_11' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln45_12 = zext i5 %lshr_ln45_11" [sha512Accel.cpp:45]   --->   Operation 144 'zext' 'zext_ln45_12' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%buffer_12_addr_1 = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln45_12" [sha512Accel.cpp:48]   --->   Operation 145 'getelementptr' 'buffer_12_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (1.76ns)   --->   "%buffer_12_load_1 = load i5 %buffer_12_addr_1" [sha512Accel.cpp:48]   --->   Operation 146 'load' 'buffer_12_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 147 [1/1] (1.66ns)   --->   "%buffi_15 = add i10 %buffi_1, i10 15" [sha512Accel.cpp:47]   --->   Operation 147 'add' 'buffi_15' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%lshr_ln45_12 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_15, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 148 'partselect' 'lshr_ln45_12' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln45_13 = zext i5 %lshr_ln45_12" [sha512Accel.cpp:45]   --->   Operation 149 'zext' 'zext_ln45_13' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%buffer_13_addr_1 = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln45_13" [sha512Accel.cpp:48]   --->   Operation 150 'getelementptr' 'buffer_13_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 151 [2/2] (1.76ns)   --->   "%buffer_13_load_1 = load i5 %buffer_13_addr_1" [sha512Accel.cpp:48]   --->   Operation 151 'load' 'buffer_13_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 152 [1/1] (1.66ns)   --->   "%buffi_16 = add i10 %buffi_1, i10 16" [sha512Accel.cpp:47]   --->   Operation 152 'add' 'buffi_16' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln45_13 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_16, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 153 'partselect' 'lshr_ln45_13' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln45_14 = zext i5 %lshr_ln45_13" [sha512Accel.cpp:45]   --->   Operation 154 'zext' 'zext_ln45_14' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%buffer_14_addr_1 = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln45_14" [sha512Accel.cpp:48]   --->   Operation 155 'getelementptr' 'buffer_14_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 156 [2/2] (1.76ns)   --->   "%buffer_14_load_1 = load i5 %buffer_14_addr_1" [sha512Accel.cpp:48]   --->   Operation 156 'load' 'buffer_14_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 157 [1/1] (1.66ns)   --->   "%buffi_17 = add i10 %buffi_1, i10 17" [sha512Accel.cpp:47]   --->   Operation 157 'add' 'buffi_17' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%lshr_ln45_14 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_17, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 158 'partselect' 'lshr_ln45_14' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln45_15 = zext i5 %lshr_ln45_14" [sha512Accel.cpp:45]   --->   Operation 159 'zext' 'zext_ln45_15' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%buffer_15_addr_1 = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln45_15" [sha512Accel.cpp:48]   --->   Operation 160 'getelementptr' 'buffer_15_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 161 [2/2] (1.76ns)   --->   "%buffer_15_load_1 = load i5 %buffer_15_addr_1" [sha512Accel.cpp:48]   --->   Operation 161 'load' 'buffer_15_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 162 [1/1] (1.66ns)   --->   "%buffi_18 = add i10 %buffi_1, i10 18" [sha512Accel.cpp:47]   --->   Operation 162 'add' 'buffi_18' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%lshr_ln45_15 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_18, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 163 'partselect' 'lshr_ln45_15' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln45_16 = zext i5 %lshr_ln45_15" [sha512Accel.cpp:45]   --->   Operation 164 'zext' 'zext_ln45_16' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%buffer_16_addr_1 = getelementptr i1 %buffer_16, i64 0, i64 %zext_ln45_16" [sha512Accel.cpp:48]   --->   Operation 165 'getelementptr' 'buffer_16_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (1.76ns)   --->   "%buffer_16_load_1 = load i5 %buffer_16_addr_1" [sha512Accel.cpp:48]   --->   Operation 166 'load' 'buffer_16_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 167 [1/1] (1.66ns)   --->   "%buffi_19 = add i10 %buffi_1, i10 19" [sha512Accel.cpp:47]   --->   Operation 167 'add' 'buffi_19' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%lshr_ln45_16 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_19, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 168 'partselect' 'lshr_ln45_16' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln45_17 = zext i5 %lshr_ln45_16" [sha512Accel.cpp:45]   --->   Operation 169 'zext' 'zext_ln45_17' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%buffer_17_addr_1 = getelementptr i1 %buffer_17, i64 0, i64 %zext_ln45_17" [sha512Accel.cpp:48]   --->   Operation 170 'getelementptr' 'buffer_17_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 171 [2/2] (1.76ns)   --->   "%buffer_17_load_1 = load i5 %buffer_17_addr_1" [sha512Accel.cpp:48]   --->   Operation 171 'load' 'buffer_17_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 172 [1/1] (1.66ns)   --->   "%buffi_20 = add i10 %buffi_1, i10 20" [sha512Accel.cpp:47]   --->   Operation 172 'add' 'buffi_20' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%lshr_ln45_17 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_20, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 173 'partselect' 'lshr_ln45_17' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln45_18 = zext i5 %lshr_ln45_17" [sha512Accel.cpp:45]   --->   Operation 174 'zext' 'zext_ln45_18' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%buffer_18_addr_1 = getelementptr i1 %buffer_18, i64 0, i64 %zext_ln45_18" [sha512Accel.cpp:48]   --->   Operation 175 'getelementptr' 'buffer_18_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (1.76ns)   --->   "%buffer_18_load_1 = load i5 %buffer_18_addr_1" [sha512Accel.cpp:48]   --->   Operation 176 'load' 'buffer_18_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 177 [1/1] (1.66ns)   --->   "%buffi_21 = add i10 %buffi_1, i10 21" [sha512Accel.cpp:47]   --->   Operation 177 'add' 'buffi_21' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%lshr_ln45_18 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_21, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 178 'partselect' 'lshr_ln45_18' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln45_19 = zext i5 %lshr_ln45_18" [sha512Accel.cpp:45]   --->   Operation 179 'zext' 'zext_ln45_19' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%buffer_19_addr_1 = getelementptr i1 %buffer_19, i64 0, i64 %zext_ln45_19" [sha512Accel.cpp:48]   --->   Operation 180 'getelementptr' 'buffer_19_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 181 [2/2] (1.76ns)   --->   "%buffer_19_load_1 = load i5 %buffer_19_addr_1" [sha512Accel.cpp:48]   --->   Operation 181 'load' 'buffer_19_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 182 [1/1] (1.66ns)   --->   "%buffi_22 = add i10 %buffi_1, i10 22" [sha512Accel.cpp:47]   --->   Operation 182 'add' 'buffi_22' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%lshr_ln45_19 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_22, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 183 'partselect' 'lshr_ln45_19' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln45_20 = zext i5 %lshr_ln45_19" [sha512Accel.cpp:45]   --->   Operation 184 'zext' 'zext_ln45_20' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%buffer_20_addr_1 = getelementptr i1 %buffer_20, i64 0, i64 %zext_ln45_20" [sha512Accel.cpp:48]   --->   Operation 185 'getelementptr' 'buffer_20_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 186 [2/2] (1.76ns)   --->   "%buffer_20_load_1 = load i5 %buffer_20_addr_1" [sha512Accel.cpp:48]   --->   Operation 186 'load' 'buffer_20_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 187 [1/1] (1.66ns)   --->   "%buffi_23 = add i10 %buffi_1, i10 23" [sha512Accel.cpp:47]   --->   Operation 187 'add' 'buffi_23' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%lshr_ln45_20 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_23, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 188 'partselect' 'lshr_ln45_20' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln45_21 = zext i5 %lshr_ln45_20" [sha512Accel.cpp:45]   --->   Operation 189 'zext' 'zext_ln45_21' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%buffer_21_addr_1 = getelementptr i1 %buffer_21, i64 0, i64 %zext_ln45_21" [sha512Accel.cpp:48]   --->   Operation 190 'getelementptr' 'buffer_21_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 191 [2/2] (1.76ns)   --->   "%buffer_21_load_1 = load i5 %buffer_21_addr_1" [sha512Accel.cpp:48]   --->   Operation 191 'load' 'buffer_21_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 192 [1/1] (1.66ns)   --->   "%buffi_24 = add i10 %buffi_1, i10 24" [sha512Accel.cpp:47]   --->   Operation 192 'add' 'buffi_24' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%lshr_ln45_21 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_24, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 193 'partselect' 'lshr_ln45_21' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln45_22 = zext i5 %lshr_ln45_21" [sha512Accel.cpp:45]   --->   Operation 194 'zext' 'zext_ln45_22' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%buffer_22_addr_1 = getelementptr i1 %buffer_22, i64 0, i64 %zext_ln45_22" [sha512Accel.cpp:48]   --->   Operation 195 'getelementptr' 'buffer_22_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 196 [2/2] (1.76ns)   --->   "%buffer_22_load_1 = load i5 %buffer_22_addr_1" [sha512Accel.cpp:48]   --->   Operation 196 'load' 'buffer_22_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 197 [1/1] (1.66ns)   --->   "%buffi_25 = add i10 %buffi_1, i10 25" [sha512Accel.cpp:47]   --->   Operation 197 'add' 'buffi_25' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%lshr_ln45_22 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_25, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 198 'partselect' 'lshr_ln45_22' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln45_23 = zext i5 %lshr_ln45_22" [sha512Accel.cpp:45]   --->   Operation 199 'zext' 'zext_ln45_23' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%buffer_23_addr_1 = getelementptr i1 %buffer_23, i64 0, i64 %zext_ln45_23" [sha512Accel.cpp:48]   --->   Operation 200 'getelementptr' 'buffer_23_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 201 [2/2] (1.76ns)   --->   "%buffer_23_load_1 = load i5 %buffer_23_addr_1" [sha512Accel.cpp:48]   --->   Operation 201 'load' 'buffer_23_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 202 [1/1] (1.66ns)   --->   "%buffi_26 = add i10 %buffi_1, i10 26" [sha512Accel.cpp:47]   --->   Operation 202 'add' 'buffi_26' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%lshr_ln45_23 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_26, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 203 'partselect' 'lshr_ln45_23' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln45_24 = zext i5 %lshr_ln45_23" [sha512Accel.cpp:45]   --->   Operation 204 'zext' 'zext_ln45_24' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%buffer_24_addr_1 = getelementptr i1 %buffer_24, i64 0, i64 %zext_ln45_24" [sha512Accel.cpp:48]   --->   Operation 205 'getelementptr' 'buffer_24_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (1.76ns)   --->   "%buffer_24_load_1 = load i5 %buffer_24_addr_1" [sha512Accel.cpp:48]   --->   Operation 206 'load' 'buffer_24_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 207 [1/1] (1.66ns)   --->   "%buffi_27 = add i10 %buffi_1, i10 27" [sha512Accel.cpp:47]   --->   Operation 207 'add' 'buffi_27' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%lshr_ln45_24 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_27, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 208 'partselect' 'lshr_ln45_24' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln45_25 = zext i5 %lshr_ln45_24" [sha512Accel.cpp:45]   --->   Operation 209 'zext' 'zext_ln45_25' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%buffer_25_addr_1 = getelementptr i1 %buffer_25, i64 0, i64 %zext_ln45_25" [sha512Accel.cpp:48]   --->   Operation 210 'getelementptr' 'buffer_25_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 211 [2/2] (1.76ns)   --->   "%buffer_25_load_1 = load i5 %buffer_25_addr_1" [sha512Accel.cpp:48]   --->   Operation 211 'load' 'buffer_25_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 212 [1/1] (1.66ns)   --->   "%buffi_28 = add i10 %buffi_1, i10 28" [sha512Accel.cpp:47]   --->   Operation 212 'add' 'buffi_28' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%lshr_ln45_25 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_28, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 213 'partselect' 'lshr_ln45_25' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln45_26 = zext i5 %lshr_ln45_25" [sha512Accel.cpp:45]   --->   Operation 214 'zext' 'zext_ln45_26' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%buffer_26_addr_1 = getelementptr i1 %buffer_26, i64 0, i64 %zext_ln45_26" [sha512Accel.cpp:48]   --->   Operation 215 'getelementptr' 'buffer_26_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 216 [2/2] (1.76ns)   --->   "%buffer_26_load_1 = load i5 %buffer_26_addr_1" [sha512Accel.cpp:48]   --->   Operation 216 'load' 'buffer_26_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 217 [1/1] (1.66ns)   --->   "%buffi_29 = add i10 %buffi_1, i10 29" [sha512Accel.cpp:47]   --->   Operation 217 'add' 'buffi_29' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%lshr_ln45_26 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_29, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 218 'partselect' 'lshr_ln45_26' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln45_27 = zext i5 %lshr_ln45_26" [sha512Accel.cpp:45]   --->   Operation 219 'zext' 'zext_ln45_27' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%buffer_27_addr_1 = getelementptr i1 %buffer_27, i64 0, i64 %zext_ln45_27" [sha512Accel.cpp:48]   --->   Operation 220 'getelementptr' 'buffer_27_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 221 [2/2] (1.76ns)   --->   "%buffer_27_load_1 = load i5 %buffer_27_addr_1" [sha512Accel.cpp:48]   --->   Operation 221 'load' 'buffer_27_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 222 [1/1] (1.66ns)   --->   "%buffi_30 = add i10 %buffi_1, i10 30" [sha512Accel.cpp:47]   --->   Operation 222 'add' 'buffi_30' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%lshr_ln45_27 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_30, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 223 'partselect' 'lshr_ln45_27' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln45_28 = zext i5 %lshr_ln45_27" [sha512Accel.cpp:45]   --->   Operation 224 'zext' 'zext_ln45_28' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%buffer_28_addr_1 = getelementptr i1 %buffer_28, i64 0, i64 %zext_ln45_28" [sha512Accel.cpp:48]   --->   Operation 225 'getelementptr' 'buffer_28_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 226 [2/2] (1.76ns)   --->   "%buffer_28_load_1 = load i5 %buffer_28_addr_1" [sha512Accel.cpp:48]   --->   Operation 226 'load' 'buffer_28_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 227 [1/1] (1.66ns)   --->   "%buffi_31 = add i10 %buffi_1, i10 31" [sha512Accel.cpp:47]   --->   Operation 227 'add' 'buffi_31' <Predicate = (!icmp_ln46)> <Delay = 1.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%lshr_ln45_28 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_31, i32 5, i32 9" [sha512Accel.cpp:45]   --->   Operation 228 'partselect' 'lshr_ln45_28' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln45_29 = zext i5 %lshr_ln45_28" [sha512Accel.cpp:45]   --->   Operation 229 'zext' 'zext_ln45_29' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%buffer_29_addr_1 = getelementptr i1 %buffer_29, i64 0, i64 %zext_ln45_29" [sha512Accel.cpp:48]   --->   Operation 230 'getelementptr' 'buffer_29_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 231 [2/2] (1.76ns)   --->   "%buffer_29_load_1 = load i5 %buffer_29_addr_1" [sha512Accel.cpp:48]   --->   Operation 231 'load' 'buffer_29_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %buffi_load, i32 6, i32 9" [sha512Accel.cpp:45]   --->   Operation 232 'partselect' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_4, i1 1" [sha512Accel.cpp:45]   --->   Operation 233 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %or_ln1" [sha512Accel.cpp:48]   --->   Operation 234 'zext' 'zext_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%buffer_30_addr_1 = getelementptr i1 %buffer_30, i64 0, i64 %zext_ln48" [sha512Accel.cpp:48]   --->   Operation 235 'getelementptr' 'buffer_30_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 236 [2/2] (1.76ns)   --->   "%buffer_30_load_1 = load i5 %buffer_30_addr_1" [sha512Accel.cpp:48]   --->   Operation 236 'load' 'buffer_30_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%buffer_31_addr_1 = getelementptr i1 %buffer_31, i64 0, i64 %zext_ln48" [sha512Accel.cpp:48]   --->   Operation 237 'getelementptr' 'buffer_31_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 238 [2/2] (1.76ns)   --->   "%buffer_31_load_1 = load i5 %buffer_31_addr_1" [sha512Accel.cpp:48]   --->   Operation 238 'load' 'buffer_31_load_1' <Predicate = (!icmp_ln46)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_1 : Operation 239 [1/1] (1.67ns)   --->   "%add_ln48 = add i11 %buffi_load, i11 64" [sha512Accel.cpp:48]   --->   Operation 239 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (1.29ns)   --->   "%store_ln46 = store i5 %add_ln46, i5 %j" [sha512Accel.cpp:46]   --->   Operation 240 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.29>
ST_1 : Operation 241 [1/1] (1.29ns)   --->   "%store_ln45 = store i11 %add_ln48, i11 %buffi" [sha512Accel.cpp:45]   --->   Operation 241 'store' 'store_ln45' <Predicate = (!icmp_ln46)> <Delay = 1.29>
ST_1 : Operation 314 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 314 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 4.54>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %j_2" [sha512Accel.cpp:46]   --->   Operation 242 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sha512Accel.cpp:46]   --->   Operation 243 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [sha512Accel.cpp:46]   --->   Operation 244 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sha512Accel.cpp:46]   --->   Operation 245 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%message_addr = getelementptr i64 %message, i64 0, i64 %zext_ln46" [sha512Accel.cpp:46]   --->   Operation 246 'getelementptr' 'message_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_load = load i5 %buffer_addr" [sha512Accel.cpp:48]   --->   Operation 247 'load' 'buffer_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 248 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_1_load = load i5 %buffer_1_addr" [sha512Accel.cpp:48]   --->   Operation 248 'load' 'buffer_1_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 249 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_2_load = load i5 %buffer_2_addr" [sha512Accel.cpp:48]   --->   Operation 249 'load' 'buffer_2_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 250 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_3_load = load i5 %buffer_3_addr" [sha512Accel.cpp:48]   --->   Operation 250 'load' 'buffer_3_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 251 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_4_load = load i5 %buffer_4_addr" [sha512Accel.cpp:48]   --->   Operation 251 'load' 'buffer_4_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 252 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_5_load = load i5 %buffer_5_addr" [sha512Accel.cpp:48]   --->   Operation 252 'load' 'buffer_5_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 253 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_6_load = load i5 %buffer_6_addr" [sha512Accel.cpp:48]   --->   Operation 253 'load' 'buffer_6_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 254 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_7_load = load i5 %buffer_7_addr" [sha512Accel.cpp:48]   --->   Operation 254 'load' 'buffer_7_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 255 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_8_load = load i5 %buffer_8_addr" [sha512Accel.cpp:48]   --->   Operation 255 'load' 'buffer_8_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 256 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_9_load = load i5 %buffer_9_addr" [sha512Accel.cpp:48]   --->   Operation 256 'load' 'buffer_9_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 257 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_10_load = load i5 %buffer_10_addr" [sha512Accel.cpp:48]   --->   Operation 257 'load' 'buffer_10_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 258 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_11_load = load i5 %buffer_11_addr" [sha512Accel.cpp:48]   --->   Operation 258 'load' 'buffer_11_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 259 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_12_load = load i5 %buffer_12_addr" [sha512Accel.cpp:48]   --->   Operation 259 'load' 'buffer_12_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 260 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_13_load = load i5 %buffer_13_addr" [sha512Accel.cpp:48]   --->   Operation 260 'load' 'buffer_13_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 261 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_14_load = load i5 %buffer_14_addr" [sha512Accel.cpp:48]   --->   Operation 261 'load' 'buffer_14_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 262 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_15_load = load i5 %buffer_15_addr" [sha512Accel.cpp:48]   --->   Operation 262 'load' 'buffer_15_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 263 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_16_load = load i5 %buffer_16_addr" [sha512Accel.cpp:48]   --->   Operation 263 'load' 'buffer_16_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 264 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_17_load = load i5 %buffer_17_addr" [sha512Accel.cpp:48]   --->   Operation 264 'load' 'buffer_17_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 265 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_18_load = load i5 %buffer_18_addr" [sha512Accel.cpp:48]   --->   Operation 265 'load' 'buffer_18_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 266 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_19_load = load i5 %buffer_19_addr" [sha512Accel.cpp:48]   --->   Operation 266 'load' 'buffer_19_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 267 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_20_load = load i5 %buffer_20_addr" [sha512Accel.cpp:48]   --->   Operation 267 'load' 'buffer_20_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 268 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_21_load = load i5 %buffer_21_addr" [sha512Accel.cpp:48]   --->   Operation 268 'load' 'buffer_21_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 269 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_22_load = load i5 %buffer_22_addr" [sha512Accel.cpp:48]   --->   Operation 269 'load' 'buffer_22_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 270 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_23_load = load i5 %buffer_23_addr" [sha512Accel.cpp:48]   --->   Operation 270 'load' 'buffer_23_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 271 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_24_load = load i5 %buffer_24_addr" [sha512Accel.cpp:48]   --->   Operation 271 'load' 'buffer_24_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 272 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_25_load = load i5 %buffer_25_addr" [sha512Accel.cpp:48]   --->   Operation 272 'load' 'buffer_25_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 273 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_26_load = load i5 %buffer_26_addr" [sha512Accel.cpp:48]   --->   Operation 273 'load' 'buffer_26_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 274 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_27_load = load i5 %buffer_27_addr" [sha512Accel.cpp:48]   --->   Operation 274 'load' 'buffer_27_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 275 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_28_load = load i5 %buffer_28_addr" [sha512Accel.cpp:48]   --->   Operation 275 'load' 'buffer_28_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 276 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_29_load = load i5 %buffer_29_addr" [sha512Accel.cpp:48]   --->   Operation 276 'load' 'buffer_29_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 277 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_30_load = load i5 %buffer_30_addr" [sha512Accel.cpp:48]   --->   Operation 277 'load' 'buffer_30_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 278 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_31_load = load i5 %buffer_31_addr" [sha512Accel.cpp:48]   --->   Operation 278 'load' 'buffer_31_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 279 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_load_1 = load i5 %buffer_addr_1" [sha512Accel.cpp:48]   --->   Operation 279 'load' 'buffer_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 280 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_1_load_1 = load i5 %buffer_1_addr_1" [sha512Accel.cpp:48]   --->   Operation 280 'load' 'buffer_1_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 281 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_2_load_1 = load i5 %buffer_2_addr_1" [sha512Accel.cpp:48]   --->   Operation 281 'load' 'buffer_2_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 282 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_3_load_1 = load i5 %buffer_3_addr_1" [sha512Accel.cpp:48]   --->   Operation 282 'load' 'buffer_3_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 283 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_4_load_1 = load i5 %buffer_4_addr_1" [sha512Accel.cpp:48]   --->   Operation 283 'load' 'buffer_4_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 284 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_5_load_1 = load i5 %buffer_5_addr_1" [sha512Accel.cpp:48]   --->   Operation 284 'load' 'buffer_5_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 285 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_6_load_1 = load i5 %buffer_6_addr_1" [sha512Accel.cpp:48]   --->   Operation 285 'load' 'buffer_6_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 286 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_7_load_1 = load i5 %buffer_7_addr_1" [sha512Accel.cpp:48]   --->   Operation 286 'load' 'buffer_7_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 287 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_8_load_1 = load i5 %buffer_8_addr_1" [sha512Accel.cpp:48]   --->   Operation 287 'load' 'buffer_8_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 288 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_9_load_1 = load i5 %buffer_9_addr_1" [sha512Accel.cpp:48]   --->   Operation 288 'load' 'buffer_9_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 289 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_10_load_1 = load i5 %buffer_10_addr_1" [sha512Accel.cpp:48]   --->   Operation 289 'load' 'buffer_10_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 290 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_11_load_1 = load i5 %buffer_11_addr_1" [sha512Accel.cpp:48]   --->   Operation 290 'load' 'buffer_11_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 291 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_12_load_1 = load i5 %buffer_12_addr_1" [sha512Accel.cpp:48]   --->   Operation 291 'load' 'buffer_12_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 292 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_13_load_1 = load i5 %buffer_13_addr_1" [sha512Accel.cpp:48]   --->   Operation 292 'load' 'buffer_13_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 293 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_14_load_1 = load i5 %buffer_14_addr_1" [sha512Accel.cpp:48]   --->   Operation 293 'load' 'buffer_14_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 294 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_15_load_1 = load i5 %buffer_15_addr_1" [sha512Accel.cpp:48]   --->   Operation 294 'load' 'buffer_15_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 295 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_16_load_1 = load i5 %buffer_16_addr_1" [sha512Accel.cpp:48]   --->   Operation 295 'load' 'buffer_16_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 296 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_17_load_1 = load i5 %buffer_17_addr_1" [sha512Accel.cpp:48]   --->   Operation 296 'load' 'buffer_17_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 297 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_18_load_1 = load i5 %buffer_18_addr_1" [sha512Accel.cpp:48]   --->   Operation 297 'load' 'buffer_18_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 298 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_19_load_1 = load i5 %buffer_19_addr_1" [sha512Accel.cpp:48]   --->   Operation 298 'load' 'buffer_19_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 299 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_20_load_1 = load i5 %buffer_20_addr_1" [sha512Accel.cpp:48]   --->   Operation 299 'load' 'buffer_20_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 300 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_21_load_1 = load i5 %buffer_21_addr_1" [sha512Accel.cpp:48]   --->   Operation 300 'load' 'buffer_21_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 301 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_22_load_1 = load i5 %buffer_22_addr_1" [sha512Accel.cpp:48]   --->   Operation 301 'load' 'buffer_22_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 302 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_23_load_1 = load i5 %buffer_23_addr_1" [sha512Accel.cpp:48]   --->   Operation 302 'load' 'buffer_23_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 303 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_24_load_1 = load i5 %buffer_24_addr_1" [sha512Accel.cpp:48]   --->   Operation 303 'load' 'buffer_24_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 304 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_25_load_1 = load i5 %buffer_25_addr_1" [sha512Accel.cpp:48]   --->   Operation 304 'load' 'buffer_25_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 305 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_26_load_1 = load i5 %buffer_26_addr_1" [sha512Accel.cpp:48]   --->   Operation 305 'load' 'buffer_26_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 306 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_27_load_1 = load i5 %buffer_27_addr_1" [sha512Accel.cpp:48]   --->   Operation 306 'load' 'buffer_27_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 307 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_28_load_1 = load i5 %buffer_28_addr_1" [sha512Accel.cpp:48]   --->   Operation 307 'load' 'buffer_28_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 308 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_29_load_1 = load i5 %buffer_29_addr_1" [sha512Accel.cpp:48]   --->   Operation 308 'load' 'buffer_29_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 309 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_30_load_1 = load i5 %buffer_30_addr_1" [sha512Accel.cpp:48]   --->   Operation 309 'load' 'buffer_30_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 310 [1/2] ( I:1.76ns O:1.76ns )   --->   "%buffer_31_load_1 = load i5 %buffer_31_addr_1" [sha512Accel.cpp:48]   --->   Operation 310 'load' 'buffer_31_load_1' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %buffer_load, i1 %buffer_1_load, i1 %buffer_2_load, i1 %buffer_3_load, i1 %buffer_4_load, i1 %buffer_5_load, i1 %buffer_6_load, i1 %buffer_7_load, i1 %buffer_8_load, i1 %buffer_9_load, i1 %buffer_10_load, i1 %buffer_11_load, i1 %buffer_12_load, i1 %buffer_13_load, i1 %buffer_14_load, i1 %buffer_15_load, i1 %buffer_16_load, i1 %buffer_17_load, i1 %buffer_18_load, i1 %buffer_19_load, i1 %buffer_20_load, i1 %buffer_21_load, i1 %buffer_22_load, i1 %buffer_23_load, i1 %buffer_24_load, i1 %buffer_25_load, i1 %buffer_26_load, i1 %buffer_27_load, i1 %buffer_28_load, i1 %buffer_29_load, i1 %buffer_30_load, i1 %buffer_31_load, i1 %buffer_load_1, i1 %buffer_1_load_1, i1 %buffer_2_load_1, i1 %buffer_3_load_1, i1 %buffer_4_load_1, i1 %buffer_5_load_1, i1 %buffer_6_load_1, i1 %buffer_7_load_1, i1 %buffer_8_load_1, i1 %buffer_9_load_1, i1 %buffer_10_load_1, i1 %buffer_11_load_1, i1 %buffer_12_load_1, i1 %buffer_13_load_1, i1 %buffer_14_load_1, i1 %buffer_15_load_1, i1 %buffer_16_load_1, i1 %buffer_17_load_1, i1 %buffer_18_load_1, i1 %buffer_19_load_1, i1 %buffer_20_load_1, i1 %buffer_21_load_1, i1 %buffer_22_load_1, i1 %buffer_23_load_1, i1 %buffer_24_load_1, i1 %buffer_25_load_1, i1 %buffer_26_load_1, i1 %buffer_27_load_1, i1 %buffer_28_load_1, i1 %buffer_29_load_1, i1 %buffer_30_load_1, i1 %buffer_31_load_1" [sha512Accel.cpp:48]   --->   Operation 311 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln48 = store i64 %tmp_8, i4 %message_addr" [sha512Accel.cpp:48]   --->   Operation 312 'store' 'store_ln48' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln46 = br void %VITIS_LOOP_47_6" [sha512Accel.cpp:46]   --->   Operation 313 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln45', sha512Accel.cpp:45) of constant 0 on local variable 'buffi', sha512Accel.cpp:45 [37]  (1.294 ns)
	'load' operation 11 bit ('buffi_load', sha512Accel.cpp:48) on local variable 'buffi', sha512Accel.cpp:45 [45]  (0.000 ns)
	'add' operation 10 bit ('buffi', sha512Accel.cpp:47) [118]  (1.665 ns)
	'getelementptr' operation 5 bit ('buffer_addr_1', sha512Accel.cpp:48) [121]  (0.000 ns)
	'load' operation 1 bit ('buffer_load_1', sha512Accel.cpp:48) on array 'buffer_r' [122]  (1.769 ns)

 <State 2>: 4.540ns
The critical path consists of the following:
	'load' operation 1 bit ('buffer_load', sha512Accel.cpp:48) on array 'buffer_r' [54]  (1.769 ns)
	'store' operation 0 bit ('store_ln48', sha512Accel.cpp:48) of variable 'tmp_8', sha512Accel.cpp:48 on array 'message' [276]  (2.771 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
