<module name="CM_CORE__L4PER" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_L4PER_CLKSTCTRL" acronym="CM_L4PER_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L4PER_32K_GFCLK" width="1" begin="27" end="27" resetval="0x0" description="This field indicates the state of the L4PER_32K_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L4PER_32K_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L4PER_32K_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UART5_GFCLK" width="1" begin="26" end="26" resetval="0x0" description="This field indicates the state of the UART5_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_UART5_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_UART5_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_192M_GFCLK" width="1" begin="25" end="25" resetval="0x0" description="This field indicates the state of the PER_192M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Corresponding_clock_is_definitely_gated" token="CLKACTIVITY_PER_192M_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_PER_192M_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPIO_GFCLK" width="1" begin="24" end="24" resetval="0x0" description="This field indicates the state of the GPIO_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_GPIO_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_GPIO_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MMC4_GFCLK" width="1" begin="23" end="23" resetval="0x0" description="This field indicates the state of the MMC4_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MMC4_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MMC4_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MMC3_GFCLK" width="1" begin="22" end="22" resetval="0x0" description="This field indicates the state of the MMC3_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MMC3_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MMC3_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_96M_GFCLK" width="1" begin="21" end="21" resetval="0x0" description="This field indicates the state of the PER_96M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_PER_96M_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_PER_96M_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_48M_GFCLK" width="1" begin="20" end="20" resetval="0x0" description="This field indicates the state of the PER_48M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_PER_48M_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_PER_48M_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_12M_GFCLK" width="1" begin="19" end="19" resetval="0x0" description="This field indicates the state of the PER_12M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_PER_12M_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_PER_12M_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UART4_GFCLK" width="1" begin="18" end="18" resetval="0x0" description="This field indicates the state of the UART4_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_UART4_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_UART4_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UART3_GFCLK" width="1" begin="17" end="17" resetval="0x0" description="This field indicates the state of the UART3_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_UART3_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_UART3_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UART2_GFCLK" width="1" begin="16" end="16" resetval="0x0" description="This field indicates the state of the UART2_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_UART2_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_UART2_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UART1_GFCLK" width="1" begin="15" end="15" resetval="0x0" description="This field indicates the state of the UART1_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_UART1_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_UART1_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER9_GFCLK" width="1" begin="14" end="14" resetval="0x0" description="This field indicates the state of the DMT9_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER9_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER9_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER4_GFCLK" width="1" begin="13" end="13" resetval="0x0" description="This field indicates the state of the DMT4_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER4_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER4_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER3_GFCLK" width="1" begin="12" end="12" resetval="0x0" description="This field indicates the state of the DMT3_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER3_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER3_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER2_GFCLK" width="1" begin="11" end="11" resetval="0x0" description="This field indicates the state of the DMT2_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER2_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER2_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER11_GFCLK" width="1" begin="10" end="10" resetval="0x0" description="This field indicates the state of the DMT11_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER11_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER11_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER10_GFCLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the DMT10_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER10_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER10_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L4PER_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the L4PER_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L4PER_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L4PER_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4PER clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_DYNAMICDEP" acronym="CM_L4PER_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from L4PER domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="23" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4SEC_DYNDEP" width="1" begin="14" end="14" resetval="0x1" description="Dynamic dependency towards L4SEC clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L4SEC_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSS_DYNDEP" width="1" begin="8" end="8" resetval="0x1" description="Dynamic dependency towards DSS clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="DSS_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_DYNDEP" width="1" begin="7" end="7" resetval="0x1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3INIT_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU_DYNDEP" width="1" begin="3" end="3" resetval="0x1" description="Dynamic dependency towards IPU clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="IPU_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4PER2_L4_PER2_CLKCTRL" acronym="CM_L4PER2_L4_PER2_CLKCTRL" offset="0xC" width="32" description="This register manages the L4_PER2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4PER3_L4_PER3_CLKCTRL" acronym="CM_L4PER3_L4_PER3_CLKCTRL" offset="0x14" width="32" description="This register manages the L4_PER3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_PRUSS1_CLKCTRL" acronym="CM_L4PER2_PRUSS1_CLKCTRL" offset="0x18" width="32" description="This register manages the PRU-ICSS clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_PRUSS2_CLKCTRL" acronym="CM_L4PER2_PRUSS2_CLKCTRL" offset="0x20" width="32" description="This register manages the PRU-ICSS clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER10_CLKCTRL" acronym="CM_L4PER_TIMER10_CLKCTRL" offset="0x28" width="32" description="This register manages the TIMER10 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xB-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved&#200;"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER11_CLKCTRL" acronym="CM_L4PER_TIMER11_CLKCTRL" offset="0x30" width="32" description="This register manages the TIMER11 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xB-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER2_CLKCTRL" acronym="CM_L4PER_TIMER2_CLKCTRL" offset="0x38" width="32" description="This register manages the TIMER2 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xB-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER3_CLKCTRL" acronym="CM_L4PER_TIMER3_CLKCTRL" offset="0x40" width="32" description="This register manages the TIMER3 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xB-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER4_CLKCTRL" acronym="CM_L4PER_TIMER4_CLKCTRL" offset="0x48" width="32" description="This register manages the TIMER4 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xB-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_TIMER9_CLKCTRL" acronym="CM_L4PER_TIMER9_CLKCTRL" offset="0x50" width="32" description="This register manages the TIMER9 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xB-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_ELM_CLKCTRL" acronym="CM_L4PER_ELM_CLKCTRL" offset="0x58" width="32" description="This register manages the ELM clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO2_CLKCTRL" acronym="CM_L4PER_GPIO2_CLKCTRL" offset="0x60" width="32" description="This register manages the GPIO2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO3_CLKCTRL" acronym="CM_L4PER_GPIO3_CLKCTRL" offset="0x68" width="32" description="This register manages the GPIO3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO4_CLKCTRL" acronym="CM_L4PER_GPIO4_CLKCTRL" offset="0x70" width="32" description="This register manages the GPIO4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO5_CLKCTRL" acronym="CM_L4PER_GPIO5_CLKCTRL" offset="0x78" width="32" description="This register manages the GPIO5 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO6_CLKCTRL" acronym="CM_L4PER_GPIO6_CLKCTRL" offset="0x80" width="32" description="This register manages the GPIO6 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_HDQ1W_CLKCTRL" acronym="CM_L4PER_HDQ1W_CLKCTRL" offset="0x88" width="32" description="This register manages the HDQ1W clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="DISABLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="IDLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="RESERVED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="ENABLE" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_PWMSS2_CLKCTRL" acronym="CM_L4PER2_PWMSS2_CLKCTRL" offset="0x90" width="32" description="This register manages the PWMSS1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_PWMSS3_CLKCTRL" acronym="CM_L4PER2_PWMSS3_CLKCTRL" offset="0x98" width="32" description="This register manages the PWMSS2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C1_CLKCTRL" acronym="CM_L4PER_I2C1_CLKCTRL" offset="0xA0" width="32" description="This register manages the I2C1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C2_CLKCTRL" acronym="CM_L4PER_I2C2_CLKCTRL" offset="0xA8" width="32" description="This register manages the I2C2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C3_CLKCTRL" acronym="CM_L4PER_I2C3_CLKCTRL" offset="0xB0" width="32" description="This register manages the I2C3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_I2C4_CLKCTRL" acronym="CM_L4PER_I2C4_CLKCTRL" offset="0xB8" width="32" description="This register manages the I2C4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_L4_PER1_CLKCTRL" acronym="CM_L4PER_L4_PER1_CLKCTRL" offset="0xC0" width="32" description="This register manages the L4_PER1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_PWMSS1_CLKCTRL" acronym="CM_L4PER2_PWMSS1_CLKCTRL" offset="0xC4" width="32" description="This register manages the PWMSS0 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER3_TIMER13_CLKCTRL" acronym="CM_L4PER3_TIMER13_CLKCTRL" offset="0xC8" width="32" description="This register manages the TIMER13 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xB-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER3_TIMER14_CLKCTRL" acronym="CM_L4PER3_TIMER14_CLKCTRL" offset="0xD0" width="32" description="This register manages the TIMER14 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xB-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER3_TIMER15_CLKCTRL" acronym="CM_L4PER3_TIMER15_CLKCTRL" offset="0xD8" width="32" description="This register manages the TIMER15 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xB-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI1_CLKCTRL" acronym="CM_L4PER_MCSPI1_CLKCTRL" offset="0xF0" width="32" description="This register manages the McSPI1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI2_CLKCTRL" acronym="CM_L4PER_MCSPI2_CLKCTRL" offset="0xF8" width="32" description="This register manages the McSPI2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI3_CLKCTRL" acronym="CM_L4PER_MCSPI3_CLKCTRL" offset="0x100" width="32" description="This register manages the McSPI3 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MCSPI4_CLKCTRL" acronym="CM_L4PER_MCSPI4_CLKCTRL" offset="0x108" width="32" description="This register manages the McSPI4 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO7_CLKCTRL" acronym="CM_L4PER_GPIO7_CLKCTRL" offset="0x110" width="32" description="This register manages the GPIO7 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_GPIO8_CLKCTRL" acronym="CM_L4PER_GPIO8_CLKCTRL" offset="0x118" width="32" description="This register manages the GPIO8 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_DBCLK" width="1" begin="8" end="8" resetval="0x0" description="Optional functional clock control." range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_DBCLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_DBCLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MMC3_CLKCTRL" acronym="CM_L4PER_MMC3_CLKCTRL" offset="0x120" width="32" description="This register manages the MMC3 clocks.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_DIV" width="2" begin="26" end="25" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="MMCCLK_DIV_1" token="CLKSEL_DIV_0" description="Select MMC CLK divided by 1"/>
      <bitenum value="1" id="MMCCLK_DIV_2" token="CLKSEL_DIV_1" description="Select MMC CLK divided by 2"/>
      <bitenum value="2" id="MMCCLK_DIV_4" token="CLKSEL_DIV_2" description="Selects MMC CLK divided by 4"/>
      <bitenum value="3" id="RESERVED" token="CLKSEL_DIV_3" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_MUX" width="1" begin="24" end="24" resetval="0x0" description="Select the clock for the MMC from DPLL_PER." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_MUX_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_MUX_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_CLK32K" width="1" begin="8" end="8" resetval="0x0" description="MMC optional clock control: 32K CLK" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_CLK32K_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_CLK32K_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_MMC4_CLKCTRL" acronym="CM_L4PER_MMC4_CLKCTRL" offset="0x128" width="32" description="This register manages the MMC4 clocks.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_DIV" width="2" begin="26" end="25" resetval="0x0" description="Selects the divider value" range="" rwaccess="RW">
      <bitenum value="0" id="MMCCLK_DIV_1" token="CLKSEL_DIV_0" description="Select MMC CLK divided by 1"/>
      <bitenum value="1" id="MMCCLK_DIV_2" token="CLKSEL_DIV_1" description="Select MMC CLK divided by 2"/>
      <bitenum value="2" id="MMCCLK_DIV_4" token="CLKSEL_DIV_2" description="Selects MMC CLK divided by 4"/>
      <bitenum value="3" id="RESERVED" token="CLKSEL_DIV_3" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_MUX" width="1" begin="24" end="24" resetval="0x0" description="Select the clock for the MMC from DPLL_PER." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_MUX_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_MUX_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_CLK32K" width="1" begin="8" end="8" resetval="0x0" description="MMC optional clock control: 32K CLK" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_CLK32K_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_CLK32K_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER3_TIMER16_CLKCTRL" acronym="CM_L4PER3_TIMER16_CLKCTRL" offset="0x130" width="32" description="This register manages the TIMER16 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="4" begin="27" end="24" resetval="0x0" description="Selects the timer functional clock0xB-0xF: RESERVED enum=RESERVED ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_TIMER_SYS_CLK" token="CLKSEL_0" description="Selects SYS_CLK1"/>
      <bitenum value="1" id="SEL_SYS_CLK1_32K_CLK" token="CLKSEL_1" description="Selects FUNC_32K_CLK"/>
      <bitenum value="2" id="SEL_SYS_CLK2" token="CLKSEL_2" description="Selects SYS_CLK2"/>
      <bitenum value="3" id="SEL_XREF_CLK0" token="CLKSEL_3" description="Selects XREF_CLK0"/>
      <bitenum value="4" id="SEL_XREF_CLK1" token="CLKSEL_4" description="Selects XREF_CLK1"/>
      <bitenum value="5" id="SEL_XREF_CLK2" token="CLKSEL_5" description="Selects XREF_CLK2"/>
      <bitenum value="6" id="SEL_XREF_CLK3" token="CLKSEL_6" description="Selects XREF_CLK3"/>
      <bitenum value="7" id="SEL_ABE_GICLK" token="CLKSEL_7" description="Selects ABE_GICLK"/>
      <bitenum value="8" id="SEL_VIDEO1_CLK" token="CLKSEL_8" description="Selects VIDEO1_DIV_CLK"/>
      <bitenum value="9" id="SEL_VIDEO2_CLK" token="CLKSEL_9" description="Selects VIDEO2_DIV _CLK"/>
      <bitenum value="10" id="SEL_HDMI_CLK" token="CLKSEL_10" description="Selects HDMI_DIV _CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_QSPI_CLKCTRL" acronym="CM_L4PER2_QSPI_CLKCTRL" offset="0x138" width="32" description="This register manages the QSPI clocks.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_DIV" width="2" begin="26" end="25" resetval="0x0" description="QSPI clock divide ratio." range="" rwaccess="RW">
      <bitenum value="0" id="DIV1" token="CLKSEL_DIV_0" description="QSPI clock is divided by 1."/>
      <bitenum value="1" id="DIV2" token="CLKSEL_DIV_1" description="QSPI clock is divided by 2."/>
      <bitenum value="2" id="DIV4" token="CLKSEL_DIV_2" description="QSPI clock is divided by 4."/>
      <bitenum value="3" id="RESERVED" token="CLKSEL_DIV_3" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE" width="1" begin="24" end="24" resetval="0x0" description="Selects the source of the functional clock." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_128M_CLK" token="CLKSEL_SOURCE_0" description="128MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="1" id="SEL_PER_QSPI_CLK" token="CLKSEL_SOURCE_1" description="Selects PER_QSPI_CLK from DPLL_PER"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART1_CLKCTRL" acronym="CM_L4PER_UART1_CLKCTRL" offset="0x140" width="32" description="This register manages the UART1 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects functional clock for UART between FUNC_48M_FCLK and FUNC_192M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART2_CLKCTRL" acronym="CM_L4PER_UART2_CLKCTRL" offset="0x148" width="32" description="This register manages the UART2 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects functional clock for UART between FUNC_48M_FCLK and FUNC_192M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART3_CLKCTRL" acronym="CM_L4PER_UART3_CLKCTRL" offset="0x150" width="32" description="This register manages the UART3 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects functional clock for UART between FUNC_48M_FCLK and FUNC_192M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART4_CLKCTRL" acronym="CM_L4PER_UART4_CLKCTRL" offset="0x158" width="32" description="This register manages the UART4 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects functional clock for UART between FUNC_48M_FCLK and FUNC_192M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_MCASP2_CLKCTRL" acronym="CM_L4PER2_MCASP2_CLKCTRL" offset="0x160" width="32" description="This register manages the McASP2 clocks.">
    <bitfield id="CLKSEL_AHCLKR" width="4" begin="31" end="28" resetval="0x0" description="Selects reference clock for AHCLKR enum=SEL_FUNC_24M_GFCLK . enum=SEL_XREF_CLK3 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M_GFCLK" token="CLKSEL_AHCLKR_0" description="Selects ABE_24M_GFCLK"/>
      <bitenum value="1" id="SEL_ABE_SYS_CLK" token="CLKSEL_AHCLKR_1" description="Selects ABE_SYS_CLK"/>
      <bitenum value="2" id="SEL_FUNC_24M_GFCLK" token="CLKSEL_AHCLKR_2" description="Selects FUNC_24M_GFCLK"/>
      <bitenum value="3" id="SEL_ATL_CLK3" token="CLKSEL_AHCLKR_3" description="Selects ATL_CLK3"/>
      <bitenum value="4" id="SEL_ATL_CLK2" token="CLKSEL_AHCLKR_4" description="Selects ATL_CLK2"/>
      <bitenum value="5" id="SEL_ATL_CLK1" token="CLKSEL_AHCLKR_5" description="Selects ATL_CLK1"/>
      <bitenum value="6" id="SEL_ATL_CLK0" token="CLKSEL_AHCLKR_6" description="Selects ATL_CLK0"/>
      <bitenum value="7" id="SEL_SYS_SLK2" token="CLKSEL_AHCLKR_7" description="Selects SYS_CLK2"/>
      <bitenum value="8" id="SEL_XREF_CLK0" token="CLKSEL_AHCLKR_8" description="Selects XREF_CLK0"/>
      <bitenum value="9" id="SEL_XREF_CLK1" token="CLKSEL_AHCLKR_9" description="Selects XREF_CLK1"/>
      <bitenum value="10" id="SEL_XREF_CLK2" token="CLKSEL_AHCLKR_10" description="Selects XREF_CLK2"/>
      <bitenum value="11" id="SEL_XREF_CLK3" token="CLKSEL_AHCLKR_11" description="Selects XREF_CLK3"/>
      <bitenum value="12" id="SEL_MLB_CLK" token="CLKSEL_AHCLKR_12" description="Selects MLB_CLK"/>
      <bitenum value="13" id="SEL_MLBP_CLK" token="CLKSEL_AHCLKR_13" description="Selects MLBP_CLK"/>
      <bitenum value="14" id="RESERVED" token="CLKSEL_AHCLKR_14" description="RESERVED"/>
      <bitenum value="15" id="RESERVED1" token="CLKSEL_AHCLKR_15" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_AHCLKX" width="4" begin="27" end="24" resetval="0x0" description="Selects reference clock for AHCLKX enum=SEL_FUNC_24M_GFCLK . enum=SEL_XREF_CLK3 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M_GFCLK" token="CLKSEL_AHCLKX_0" description="Selects ABE_24M_GFCLK"/>
      <bitenum value="1" id="SEL_ABE_SYS_CLK" token="CLKSEL_AHCLKX_1" description="Selects ABE_SYS_CLK"/>
      <bitenum value="2" id="SEL_FUNC_24M_GFCLK" token="CLKSEL_AHCLKX_2" description="Selects FUNC_24M_GFCLK"/>
      <bitenum value="3" id="SEL_ATL_CLK3" token="CLKSEL_AHCLKX_3" description="Selects ATL_CLK3"/>
      <bitenum value="4" id="SEL_ATL_CLK2" token="CLKSEL_AHCLKX_4" description="Selects ATL_CLK2"/>
      <bitenum value="5" id="SEL_ATL_CLK1" token="CLKSEL_AHCLKX_5" description="Selects ATL_CLK1"/>
      <bitenum value="6" id="SEL_ATL_CLK0" token="CLKSEL_AHCLKX_6" description="Selects ATL_CLK0"/>
      <bitenum value="7" id="SEL_SYS_SLK2" token="CLKSEL_AHCLKX_7" description="Selects SYS_CLK2"/>
      <bitenum value="8" id="SEL_XREF_CLK0" token="CLKSEL_AHCLKX_8" description="Selects XREF_CLK0"/>
      <bitenum value="9" id="SEL_XREF_CLK1" token="CLKSEL_AHCLKX_9" description="Selects XREF_CLK1"/>
      <bitenum value="10" id="SEL_XREF_CLK2" token="CLKSEL_AHCLKX_10" description="Selects XREF_CLK2"/>
      <bitenum value="11" id="SEL_XREF_CLK3" token="CLKSEL_AHCLKX_11" description="Selects XREF_CLK3"/>
      <bitenum value="12" id="SEL_MLB_CLK" token="CLKSEL_AHCLKX_12" description="Selects MLB_CLK"/>
      <bitenum value="13" id="SEL_MLBP_CLK" token="CLKSEL_AHCLKX_13" description="Selects MLBP_CLK"/>
      <bitenum value="14" id="RESERVED" token="CLKSEL_AHCLKX_14" description="RESERVED"/>
      <bitenum value="15" id="RESERVED1" token="CLKSEL_AHCLKX_15" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_AUX_CLK" width="2" begin="23" end="22" resetval="0x0" description="Selects the source of the AUX clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_PER_ABE_X1_GFCLK" token="CLKSEL_AUX_CLK_0" description="Selects PER_ABE_X1_GFCLK"/>
      <bitenum value="1" id="SEL_VIDEO1_CLK" token="CLKSEL_AUX_CLK_1" description="Selects VIDEO1_CLK"/>
      <bitenum value="2" id="SEL_VIDEO2_CLK" token="CLKSEL_AUX_CLK_2" description="Selects VIDEO2_CLK"/>
      <bitenum value="3" id="SEL_HDMI_CLK" token="CLKSEL_AUX_CLK_3" description="Selects HDMI_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_MCASP3_CLKCTRL" acronym="CM_L4PER2_MCASP3_CLKCTRL" offset="0x168" width="32" description="This register manages the McASP3 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_AHCLKX" width="4" begin="27" end="24" resetval="0x0" description="Selects reference clock for AHCLKX enum=SEL_FUNC_24M_GFCLK . enum=SEL_XREF_CLK3 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M_GFCLK" token="CLKSEL_AHCLKX_0" description="Selects ABE_24M_GFCLK"/>
      <bitenum value="1" id="SEL_ABE_SYS_CLK" token="CLKSEL_AHCLKX_1" description="Selects ABE_SYS_CLK"/>
      <bitenum value="2" id="SEL_FUNC_24M_GFCLK" token="CLKSEL_AHCLKX_2" description="Selects FUNC_24M_GFCLK"/>
      <bitenum value="3" id="SEL_ATL_CLK3" token="CLKSEL_AHCLKX_3" description="Selects ATL_CLK3"/>
      <bitenum value="4" id="SEL_ATL_CLK2" token="CLKSEL_AHCLKX_4" description="Selects ATL_CLK2"/>
      <bitenum value="5" id="SEL_ATL_CLK1" token="CLKSEL_AHCLKX_5" description="Selects ATL_CLK1"/>
      <bitenum value="6" id="SEL_ATL_CLK0" token="CLKSEL_AHCLKX_6" description="Selects ATL_CLK0"/>
      <bitenum value="7" id="SEL_SYS_SLK2" token="CLKSEL_AHCLKX_7" description="Selects SYS_CLK2"/>
      <bitenum value="8" id="SEL_XREF_CLK0" token="CLKSEL_AHCLKX_8" description="Selects XREF_CLK0"/>
      <bitenum value="9" id="SEL_XREF_CLK1" token="CLKSEL_AHCLKX_9" description="Selects XREF_CLK1"/>
      <bitenum value="10" id="SEL_XREF_CLK2" token="CLKSEL_AHCLKX_10" description="Selects XREF_CLK2"/>
      <bitenum value="11" id="SEL_XREF_CLK3" token="CLKSEL_AHCLKX_11" description="Selects XREF_CLK3"/>
      <bitenum value="12" id="SEL_MLB_CLK" token="CLKSEL_AHCLKX_12" description="Selects MLB_CLK"/>
      <bitenum value="13" id="SEL_MLBP_CLK" token="CLKSEL_AHCLKX_13" description="Selects MLBP_CLK"/>
      <bitenum value="14" id="RESERVED" token="CLKSEL_AHCLKX_14" description="RESERVED"/>
      <bitenum value="15" id="RESERVED1" token="CLKSEL_AHCLKX_15" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_AUX_CLK" width="2" begin="23" end="22" resetval="0x0" description="Selects the source of the AUX clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_PER_ABE_X1_GFCLK" token="CLKSEL_AUX_CLK_0" description="Selects PER_ABE_X1_GFCLK"/>
      <bitenum value="1" id="SEL_VIDEO1_CLK" token="CLKSEL_AUX_CLK_1" description="Selects VIDEO1_CLK"/>
      <bitenum value="2" id="SEL_VIDEO2_CLK" token="CLKSEL_AUX_CLK_2" description="Selects VIDEO2_CLK"/>
      <bitenum value="3" id="SEL_HDMI_CLK" token="CLKSEL_AUX_CLK_3" description="Selects HDMI_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER_UART5_CLKCTRL" acronym="CM_L4PER_UART5_CLKCTRL" offset="0x170" width="32" description="This register manages the UART5 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects functional clock for UART between FUNC_48M_FCLK and FUNC_192M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_MCASP5_CLKCTRL" acronym="CM_L4PER2_MCASP5_CLKCTRL" offset="0x178" width="32" description="This register manages the McASP5 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_AHCLKX" width="4" begin="27" end="24" resetval="0x0" description="Selects reference clock for AHCLKX enum=SEL_ATL_CLK3 . enum=SEL_XREF_CLK3 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M_GFCLK" token="CLKSEL_AHCLKX_0" description="Selects ABE_24M_GFCLK"/>
      <bitenum value="1" id="SEL_ABE_SYS_CLK" token="CLKSEL_AHCLKX_1" description="Selects ABE_SYS_CLK"/>
      <bitenum value="2" id="SEL_FUNC_24M_GFCLK" token="CLKSEL_AHCLKX_2" description="Selects FUNC_24M_GFCLK"/>
      <bitenum value="3" id="SEL_ATL_CLK3" token="CLKSEL_AHCLKX_3" description="Selects ATL_CLK3"/>
      <bitenum value="4" id="SEL_ATL_CLK2" token="CLKSEL_AHCLKX_4" description="Selects ATL_CLK2"/>
      <bitenum value="5" id="SEL_ATL_CLK1" token="CLKSEL_AHCLKX_5" description="Selects ATL_CLK1"/>
      <bitenum value="6" id="SEL_ATL_CLK0" token="CLKSEL_AHCLKX_6" description="Selects ATL_CLK0"/>
      <bitenum value="7" id="SEL_SYS_SLK2" token="CLKSEL_AHCLKX_7" description="Selects SYS_CLK2"/>
      <bitenum value="8" id="SEL_XREF_CLK0" token="CLKSEL_AHCLKX_8" description="Selects XREF_CLK0"/>
      <bitenum value="9" id="SEL_XREF_CLK1" token="CLKSEL_AHCLKX_9" description="Selects XREF_CLK1"/>
      <bitenum value="10" id="SEL_XREF_CLK2" token="CLKSEL_AHCLKX_10" description="Selects XREF_CLK2"/>
      <bitenum value="11" id="SEL_XREF_CLK3" token="CLKSEL_AHCLKX_11" description="Selects XREF_CLK3"/>
      <bitenum value="12" id="SEL_MLB_CLK" token="CLKSEL_AHCLKX_12" description="Selects MLB_CLK"/>
      <bitenum value="13" id="SEL_MLBP_CLK" token="CLKSEL_AHCLKX_13" description="Selects MLBP_CLK"/>
      <bitenum value="14" id="RESERVED" token="CLKSEL_AHCLKX_14" description="RESERVED"/>
      <bitenum value="15" id="RESERVED1" token="CLKSEL_AHCLKX_15" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_AUX_CLK" width="2" begin="23" end="22" resetval="0x0" description="Selects the source of the AUX clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_PER_ABE_X1_GFCLK" token="CLKSEL_AUX_CLK_0" description="Selects PER_ABE_X1_GFCLK"/>
      <bitenum value="1" id="SEL_VIDEO1_CLK" token="CLKSEL_AUX_CLK_1" description="Selects VIDEO1_CLK"/>
      <bitenum value="2" id="SEL_VIDEO2_CLK" token="CLKSEL_AUX_CLK_2" description="Selects VIDEO2_CLK"/>
      <bitenum value="3" id="SEL_HDMI_CLK" token="CLKSEL_AUX_CLK_3" description="Selects HDMI_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_CLKSTCTRL" acronym="CM_L4SEC_CLKSTCTRL" offset="0x180" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_L4SEC_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the L3_SECURE_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L4SEC_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L4SEC_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4PER clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_STATICDEP" acronym="CM_L4SEC_STATICDEP" offset="0x184" width="32" description="This register controls the static domain depedencies from L4SEC domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0x0" description="Static dependency towards L4PER1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="12" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="0x1" description="Static dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0x0" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4SEC_DYNAMICDEP" acronym="CM_L4SEC_DYNAMICDEP" offset="0x188" width="32" description="This register controls the dynamic domain depedencies from L4SEC domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0x0" description="Dynamic dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="L3MAIN1_DYNDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4PER2_MCASP8_CLKCTRL" acronym="CM_L4PER2_MCASP8_CLKCTRL" offset="0x190" width="32" description="This register manages the McASP8 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_AHCLKX" width="4" begin="27" end="24" resetval="0x0" description="Selects reference clock for AHCLKX enum=SEL_FUNC_24M_GFCLK . enum=SEL_XREF_CLK3 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M_GFCLK" token="CLKSEL_AHCLKX_0" description="Selects ABE_24M_GFCLK"/>
      <bitenum value="1" id="SEL_ABE_SYS_CLK" token="CLKSEL_AHCLKX_1" description="Selects ABE_SYS_CLK"/>
      <bitenum value="2" id="SEL_FUNC_24M_GFCLK" token="CLKSEL_AHCLKX_2" description="Selects FUNC_24M_GFCLK"/>
      <bitenum value="3" id="SEL_ATL_CLK3" token="CLKSEL_AHCLKX_3" description="Selects ATL_CLK3"/>
      <bitenum value="4" id="SEL_ATL_CLK2" token="CLKSEL_AHCLKX_4" description="Selects ATL_CLK2"/>
      <bitenum value="5" id="SEL_ATL_CLK1" token="CLKSEL_AHCLKX_5" description="Selects ATL_CLK1"/>
      <bitenum value="6" id="SEL_ATL_CLK0" token="CLKSEL_AHCLKX_6" description="Selects ATL_CLK0"/>
      <bitenum value="7" id="SEL_SYS_SLK2" token="CLKSEL_AHCLKX_7" description="Selects SYS_CLK2"/>
      <bitenum value="8" id="SEL_XREF_CLK0" token="CLKSEL_AHCLKX_8" description="Selects XREF_CLK0"/>
      <bitenum value="9" id="SEL_XREF_CLK1" token="CLKSEL_AHCLKX_9" description="Selects XREF_CLK1"/>
      <bitenum value="10" id="SEL_XREF_CLK2" token="CLKSEL_AHCLKX_10" description="Selects XREF_CLK2"/>
      <bitenum value="11" id="SEL_XREF_CLK3" token="CLKSEL_AHCLKX_11" description="Selects XREF_CLK3"/>
      <bitenum value="12" id="SEL_MLB_CLK" token="CLKSEL_AHCLKX_12" description="Selects MLB_CLK"/>
      <bitenum value="13" id="SEL_MLBP_CLK" token="CLKSEL_AHCLKX_13" description="Selects MLBP_CLK"/>
      <bitenum value="14" id="RESERVED" token="CLKSEL_AHCLKX_14" description="RESERVED"/>
      <bitenum value="15" id="RESERVED1" token="CLKSEL_AHCLKX_15" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_AUX_CLK" width="2" begin="23" end="22" resetval="0x0" description="Selects the source of the AUX clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_PER_ABE_X1_GFCLK" token="CLKSEL_AUX_CLK_0" description="Selects PER_ABE_X1_GFCLK"/>
      <bitenum value="1" id="SEL_VIDEO1_CLK" token="CLKSEL_AUX_CLK_1" description="Selects VIDEO1_CLK"/>
      <bitenum value="2" id="SEL_VIDEO2_CLK" token="CLKSEL_AUX_CLK_2" description="Selects VIDEO2_CLK"/>
      <bitenum value="3" id="SEL_HDMI_CLK" token="CLKSEL_AUX_CLK_3" description="Selects HDMI_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_MCASP4_CLKCTRL" acronym="CM_L4PER2_MCASP4_CLKCTRL" offset="0x198" width="32" description="This register manages the McASP4 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_AHCLKX" width="4" begin="27" end="24" resetval="0x0" description="Selects reference clock for AHCLKX enum=SEL_FUNC_24M_GFCLK . enum=SEL_XREF_CLK3 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M_GFCLK" token="CLKSEL_AHCLKX_0" description="Selects ABE_24M_GFCLK"/>
      <bitenum value="1" id="SEL_ABE_SYS_CLK" token="CLKSEL_AHCLKX_1" description="Selects ABE_SYS_CLK"/>
      <bitenum value="2" id="SEL_FUNC_24M_GFCLK" token="CLKSEL_AHCLKX_2" description="Selects FUNC_24M_GFCLK"/>
      <bitenum value="3" id="SEL_ATL_CLK3" token="CLKSEL_AHCLKX_3" description="Selects ATL_CLK3"/>
      <bitenum value="4" id="SEL_ATL_CLK2" token="CLKSEL_AHCLKX_4" description="Selects ATL_CLK2"/>
      <bitenum value="5" id="SEL_ATL_CLK1" token="CLKSEL_AHCLKX_5" description="Selects ATL_CLK1"/>
      <bitenum value="6" id="SEL_ATL_CLK0" token="CLKSEL_AHCLKX_6" description="Selects ATL_CLK0"/>
      <bitenum value="7" id="SEL_SYS_SLK2" token="CLKSEL_AHCLKX_7" description="Selects SYS_CLK2"/>
      <bitenum value="8" id="SEL_XREF_CLK0" token="CLKSEL_AHCLKX_8" description="Selects XREF_CLK0"/>
      <bitenum value="9" id="SEL_XREF_CLK1" token="CLKSEL_AHCLKX_9" description="Selects XREF_CLK1"/>
      <bitenum value="10" id="SEL_XREF_CLK2" token="CLKSEL_AHCLKX_10" description="Selects XREF_CLK2"/>
      <bitenum value="11" id="SEL_XREF_CLK3" token="CLKSEL_AHCLKX_11" description="Selects XREF_CLK3"/>
      <bitenum value="12" id="SEL_MLB_CLK" token="CLKSEL_AHCLKX_12" description="Selects MLB_CLK"/>
      <bitenum value="13" id="SEL_MLBP_CLK" token="CLKSEL_AHCLKX_13" description="Selects MLBP_CLK"/>
      <bitenum value="14" id="RESERVED" token="CLKSEL_AHCLKX_14" description="RESERVED"/>
      <bitenum value="15" id="RESERVED1" token="CLKSEL_AHCLKX_15" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_AUX_CLK" width="2" begin="23" end="22" resetval="0x0" description="Selects the source of the AUX clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_PER_ABE_X1_GFCLK" token="CLKSEL_AUX_CLK_0" description="Selects PER_ABE_X1_GFCLK"/>
      <bitenum value="1" id="SEL_VIDEO1_CLK" token="CLKSEL_AUX_CLK_1" description="Selects VIDEO1_CLK"/>
      <bitenum value="2" id="SEL_VIDEO2_CLK" token="CLKSEL_AUX_CLK_2" description="Selects VIDEO2_CLK"/>
      <bitenum value="3" id="SEL_HDMI_CLK" token="CLKSEL_AUX_CLK_3" description="Selects HDMI_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_AES1_CLKCTRL" acronym="CM_L4SEC_AES1_CLKCTRL" offset="0x1A0" width="32" description="This register manages the AES1 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_AES2_CLKCTRL" acronym="CM_L4SEC_AES2_CLKCTRL" offset="0x1A8" width="32" description="This register manages the AES2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_DES3DES_CLKCTRL" acronym="CM_L4SEC_DES3DES_CLKCTRL" offset="0x1B0" width="32" description="This register manages the DES3DES clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_FPKA_CLKCTRL" acronym="CM_L4SEC_FPKA_CLKCTRL" offset="0x1B8" width="32" description="This register manages the FPKA clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_RNG_CLKCTRL" acronym="CM_L4SEC_RNG_CLKCTRL" offset="0x1C0" width="32" description="This register manages the RNG clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_SHA2MD51_CLKCTRL" acronym="CM_L4SEC_SHA2MD51_CLKCTRL" offset="0x1C8" width="32" description="This register manages the SHA2MD51 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_UART7_CLKCTRL" acronym="CM_L4PER2_UART7_CLKCTRL" offset="0x1D0" width="32" description="This register manages the UART7 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects functional clock for UART between FUNC_48M_FCLK and FUNC_192M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_DMA_CRYPTO_CLKCTRL" acronym="CM_L4SEC_DMA_CRYPTO_CLKCTRL" offset="0x1D8" width="32" description="This register manages the DMA_CRYPTO clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_UART8_CLKCTRL" acronym="CM_L4PER2_UART8_CLKCTRL" offset="0x1E0" width="32" description="This register manages the UART8 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects functional clock for UART between FUNC_48M_FCLK and FUNC_192M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_UART9_CLKCTRL" acronym="CM_L4PER2_UART9_CLKCTRL" offset="0x1E8" width="32" description="This register manages the UART9 clocks.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL" width="1" begin="24" end="24" resetval="0x0" description="Selects functional clock for UART between FUNC_48M_FCLK and FUNC_192M_CLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_FUNC_48M_CLK" token="CLKSEL_0" description="Selects FUNC_48M_FCLK"/>
      <bitenum value="1" id="SEL_FUNC_192M_CLK" token="CLKSEL_1" description="Selects FUNC_192M_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_DCAN2_CLKCTRL" acronym="CM_L4PER2_DCAN2_CLKCTRL" offset="0x1F0" width="32" description="This register manages the DCAN2 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4SEC_SHA2MD52_CLKCTRL" acronym="CM_L4SEC_SHA2MD52_CLKCTRL" offset="0x1F8" width="32" description="This register manages the SHA2MD52 clocks.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_CLKSTCTRL" acronym="CM_L4PER2_CLKSTCTRL" offset="0x1FC" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="CLKACTIVITY_MCASP8_AUX_GFCLK" width="1" begin="31" end="31" resetval="0x0" description="This field indicates the state of the MCASP8_AUX_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP8_AUX_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP8_AUX_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP8_AHCLKX" width="1" begin="30" end="30" resetval="0x0" description="This field indicates the state of the MCASP8_AHCLKX clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP8_AHCLKX_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP8_AHCLKX_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP7_AUX_GFCLK" width="1" begin="29" end="29" resetval="0x0" description="This field indicates the state of the MCASP7_AUX_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP7_AUX_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP7_AUX_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP7_AHCLKX" width="1" begin="28" end="28" resetval="0x0" description="This field indicates the state of the MCASP7_AHCLKX clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP7_AHCLKX_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP7_AHCLKX_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP6_AUX_GFCLK" width="1" begin="27" end="27" resetval="0x0" description="This field indicates the state of the MCASP6_AUX_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP6_AUX_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP6_AUX_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP6_AHCLKX" width="1" begin="26" end="26" resetval="0x0" description="This field indicates the state of the MCASP6_AUX_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP6_AHCLKX_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP6_AHCLKX_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP5_AHCLKX" width="1" begin="25" end="25" resetval="0x0" description="This field indicates the state of the MCASP5_AHCLKX clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP5_AHCLKX_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP5_AHCLKX_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP5_AUX_GFCLK" width="1" begin="24" end="24" resetval="0x0" description="This field indicates the state of the MCASP5_AUX_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP5_AUX_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP5_AUX_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP4_AUX_GFCLK" width="1" begin="23" end="23" resetval="0x0" description="This field indicates the state of the MCASP4_AUX_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP4_AUX_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP4_AUX_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP4_AHCLKX" width="1" begin="22" end="22" resetval="0x0" description="This field indicates the state of the MCASP4_AHCLKX clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP4_AHCLKX_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP4_AHCLKX_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP3_AUX_GFCLK" width="1" begin="21" end="21" resetval="0x0" description="This field indicates the state of the MCASP3_AUX_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP3_AUX_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP3_AUX_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP3_AHCLKX" width="1" begin="20" end="20" resetval="0x0" description="This field indicates the state of the MCASP3_AHCLKX clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP3_AHCLKX_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP3_AHCLKX_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP2_AUX_GFCLK" width="1" begin="19" end="19" resetval="0x0" description="This field indicates the state of the MCASP2_AUX_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP2_AUX_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP2_AUX_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP2_AHCLKR" width="1" begin="18" end="18" resetval="0x0" description="This field indicates the state of the MCASP2_AHCLKR clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP2_AHCLKR_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP2_AHCLKR_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MCASP2_AHCLKX" width="1" begin="17" end="17" resetval="0x0" description="This field indicates the state of the MCASP2_AHCLKX clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MCASP2_AHCLKX_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MCASP2_AHCLKX_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L4PER2_L3_GICLK" width="1" begin="16" end="16" resetval="0x0" description="This field indicates the state of the L4PER2_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L4PER2_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L4PER2_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_DCAN2_SYS_CLK" width="1" begin="15" end="15" resetval="0x0" description="This field indicates the state of the DCAN2_SYS_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_DCAN2_SYS_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_DCAN2_SYS_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ICSS_IEP_CLK" width="1" begin="14" end="14" resetval="0x0" description="This field indicates the state of the ICSS_IEP_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_ICSS_IEP_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_ICSS_IEP_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PER_192M_GFCLK" width="1" begin="13" end="13" resetval="0x0" description="This field indicates the state of the PER_192M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_PER_192M_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_PER_192M_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_QSPI_GFCLK" width="1" begin="12" end="12" resetval="0x0" description="This field indicates the state of the QSPI_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_QSPI_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_QSPI_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UART9_GFCLK" width="1" begin="11" end="11" resetval="0x0" description="This field indicates the state of the UART9_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_UART9_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_UART9_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UART8_GFCLK" width="1" begin="10" end="10" resetval="0x0" description="This field indicates the state of the UART8_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_UART8_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_UART8_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_UART7_GFCLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the UART7_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_UART7_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_UART7_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_ICSS_CLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the ICSS_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_ICSS_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_ICSS_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="6" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4PER clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_DYNAMICDEP" acronym="CM_L4PER2_DYNAMICDEP" offset="0x200" width="32" description="This register controls the dynamic domain depedencies from L4PER2 domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="GMAC_DYNDEP" width="1" begin="22" end="22" resetval="0x1" description="Dynamic dependency towards GMAC clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="GMAC_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="9" begin="21" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4CFG_DYNDEP" width="1" begin="12" end="12" resetval="0x1" description="Dynamic dependency towards L4CFG clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L4CFG_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3INIT_DYNDEP" width="1" begin="7" end="7" resetval="0x1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3INIT_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="ATL_DYNDEP" width="1" begin="6" end="6" resetval="0x1" description="Dynamic Dependency towards ATL clock domain" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU_DYNDEP" width="1" begin="3" end="3" resetval="0x1" description="Dynamic dependency towards IPU clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="IPU_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L4PER2_MCASP6_CLKCTRL" acronym="CM_L4PER2_MCASP6_CLKCTRL" offset="0x204" width="32" description="This register manages the McASP6 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_AHCLKX" width="4" begin="27" end="24" resetval="0x0" description="Selects reference clock for AHCLKX enum=SEL_ATL_CLK3 . enum=SEL_XREF_CLK3 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M_GFCLK" token="CLKSEL_AHCLKX_0" description="Selects ABE_24M_GFCLK"/>
      <bitenum value="1" id="SEL_ABE_SYS_CLK" token="CLKSEL_AHCLKX_1" description="Selects ABE_SYS_CLK"/>
      <bitenum value="2" id="SEL_FUNC_24M_GFCLK" token="CLKSEL_AHCLKX_2" description="Selects FUNC_24M_GFCLK"/>
      <bitenum value="3" id="SEL_ATL_CLK3" token="CLKSEL_AHCLKX_3" description="Selects ATL_CLK3"/>
      <bitenum value="4" id="SEL_ATL_CLK2" token="CLKSEL_AHCLKX_4" description="Selects ATL_CLK2"/>
      <bitenum value="5" id="SEL_ATL_CLK1" token="CLKSEL_AHCLKX_5" description="Selects ATL_CLK1"/>
      <bitenum value="6" id="SEL_ATL_CLK0" token="CLKSEL_AHCLKX_6" description="Selects ATL_CLK0"/>
      <bitenum value="7" id="SEL_SYS_SLK2" token="CLKSEL_AHCLKX_7" description="Selects SYS_CLK2"/>
      <bitenum value="8" id="SEL_XREF_CLK0" token="CLKSEL_AHCLKX_8" description="Selects XREF_CLK0"/>
      <bitenum value="9" id="SEL_XREF_CLK1" token="CLKSEL_AHCLKX_9" description="Selects XREF_CLK1"/>
      <bitenum value="10" id="SEL_XREF_CLK2" token="CLKSEL_AHCLKX_10" description="Selects XREF_CLK2"/>
      <bitenum value="11" id="SEL_XREF_CLK3" token="CLKSEL_AHCLKX_11" description="Selects XREF_CLK3"/>
      <bitenum value="12" id="SEL_MLB_CLK" token="CLKSEL_AHCLKX_12" description="Selects MLB_CLK"/>
      <bitenum value="13" id="SEL_MLBP_CLK" token="CLKSEL_AHCLKX_13" description="Selects MLBP_CLK"/>
      <bitenum value="14" id="RESERVED" token="CLKSEL_AHCLKX_14" description="RESERVED"/>
      <bitenum value="15" id="RESERVED1" token="CLKSEL_AHCLKX_15" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_AUX_CLK" width="2" begin="23" end="22" resetval="0x0" description="Selects the source of the AUX clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_PER_ABE_X1_GFCLK" token="CLKSEL_AUX_CLK_0" description="Selects PER_ABE_X1_GFCLK"/>
      <bitenum value="1" id="SEL_VIDEO1_CLK" token="CLKSEL_AUX_CLK_1" description="Selects VIDEO1_CLK"/>
      <bitenum value="2" id="SEL_VIDEO2_CLK" token="CLKSEL_AUX_CLK_2" description="Selects VIDEO2_CLK"/>
      <bitenum value="3" id="SEL_HDMI_CLK" token="CLKSEL_AUX_CLK_3" description="Selects HDMI_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_MCASP7_CLKCTRL" acronym="CM_L4PER2_MCASP7_CLKCTRL" offset="0x208" width="32" description="This register manages the McASP7 clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_AHCLKX" width="4" begin="27" end="24" resetval="0x0" description="Selects reference clock for AHCLKX enum=SEL_ATL_CLK3 . enum=SEL_XREF_CLK3 ." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_ABE_24M_GFCLK" token="CLKSEL_AHCLKX_0" description="Selects ABE_24M_GFCLK"/>
      <bitenum value="1" id="SEL_ABE_SYS_CLK" token="CLKSEL_AHCLKX_1" description="Selects ABE_SYS_CLK"/>
      <bitenum value="2" id="SEL_FUNC_24M_GFCLK" token="CLKSEL_AHCLKX_2" description="Selects FUNC_24M_GFCLK"/>
      <bitenum value="3" id="SEL_ATL_CLK3" token="CLKSEL_AHCLKX_3" description="Selects ATL_CLK3"/>
      <bitenum value="4" id="SEL_ATL_CLK2" token="CLKSEL_AHCLKX_4" description="Selects ATL_CLK2"/>
      <bitenum value="5" id="SEL_ATL_CLK1" token="CLKSEL_AHCLKX_5" description="Selects ATL_CLK1"/>
      <bitenum value="6" id="SEL_ATL_CLK0" token="CLKSEL_AHCLKX_6" description="Selects ATL_CLK0"/>
      <bitenum value="7" id="SEL_SYS_SLK2" token="CLKSEL_AHCLKX_7" description="Selects SYS_CLK2"/>
      <bitenum value="8" id="SEL_XREF_CLK0" token="CLKSEL_AHCLKX_8" description="Selects XREF_CLK0"/>
      <bitenum value="9" id="SEL_XREF_CLK1" token="CLKSEL_AHCLKX_9" description="Selects XREF_CLK1"/>
      <bitenum value="10" id="SEL_XREF_CLK2" token="CLKSEL_AHCLKX_10" description="Selects XREF_CLK2"/>
      <bitenum value="11" id="SEL_XREF_CLK3" token="CLKSEL_AHCLKX_11" description="Selects XREF_CLK3"/>
      <bitenum value="12" id="SEL_MLB_CLK" token="CLKSEL_AHCLKX_12" description="Selects MLB_CLK"/>
      <bitenum value="13" id="SEL_MLBP_CLK" token="CLKSEL_AHCLKX_13" description="Selects MLBP_CLK"/>
      <bitenum value="14" id="RESERVED" token="CLKSEL_AHCLKX_14" description="RESERVED"/>
      <bitenum value="15" id="RESERVED1" token="CLKSEL_AHCLKX_15" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_AUX_CLK" width="2" begin="23" end="22" resetval="0x0" description="Selects the source of the AUX clock" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_PER_ABE_X1_GFCLK" token="CLKSEL_AUX_CLK_0" description="Selects PER_ABE_X1_GFCLK"/>
      <bitenum value="1" id="SEL_VIDEO1_CLK" token="CLKSEL_AUX_CLK_1" description="Selects VIDEO1_CLK"/>
      <bitenum value="2" id="SEL_VIDEO2_CLK" token="CLKSEL_AUX_CLK_2" description="Selects VIDEO2_CLK"/>
      <bitenum value="3" id="SEL_HDMI_CLK" token="CLKSEL_AUX_CLK_3" description="Selects HDMI_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="21" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L4PER2_STATICDEP" acronym="CM_L4PER2_STATICDEP" offset="0x20C" width="32" description="This register controls the static domain depedencies from L4PER2 domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU1_STATDEP" width="1" begin="23" end="23" resetval="0x0" description="Static dependency towards IPU1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="22" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP2_STATDEP" width="1" begin="18" end="18" resetval="0x0" description="Static dependency towards DSP2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSP2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSP2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="12" begin="17" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="0x1" description="Static dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="4" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DSP1_STATDEP" width="1" begin="1" end="1" resetval="0x0" description="Static dependency towards DSP1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSP1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSP1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IPU2_STATDEP" width="1" begin="0" end="0" resetval="0x0" description="Static dependency towards IPU2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
  </register>
  <register id="CM_L4PER3_CLKSTCTRL" acronym="CM_L4PER3_CLKSTCTRL" offset="0x210" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_TIMER16_GFCLK" width="1" begin="12" end="12" resetval="0x0" description="This field indicates the state of the DMT16_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER16_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER16_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER15_GFCLK" width="1" begin="11" end="11" resetval="0x0" description="This field indicates the state of the DMT15_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER15_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER15_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER14_GFCLK" width="1" begin="10" end="10" resetval="0x0" description="This field indicates the state of the DMT14_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER14_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER14_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_TIMER13_GFCLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the DMT13_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_TIMER13_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_TIMER13_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L4PER3_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the L4PER2_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L4PER3_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L4PER3_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L4PER clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L4PER3_DYNAMICDEP" acronym="CM_L4PER3_DYNAMICDEP" offset="0x214" width="32" description="This register controls the dynamic domain depedencies from L4PER3 domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="VPE_DYNDEP" width="1" begin="31" end="31" resetval="0x1" description="Dynamic dependency towards VPE clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="VPE_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WINDOWSIZE" width="4" begin="27" end="24" resetval="0x4" description="Size of sliding window used to monitor OCP interface activity for determination of auto-sleep feature. Time unit defined byCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
    <bitfield id="RTC_DYNDEP" width="1" begin="23" end="23" resetval="0x1" description="Dynamic dependency towards RTC clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="RTC_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="22" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4CFG_DYNDEP" width="1" begin="12" end="12" resetval="0x1" description="Dynamic dependency towards L4CFG clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L4CFG_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CAM_DYNDEP" width="1" begin="9" end="9" resetval="0x1" description="Dynamic dependency towards CAM clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="CAM_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3INIT_DYNDEP" width="1" begin="7" end="7" resetval="0x1" description="Dynamic dependency towards L3INIT clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3INIT_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0x1" description="Dynamic dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3MAIN1_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPU_DYNDEP" width="1" begin="3" end="3" resetval="0x1" description="Dynamic dependency towards IPU clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="IPU_DYNDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
</module>
