<Results/membwl/dimm4/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2b92
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    72.15 --||-- Mem Ch  0: Reads (MB/s):  9732.70 --|
|--            Writes(MB/s):    25.50 --||--            Writes(MB/s):  4711.02 --|
|-- Mem Ch  1: Reads (MB/s):    62.14 --||-- Mem Ch  1: Reads (MB/s):  9729.02 --|
|--            Writes(MB/s):    21.78 --||--            Writes(MB/s):  4705.93 --|
|-- Mem Ch  2: Reads (MB/s):    66.71 --||-- Mem Ch  2: Reads (MB/s):  9733.35 --|
|--            Writes(MB/s):    25.29 --||--            Writes(MB/s):  4710.64 --|
|-- Mem Ch  3: Reads (MB/s):    66.60 --||-- Mem Ch  3: Reads (MB/s):  9728.12 --|
|--            Writes(MB/s):    21.39 --||--            Writes(MB/s):  4705.97 --|
|-- NODE 0 Mem Read (MB/s) :   267.61 --||-- NODE 1 Mem Read (MB/s) : 38923.19 --|
|-- NODE 0 Mem Write(MB/s) :    93.97 --||-- NODE 1 Mem Write(MB/s) : 18833.56 --|
|-- NODE 0 P. Write (T/s):     124341 --||-- NODE 1 P. Write (T/s):     414455 --|
|-- NODE 0 Memory (MB/s):      361.57 --||-- NODE 1 Memory (MB/s):    57756.76 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39190.80                --|
            |--                System Write Throughput(MB/s):      18927.53                --|
            |--               System Memory Throughput(MB/s):      58118.33                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c67
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     141 M        36    1189 K   484 K    559 K     0      72  
 1     152 M        12      44 M   362 M    834 K     0    1986 K
-----------------------------------------------------------------------
 *     294 M        48      45 M   362 M   1394 K     0    1987 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 34.54        
Core2: 26.53        Core3: 35.88        
Core4: 26.70        Core5: 35.78        
Core6: 24.89        Core7: 38.23        
Core8: 26.39        Core9: 21.91        
Core10: 24.57        Core11: 38.24        
Core12: 26.89        Core13: 35.70        
Core14: 25.27        Core15: 36.62        
Core16: 24.76        Core17: 37.93        
Core18: 25.15        Core19: 38.53        
Core20: 27.65        Core21: 38.38        
Core22: 26.55        Core23: 39.70        
Core24: 26.96        Core25: 38.41        
Core26: 27.03        Core27: 39.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 36.87
DDR read Latency(ns)
Socket0: 45770.43
Socket1: 154.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.48        Core1: 34.35        
Core2: 27.63        Core3: 35.11        
Core4: 28.00        Core5: 35.90        
Core6: 26.71        Core7: 37.72        
Core8: 27.29        Core9: 22.24        
Core10: 25.65        Core11: 37.34        
Core12: 25.25        Core13: 35.70        
Core14: 27.10        Core15: 37.23        
Core16: 24.45        Core17: 37.96        
Core18: 24.42        Core19: 38.64        
Core20: 28.59        Core21: 38.88        
Core22: 27.00        Core23: 39.44        
Core24: 25.78        Core25: 38.12        
Core26: 26.25        Core27: 39.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 36.71
DDR read Latency(ns)
Socket0: 45825.23
Socket1: 155.15
irq_total: 406658.052834181
cpu_total: 32.97
cpu_0: 1.06
cpu_1: 99.20
cpu_2: 0.07
cpu_3: 93.28
cpu_4: 0.13
cpu_5: 94.81
cpu_6: 0.20
cpu_7: 62.23
cpu_8: 0.07
cpu_9: 31.72
cpu_10: 0.13
cpu_11: 54.72
cpu_12: 0.07
cpu_13: 75.73
cpu_14: 0.13
cpu_15: 56.45
cpu_16: 0.13
cpu_17: 67.82
cpu_18: 0.20
cpu_19: 64.63
cpu_20: 0.07
cpu_21: 54.92
cpu_22: 0.13
cpu_23: 57.38
cpu_24: 0.07
cpu_25: 55.78
cpu_26: 0.13
cpu_27: 51.99
enp130s0f0_tx_packets_phy: 541443
enp130s0f1_tx_packets_phy: 535622
enp4s0f0_tx_packets_phy: 491949
enp4s0f1_tx_packets_phy: 503098
Total_tx_packets_phy: 2072112
enp130s0f0_tx_bytes: 4880634646
enp130s0f1_tx_bytes: 4828134205
enp4s0f0_tx_bytes: 4434227060
enp4s0f1_tx_bytes: 4535012373
Total_tx_bytes: 18678008284
enp130s0f0_rx_bytes: 3788792
enp130s0f1_rx_bytes: 5667746
enp4s0f0_rx_bytes: 2699195
enp4s0f1_rx_bytes: 3000320
Total_rx_bytes: 15156053
enp130s0f0_rx_bytes_phy: 4020471
enp130s0f1_rx_bytes_phy: 6048392
enp4s0f0_rx_bytes_phy: 2866126
enp4s0f1_rx_bytes_phy: 3181875
Total_rx_bytes_phy: 16116864
enp130s0f0_rx_packets_phy: 57438
enp130s0f1_rx_packets_phy: 86455
enp4s0f0_rx_packets_phy: 40949
enp4s0f1_rx_packets_phy: 45455
Total_rx_packets_phy: 230297
enp130s0f0_tx_packets: 541454
enp130s0f1_tx_packets: 535628
enp4s0f0_tx_packets: 491928
enp4s0f1_tx_packets: 503114
Total_tx_packets: 2072124
enp130s0f0_rx_packets: 57405
enp130s0f1_rx_packets: 85874
enp4s0f0_rx_packets: 40896
enp4s0f1_rx_packets: 45459
Total_rx_packets: 229634
enp130s0f0_tx_bytes_phy: 4882707092
enp130s0f1_tx_bytes_phy: 4830217980
enp4s0f0_tx_bytes_phy: 4436388094
enp4s0f1_tx_bytes_phy: 4536880952
Total_tx_bytes_phy: 18686194118


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.91        Core1: 34.91        
Core2: 27.62        Core3: 35.28        
Core4: 27.43        Core5: 36.00        
Core6: 18.80        Core7: 37.92        
Core8: 22.22        Core9: 21.82        
Core10: 19.96        Core11: 38.79        
Core12: 20.74        Core13: 36.44        
Core14: 26.87        Core15: 37.62        
Core16: 21.86        Core17: 37.15        
Core18: 15.69        Core19: 38.82        
Core20: 27.20        Core21: 38.75        
Core22: 26.86        Core23: 39.92        
Core24: 27.44        Core25: 39.06        
Core26: 27.56        Core27: 39.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.82
Socket1: 37.04
DDR read Latency(ns)
Socket0: 43216.07
Socket1: 153.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.71        Core1: 34.16        
Core2: 26.31        Core3: 35.53        
Core4: 28.13        Core5: 35.76        
Core6: 26.19        Core7: 38.31        
Core8: 26.33        Core9: 21.91        
Core10: 24.87        Core11: 37.67        
Core12: 25.54        Core13: 36.35        
Core14: 27.23        Core15: 36.77        
Core16: 24.04        Core17: 37.51        
Core18: 24.42        Core19: 38.68        
Core20: 26.07        Core21: 38.48        
Core22: 24.48        Core23: 39.56        
Core24: 26.00        Core25: 38.28        
Core26: 26.72        Core27: 39.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.64
Socket1: 36.77
DDR read Latency(ns)
Socket0: 45228.25
Socket1: 155.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.13        Core1: 34.32        
Core2: 24.58        Core3: 35.84        
Core4: 26.05        Core5: 35.70        
Core6: 24.55        Core7: 37.33        
Core8: 29.13        Core9: 22.38        
Core10: 25.34        Core11: 37.87        
Core12: 25.56        Core13: 35.93        
Core14: 27.19        Core15: 36.62        
Core16: 24.53        Core17: 37.56        
Core18: 24.59        Core19: 38.33        
Core20: 27.37        Core21: 38.49        
Core22: 25.09        Core23: 39.36        
Core24: 25.78        Core25: 38.62        
Core26: 26.25        Core27: 39.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.32
Socket1: 36.73
DDR read Latency(ns)
Socket0: 45731.23
Socket1: 154.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 35.16        
Core2: 25.42        Core3: 36.21        
Core4: 27.20        Core5: 36.14        
Core6: 26.65        Core7: 37.96        
Core8: 25.60        Core9: 21.45        
Core10: 25.98        Core11: 38.78        
Core12: 25.88        Core13: 35.98        
Core14: 26.21        Core15: 36.67        
Core16: 25.42        Core17: 37.94        
Core18: 24.90        Core19: 38.49        
Core20: 29.58        Core21: 38.77        
Core22: 27.81        Core23: 39.88        
Core24: 28.96        Core25: 38.39        
Core26: 26.40        Core27: 39.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 37.05
DDR read Latency(ns)
Socket0: 44799.89
Socket1: 152.85
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11783
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411237434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411241954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205687278; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205687278; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205692579; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205692579; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205697418; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205697418; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205701691; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205701691; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004755028; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4280867; Consumed Joules: 261.28; Watts: 43.51; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2354502; Consumed DRAM Joules: 36.02; DRAM Watts: 6.00
S1P0; QPIClocks: 14411252590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411254946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205710635; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205710635; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205710702; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205710702; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205710726; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205710726; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205710887; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205710887; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006292517; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8364576; Consumed Joules: 510.53; Watts: 85.02; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6646349; Consumed DRAM Joules: 101.69; DRAM Watts: 16.93
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ed9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     285 K    974 K    0.71    0.09    0.01    0.02     6776        1        9     69
   1    1     0.18   0.15   1.19    1.20     134 M    163 M    0.18    0.23    0.07    0.09     6272    27725      242     51
   2    0     0.00   0.38   0.00    0.60      10 K     74 K    0.86    0.11    0.00    0.02      280        0        0     68
   3    1     0.16   0.14   1.13    1.20     126 M    152 M    0.17    0.24    0.08    0.09     4872    23195      177     52
   4    0     0.00   0.37   0.00    0.60    4811       50 K    0.90    0.12    0.00    0.02     2240        0        0     69
   5    1     0.14   0.13   1.14    1.20     139 M    166 M    0.16    0.22    0.10    0.12     5712    27943      160     52
   6    0     0.00   0.41   0.00    0.60    7787       54 K    0.86    0.13    0.00    0.02     1008        0        0     69
   7    1     0.18   0.24   0.78    1.20      72 M     89 M    0.19    0.24    0.04    0.05      392    14838      267     51
   8    0     0.00   0.38   0.00    0.60    5335       51 K    0.90    0.14    0.00    0.02      224        0        0     68
   9    1     0.23   0.64   0.36    0.82    7636 K     13 M    0.42    0.55    0.00    0.01      336      567      102     52
  10    0     0.00   0.40   0.00    0.60    4925       51 K    0.90    0.16    0.00    0.02      112        0        0     68
  11    1     0.10   0.15   0.68    1.20      74 M     88 M    0.16    0.22    0.07    0.09     2968    12983       42     51
  12    0     0.00   0.37   0.00    0.60    5344       49 K    0.89    0.17    0.00    0.02       56        0        0     69
  13    1     0.23   0.25   0.94    1.20      87 M    108 M    0.20    0.26    0.04    0.05     3528    17792      161     51
  14    0     0.00   0.35   0.00    0.60    4597       42 K    0.89    0.16    0.00    0.02      448        0        0     69
  15    1     0.13   0.19   0.71    1.19      73 M     88 M    0.18    0.23    0.05    0.07     2352    12924      164     51
  16    0     0.00   0.36   0.00    0.60    4099       42 K    0.90    0.16    0.00    0.02      280        0        1     69
  17    1     0.21   0.25   0.84    1.20      82 M    102 M    0.19    0.22    0.04    0.05     1960    14254      162     51
  18    0     0.00   0.37   0.00    0.60    3572       41 K    0.91    0.10    0.00    0.02      560        0        0     69
  19    1     0.16   0.21   0.79    1.20      79 M     97 M    0.18    0.23    0.05    0.06      392    14879      160     53
  20    0     0.00   0.33   0.00    0.60    6696       45 K    0.85    0.11    0.00    0.02      168        1        0     69
  21    1     0.14   0.19   0.71    1.20      70 M     84 M    0.17    0.23    0.05    0.06     1736    12712      139     53
  22    0     0.00   0.36   0.00    0.60    3080       43 K    0.93    0.10    0.00    0.02       56        0        0     70
  23    1     0.11   0.16   0.72    1.20      78 M     94 M    0.17    0.22    0.07    0.08      336    14904       38     53
  24    0     0.00   0.34   0.00    0.60    7030       52 K    0.87    0.10    0.00    0.02      224        1        0     71
  25    1     0.13   0.18   0.70    1.20      73 M     88 M    0.17    0.22    0.06    0.07     3528    13219       30     53
  26    0     0.00   0.36   0.00    0.60    4721       48 K    0.90    0.11    0.00    0.02     1848        0        0     70
  27    1     0.10   0.15   0.65    1.20      72 M     86 M    0.16    0.21    0.07    0.09     2632    13220       23     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     358 K   1622 K    0.78    0.10    0.00    0.02    14280        3       10     61
 SKT    1     0.16   0.20   0.81    1.18    1173 M   1424 M    0.18    0.24    0.05    0.06    37016   221155     1867     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.41    1.18    1173 M   1425 M    0.18    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  113 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.37 %

 C1 core residency: 16.60 %; C3 core residency: 0.06 %; C6 core residency: 48.96 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.99 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.34     0.47     219.00      30.03         154.01
 SKT   1    195.45    94.62     428.77      84.65         180.05
---------------------------------------------------------------------------------------------------------------
       *    196.79    95.09     647.77     114.69         180.09
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2fbd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    73.27 --||-- Mem Ch  0: Reads (MB/s):  9765.44 --|
|--            Writes(MB/s):    25.08 --||--            Writes(MB/s):  4717.94 --|
|-- Mem Ch  1: Reads (MB/s):    64.85 --||-- Mem Ch  1: Reads (MB/s):  9762.37 --|
|--            Writes(MB/s):    21.32 --||--            Writes(MB/s):  4714.24 --|
|-- Mem Ch  2: Reads (MB/s):    69.28 --||-- Mem Ch  2: Reads (MB/s):  9767.66 --|
|--            Writes(MB/s):    24.79 --||--            Writes(MB/s):  4718.78 --|
|-- Mem Ch  3: Reads (MB/s):    68.24 --||-- Mem Ch  3: Reads (MB/s):  9763.26 --|
|--            Writes(MB/s):    20.73 --||--            Writes(MB/s):  4714.59 --|
|-- NODE 0 Mem Read (MB/s) :   275.64 --||-- NODE 1 Mem Read (MB/s) : 39058.73 --|
|-- NODE 0 Mem Write(MB/s) :    91.93 --||-- NODE 1 Mem Write(MB/s) : 18865.55 --|
|-- NODE 0 P. Write (T/s):     124353 --||-- NODE 1 P. Write (T/s):     417873 --|
|-- NODE 0 Memory (MB/s):      367.58 --||-- NODE 1 Memory (MB/s):    57924.28 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39334.38                --|
            |--                System Write Throughput(MB/s):      18957.48                --|
            |--               System Memory Throughput(MB/s):      58291.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3093
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     141 M        48    1152 K   527 K    600 K     0      72  
 1     153 M        24      43 M   357 M    629 K     0    1829 K
-----------------------------------------------------------------------
 *     294 M        72      44 M   357 M   1230 K     0    1829 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.08        Core1: 34.46        
Core2: 28.16        Core3: 37.26        
Core4: 24.44        Core5: 35.61        
Core6: 27.17        Core7: 32.10        
Core8: 25.47        Core9: 19.34        
Core10: 25.83        Core11: 37.81        
Core12: 24.60        Core13: 36.62        
Core14: 25.47        Core15: 38.31        
Core16: 23.36        Core17: 37.91        
Core18: 27.69        Core19: 37.48        
Core20: 28.82        Core21: 38.02        
Core22: 24.39        Core23: 38.28        
Core24: 27.70        Core25: 39.03        
Core26: 28.90        Core27: 36.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.63
Socket1: 36.18
DDR read Latency(ns)
Socket0: 42677.99
Socket1: 153.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.67        Core1: 34.83        
Core2: 27.93        Core3: 36.38        
Core4: 26.77        Core5: 35.92        
Core6: 26.84        Core7: 37.20        
Core8: 26.43        Core9: 22.19        
Core10: 23.86        Core11: 37.54        
Core12: 26.36        Core13: 35.67        
Core14: 25.08        Core15: 38.26        
Core16: 24.13        Core17: 38.28        
Core18: 25.12        Core19: 38.19        
Core20: 24.94        Core21: 38.65        
Core22: 24.61        Core23: 38.95        
Core24: 26.74        Core25: 39.38        
Core26: 25.61        Core27: 37.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.06
Socket1: 36.89
DDR read Latency(ns)
Socket0: 43676.83
Socket1: 152.69
irq_total: 393698.673326461
cpu_total: 32.62
cpu_0: 0.93
cpu_1: 98.80
cpu_2: 0.13
cpu_3: 90.76
cpu_4: 0.13
cpu_5: 91.42
cpu_6: 0.13
cpu_7: 62.63
cpu_8: 0.07
cpu_9: 31.58
cpu_10: 0.07
cpu_11: 63.16
cpu_12: 0.07
cpu_13: 70.28
cpu_14: 0.07
cpu_15: 55.98
cpu_16: 0.13
cpu_17: 53.12
cpu_18: 0.07
cpu_19: 63.76
cpu_20: 0.07
cpu_21: 61.24
cpu_22: 0.07
cpu_23: 58.18
cpu_24: 0.07
cpu_25: 52.39
cpu_26: 0.13
cpu_27: 57.98
enp130s0f0_rx_bytes_phy: 3692229
enp130s0f1_rx_bytes_phy: 3039406
enp4s0f0_rx_bytes_phy: 3291453
enp4s0f1_rx_bytes_phy: 3668493
Total_rx_bytes_phy: 13691581
enp130s0f0_tx_bytes_phy: 4850497983
enp130s0f1_tx_bytes_phy: 4785935266
enp4s0f0_tx_bytes_phy: 4408331271
enp4s0f1_tx_bytes_phy: 4500121614
Total_tx_bytes_phy: 18544886134
enp130s0f0_rx_packets: 52719
enp130s0f1_rx_packets: 42854
enp4s0f0_rx_packets: 46980
enp4s0f1_rx_packets: 52402
Total_rx_packets: 194955
enp130s0f0_tx_bytes: 4848285448
enp130s0f1_tx_bytes: 4783811305
enp4s0f0_tx_bytes: 4406377026
enp4s0f1_tx_bytes: 4498045095
Total_tx_bytes: 18536518874
enp130s0f0_rx_packets_phy: 52748
enp130s0f1_rx_packets_phy: 43473
enp4s0f0_rx_packets_phy: 47025
enp4s0f1_rx_packets_phy: 52407
Total_rx_packets_phy: 195653
enp130s0f0_tx_packets: 537862
enp130s0f1_tx_packets: 530709
enp4s0f0_tx_packets: 488838
enp4s0f1_tx_packets: 499010
Total_tx_packets: 2056419
enp130s0f0_rx_bytes: 3479502
enp130s0f1_rx_bytes: 2828398
enp4s0f0_rx_bytes: 3100705
enp4s0f1_rx_bytes: 3458556
Total_rx_bytes: 12867161
enp130s0f0_tx_packets_phy: 537869
enp130s0f1_tx_packets_phy: 530709
enp4s0f0_tx_packets_phy: 488838
enp4s0f1_tx_packets_phy: 499019
Total_tx_packets_phy: 2056435


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.57        Core1: 35.67        
Core2: 20.93        Core3: 35.84        
Core4: 21.03        Core5: 35.80        
Core6: 16.69        Core7: 35.22        
Core8: 26.41        Core9: 21.64        
Core10: 25.94        Core11: 36.77        
Core12: 24.64        Core13: 36.26        
Core14: 23.99        Core15: 38.46        
Core16: 28.15        Core17: 38.16        
Core18: 26.40        Core19: 37.84        
Core20: 28.34        Core21: 38.19        
Core22: 25.35        Core23: 39.16        
Core24: 27.91        Core25: 39.26        
Core26: 26.81        Core27: 37.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.49
Socket1: 36.69
DDR read Latency(ns)
Socket0: 42051.80
Socket1: 151.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.11        Core1: 35.26        
Core2: 28.81        Core3: 35.95        
Core4: 26.23        Core5: 35.61        
Core6: 25.90        Core7: 37.91        
Core8: 28.31        Core9: 19.74        
Core10: 25.46        Core11: 37.10        
Core12: 25.79        Core13: 36.77        
Core14: 24.73        Core15: 38.02        
Core16: 25.76        Core17: 37.93        
Core18: 25.65        Core19: 38.59        
Core20: 27.06        Core21: 38.65        
Core22: 25.22        Core23: 39.28        
Core24: 26.57        Core25: 39.52        
Core26: 27.11        Core27: 36.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.55
Socket1: 36.84
DDR read Latency(ns)
Socket0: 43973.39
Socket1: 152.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.21        Core1: 35.69        
Core2: 30.28        Core3: 36.69        
Core4: 27.64        Core5: 35.91        
Core6: 24.36        Core7: 37.74        
Core8: 26.98        Core9: 19.43        
Core10: 25.29        Core11: 36.37        
Core12: 25.09        Core13: 37.13        
Core14: 24.10        Core15: 38.13        
Core16: 27.08        Core17: 38.64        
Core18: 27.07        Core19: 38.77        
Core20: 27.60        Core21: 39.09        
Core22: 25.39        Core23: 39.89        
Core24: 26.09        Core25: 40.06        
Core26: 28.20        Core27: 37.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.84
Socket1: 37.15
DDR read Latency(ns)
Socket0: 43677.09
Socket1: 153.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.35        Core1: 35.20        
Core2: 30.42        Core3: 36.44        
Core4: 27.25        Core5: 35.97        
Core6: 28.06        Core7: 38.69        
Core8: 26.68        Core9: 18.24        
Core10: 25.33        Core11: 35.94        
Core12: 24.90        Core13: 36.55        
Core14: 24.33        Core15: 38.50        
Core16: 25.12        Core17: 38.27        
Core18: 25.99        Core19: 38.21        
Core20: 27.28        Core21: 38.32        
Core22: 25.07        Core23: 39.42        
Core24: 25.67        Core25: 40.04        
Core26: 28.63        Core27: 37.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.67
Socket1: 36.89
DDR read Latency(ns)
Socket0: 42076.65
Socket1: 151.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12854
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410122522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410127522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205129122; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205129122; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205135607; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205135607; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205140395; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205140395; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205144434; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205144434; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004322346; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4278653; Consumed Joules: 261.15; Watts: 43.50; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2349700; Consumed DRAM Joules: 35.95; DRAM Watts: 5.99
S1P0; QPIClocks: 14410229030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410231510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205198984; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205198984; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205198911; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205198911; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205199486; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205199486; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205199511; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205199511; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004456244; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8341482; Consumed Joules: 509.12; Watts: 84.80; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6633090; Consumed DRAM Joules: 101.49; DRAM Watts: 16.90
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3307
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     271 K    917 K    0.70    0.09    0.01    0.02     7224        0        8     70
   1    1     0.16   0.14   1.19    1.20     138 M    166 M    0.17    0.22    0.08    0.10     4536    28060      178     52
   2    0     0.00   0.38   0.00    0.60      11 K     64 K    0.82    0.11    0.00    0.02     1120        0        0     69
   3    1     0.16   0.14   1.10    1.20     124 M    149 M    0.16    0.24    0.08    0.09     4480    23471      166     51
   4    0     0.00   0.35   0.00    0.60    6798       41 K    0.84    0.11    0.00    0.02     3864        0        0     69
   5    1     0.10   0.09   1.09    1.20     141 M    166 M    0.15    0.20    0.14    0.16     4312    29051       81     52
   6    0     0.00   0.38   0.00    0.60    5578       35 K    0.84    0.12    0.00    0.02     2128        0        0     69
   7    1     0.15   0.19   0.82    1.20      80 M     99 M    0.19    0.25    0.05    0.06     4760    17064      240     51
   8    0     0.00   0.33   0.00    0.60    3155       32 K    0.90    0.12    0.00    0.02      224        0        0     68
   9    1     0.24   0.61   0.40    0.86    7593 K     13 M    0.44    0.58    0.00    0.01      336      487      139     52
  10    0     0.00   0.33   0.00    0.60    4422       33 K    0.87    0.14    0.00    0.02       56        0        0     67
  11    1     0.18   0.24   0.75    1.18      70 M     87 M    0.19    0.24    0.04    0.05     3976    11255       48     51
  12    0     0.00   0.37   0.00    0.60    5558       38 K    0.85    0.18    0.00    0.02      112        0        0     69
  13    1     0.19   0.22   0.88    1.20      84 M    103 M    0.18    0.26    0.04    0.05     3976    17587       59     51
  14    0     0.00   0.39   0.00    0.60    5605       38 K    0.85    0.18    0.00    0.02      224        0        0     69
  15    1     0.13   0.20   0.66    1.17      66 M     81 M    0.18    0.23    0.05    0.06     2912    11250      167     51
  16    0     0.00   0.33   0.00    0.60    4332       34 K    0.87    0.17    0.00    0.02     1120        0        0     69
  17    1     0.09   0.14   0.65    1.19      74 M     90 M    0.17    0.19    0.08    0.10     1344    13399       92     51
  18    0     0.00   0.34   0.00    0.60    2781       31 K    0.91    0.11    0.00    0.02      336        0        0     69
  19    1     0.18   0.22   0.81    1.20      78 M     95 M    0.18    0.24    0.04    0.05     1456    14714       60     53
  20    0     0.00   0.37   0.00    0.60    6380       42 K    0.85    0.13    0.00    0.02      168        0        0     69
  21    1     0.18   0.23   0.78    1.20      72 M     88 M    0.18    0.25    0.04    0.05     1680    12871      142     52
  22    0     0.00   0.42   0.00    0.60    5932       51 K    0.88    0.16    0.00    0.01      112        0        0     70
  23    1     0.12   0.17   0.71    1.20      77 M     93 M    0.17    0.21    0.06    0.08      616    14777       46     53
  24    0     0.00   0.58   0.00    0.60      34 K     85 K    0.60    0.13    0.01    0.01     1120        0        1     70
  25    1     0.10   0.15   0.65    1.20      72 M     86 M    0.16    0.21    0.07    0.09     1456    13640       23     53
  26    0     0.00   0.41   0.00    0.60    8545       56 K    0.85    0.12    0.00    0.02     1176        1        0     69
  27    1     0.15   0.21   0.71    1.19      72 M     87 M    0.17    0.24    0.05    0.06     1008    13041       42     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     376 K   1500 K    0.75    0.11    0.01    0.02    18984        1        8     60
 SKT    1     0.15   0.19   0.80    1.18    1163 M   1409 M    0.17    0.23    0.05    0.07    36848   220667     1483     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.19   0.40    1.18    1163 M   1410 M    0.18    0.23    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  112 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.02 %

 C1 core residency: 17.78 %; C3 core residency: 0.36 %; C6 core residency: 47.85 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.77 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.91 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.37     0.46     219.03      29.95         159.23
 SKT   1    195.64    94.51     426.02      84.72         181.01
---------------------------------------------------------------------------------------------------------------
       *    197.01    94.97     645.05     114.67         181.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 33eb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    82.31 --||-- Mem Ch  0: Reads (MB/s):  9820.00 --|
|--            Writes(MB/s):    26.18 --||--            Writes(MB/s):  4722.48 --|
|-- Mem Ch  1: Reads (MB/s):    74.16 --||-- Mem Ch  1: Reads (MB/s):  9817.80 --|
|--            Writes(MB/s):    22.26 --||--            Writes(MB/s):  4717.55 --|
|-- Mem Ch  2: Reads (MB/s):    77.62 --||-- Mem Ch  2: Reads (MB/s):  9821.58 --|
|--            Writes(MB/s):    25.80 --||--            Writes(MB/s):  4723.06 --|
|-- Mem Ch  3: Reads (MB/s):    76.73 --||-- Mem Ch  3: Reads (MB/s):  9817.78 --|
|--            Writes(MB/s):    21.77 --||--            Writes(MB/s):  4718.92 --|
|-- NODE 0 Mem Read (MB/s) :   310.82 --||-- NODE 1 Mem Read (MB/s) : 39277.16 --|
|-- NODE 0 Mem Write(MB/s) :    96.01 --||-- NODE 1 Mem Write(MB/s) : 18882.02 --|
|-- NODE 0 P. Write (T/s):     124384 --||-- NODE 1 P. Write (T/s):     424047 --|
|-- NODE 0 Memory (MB/s):      406.82 --||-- NODE 1 Memory (MB/s):    58159.18 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39587.98                --|
            |--                System Write Throughput(MB/s):      18978.02                --|
            |--               System Memory Throughput(MB/s):      58566.01                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 34c1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     140 M        36    1008 K   464 K    665 K     0       0  
 1     151 M        12      41 M   352 M    580 K     0    1690 K
-----------------------------------------------------------------------
 *     291 M        48      42 M   353 M   1245 K     0    1690 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.32        Core1: 35.64        
Core2: 25.63        Core3: 36.26        
Core4: 27.17        Core5: 36.44        
Core6: 25.43        Core7: 40.70        
Core8: 25.27        Core9: 20.86        
Core10: 27.02        Core11: 37.72        
Core12: 26.94        Core13: 37.51        
Core14: 25.58        Core15: 39.55        
Core16: 26.87        Core17: 39.52        
Core18: 27.88        Core19: 39.28        
Core20: 29.62        Core21: 36.93        
Core22: 26.95        Core23: 39.51        
Core24: 28.04        Core25: 38.51        
Core26: 28.58        Core27: 40.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.43
Socket1: 37.66
DDR read Latency(ns)
Socket0: 37870.84
Socket1: 151.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.97        Core1: 35.61        
Core2: 26.83        Core3: 36.29        
Core4: 25.98        Core5: 36.46        
Core6: 27.07        Core7: 41.05        
Core8: 27.92        Core9: 21.12        
Core10: 26.37        Core11: 37.64        
Core12: 27.35        Core13: 37.40        
Core14: 25.85        Core15: 40.42        
Core16: 24.93        Core17: 39.76        
Core18: 28.61        Core19: 39.73        
Core20: 28.04        Core21: 36.90        
Core22: 27.22        Core23: 39.86        
Core24: 28.04        Core25: 38.74        
Core26: 28.55        Core27: 39.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.44
Socket1: 37.76
DDR read Latency(ns)
Socket0: 38699.50
Socket1: 153.07
irq_total: 349572.879636888
cpu_total: 32.52
cpu_0: 0.93
cpu_1: 93.22
cpu_2: 0.13
cpu_3: 97.01
cpu_4: 0.20
cpu_5: 96.54
cpu_6: 0.07
cpu_7: 52.73
cpu_8: 0.13
cpu_9: 28.92
cpu_10: 0.07
cpu_11: 64.10
cpu_12: 0.07
cpu_13: 63.70
cpu_14: 0.07
cpu_15: 52.46
cpu_16: 0.13
cpu_17: 50.86
cpu_18: 0.13
cpu_19: 58.84
cpu_20: 0.07
cpu_21: 68.35
cpu_22: 0.07
cpu_23: 54.26
cpu_24: 0.07
cpu_25: 66.29
cpu_26: 0.13
cpu_27: 60.84
enp130s0f0_tx_packets: 529661
enp130s0f1_tx_packets: 527489
enp4s0f0_tx_packets: 482559
enp4s0f1_tx_packets: 494172
Total_tx_packets: 2033881
enp130s0f0_rx_packets: 43258
enp130s0f1_rx_packets: 41205
enp4s0f0_rx_packets: 61550
enp4s0f1_rx_packets: 60938
Total_rx_packets: 206951
enp130s0f0_rx_packets_phy: 43273
enp130s0f1_rx_packets_phy: 41415
enp4s0f0_rx_packets_phy: 61574
enp4s0f1_rx_packets_phy: 60939
Total_rx_packets_phy: 207201
enp130s0f0_rx_bytes: 2855065
enp130s0f1_rx_bytes: 2719577
enp4s0f0_rx_bytes: 4062320
enp4s0f1_rx_bytes: 4021911
Total_rx_bytes: 13658873
enp130s0f0_tx_bytes: 4774366523
enp130s0f1_tx_bytes: 4754790721
enp4s0f0_tx_bytes: 4349787912
enp4s0f1_tx_bytes: 4454469194
Total_tx_bytes: 18333414350
enp130s0f0_tx_bytes_phy: 4776485850
enp130s0f1_tx_bytes_phy: 4756900803
enp4s0f0_tx_bytes_phy: 4351703595
enp4s0f1_tx_bytes_phy: 4456418432
Total_tx_bytes_phy: 18341508680
enp130s0f0_rx_bytes_phy: 3029063
enp130s0f1_rx_bytes_phy: 2897828
enp4s0f0_rx_bytes_phy: 4310087
enp4s0f1_rx_bytes_phy: 4265727
Total_rx_bytes_phy: 14502705
enp130s0f0_tx_packets_phy: 529661
enp130s0f1_tx_packets_phy: 527489
enp4s0f0_tx_packets_phy: 482557
enp4s0f1_tx_packets_phy: 494169
Total_tx_packets_phy: 2033876


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.72        Core1: 35.79        
Core2: 28.21        Core3: 36.25        
Core4: 18.53        Core5: 36.58        
Core6: 18.59        Core7: 40.61        
Core8: 19.20        Core9: 20.51        
Core10: 18.06        Core11: 38.18        
Core12: 24.87        Core13: 37.55        
Core14: 21.20        Core15: 39.68        
Core16: 15.39        Core17: 39.02        
Core18: 27.07        Core19: 39.90        
Core20: 28.41        Core21: 36.89        
Core22: 26.90        Core23: 40.51        
Core24: 26.72        Core25: 38.37        
Core26: 29.08        Core27: 39.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.37
Socket1: 37.75
DDR read Latency(ns)
Socket0: 38146.39
Socket1: 152.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.84        Core1: 35.59        
Core2: 25.70        Core3: 36.35        
Core4: 26.97        Core5: 36.62        
Core6: 25.66        Core7: 40.69        
Core8: 30.25        Core9: 19.64        
Core10: 28.58        Core11: 37.76        
Core12: 27.75        Core13: 37.33        
Core14: 25.80        Core15: 39.50        
Core16: 26.45        Core17: 39.17        
Core18: 26.64        Core19: 39.39        
Core20: 27.26        Core21: 36.98        
Core22: 26.34        Core23: 39.74        
Core24: 26.09        Core25: 38.40        
Core26: 27.33        Core27: 39.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 37.58
DDR read Latency(ns)
Socket0: 38297.02
Socket1: 152.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 35.77        
Core2: 26.80        Core3: 36.03        
Core4: 25.51        Core5: 36.37        
Core6: 24.83        Core7: 41.60        
Core8: 28.81        Core9: 19.63        
Core10: 25.85        Core11: 38.14        
Core12: 26.35        Core13: 37.71        
Core14: 24.64        Core15: 40.67        
Core16: 23.44        Core17: 39.76        
Core18: 26.68        Core19: 40.64        
Core20: 27.66        Core21: 37.03        
Core22: 28.03        Core23: 39.50        
Core24: 29.50        Core25: 38.76        
Core26: 30.97        Core27: 40.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.85
Socket1: 37.88
DDR read Latency(ns)
Socket0: 38516.73
Socket1: 153.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.17        Core1: 35.64        
Core2: 26.58        Core3: 36.35        
Core4: 23.80        Core5: 36.12        
Core6: 26.25        Core7: 41.19        
Core8: 29.67        Core9: 20.56        
Core10: 24.64        Core11: 37.48        
Core12: 25.84        Core13: 37.77        
Core14: 24.65        Core15: 40.07        
Core16: 24.17        Core17: 39.51        
Core18: 28.70        Core19: 39.83        
Core20: 28.09        Core21: 37.14        
Core22: 26.51        Core23: 39.86        
Core24: 27.00        Core25: 38.72        
Core26: 28.72        Core27: 39.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.49
Socket1: 37.74
DDR read Latency(ns)
Socket0: 38374.31
Socket1: 152.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13922
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415220178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415226862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207682647; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207682647; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207682887; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207682887; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207687454; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207687454; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207691221; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207691221; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006450381; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4287630; Consumed Joules: 261.70; Watts: 43.57; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2358328; Consumed DRAM Joules: 36.08; DRAM Watts: 6.01
S1P0; QPIClocks: 14415342526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415347022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207756734; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207756734; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207756878; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207756878; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207756994; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207756994; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207756979; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207756979; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006508815; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8279404; Consumed Joules: 505.33; Watts: 84.14; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6655590; Consumed DRAM Joules: 101.83; DRAM Watts: 16.95
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3734
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     260 K    892 K    0.71    0.09    0.01    0.02     8624        9       10     70
   1    1     0.11   0.09   1.12    1.20     142 M    167 M    0.15    0.20    0.13    0.16     4312    30419       97     52
   2    0     0.00   0.38   0.01    0.60     185 K    803 K    0.77    0.10    0.01    0.02      672        9        0     68
   3    1     0.17   0.14   1.17    1.20     132 M    159 M    0.17    0.24    0.08    0.09     3864    25750      360     51
   4    0     0.00   0.39   0.00    0.60      75 K    359 K    0.79    0.10    0.00    0.02     3920        3        1     69
   5    1     0.15   0.13   1.16    1.20     140 M    166 M    0.16    0.22    0.09    0.11     4256    29349      129     52
   6    0     0.00   0.42   0.00    0.60    7621       54 K    0.86    0.14    0.00    0.02      728        0        0     69
   7    1     0.09   0.14   0.66    1.20      71 M     85 M    0.16    0.20    0.08    0.09     3360    15518      224     52
   8    0     0.00   0.37   0.00    0.60      13 K     72 K    0.82    0.12    0.00    0.02      448        2        0     68
   9    1     0.21   0.63   0.33    0.77    6053 K   9302 K    0.35    0.63    0.00    0.00      224      447      139     53
  10    0     0.00   0.34   0.00    0.60    5776       33 K    0.83    0.13    0.00    0.02      560        1        0     67
  11    1     0.19   0.24   0.80    1.20      76 M     93 M    0.19    0.24    0.04    0.05     2800    13085       59     51
  12    0     0.00   0.32   0.00    0.60    4919       28 K    0.83    0.16    0.00    0.02      280        1        0     69
  13    1     0.17   0.21   0.80    1.20      78 M     95 M    0.18    0.25    0.05    0.06     3696    16603       53     51
  14    0     0.00   0.58   0.00    0.60      38 K     75 K    0.50    0.40    0.01    0.01     3640        2        1     69
  15    1     0.10   0.15   0.65    1.20      71 M     85 M    0.16    0.21    0.07    0.09     2800    12965      168     51
  16    0     0.00   0.32   0.00    0.60    3745       23 K    0.84    0.15    0.00    0.02      560        0        0     69
  17    1     0.05   0.09   0.59    1.15      76 M     89 M    0.14    0.18    0.14    0.16     3024    14601      323     52
  18    0     0.00   0.32   0.00    0.60    2836       27 K    0.90    0.11    0.00    0.02      280        0        1     70
  19    1     0.13   0.18   0.73    1.20      76 M     91 M    0.17    0.22    0.06    0.07     1904    14819       58     53
  20    0     0.00   0.32   0.00    0.60    4368       27 K    0.84    0.11    0.00    0.02      168        0        1     70
  21    1     0.23   0.27   0.86    1.20      72 M     91 M    0.21    0.26    0.03    0.04     1176    12824      338     52
  22    0     0.00   0.33   0.00    0.60    3454       35 K    0.90    0.12    0.00    0.02      448        0        0     70
  23    1     0.10   0.14   0.68    1.20      74 M     88 M    0.16    0.21    0.08    0.09     1624    15312       36     53
  24    0     0.00   0.33   0.00    0.60    5489       35 K    0.85    0.11    0.00    0.02      112        0        0     70
  25    1     0.23   0.27   0.83    1.20      73 M     92 M    0.20    0.23    0.03    0.04     3024    13683      137     52
  26    0     0.00   0.34   0.00    0.60    6650       36 K    0.82    0.11    0.00    0.02     1288        0        1     70
  27    1     0.14   0.18   0.75    1.20      78 M     94 M    0.17    0.22    0.06    0.07     1008    14466       27     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     617 K   2506 K    0.75    0.11    0.01    0.02    21728       27       13     61
 SKT    1     0.15   0.19   0.79    1.18    1172 M   1411 M    0.17    0.23    0.06    0.07    37072   229841     2148     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.40    1.17    1173 M   1413 M    0.17    0.23    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  112 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.91 %

 C1 core residency: 16.66 %; C3 core residency: 0.07 %; C6 core residency: 49.36 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.67 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.86 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1       39 G     39 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.57     0.48     219.89      30.19         158.42
 SKT   1    197.75    94.96     425.26      85.06         183.49
---------------------------------------------------------------------------------------------------------------
       *    199.32    95.44     645.15     115.25         183.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 381a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    77.48 --||-- Mem Ch  0: Reads (MB/s):  9688.54 --|
|--            Writes(MB/s):    26.98 --||--            Writes(MB/s):  4719.11 --|
|-- Mem Ch  1: Reads (MB/s):    69.31 --||-- Mem Ch  1: Reads (MB/s):  9685.08 --|
|--            Writes(MB/s):    23.25 --||--            Writes(MB/s):  4714.71 --|
|-- Mem Ch  2: Reads (MB/s):    72.56 --||-- Mem Ch  2: Reads (MB/s):  9688.67 --|
|--            Writes(MB/s):    26.50 --||--            Writes(MB/s):  4719.16 --|
|-- Mem Ch  3: Reads (MB/s):    71.38 --||-- Mem Ch  3: Reads (MB/s):  9686.23 --|
|--            Writes(MB/s):    22.54 --||--            Writes(MB/s):  4715.50 --|
|-- NODE 0 Mem Read (MB/s) :   290.73 --||-- NODE 1 Mem Read (MB/s) : 38748.52 --|
|-- NODE 0 Mem Write(MB/s) :    99.27 --||-- NODE 1 Mem Write(MB/s) : 18868.48 --|
|-- NODE 0 P. Write (T/s):     124384 --||-- NODE 1 P. Write (T/s):     411938 --|
|-- NODE 0 Memory (MB/s):      390.00 --||-- NODE 1 Memory (MB/s):    57617.00 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39039.25                --|
            |--                System Write Throughput(MB/s):      18967.75                --|
            |--               System Memory Throughput(MB/s):      58007.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 38ef
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     143 M        24    1537 K  1795 K    643 K     0    1440  
 1     155 M         0      46 M   364 M    667 K     0    1999 K
-----------------------------------------------------------------------
 *     299 M        24      48 M   366 M   1311 K     0    2000 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 34.33        
Core2: 24.49        Core3: 36.30        
Core4: 24.60        Core5: 33.84        
Core6: 25.39        Core7: 37.51        
Core8: 24.95        Core9: 23.67        
Core10: 23.77        Core11: 36.50        
Core12: 24.72        Core13: 36.07        
Core14: 25.40        Core15: 36.40        
Core16: 24.65        Core17: 37.00        
Core18: 24.62        Core19: 38.08        
Core20: 25.49        Core21: 37.12        
Core22: 26.53        Core23: 37.70        
Core24: 26.57        Core25: 37.77        
Core26: 25.26        Core27: 37.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.77
Socket1: 36.16
DDR read Latency(ns)
Socket0: 41073.42
Socket1: 153.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.61        Core1: 34.11        
Core2: 24.75        Core3: 36.43        
Core4: 24.99        Core5: 34.45        
Core6: 24.21        Core7: 37.34        
Core8: 25.14        Core9: 23.30        
Core10: 23.03        Core11: 35.67        
Core12: 23.63        Core13: 36.23        
Core14: 25.77        Core15: 35.27        
Core16: 25.73        Core17: 37.01        
Core18: 26.35        Core19: 38.14        
Core20: 25.01        Core21: 36.23        
Core22: 24.54        Core23: 37.86        
Core24: 26.99        Core25: 38.15        
Core26: 24.99        Core27: 37.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.94
Socket1: 36.11
DDR read Latency(ns)
Socket0: 41889.84
Socket1: 154.43
irq_total: 400794.279351113
cpu_total: 32.69
cpu_0: 1.20
cpu_1: 99.07
cpu_2: 0.20
cpu_3: 96.28
cpu_4: 0.13
cpu_5: 94.75
cpu_6: 0.13
cpu_7: 60.90
cpu_8: 0.13
cpu_9: 26.99
cpu_10: 0.27
cpu_11: 52.06
cpu_12: 0.20
cpu_13: 71.48
cpu_14: 0.20
cpu_15: 62.50
cpu_16: 0.13
cpu_17: 55.92
cpu_18: 0.13
cpu_19: 56.18
cpu_20: 0.13
cpu_21: 57.58
cpu_22: 0.20
cpu_23: 57.91
cpu_24: 0.20
cpu_25: 55.45
cpu_26: 0.33
cpu_27: 64.89
enp130s0f0_rx_bytes: 3955512
enp130s0f1_rx_bytes: 2591771
enp4s0f0_rx_bytes: 4980846
enp4s0f1_rx_bytes: 2565194
Total_rx_bytes: 14093323
enp130s0f0_tx_packets: 543393
enp130s0f1_tx_packets: 541161
enp4s0f0_tx_packets: 495704
enp4s0f1_tx_packets: 503945
Total_tx_packets: 2084203
enp130s0f0_tx_bytes_phy: 4900257474
enp130s0f1_tx_bytes_phy: 4880147315
enp4s0f0_tx_bytes_phy: 4470216504
enp4s0f1_tx_bytes_phy: 4544542212
Total_tx_bytes_phy: 18795163505
enp130s0f0_rx_packets_phy: 59939
enp130s0f1_rx_packets_phy: 39585
enp4s0f0_rx_packets_phy: 75497
enp4s0f1_rx_packets_phy: 38867
Total_rx_packets_phy: 213888
enp130s0f0_rx_packets: 59932
enp130s0f1_rx_packets: 39269
enp4s0f0_rx_packets: 75467
enp4s0f1_rx_packets: 38866
Total_rx_packets: 213534
enp130s0f0_rx_bytes_phy: 4195702
enp130s0f1_rx_bytes_phy: 2769070
enp4s0f0_rx_bytes_phy: 5284629
enp4s0f1_rx_bytes_phy: 2720685
Total_rx_bytes_phy: 14970086
enp130s0f0_tx_packets_phy: 543392
enp130s0f1_tx_packets_phy: 541160
enp4s0f0_tx_packets_phy: 495703
enp4s0f1_tx_packets_phy: 503952
Total_tx_packets_phy: 2084207
enp130s0f0_tx_bytes: 4898096485
enp130s0f1_tx_bytes: 4877988708
enp4s0f0_tx_bytes: 4468239397
enp4s0f1_tx_bytes: 4542459834
Total_tx_bytes: 18786784424


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.71        Core1: 34.36        
Core2: 26.92        Core3: 36.01        
Core4: 26.41        Core5: 34.19        
Core6: 25.01        Core7: 37.23        
Core8: 24.84        Core9: 24.07        
Core10: 24.11        Core11: 35.82        
Core12: 25.98        Core13: 36.33        
Core14: 25.43        Core15: 35.93        
Core16: 24.02        Core17: 36.80        
Core18: 26.49        Core19: 38.00        
Core20: 21.46        Core21: 36.95        
Core22: 22.37        Core23: 37.91        
Core24: 24.81        Core25: 37.87        
Core26: 22.22        Core27: 37.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.55
Socket1: 36.12
DDR read Latency(ns)
Socket0: 40357.16
Socket1: 155.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.68        Core1: 34.60        
Core2: 26.33        Core3: 36.48        
Core4: 26.89        Core5: 34.25        
Core6: 25.24        Core7: 37.22        
Core8: 24.87        Core9: 22.42        
Core10: 23.34        Core11: 35.85        
Core12: 25.38        Core13: 36.25        
Core14: 24.40        Core15: 35.71        
Core16: 24.87        Core17: 37.03        
Core18: 27.14        Core19: 38.40        
Core20: 24.70        Core21: 36.61        
Core22: 25.57        Core23: 37.84        
Core24: 26.94        Core25: 37.76        
Core26: 25.19        Core27: 37.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.86
Socket1: 36.17
DDR read Latency(ns)
Socket0: 40996.60
Socket1: 154.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.63        Core1: 34.96        
Core2: 24.57        Core3: 36.73        
Core4: 25.20        Core5: 34.21        
Core6: 24.92        Core7: 36.65        
Core8: 24.98        Core9: 24.30        
Core10: 23.98        Core11: 35.58        
Core12: 23.45        Core13: 36.34        
Core14: 24.84        Core15: 35.50        
Core16: 24.89        Core17: 36.97        
Core18: 25.86        Core19: 38.17        
Core20: 26.78        Core21: 36.75        
Core22: 26.30        Core23: 38.18        
Core24: 25.76        Core25: 38.05        
Core26: 27.05        Core27: 37.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.70
Socket1: 36.21
DDR read Latency(ns)
Socket0: 41231.49
Socket1: 155.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.35        Core1: 34.73        
Core2: 26.20        Core3: 35.67        
Core4: 24.61        Core5: 34.26        
Core6: 25.00        Core7: 37.44        
Core8: 24.68        Core9: 22.53        
Core10: 23.53        Core11: 35.19        
Core12: 25.37        Core13: 36.35        
Core14: 25.02        Core15: 36.19        
Core16: 24.12        Core17: 37.16        
Core18: 26.06        Core19: 38.16        
Core20: 25.14        Core21: 36.78        
Core22: 25.10        Core23: 37.97        
Core24: 26.67        Core25: 38.02        
Core26: 26.36        Core27: 37.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.57
Socket1: 36.15
DDR read Latency(ns)
Socket0: 40538.01
Socket1: 155.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14992
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413240886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413245006; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206691569; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206691569; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206696761; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206696761; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206701487; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206701487; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206705695; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206705695; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005618933; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4289156; Consumed Joules: 261.79; Watts: 43.60; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2359469; Consumed DRAM Joules: 36.10; DRAM Watts: 6.01
S1P0; QPIClocks: 14413344558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413347062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206755816; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206755816; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206755754; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206755754; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206756163; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206756163; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206756231; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206756231; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005644669; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8332860; Consumed Joules: 508.60; Watts: 84.70; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6635527; Consumed DRAM Joules: 101.52; DRAM Watts: 16.91
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b62
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     263 K    967 K    0.73    0.09    0.01    0.02     8008        1       11     69
   1    1     0.18   0.15   1.19    1.20     136 M    165 M    0.18    0.23    0.07    0.09     4928    29093       81     52
   2    0     0.00   0.40   0.00    0.60      12 K     67 K    0.82    0.11    0.00    0.02      224        0        1     68
   3    1     0.24   0.21   1.15    1.20     120 M    148 M    0.19    0.25    0.05    0.06     2912    22523      224     51
   4    0     0.00   0.36   0.00    0.60    4348       35 K    0.88    0.09    0.00    0.02     1568        0        1     69
   5    1     0.15   0.13   1.14    1.20     137 M    165 M    0.17    0.22    0.09    0.11     4424    29681       58     52
   6    0     0.00   0.39   0.00    0.60    4266       33 K    0.87    0.09    0.00    0.02      504        0        0     69
   7    1     0.16   0.21   0.75    1.20      74 M     90 M    0.18    0.24    0.05    0.06     4032    16067      278     52
   8    0     0.00   0.37   0.00    0.60    3706       34 K    0.89    0.10    0.00    0.02      336        0        0     68
   9    1     0.19   0.60   0.32    0.77    5957 K     10 M    0.41    0.54    0.00    0.01      112      427      155     53
  10    0     0.00   0.43   0.01    0.60     165 K    832 K    0.80    0.13    0.00    0.02      392        0        3     67
  11    1     0.09   0.14   0.64    1.18      73 M     87 M    0.16    0.23    0.08    0.10      616    14036       34     52
  12    0     0.00   0.43   0.01    0.60     159 K    826 K    0.81    0.14    0.00    0.02      224        1        0     69
  13    1     0.21   0.24   0.90    1.20      85 M    105 M    0.19    0.26    0.04    0.05     2128    17602       95     50
  14    0     0.00   0.45   0.00    0.60      65 K    351 K    0.81    0.16    0.00    0.02      280        0        1     69
  15    1     0.18   0.23   0.78    1.19      75 M     92 M    0.18    0.26    0.04    0.05     3024    13476      275     51
  16    0     0.00   0.44   0.00    0.61      21 K    129 K    0.83    0.18    0.00    0.02        0        0        0     69
  17    1     0.10   0.15   0.69    1.20      79 M     96 M    0.17    0.20    0.08    0.09     2240    15785      134     51
  18    0     0.00   0.45   0.00    0.60      13 K     92 K    0.85    0.16    0.00    0.02      280        0        0     69
  19    1     0.11   0.15   0.70    1.20      79 M     94 M    0.16    0.22    0.07    0.09     2352    16478       38     53
  20    0     0.00   0.45   0.00    0.60      13 K     66 K    0.80    0.17    0.00    0.02      728        0        0     70
  21    1     0.18   0.25   0.73    1.20      64 M     79 M    0.19    0.26    0.03    0.04     1400    12187       89     52
  22    0     0.00   0.41   0.00    0.60    8130       58 K    0.86    0.12    0.00    0.02      504        0        0     70
  23    1     0.13   0.17   0.72    1.20      76 M     92 M    0.17    0.22    0.06    0.07     1680    15184       38     53
  24    0     0.00   0.39   0.00    0.60    6225       52 K    0.88    0.11    0.00    0.02     3024        0        0     70
  25    1     0.11   0.15   0.70    1.20      78 M     93 M    0.16    0.22    0.07    0.09     2800    15601       28     53
  26    0     0.00   0.57   0.00    0.60      39 K     90 K    0.56    0.36    0.01    0.02     5208        3        1     69
  27    1     0.16   0.19   0.83    1.20      87 M    105 M    0.18    0.24    0.05    0.07     3752    15846       37     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     782 K   3639 K    0.78    0.13    0.00    0.02    21280        5       18     60
 SKT    1     0.16   0.19   0.80    1.18    1176 M   1427 M    0.18    0.24    0.05    0.06    36400   233986     1564     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.40    1.18    1176 M   1431 M    0.18    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  113 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.26 %

 C1 core residency: 18.44 %; C3 core residency: 0.21 %; C6 core residency: 47.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.89 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.43     0.49     220.31      30.25         158.18
 SKT   1    194.00    94.51     426.18      84.58         179.58
---------------------------------------------------------------------------------------------------------------
       *    195.43    95.00     646.49     114.83         179.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c4b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    74.82 --||-- Mem Ch  0: Reads (MB/s):  9773.62 --|
|--            Writes(MB/s):    25.84 --||--            Writes(MB/s):  4699.94 --|
|-- Mem Ch  1: Reads (MB/s):    66.31 --||-- Mem Ch  1: Reads (MB/s):  9770.60 --|
|--            Writes(MB/s):    22.05 --||--            Writes(MB/s):  4696.15 --|
|-- Mem Ch  2: Reads (MB/s):    70.51 --||-- Mem Ch  2: Reads (MB/s):  9775.92 --|
|--            Writes(MB/s):    25.23 --||--            Writes(MB/s):  4701.21 --|
|-- Mem Ch  3: Reads (MB/s):    69.32 --||-- Mem Ch  3: Reads (MB/s):  9769.98 --|
|--            Writes(MB/s):    21.36 --||--            Writes(MB/s):  4697.16 --|
|-- NODE 0 Mem Read (MB/s) :   280.95 --||-- NODE 1 Mem Read (MB/s) : 39090.12 --|
|-- NODE 0 Mem Write(MB/s) :    94.48 --||-- NODE 1 Mem Write(MB/s) : 18794.46 --|
|-- NODE 0 P. Write (T/s):     124345 --||-- NODE 1 P. Write (T/s):     420586 --|
|-- NODE 0 Memory (MB/s):      375.43 --||-- NODE 1 Memory (MB/s):    57884.58 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39371.07                --|
            |--                System Write Throughput(MB/s):      18888.94                --|
            |--               System Memory Throughput(MB/s):      58260.01                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3d1f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     142 M        12    1926 K  1434 K    735 K     0     984  
 1     154 M         0      43 M   362 M    644 K     0    1901 K
-----------------------------------------------------------------------
 *     296 M        12      45 M   363 M   1380 K     0    1902 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.78        Core1: 35.72        
Core2: 26.32        Core3: 35.72        
Core4: 26.85        Core5: 35.14        
Core6: 26.36        Core7: 38.57        
Core8: 26.20        Core9: 21.65        
Core10: 25.88        Core11: 36.45        
Core12: 25.44        Core13: 37.71        
Core14: 24.96        Core15: 36.05        
Core16: 25.48        Core17: 37.31        
Core18: 24.88        Core19: 37.36        
Core20: 25.84        Core21: 38.08        
Core22: 24.84        Core23: 37.50        
Core24: 24.81        Core25: 38.94        
Core26: 25.58        Core27: 38.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.36
Socket1: 36.75
DDR read Latency(ns)
Socket0: 40971.89
Socket1: 151.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 35.71        
Core2: 26.62        Core3: 36.22        
Core4: 27.84        Core5: 35.41        
Core6: 26.56        Core7: 38.65        
Core8: 26.73        Core9: 21.00        
Core10: 24.81        Core11: 38.53        
Core12: 24.63        Core13: 38.00        
Core14: 25.83        Core15: 35.35        
Core16: 25.23        Core17: 37.01        
Core18: 25.82        Core19: 36.59        
Core20: 27.13        Core21: 36.91        
Core22: 25.59        Core23: 38.05        
Core24: 24.88        Core25: 38.28        
Core26: 24.79        Core27: 38.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 36.75
DDR read Latency(ns)
Socket0: 42298.79
Socket1: 152.86
irq_total: 398351.98263778
cpu_total: 32.78
cpu_0: 1.13
cpu_1: 93.62
cpu_2: 0.20
cpu_3: 98.80
cpu_4: 0.13
cpu_5: 98.87
cpu_6: 0.07
cpu_7: 54.65
cpu_8: 0.07
cpu_9: 23.60
cpu_10: 0.20
cpu_11: 57.91
cpu_12: 0.07
cpu_13: 60.77
cpu_14: 0.13
cpu_15: 63.03
cpu_16: 0.13
cpu_17: 56.98
cpu_18: 0.40
cpu_19: 61.77
cpu_20: 0.40
cpu_21: 61.37
cpu_22: 0.93
cpu_23: 59.51
cpu_24: 0.53
cpu_25: 56.58
cpu_26: 0.33
cpu_27: 65.89
enp130s0f0_tx_packets: 539566
enp130s0f1_tx_packets: 535661
enp4s0f0_tx_packets: 492357
enp4s0f1_tx_packets: 502061
Total_tx_packets: 2069645
enp130s0f0_rx_packets_phy: 43785
enp130s0f1_rx_packets_phy: 54523
enp4s0f0_rx_packets_phy: 60838
enp4s0f1_rx_packets_phy: 50517
Total_rx_packets_phy: 209663
enp130s0f0_rx_packets: 43775
enp130s0f1_rx_packets: 54212
enp4s0f0_rx_packets: 60811
enp4s0f1_rx_packets: 50517
Total_rx_packets: 209315
enp130s0f0_rx_bytes: 2889199
enp130s0f1_rx_bytes: 3578021
enp4s0f0_rx_bytes: 4013589
enp4s0f1_rx_bytes: 3334161
Total_rx_bytes: 13814970
enp130s0f0_tx_bytes_phy: 4865769776
enp130s0f1_tx_bytes_phy: 4830617150
enp4s0f0_tx_bytes_phy: 4439961363
enp4s0f1_tx_bytes_phy: 4527421811
Total_tx_bytes_phy: 18663770100
enp130s0f0_tx_bytes: 4863640222
enp130s0f1_tx_bytes: 4828418246
enp4s0f0_tx_bytes: 4438061309
enp4s0f1_tx_bytes: 4525444132
Total_tx_bytes: 18655563909
enp130s0f0_tx_packets_phy: 539563
enp130s0f1_tx_packets_phy: 535667
enp4s0f0_tx_packets_phy: 492349
enp4s0f1_tx_packets_phy: 502057
Total_tx_packets_phy: 2069636
enp130s0f0_rx_bytes_phy: 3064948
enp130s0f1_rx_bytes_phy: 3814788
enp4s0f0_rx_bytes_phy: 4258515
enp4s0f1_rx_bytes_phy: 3536222
Total_rx_bytes_phy: 14674473


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.98        Core1: 35.85        
Core2: 25.03        Core3: 36.11        
Core4: 25.93        Core5: 35.15        
Core6: 26.61        Core7: 38.53        
Core8: 25.55        Core9: 20.93        
Core10: 19.53        Core11: 37.33        
Core12: 18.74        Core13: 37.61        
Core14: 18.37        Core15: 36.16        
Core16: 18.00        Core17: 36.82        
Core18: 25.32        Core19: 37.10        
Core20: 26.05        Core21: 37.78        
Core22: 25.27        Core23: 37.86        
Core24: 24.79        Core25: 38.78        
Core26: 23.65        Core27: 38.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.40
Socket1: 36.80
DDR read Latency(ns)
Socket0: 41634.08
Socket1: 153.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.48        Core1: 35.68        
Core2: 24.19        Core3: 35.70        
Core4: 25.63        Core5: 34.83        
Core6: 27.01        Core7: 38.27        
Core8: 25.54        Core9: 21.34        
Core10: 25.66        Core11: 37.18        
Core12: 27.81        Core13: 37.10        
Core14: 24.37        Core15: 35.71        
Core16: 25.25        Core17: 36.94        
Core18: 24.63        Core19: 36.59        
Core20: 25.94        Core21: 37.98        
Core22: 25.33        Core23: 37.65        
Core24: 24.90        Core25: 38.56        
Core26: 25.24        Core27: 38.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.69
Socket1: 36.56
DDR read Latency(ns)
Socket0: 42296.78
Socket1: 153.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.06        Core1: 35.61        
Core2: 25.69        Core3: 35.94        
Core4: 28.79        Core5: 35.13        
Core6: 26.20        Core7: 38.81        
Core8: 29.19        Core9: 21.32        
Core10: 25.89        Core11: 37.83        
Core12: 25.26        Core13: 37.43        
Core14: 26.70        Core15: 34.97        
Core16: 28.65        Core17: 36.89        
Core18: 25.10        Core19: 36.52        
Core20: 25.23        Core21: 37.73        
Core22: 27.43        Core23: 37.49        
Core24: 24.91        Core25: 38.16        
Core26: 25.06        Core27: 37.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 36.59
DDR read Latency(ns)
Socket0: 42219.79
Socket1: 154.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.95        Core1: 35.43        
Core2: 25.54        Core3: 35.50        
Core4: 24.36        Core5: 34.90        
Core6: 26.96        Core7: 37.77        
Core8: 27.06        Core9: 21.63        
Core10: 24.77        Core11: 36.70        
Core12: 24.36        Core13: 36.98        
Core14: 25.62        Core15: 35.42        
Core16: 23.23        Core17: 37.07        
Core18: 23.68        Core19: 36.88        
Core20: 24.64        Core21: 37.41        
Core22: 24.40        Core23: 37.56        
Core24: 24.59        Core25: 38.29        
Core26: 24.44        Core27: 37.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.24
Socket1: 36.39
DDR read Latency(ns)
Socket0: 41506.15
Socket1: 152.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16065
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414617726; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414621070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207394386; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207394386; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207394458; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207394458; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207397162; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207397162; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207389290; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207389290; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006182049; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4284176; Consumed Joules: 261.49; Watts: 43.55; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2351194; Consumed DRAM Joules: 35.97; DRAM Watts: 5.99
S1P0; QPIClocks: 14414692726; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414695034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207430470; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207430470; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207430597; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207430597; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207430835; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207430835; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207430790; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207430790; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006061802; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8345024; Consumed Joules: 509.34; Watts: 84.83; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6638945; Consumed DRAM Joules: 101.58; DRAM Watts: 16.92
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3f92
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     265 K    970 K    0.73    0.09    0.01    0.02     7392        0       33     70
   1    1     0.11   0.10   1.13    1.20     145 M    170 M    0.15    0.20    0.13    0.16     4480    30545      110     52
   2    0     0.00   0.41   0.00    0.60      16 K     90 K    0.82    0.10    0.00    0.02      560        0        2     68
   3    1     0.28   0.23   1.18    1.20     115 M    144 M    0.20    0.26    0.04    0.05     2856    20794      298     51
   4    0     0.00   0.35   0.00    0.60    4991       50 K    0.90    0.11    0.00    0.02      728        0        1     69
   5    1     0.19   0.16   1.18    1.20     136 M    163 M    0.17    0.23    0.07    0.08     3416    27474       74     52
   6    0     0.00   0.35   0.00    0.60    4702       45 K    0.90    0.10    0.00    0.02      336        0        0     68
   7    1     0.11   0.16   0.70    1.19      74 M     88 M    0.17    0.23    0.07    0.08     2464    15775      145     52
   8    0     0.00   0.34   0.00    0.60    5007       44 K    0.89    0.12    0.00    0.02     1344        0        0     68
   9    1     0.17   0.62   0.27    0.70    4493 K   7996 K    0.44    0.56    0.00    0.00      168      388      121     53
  10    0     0.00   0.35   0.00    0.60    5433       45 K    0.88    0.15    0.00    0.02      616        0        0     67
  11    1     0.13   0.18   0.72    1.20      74 M     89 M    0.17    0.24    0.06    0.07     2688    13211       56     51
  12    0     0.00   0.34   0.00    0.60    6617       45 K    0.86    0.15    0.00    0.02      112        0        0     69
  13    1     0.14   0.19   0.77    1.20      79 M     95 M    0.17    0.24    0.06    0.07      616    15925       94     51
  14    0     0.00   0.38   0.00    0.60    7592       52 K    0.86    0.16    0.00    0.02      336        0        1     69
  15    1     0.16   0.20   0.77    1.20      76 M     92 M    0.18    0.25    0.05    0.06     2688    13059      201     51
  16    0     0.00   0.35   0.00    0.60    4698       44 K    0.90    0.15    0.00    0.02      224        0        0     69
  17    1     0.12   0.18   0.69    1.20      78 M     95 M    0.18    0.19    0.06    0.08     2856    14264      340     51
  18    0     0.00   0.35   0.00    0.60    4718       48 K    0.90    0.11    0.00    0.02      168        0        0     70
  19    1     0.16   0.21   0.78    1.20      78 M     95 M    0.18    0.24    0.05    0.06     2800    15877       60     53
  20    0     0.00   0.38   0.00    0.60    5482       50 K    0.89    0.11    0.00    0.02     2352        0        0     69
  21    1     0.17   0.22   0.77    1.20      71 M     87 M    0.18    0.24    0.04    0.05     3864    13461      141     52
  22    0     0.00   0.37   0.00    0.60    7578       57 K    0.87    0.11    0.00    0.02      112        0        0     70
  23    1     0.14   0.18   0.74    1.20      77 M     92 M    0.17    0.23    0.06    0.07     3920    14963       46     53
  24    0     0.00   0.36   0.00    0.60    6594       56 K    0.88    0.13    0.00    0.02      392        0        0     70
  25    1     0.11   0.16   0.71    1.20      78 M     93 M    0.16    0.22    0.07    0.08     2184    15346       29     53
  26    0     0.00   0.42   0.00    0.60    8857       56 K    0.84    0.12    0.00    0.02     3304        0        0     69
  27    1     0.17   0.21   0.82    1.20      81 M    100 M    0.19    0.23    0.05    0.06     3360    13386       35     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     354 K   1660 K    0.79    0.10    0.00    0.02    17976        0       37     61
 SKT    1     0.15   0.19   0.80    1.18    1170 M   1418 M    0.18    0.23    0.05    0.07    38360   224468     1750     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.19   0.40    1.18    1170 M   1420 M    0.18    0.23    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  112 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.15 %

 C1 core residency: 17.60 %; C3 core residency: 0.21 %; C6 core residency: 48.04 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.80 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.93 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.39     0.47     218.70      30.02         155.53
 SKT   1    196.08    94.19     426.59      84.77         180.10
---------------------------------------------------------------------------------------------------------------
       *    197.47    94.66     645.29     114.79         180.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4075
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    77.16 --||-- Mem Ch  0: Reads (MB/s):  9813.76 --|
|--            Writes(MB/s):    27.28 --||--            Writes(MB/s):  4710.59 --|
|-- Mem Ch  1: Reads (MB/s):    70.04 --||-- Mem Ch  1: Reads (MB/s):  9811.34 --|
|--            Writes(MB/s):    23.59 --||--            Writes(MB/s):  4706.84 --|
|-- Mem Ch  2: Reads (MB/s):    74.30 --||-- Mem Ch  2: Reads (MB/s):  9816.91 --|
|--            Writes(MB/s):    26.72 --||--            Writes(MB/s):  4710.76 --|
|-- Mem Ch  3: Reads (MB/s):    72.37 --||-- Mem Ch  3: Reads (MB/s):  9811.27 --|
|--            Writes(MB/s):    22.85 --||--            Writes(MB/s):  4706.98 --|
|-- NODE 0 Mem Read (MB/s) :   293.88 --||-- NODE 1 Mem Read (MB/s) : 39253.29 --|
|-- NODE 0 Mem Write(MB/s) :   100.44 --||-- NODE 1 Mem Write(MB/s) : 18835.16 --|
|-- NODE 0 P. Write (T/s):     124347 --||-- NODE 1 P. Write (T/s):     420709 --|
|-- NODE 0 Memory (MB/s):      394.31 --||-- NODE 1 Memory (MB/s):    58088.45 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39547.16                --|
            |--                System Write Throughput(MB/s):      18935.60                --|
            |--               System Memory Throughput(MB/s):      58482.76                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 414d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     141 M        24    1318 K   680 K    600 K     0     636  
 1     152 M        12      40 M   355 M    606 K     0    1740 K
-----------------------------------------------------------------------
 *     293 M        36      41 M   356 M   1206 K     0    1741 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.35        Core1: 36.03        
Core2: 26.51        Core3: 35.92        
Core4: 25.71        Core5: 35.55        
Core6: 25.89        Core7: 36.83        
Core8: 25.84        Core9: 21.90        
Core10: 24.89        Core11: 36.37        
Core12: 23.18        Core13: 37.34        
Core14: 22.51        Core15: 39.21        
Core16: 23.96        Core17: 37.75        
Core18: 25.60        Core19: 39.27        
Core20: 27.24        Core21: 39.41        
Core22: 26.74        Core23: 39.40        
Core24: 25.95        Core25: 40.19        
Core26: 27.07        Core27: 39.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.20
Socket1: 37.38
DDR read Latency(ns)
Socket0: 41142.80
Socket1: 152.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.64        Core1: 36.09        
Core2: 27.51        Core3: 36.06        
Core4: 24.63        Core5: 35.49        
Core6: 28.26        Core7: 37.18        
Core8: 26.11        Core9: 21.96        
Core10: 25.19        Core11: 37.27        
Core12: 24.04        Core13: 37.63        
Core14: 23.53        Core15: 38.83        
Core16: 25.95        Core17: 37.60        
Core18: 25.48        Core19: 39.43        
Core20: 26.46        Core21: 38.77        
Core22: 27.25        Core23: 40.07        
Core24: 27.04        Core25: 39.23        
Core26: 27.46        Core27: 39.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.81
Socket1: 37.40
DDR read Latency(ns)
Socket0: 40848.16
Socket1: 152.98
irq_total: 365388.856028673
cpu_total: 32.49
cpu_0: 1.00
cpu_1: 98.80
cpu_2: 0.13
cpu_3: 98.34
cpu_4: 0.13
cpu_5: 92.15
cpu_6: 0.27
cpu_7: 73.14
cpu_8: 0.60
cpu_9: 27.13
cpu_10: 0.33
cpu_11: 55.92
cpu_12: 0.13
cpu_13: 61.37
cpu_14: 0.13
cpu_15: 56.85
cpu_16: 0.07
cpu_17: 62.43
cpu_18: 0.07
cpu_19: 58.98
cpu_20: 0.07
cpu_21: 59.51
cpu_22: 0.07
cpu_23: 54.45
cpu_24: 0.13
cpu_25: 53.99
cpu_26: 0.13
cpu_27: 53.46
enp130s0f0_tx_bytes_phy: 4830388452
enp130s0f1_tx_bytes_phy: 4783236378
enp4s0f0_tx_bytes_phy: 4402843270
enp4s0f1_tx_bytes_phy: 4503115354
Total_tx_bytes_phy: 18519583454
enp130s0f0_tx_packets_phy: 535638
enp130s0f1_tx_packets_phy: 530410
enp4s0f0_tx_packets_phy: 488230
enp4s0f1_tx_packets_phy: 499356
Total_tx_packets_phy: 2053634
enp130s0f0_rx_packets: 40123
enp130s0f1_rx_packets: 42354
enp4s0f0_rx_packets: 38382
enp4s0f1_rx_packets: 64033
Total_rx_packets: 184892
enp130s0f0_tx_bytes: 4828334614
enp130s0f1_tx_bytes: 4781107418
enp4s0f0_tx_bytes: 4400885307
enp4s0f1_tx_bytes: 4501046551
Total_tx_bytes: 18511373890
enp130s0f0_rx_bytes_phy: 2810271
enp130s0f1_rx_bytes_phy: 2995414
enp4s0f0_rx_bytes_phy: 2689004
enp4s0f1_rx_bytes_phy: 4482167
Total_rx_bytes_phy: 12976856
enp130s0f0_rx_packets_phy: 40148
enp130s0f1_rx_packets_phy: 42832
enp4s0f0_rx_packets_phy: 38417
enp4s0f1_rx_packets_phy: 64031
Total_rx_packets_phy: 185428
enp130s0f0_rx_bytes: 2648138
enp130s0f1_rx_bytes: 2795386
enp4s0f0_rx_bytes: 2533274
enp4s0f1_rx_bytes: 4226206
Total_rx_bytes: 12203004
enp130s0f0_tx_packets: 535648
enp130s0f1_tx_packets: 530409
enp4s0f0_tx_packets: 488230
enp4s0f1_tx_packets: 499348
Total_tx_packets: 2053635


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 36.27        
Core2: 22.90        Core3: 36.18        
Core4: 23.04        Core5: 35.36        
Core6: 16.46        Core7: 36.69        
Core8: 24.34        Core9: 21.29        
Core10: 25.02        Core11: 36.67        
Core12: 22.84        Core13: 37.73        
Core14: 24.37        Core15: 38.76        
Core16: 26.18        Core17: 37.51        
Core18: 26.19        Core19: 39.49        
Core20: 27.90        Core21: 38.90        
Core22: 28.01        Core23: 39.60        
Core24: 26.23        Core25: 39.82        
Core26: 27.38        Core27: 39.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.67
Socket1: 37.32
DDR read Latency(ns)
Socket0: 39464.23
Socket1: 153.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.65        Core1: 36.10        
Core2: 24.94        Core3: 36.19        
Core4: 25.31        Core5: 35.39        
Core6: 26.70        Core7: 36.59        
Core8: 25.69        Core9: 21.63        
Core10: 25.08        Core11: 36.81        
Core12: 25.35        Core13: 36.93        
Core14: 24.74        Core15: 38.81        
Core16: 24.66        Core17: 37.47        
Core18: 24.14        Core19: 39.38        
Core20: 26.10        Core21: 38.78        
Core22: 27.68        Core23: 39.34        
Core24: 26.41        Core25: 39.28        
Core26: 25.08        Core27: 39.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.48
Socket1: 37.20
DDR read Latency(ns)
Socket0: 40348.91
Socket1: 152.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 35.97        
Core2: 24.75        Core3: 36.00        
Core4: 26.66        Core5: 35.56        
Core6: 25.56        Core7: 37.33        
Core8: 25.75        Core9: 21.64        
Core10: 23.97        Core11: 36.87        
Core12: 23.10        Core13: 37.95        
Core14: 24.50        Core15: 39.44        
Core16: 24.32        Core17: 38.25        
Core18: 25.01        Core19: 39.93        
Core20: 24.06        Core21: 39.60        
Core22: 25.57        Core23: 39.49        
Core24: 26.33        Core25: 39.65        
Core26: 25.98        Core27: 39.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.26
Socket1: 37.56
DDR read Latency(ns)
Socket0: 40815.67
Socket1: 153.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.97        Core1: 35.80        
Core2: 24.30        Core3: 36.07        
Core4: 25.15        Core5: 35.43        
Core6: 26.20        Core7: 36.98        
Core8: 25.68        Core9: 21.78        
Core10: 24.51        Core11: 36.90        
Core12: 23.84        Core13: 37.45        
Core14: 24.24        Core15: 39.01        
Core16: 24.61        Core17: 37.20        
Core18: 24.87        Core19: 39.39        
Core20: 26.81        Core21: 38.88        
Core22: 27.10        Core23: 39.17        
Core24: 25.22        Core25: 39.74        
Core26: 26.26        Core27: 39.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.04
Socket1: 37.27
DDR read Latency(ns)
Socket0: 40763.82
Socket1: 153.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17133
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412980314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412985142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206561208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206561208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206566049; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206566049; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206570951; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206570951; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206570643; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206570643; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005510477; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4283779; Consumed Joules: 261.46; Watts: 43.54; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2355496; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14413081806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413085050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206625880; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206625880; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206625856; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206625856; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206625961; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206625961; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206626493; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206626493; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005828573; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8333368; Consumed Joules: 508.63; Watts: 84.70; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6652661; Consumed DRAM Joules: 101.79; DRAM Watts: 16.95
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 43be
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     254 K    905 K    0.72    0.09    0.01    0.02     8232        1        6     70
   1    1     0.16   0.13   1.19    1.20     139 M    168 M    0.17    0.21    0.09    0.11     6216    29020      149     51
   2    0     0.00   0.40   0.00    0.60      17 K     81 K    0.79    0.10    0.00    0.02     1400        0        1     68
   3    1     0.22   0.19   1.18    1.20     125 M    153 M    0.18    0.25    0.06    0.07     2856    23570      243     51
   4    0     0.00   0.34   0.00    0.60    6173       40 K    0.85    0.10    0.00    0.02     1848        0        0     70
   5    1     0.10   0.09   1.10    1.20     142 M    167 M    0.15    0.20    0.14    0.16     3248    29719      108     52
   6    0     0.00   0.38   0.00    0.60    4679       33 K    0.86    0.10    0.00    0.02      840        0        0     69
   7    1     0.28   0.30   0.91    1.20      77 M     97 M    0.21    0.25    0.03    0.04     3248    14819      444     52
   8    0     0.00   0.36   0.00    0.60    4405       36 K    0.88    0.12    0.00    0.02     1120        0        0     68
   9    1     0.18   0.61   0.30    0.74    5607 K   9063 K    0.38    0.58    0.00    0.00      336      454       85     53
  10    0     0.00   0.63   0.00    0.60      39 K     78 K    0.49    0.17    0.01    0.01     2520        1        1     68
  11    1     0.12   0.17   0.69    1.20      70 M     85 M    0.17    0.23    0.06    0.07     4648    13067       40     51
  12    0     0.00   0.34   0.00    0.60    4764       27 K    0.83    0.15    0.00    0.02      224        0        0     69
  13    1     0.15   0.19   0.78    1.20      78 M     93 M    0.17    0.25    0.05    0.06      784    16186       28     51
  14    0     0.00   0.33   0.00    0.60    5374       31 K    0.83    0.15    0.00    0.02      392        0        0     69
  15    1     0.11   0.15   0.70    1.20      77 M     92 M    0.16    0.21    0.07    0.09     1736    13645      142     51
  16    0     0.00   0.37   0.00    0.60    5775       34 K    0.83    0.14    0.00    0.02      112        0        0     69
  17    1     0.16   0.20   0.77    1.20      79 M     97 M    0.18    0.22    0.05    0.06     2912    14155      208     51
  18    0     0.00   0.36   0.00    0.60    3862       32 K    0.88    0.10    0.00    0.02      168        0        0     70
  19    1     0.13   0.17   0.74    1.20      77 M     92 M    0.16    0.22    0.06    0.07     1848    15602       60     53
  20    0     0.00   0.32   0.00    0.60    3385       31 K    0.89    0.10    0.00    0.02      504        0        0     69
  21    1     0.16   0.21   0.76    1.20      71 M     86 M    0.18    0.24    0.05    0.06     1400    13386      147     53
  22    0     0.00   0.40   0.00    0.60      72 K    348 K    0.79    0.09    0.01    0.02      112        1        1     70
  23    1     0.10   0.15   0.68    1.20      74 M     88 M    0.16    0.21    0.07    0.09      784    14999       79     53
  24    0     0.00   0.40   0.01    0.60     153 K    756 K    0.80    0.09    0.01    0.02      392        1        0     70
  25    1     0.10   0.15   0.67    1.20      73 M     87 M    0.16    0.21    0.07    0.09     1512    14005       27     52
  26    0     0.00   0.41   0.00    0.60      42 K    230 K    0.81    0.09    0.00    0.02     2016        0        0     69
  27    1     0.10   0.15   0.67    1.20      73 M     87 M    0.16    0.21    0.07    0.09     1288    13334       21     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     618 K   2668 K    0.77    0.10    0.01    0.02    19880        4        9     61
 SKT    1     0.15   0.19   0.80    1.18    1166 M   1407 M    0.17    0.23    0.06    0.07    32816   225961     1781     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.19   0.40    1.18    1167 M   1410 M    0.17    0.23    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  111 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.86 %

 C1 core residency: 17.24 %; C3 core residency: 0.06 %; C6 core residency: 48.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.64 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.46     0.50     218.60      30.11         162.42
 SKT   1    196.62    94.37     426.07      84.84         181.89
---------------------------------------------------------------------------------------------------------------
       *    198.08    94.87     644.67     114.95         181.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44a2
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    71.94 --||-- Mem Ch  0: Reads (MB/s):  9729.95 --|
|--            Writes(MB/s):    24.85 --||--            Writes(MB/s):  4692.91 --|
|-- Mem Ch  1: Reads (MB/s):    64.44 --||-- Mem Ch  1: Reads (MB/s):  9728.05 --|
|--            Writes(MB/s):    21.16 --||--            Writes(MB/s):  4689.52 --|
|-- Mem Ch  2: Reads (MB/s):    68.97 --||-- Mem Ch  2: Reads (MB/s):  9730.67 --|
|--            Writes(MB/s):    24.84 --||--            Writes(MB/s):  4692.98 --|
|-- Mem Ch  3: Reads (MB/s):    65.14 --||-- Mem Ch  3: Reads (MB/s):  9726.90 --|
|--            Writes(MB/s):    20.92 --||--            Writes(MB/s):  4689.46 --|
|-- NODE 0 Mem Read (MB/s) :   270.50 --||-- NODE 1 Mem Read (MB/s) : 38915.57 --|
|-- NODE 0 Mem Write(MB/s) :    91.77 --||-- NODE 1 Mem Write(MB/s) : 18764.88 --|
|-- NODE 0 P. Write (T/s):     124388 --||-- NODE 1 P. Write (T/s):     412885 --|
|-- NODE 0 Memory (MB/s):      362.27 --||-- NODE 1 Memory (MB/s):    57680.45 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39186.07                --|
            |--                System Write Throughput(MB/s):      18856.64                --|
            |--               System Memory Throughput(MB/s):      58042.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4577
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     142 M        96    1422 K  1527 K    709 K     0     936  
 1     154 M        24      44 M   359 M    585 K     0    1797 K
-----------------------------------------------------------------------
 *     296 M       120      46 M   361 M   1295 K     0    1797 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.54        Core1: 34.50        
Core2: 24.94        Core3: 34.73        
Core4: 25.80        Core5: 35.54        
Core6: 25.07        Core7: 37.80        
Core8: 24.94        Core9: 21.93        
Core10: 24.35        Core11: 37.11        
Core12: 24.00        Core13: 37.14        
Core14: 25.48        Core15: 37.16        
Core16: 24.34        Core17: 37.95        
Core18: 23.78        Core19: 36.82        
Core20: 24.64        Core21: 37.51        
Core22: 25.79        Core23: 38.65        
Core24: 25.34        Core25: 39.78        
Core26: 24.76        Core27: 39.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.61
Socket1: 36.58
DDR read Latency(ns)
Socket0: 43155.75
Socket1: 153.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.49        Core1: 33.82        
Core2: 26.96        Core3: 35.24        
Core4: 26.07        Core5: 35.35        
Core6: 25.36        Core7: 35.66        
Core8: 25.05        Core9: 22.30        
Core10: 24.17        Core11: 37.87        
Core12: 24.25        Core13: 37.37        
Core14: 24.60        Core15: 38.34        
Core16: 24.36        Core17: 38.16        
Core18: 25.40        Core19: 37.52        
Core20: 25.11        Core21: 38.05        
Core22: 28.54        Core23: 39.10        
Core24: 25.72        Core25: 39.75        
Core26: 25.03        Core27: 39.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.75
Socket1: 36.70
DDR read Latency(ns)
Socket0: 43649.45
Socket1: 154.84
irq_total: 382012.586263842
cpu_total: 32.47
cpu_0: 1.06
cpu_1: 99.40
cpu_2: 0.40
cpu_3: 99.14
cpu_4: 0.33
cpu_5: 95.81
cpu_6: 0.40
cpu_7: 62.67
cpu_8: 0.27
cpu_9: 30.21
cpu_10: 0.13
cpu_11: 58.88
cpu_12: 0.13
cpu_13: 60.48
cpu_14: 0.07
cpu_15: 51.76
cpu_16: 0.07
cpu_17: 53.29
cpu_18: 0.07
cpu_19: 71.39
cpu_20: 0.07
cpu_21: 63.14
cpu_22: 0.00
cpu_23: 54.36
cpu_24: 0.07
cpu_25: 51.23
cpu_26: 0.13
cpu_27: 54.22
enp130s0f0_tx_packets_phy: 540823
enp130s0f1_tx_packets_phy: 536673
enp4s0f0_tx_packets_phy: 493266
enp4s0f1_tx_packets_phy: 502954
Total_tx_packets_phy: 2073716
enp130s0f0_tx_bytes: 4874917771
enp130s0f1_tx_bytes: 4837626016
enp4s0f0_tx_bytes: 4446261595
enp4s0f1_tx_bytes: 4533522260
Total_tx_bytes: 18692327642
enp130s0f0_rx_packets_phy: 41557
enp130s0f1_rx_packets_phy: 38350
enp4s0f0_rx_packets_phy: 66476
enp4s0f1_rx_packets_phy: 50891
Total_rx_packets_phy: 197274
enp130s0f0_rx_packets: 41553
enp130s0f1_rx_packets: 38217
enp4s0f0_rx_packets: 66462
enp4s0f1_rx_packets: 50891
Total_rx_packets: 197123
enp130s0f0_tx_packets: 540817
enp130s0f1_tx_packets: 536681
enp4s0f0_tx_packets: 493266
enp4s0f1_tx_packets: 502955
Total_tx_packets: 2073719
enp130s0f0_rx_bytes_phy: 2908988
enp130s0f1_rx_bytes_phy: 2683710
enp4s0f0_rx_bytes_phy: 4653243
enp4s0f1_rx_bytes_phy: 3562405
Total_rx_bytes_phy: 13808346
enp130s0f0_rx_bytes: 2742559
enp130s0f1_rx_bytes: 2522350
enp4s0f0_rx_bytes: 4386512
enp4s0f1_rx_bytes: 3358840
Total_rx_bytes: 13010261
enp130s0f0_tx_bytes_phy: 4877135009
enp130s0f1_tx_bytes_phy: 4839695035
enp4s0f0_tx_bytes_phy: 4448240738
enp4s0f1_tx_bytes_phy: 4535527894
Total_tx_bytes_phy: 18700598676


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.14        Core1: 34.58        
Core2: 26.05        Core3: 35.10        
Core4: 25.51        Core5: 35.44        
Core6: 24.80        Core7: 37.36        
Core8: 25.32        Core9: 22.63        
Core10: 22.37        Core11: 37.85        
Core12: 15.45        Core13: 37.03        
Core14: 19.68        Core15: 37.27        
Core16: 21.30        Core17: 37.68        
Core18: 24.73        Core19: 36.91        
Core20: 25.78        Core21: 37.56        
Core22: 24.54        Core23: 38.43        
Core24: 25.68        Core25: 39.69        
Core26: 25.56        Core27: 39.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.85
Socket1: 36.63
DDR read Latency(ns)
Socket0: 43168.19
Socket1: 154.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.72        Core1: 34.67        
Core2: 26.04        Core3: 35.20        
Core4: 24.60        Core5: 35.59        
Core6: 25.23        Core7: 37.94        
Core8: 25.37        Core9: 22.40        
Core10: 24.37        Core11: 37.37        
Core12: 24.00        Core13: 37.34        
Core14: 24.88        Core15: 37.27        
Core16: 24.03        Core17: 37.86        
Core18: 24.01        Core19: 37.15        
Core20: 23.90        Core21: 37.44        
Core22: 26.52        Core23: 38.70        
Core24: 25.42        Core25: 39.38        
Core26: 25.31        Core27: 39.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 36.72
DDR read Latency(ns)
Socket0: 44140.48
Socket1: 153.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.52        Core1: 34.36        
Core2: 27.87        Core3: 35.00        
Core4: 25.53        Core5: 35.51        
Core6: 24.95        Core7: 37.45        
Core8: 25.28        Core9: 22.54        
Core10: 23.64        Core11: 38.13        
Core12: 24.07        Core13: 37.05        
Core14: 25.07        Core15: 37.47        
Core16: 26.62        Core17: 37.85        
Core18: 28.65        Core19: 36.84        
Core20: 26.70        Core21: 37.15        
Core22: 26.85        Core23: 38.57        
Core24: 26.95        Core25: 39.48        
Core26: 24.71        Core27: 39.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.86
Socket1: 36.63
DDR read Latency(ns)
Socket0: 44896.26
Socket1: 154.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.99        Core1: 34.06        
Core2: 26.32        Core3: 35.54        
Core4: 25.85        Core5: 35.10        
Core6: 25.05        Core7: 37.27        
Core8: 25.37        Core9: 22.26        
Core10: 23.94        Core11: 37.48        
Core12: 24.89        Core13: 37.25        
Core14: 25.52        Core15: 37.47        
Core16: 24.64        Core17: 37.57        
Core18: 23.13        Core19: 37.66        
Core20: 24.49        Core21: 37.61        
Core22: 26.60        Core23: 38.40        
Core24: 26.49        Core25: 39.17        
Core26: 24.37        Core27: 38.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.99
Socket1: 36.58
DDR read Latency(ns)
Socket0: 44550.22
Socket1: 154.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18198
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414553570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414557858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207344055; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207344055; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207348068; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207348068; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207352493; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207352493; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207354896; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207354896; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006167915; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4289326; Consumed Joules: 261.80; Watts: 43.59; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2352018; Consumed DRAM Joules: 35.99; DRAM Watts: 5.99
S1P0; QPIClocks: 14414661538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414663358; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207413225; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207413225; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207413148; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207413148; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207413269; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207413269; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207413334; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207413334; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006190539; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8333702; Consumed Joules: 508.65; Watts: 84.69; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6633949; Consumed DRAM Joules: 101.50; DRAM Watts: 16.90
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 47e7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.50   0.01    0.60     286 K   1042 K    0.73    0.09    0.01    0.02    11088        1        9     69
   1    1     0.17   0.14   1.19    1.20     138 M    168 M    0.18    0.22    0.08    0.10     4368    28113       88     52
   2    0     0.00   0.38   0.00    0.60      11 K     72 K    0.84    0.11    0.00    0.02     1512        0        0     68
   3    1     0.23   0.19   1.19    1.20     124 M    153 M    0.19    0.26    0.05    0.07     4200    23224      275     51
   4    0     0.00   0.35   0.00    0.60    3586       46 K    0.92    0.11    0.00    0.02     2184        0        0     69
   5    1     0.14   0.12   1.15    1.20     143 M    171 M    0.16    0.20    0.10    0.12     5488    29512      132     52
   6    0     0.00   0.44   0.00    0.60    5662       52 K    0.89    0.13    0.00    0.02      336        0        0     69
   7    1     0.18   0.23   0.78    1.20      73 M     91 M    0.19    0.25    0.04    0.05      448    14113      283     52
   8    0     0.00   0.41   0.00    0.60    5359       55 K    0.90    0.14    0.00    0.02      840        0        1     68
   9    1     0.22   0.62   0.35    0.80    6882 K     11 M    0.42    0.57    0.00    0.01      448      610       33     53
  10    0     0.00   0.42   0.01    0.60     201 K   1027 K    0.80    0.13    0.00    0.02      784        0        1     68
  11    1     0.12   0.17   0.74    1.20      79 M     96 M    0.17    0.22    0.06    0.08     3136    14051       43     51
  12    0     0.00   0.44   0.01    0.60     131 K    699 K    0.81    0.15    0.00    0.02      784        1        0     69
  13    1     0.15   0.19   0.77    1.20      79 M     94 M    0.17    0.25    0.05    0.06     1008    15696       37     51
  14    0     0.00   0.42   0.00    0.60      66 K    372 K    0.82    0.15    0.00    0.02      392        0        0     69
  15    1     0.10   0.16   0.64    1.19      68 M     81 M    0.16    0.23    0.07    0.08     3080    11308      217     51
  16    0     0.00   0.41   0.00    0.60      42 K    233 K    0.82    0.14    0.00    0.02      280        0        1     69
  17    1     0.09   0.13   0.65    1.20      75 M     91 M    0.17    0.19    0.09    0.11     3192    13390      136     51
  18    0     0.00   0.38   0.00    0.60      10 K     85 K    0.87    0.10    0.00    0.02      504        0        0     69
  19    1     0.24   0.27   0.88    1.20      82 M    101 M    0.19    0.24    0.03    0.04     1848    14686      101     52
  20    0     0.00   0.35   0.00    0.60    4610       50 K    0.91    0.11    0.00    0.02      280        0        0     69
  21    1     0.18   0.22   0.80    1.20      76 M     93 M    0.18    0.25    0.04    0.05     1176    14291      214     53
  22    0     0.00   0.35   0.00    0.60    6672       52 K    0.87    0.11    0.00    0.02       56        0        0     70
  23    1     0.09   0.14   0.67    1.20      77 M     91 M    0.16    0.21    0.08    0.10     3752    15663      128     53
  24    0     0.00   0.36   0.00    0.60    7360       67 K    0.89    0.11    0.00    0.02      392        0        0     70
  25    1     0.10   0.16   0.64    1.19      71 M     84 M    0.16    0.21    0.07    0.08     3360    12530       26     53
  26    0     0.00   0.36   0.00    0.60    5564       48 K    0.89    0.11    0.00    0.02     1568        0        0     69
  27    1     0.10   0.16   0.67    1.20      74 M     89 M    0.16    0.21    0.07    0.09      616    12720       23     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     789 K   3907 K    0.80    0.12    0.00    0.02    21000        2       12     61
 SKT    1     0.15   0.19   0.79    1.18    1172 M   1420 M    0.18    0.23    0.06    0.07    36120   219907     1736     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.19   0.40    1.18    1173 M   1424 M    0.18    0.23    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  112 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.88 %

 C1 core residency: 17.92 %; C3 core residency: 0.35 %; C6 core residency: 47.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.35     0.46     218.83      29.99         159.50
 SKT   1    194.82    93.90     425.85      84.71         180.52
---------------------------------------------------------------------------------------------------------------
       *    196.17    94.36     644.68     114.70         180.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 48cd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    80.12 --||-- Mem Ch  0: Reads (MB/s):  9636.50 --|
|--            Writes(MB/s):    26.39 --||--            Writes(MB/s):  4677.26 --|
|-- Mem Ch  1: Reads (MB/s):    72.67 --||-- Mem Ch  1: Reads (MB/s):  9632.90 --|
|--            Writes(MB/s):    22.77 --||--            Writes(MB/s):  4673.93 --|
|-- Mem Ch  2: Reads (MB/s):    77.46 --||-- Mem Ch  2: Reads (MB/s):  9637.11 --|
|--            Writes(MB/s):    26.25 --||--            Writes(MB/s):  4677.32 --|
|-- Mem Ch  3: Reads (MB/s):    76.43 --||-- Mem Ch  3: Reads (MB/s):  9633.26 --|
Cleaning up|--            Writes(MB/s):    22.08 --||--            Writes(MB/s):  4674.77 --|
|-- NODE 0 Mem Read (MB/s) :   306.68 --||-- NODE 1 Mem Read (MB/s) : 38539.77 --|
|-- NODE 0 Mem Write(MB/s) :    97.50 --||-- NODE 1 Mem Write(MB/s) : 18703.27 --|
|-- NODE 0 P. Write (T/s):     124391 --||-- NODE 1 P. Write (T/s):     406013 --|
|-- NODE 0 Memory (MB/s):      404.17 --||-- NODE 1 Memory (MB/s):    57243.04 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      38846.45                --|
            |--                System Write Throughput(MB/s):      18800.76                --|
            |--               System Memory Throughput(MB/s):      57647.21                --|
            |---------------------------------------||---------------------------------------|

 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 49a2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     140 M        60    1084 K   526 K    730 K     0      72  
 1     152 M        12      44 M   361 M    731 K    12    1858 K
-----------------------------------------------------------------------
 *     292 M        72      45 M   362 M   1462 K    12    1858 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.39        Core1: 34.25        
Core2: 24.51        Core3: 35.62        
Core4: 25.63        Core5: 34.46        
Core6: 25.43        Core7: 36.87        
Core8: 25.65        Core9: 22.11        
Core10: 26.41        Core11: 35.00        
Core12: 26.59        Core13: 37.31        
Core14: 25.10        Core15: 36.58        
Core16: 25.44        Core17: 37.83        
Core18: 27.49        Core19: 36.76        
Core20: 26.64        Core21: 38.12        
Core22: 27.15        Core23: 38.29        
Core24: 24.80        Core25: 38.99        
Core26: 26.43        Core27: 37.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 36.24
DDR read Latency(ns)
Socket0: 37936.03
Socket1: 155.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.53        Core1: 34.21        
Core2: 28.96        Core3: 35.80        
Core4: 24.57        Core5: 34.49        
Core6: 25.00        Core7: 37.44        
Core8: 25.61        Core9: 22.30        
Core10: 24.98        Core11: 35.20        
Core12: 25.42        Core13: 36.94        
Core14: 27.33        Core15: 36.84        
Core16: 25.86        Core17: 37.55        
Core18: 25.14        Core19: 36.79        
Core20: 28.06        Core21: 38.07        
Core22: 26.01        Core23: 38.27        
Core24: 24.59        Core25: 39.36        
Core26: 26.12        Core27: 37.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.42
Socket1: 36.29
DDR read Latency(ns)
Socket0: 38030.99
Socket1: 157.03
irq_total: 397084.341959996
cpu_total: 32.66
cpu_0: 1.06
cpu_1: 98.80
cpu_2: 0.20
cpu_3: 97.54
cpu_4: 0.07
cpu_5: 97.61
cpu_6: 0.20
cpu_7: 57.38
cpu_8: 0.13
cpu_9: 26.80
cpu_10: 0.13
cpu_11: 67.42
cpu_12: 0.13
cpu_13: 60.84
cpu_14: 0.13
cpu_15: 59.57
cpu_16: 0.07
cpu_17: 50.80
cpu_18: 0.07
cpu_19: 60.51
cpu_20: 0.07
cpu_21: 55.25
cpu_22: 0.07
cpu_23: 62.30
cpu_24: 0.07
cpu_25: 54.06
cpu_26: 0.13
cpu_27: 63.23
enp130s0f0_tx_packets_phy: 536752
enp130s0f1_tx_packets_phy: 535802
enp4s0f0_tx_packets_phy: 489822
enp4s0f1_tx_packets_phy: 500350
Total_tx_packets_phy: 2062726
enp130s0f0_tx_packets: 536738
enp130s0f1_tx_packets: 535796
enp4s0f0_tx_packets: 489823
enp4s0f1_tx_packets: 500351
Total_tx_packets: 2062708
enp130s0f0_rx_bytes: 2916637
enp130s0f1_rx_bytes: 4758146
enp4s0f0_rx_bytes: 4204647
enp4s0f1_rx_bytes: 3385790
Total_rx_bytes: 15265220
enp130s0f0_rx_packets: 44191
enp130s0f1_rx_packets: 72093
enp4s0f0_rx_packets: 63706
enp4s0f1_rx_packets: 51299
Total_rx_packets: 231289
enp130s0f0_tx_bytes: 4838144034
enp130s0f1_tx_bytes: 4829620705
enp4s0f0_tx_bytes: 4415226935
enp4s0f1_tx_bytes: 4510116410
Total_tx_bytes: 18593108084
enp130s0f0_rx_bytes_phy: 3093528
enp130s0f1_rx_bytes_phy: 5048304
enp4s0f0_rx_bytes_phy: 4459755
enp4s0f1_rx_bytes_phy: 3591067
Total_rx_bytes_phy: 16192654
enp130s0f0_tx_bytes_phy: 4840412718
enp130s0f1_tx_bytes_phy: 4831813420
enp4s0f0_tx_bytes_phy: 4417176035
enp4s0f1_tx_bytes_phy: 4512105226
Total_tx_bytes_phy: 18601507399
enp130s0f0_rx_packets_phy: 44193
enp130s0f1_rx_packets_phy: 72120
enp4s0f0_rx_packets_phy: 63711
enp4s0f1_rx_packets_phy: 51300
Total_rx_packets_phy: 231324


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.43        Core1: 34.93        
Core2: 18.47        Core3: 35.68        
Core4: 25.57        Core5: 34.55        
Core6: 22.66        Core7: 37.16        
Core8: 21.62        Core9: 22.74        
Core10: 20.71        Core11: 35.40        
Core12: 24.83        Core13: 37.17        
Core14: 25.12        Core15: 36.64        
Core16: 25.03        Core17: 37.69        
Core18: 23.56        Core19: 36.26        
Core20: 21.39        Core21: 37.64        
Core22: 25.64        Core23: 38.13        
Core24: 24.86        Core25: 38.95        
Core26: 26.43        Core27: 37.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.87
Socket1: 36.29
DDR read Latency(ns)
Socket0: 38176.63
Socket1: 156.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.56        Core1: 34.74        
Core2: 26.03        Core3: 35.76        
Core4: 27.00        Core5: 34.59        
Core6: 25.07        Core7: 38.04        
Core8: 25.61        Core9: 21.82        
Core10: 25.59        Core11: 35.43        
Core12: 25.96        Core13: 37.38        
Core14: 27.24        Core15: 37.32        
Core16: 26.81        Core17: 37.69        
Core18: 24.04        Core19: 36.60        
Core20: 25.96        Core21: 38.22        
Core22: 26.14        Core23: 38.25        
Core24: 24.86        Core25: 39.09        
Core26: 27.20        Core27: 37.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.31
Socket1: 36.45
DDR read Latency(ns)
Socket0: 38382.50
Socket1: 156.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 34.55        
Core2: 27.63        Core3: 35.41        
Core4: 26.81        Core5: 34.53        
Core6: 26.93        Core7: 37.71        
Core8: 26.22        Core9: 23.01        
Core10: 26.26        Core11: 35.00        
Core12: 26.21        Core13: 37.25        
Core14: 25.35        Core15: 36.21        
Core16: 24.76        Core17: 37.75        
Core18: 26.54        Core19: 36.40        
Core20: 27.37        Core21: 38.25        
Core22: 26.07        Core23: 38.14        
Core24: 25.15        Core25: 39.30        
Core26: 26.95        Core27: 38.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.66
Socket1: 36.31
DDR read Latency(ns)
Socket0: 39220.17
Socket1: 157.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.35        Core1: 34.66        
Core2: 25.45        Core3: 35.94        
Core4: 26.33        Core5: 34.47        
Core6: 25.42        Core7: 37.75        
Core8: 24.78        Core9: 22.48        
Core10: 26.41        Core11: 35.52        
Core12: 26.09        Core13: 37.07        
Core14: 25.88        Core15: 36.73        
Core16: 26.40        Core17: 37.78        
Core18: 25.47        Core19: 36.62        
Core20: 23.89        Core21: 38.33        
Core22: 25.15        Core23: 38.46        
Core24: 25.53        Core25: 38.95        
Core26: 25.35        Core27: 37.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.86
Socket1: 36.41
DDR read Latency(ns)
Socket0: 38547.84
Socket1: 157.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19265
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411777366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411782254; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205968424; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205968424; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205970805; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205970805; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205966801; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205966801; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205971051; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205971051; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005011468; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4268018; Consumed Joules: 260.50; Watts: 43.38; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2362388; Consumed DRAM Joules: 36.14; DRAM Watts: 6.02
S1P0; QPIClocks: 14411887390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411890582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206028460; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206028460; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206028497; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206028497; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206028508; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206028508; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206029201; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206029201; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005468763; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8294123; Consumed Joules: 506.23; Watts: 84.30; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6611642; Consumed DRAM Joules: 101.16; DRAM Watts: 16.85
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c12
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     279 K    956 K    0.71    0.09    0.01    0.02     8232        0       10     70
   1    1     0.18   0.15   1.19    1.20     138 M    166 M    0.17    0.22    0.08    0.09     3976    28821      242     52
   2    0     0.00   0.39   0.00    0.60      14 K     69 K    0.79    0.10    0.00    0.02      896        0        1     68
   3    1     0.23   0.19   1.17    1.20     120 M    148 M    0.19    0.26    0.05    0.07     3472    22428      202     51
   4    0     0.00   0.34   0.00    0.60    3848       35 K    0.89    0.10    0.00    0.02     2744        0        0     69
   5    1     0.17   0.15   1.17    1.20     134 M    162 M    0.17    0.23    0.08    0.09     5600    27488      308     52
   6    0     0.00   0.39   0.00    0.60    4122       39 K    0.90    0.10    0.00    0.02     1680        0        0     69
   7    1     0.15   0.20   0.73    1.19      73 M     89 M    0.18    0.24    0.05    0.06     2352    14957      171     52
   8    0     0.00   0.36   0.00    0.60    3716       39 K    0.91    0.11    0.00    0.02      280        0        0     68
   9    1     0.18   0.61   0.30    0.75    6076 K     10 M    0.42    0.54    0.00    0.01      504      602       53     52
  10    0     0.00   0.42   0.00    0.60    7762       51 K    0.85    0.16    0.00    0.02      392        0        0     67
  11    1     0.22   0.26   0.86    1.20      80 M     99 M    0.19    0.26    0.04    0.05      336    13686       67     51
  12    0     0.00   0.42   0.00    0.60    6856       46 K    0.85    0.18    0.00    0.02      336        0        0     69
  13    1     0.14   0.19   0.76    1.20      78 M     94 M    0.17    0.24    0.05    0.07     1176    16264       31     50
  14    0     0.00   0.38   0.00    0.60    6956       45 K    0.85    0.15    0.00    0.02      112        0        0     69
  15    1     0.14   0.19   0.73    1.20      73 M     90 M    0.18    0.24    0.05    0.06     1456    12570      135     51
  16    0     0.00   0.38   0.00    0.60    7388       45 K    0.84    0.14    0.00    0.02      168        0        0     69
  17    1     0.06   0.10   0.61    1.17      78 M     92 M    0.15    0.19    0.13    0.15     3472    14332      228     51
  18    0     0.00   0.35   0.00    0.60    4233       41 K    0.90    0.10    0.00    0.02      280        0        0     69
  19    1     0.14   0.19   0.75    1.20      75 M     92 M    0.18    0.23    0.05    0.06     3696    15562       46     52
  20    0     0.00   0.33   0.00    0.60    3249       37 K    0.91    0.11    0.00    0.02      280        0        0     70
  21    1     0.13   0.19   0.71    1.20      71 M     85 M    0.17    0.23    0.05    0.06     2464    14432      135     53
  22    0     0.00   0.36   0.00    0.60    5885       41 K    0.86    0.10    0.00    0.02       56        0        0     70
  23    1     0.15   0.19   0.77    1.20      80 M     97 M    0.18    0.22    0.06    0.07     4480    16403       40     53
  24    0     0.00   0.37   0.00    0.60    8369       55 K    0.85    0.10    0.00    0.02       56        0        0     70
  25    1     0.11   0.16   0.68    1.20      74 M     88 M    0.16    0.21    0.07    0.08      728    13447       21     52
  26    0     0.00   0.36   0.00    0.60    6982       41 K    0.83    0.10    0.00    0.02     2296        0        0     69
  27    1     0.19   0.24   0.78    1.20      77 M     94 M    0.18    0.22    0.04    0.05     2072    13772      228     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     362 K   1548 K    0.77    0.10    0.00    0.02    17808        0       11     61
 SKT    1     0.16   0.20   0.80    1.18    1162 M   1411 M    0.18    0.24    0.05    0.06    35784   224764     1907     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.40    1.18    1163 M   1413 M    0.18    0.24    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  112 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.11 %

 C1 core residency: 15.81 %; C3 core residency: 0.27 %; C6 core residency: 49.82 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  115 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.55     0.51     218.56      30.17         155.53
 SKT   1    193.21    93.85     424.49      84.55         179.62
---------------------------------------------------------------------------------------------------------------
       *    194.76    94.36     643.05     114.72         179.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4cfa
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    73.25 --||-- Mem Ch  0: Reads (MB/s):  9750.22 --|
|--            Writes(MB/s):    24.67 --||--            Writes(MB/s):  4672.34 --|
|-- Mem Ch  1: Reads (MB/s):    63.47 --||-- Mem Ch  1: Reads (MB/s):  9746.04 --|
|--            Writes(MB/s):    20.61 --||--            Writes(MB/s):  4668.08 --|
|-- Mem Ch  2: Reads (MB/s):    69.55 --||-- Mem Ch  2: Reads (MB/s):  9749.43 --|
|--            Writes(MB/s):    24.53 --||--            Writes(MB/s):  4672.48 --|
|-- Mem Ch  3: Reads (MB/s):    67.94 --||-- Mem Ch  3: Reads (MB/s):  9745.66 --|
|--            Writes(MB/s):    20.09 --||--            Writes(MB/s):  4668.99 --|
|-- NODE 0 Mem Read (MB/s) :   274.21 --||-- NODE 1 Mem Read (MB/s) : 38991.36 --|
|-- NODE 0 Mem Write(MB/s) :    89.90 --||-- NODE 1 Mem Write(MB/s) : 18681.89 --|
|-- NODE 0 P. Write (T/s):     124372 --||-- NODE 1 P. Write (T/s):     413233 --|
|-- NODE 0 Memory (MB/s):      364.11 --||-- NODE 1 Memory (MB/s):    57673.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39265.57                --|
            |--                System Write Throughput(MB/s):      18771.79                --|
            |--               System Memory Throughput(MB/s):      58037.35                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4dd2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     139 M        12     869 K   528 K    578 K     0     144  
 1     150 M        12      42 M   353 M    594 K    12    1775 K
-----------------------------------------------------------------------
 *     290 M        24      43 M   354 M   1172 K    12    1776 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 35.45        
Core2: 26.47        Core3: 36.03        
Core4: 27.21        Core5: 36.39        
Core6: 26.17        Core7: 40.85        
Core8: 24.87        Core9: 21.17        
Core10: 24.86        Core11: 40.51        
Core12: 25.16        Core13: 38.57        
Core14: 24.79        Core15: 38.21        
Core16: 27.40        Core17: 38.84        
Core18: 26.61        Core19: 39.03        
Core20: 27.78        Core21: 40.14        
Core22: 25.68        Core23: 39.62        
Core24: 25.27        Core25: 38.32        
Core26: 24.90        Core27: 39.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.70
Socket1: 37.81
DDR read Latency(ns)
Socket0: 43553.73
Socket1: 155.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.19        Core1: 35.39        
Core2: 25.37        Core3: 36.09        
Core4: 27.18        Core5: 35.75        
Core6: 27.15        Core7: 41.25        
Core8: 26.14        Core9: 21.20        
Core10: 25.35        Core11: 40.07        
Core12: 24.62        Core13: 38.55        
Core14: 25.02        Core15: 38.06        
Core16: 26.17        Core17: 39.20        
Core18: 27.07        Core19: 39.30        
Core20: 27.32        Core21: 40.29        
Core22: 26.25        Core23: 39.57        
Core24: 24.39        Core25: 38.65        
Core26: 26.12        Core27: 39.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 37.81
DDR read Latency(ns)
Socket0: 43813.08
Socket1: 157.54
irq_total: 382143.64413357
cpu_total: 32.75
cpu_0: 1.06
cpu_1: 92.35
cpu_2: 0.13
cpu_3: 97.61
cpu_4: 0.07
cpu_5: 98.94
cpu_6: 0.13
cpu_7: 57.05
cpu_8: 0.07
cpu_9: 35.70
cpu_10: 0.13
cpu_11: 60.31
cpu_12: 0.07
cpu_13: 60.04
cpu_14: 0.07
cpu_15: 55.78
cpu_16: 0.07
cpu_17: 54.32
cpu_18: 0.13
cpu_19: 63.63
cpu_20: 0.07
cpu_21: 56.05
cpu_22: 0.07
cpu_23: 63.90
cpu_24: 0.07
cpu_25: 63.03
cpu_26: 0.20
cpu_27: 55.98
enp130s0f0_rx_packets_phy: 41500
enp130s0f1_rx_packets_phy: 40646
enp4s0f0_rx_packets_phy: 36998
enp4s0f1_rx_packets_phy: 58884
Total_rx_packets_phy: 178028
enp130s0f0_tx_bytes_phy: 4773002058
enp130s0f1_tx_bytes_phy: 4742572766
enp4s0f0_tx_bytes_phy: 4349937265
enp4s0f1_tx_bytes_phy: 4473097536
Total_tx_bytes_phy: 18338609625
enp130s0f0_tx_packets: 529277
enp130s0f1_tx_packets: 525895
enp4s0f0_tx_packets: 482361
enp4s0f1_tx_packets: 496034
Total_tx_packets: 2033567
enp130s0f0_tx_bytes: 4770906200
enp130s0f1_tx_bytes: 4740422416
enp4s0f0_tx_bytes: 4347948280
enp4s0f1_tx_bytes: 4471187734
Total_tx_bytes: 18330464630
enp130s0f0_rx_bytes: 2738365
enp130s0f1_rx_bytes: 2666643
enp4s0f0_rx_bytes: 2440399
enp4s0f1_rx_bytes: 3886587
Total_rx_bytes: 11731994
enp130s0f0_rx_packets: 41490
enp130s0f1_rx_packets: 40403
enp4s0f0_rx_packets: 36975
enp4s0f1_rx_packets: 58887
Total_rx_packets: 177755
enp130s0f0_rx_bytes_phy: 2904965
enp130s0f1_rx_bytes_phy: 2843820
enp4s0f0_rx_bytes_phy: 2589791
enp4s0f1_rx_bytes_phy: 4121908
Total_rx_bytes_phy: 12460484
enp130s0f0_tx_packets_phy: 529274
enp130s0f1_tx_packets_phy: 525901
enp4s0f0_tx_packets_phy: 482367
enp4s0f1_tx_packets_phy: 496026
Total_tx_packets_phy: 2033568


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.70        Core1: 35.48        
Core2: 20.46        Core3: 36.18        
Core4: 22.09        Core5: 35.87        
Core6: 26.63        Core7: 40.82        
Core8: 25.76        Core9: 21.00        
Core10: 20.63        Core11: 39.80        
Core12: 26.49        Core13: 38.44        
Core14: 24.37        Core15: 38.35        
Core16: 24.57        Core17: 38.51        
Core18: 25.83        Core19: 39.25        
Core20: 24.84        Core21: 39.80        
Core22: 25.99        Core23: 39.01        
Core24: 25.20        Core25: 38.41        
Core26: 22.61        Core27: 40.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.99
Socket1: 37.69
DDR read Latency(ns)
Socket0: 41262.63
Socket1: 156.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.79        Core1: 35.44        
Core2: 27.11        Core3: 35.81        
Core4: 24.78        Core5: 36.18        
Core6: 25.80        Core7: 41.20        
Core8: 27.42        Core9: 21.28        
Core10: 24.92        Core11: 40.38        
Core12: 25.07        Core13: 39.05        
Core14: 25.21        Core15: 37.94        
Core16: 26.43        Core17: 39.08        
Core18: 27.04        Core19: 39.61        
Core20: 25.43        Core21: 40.33        
Core22: 28.05        Core23: 39.38        
Core24: 26.40        Core25: 38.60        
Core26: 26.19        Core27: 40.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.55
Socket1: 37.89
DDR read Latency(ns)
Socket0: 43110.43
Socket1: 157.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.23        Core1: 35.65        
Core2: 26.20        Core3: 35.93        
Core4: 25.92        Core5: 36.53        
Core6: 24.70        Core7: 41.35        
Core8: 26.77        Core9: 21.28        
Core10: 24.82        Core11: 40.30        
Core12: 24.98        Core13: 38.61        
Core14: 24.82        Core15: 37.62        
Core16: 24.53        Core17: 39.18        
Core18: 26.19        Core19: 39.01        
Core20: 25.38        Core21: 40.10        
Core22: 24.76        Core23: 39.00        
Core24: 23.80        Core25: 39.21        
Core26: 25.38        Core27: 39.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.76
Socket1: 37.87
DDR read Latency(ns)
Socket0: 43783.89
Socket1: 156.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.82        Core1: 35.62        
Core2: 25.99        Core3: 36.00        
Core4: 24.77        Core5: 35.50        
Core6: 24.84        Core7: 41.06        
Core8: 24.09        Core9: 21.29        
Core10: 25.70        Core11: 40.25        
Core12: 24.31        Core13: 37.85        
Core14: 24.77        Core15: 38.14        
Core16: 25.43        Core17: 39.40        
Core18: 24.60        Core19: 39.00        
Core20: 24.98        Core21: 40.02        
Core22: 26.47        Core23: 39.84        
Core24: 27.88        Core25: 38.51        
Core26: 25.75        Core27: 40.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.51
Socket1: 37.77
DDR read Latency(ns)
Socket0: 43610.27
Socket1: 157.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20339
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411914070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411918582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206024951; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206024951; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206029884; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206029884; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206034156; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206034156; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206038238; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206038238; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005064837; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4263035; Consumed Joules: 260.20; Watts: 43.33; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2347528; Consumed DRAM Joules: 35.92; DRAM Watts: 5.98
S1P0; QPIClocks: 14412015530; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412018954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206090596; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206090596; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206090541; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206090541; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206090593; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206090593; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206090575; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206090575; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006281015; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8343689; Consumed Joules: 509.26; Watts: 84.81; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6619896; Consumed DRAM Joules: 101.28; DRAM Watts: 16.87
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5044
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.60     277 K    960 K    0.71    0.09    0.01    0.02     8176        0       10     69
   1    1     0.10   0.09   1.11    1.20     140 M    165 M    0.15    0.20    0.14    0.16     5936    29207      153     51
   2    0     0.00   0.39   0.00    0.60    8621       48 K    0.82    0.12    0.00    0.02     1176        1        0     68
   3    1     0.22   0.18   1.18    1.20     120 M    148 M    0.19    0.25    0.06    0.07     6104    22232      202     51
   4    0     0.00   0.36   0.00    0.60    7411       60 K    0.88    0.12    0.00    0.02     1680        0        0     70
   5    1     0.16   0.14   1.19    1.20     138 M    166 M    0.17    0.21    0.08    0.10     6048    28331       58     52
   6    0     0.00   0.44   0.00    0.60    6453       52 K    0.88    0.14    0.00    0.02     4424        0        0     69
   7    1     0.10   0.15   0.71    1.20      76 M     90 M    0.16    0.20    0.07    0.09     2856    15704      178     52
   8    0     0.00   0.39   0.00    0.60    5178       47 K    0.89    0.18    0.00    0.01      392        0        0     69
   9    1     0.26   0.61   0.42    0.89    8884 K     15 M    0.44    0.56    0.00    0.01      224      765       97     52
  10    0     0.00   0.56   0.00    0.60      30 K     79 K    0.61    0.16    0.01    0.01     1736        0        1     67
  11    1     0.13   0.17   0.75    1.20      77 M     93 M    0.17    0.21    0.06    0.07     1512    13381       40     51
  12    0     0.00   0.38   0.00    0.60    7990       51 K    0.84    0.16    0.00    0.02      112        0        0     69
  13    1     0.14   0.19   0.77    1.20      76 M     92 M    0.17    0.24    0.05    0.06     3864    14916       38     51
  14    0     0.00   0.37   0.00    0.60    7686       51 K    0.85    0.16    0.00    0.02       56        0        0     69
  15    1     0.12   0.18   0.68    1.20      67 M     81 M    0.17    0.24    0.06    0.07      112    11640      194     51
  16    0     0.00   0.32   0.00    0.60    6261       44 K    0.86    0.15    0.00    0.02     1232        0        0     69
  17    1     0.09   0.13   0.66    1.20      75 M     91 M    0.17    0.19    0.09    0.10     2464    13561       99     51
  18    0     0.00   0.35   0.00    0.60    4441       37 K    0.88    0.11    0.00    0.02      224        0        1     70
  19    1     0.16   0.20   0.80    1.20      77 M     95 M    0.18    0.23    0.05    0.06     1064    14836      142     52
  20    0     0.00   0.33   0.00    0.60    6189       37 K    0.84    0.11    0.00    0.02      224        0        0     69
  21    1     0.13   0.18   0.71    1.20      69 M     82 M    0.17    0.23    0.05    0.06     1680    13611      135     52
  22    0     0.00   0.33   0.00    0.60    5069       39 K    0.87    0.11    0.00    0.02      112        0        0     70
  23    1     0.16   0.20   0.79    1.20      77 M     93 M    0.18    0.23    0.05    0.06     2688    14886      109     53
  24    0     0.00   0.33   0.00    0.60    5787       40 K    0.86    0.10    0.00    0.02      112        0        0     70
  25    1     0.17   0.21   0.77    1.20      74 M     91 M    0.18    0.23    0.04    0.05      448    13233       48     52
  26    0     0.00   0.33   0.00    0.60    6126       41 K    0.85    0.10    0.00    0.02     1568        0        0     70
  27    1     0.10   0.15   0.69    1.20      75 M     89 M    0.16    0.21    0.07    0.09     1120    13259       26     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     385 K   1592 K    0.76    0.11    0.00    0.02    21224        1       11     60
 SKT    1     0.15   0.18   0.80    1.18    1155 M   1399 M    0.17    0.23    0.06    0.07    36120   219562     1519     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.18   0.40    1.18    1155 M   1400 M    0.17    0.23    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  112 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.99 %

 C1 core residency: 17.05 %; C3 core residency: 0.28 %; C6 core residency: 48.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.57 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       39 G     39 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  115 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.35     0.44     218.45      29.90         160.61
 SKT   1    195.48    93.55     427.07      84.54         183.63
---------------------------------------------------------------------------------------------------------------
       *    196.83    93.99     645.53     114.43         183.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 512d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    83.47 --||-- Mem Ch  0: Reads (MB/s):  9732.53 --|
|--            Writes(MB/s):    25.65 --||--            Writes(MB/s):  4706.25 --|
|-- Mem Ch  1: Reads (MB/s):    75.19 --||-- Mem Ch  1: Reads (MB/s):  9729.76 --|
|--            Writes(MB/s):    21.86 --||--            Writes(MB/s):  4701.87 --|
|-- Mem Ch  2: Reads (MB/s):    79.44 --||-- Mem Ch  2: Reads (MB/s):  9732.99 --|
|--            Writes(MB/s):    25.62 --||--            Writes(MB/s):  4707.03 --|
|-- Mem Ch  3: Reads (MB/s):    78.62 --||-- Mem Ch  3: Reads (MB/s):  9730.49 --|
|--            Writes(MB/s):    21.69 --||--            Writes(MB/s):  4703.63 --|
|-- NODE 0 Mem Read (MB/s) :   316.72 --||-- NODE 1 Mem Read (MB/s) : 38925.77 --|
|-- NODE 0 Mem Write(MB/s) :    94.82 --||-- NODE 1 Mem Write(MB/s) : 18818.78 --|
|-- NODE 0 P. Write (T/s):     124365 --||-- NODE 1 P. Write (T/s):     413382 --|
|-- NODE 0 Memory (MB/s):      411.55 --||-- NODE 1 Memory (MB/s):    57744.55 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39242.49                --|
            |--                System Write Throughput(MB/s):      18913.60                --|
            |--               System Memory Throughput(MB/s):      58156.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5202
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     140 M        24     811 K   449 K    599 K     0     108  
 1     152 M        24      43 M   360 M    605 K     0    1811 K
-----------------------------------------------------------------------
 *     292 M        48      44 M   360 M   1205 K     0    1811 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.30        Core1: 35.22        
Core2: 26.36        Core3: 36.02        
Core4: 29.35        Core5: 34.91        
Core6: 26.48        Core7: 38.22        
Core8: 24.39        Core9: 21.63        
Core10: 26.26        Core11: 37.49        
Core12: 24.42        Core13: 37.57        
Core14: 26.21        Core15: 38.51        
Core16: 25.02        Core17: 37.93        
Core18: 25.38        Core19: 38.97        
Core20: 27.25        Core21: 38.24        
Core22: 26.19        Core23: 39.13        
Core24: 26.99        Core25: 39.00        
Core26: 27.57        Core27: 38.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.09
Socket1: 37.15
DDR read Latency(ns)
Socket0: 37230.62
Socket1: 155.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.17        Core1: 35.02        
Core2: 27.27        Core3: 35.73        
Core4: 28.42        Core5: 35.51        
Core6: 27.16        Core7: 38.71        
Core8: 27.52        Core9: 21.65        
Core10: 27.88        Core11: 37.34        
Core12: 27.86        Core13: 37.43        
Core14: 28.01        Core15: 38.66        
Core16: 25.84        Core17: 38.90        
Core18: 27.72        Core19: 39.45        
Core20: 28.93        Core21: 38.74        
Core22: 28.07        Core23: 39.37        
Core24: 29.13        Core25: 39.78        
Core26: 25.27        Core27: 38.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 37.38
DDR read Latency(ns)
Socket0: 38000.39
Socket1: 156.45
irq_total: 377636.34517397
cpu_total: 32.62
cpu_0: 0.86
cpu_1: 92.42
cpu_2: 0.13
cpu_3: 93.42
cpu_4: 0.07
cpu_5: 98.40
cpu_6: 0.13
cpu_7: 70.01
cpu_8: 0.13
cpu_9: 24.27
cpu_10: 0.13
cpu_11: 53.46
cpu_12: 0.07
cpu_13: 64.83
cpu_14: 0.00
cpu_15: 65.16
cpu_16: 0.07
cpu_17: 50.33
cpu_18: 0.07
cpu_19: 58.84
cpu_20: 0.07
cpu_21: 59.31
cpu_22: 0.07
cpu_23: 54.39
cpu_24: 0.07
cpu_25: 58.84
cpu_26: 0.07
cpu_27: 67.82
enp130s0f0_rx_bytes: 2658505
enp130s0f1_rx_bytes: 2688026
enp4s0f0_rx_bytes: 3225643
enp4s0f1_rx_bytes: 3166155
Total_rx_bytes: 11738329
enp130s0f0_rx_packets_phy: 40284
enp130s0f1_rx_packets_phy: 40905
enp4s0f0_rx_packets_phy: 48890
enp4s0f1_rx_packets_phy: 47973
Total_rx_packets_phy: 178052
enp130s0f0_rx_bytes_phy: 2819910
enp130s0f1_rx_bytes_phy: 2862290
enp4s0f0_rx_bytes_phy: 3422269
enp4s0f1_rx_bytes_phy: 3358161
Total_rx_bytes_phy: 12462630
enp130s0f0_tx_bytes_phy: 4812304750
enp130s0f1_tx_bytes_phy: 4788664567
enp4s0f0_tx_bytes_phy: 4378528515
enp4s0f1_tx_bytes_phy: 4489669585
Total_tx_bytes_phy: 18469167417
enp130s0f0_tx_packets_phy: 533633
enp130s0f1_tx_packets_phy: 531017
enp4s0f0_tx_packets_phy: 485532
enp4s0f1_tx_packets_phy: 497858
Total_tx_packets_phy: 2048040
enp130s0f0_tx_packets: 533634
enp130s0f1_tx_packets: 531019
enp4s0f0_tx_packets: 485525
enp4s0f1_tx_packets: 497859
Total_tx_packets: 2048037
enp130s0f0_tx_bytes: 4810177212
enp130s0f1_tx_bytes: 4786562044
enp4s0f0_tx_bytes: 4376521706
enp4s0f1_tx_bytes: 4487681588
Total_tx_bytes: 18460942550
enp130s0f0_rx_packets: 40280
enp130s0f1_rx_packets: 40727
enp4s0f0_rx_packets: 48873
enp4s0f1_rx_packets: 47972
Total_rx_packets: 177852


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.95        Core1: 35.12        
Core2: 28.18        Core3: 35.80        
Core4: 28.83        Core5: 35.75        
Core6: 22.34        Core7: 38.73        
Core8: 19.78        Core9: 21.12        
Core10: 19.79        Core11: 36.79        
Core12: 14.59        Core13: 37.67        
Core14: 26.23        Core15: 38.54        
Core16: 28.15        Core17: 38.75        
Core18: 27.72        Core19: 39.57        
Core20: 27.76        Core21: 38.57        
Core22: 27.57        Core23: 39.51        
Core24: 27.38        Core25: 39.36        
Core26: 26.54        Core27: 38.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.13
Socket1: 37.36
DDR read Latency(ns)
Socket0: 37386.41
Socket1: 155.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.88        Core1: 35.23        
Core2: 26.78        Core3: 36.45        
Core4: 28.62        Core5: 35.66        
Core6: 25.48        Core7: 38.13        
Core8: 26.78        Core9: 21.45        
Core10: 26.65        Core11: 37.46        
Core12: 27.42        Core13: 37.75        
Core14: 28.06        Core15: 38.26        
Core16: 26.30        Core17: 38.99        
Core18: 28.34        Core19: 39.27        
Core20: 27.86        Core21: 38.49        
Core22: 27.99        Core23: 39.10        
Core24: 29.85        Core25: 39.34        
Core26: 28.75        Core27: 38.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.39
Socket1: 37.41
DDR read Latency(ns)
Socket0: 37892.10
Socket1: 155.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.40        Core1: 35.27        
Core2: 26.50        Core3: 35.98        
Core4: 27.72        Core5: 35.43        
Core6: 25.98        Core7: 38.61        
Core8: 26.67        Core9: 22.06        
Core10: 26.05        Core11: 37.88        
Core12: 24.50        Core13: 37.42        
Core14: 27.69        Core15: 38.52        
Core16: 26.72        Core17: 39.10        
Core18: 25.56        Core19: 39.51        
Core20: 27.35        Core21: 38.37        
Core22: 27.23        Core23: 39.52        
Core24: 28.25        Core25: 40.02        
Core26: 26.56        Core27: 38.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.29
Socket1: 37.46
DDR read Latency(ns)
Socket0: 37721.12
Socket1: 155.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 35.22        
Core2: 28.28        Core3: 36.16        
Core4: 28.33        Core5: 35.26        
Core6: 25.93        Core7: 38.31        
Core8: 26.42        Core9: 21.74        
Core10: 28.29        Core11: 38.19        
Core12: 26.39        Core13: 37.45        
Core14: 26.70        Core15: 38.11        
Core16: 24.80        Core17: 38.27        
Core18: 25.76        Core19: 38.80        
Core20: 26.21        Core21: 38.79        
Core22: 26.07        Core23: 38.54        
Core24: 28.41        Core25: 38.54        
Core26: 26.60        Core27: 38.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.02
Socket1: 37.22
DDR read Latency(ns)
Socket0: 37377.40
Socket1: 155.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21410
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410229742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410233058; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205178587; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205178587; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205183614; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205183614; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205188360; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205188360; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205193044; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205193044; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004332950; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4265929; Consumed Joules: 260.37; Watts: 43.36; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2356466; Consumed DRAM Joules: 36.05; DRAM Watts: 6.00
S1P0; QPIClocks: 14410244766; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410247086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205205795; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205205795; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205205804; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205205804; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205206024; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205206024; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205206031; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205206031; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005811473; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8271059; Consumed Joules: 504.83; Watts: 84.07; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6631566; Consumed DRAM Joules: 101.46; DRAM Watts: 16.90
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5474
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     251 K    855 K    0.71    0.08    0.01    0.02     8456        1       10     69
   1    1     0.10   0.09   1.11    1.20     141 M    166 M    0.15    0.20    0.14    0.16     5208    29157       94     51
   2    0     0.00   0.40   0.00    0.60      13 K     63 K    0.79    0.09    0.00    0.02      560        0        0     68
   3    1     0.17   0.15   1.13    1.20     125 M    150 M    0.17    0.25    0.08    0.09     4424    24814      191     52
   4    0     0.00   0.32   0.00    0.60    7650       43 K    0.82    0.11    0.00    0.02     2632        0        1     69
   5    1     0.17   0.15   1.18    1.20     134 M    162 M    0.17    0.22    0.08    0.09     4144    27418       84     52
   6    0     0.00   0.40   0.00    0.60    7010       43 K    0.84    0.15    0.00    0.02     2688        1        0     68
   7    1     0.20   0.23   0.86    1.20      81 M    100 M    0.20    0.23    0.04    0.05     2520    16545      345     52
   8    0     0.00   0.60   0.00    0.60      38 K     83 K    0.54    0.18    0.01    0.01     2016        1        1     68
   9    1     0.16   0.61   0.27    0.69    4411 K   7482 K    0.41    0.58    0.00    0.00       56      360       88     53
  10    0     0.00   0.41   0.00    0.60    6658       52 K    0.87    0.21    0.00    0.01     1456        1        0     67
  11    1     0.12   0.19   0.66    1.18      66 M     80 M    0.17    0.23    0.05    0.07     2800    11702      264     51
  12    0     0.00   0.42   0.00    0.60    7046       45 K    0.85    0.21    0.00    0.02      280        1        0     69
  13    1     0.17   0.21   0.82    1.20      79 M     96 M    0.18    0.25    0.05    0.06     3808    15939       43     51
  14    0     0.00   0.34   0.00    0.60    5620       36 K    0.84    0.18    0.00    0.02      784        0        0     69
  15    1     0.17   0.21   0.81    1.20      78 M     97 M    0.19    0.23    0.05    0.06     2352    13242      167     51
  16    0     0.00   0.35   0.00    0.60    6771       36 K    0.81    0.15    0.00    0.02      448        0        0     69
  17    1     0.06   0.09   0.59    1.15      77 M     90 M    0.14    0.19    0.14    0.16     3024    14538      302     51
  18    0     0.00   0.40   0.00    0.60    5044       48 K    0.90    0.18    0.00    0.02      336        0        0     70
  19    1     0.12   0.16   0.73    1.20      77 M     92 M    0.16    0.21    0.06    0.08     3416    15371       48     53
  20    0     0.00   0.42   0.00    0.60    8372       48 K    0.83    0.15    0.00    0.02      280        0        0     69
  21    1     0.17   0.22   0.76    1.20      71 M     86 M    0.17    0.25    0.04    0.05     2520    13151      147     53
  22    0     0.00   0.40   0.00    0.60    7094       48 K    0.85    0.13    0.00    0.02        0        0        0     70
  23    1     0.10   0.14   0.68    1.20      75 M     89 M    0.16    0.21    0.08    0.09     2240    15768       62     53
  24    0     0.00   0.35   0.00    0.60    6597       37 K    0.82    0.12    0.00    0.02      224        0        0     70
  25    1     0.16   0.21   0.74    1.20      72 M     88 M    0.18    0.22    0.05    0.06     2240    12956       29     52
  26    0     0.00   0.35   0.00    0.60    5570       34 K    0.84    0.10    0.00    0.02     1344        0        0     69
  27    1     0.20   0.23   0.85    1.20      79 M     99 M    0.20    0.24    0.04    0.05     1064    13655      203     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     377 K   1476 K    0.74    0.11    0.01    0.02    21504        5        9     60
 SKT    1     0.15   0.18   0.80    1.18    1164 M   1408 M    0.17    0.23    0.06    0.07    39816   224616     2067     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.18   0.40    1.17    1164 M   1409 M    0.17    0.23    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  112 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.08 %

 C1 core residency: 15.73 %; C3 core residency: 0.08 %; C6 core residency: 50.11 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.62 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       39 G     39 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  115 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.58     0.48     218.93      30.19         163.39
 SKT   1    195.18    94.41     423.67      84.86         182.25
---------------------------------------------------------------------------------------------------------------
       *    196.76    94.89     642.60     115.05         182.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
