
*** Running vivado
    with args -log Setup_CPU_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Setup_CPU_0_2.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Aug  8 20:51:41 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Setup_CPU_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 531.301 ; gain = 201.555
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'y:/C++/Uni-CPU/ip_repo/PL_DDR_RW_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top Setup_CPU_0_2 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4944
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1419.855 ; gain = 446.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Setup_CPU_0_2' [y:/C++/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_CPU_0_2/synth/Setup_CPU_0_2.vhd:76]
INFO: [Synth 8-3491] module 'CPU' declared at 'Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:6' bound to instance 'U0' of component 'CPU' [y:/C++/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_CPU_0_2/synth/Setup_CPU_0_2.vhd:115]
INFO: [Synth 8-638] synthesizing module 'CPU' [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/Clock Divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (0#1) [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/Clock Divider.vhd:12]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:413]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:444]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:473]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:514]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:542]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:579]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:620]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:648]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:699]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:739]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:765]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:794]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:835]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:863]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:895]
INFO: [Synth 8-226] default block is never used [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:915]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'CPU' (0#1) [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Setup_CPU_0_2' (0#1) [y:/C++/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/ip/Setup_CPU_0_2/synth/Setup_CPU_0_2.vhd:76]
WARNING: [Synth 8-7129] Port data_in[31] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[30] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[29] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[28] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[26] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[25] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[24] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[23] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[22] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[21] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[20] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[19] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[18] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[17] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[16] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[15] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[11] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[10] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_err in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_done in module CPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1543.129 ; gain = 570.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1543.129 ; gain = 570.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1543.129 ; gain = 570.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1543.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1624.672 ; gain = 0.258
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:103]
WARNING: [Synth 8-327] inferring latch for variable 'mem_write_reg' [Y:/C++/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd:109]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 12    
	   2 Input   64 Bit        Muxes := 4     
	   8 Input   64 Bit        Muxes := 3     
	   5 Input   64 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 2     
	   4 Input   13 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	  15 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 6     
	   5 Input    5 Bit        Muxes := 2     
	  11 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 49    
	   4 Input    1 Bit        Muxes := 44    
	  15 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 13    
	   8 Input    1 Bit        Muxes := 6     
	  11 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data_in[31] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[30] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[29] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[28] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[26] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[25] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[24] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[23] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[22] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[21] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[20] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[19] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[18] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[17] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[16] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[15] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[11] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[10] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[7] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[6] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[5] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[4] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[3] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[2] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[1] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_err in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_done in module CPU is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (data_out_reg[31]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    67|
|2     |LUT1   |     3|
|3     |LUT2   |   106|
|4     |LUT3   |    32|
|5     |LUT4   |   192|
|6     |LUT5   |   281|
|7     |LUT6   |   854|
|8     |MUXF7  |     5|
|9     |FDCE   |   442|
|10    |FDPE   |     1|
|11    |FDRE   |   144|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1624.672 ; gain = 651.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1624.672 ; gain = 570.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1624.672 ; gain = 651.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1624.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Setup_CPU_0_2' is not ideal for floorplanning, since the cellview 'CPU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1624.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e5316b57
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1624.672 ; gain = 1080.137
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1624.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Y:/C++/Uni-CPU/CPURev2/CPURev2.runs/Setup_CPU_0_2_synth_1/Setup_CPU_0_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Setup_CPU_0_2_utilization_synth.rpt -pb Setup_CPU_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  8 20:52:19 2024...
