Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 74ef42fb813746c997979e8e9bb42675 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot seq_detector_behav xil_defaultlib.seq_detector -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behav of entity xil_defaultlib.seq_detector
Built simulation snapshot seq_detector_behav
