#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 21 20:33:34 2023
# Process ID: 3773686
# Current directory: /doc/wxy/2023_7_21/fuzz_6/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/wxy/2023_7_21/fuzz_6/vivado/vivado.log
# Journal file: /doc/wxy/2023_7_21/fuzz_6/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 5180.060 MHz, CPU Physical cores: 10, Host memory: 134955 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3773739
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 12942 ; free virtual = 126339
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module4' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:361]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module13' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:439]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module13' (0#1) [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:439]
WARNING: [Synth 8-689] width (21) of port connection 'wire16' does not match port width (16) of module 'module13' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:394]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (68) of module 'module13' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:394]
WARNING: [Synth 8-689] width (19) of port connection 'wire17' does not match port width (10) of module 'module13' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:394]
INFO: [Synth 8-6157] synthesizing module 'module26' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:406]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module26' (0#1) [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:406]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (76) of module 'module26' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:395]
WARNING: [Synth 8-689] width (20) of port connection 'wire31' does not match port width (11) of module 'module26' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:395]
WARNING: [Synth 8-689] width (18) of port connection 'wire30' does not match port width (5) of module 'module26' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:395]
WARNING: [Synth 8-689] width (12) of port connection 'wire29' does not match port width (8) of module 'module26' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:395]
INFO: [Synth 8-6155] done synthesizing module 'module4' (0#1) [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:361]
WARNING: [Synth 8-689] width (21) of port connection 'wire5' does not match port width (12) of module 'module4' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:99]
WARNING: [Synth 8-689] width (20) of port connection 'wire8' does not match port width (8) of module 'module4' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:99]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (140) of module 'module4' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:99]
INFO: [Synth 8-6157] synthesizing module 'module80' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:296]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module95' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:618]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module95' (0#1) [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:618]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (829) of module 'module95' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:353]
WARNING: [Synth 8-689] width (21) of port connection 'wire97' does not match port width (3) of module 'module95' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:353]
WARNING: [Synth 8-689] width (12) of port connection 'wire98' does not match port width (3) of module 'module95' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:353]
WARNING: [Synth 8-689] width (18) of port connection 'wire96' does not match port width (16) of module 'module95' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:353]
INFO: [Synth 8-6157] synthesizing module 'module177' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:467]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module177' (0#1) [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:467]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (304) of module 'module177' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:355]
WARNING: [Synth 8-689] width (7) of port connection 'wire180' does not match port width (6) of module 'module177' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:355]
WARNING: [Synth 8-689] width (8) of port connection 'wire179' does not match port width (4) of module 'module177' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:355]
WARNING: [Synth 8-689] width (13) of port connection 'wire178' does not match port width (11) of module 'module177' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:355]
INFO: [Synth 8-6155] done synthesizing module 'module80' (0#1) [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:296]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (163) of module 'module80' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:256]
WARNING: [Synth 8-689] width (18) of port connection 'wire81' does not match port width (13) of module 'module80' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:256]
WARNING: [Synth 8-689] width (22) of port connection 'wire82' does not match port width (8) of module 'module80' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:256]
WARNING: [Synth 8-689] width (21) of port connection 'wire83' does not match port width (11) of module 'module80' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:256]
WARNING: [Synth 8-689] width (17) of port connection 'wire84' does not match port width (7) of module 'module80' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:256]
WARNING: [Synth 8-689] width (3) of port connection 'y' does not match port width (68) of module 'module13' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:258]
WARNING: [Synth 8-689] width (22) of port connection 'wire18' does not match port width (20) of module 'module13' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:258]
WARNING: [Synth 8-689] width (20) of port connection 'wire16' does not match port width (16) of module 'module13' [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:258]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg169_reg was removed.  [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:703]
WARNING: [Synth 8-6014] Unused sequential element reg170_reg was removed.  [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:702]
WARNING: [Synth 8-6014] Unused sequential element reg171_reg was removed.  [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:701]
WARNING: [Synth 8-6014] Unused sequential element reg172_reg was removed.  [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:700]
WARNING: [Synth 8-6014] Unused sequential element reg225_reg was removed.  [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:55]
WARNING: [Synth 8-6014] Unused sequential element reg226_reg was removed.  [/doc/wxy/2023_7_21/fuzz_6/vivado/rtl.v:54]
WARNING: [Synth 8-3917] design top has port y[506] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[505] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[487] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[486] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[485] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[484] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[483] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[482] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[481] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[480] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[479] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[478] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[477] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[476] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[457] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[456] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[455] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[454] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[366] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[365] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[364] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[363] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[362] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[361] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[360] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[218] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[217] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[216] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[215] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[214] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[213] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[212] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[211] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[210] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[209] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[208] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[204] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[203] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[202] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[201] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[200] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[199] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[198] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[197] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[196] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[195] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[194] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[193] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[192] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[191] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[189] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[188] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[187] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[186] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[185] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[184] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[183] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[182] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[181] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[180] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[179] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[178] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[177] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[176] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[175] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[174] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[173] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[172] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[73] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[72] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[71] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[70] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[69] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[68] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[67] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[66] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[65] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[64] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[63] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[61] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[60] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[59] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[58] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[57] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[56] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[55] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[54] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[53] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[52] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[51] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[50] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[25] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[24] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[23] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[22] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[21] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port clk[0] in module module26 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 14024 ; free virtual = 127422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 14024 ; free virtual = 127422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 14024 ; free virtual = 127422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13958 ; free virtual = 127357
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     41 Bit         XORs := 1     
	   2 Input     22 Bit         XORs := 1     
	   2 Input     21 Bit         XORs := 4     
	   2 Input     20 Bit         XORs := 1     
	   2 Input     19 Bit         XORs := 2     
	   2 Input     18 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 6     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 3     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 3     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	               22 Bit    Wide XORs := 1     
	               21 Bit    Wide XORs := 3     
	               20 Bit    Wide XORs := 1     
	               19 Bit    Wide XORs := 1     
	               18 Bit    Wide XORs := 2     
	               16 Bit    Wide XORs := 2     
	               15 Bit    Wide XORs := 1     
	               14 Bit    Wide XORs := 1     
	               13 Bit    Wide XORs := 1     
	               12 Bit    Wide XORs := 4     
	               11 Bit    Wide XORs := 1     
	                9 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 3     
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 1     
	                1 Bit    Wide XORs := 3     
+---Registers : 
	               22 Bit    Registers := 6     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	               1x21  Multipliers := 1     
	               1x16  Multipliers := 2     
	               8x16  Multipliers := 1     
	              10x16  Multipliers := 1     
	              10x11  Multipliers := 1     
	              10x10  Multipliers := 2     
	               1x10  Multipliers := 1     
	                1x1  Multipliers := 1     
+---Muxes : 
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 4     
	   3 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 12    
	   3 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 16    
	   2 Input   19 Bit        Muxes := 7     
	   2 Input   18 Bit        Muxes := 7     
	   2 Input   17 Bit        Muxes := 15    
	   2 Input   16 Bit        Muxes := 23    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 10    
	   2 Input   14 Bit        Muxes := 9     
	   2 Input   13 Bit        Muxes := 14    
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 7     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 24    
	   3 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 21    
	   2 Input    8 Bit        Muxes := 15    
	   2 Input    7 Bit        Muxes := 14    
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    5 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 15    
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port y[506] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[505] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[487] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port clk[0] in module module26 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13718 ; free virtual = 127122
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13720 ; free virtual = 127124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13720 ; free virtual = 127124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13717 ; free virtual = 127121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13717 ; free virtual = 127121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13717 ; free virtual = 127121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13717 ; free virtual = 127121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13717 ; free virtual = 127121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13717 ; free virtual = 127121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |    14|
|4     |LUT2   |    70|
|5     |LUT3   |    84|
|6     |LUT4   |    69|
|7     |LUT5   |    47|
|8     |LUT6   |    84|
|9     |FDRE   |   168|
|10    |FDSE   |     6|
|11    |IBUF   |    73|
|12    |OBUF   |   541|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------+------+
|      |Instance       |Module   |Cells |
+------+---------------+---------+------+
|1     |top            |         |  1194|
|2     |  modinst216   |module80 |    17|
|3     |    modinst175 |module95 |    16|
|4     |  modinst219   |module13 |     8|
+------+---------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13717 ; free virtual = 127121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 251 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13727 ; free virtual = 127131
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13727 ; free virtual = 127131
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13817 ; free virtual = 127221
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13745 ; free virtual = 127149
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 216594b6
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13948 ; free virtual = 127352
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:33:53 2023...
OBUF   |   541|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------+------+
|      |Instance       |Module   |Cells |
+------+---------------+---------+------+
|1     |top            |         |  1194|
|2     |  modinst216   |module80 |    17|
|3     |    modinst175 |module95 |    16|
|4     |  modinst219   |module13 |     8|
+------+---------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13717 ; free virtual = 127121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 251 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13727 ; free virtual = 127131
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13727 ; free virtual = 127131
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13817 ; free virtual = 127221
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13745 ; free virtual = 127149
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 216594b6
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13948 ; free virtual = 127352
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:33:53 2023...
