
spudglo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3e8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000264  0800c578  0800c578  0001c578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c7dc  0800c7dc  00020268  2**0
                  CONTENTS
  4 .ARM          00000008  0800c7dc  0800c7dc  0001c7dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7e4  0800c7e4  00020268  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7e4  0800c7e4  0001c7e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c7e8  0800c7e8  0001c7e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000268  20000000  0800c7ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002e9c  20000268  0800ca54  00020268  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003104  0800ca54  00023104  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020298  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026073  00000000  00000000  000202db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005a41  00000000  00000000  0004634e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002048  00000000  00000000  0004bd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000018fe  00000000  00000000  0004ddd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a6fb  00000000  00000000  0004f6d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a85d  00000000  00000000  00079dd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8aa5  00000000  00000000  000a462e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009058  00000000  00000000  0019d0d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  001a612c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000268 	.word	0x20000268
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c560 	.word	0x0800c560

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000026c 	.word	0x2000026c
 80001cc:	0800c560 	.word	0x0800c560

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ac0:	f000 b970 	b.w	8000da4 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9e08      	ldr	r6, [sp, #32]
 8000ae2:	460d      	mov	r5, r1
 8000ae4:	4604      	mov	r4, r0
 8000ae6:	460f      	mov	r7, r1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d14a      	bne.n	8000b82 <__udivmoddi4+0xa6>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4694      	mov	ip, r2
 8000af0:	d965      	bls.n	8000bbe <__udivmoddi4+0xe2>
 8000af2:	fab2 f382 	clz	r3, r2
 8000af6:	b143      	cbz	r3, 8000b0a <__udivmoddi4+0x2e>
 8000af8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000afc:	f1c3 0220 	rsb	r2, r3, #32
 8000b00:	409f      	lsls	r7, r3
 8000b02:	fa20 f202 	lsr.w	r2, r0, r2
 8000b06:	4317      	orrs	r7, r2
 8000b08:	409c      	lsls	r4, r3
 8000b0a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b0e:	fa1f f58c 	uxth.w	r5, ip
 8000b12:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b16:	0c22      	lsrs	r2, r4, #16
 8000b18:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b1c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b20:	fb01 f005 	mul.w	r0, r1, r5
 8000b24:	4290      	cmp	r0, r2
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x62>
 8000b28:	eb1c 0202 	adds.w	r2, ip, r2
 8000b2c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000b30:	f080 811c 	bcs.w	8000d6c <__udivmoddi4+0x290>
 8000b34:	4290      	cmp	r0, r2
 8000b36:	f240 8119 	bls.w	8000d6c <__udivmoddi4+0x290>
 8000b3a:	3902      	subs	r1, #2
 8000b3c:	4462      	add	r2, ip
 8000b3e:	1a12      	subs	r2, r2, r0
 8000b40:	b2a4      	uxth	r4, r4
 8000b42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b4a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b4e:	fb00 f505 	mul.w	r5, r0, r5
 8000b52:	42a5      	cmp	r5, r4
 8000b54:	d90a      	bls.n	8000b6c <__udivmoddi4+0x90>
 8000b56:	eb1c 0404 	adds.w	r4, ip, r4
 8000b5a:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000b5e:	f080 8107 	bcs.w	8000d70 <__udivmoddi4+0x294>
 8000b62:	42a5      	cmp	r5, r4
 8000b64:	f240 8104 	bls.w	8000d70 <__udivmoddi4+0x294>
 8000b68:	4464      	add	r4, ip
 8000b6a:	3802      	subs	r0, #2
 8000b6c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b70:	1b64      	subs	r4, r4, r5
 8000b72:	2100      	movs	r1, #0
 8000b74:	b11e      	cbz	r6, 8000b7e <__udivmoddi4+0xa2>
 8000b76:	40dc      	lsrs	r4, r3
 8000b78:	2300      	movs	r3, #0
 8000b7a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d908      	bls.n	8000b98 <__udivmoddi4+0xbc>
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	f000 80ed 	beq.w	8000d66 <__udivmoddi4+0x28a>
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b92:	4608      	mov	r0, r1
 8000b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b98:	fab3 f183 	clz	r1, r3
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	d149      	bne.n	8000c34 <__udivmoddi4+0x158>
 8000ba0:	42ab      	cmp	r3, r5
 8000ba2:	d302      	bcc.n	8000baa <__udivmoddi4+0xce>
 8000ba4:	4282      	cmp	r2, r0
 8000ba6:	f200 80f8 	bhi.w	8000d9a <__udivmoddi4+0x2be>
 8000baa:	1a84      	subs	r4, r0, r2
 8000bac:	eb65 0203 	sbc.w	r2, r5, r3
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	4617      	mov	r7, r2
 8000bb4:	2e00      	cmp	r6, #0
 8000bb6:	d0e2      	beq.n	8000b7e <__udivmoddi4+0xa2>
 8000bb8:	e9c6 4700 	strd	r4, r7, [r6]
 8000bbc:	e7df      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000bbe:	b902      	cbnz	r2, 8000bc2 <__udivmoddi4+0xe6>
 8000bc0:	deff      	udf	#255	; 0xff
 8000bc2:	fab2 f382 	clz	r3, r2
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f040 8090 	bne.w	8000cec <__udivmoddi4+0x210>
 8000bcc:	1a8a      	subs	r2, r1, r2
 8000bce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bd2:	fa1f fe8c 	uxth.w	lr, ip
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	fbb2 f5f7 	udiv	r5, r2, r7
 8000bdc:	fb07 2015 	mls	r0, r7, r5, r2
 8000be0:	0c22      	lsrs	r2, r4, #16
 8000be2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000be6:	fb0e f005 	mul.w	r0, lr, r5
 8000bea:	4290      	cmp	r0, r2
 8000bec:	d908      	bls.n	8000c00 <__udivmoddi4+0x124>
 8000bee:	eb1c 0202 	adds.w	r2, ip, r2
 8000bf2:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x122>
 8000bf8:	4290      	cmp	r0, r2
 8000bfa:	f200 80cb 	bhi.w	8000d94 <__udivmoddi4+0x2b8>
 8000bfe:	4645      	mov	r5, r8
 8000c00:	1a12      	subs	r2, r2, r0
 8000c02:	b2a4      	uxth	r4, r4
 8000c04:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c08:	fb07 2210 	mls	r2, r7, r0, r2
 8000c0c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c10:	fb0e fe00 	mul.w	lr, lr, r0
 8000c14:	45a6      	cmp	lr, r4
 8000c16:	d908      	bls.n	8000c2a <__udivmoddi4+0x14e>
 8000c18:	eb1c 0404 	adds.w	r4, ip, r4
 8000c1c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c20:	d202      	bcs.n	8000c28 <__udivmoddi4+0x14c>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f200 80bb 	bhi.w	8000d9e <__udivmoddi4+0x2c2>
 8000c28:	4610      	mov	r0, r2
 8000c2a:	eba4 040e 	sub.w	r4, r4, lr
 8000c2e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c32:	e79f      	b.n	8000b74 <__udivmoddi4+0x98>
 8000c34:	f1c1 0720 	rsb	r7, r1, #32
 8000c38:	408b      	lsls	r3, r1
 8000c3a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c3e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c42:	fa05 f401 	lsl.w	r4, r5, r1
 8000c46:	fa20 f307 	lsr.w	r3, r0, r7
 8000c4a:	40fd      	lsrs	r5, r7
 8000c4c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c50:	4323      	orrs	r3, r4
 8000c52:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c56:	fa1f fe8c 	uxth.w	lr, ip
 8000c5a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c5e:	0c1c      	lsrs	r4, r3, #16
 8000c60:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c64:	fb08 f50e 	mul.w	r5, r8, lr
 8000c68:	42a5      	cmp	r5, r4
 8000c6a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c6e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c72:	d90b      	bls.n	8000c8c <__udivmoddi4+0x1b0>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000c7c:	f080 8088 	bcs.w	8000d90 <__udivmoddi4+0x2b4>
 8000c80:	42a5      	cmp	r5, r4
 8000c82:	f240 8085 	bls.w	8000d90 <__udivmoddi4+0x2b4>
 8000c86:	f1a8 0802 	sub.w	r8, r8, #2
 8000c8a:	4464      	add	r4, ip
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	b29d      	uxth	r5, r3
 8000c90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c94:	fb09 4413 	mls	r4, r9, r3, r4
 8000c98:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c9c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ca0:	45a6      	cmp	lr, r4
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x1da>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000cac:	d26c      	bcs.n	8000d88 <__udivmoddi4+0x2ac>
 8000cae:	45a6      	cmp	lr, r4
 8000cb0:	d96a      	bls.n	8000d88 <__udivmoddi4+0x2ac>
 8000cb2:	3b02      	subs	r3, #2
 8000cb4:	4464      	add	r4, ip
 8000cb6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cba:	fba3 9502 	umull	r9, r5, r3, r2
 8000cbe:	eba4 040e 	sub.w	r4, r4, lr
 8000cc2:	42ac      	cmp	r4, r5
 8000cc4:	46c8      	mov	r8, r9
 8000cc6:	46ae      	mov	lr, r5
 8000cc8:	d356      	bcc.n	8000d78 <__udivmoddi4+0x29c>
 8000cca:	d053      	beq.n	8000d74 <__udivmoddi4+0x298>
 8000ccc:	b156      	cbz	r6, 8000ce4 <__udivmoddi4+0x208>
 8000cce:	ebb0 0208 	subs.w	r2, r0, r8
 8000cd2:	eb64 040e 	sbc.w	r4, r4, lr
 8000cd6:	fa04 f707 	lsl.w	r7, r4, r7
 8000cda:	40ca      	lsrs	r2, r1
 8000cdc:	40cc      	lsrs	r4, r1
 8000cde:	4317      	orrs	r7, r2
 8000ce0:	e9c6 7400 	strd	r7, r4, [r6]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cec:	f1c3 0120 	rsb	r1, r3, #32
 8000cf0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf4:	fa20 f201 	lsr.w	r2, r0, r1
 8000cf8:	fa25 f101 	lsr.w	r1, r5, r1
 8000cfc:	409d      	lsls	r5, r3
 8000cfe:	432a      	orrs	r2, r5
 8000d00:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d04:	fa1f fe8c 	uxth.w	lr, ip
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1510 	mls	r5, r7, r0, r1
 8000d10:	0c11      	lsrs	r1, r2, #16
 8000d12:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d16:	fb00 f50e 	mul.w	r5, r0, lr
 8000d1a:	428d      	cmp	r5, r1
 8000d1c:	fa04 f403 	lsl.w	r4, r4, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x258>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000d2a:	d22f      	bcs.n	8000d8c <__udivmoddi4+0x2b0>
 8000d2c:	428d      	cmp	r5, r1
 8000d2e:	d92d      	bls.n	8000d8c <__udivmoddi4+0x2b0>
 8000d30:	3802      	subs	r0, #2
 8000d32:	4461      	add	r1, ip
 8000d34:	1b49      	subs	r1, r1, r5
 8000d36:	b292      	uxth	r2, r2
 8000d38:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d3c:	fb07 1115 	mls	r1, r7, r5, r1
 8000d40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d44:	fb05 f10e 	mul.w	r1, r5, lr
 8000d48:	4291      	cmp	r1, r2
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x282>
 8000d4c:	eb1c 0202 	adds.w	r2, ip, r2
 8000d50:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d54:	d216      	bcs.n	8000d84 <__udivmoddi4+0x2a8>
 8000d56:	4291      	cmp	r1, r2
 8000d58:	d914      	bls.n	8000d84 <__udivmoddi4+0x2a8>
 8000d5a:	3d02      	subs	r5, #2
 8000d5c:	4462      	add	r2, ip
 8000d5e:	1a52      	subs	r2, r2, r1
 8000d60:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d64:	e738      	b.n	8000bd8 <__udivmoddi4+0xfc>
 8000d66:	4631      	mov	r1, r6
 8000d68:	4630      	mov	r0, r6
 8000d6a:	e708      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000d6c:	4639      	mov	r1, r7
 8000d6e:	e6e6      	b.n	8000b3e <__udivmoddi4+0x62>
 8000d70:	4610      	mov	r0, r2
 8000d72:	e6fb      	b.n	8000b6c <__udivmoddi4+0x90>
 8000d74:	4548      	cmp	r0, r9
 8000d76:	d2a9      	bcs.n	8000ccc <__udivmoddi4+0x1f0>
 8000d78:	ebb9 0802 	subs.w	r8, r9, r2
 8000d7c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d80:	3b01      	subs	r3, #1
 8000d82:	e7a3      	b.n	8000ccc <__udivmoddi4+0x1f0>
 8000d84:	4645      	mov	r5, r8
 8000d86:	e7ea      	b.n	8000d5e <__udivmoddi4+0x282>
 8000d88:	462b      	mov	r3, r5
 8000d8a:	e794      	b.n	8000cb6 <__udivmoddi4+0x1da>
 8000d8c:	4640      	mov	r0, r8
 8000d8e:	e7d1      	b.n	8000d34 <__udivmoddi4+0x258>
 8000d90:	46d0      	mov	r8, sl
 8000d92:	e77b      	b.n	8000c8c <__udivmoddi4+0x1b0>
 8000d94:	3d02      	subs	r5, #2
 8000d96:	4462      	add	r2, ip
 8000d98:	e732      	b.n	8000c00 <__udivmoddi4+0x124>
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e70a      	b.n	8000bb4 <__udivmoddi4+0xd8>
 8000d9e:	4464      	add	r4, ip
 8000da0:	3802      	subs	r0, #2
 8000da2:	e742      	b.n	8000c2a <__udivmoddi4+0x14e>

08000da4 <__aeabi_idiv0>:
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <current_monitor_set>:
float g_absolute_max_current_ratio = 0.0f; // DO NOT EXCEED!
//p_current_t gp_current_monitor_strip[NUM_STRIPS];


void current_monitor_set(float value)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	ed87 0a01 	vstr	s0, [r7, #4]
    if (value < g_absolute_max_current_ratio)
 8000db2:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <current_monitor_set+0x3c>)
 8000db4:	edd3 7a00 	vldr	s15, [r3]
 8000db8:	ed97 7a01 	vldr	s14, [r7, #4]
 8000dbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dc4:	d503      	bpl.n	8000dce <current_monitor_set+0x26>
    {
        g_max_current_ratio = value;
 8000dc6:	4a08      	ldr	r2, [pc, #32]	; (8000de8 <current_monitor_set+0x40>)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6013      	str	r3, [r2, #0]
    }
    else
    {
        g_max_current_ratio = g_absolute_max_current_ratio;
    }
}
 8000dcc:	e003      	b.n	8000dd6 <current_monitor_set+0x2e>
        g_max_current_ratio = g_absolute_max_current_ratio;
 8000dce:	4b05      	ldr	r3, [pc, #20]	; (8000de4 <current_monitor_set+0x3c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a05      	ldr	r2, [pc, #20]	; (8000de8 <current_monitor_set+0x40>)
 8000dd4:	6013      	str	r3, [r2, #0]
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	20000284 	.word	0x20000284
 8000de8:	20000000 	.word	0x20000000

08000dec <current_monitor_ratio>:


float current_monitor_ratio(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
    return g_max_current_ratio;
 8000df0:	4b04      	ldr	r3, [pc, #16]	; (8000e04 <current_monitor_ratio+0x18>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	ee07 3a90 	vmov	s15, r3
}
 8000df8:	eeb0 0a67 	vmov.f32	s0, s15
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	20000000 	.word	0x20000000

08000e08 <current_monitor_init>:


void current_monitor_init(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 8000e0c:	e009      	b.n	8000e22 <current_monitor_init+0x1a>
    {
        g_max_current_ratio -= 0.05f;
 8000e0e:	4b19      	ldr	r3, [pc, #100]	; (8000e74 <current_monitor_init+0x6c>)
 8000e10:	edd3 7a00 	vldr	s15, [r3]
 8000e14:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8000e78 <current_monitor_init+0x70>
 8000e18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000e1c:	4b15      	ldr	r3, [pc, #84]	; (8000e74 <current_monitor_init+0x6c>)
 8000e1e:	edc3 7a00 	vstr	s15, [r3]
    while ((g_max_current_ratio * ((float)CURRENT_MONITOR_MAX_CURRENT_PER_LED_MA / 1000) * NUM_LEDS) > (float)CURRENT_MONITOR_MAX_CURRENT_DRAW_A)
 8000e22:	4b14      	ldr	r3, [pc, #80]	; (8000e74 <current_monitor_init+0x6c>)
 8000e24:	edd3 7a00 	vldr	s15, [r3]
 8000e28:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000e7c <current_monitor_init+0x74>
 8000e2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e30:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000e80 <current_monitor_init+0x78>
 8000e34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e38:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8000e84 <current_monitor_init+0x7c>
 8000e3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e40:	eeb2 7a03 	vmov.f32	s14, #35	; 0x41180000  9.5
 8000e44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e4c:	dcdf      	bgt.n	8000e0e <current_monitor_init+0x6>
    }
    if (g_max_current_ratio <= 0) while(1); // broken..
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <current_monitor_init+0x6c>)
 8000e50:	edd3 7a00 	vldr	s15, [r3]
 8000e54:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e5c:	d800      	bhi.n	8000e60 <current_monitor_init+0x58>
 8000e5e:	e7fe      	b.n	8000e5e <current_monitor_init+0x56>
    g_absolute_max_current_ratio = g_max_current_ratio;
 8000e60:	4b04      	ldr	r3, [pc, #16]	; (8000e74 <current_monitor_init+0x6c>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a08      	ldr	r2, [pc, #32]	; (8000e88 <current_monitor_init+0x80>)
 8000e66:	6013      	str	r3, [r2, #0]
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	20000000 	.word	0x20000000
 8000e78:	3d4ccccd 	.word	0x3d4ccccd
 8000e7c:	3d23d70a 	.word	0x3d23d70a
 8000e80:	42c80000 	.word	0x42c80000
 8000e84:	00000000 	.word	0x00000000
 8000e88:	20000284 	.word	0x20000284

08000e8c <animate_led_wheel>:
extern uint32_t g_max_strip_length;
extern uint16_t g_all_strip_mask;


uint8_t* animate_led_wheel(uint8_t wheel_pos)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	71fb      	strb	r3, [r7, #7]
    // red, green, blue (3 primary colors)
    // 8 bit colors..  Max value is 255
    // make a wheel, split it into 3 primary colors (85 positions per section)
    // increment wheel position.  After 85 steps passed then move to next primary color
    // this creates a rainbow effect. Reset wheel position to the section.
    if (wheel_pos < 85)
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	2b54      	cmp	r3, #84	; 0x54
 8000e9a:	d813      	bhi.n	8000ec4 <animate_led_wheel+0x38>
    {
        c[0] = wheel_pos * 3;
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	0052      	lsls	r2, r2, #1
 8000ea2:	4413      	add	r3, r2
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	4b23      	ldr	r3, [pc, #140]	; (8000f34 <animate_led_wheel+0xa8>)
 8000ea8:	701a      	strb	r2, [r3, #0]
        c[1] = UINT8_MAX - (wheel_pos * 3);
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	461a      	mov	r2, r3
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	3b01      	subs	r3, #1
 8000eb6:	b2da      	uxtb	r2, r3
 8000eb8:	4b1e      	ldr	r3, [pc, #120]	; (8000f34 <animate_led_wheel+0xa8>)
 8000eba:	705a      	strb	r2, [r3, #1]
        c[2] = 0;
 8000ebc:	4b1d      	ldr	r3, [pc, #116]	; (8000f34 <animate_led_wheel+0xa8>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	709a      	strb	r2, [r3, #2]
 8000ec2:	e02f      	b.n	8000f24 <animate_led_wheel+0x98>
    }
    else if(wheel_pos < 170)
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	2ba9      	cmp	r3, #169	; 0xa9
 8000ec8:	d816      	bhi.n	8000ef8 <animate_led_wheel+0x6c>
    {
        wheel_pos -= 85;
 8000eca:	79fb      	ldrb	r3, [r7, #7]
 8000ecc:	3b55      	subs	r3, #85	; 0x55
 8000ece:	71fb      	strb	r3, [r7, #7]
        c[0] = UINT8_MAX - (wheel_pos * 3);
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	1ad3      	subs	r3, r2, r3
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	3b01      	subs	r3, #1
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <animate_led_wheel+0xa8>)
 8000ee0:	701a      	strb	r2, [r3, #0]
        c[1] = 0;
 8000ee2:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <animate_led_wheel+0xa8>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	705a      	strb	r2, [r3, #1]
        c[2] = wheel_pos * 3;
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	461a      	mov	r2, r3
 8000eec:	0052      	lsls	r2, r2, #1
 8000eee:	4413      	add	r3, r2
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	4b10      	ldr	r3, [pc, #64]	; (8000f34 <animate_led_wheel+0xa8>)
 8000ef4:	709a      	strb	r2, [r3, #2]
 8000ef6:	e015      	b.n	8000f24 <animate_led_wheel+0x98>
    }
    else
    {
        wheel_pos -= 170;
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	3356      	adds	r3, #86	; 0x56
 8000efc:	71fb      	strb	r3, [r7, #7]
        c[0] = 0;
 8000efe:	4b0d      	ldr	r3, [pc, #52]	; (8000f34 <animate_led_wheel+0xa8>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	701a      	strb	r2, [r3, #0]
        c[1] = wheel_pos * 3;
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	461a      	mov	r2, r3
 8000f08:	0052      	lsls	r2, r2, #1
 8000f0a:	4413      	add	r3, r2
 8000f0c:	b2da      	uxtb	r2, r3
 8000f0e:	4b09      	ldr	r3, [pc, #36]	; (8000f34 <animate_led_wheel+0xa8>)
 8000f10:	705a      	strb	r2, [r3, #1]
        c[2] = UINT8_MAX - (wheel_pos * 3);
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	461a      	mov	r2, r3
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	b2da      	uxtb	r2, r3
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <animate_led_wheel+0xa8>)
 8000f22:	709a      	strb	r2, [r3, #2]
    }
    return c;
 8000f24:	4b03      	ldr	r3, [pc, #12]	; (8000f34 <animate_led_wheel+0xa8>)
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	370c      	adds	r7, #12
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	20000288 	.word	0x20000288

08000f38 <animate_led_show_strip>:
 * @brief   Write data stored in `gp_ws28128b_strip` array to the strip
 * @param   strip_mask - the strip to write to
 * @return  void
 */
void animate_led_show_strip(const strip_mask_t strip_mask)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80fb      	strh	r3, [r7, #6]
    if (STRIP_NUM_1 & strip_mask)
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	b29b      	uxth	r3, r3
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <animate_led_show_strip+0x1a>
    {
        ws2812b_show_strip_one();
 8000f4e:	f000 ff51 	bl	8001df4 <ws2812b_show_strip_one>
    }
    if (STRIP_NUM_2 & strip_mask)
 8000f52:	88fb      	ldrh	r3, [r7, #6]
 8000f54:	f003 0302 	and.w	r3, r3, #2
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <animate_led_show_strip+0x2a>
    {
        ws2812b_show_strip_two();
 8000f5e:	f000 ff50 	bl	8001e02 <ws2812b_show_strip_two>
    }
    if (STRIP_NUM_3 & strip_mask)
 8000f62:	88fb      	ldrh	r3, [r7, #6]
 8000f64:	f003 0304 	and.w	r3, r3, #4
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <animate_led_show_strip+0x3a>
    {
        ws2812b_show_strip_three();
 8000f6e:	f000 ff4f 	bl	8001e10 <ws2812b_show_strip_three>
    }
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <animate_led_set_pixel>:


void animate_led_set_pixel(const strip_mask_t mask, const uint16_t pixel, const uint8_t red, const uint8_t green,
                           const uint8_t blue)
{
 8000f7a:	b590      	push	{r4, r7, lr}
 8000f7c:	b087      	sub	sp, #28
 8000f7e:	af02      	add	r7, sp, #8
 8000f80:	4604      	mov	r4, r0
 8000f82:	4608      	mov	r0, r1
 8000f84:	4611      	mov	r1, r2
 8000f86:	461a      	mov	r2, r3
 8000f88:	4623      	mov	r3, r4
 8000f8a:	80fb      	strh	r3, [r7, #6]
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	80bb      	strh	r3, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	70fb      	strb	r3, [r7, #3]
 8000f94:	4613      	mov	r3, r2
 8000f96:	70bb      	strb	r3, [r7, #2]
	for (strip_num_e strip_num = STRIP_NUM_1; strip_num <= NUM_STRIPS; strip_num = (strip_num_e)(strip_num + 1))
 8000f98:	2301      	movs	r3, #1
 8000f9a:	73fb      	strb	r3, [r7, #15]
 8000f9c:	e01a      	b.n	8000fd4 <animate_led_set_pixel+0x5a>
	{
		if ((mask & strip_num) && (ws2812_pixel_is_in_strip_range(strip_num, pixel)))
 8000f9e:	88fa      	ldrh	r2, [r7, #6]
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d012      	beq.n	8000fce <animate_led_set_pixel+0x54>
 8000fa8:	88ba      	ldrh	r2, [r7, #4]
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
 8000fac:	4611      	mov	r1, r2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 fdc8 	bl	8001b44 <ws2812_pixel_is_in_strip_range>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d009      	beq.n	8000fce <animate_led_set_pixel+0x54>
		{
			 ws2812b_set_led(strip_num, pixel, red, green, blue);
 8000fba:	78bc      	ldrb	r4, [r7, #2]
 8000fbc:	78fa      	ldrb	r2, [r7, #3]
 8000fbe:	88b9      	ldrh	r1, [r7, #4]
 8000fc0:	7bf8      	ldrb	r0, [r7, #15]
 8000fc2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000fc6:	9300      	str	r3, [sp, #0]
 8000fc8:	4623      	mov	r3, r4
 8000fca:	f000 fdef 	bl	8001bac <ws2812b_set_led>
	for (strip_num_e strip_num = STRIP_NUM_1; strip_num <= NUM_STRIPS; strip_num = (strip_num_e)(strip_num + 1))
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	73fb      	strb	r3, [r7, #15]
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	d9e1      	bls.n	8000f9e <animate_led_set_pixel+0x24>
		}
	}
}
 8000fda:	bf00      	nop
 8000fdc:	bf00      	nop
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd90      	pop	{r4, r7, pc}

08000fe4 <animate_led_set_all_pixels>:


void animate_led_set_all_pixels(const strip_mask_t mask, const uint8_t red, const uint8_t green, const uint8_t blue)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af02      	add	r7, sp, #8
 8000fea:	4604      	mov	r4, r0
 8000fec:	4608      	mov	r0, r1
 8000fee:	4611      	mov	r1, r2
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	80fb      	strh	r3, [r7, #6]
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	717b      	strb	r3, [r7, #5]
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	713b      	strb	r3, [r7, #4]
 8000ffe:	4613      	mov	r3, r2
 8001000:	70fb      	strb	r3, [r7, #3]
    uint16_t strip_size = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	817b      	strh	r3, [r7, #10]
	for (strip_num_e strip_num = STRIP_NUM_1; strip_num <= NUM_STRIPS; strip_num = (strip_num_e)(strip_num + 1))
 8001006:	2301      	movs	r3, #1
 8001008:	73fb      	strb	r3, [r7, #15]
 800100a:	e020      	b.n	800104e <animate_led_set_all_pixels+0x6a>
	{
		if (mask & strip_num)
 800100c:	88fa      	ldrh	r2, [r7, #6]
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	4013      	ands	r3, r2
 8001012:	2b00      	cmp	r3, #0
 8001014:	d018      	beq.n	8001048 <animate_led_set_all_pixels+0x64>
		{
			strip_size = ws2812_get_strip_size(strip_num);
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	4618      	mov	r0, r3
 800101a:	f000 fd15 	bl	8001a48 <ws2812_get_strip_size>
 800101e:	4603      	mov	r3, r0
 8001020:	817b      	strh	r3, [r7, #10]
			for (uint16_t yyy = 0; yyy < strip_size; yyy++) ws2812b_set_led(strip_num, yyy, red, green, blue);
 8001022:	2300      	movs	r3, #0
 8001024:	81bb      	strh	r3, [r7, #12]
 8001026:	e00b      	b.n	8001040 <animate_led_set_all_pixels+0x5c>
 8001028:	793c      	ldrb	r4, [r7, #4]
 800102a:	797a      	ldrb	r2, [r7, #5]
 800102c:	89b9      	ldrh	r1, [r7, #12]
 800102e:	7bf8      	ldrb	r0, [r7, #15]
 8001030:	78fb      	ldrb	r3, [r7, #3]
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	4623      	mov	r3, r4
 8001036:	f000 fdb9 	bl	8001bac <ws2812b_set_led>
 800103a:	89bb      	ldrh	r3, [r7, #12]
 800103c:	3301      	adds	r3, #1
 800103e:	81bb      	strh	r3, [r7, #12]
 8001040:	89ba      	ldrh	r2, [r7, #12]
 8001042:	897b      	ldrh	r3, [r7, #10]
 8001044:	429a      	cmp	r2, r3
 8001046:	d3ef      	bcc.n	8001028 <animate_led_set_all_pixels+0x44>
	for (strip_num_e strip_num = STRIP_NUM_1; strip_num <= NUM_STRIPS; strip_num = (strip_num_e)(strip_num + 1))
 8001048:	7bfb      	ldrb	r3, [r7, #15]
 800104a:	3301      	adds	r3, #1
 800104c:	73fb      	strb	r3, [r7, #15]
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	2b03      	cmp	r3, #3
 8001052:	d9db      	bls.n	800100c <animate_led_set_all_pixels+0x28>
		}
	}
    animate_led_show_strip(mask);
 8001054:	88fb      	ldrh	r3, [r7, #6]
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff ff6e 	bl	8000f38 <animate_led_show_strip>
}
 800105c:	bf00      	nop
 800105e:	3714      	adds	r7, #20
 8001060:	46bd      	mov	sp, r7
 8001062:	bd90      	pop	{r4, r7, pc}

08001064 <animate_led_solid_custom_color>:


void animate_led_solid_custom_color(const strip_mask_t mask, const color_hex_code_e color)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	6039      	str	r1, [r7, #0]
 800106e:	80fb      	strh	r3, [r7, #6]
    uint8_t color_rgb[sizeof(ws2812b_led_t)] = {0};
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <animate_led_solid_custom_color+0x40>)
 8001072:	881b      	ldrh	r3, [r3, #0]
 8001074:	81bb      	strh	r3, [r7, #12]
 8001076:	2300      	movs	r3, #0
 8001078:	73bb      	strb	r3, [r7, #14]
    color_led_hex_to_rgb(color, color_rgb);
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	4619      	mov	r1, r3
 8001080:	6838      	ldr	r0, [r7, #0]
 8001082:	f000 fca1 	bl	80019c8 <color_led_hex_to_rgb>
    animate_led_set_all_pixels(mask, color_rgb[offsetof(ws2812b_led_t, red)], \
 8001086:	7b39      	ldrb	r1, [r7, #12]
 8001088:	7b7a      	ldrb	r2, [r7, #13]
 800108a:	7bbb      	ldrb	r3, [r7, #14]
 800108c:	88f8      	ldrh	r0, [r7, #6]
 800108e:	f7ff ffa9 	bl	8000fe4 <animate_led_set_all_pixels>
    		color_rgb[offsetof(ws2812b_led_t, green)],
			color_rgb[offsetof(ws2812b_led_t, blue)]);
    animate_led_show_strip(mask);
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff ff4f 	bl	8000f38 <animate_led_show_strip>
}
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	0800c578 	.word	0x0800c578

080010a8 <animate_led_turn_all_pixels_off>:
 * @param   void
 * @return  void
 * @note    This function will set `gp_ws28128b_strip` array and write it to the strip(s).
 */
void animate_led_turn_all_pixels_off(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	animate_led_set_all_pixels((strip_mask_t)STRIP_ALL_SET, 0, 0, 0);
 80010ac:	2300      	movs	r3, #0
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	2007      	movs	r0, #7
 80010b4:	f7ff ff96 	bl	8000fe4 <animate_led_set_all_pixels>
}
 80010b8:	bf00      	nop
 80010ba:	bd80      	pop	{r7, pc}

080010bc <animate_led_only_spell_word>:


void animate_led_only_spell_word(const strip_mask_t mask, const color_hex_code_e color,
                                 const uint16_t time_ms)
{
 80010bc:	b590      	push	{r4, r7, lr}
 80010be:	ed2d 8b02 	vpush	{d8}
 80010c2:	b089      	sub	sp, #36	; 0x24
 80010c4:	af02      	add	r7, sp, #8
 80010c6:	4603      	mov	r3, r0
 80010c8:	6039      	str	r1, [r7, #0]
 80010ca:	80fb      	strh	r3, [r7, #6]
 80010cc:	4613      	mov	r3, r2
 80010ce:	80bb      	strh	r3, [r7, #4]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask);
 80010d0:	88fb      	ldrh	r3, [r7, #6]
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 fcfc 	bl	8001ad0 <ws2812_led_get_max_strip_size>
 80010d8:	4603      	mov	r3, r0
 80010da:	827b      	strh	r3, [r7, #18]
    uint8_t color_rgb[sizeof(ws2812b_led_t)] = {0};
 80010dc:	4b26      	ldr	r3, [pc, #152]	; (8001178 <animate_led_only_spell_word+0xbc>)
 80010de:	881b      	ldrh	r3, [r3, #0]
 80010e0:	81bb      	strh	r3, [r7, #12]
 80010e2:	2300      	movs	r3, #0
 80010e4:	73bb      	strb	r3, [r7, #14]
    color_led_hex_to_rgb(color, color_rgb);
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	4619      	mov	r1, r3
 80010ec:	6838      	ldr	r0, [r7, #0]
 80010ee:	f000 fc6b 	bl	80019c8 <color_led_hex_to_rgb>
	for (int iii = 0; iii < strip_size; iii++)
 80010f2:	2300      	movs	r3, #0
 80010f4:	617b      	str	r3, [r7, #20]
 80010f6:	e034      	b.n	8001162 <animate_led_only_spell_word+0xa6>
	{
        if (task_button_press_interrupt_occurred())
 80010f8:	f000 fedc 	bl	8001eb4 <task_button_press_interrupt_occurred>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d00d      	beq.n	800111e <animate_led_only_spell_word+0x62>
        {
            if (task_button_press_check_interrupts(&color_rgb[offsetof(ws2812b_led_t, red)],
 8001102:	f107 030c 	add.w	r3, r7, #12
 8001106:	1c9a      	adds	r2, r3, #2
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	1c59      	adds	r1, r3, #1
 800110e:	f107 030c 	add.w	r3, r7, #12
 8001112:	4618      	mov	r0, r3
 8001114:	f000 ff32 	bl	8001f7c <task_button_press_check_interrupts>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d126      	bne.n	800116c <animate_led_only_spell_word+0xb0>
					&color_rgb[offsetof(ws2812b_led_t, blue)]))
            {
                return;
            }
        }
        animate_led_set_pixel(mask, iii,
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	b299      	uxth	r1, r3
 8001122:	7b3a      	ldrb	r2, [r7, #12]
 8001124:	7b7c      	ldrb	r4, [r7, #13]
 8001126:	7bbb      	ldrb	r3, [r7, #14]
 8001128:	88f8      	ldrh	r0, [r7, #6]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	4623      	mov	r3, r4
 800112e:	f7ff ff24 	bl	8000f7a <animate_led_set_pixel>
        		color_rgb[offsetof(ws2812b_led_t, red)],
				color_rgb[offsetof(ws2812b_led_t, green)],
				color_rgb[offsetof(ws2812b_led_t, blue)]);
        animate_led_show_strip(mask);
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff feff 	bl	8000f38 <animate_led_show_strip>
 		task_led_ctrl_delay(time_ms / task_led_ctrl_speed());
 800113a:	88bb      	ldrh	r3, [r7, #4]
 800113c:	ee07 3a90 	vmov	s15, r3
 8001140:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001144:	f001 fb14 	bl	8002770 <task_led_ctrl_speed>
 8001148:	eeb0 7a40 	vmov.f32	s14, s0
 800114c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001150:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001154:	ee17 0a90 	vmov	r0, s15
 8001158:	f001 f9a4 	bl	80024a4 <task_led_ctrl_delay>
	for (int iii = 0; iii < strip_size; iii++)
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	3301      	adds	r3, #1
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	8a7b      	ldrh	r3, [r7, #18]
 8001164:	697a      	ldr	r2, [r7, #20]
 8001166:	429a      	cmp	r2, r3
 8001168:	dbc6      	blt.n	80010f8 <animate_led_only_spell_word+0x3c>
 800116a:	e000      	b.n	800116e <animate_led_only_spell_word+0xb2>
                return;
 800116c:	bf00      	nop
	}
}
 800116e:	371c      	adds	r7, #28
 8001170:	46bd      	mov	sp, r7
 8001172:	ecbd 8b02 	vpop	{d8}
 8001176:	bd90      	pop	{r4, r7, pc}
 8001178:	0800c578 	.word	0x0800c578

0800117c <animate_led_fade_in_fade_out>:


void animate_led_fade_in_fade_out(const strip_mask_t mask, const color_hex_code_e color)
{
 800117c:	b5b0      	push	{r4, r5, r7, lr}
 800117e:	b08a      	sub	sp, #40	; 0x28
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	81fb      	strh	r3, [r7, #14]
    float r, g, b;
    uint8_t color_rgb[sizeof(ws2812b_led_t)] = {0};
 8001188:	4b9b      	ldr	r3, [pc, #620]	; (80013f8 <animate_led_fade_in_fade_out+0x27c>)
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	823b      	strh	r3, [r7, #16]
 800118e:	2300      	movs	r3, #0
 8001190:	74bb      	strb	r3, [r7, #18]
    color_led_hex_to_rgb(color, color_rgb);
 8001192:	f107 0310 	add.w	r3, r7, #16
 8001196:	4619      	mov	r1, r3
 8001198:	68b8      	ldr	r0, [r7, #8]
 800119a:	f000 fc15 	bl	80019c8 <color_led_hex_to_rgb>
    for (int iii = 0; iii < 256; iii++)
 800119e:	2300      	movs	r3, #0
 80011a0:	627b      	str	r3, [r7, #36]	; 0x24
 80011a2:	e08b      	b.n	80012bc <animate_led_fade_in_fade_out+0x140>
    {
        if (task_button_press_interrupt_occurred())
 80011a4:	f000 fe86 	bl	8001eb4 <task_button_press_interrupt_occurred>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d00e      	beq.n	80011cc <animate_led_fade_in_fade_out+0x50>
        {
            if (task_button_press_check_interrupts(&color_rgb[offsetof(ws2812b_led_t, red)],
 80011ae:	f107 0310 	add.w	r3, r7, #16
 80011b2:	1c9a      	adds	r2, r3, #2
 80011b4:	f107 0310 	add.w	r3, r7, #16
 80011b8:	1c59      	adds	r1, r3, #1
 80011ba:	f107 0310 	add.w	r3, r7, #16
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 fedc 	bl	8001f7c <task_button_press_check_interrupts>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f040 810f 	bne.w	80013ea <animate_led_fade_in_fade_out+0x26e>
					&color_rgb[offsetof(ws2812b_led_t, blue)]))
            {
                return;
            }
        }
        r = (iii / 256.0) * color_rgb[offsetof(ws2812b_led_t, red)];
 80011cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80011ce:	f7ff f9a1 	bl	8000514 <__aeabi_i2d>
 80011d2:	f04f 0200 	mov.w	r2, #0
 80011d6:	4b89      	ldr	r3, [pc, #548]	; (80013fc <animate_led_fade_in_fade_out+0x280>)
 80011d8:	f7ff fb30 	bl	800083c <__aeabi_ddiv>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4614      	mov	r4, r2
 80011e2:	461d      	mov	r5, r3
 80011e4:	7c3b      	ldrb	r3, [r7, #16]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff f994 	bl	8000514 <__aeabi_i2d>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4620      	mov	r0, r4
 80011f2:	4629      	mov	r1, r5
 80011f4:	f7ff f9f8 	bl	80005e8 <__aeabi_dmul>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4610      	mov	r0, r2
 80011fe:	4619      	mov	r1, r3
 8001200:	f7ff fc04 	bl	8000a0c <__aeabi_d2f>
 8001204:	4603      	mov	r3, r0
 8001206:	61fb      	str	r3, [r7, #28]
        g = (iii / 256.0) * color_rgb[offsetof(ws2812b_led_t, green)];
 8001208:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800120a:	f7ff f983 	bl	8000514 <__aeabi_i2d>
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	4b7a      	ldr	r3, [pc, #488]	; (80013fc <animate_led_fade_in_fade_out+0x280>)
 8001214:	f7ff fb12 	bl	800083c <__aeabi_ddiv>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4614      	mov	r4, r2
 800121e:	461d      	mov	r5, r3
 8001220:	7c7b      	ldrb	r3, [r7, #17]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff f976 	bl	8000514 <__aeabi_i2d>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
 800122c:	4620      	mov	r0, r4
 800122e:	4629      	mov	r1, r5
 8001230:	f7ff f9da 	bl	80005e8 <__aeabi_dmul>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f7ff fbe6 	bl	8000a0c <__aeabi_d2f>
 8001240:	4603      	mov	r3, r0
 8001242:	61bb      	str	r3, [r7, #24]
        b = (iii / 256.0) * color_rgb[offsetof(ws2812b_led_t, blue)];
 8001244:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001246:	f7ff f965 	bl	8000514 <__aeabi_i2d>
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	4b6b      	ldr	r3, [pc, #428]	; (80013fc <animate_led_fade_in_fade_out+0x280>)
 8001250:	f7ff faf4 	bl	800083c <__aeabi_ddiv>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	4614      	mov	r4, r2
 800125a:	461d      	mov	r5, r3
 800125c:	7cbb      	ldrb	r3, [r7, #18]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff f958 	bl	8000514 <__aeabi_i2d>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4620      	mov	r0, r4
 800126a:	4629      	mov	r1, r5
 800126c:	f7ff f9bc 	bl	80005e8 <__aeabi_dmul>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	4610      	mov	r0, r2
 8001276:	4619      	mov	r1, r3
 8001278:	f7ff fbc8 	bl	8000a0c <__aeabi_d2f>
 800127c:	4603      	mov	r3, r0
 800127e:	617b      	str	r3, [r7, #20]
        animate_led_set_all_pixels(mask, r, g, b);
 8001280:	edd7 7a07 	vldr	s15, [r7, #28]
 8001284:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001288:	edc7 7a01 	vstr	s15, [r7, #4]
 800128c:	793b      	ldrb	r3, [r7, #4]
 800128e:	b2d9      	uxtb	r1, r3
 8001290:	edd7 7a06 	vldr	s15, [r7, #24]
 8001294:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001298:	edc7 7a01 	vstr	s15, [r7, #4]
 800129c:	793b      	ldrb	r3, [r7, #4]
 800129e:	b2da      	uxtb	r2, r3
 80012a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80012a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012a8:	edc7 7a01 	vstr	s15, [r7, #4]
 80012ac:	793b      	ldrb	r3, [r7, #4]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	89f8      	ldrh	r0, [r7, #14]
 80012b2:	f7ff fe97 	bl	8000fe4 <animate_led_set_all_pixels>
    for (int iii = 0; iii < 256; iii++)
 80012b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b8:	3301      	adds	r3, #1
 80012ba:	627b      	str	r3, [r7, #36]	; 0x24
 80012bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012be:	2bff      	cmp	r3, #255	; 0xff
 80012c0:	f77f af70 	ble.w	80011a4 <animate_led_fade_in_fade_out+0x28>
    }
    for (int iii = 255; iii >= 0; iii = iii-2)
 80012c4:	23ff      	movs	r3, #255	; 0xff
 80012c6:	623b      	str	r3, [r7, #32]
 80012c8:	e08a      	b.n	80013e0 <animate_led_fade_in_fade_out+0x264>
    {
        if (task_button_press_interrupt_occurred())
 80012ca:	f000 fdf3 	bl	8001eb4 <task_button_press_interrupt_occurred>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d00d      	beq.n	80012f0 <animate_led_fade_in_fade_out+0x174>
        {
            if (task_button_press_check_interrupts(&color_rgb[offsetof(ws2812b_led_t, red)],
 80012d4:	f107 0310 	add.w	r3, r7, #16
 80012d8:	1c9a      	adds	r2, r3, #2
 80012da:	f107 0310 	add.w	r3, r7, #16
 80012de:	1c59      	adds	r1, r3, #1
 80012e0:	f107 0310 	add.w	r3, r7, #16
 80012e4:	4618      	mov	r0, r3
 80012e6:	f000 fe49 	bl	8001f7c <task_button_press_check_interrupts>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d17e      	bne.n	80013ee <animate_led_fade_in_fade_out+0x272>
					&color_rgb[offsetof(ws2812b_led_t, blue)]))
            {
                return;
            }
        }
        r = (iii / 256.0) * color_rgb[offsetof(ws2812b_led_t, red)];
 80012f0:	6a38      	ldr	r0, [r7, #32]
 80012f2:	f7ff f90f 	bl	8000514 <__aeabi_i2d>
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	4b40      	ldr	r3, [pc, #256]	; (80013fc <animate_led_fade_in_fade_out+0x280>)
 80012fc:	f7ff fa9e 	bl	800083c <__aeabi_ddiv>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	4614      	mov	r4, r2
 8001306:	461d      	mov	r5, r3
 8001308:	7c3b      	ldrb	r3, [r7, #16]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff f902 	bl	8000514 <__aeabi_i2d>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	4620      	mov	r0, r4
 8001316:	4629      	mov	r1, r5
 8001318:	f7ff f966 	bl	80005e8 <__aeabi_dmul>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	4610      	mov	r0, r2
 8001322:	4619      	mov	r1, r3
 8001324:	f7ff fb72 	bl	8000a0c <__aeabi_d2f>
 8001328:	4603      	mov	r3, r0
 800132a:	61fb      	str	r3, [r7, #28]
        g = (iii / 256.0) * color_rgb[offsetof(ws2812b_led_t, green)];
 800132c:	6a38      	ldr	r0, [r7, #32]
 800132e:	f7ff f8f1 	bl	8000514 <__aeabi_i2d>
 8001332:	f04f 0200 	mov.w	r2, #0
 8001336:	4b31      	ldr	r3, [pc, #196]	; (80013fc <animate_led_fade_in_fade_out+0x280>)
 8001338:	f7ff fa80 	bl	800083c <__aeabi_ddiv>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4614      	mov	r4, r2
 8001342:	461d      	mov	r5, r3
 8001344:	7c7b      	ldrb	r3, [r7, #17]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f8e4 	bl	8000514 <__aeabi_i2d>
 800134c:	4602      	mov	r2, r0
 800134e:	460b      	mov	r3, r1
 8001350:	4620      	mov	r0, r4
 8001352:	4629      	mov	r1, r5
 8001354:	f7ff f948 	bl	80005e8 <__aeabi_dmul>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4610      	mov	r0, r2
 800135e:	4619      	mov	r1, r3
 8001360:	f7ff fb54 	bl	8000a0c <__aeabi_d2f>
 8001364:	4603      	mov	r3, r0
 8001366:	61bb      	str	r3, [r7, #24]
        b = (iii / 256.0) * color_rgb[offsetof(ws2812b_led_t, blue)];
 8001368:	6a38      	ldr	r0, [r7, #32]
 800136a:	f7ff f8d3 	bl	8000514 <__aeabi_i2d>
 800136e:	f04f 0200 	mov.w	r2, #0
 8001372:	4b22      	ldr	r3, [pc, #136]	; (80013fc <animate_led_fade_in_fade_out+0x280>)
 8001374:	f7ff fa62 	bl	800083c <__aeabi_ddiv>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	4614      	mov	r4, r2
 800137e:	461d      	mov	r5, r3
 8001380:	7cbb      	ldrb	r3, [r7, #18]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff f8c6 	bl	8000514 <__aeabi_i2d>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	4620      	mov	r0, r4
 800138e:	4629      	mov	r1, r5
 8001390:	f7ff f92a 	bl	80005e8 <__aeabi_dmul>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	4610      	mov	r0, r2
 800139a:	4619      	mov	r1, r3
 800139c:	f7ff fb36 	bl	8000a0c <__aeabi_d2f>
 80013a0:	4603      	mov	r3, r0
 80013a2:	617b      	str	r3, [r7, #20]
        animate_led_set_all_pixels(mask, r, g, b);
 80013a4:	edd7 7a07 	vldr	s15, [r7, #28]
 80013a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013ac:	edc7 7a01 	vstr	s15, [r7, #4]
 80013b0:	793b      	ldrb	r3, [r7, #4]
 80013b2:	b2d9      	uxtb	r1, r3
 80013b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80013b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013bc:	edc7 7a01 	vstr	s15, [r7, #4]
 80013c0:	793b      	ldrb	r3, [r7, #4]
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80013c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013cc:	edc7 7a01 	vstr	s15, [r7, #4]
 80013d0:	793b      	ldrb	r3, [r7, #4]
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	89f8      	ldrh	r0, [r7, #14]
 80013d6:	f7ff fe05 	bl	8000fe4 <animate_led_set_all_pixels>
    for (int iii = 255; iii >= 0; iii = iii-2)
 80013da:	6a3b      	ldr	r3, [r7, #32]
 80013dc:	3b02      	subs	r3, #2
 80013de:	623b      	str	r3, [r7, #32]
 80013e0:	6a3b      	ldr	r3, [r7, #32]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	f6bf af71 	bge.w	80012ca <animate_led_fade_in_fade_out+0x14e>
 80013e8:	e002      	b.n	80013f0 <animate_led_fade_in_fade_out+0x274>
                return;
 80013ea:	bf00      	nop
 80013ec:	e000      	b.n	80013f0 <animate_led_fade_in_fade_out+0x274>
                return;
 80013ee:	bf00      	nop
    }
}
 80013f0:	3728      	adds	r7, #40	; 0x28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bdb0      	pop	{r4, r5, r7, pc}
 80013f6:	bf00      	nop
 80013f8:	0800c578 	.word	0x0800c578
 80013fc:	40700000 	.word	0x40700000

08001400 <animate_led_twinkle>:
}


void animate_led_twinkle(const strip_mask_t mask, const color_hex_code_e color, const uint16_t count,
                         const uint16_t speed_delay, const bool only_one)
{
 8001400:	b590      	push	{r4, r7, lr}
 8001402:	ed2d 8b02 	vpush	{d8}
 8001406:	b08b      	sub	sp, #44	; 0x2c
 8001408:	af02      	add	r7, sp, #8
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	4611      	mov	r1, r2
 800140e:	461a      	mov	r2, r3
 8001410:	4603      	mov	r3, r0
 8001412:	81fb      	strh	r3, [r7, #14]
 8001414:	460b      	mov	r3, r1
 8001416:	81bb      	strh	r3, [r7, #12]
 8001418:	4613      	mov	r3, r2
 800141a:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask);
 800141c:	89fb      	ldrh	r3, [r7, #14]
 800141e:	4618      	mov	r0, r3
 8001420:	f000 fb56 	bl	8001ad0 <ws2812_led_get_max_strip_size>
 8001424:	4603      	mov	r3, r0
 8001426:	837b      	strh	r3, [r7, #26]
    uint8_t color_rgb[sizeof(ws2812b_led_t)] = {0};
 8001428:	4b2e      	ldr	r3, [pc, #184]	; (80014e4 <animate_led_twinkle+0xe4>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	82bb      	strh	r3, [r7, #20]
 800142e:	2300      	movs	r3, #0
 8001430:	75bb      	strb	r3, [r7, #22]
    color_led_hex_to_rgb(color, color_rgb);
 8001432:	f107 0314 	add.w	r3, r7, #20
 8001436:	4619      	mov	r1, r3
 8001438:	68b8      	ldr	r0, [r7, #8]
 800143a:	f000 fac5 	bl	80019c8 <color_led_hex_to_rgb>
    for (int iii = 0; iii < count; iii++)
 800143e:	2300      	movs	r3, #0
 8001440:	61fb      	str	r3, [r7, #28]
 8001442:	e043      	b.n	80014cc <animate_led_twinkle+0xcc>
    {
        if (task_button_press_interrupt_occurred())
 8001444:	f000 fd36 	bl	8001eb4 <task_button_press_interrupt_occurred>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d00d      	beq.n	800146a <animate_led_twinkle+0x6a>
        {
            if (task_button_press_check_interrupts(&color_rgb[offsetof(ws2812b_led_t, red)],
 800144e:	f107 0314 	add.w	r3, r7, #20
 8001452:	1c9a      	adds	r2, r3, #2
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	1c59      	adds	r1, r3, #1
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	4618      	mov	r0, r3
 8001460:	f000 fd8c 	bl	8001f7c <task_button_press_check_interrupts>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d135      	bne.n	80014d6 <animate_led_twinkle+0xd6>
					&color_rgb[offsetof(ws2812b_led_t, blue)]))
            {
                return;
            }
        }
        animate_led_set_pixel(mask, random_num(0, strip_size),
 800146a:	8b7b      	ldrh	r3, [r7, #26]
 800146c:	4619      	mov	r1, r3
 800146e:	2000      	movs	r0, #0
 8001470:	f009 ffaa 	bl	800b3c8 <random_num>
 8001474:	4603      	mov	r3, r0
 8001476:	b299      	uxth	r1, r3
 8001478:	7d3a      	ldrb	r2, [r7, #20]
 800147a:	7d7c      	ldrb	r4, [r7, #21]
 800147c:	7dbb      	ldrb	r3, [r7, #22]
 800147e:	89f8      	ldrh	r0, [r7, #14]
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	4623      	mov	r3, r4
 8001484:	f7ff fd79 	bl	8000f7a <animate_led_set_pixel>
                              (color_rgb[offsetof(ws2812b_led_t, red)]),
                              (color_rgb[offsetof(ws2812b_led_t, green)]),
                              (color_rgb[offsetof(ws2812b_led_t, blue)]));
        animate_led_show_strip(mask);
 8001488:	89fb      	ldrh	r3, [r7, #14]
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff fd54 	bl	8000f38 <animate_led_show_strip>
        task_led_ctrl_delay(speed_delay / task_led_ctrl_speed());
 8001490:	88fb      	ldrh	r3, [r7, #6]
 8001492:	ee07 3a90 	vmov	s15, r3
 8001496:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800149a:	f001 f969 	bl	8002770 <task_led_ctrl_speed>
 800149e:	eeb0 7a40 	vmov.f32	s14, s0
 80014a2:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80014a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014aa:	ee17 0a90 	vmov	r0, s15
 80014ae:	f000 fff9 	bl	80024a4 <task_led_ctrl_delay>
        if (only_one) animate_led_set_all_pixels(mask, 0, 0, 0);
 80014b2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d005      	beq.n	80014c6 <animate_led_twinkle+0xc6>
 80014ba:	89f8      	ldrh	r0, [r7, #14]
 80014bc:	2300      	movs	r3, #0
 80014be:	2200      	movs	r2, #0
 80014c0:	2100      	movs	r1, #0
 80014c2:	f7ff fd8f 	bl	8000fe4 <animate_led_set_all_pixels>
    for (int iii = 0; iii < count; iii++)
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	3301      	adds	r3, #1
 80014ca:	61fb      	str	r3, [r7, #28]
 80014cc:	89bb      	ldrh	r3, [r7, #12]
 80014ce:	69fa      	ldr	r2, [r7, #28]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	dbb7      	blt.n	8001444 <animate_led_twinkle+0x44>
 80014d4:	e000      	b.n	80014d8 <animate_led_twinkle+0xd8>
                return;
 80014d6:	bf00      	nop
    }

    //task_led_ctrl_delay(speed_delay / task_led_ctrl_speed());
}
 80014d8:	3724      	adds	r7, #36	; 0x24
 80014da:	46bd      	mov	sp, r7
 80014dc:	ecbd 8b02 	vpop	{d8}
 80014e0:	bd90      	pop	{r4, r7, pc}
 80014e2:	bf00      	nop
 80014e4:	0800c578 	.word	0x0800c578

080014e8 <animate_led_sparkle_only_random_color>:
}


void animate_led_sparkle_only_random_color(const strip_mask_t mask, const bool fill,
                                           const uint16_t speed_delay)
{
 80014e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ea:	ed2d 8b02 	vpush	{d8}
 80014ee:	b08b      	sub	sp, #44	; 0x2c
 80014f0:	af02      	add	r7, sp, #8
 80014f2:	4603      	mov	r3, r0
 80014f4:	80fb      	strh	r3, [r7, #6]
 80014f6:	460b      	mov	r3, r1
 80014f8:	717b      	strb	r3, [r7, #5]
 80014fa:	4613      	mov	r3, r2
 80014fc:	807b      	strh	r3, [r7, #2]
	float percent_to_fill = 0.7;
 80014fe:	4b42      	ldr	r3, [pc, #264]	; (8001608 <animate_led_sparkle_only_random_color+0x120>)
 8001500:	61bb      	str	r3, [r7, #24]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask);
 8001502:	88fb      	ldrh	r3, [r7, #6]
 8001504:	4618      	mov	r0, r3
 8001506:	f000 fae3 	bl	8001ad0 <ws2812_led_get_max_strip_size>
 800150a:	4603      	mov	r3, r0
 800150c:	82fb      	strh	r3, [r7, #22]
	uint16_t num_active_leds = ws2812_get_num_active_animation_leds(mask);
 800150e:	88fb      	ldrh	r3, [r7, #6]
 8001510:	4618      	mov	r0, r3
 8001512:	f000 faab 	bl	8001a6c <ws2812_get_num_active_animation_leds>
 8001516:	4603      	mov	r3, r0
 8001518:	82bb      	strh	r3, [r7, #20]
    uint8_t dummy_red, dummy_green, dummy_blue; // not used but not worth creating a unique function IMO
	for (uint16_t iii = 0; iii < (percent_to_fill * (float)num_active_leds); iii++)
 800151a:	2300      	movs	r3, #0
 800151c:	83fb      	strh	r3, [r7, #30]
 800151e:	e059      	b.n	80015d4 <animate_led_sparkle_only_random_color+0xec>
	{
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001520:	f000 fcc8 	bl	8001eb4 <task_button_press_interrupt_occurred>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d00b      	beq.n	8001542 <animate_led_sparkle_only_random_color+0x5a>
 800152a:	f107 020d 	add.w	r2, r7, #13
 800152e:	f107 010e 	add.w	r1, r7, #14
 8001532:	f107 030f 	add.w	r3, r7, #15
 8001536:	4618      	mov	r0, r3
 8001538:	f000 fd20 	bl	8001f7c <task_button_press_check_interrupts>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d15c      	bne.n	80015fc <animate_led_sparkle_only_random_color+0x114>
		int pix = random_num(0, strip_size);
 8001542:	8afb      	ldrh	r3, [r7, #22]
 8001544:	4619      	mov	r1, r3
 8001546:	2000      	movs	r0, #0
 8001548:	f009 ff3e 	bl	800b3c8 <random_num>
 800154c:	4603      	mov	r3, r0
 800154e:	613b      	str	r3, [r7, #16]
		animate_led_set_pixel(mask, pix, random_num(0, 255), random_num(0, 255), random_num(0, 255));
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	b29c      	uxth	r4, r3
 8001554:	21ff      	movs	r1, #255	; 0xff
 8001556:	2000      	movs	r0, #0
 8001558:	f009 ff36 	bl	800b3c8 <random_num>
 800155c:	4603      	mov	r3, r0
 800155e:	b2dd      	uxtb	r5, r3
 8001560:	21ff      	movs	r1, #255	; 0xff
 8001562:	2000      	movs	r0, #0
 8001564:	f009 ff30 	bl	800b3c8 <random_num>
 8001568:	4603      	mov	r3, r0
 800156a:	b2de      	uxtb	r6, r3
 800156c:	21ff      	movs	r1, #255	; 0xff
 800156e:	2000      	movs	r0, #0
 8001570:	f009 ff2a 	bl	800b3c8 <random_num>
 8001574:	4603      	mov	r3, r0
 8001576:	b2db      	uxtb	r3, r3
 8001578:	88f8      	ldrh	r0, [r7, #6]
 800157a:	9300      	str	r3, [sp, #0]
 800157c:	4633      	mov	r3, r6
 800157e:	462a      	mov	r2, r5
 8001580:	4621      	mov	r1, r4
 8001582:	f7ff fcfa 	bl	8000f7a <animate_led_set_pixel>
		animate_led_show_strip(mask);
 8001586:	88fb      	ldrh	r3, [r7, #6]
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fcd5 	bl	8000f38 <animate_led_show_strip>
        task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 800158e:	887b      	ldrh	r3, [r7, #2]
 8001590:	ee07 3a90 	vmov	s15, r3
 8001594:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001598:	f001 f8ea 	bl	8002770 <task_led_ctrl_speed>
 800159c:	eeb0 7a40 	vmov.f32	s14, s0
 80015a0:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80015a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015a8:	ee17 0a90 	vmov	r0, s15
 80015ac:	f000 ff7a 	bl	80024a4 <task_led_ctrl_delay>
		if (!fill) animate_led_set_pixel(mask, pix, 0, 0, 0);
 80015b0:	797b      	ldrb	r3, [r7, #5]
 80015b2:	f083 0301 	eor.w	r3, r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d008      	beq.n	80015ce <animate_led_sparkle_only_random_color+0xe6>
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	b299      	uxth	r1, r3
 80015c0:	88f8      	ldrh	r0, [r7, #6]
 80015c2:	2300      	movs	r3, #0
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2300      	movs	r3, #0
 80015c8:	2200      	movs	r2, #0
 80015ca:	f7ff fcd6 	bl	8000f7a <animate_led_set_pixel>
	for (uint16_t iii = 0; iii < (percent_to_fill * (float)num_active_leds); iii++)
 80015ce:	8bfb      	ldrh	r3, [r7, #30]
 80015d0:	3301      	adds	r3, #1
 80015d2:	83fb      	strh	r3, [r7, #30]
 80015d4:	8bfb      	ldrh	r3, [r7, #30]
 80015d6:	ee07 3a90 	vmov	s15, r3
 80015da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015de:	8abb      	ldrh	r3, [r7, #20]
 80015e0:	ee07 3a90 	vmov	s15, r3
 80015e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80015e8:	edd7 7a06 	vldr	s15, [r7, #24]
 80015ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f8:	d492      	bmi.n	8001520 <animate_led_sparkle_only_random_color+0x38>
 80015fa:	e000      	b.n	80015fe <animate_led_sparkle_only_random_color+0x116>
	    if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80015fc:	bf00      	nop
	}
}
 80015fe:	3724      	adds	r7, #36	; 0x24
 8001600:	46bd      	mov	sp, r7
 8001602:	ecbd 8b02 	vpop	{d8}
 8001606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001608:	3f333333 	.word	0x3f333333

0800160c <animate_led_rainbow_cycle>:
    }
}


void animate_led_rainbow_cycle(const strip_mask_t mask, const uint16_t speed_delay)
{
 800160c:	b590      	push	{r4, r7, lr}
 800160e:	ed2d 8b02 	vpush	{d8}
 8001612:	b089      	sub	sp, #36	; 0x24
 8001614:	af02      	add	r7, sp, #8
 8001616:	4603      	mov	r3, r0
 8001618:	460a      	mov	r2, r1
 800161a:	80fb      	strh	r3, [r7, #6]
 800161c:	4613      	mov	r3, r2
 800161e:	80bb      	strh	r3, [r7, #4]
	uint8_t dummy_red, dummy_green, dummy_blue;
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask);
 8001620:	88fb      	ldrh	r3, [r7, #6]
 8001622:	4618      	mov	r0, r3
 8001624:	f000 fa54 	bl	8001ad0 <ws2812_led_get_max_strip_size>
 8001628:	4603      	mov	r3, r0
 800162a:	827b      	strh	r3, [r7, #18]
    uint8_t *c;
    uint16_t iii, jjj;
    for (jjj = 256 * 5; jjj > 0; jjj--)
 800162c:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001630:	82bb      	strh	r3, [r7, #20]
 8001632:	e06c      	b.n	800170e <animate_led_rainbow_cycle+0x102>
    {
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001634:	f000 fc3e 	bl	8001eb4 <task_button_press_interrupt_occurred>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d00b      	beq.n	8001656 <animate_led_rainbow_cycle+0x4a>
 800163e:	f107 0209 	add.w	r2, r7, #9
 8001642:	f107 010a 	add.w	r1, r7, #10
 8001646:	f107 030b 	add.w	r3, r7, #11
 800164a:	4618      	mov	r0, r3
 800164c:	f000 fc96 	bl	8001f7c <task_button_press_check_interrupts>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d15f      	bne.n	8001716 <animate_led_rainbow_cycle+0x10a>
        for (iii = 0; iii < strip_size; iii++)
 8001656:	2300      	movs	r3, #0
 8001658:	82fb      	strh	r3, [r7, #22]
 800165a:	e02f      	b.n	80016bc <animate_led_rainbow_cycle+0xb0>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800165c:	f000 fc2a 	bl	8001eb4 <task_button_press_interrupt_occurred>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d00b      	beq.n	800167e <animate_led_rainbow_cycle+0x72>
 8001666:	f107 0209 	add.w	r2, r7, #9
 800166a:	f107 010a 	add.w	r1, r7, #10
 800166e:	f107 030b 	add.w	r3, r7, #11
 8001672:	4618      	mov	r0, r3
 8001674:	f000 fc82 	bl	8001f7c <task_button_press_check_interrupts>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d14d      	bne.n	800171a <animate_led_rainbow_cycle+0x10e>
            c = animate_led_wheel(((iii * 256 / strip_size) + jjj) & 255);
 800167e:	8afb      	ldrh	r3, [r7, #22]
 8001680:	021a      	lsls	r2, r3, #8
 8001682:	8a7b      	ldrh	r3, [r7, #18]
 8001684:	fb92 f3f3 	sdiv	r3, r2, r3
 8001688:	b2da      	uxtb	r2, r3
 800168a:	8abb      	ldrh	r3, [r7, #20]
 800168c:	b2db      	uxtb	r3, r3
 800168e:	4413      	add	r3, r2
 8001690:	b2db      	uxtb	r3, r3
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fbfa 	bl	8000e8c <animate_led_wheel>
 8001698:	60f8      	str	r0, [r7, #12]
            animate_led_set_pixel(mask, iii, *c, *(c + 1), *(c + 2));
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	781a      	ldrb	r2, [r3, #0]
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	3301      	adds	r3, #1
 80016a2:	781c      	ldrb	r4, [r3, #0]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	3302      	adds	r3, #2
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	8af9      	ldrh	r1, [r7, #22]
 80016ac:	88f8      	ldrh	r0, [r7, #6]
 80016ae:	9300      	str	r3, [sp, #0]
 80016b0:	4623      	mov	r3, r4
 80016b2:	f7ff fc62 	bl	8000f7a <animate_led_set_pixel>
        for (iii = 0; iii < strip_size; iii++)
 80016b6:	8afb      	ldrh	r3, [r7, #22]
 80016b8:	3301      	adds	r3, #1
 80016ba:	82fb      	strh	r3, [r7, #22]
 80016bc:	8afa      	ldrh	r2, [r7, #22]
 80016be:	8a7b      	ldrh	r3, [r7, #18]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d3cb      	bcc.n	800165c <animate_led_rainbow_cycle+0x50>
        }
        animate_led_show_strip(mask);
 80016c4:	88fb      	ldrh	r3, [r7, #6]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff fc36 	bl	8000f38 <animate_led_show_strip>
        if (LED_SPEED_10X == task_led_ctrl_speed()) task_led_ctrl_delay(0);
 80016cc:	f001 f850 	bl	8002770 <task_led_ctrl_speed>
 80016d0:	eef0 7a40 	vmov.f32	s15, s0
 80016d4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80016d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016dc:	d103      	bne.n	80016e6 <animate_led_rainbow_cycle+0xda>
 80016de:	2000      	movs	r0, #0
 80016e0:	f000 fee0 	bl	80024a4 <task_led_ctrl_delay>
 80016e4:	e010      	b.n	8001708 <animate_led_rainbow_cycle+0xfc>
        else task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 80016e6:	88bb      	ldrh	r3, [r7, #4]
 80016e8:	ee07 3a90 	vmov	s15, r3
 80016ec:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80016f0:	f001 f83e 	bl	8002770 <task_led_ctrl_speed>
 80016f4:	eeb0 7a40 	vmov.f32	s14, s0
 80016f8:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80016fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001700:	ee17 0a90 	vmov	r0, s15
 8001704:	f000 fece 	bl	80024a4 <task_led_ctrl_delay>
    for (jjj = 256 * 5; jjj > 0; jjj--)
 8001708:	8abb      	ldrh	r3, [r7, #20]
 800170a:	3b01      	subs	r3, #1
 800170c:	82bb      	strh	r3, [r7, #20]
 800170e:	8abb      	ldrh	r3, [r7, #20]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d18f      	bne.n	8001634 <animate_led_rainbow_cycle+0x28>
 8001714:	e002      	b.n	800171c <animate_led_rainbow_cycle+0x110>
        if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001716:	bf00      	nop
 8001718:	e000      	b.n	800171c <animate_led_rainbow_cycle+0x110>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 800171a:	bf00      	nop
    }
}
 800171c:	371c      	adds	r7, #28
 800171e:	46bd      	mov	sp, r7
 8001720:	ecbd 8b02 	vpop	{d8}
 8001724:	bd90      	pop	{r4, r7, pc}
	...

08001728 <animate_led_theater_chase>:


void animate_led_theater_chase(const strip_mask_t mask, const color_hex_code_e color,
                               const uint16_t speed_delay)
{
 8001728:	b590      	push	{r4, r7, lr}
 800172a:	ed2d 8b02 	vpush	{d8}
 800172e:	b08b      	sub	sp, #44	; 0x2c
 8001730:	af02      	add	r7, sp, #8
 8001732:	4603      	mov	r3, r0
 8001734:	6039      	str	r1, [r7, #0]
 8001736:	80fb      	strh	r3, [r7, #6]
 8001738:	4613      	mov	r3, r2
 800173a:	80bb      	strh	r3, [r7, #4]
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask);
 800173c:	88fb      	ldrh	r3, [r7, #6]
 800173e:	4618      	mov	r0, r3
 8001740:	f000 f9c6 	bl	8001ad0 <ws2812_led_get_max_strip_size>
 8001744:	4603      	mov	r3, r0
 8001746:	81fb      	strh	r3, [r7, #14]
    uint8_t color_theater_chase_rgb[sizeof(ws2812b_led_t)] = {0};
 8001748:	4b47      	ldr	r3, [pc, #284]	; (8001868 <animate_led_theater_chase+0x140>)
 800174a:	881b      	ldrh	r3, [r3, #0]
 800174c:	813b      	strh	r3, [r7, #8]
 800174e:	2300      	movs	r3, #0
 8001750:	72bb      	strb	r3, [r7, #10]
    color_led_hex_to_rgb(color, color_theater_chase_rgb);
 8001752:	f107 0308 	add.w	r3, r7, #8
 8001756:	4619      	mov	r1, r3
 8001758:	6838      	ldr	r0, [r7, #0]
 800175a:	f000 f935 	bl	80019c8 <color_led_hex_to_rgb>
    for (int jjj = 0; jjj < 10; jjj++)
 800175e:	2300      	movs	r3, #0
 8001760:	61fb      	str	r3, [r7, #28]
 8001762:	e075      	b.n	8001850 <animate_led_theater_chase+0x128>
    {
        for (int qqq = 0; qqq < 3; qqq++)
 8001764:	2300      	movs	r3, #0
 8001766:	61bb      	str	r3, [r7, #24]
 8001768:	e06c      	b.n	8001844 <animate_led_theater_chase+0x11c>
        {
            if (task_button_press_interrupt_occurred())
 800176a:	f000 fba3 	bl	8001eb4 <task_button_press_interrupt_occurred>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d00d      	beq.n	8001790 <animate_led_theater_chase+0x68>
            {
                if (task_button_press_check_interrupts(&color_theater_chase_rgb[offsetof(ws2812b_led_t, red)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, green)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]))
 8001774:	f107 0308 	add.w	r3, r7, #8
 8001778:	1c9a      	adds	r2, r3, #2
 800177a:	f107 0308 	add.w	r3, r7, #8
 800177e:	1c59      	adds	r1, r3, #1
 8001780:	f107 0308 	add.w	r3, r7, #8
 8001784:	4618      	mov	r0, r3
 8001786:	f000 fbf9 	bl	8001f7c <task_button_press_check_interrupts>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d163      	bne.n	8001858 <animate_led_theater_chase+0x130>
                {
                    return;
                }
            }
            for (int iii = 0; iii < strip_size; iii += 3)
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	e010      	b.n	80017b8 <animate_led_theater_chase+0x90>
            {
                animate_led_set_pixel(mask, iii + qqq,
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	b29a      	uxth	r2, r3
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	b29b      	uxth	r3, r3
 800179e:	4413      	add	r3, r2
 80017a0:	b299      	uxth	r1, r3
 80017a2:	7a3a      	ldrb	r2, [r7, #8]
 80017a4:	7a7c      	ldrb	r4, [r7, #9]
 80017a6:	7abb      	ldrb	r3, [r7, #10]
 80017a8:	88f8      	ldrh	r0, [r7, #6]
 80017aa:	9300      	str	r3, [sp, #0]
 80017ac:	4623      	mov	r3, r4
 80017ae:	f7ff fbe4 	bl	8000f7a <animate_led_set_pixel>
            for (int iii = 0; iii < strip_size; iii += 3)
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	3303      	adds	r3, #3
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	89fb      	ldrh	r3, [r7, #14]
 80017ba:	697a      	ldr	r2, [r7, #20]
 80017bc:	429a      	cmp	r2, r3
 80017be:	dbea      	blt.n	8001796 <animate_led_theater_chase+0x6e>
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, red)]),
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, green)]),
                                      (color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]));
            }
            animate_led_show_strip(mask);
 80017c0:	88fb      	ldrh	r3, [r7, #6]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fbb8 	bl	8000f38 <animate_led_show_strip>
            if (task_button_press_interrupt_occurred())
 80017c8:	f000 fb74 	bl	8001eb4 <task_button_press_interrupt_occurred>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d00d      	beq.n	80017ee <animate_led_theater_chase+0xc6>
            {
                if (task_button_press_check_interrupts(&color_theater_chase_rgb[offsetof(ws2812b_led_t, red)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, green)], &color_theater_chase_rgb[offsetof(ws2812b_led_t, blue)]))
 80017d2:	f107 0308 	add.w	r3, r7, #8
 80017d6:	1c9a      	adds	r2, r3, #2
 80017d8:	f107 0308 	add.w	r3, r7, #8
 80017dc:	1c59      	adds	r1, r3, #1
 80017de:	f107 0308 	add.w	r3, r7, #8
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 fbca 	bl	8001f7c <task_button_press_check_interrupts>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d136      	bne.n	800185c <animate_led_theater_chase+0x134>
                {
                    return;
                }
            }
            task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 80017ee:	88bb      	ldrh	r3, [r7, #4]
 80017f0:	ee07 3a90 	vmov	s15, r3
 80017f4:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80017f8:	f000 ffba 	bl	8002770 <task_led_ctrl_speed>
 80017fc:	eeb0 7a40 	vmov.f32	s14, s0
 8001800:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001804:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001808:	ee17 0a90 	vmov	r0, s15
 800180c:	f000 fe4a 	bl	80024a4 <task_led_ctrl_delay>
            for (int iii = 0; iii < strip_size; iii += 3) animate_led_set_pixel(mask, iii + qqq, 0, 0, 0); // turn every third pixel off
 8001810:	2300      	movs	r3, #0
 8001812:	613b      	str	r3, [r7, #16]
 8001814:	e00f      	b.n	8001836 <animate_led_theater_chase+0x10e>
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	b29a      	uxth	r2, r3
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	b29b      	uxth	r3, r3
 800181e:	4413      	add	r3, r2
 8001820:	b299      	uxth	r1, r3
 8001822:	88f8      	ldrh	r0, [r7, #6]
 8001824:	2300      	movs	r3, #0
 8001826:	9300      	str	r3, [sp, #0]
 8001828:	2300      	movs	r3, #0
 800182a:	2200      	movs	r2, #0
 800182c:	f7ff fba5 	bl	8000f7a <animate_led_set_pixel>
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	3303      	adds	r3, #3
 8001834:	613b      	str	r3, [r7, #16]
 8001836:	89fb      	ldrh	r3, [r7, #14]
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	429a      	cmp	r2, r3
 800183c:	dbeb      	blt.n	8001816 <animate_led_theater_chase+0xee>
        for (int qqq = 0; qqq < 3; qqq++)
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	3301      	adds	r3, #1
 8001842:	61bb      	str	r3, [r7, #24]
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	2b02      	cmp	r3, #2
 8001848:	dd8f      	ble.n	800176a <animate_led_theater_chase+0x42>
    for (int jjj = 0; jjj < 10; jjj++)
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3301      	adds	r3, #1
 800184e:	61fb      	str	r3, [r7, #28]
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	2b09      	cmp	r3, #9
 8001854:	dd86      	ble.n	8001764 <animate_led_theater_chase+0x3c>
 8001856:	e002      	b.n	800185e <animate_led_theater_chase+0x136>
                    return;
 8001858:	bf00      	nop
 800185a:	e000      	b.n	800185e <animate_led_theater_chase+0x136>
                    return;
 800185c:	bf00      	nop
        }
    }
}
 800185e:	3724      	adds	r7, #36	; 0x24
 8001860:	46bd      	mov	sp, r7
 8001862:	ecbd 8b02 	vpop	{d8}
 8001866:	bd90      	pop	{r4, r7, pc}
 8001868:	0800c578 	.word	0x0800c578

0800186c <animate_led_theater_chase_rainbow>:


void animate_led_theater_chase_rainbow(const strip_mask_t mask, const uint16_t speed_delay)
{
 800186c:	b590      	push	{r4, r7, lr}
 800186e:	ed2d 8b02 	vpush	{d8}
 8001872:	b08d      	sub	sp, #52	; 0x34
 8001874:	af02      	add	r7, sp, #8
 8001876:	4603      	mov	r3, r0
 8001878:	460a      	mov	r2, r1
 800187a:	80fb      	strh	r3, [r7, #6]
 800187c:	4613      	mov	r3, r2
 800187e:	80bb      	strh	r3, [r7, #4]
	uint8_t dummy_red, dummy_green, dummy_blue;
	uint16_t strip_size = ws2812_led_get_max_strip_size(mask);
 8001880:	88fb      	ldrh	r3, [r7, #6]
 8001882:	4618      	mov	r0, r3
 8001884:	f000 f924 	bl	8001ad0 <ws2812_led_get_max_strip_size>
 8001888:	4603      	mov	r3, r0
 800188a:	82fb      	strh	r3, [r7, #22]
    uint8_t *c;
    for (int jjj = 0; jjj < 256; jjj++) // cycel all 256 colors in the animate_led_wheel
 800188c:	2300      	movs	r3, #0
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
 8001890:	e08a      	b.n	80019a8 <animate_led_theater_chase_rainbow+0x13c>
    {
        for (int qqq = 0; qqq < 3; qqq++)
 8001892:	2300      	movs	r3, #0
 8001894:	623b      	str	r3, [r7, #32]
 8001896:	e080      	b.n	800199a <animate_led_theater_chase_rainbow+0x12e>
        {
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 8001898:	f000 fb0c 	bl	8001eb4 <task_button_press_interrupt_occurred>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d00b      	beq.n	80018ba <animate_led_theater_chase_rainbow+0x4e>
 80018a2:	f107 020d 	add.w	r2, r7, #13
 80018a6:	f107 010e 	add.w	r1, r7, #14
 80018aa:	f107 030f 	add.w	r3, r7, #15
 80018ae:	4618      	mov	r0, r3
 80018b0:	f000 fb64 	bl	8001f7c <task_button_press_check_interrupts>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d17b      	bne.n	80019b2 <animate_led_theater_chase_rainbow+0x146>
            for (int iii = 0; iii < strip_size; iii += 3)
 80018ba:	2300      	movs	r3, #0
 80018bc:	61fb      	str	r3, [r7, #28]
 80018be:	e039      	b.n	8001934 <animate_led_theater_chase_rainbow+0xc8>
            {
                if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80018c0:	f000 faf8 	bl	8001eb4 <task_button_press_interrupt_occurred>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d00b      	beq.n	80018e2 <animate_led_theater_chase_rainbow+0x76>
 80018ca:	f107 020d 	add.w	r2, r7, #13
 80018ce:	f107 010e 	add.w	r1, r7, #14
 80018d2:	f107 030f 	add.w	r3, r7, #15
 80018d6:	4618      	mov	r0, r3
 80018d8:	f000 fb50 	bl	8001f7c <task_button_press_check_interrupts>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d169      	bne.n	80019b6 <animate_led_theater_chase_rainbow+0x14a>
                c = animate_led_wheel((iii + jjj) % 255);
 80018e2:	69fa      	ldr	r2, [r7, #28]
 80018e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e6:	441a      	add	r2, r3
 80018e8:	4b36      	ldr	r3, [pc, #216]	; (80019c4 <animate_led_theater_chase_rainbow+0x158>)
 80018ea:	fb83 1302 	smull	r1, r3, r3, r2
 80018ee:	4413      	add	r3, r2
 80018f0:	11d9      	asrs	r1, r3, #7
 80018f2:	17d3      	asrs	r3, r2, #31
 80018f4:	1ac9      	subs	r1, r1, r3
 80018f6:	460b      	mov	r3, r1
 80018f8:	021b      	lsls	r3, r3, #8
 80018fa:	1a5b      	subs	r3, r3, r1
 80018fc:	1ad1      	subs	r1, r2, r3
 80018fe:	b2cb      	uxtb	r3, r1
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff fac3 	bl	8000e8c <animate_led_wheel>
 8001906:	6138      	str	r0, [r7, #16]
                animate_led_set_pixel(mask, iii + qqq, *c, *(c + 1), *(c + 2)); // turn every third pixel on
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	b29a      	uxth	r2, r3
 800190c:	6a3b      	ldr	r3, [r7, #32]
 800190e:	b29b      	uxth	r3, r3
 8001910:	4413      	add	r3, r2
 8001912:	b299      	uxth	r1, r3
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	781a      	ldrb	r2, [r3, #0]
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	3301      	adds	r3, #1
 800191c:	781c      	ldrb	r4, [r3, #0]
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	3302      	adds	r3, #2
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	88f8      	ldrh	r0, [r7, #6]
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	4623      	mov	r3, r4
 800192a:	f7ff fb26 	bl	8000f7a <animate_led_set_pixel>
            for (int iii = 0; iii < strip_size; iii += 3)
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	3303      	adds	r3, #3
 8001932:	61fb      	str	r3, [r7, #28]
 8001934:	8afb      	ldrh	r3, [r7, #22]
 8001936:	69fa      	ldr	r2, [r7, #28]
 8001938:	429a      	cmp	r2, r3
 800193a:	dbc1      	blt.n	80018c0 <animate_led_theater_chase_rainbow+0x54>
            }
            animate_led_show_strip(mask);
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fafa 	bl	8000f38 <animate_led_show_strip>
            task_led_ctrl_delay((float_t)speed_delay / task_led_ctrl_speed());
 8001944:	88bb      	ldrh	r3, [r7, #4]
 8001946:	ee07 3a90 	vmov	s15, r3
 800194a:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800194e:	f000 ff0f 	bl	8002770 <task_led_ctrl_speed>
 8001952:	eeb0 7a40 	vmov.f32	s14, s0
 8001956:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800195a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800195e:	ee17 0a90 	vmov	r0, s15
 8001962:	f000 fd9f 	bl	80024a4 <task_led_ctrl_delay>
            for (int iii = 0; iii < strip_size; iii += 3) animate_led_set_pixel(mask, iii + qqq, 0, 0, 0); // turn every third pixel off
 8001966:	2300      	movs	r3, #0
 8001968:	61bb      	str	r3, [r7, #24]
 800196a:	e00f      	b.n	800198c <animate_led_theater_chase_rainbow+0x120>
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	b29a      	uxth	r2, r3
 8001970:	6a3b      	ldr	r3, [r7, #32]
 8001972:	b29b      	uxth	r3, r3
 8001974:	4413      	add	r3, r2
 8001976:	b299      	uxth	r1, r3
 8001978:	88f8      	ldrh	r0, [r7, #6]
 800197a:	2300      	movs	r3, #0
 800197c:	9300      	str	r3, [sp, #0]
 800197e:	2300      	movs	r3, #0
 8001980:	2200      	movs	r2, #0
 8001982:	f7ff fafa 	bl	8000f7a <animate_led_set_pixel>
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	3303      	adds	r3, #3
 800198a:	61bb      	str	r3, [r7, #24]
 800198c:	8afb      	ldrh	r3, [r7, #22]
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	429a      	cmp	r2, r3
 8001992:	dbeb      	blt.n	800196c <animate_led_theater_chase_rainbow+0x100>
        for (int qqq = 0; qqq < 3; qqq++)
 8001994:	6a3b      	ldr	r3, [r7, #32]
 8001996:	3301      	adds	r3, #1
 8001998:	623b      	str	r3, [r7, #32]
 800199a:	6a3b      	ldr	r3, [r7, #32]
 800199c:	2b02      	cmp	r3, #2
 800199e:	f77f af7b 	ble.w	8001898 <animate_led_theater_chase_rainbow+0x2c>
    for (int jjj = 0; jjj < 256; jjj++) // cycel all 256 colors in the animate_led_wheel
 80019a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a4:	3301      	adds	r3, #1
 80019a6:	627b      	str	r3, [r7, #36]	; 0x24
 80019a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019aa:	2bff      	cmp	r3, #255	; 0xff
 80019ac:	f77f af71 	ble.w	8001892 <animate_led_theater_chase_rainbow+0x26>
 80019b0:	e002      	b.n	80019b8 <animate_led_theater_chase_rainbow+0x14c>
            if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80019b2:	bf00      	nop
 80019b4:	e000      	b.n	80019b8 <animate_led_theater_chase_rainbow+0x14c>
                if (task_button_press_interrupt_occurred()) if (task_button_press_check_interrupts(&dummy_red, &dummy_green, &dummy_blue)) return;
 80019b6:	bf00      	nop
        }
    }
}
 80019b8:	372c      	adds	r7, #44	; 0x2c
 80019ba:	46bd      	mov	sp, r7
 80019bc:	ecbd 8b02 	vpop	{d8}
 80019c0:	bd90      	pop	{r4, r7, pc}
 80019c2:	bf00      	nop
 80019c4:	80808081 	.word	0x80808081

080019c8 <color_led_hex_to_rgb>:
    [COLORS_BROWN] = COLOR_HEX_BROWN
};


void color_led_hex_to_rgb(const color_hex_code_e color, uint8_t *color_array)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
    color_array[offsetof(ws2812b_led_t, red)] = ((color & 0xFF0000) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, red))));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	0c1b      	lsrs	r3, r3, #16
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, green)] = ((color & 0x00FF00) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, green))));
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	0a1a      	lsrs	r2, r3, #8
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	3301      	adds	r3, #1
 80019e4:	b2d2      	uxtb	r2, r2
 80019e6:	701a      	strb	r2, [r3, #0]
    color_array[offsetof(ws2812b_led_t, blue)] = ((color & 0x0000FF) >> (BITS_PER_BYTE * (2 - offsetof(ws2812b_led_t, blue))));
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	3302      	adds	r3, #2
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	701a      	strb	r2, [r3, #0]
}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
	...

08001a00 <reset_ws2812b>:
 * @brief   Reset LED strip >= 50 microseconds of 0
 * @param   void
 * @return  void
 */
void reset_ws2812b(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b08e      	sub	sp, #56	; 0x38
 8001a04:	af00      	add	r7, sp, #0
	// something needs to change here... This should be 3000
	uint8_t g_pwm_reset[50] = {0}; // 50 bytes on stack...
 8001a06:	2300      	movs	r3, #0
 8001a08:	607b      	str	r3, [r7, #4]
 8001a0a:	f107 0308 	add.w	r3, r7, #8
 8001a0e:	222e      	movs	r2, #46	; 0x2e
 8001a10:	2100      	movs	r1, #0
 8001a12:	4618      	mov	r0, r3
 8001a14:	f009 ff30 	bl	800b878 <memset>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)g_pwm_reset, sizeof(g_pwm_reset));
 8001a18:	1d3a      	adds	r2, r7, #4
 8001a1a:	2332      	movs	r3, #50	; 0x32
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4809      	ldr	r0, [pc, #36]	; (8001a44 <reset_ws2812b+0x44>)
 8001a20:	f006 f934 	bl	8007c8c <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_2, (uint32_t *)g_pwm_reset, sizeof(g_pwm_reset));
 8001a24:	1d3a      	adds	r2, r7, #4
 8001a26:	2332      	movs	r3, #50	; 0x32
 8001a28:	2104      	movs	r1, #4
 8001a2a:	4806      	ldr	r0, [pc, #24]	; (8001a44 <reset_ws2812b+0x44>)
 8001a2c:	f006 f92e 	bl	8007c8c <HAL_TIM_PWM_Start_DMA>
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_3, (uint32_t *)g_pwm_reset, sizeof(g_pwm_reset));
 8001a30:	1d3a      	adds	r2, r7, #4
 8001a32:	2332      	movs	r3, #50	; 0x32
 8001a34:	2108      	movs	r1, #8
 8001a36:	4803      	ldr	r0, [pc, #12]	; (8001a44 <reset_ws2812b+0x44>)
 8001a38:	f006 f928 	bl	8007c8c <HAL_TIM_PWM_Start_DMA>
}
 8001a3c:	bf00      	nop
 8001a3e:	3738      	adds	r7, #56	; 0x38
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	20001e94 	.word	0x20001e94

08001a48 <ws2812_get_strip_size>:
 * @brief   Return the size of the current strip
 * @param   void
 * @return  void
 */
uint16_t ws2812_get_strip_size(const strip_num_e strip_num)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	71fb      	strb	r3, [r7, #7]
	return g_ws2812b_info[strip_num].led_strip_length;
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	4a04      	ldr	r2, [pc, #16]	; (8001a68 <ws2812_get_strip_size+0x20>)
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	4413      	add	r3, r2
 8001a5a:	889b      	ldrh	r3, [r3, #4]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	2000005c 	.word	0x2000005c

08001a6c <ws2812_get_num_active_animation_leds>:
 * @brief   Get the number of active LEDs in the active strips
 * @param   strip_mask: active strips to find max of
 * @return  Number of active LEDs
 */
uint16_t ws2812_get_num_active_animation_leds(const strip_mask_t strip_mask)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	80fb      	strh	r3, [r7, #6]
	uint16_t strip_size = 0;
 8001a76:	2300      	movs	r3, #0
 8001a78:	81fb      	strh	r3, [r7, #14]
	if (STRIP_NUM_1 & strip_mask) strip_size += g_ws2812b_info[STRIP_NUM_1].led_strip_length;
 8001a7a:	88fb      	ldrh	r3, [r7, #6]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d004      	beq.n	8001a90 <ws2812_get_num_active_animation_leds+0x24>
 8001a86:	4b11      	ldr	r3, [pc, #68]	; (8001acc <ws2812_get_num_active_animation_leds+0x60>)
 8001a88:	899a      	ldrh	r2, [r3, #12]
 8001a8a:	89fb      	ldrh	r3, [r7, #14]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	81fb      	strh	r3, [r7, #14]
	if (STRIP_NUM_2 & strip_mask) strip_size += g_ws2812b_info[STRIP_NUM_2].led_strip_length;
 8001a90:	88fb      	ldrh	r3, [r7, #6]
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d004      	beq.n	8001aa6 <ws2812_get_num_active_animation_leds+0x3a>
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <ws2812_get_num_active_animation_leds+0x60>)
 8001a9e:	8a9a      	ldrh	r2, [r3, #20]
 8001aa0:	89fb      	ldrh	r3, [r7, #14]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	81fb      	strh	r3, [r7, #14]
	if (STRIP_NUM_3 & strip_mask) strip_size += g_ws2812b_info[STRIP_NUM_3].led_strip_length;
 8001aa6:	88fb      	ldrh	r3, [r7, #6]
 8001aa8:	f003 0304 	and.w	r3, r3, #4
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d004      	beq.n	8001abc <ws2812_get_num_active_animation_leds+0x50>
 8001ab2:	4b06      	ldr	r3, [pc, #24]	; (8001acc <ws2812_get_num_active_animation_leds+0x60>)
 8001ab4:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8001ab6:	89fb      	ldrh	r3, [r7, #14]
 8001ab8:	4413      	add	r3, r2
 8001aba:	81fb      	strh	r3, [r7, #14]
	return strip_size;
 8001abc:	89fb      	ldrh	r3, [r7, #14]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	2000005c 	.word	0x2000005c

08001ad0 <ws2812_led_get_max_strip_size>:
 * @brief   Return max strip size in the active strips
 * @param   strip_mask: active strips to find max of
 * @return  The max strip size
 */
uint16_t ws2812_led_get_max_strip_size(const strip_mask_t strip_mask)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	80fb      	strh	r3, [r7, #6]
	uint16_t max_strip_size = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	81fb      	strh	r3, [r7, #14]
	if ((STRIP_NUM_1 & strip_mask) && \
 8001ade:	88fb      	ldrh	r3, [r7, #6]
 8001ae0:	f003 0301 	and.w	r3, r3, #1
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d007      	beq.n	8001afa <ws2812_led_get_max_strip_size+0x2a>
			(max_strip_size < g_ws2812b_info[STRIP_NUM_1].led_strip_length)) \
 8001aea:	4b15      	ldr	r3, [pc, #84]	; (8001b40 <ws2812_led_get_max_strip_size+0x70>)
 8001aec:	899b      	ldrh	r3, [r3, #12]
	if ((STRIP_NUM_1 & strip_mask) && \
 8001aee:	89fa      	ldrh	r2, [r7, #14]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d202      	bcs.n	8001afa <ws2812_led_get_max_strip_size+0x2a>
					max_strip_size = g_ws2812b_info[STRIP_NUM_1].led_strip_length;
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <ws2812_led_get_max_strip_size+0x70>)
 8001af6:	899b      	ldrh	r3, [r3, #12]
 8001af8:	81fb      	strh	r3, [r7, #14]
	if ((STRIP_NUM_2 & strip_mask) && \
 8001afa:	88fb      	ldrh	r3, [r7, #6]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d007      	beq.n	8001b16 <ws2812_led_get_max_strip_size+0x46>
			(max_strip_size < g_ws2812b_info[STRIP_NUM_2].led_strip_length)) \
 8001b06:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <ws2812_led_get_max_strip_size+0x70>)
 8001b08:	8a9b      	ldrh	r3, [r3, #20]
	if ((STRIP_NUM_2 & strip_mask) && \
 8001b0a:	89fa      	ldrh	r2, [r7, #14]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d202      	bcs.n	8001b16 <ws2812_led_get_max_strip_size+0x46>
					max_strip_size = g_ws2812b_info[STRIP_NUM_2].led_strip_length;
 8001b10:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <ws2812_led_get_max_strip_size+0x70>)
 8001b12:	8a9b      	ldrh	r3, [r3, #20]
 8001b14:	81fb      	strh	r3, [r7, #14]
	if ((STRIP_NUM_3 & strip_mask) && \
 8001b16:	88fb      	ldrh	r3, [r7, #6]
 8001b18:	f003 0304 	and.w	r3, r3, #4
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d007      	beq.n	8001b32 <ws2812_led_get_max_strip_size+0x62>
			(max_strip_size < g_ws2812b_info[STRIP_NUM_3].led_strip_length)) \
 8001b22:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <ws2812_led_get_max_strip_size+0x70>)
 8001b24:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
	if ((STRIP_NUM_3 & strip_mask) && \
 8001b26:	89fa      	ldrh	r2, [r7, #14]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d202      	bcs.n	8001b32 <ws2812_led_get_max_strip_size+0x62>
					max_strip_size = g_ws2812b_info[STRIP_NUM_3].led_strip_length;
 8001b2c:	4b04      	ldr	r3, [pc, #16]	; (8001b40 <ws2812_led_get_max_strip_size+0x70>)
 8001b2e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001b30:	81fb      	strh	r3, [r7, #14]
	return max_strip_size;
 8001b32:	89fb      	ldrh	r3, [r7, #14]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3714      	adds	r7, #20
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	2000005c 	.word	0x2000005c

08001b44 <ws2812_pixel_is_in_strip_range>:
 * @param   strip_bit: strip to check if pixel is in range
 * @param	pixel: LED # to check
 * @return  true if in range, else false
 */
bool ws2812_pixel_is_in_strip_range(const strip_num_e strip_num, const uint16_t pixel)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	460a      	mov	r2, r1
 8001b4e:	71fb      	strb	r3, [r7, #7]
 8001b50:	4613      	mov	r3, r2
 8001b52:	80bb      	strh	r3, [r7, #4]
	bool return_val = false;
 8001b54:	2300      	movs	r3, #0
 8001b56:	73fb      	strb	r3, [r7, #15]
	if ((STRIP_NUM_1 == strip_num) && (pixel < g_ws2812b_info[STRIP_NUM_1].led_strip_length)) return_val = true;
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d107      	bne.n	8001b6e <ws2812_pixel_is_in_strip_range+0x2a>
 8001b5e:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <ws2812_pixel_is_in_strip_range+0x64>)
 8001b60:	899b      	ldrh	r3, [r3, #12]
 8001b62:	88ba      	ldrh	r2, [r7, #4]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d202      	bcs.n	8001b6e <ws2812_pixel_is_in_strip_range+0x2a>
 8001b68:	2301      	movs	r3, #1
 8001b6a:	73fb      	strb	r3, [r7, #15]
 8001b6c:	e014      	b.n	8001b98 <ws2812_pixel_is_in_strip_range+0x54>
	else if ((STRIP_NUM_2 == strip_num) && (pixel < g_ws2812b_info[STRIP_NUM_2].led_strip_length)) return_val = true;
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d107      	bne.n	8001b84 <ws2812_pixel_is_in_strip_range+0x40>
 8001b74:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <ws2812_pixel_is_in_strip_range+0x64>)
 8001b76:	8a9b      	ldrh	r3, [r3, #20]
 8001b78:	88ba      	ldrh	r2, [r7, #4]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d202      	bcs.n	8001b84 <ws2812_pixel_is_in_strip_range+0x40>
 8001b7e:	2301      	movs	r3, #1
 8001b80:	73fb      	strb	r3, [r7, #15]
 8001b82:	e009      	b.n	8001b98 <ws2812_pixel_is_in_strip_range+0x54>
	else if ((STRIP_NUM_3 == strip_num) && (pixel < g_ws2812b_info[STRIP_NUM_3].led_strip_length)) return_val = true;
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	d106      	bne.n	8001b98 <ws2812_pixel_is_in_strip_range+0x54>
 8001b8a:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <ws2812_pixel_is_in_strip_range+0x64>)
 8001b8c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001b8e:	88ba      	ldrh	r2, [r7, #4]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d201      	bcs.n	8001b98 <ws2812_pixel_is_in_strip_range+0x54>
 8001b94:	2301      	movs	r3, #1
 8001b96:	73fb      	strb	r3, [r7, #15]
	return return_val;
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	2000005c 	.word	0x2000005c

08001bac <ws2812b_set_led>:
 * @param 	blue: 8 bit blue
 * @return  void
 */
void ws2812b_set_led(const strip_num_e strip_num, const uint16_t led_num, const color_t red, const color_t green,
                     const color_t blue)
{
 8001bac:	b490      	push	{r4, r7}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4604      	mov	r4, r0
 8001bb4:	4608      	mov	r0, r1
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4623      	mov	r3, r4
 8001bbc:	73fb      	strb	r3, [r7, #15]
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	81bb      	strh	r3, [r7, #12]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	73bb      	strb	r3, [r7, #14]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	72fb      	strb	r3, [r7, #11]
	(g_ws2812b_info[strip_num].led_strip + led_num)->red = red * g_max_current_ratio;
 8001bca:	7bbb      	ldrb	r3, [r7, #14]
 8001bcc:	ee07 3a90 	vmov	s15, r3
 8001bd0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bd4:	4b26      	ldr	r3, [pc, #152]	; (8001c70 <ws2812b_set_led+0xc4>)
 8001bd6:	edd3 7a00 	vldr	s15, [r3]
 8001bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	4a24      	ldr	r2, [pc, #144]	; (8001c74 <ws2812b_set_led+0xc8>)
 8001be2:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8001be6:	89ba      	ldrh	r2, [r7, #12]
 8001be8:	4613      	mov	r3, r2
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	4413      	add	r3, r2
 8001bee:	440b      	add	r3, r1
 8001bf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bf4:	edc7 7a01 	vstr	s15, [r7, #4]
 8001bf8:	793a      	ldrb	r2, [r7, #4]
 8001bfa:	b2d2      	uxtb	r2, r2
 8001bfc:	701a      	strb	r2, [r3, #0]
	(g_ws2812b_info[strip_num].led_strip + led_num)->green = green * g_max_current_ratio;
 8001bfe:	7afb      	ldrb	r3, [r7, #11]
 8001c00:	ee07 3a90 	vmov	s15, r3
 8001c04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c08:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <ws2812b_set_led+0xc4>)
 8001c0a:	edd3 7a00 	vldr	s15, [r3]
 8001c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c12:	7bfb      	ldrb	r3, [r7, #15]
 8001c14:	4a17      	ldr	r2, [pc, #92]	; (8001c74 <ws2812b_set_led+0xc8>)
 8001c16:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8001c1a:	89ba      	ldrh	r2, [r7, #12]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	4413      	add	r3, r2
 8001c22:	440b      	add	r3, r1
 8001c24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c28:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c2c:	793a      	ldrb	r2, [r7, #4]
 8001c2e:	b2d2      	uxtb	r2, r2
 8001c30:	705a      	strb	r2, [r3, #1]
	(g_ws2812b_info[strip_num].led_strip + led_num)->blue = blue * g_max_current_ratio;
 8001c32:	7e3b      	ldrb	r3, [r7, #24]
 8001c34:	ee07 3a90 	vmov	s15, r3
 8001c38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <ws2812b_set_led+0xc4>)
 8001c3e:	edd3 7a00 	vldr	s15, [r3]
 8001c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	4a0a      	ldr	r2, [pc, #40]	; (8001c74 <ws2812b_set_led+0xc8>)
 8001c4a:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8001c4e:	89ba      	ldrh	r2, [r7, #12]
 8001c50:	4613      	mov	r3, r2
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	4413      	add	r3, r2
 8001c56:	440b      	add	r3, r1
 8001c58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c5c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001c60:	793a      	ldrb	r2, [r7, #4]
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	709a      	strb	r2, [r3, #2]
}
 8001c66:	bf00      	nop
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bc90      	pop	{r4, r7}
 8001c6e:	4770      	bx	lr
 8001c70:	20000000 	.word	0x20000000
 8001c74:	2000005c 	.word	0x2000005c

08001c78 <ws2812b_fill_pwm_buffer_strip>:
 * @brief   Fill the PWM buffer for the strip num
 * @param   strip_num: PWM buffer pertaining to strip
 * @return  void
 */
void ws2812b_fill_pwm_buffer_strip(strip_num_e strip_num)
{
 8001c78:	b590      	push	{r4, r7, lr}
 8001c7a:	b087      	sub	sp, #28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	71fb      	strb	r3, [r7, #7]
    uint32_t color = 0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
    for (uint16_t iii = 0; iii < g_ws2812b_info[strip_num].led_strip_length; iii++)
 8001c86:	2300      	movs	r3, #0
 8001c88:	82fb      	strh	r3, [r7, #22]
 8001c8a:	e050      	b.n	8001d2e <ws2812b_fill_pwm_buffer_strip+0xb6>
    {
    	// reconstruct 24 bit color...
        color = (((g_ws2812b_info[strip_num].led_strip + iii)->green) << 16) | \
 8001c8c:	79fb      	ldrb	r3, [r7, #7]
 8001c8e:	4a55      	ldr	r2, [pc, #340]	; (8001de4 <ws2812b_fill_pwm_buffer_strip+0x16c>)
 8001c90:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8001c94:	8afa      	ldrh	r2, [r7, #22]
 8001c96:	4613      	mov	r3, r2
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	4413      	add	r3, r2
 8001c9c:	440b      	add	r3, r1
 8001c9e:	785b      	ldrb	r3, [r3, #1]
 8001ca0:	0419      	lsls	r1, r3, #16
        		(((g_ws2812b_info[strip_num].led_strip + iii)->red) << 8) | \
 8001ca2:	79fb      	ldrb	r3, [r7, #7]
 8001ca4:	4a4f      	ldr	r2, [pc, #316]	; (8001de4 <ws2812b_fill_pwm_buffer_strip+0x16c>)
 8001ca6:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001caa:	8afa      	ldrh	r2, [r7, #22]
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	4403      	add	r3, r0
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	021b      	lsls	r3, r3, #8
        color = (((g_ws2812b_info[strip_num].led_strip + iii)->green) << 16) | \
 8001cb8:	4319      	orrs	r1, r3
				(((g_ws2812b_info[strip_num].led_strip + iii)->blue));
 8001cba:	79fb      	ldrb	r3, [r7, #7]
 8001cbc:	4a49      	ldr	r2, [pc, #292]	; (8001de4 <ws2812b_fill_pwm_buffer_strip+0x16c>)
 8001cbe:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001cc2:	8afa      	ldrh	r2, [r7, #22]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	4403      	add	r3, r0
 8001ccc:	789b      	ldrb	r3, [r3, #2]
        		(((g_ws2812b_info[strip_num].led_strip + iii)->red) << 8) | \
 8001cce:	430b      	orrs	r3, r1
        color = (((g_ws2812b_info[strip_num].led_strip + iii)->green) << 16) | \
 8001cd0:	60fb      	str	r3, [r7, #12]
        // walk over each bit.. starting at msb
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	757b      	strb	r3, [r7, #21]
 8001cd6:	e024      	b.n	8001d22 <ws2812b_fill_pwm_buffer_strip+0xaa>
        {
        	// if bit in color is set then fill w/ WS2812B_BIT_SET_CYCLES else WS2812B_BIT_RESET_CYCLES
            gp_pwm_data_fill[g_ws2812b_info[strip_num].pwm_dma_buffer_index_start + (iii * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + yyy] = \
            		(color & (1 << ((sizeof(ws2812b_led_t) * BITS_PER_BYTE) - 1 - yyy))) ? \
 8001cd8:	7d7b      	ldrb	r3, [r7, #21]
 8001cda:	f1c3 0317 	rsb	r3, r3, #23
 8001cde:	2201      	movs	r2, #1
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	4013      	ands	r3, r2
            gp_pwm_data_fill[g_ws2812b_info[strip_num].pwm_dma_buffer_index_start + (iii * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + yyy] = \
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <ws2812b_fill_pwm_buffer_strip+0x7a>
 8001cee:	2028      	movs	r0, #40	; 0x28
 8001cf0:	e000      	b.n	8001cf4 <ws2812b_fill_pwm_buffer_strip+0x7c>
 8001cf2:	2014      	movs	r0, #20
 8001cf4:	4b3c      	ldr	r3, [pc, #240]	; (8001de8 <ws2812b_fill_pwm_buffer_strip+0x170>)
 8001cf6:	6819      	ldr	r1, [r3, #0]
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	4a3a      	ldr	r2, [pc, #232]	; (8001de4 <ws2812b_fill_pwm_buffer_strip+0x16c>)
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	4413      	add	r3, r2
 8001d00:	88db      	ldrh	r3, [r3, #6]
 8001d02:	461c      	mov	r4, r3
 8001d04:	8afa      	ldrh	r2, [r7, #22]
 8001d06:	4613      	mov	r3, r2
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	4413      	add	r3, r2
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	18e2      	adds	r2, r4, r3
 8001d10:	7d7b      	ldrb	r3, [r7, #21]
 8001d12:	4413      	add	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	440b      	add	r3, r1
 8001d18:	4602      	mov	r2, r0
 8001d1a:	801a      	strh	r2, [r3, #0]
        for (uint8_t yyy = 0; yyy < BITS_PER_BYTE * sizeof(ws2812b_led_t); yyy++)
 8001d1c:	7d7b      	ldrb	r3, [r7, #21]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	757b      	strb	r3, [r7, #21]
 8001d22:	7d7b      	ldrb	r3, [r7, #21]
 8001d24:	2b17      	cmp	r3, #23
 8001d26:	d9d7      	bls.n	8001cd8 <ws2812b_fill_pwm_buffer_strip+0x60>
    for (uint16_t iii = 0; iii < g_ws2812b_info[strip_num].led_strip_length; iii++)
 8001d28:	8afb      	ldrh	r3, [r7, #22]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	82fb      	strh	r3, [r7, #22]
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	4a2c      	ldr	r2, [pc, #176]	; (8001de4 <ws2812b_fill_pwm_buffer_strip+0x16c>)
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	4413      	add	r3, r2
 8001d36:	889b      	ldrh	r3, [r3, #4]
 8001d38:	8afa      	ldrh	r2, [r7, #22]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d3a6      	bcc.n	8001c8c <ws2812b_fill_pwm_buffer_strip+0x14>
            				(uint16_t)(WS2812B_BIT_SET_CYCLES + 1) : (uint16_t)WS2812B_BIT_RESET_CYCLES;
        }
    }
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8001d3e:	2300      	movs	r3, #0
 8001d40:	827b      	strh	r3, [r7, #18]
 8001d42:	e01b      	b.n	8001d7c <ws2812b_fill_pwm_buffer_strip+0x104>
    {
        gp_pwm_data_fill[(g_ws2812b_info[strip_num].pwm_dma_buffer_index_start + (g_ws2812b_info[strip_num].led_strip_length * BITS_PER_BYTE * sizeof(ws2812b_led_t))) + iii] = 0;
 8001d44:	4b28      	ldr	r3, [pc, #160]	; (8001de8 <ws2812b_fill_pwm_buffer_strip+0x170>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	79fb      	ldrb	r3, [r7, #7]
 8001d4a:	4926      	ldr	r1, [pc, #152]	; (8001de4 <ws2812b_fill_pwm_buffer_strip+0x16c>)
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	440b      	add	r3, r1
 8001d50:	88db      	ldrh	r3, [r3, #6]
 8001d52:	4618      	mov	r0, r3
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	4923      	ldr	r1, [pc, #140]	; (8001de4 <ws2812b_fill_pwm_buffer_strip+0x16c>)
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	440b      	add	r3, r1
 8001d5c:	889b      	ldrh	r3, [r3, #4]
 8001d5e:	4619      	mov	r1, r3
 8001d60:	460b      	mov	r3, r1
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	440b      	add	r3, r1
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	18c1      	adds	r1, r0, r3
 8001d6a:	8a7b      	ldrh	r3, [r7, #18]
 8001d6c:	440b      	add	r3, r1
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	4413      	add	r3, r2
 8001d72:	2200      	movs	r2, #0
 8001d74:	801a      	strh	r2, [r3, #0]
    for (uint16_t iii = 0; iii < WS2812B_RESET_TIME_CYCLES; iii++)
 8001d76:	8a7b      	ldrh	r3, [r7, #18]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	827b      	strh	r3, [r7, #18]
 8001d7c:	8a7b      	ldrh	r3, [r7, #18]
 8001d7e:	ee07 3a90 	vmov	s15, r3
 8001d82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d86:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001dec <ws2812b_fill_pwm_buffer_strip+0x174>
 8001d8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d92:	d4d7      	bmi.n	8001d44 <ws2812b_fill_pwm_buffer_strip+0xcc>
    }
    HAL_TIM_PWM_Start_DMA(&g_tim1_handle, TIM_CHANNEL_1, (uint32_t *)(gp_pwm_data_fill + g_ws2812b_info[strip_num].pwm_dma_buffer_index_start), (g_ws2812b_info[strip_num].led_strip_length * BITS_PER_BYTE * sizeof(ws2812b_led_t)) + WS2812B_RESET_TIME_CYCLES);
 8001d94:	4b14      	ldr	r3, [pc, #80]	; (8001de8 <ws2812b_fill_pwm_buffer_strip+0x170>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	4912      	ldr	r1, [pc, #72]	; (8001de4 <ws2812b_fill_pwm_buffer_strip+0x16c>)
 8001d9c:	00db      	lsls	r3, r3, #3
 8001d9e:	440b      	add	r3, r1
 8001da0:	88db      	ldrh	r3, [r3, #6]
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	441a      	add	r2, r3
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	490e      	ldr	r1, [pc, #56]	; (8001de4 <ws2812b_fill_pwm_buffer_strip+0x16c>)
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	440b      	add	r3, r1
 8001dae:	889b      	ldrh	r3, [r3, #4]
 8001db0:	4619      	mov	r1, r3
 8001db2:	460b      	mov	r3, r1
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	440b      	add	r3, r1
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	ee07 3a90 	vmov	s15, r3
 8001dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dc2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001dec <ws2812b_fill_pwm_buffer_strip+0x174>
 8001dc6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dce:	ee17 3a90 	vmov	r3, s15
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	4806      	ldr	r0, [pc, #24]	; (8001df0 <ws2812b_fill_pwm_buffer_strip+0x178>)
 8001dd8:	f005 ff58 	bl	8007c8c <HAL_TIM_PWM_Start_DMA>
}
 8001ddc:	bf00      	nop
 8001dde:	371c      	adds	r7, #28
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd90      	pop	{r4, r7, pc}
 8001de4:	2000005c 	.word	0x2000005c
 8001de8:	2000028c 	.word	0x2000028c
 8001dec:	453b8000 	.word	0x453b8000
 8001df0:	20001e94 	.word	0x20001e94

08001df4 <ws2812b_show_strip_one>:
	// call TIM PWM DMA to reset.
}


void ws2812b_show_strip_one(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
	ws2812b_show(STRIP_NUM_1);
 8001df8:	2001      	movs	r0, #1
 8001dfa:	f000 f810 	bl	8001e1e <ws2812b_show>
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <ws2812b_show_strip_two>:


void ws2812b_show_strip_two(void)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	af00      	add	r7, sp, #0
	ws2812b_show(STRIP_NUM_2);
 8001e06:	2002      	movs	r0, #2
 8001e08:	f000 f809 	bl	8001e1e <ws2812b_show>
}
 8001e0c:	bf00      	nop
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <ws2812b_show_strip_three>:


void ws2812b_show_strip_three(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
	ws2812b_show(STRIP_NUM_3);
 8001e14:	2004      	movs	r0, #4
 8001e16:	f000 f802 	bl	8001e1e <ws2812b_show>
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <ws2812b_show>:
 * @brief   Show the strip(s)
 * @param   strip_mask: bit vector. 1 = show, 0 = don't
 * @return  void
 */
void ws2812b_show(const strip_mask_t strip_mask)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b082      	sub	sp, #8
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	4603      	mov	r3, r0
 8001e26:	80fb      	strh	r3, [r7, #6]
	if (STRIP_NUM_1 & strip_mask)
 8001e28:	88fb      	ldrh	r3, [r7, #6]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	b29b      	uxth	r3, r3
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d002      	beq.n	8001e3a <ws2812b_show+0x1c>
	{
		ws2812b_fill_pwm_buffer_strip((STRIP_NUM_1));
 8001e34:	2001      	movs	r0, #1
 8001e36:	f7ff ff1f 	bl	8001c78 <ws2812b_fill_pwm_buffer_strip>
	}
	if (STRIP_NUM_2 & strip_mask)
 8001e3a:	88fb      	ldrh	r3, [r7, #6]
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d002      	beq.n	8001e4c <ws2812b_show+0x2e>
	{
		ws2812b_fill_pwm_buffer_strip((STRIP_NUM_2));
 8001e46:	2002      	movs	r0, #2
 8001e48:	f7ff ff16 	bl	8001c78 <ws2812b_fill_pwm_buffer_strip>
	}
	if (STRIP_NUM_3 & strip_mask)
 8001e4c:	88fb      	ldrh	r3, [r7, #6]
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d002      	beq.n	8001e5e <ws2812b_show+0x40>
	{
		ws2812b_fill_pwm_buffer_strip((STRIP_NUM_3));
 8001e58:	2004      	movs	r0, #4
 8001e5a:	f7ff ff0d 	bl	8001c78 <ws2812b_fill_pwm_buffer_strip>
	}
}
 8001e5e:	bf00      	nop
 8001e60:	3708      	adds	r7, #8
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
	...

08001e68 <ws2812b_init>:


void ws2812b_init(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
	uint32_t total_led_bits_in_all_strips = (sizeof(ws2812b_led_t) * BITS_PER_BYTE * NUM_LEDS);
 8001e6e:	f44f 6316 	mov.w	r3, #2400	; 0x960
 8001e72:	607b      	str	r3, [r7, #4]

	uint8_t num_strips = NUM_STRIPS;
 8001e74:	2303      	movs	r3, #3
 8001e76:	70fb      	strb	r3, [r7, #3]
	//g_all_strip_mask = STRIP_ALL_SET;
    gp_pwm_data_fill = malloc(total_led_bits_in_all_strips + (NUM_STRIPS * WS2812B_RESET_TIME_CYCLES));
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	ee07 3a90 	vmov	s15, r3
 8001e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e82:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001eac <ws2812b_init+0x44>
 8001e86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e8e:	ee17 0a90 	vmov	r0, s15
 8001e92:	f009 fb0f 	bl	800b4b4 <malloc>
 8001e96:	4603      	mov	r3, r0
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4b05      	ldr	r3, [pc, #20]	; (8001eb0 <ws2812b_init+0x48>)
 8001e9c:	601a      	str	r2, [r3, #0]
	current_monitor_init();
 8001e9e:	f7fe ffb3 	bl	8000e08 <current_monitor_init>
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	460ca000 	.word	0x460ca000
 8001eb0:	2000028c 	.word	0x2000028c

08001eb4 <task_button_press_interrupt_occurred>:
bool        g_animate_led_pause_flag = false;
bool        g_animate_led_interrupt = false;
bool        g_interrupt_flag[NUM_ISR] = {false};

bool task_button_press_interrupt_occurred(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
    return g_animate_led_interrupt;
 8001eb8:	4b03      	ldr	r3, [pc, #12]	; (8001ec8 <task_button_press_interrupt_occurred+0x14>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	200003df 	.word	0x200003df

08001ecc <task_led_ctrl_button_to_isr>:


isr_e task_led_ctrl_button_to_isr(const board_init_push_buttons_e button)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	71fb      	strb	r3, [r7, #7]
    isr_e return_val;
    switch (button)
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	2b03      	cmp	r3, #3
 8001eda:	d817      	bhi.n	8001f0c <task_led_ctrl_button_to_isr+0x40>
 8001edc:	a201      	add	r2, pc, #4	; (adr r2, 8001ee4 <task_led_ctrl_button_to_isr+0x18>)
 8001ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ee2:	bf00      	nop
 8001ee4:	08001ef5 	.word	0x08001ef5
 8001ee8:	08001efb 	.word	0x08001efb
 8001eec:	08001f01 	.word	0x08001f01
 8001ef0:	08001f07 	.word	0x08001f07
    {
        case PUSH_BUTTON_A:
            return_val = ISR_SPEED;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	73fb      	strb	r3, [r7, #15]
        break;
 8001ef8:	e009      	b.n	8001f0e <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_B:
            return_val = ISR_STATE;
 8001efa:	2301      	movs	r3, #1
 8001efc:	73fb      	strb	r3, [r7, #15]
        break;
 8001efe:	e006      	b.n	8001f0e <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_C:
            return_val = ISR_COLOR;
 8001f00:	2302      	movs	r3, #2
 8001f02:	73fb      	strb	r3, [r7, #15]
        break;
 8001f04:	e003      	b.n	8001f0e <task_led_ctrl_button_to_isr+0x42>
        case PUSH_BUTTON_D:
            return_val = ISR_PAUSE;
 8001f06:	2303      	movs	r3, #3
 8001f08:	73fb      	strb	r3, [r7, #15]
        break;
 8001f0a:	e000      	b.n	8001f0e <task_led_ctrl_button_to_isr+0x42>
        default: // do nothing!
        break;
 8001f0c:	bf00      	nop
    }
    return return_val;
 8001f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3714      	adds	r7, #20
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <task_button_press_ctrl_set_interrupt_flag>:


void task_button_press_ctrl_set_interrupt_flag(const isr_e src)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	71fb      	strb	r3, [r7, #7]
    g_animate_led_interrupt = true;
 8001f26:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <task_button_press_ctrl_set_interrupt_flag+0x24>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	701a      	strb	r2, [r3, #0]
    g_interrupt_flag[src] = true;
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	4a05      	ldr	r2, [pc, #20]	; (8001f44 <task_button_press_ctrl_set_interrupt_flag+0x28>)
 8001f30:	2101      	movs	r1, #1
 8001f32:	54d1      	strb	r1, [r2, r3]
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	200003df 	.word	0x200003df
 8001f44:	200003e0 	.word	0x200003e0

08001f48 <task_button_press_ctrl_interrupt_flag>:


bool task_button_press_ctrl_interrupt_flag(const isr_e src)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
    bool return_val = g_interrupt_flag[src];
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	4a08      	ldr	r2, [pc, #32]	; (8001f78 <task_button_press_ctrl_interrupt_flag+0x30>)
 8001f56:	5cd3      	ldrb	r3, [r2, r3]
 8001f58:	73fb      	strb	r3, [r7, #15]
    if (return_val) g_interrupt_flag[src] = false; // auto clear
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d003      	beq.n	8001f68 <task_button_press_ctrl_interrupt_flag+0x20>
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	4a05      	ldr	r2, [pc, #20]	; (8001f78 <task_button_press_ctrl_interrupt_flag+0x30>)
 8001f64:	2100      	movs	r1, #0
 8001f66:	54d1      	strb	r1, [r2, r3]
    return return_val;
 8001f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3714      	adds	r7, #20
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	200003e0 	.word	0x200003e0

08001f7c <task_button_press_check_interrupts>:


bool task_button_press_check_interrupts(uint8_t *red, uint8_t *green, uint8_t *blue)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
    bool return_val = false;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	75fb      	strb	r3, [r7, #23]
    if (task_button_press_major_state_change())
 8001f8c:	f000 f85a 	bl	8002044 <task_button_press_major_state_change>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d008      	beq.n	8001fa8 <task_button_press_check_interrupts+0x2c>
    {
        task_button_press_interrupt_flag_clear();
 8001f96:	f000 f849 	bl	800202c <task_button_press_interrupt_flag_clear>
        return_val = true;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	75fb      	strb	r3, [r7, #23]
        animate_led_solid_custom_color((uint16_t)STRIP_ALL_SET, COLOR_HEX_BLACK);
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	2007      	movs	r0, #7
 8001fa2:	f7ff f85f 	bl	8001064 <animate_led_solid_custom_color>
 8001fa6:	e039      	b.n	800201c <task_button_press_check_interrupts+0xa0>
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_STATE))
 8001fa8:	2001      	movs	r0, #1
 8001faa:	f7ff ffcd 	bl	8001f48 <task_button_press_ctrl_interrupt_flag>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d008      	beq.n	8001fc6 <task_button_press_check_interrupts+0x4a>
    {
        task_button_press_interrupt_flag_clear();
 8001fb4:	f000 f83a 	bl	800202c <task_button_press_interrupt_flag_clear>
        return_val = true;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	75fb      	strb	r3, [r7, #23]
        animate_led_solid_custom_color((uint16_t)STRIP_ALL_SET, COLOR_HEX_BLACK);
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	2007      	movs	r0, #7
 8001fc0:	f7ff f850 	bl	8001064 <animate_led_solid_custom_color>
 8001fc4:	e02a      	b.n	800201c <task_button_press_check_interrupts+0xa0>
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_PAUSE))
 8001fc6:	2003      	movs	r0, #3
 8001fc8:	f7ff ffbe 	bl	8001f48 <task_button_press_ctrl_interrupt_flag>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00a      	beq.n	8001fe8 <task_button_press_check_interrupts+0x6c>
    {
        task_button_press_interrupt_flag_clear();
 8001fd2:	f000 f82b 	bl	800202c <task_button_press_interrupt_flag_clear>
        while (g_animate_led_pause_flag)
 8001fd6:	e002      	b.n	8001fde <task_button_press_check_interrupts+0x62>
        {
            osDelay(10);
 8001fd8:	200a      	movs	r0, #10
 8001fda:	f000 fda7 	bl	8002b2c <osDelay>
        while (g_animate_led_pause_flag)
 8001fde:	4b12      	ldr	r3, [pc, #72]	; (8002028 <task_button_press_check_interrupts+0xac>)
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f8      	bne.n	8001fd8 <task_button_press_check_interrupts+0x5c>
 8001fe6:	e019      	b.n	800201c <task_button_press_check_interrupts+0xa0>
        }
    }
    else if (task_button_press_ctrl_interrupt_flag(ISR_COLOR))
 8001fe8:	2002      	movs	r0, #2
 8001fea:	f7ff ffad 	bl	8001f48 <task_button_press_ctrl_interrupt_flag>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d013      	beq.n	800201c <task_button_press_check_interrupts+0xa0>
    {
        task_button_press_interrupt_flag_clear();
 8001ff4:	f000 f81a 	bl	800202c <task_button_press_interrupt_flag_clear>
        // interrupt modifies the current color... apply it to the animation!
        *red = task_led_ctrl_color_red_hex();
 8001ff8:	f000 fb1e 	bl	8002638 <task_led_ctrl_color_red_hex>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	461a      	mov	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	701a      	strb	r2, [r3, #0]
        *green = task_led_ctrl_color_green_hex();
 8002004:	f000 fb40 	bl	8002688 <task_led_ctrl_color_green_hex>
 8002008:	4603      	mov	r3, r0
 800200a:	461a      	mov	r2, r3
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	701a      	strb	r2, [r3, #0]
        *blue = task_led_ctrl_color_blue_hex();
 8002010:	f000 fb62 	bl	80026d8 <task_led_ctrl_color_blue_hex>
 8002014:	4603      	mov	r3, r0
 8002016:	461a      	mov	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	701a      	strb	r2, [r3, #0]
    }
    return return_val;
 800201c:	7dfb      	ldrb	r3, [r7, #23]
}
 800201e:	4618      	mov	r0, r3
 8002020:	3718      	adds	r7, #24
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	200003de 	.word	0x200003de

0800202c <task_button_press_interrupt_flag_clear>:


void task_button_press_interrupt_flag_clear(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
    g_animate_led_interrupt = false;
 8002030:	4b03      	ldr	r3, [pc, #12]	; (8002040 <task_button_press_interrupt_flag_clear+0x14>)
 8002032:	2200      	movs	r2, #0
 8002034:	701a      	strb	r2, [r3, #0]
}
 8002036:	bf00      	nop
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	200003df 	.word	0x200003df

08002044 <task_button_press_major_state_change>:
uint32_t c_ok_count = 0;
uint32_t d_ok_count = 0;


bool task_button_press_major_state_change(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
    return task_button_press_major_change;
 8002048:	4b03      	ldr	r3, [pc, #12]	; (8002058 <task_button_press_major_state_change+0x14>)
 800204a:	781b      	ldrb	r3, [r3, #0]
}
 800204c:	4618      	mov	r0, r3
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	200003dd 	.word	0x200003dd

0800205c <task_button_press>:
    task_button_press_major_change = false;
}


void task_button_press(void *argument)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
    uint32_t button_pressed_bit = 0;
 8002064:	2300      	movs	r3, #0
 8002066:	60bb      	str	r3, [r7, #8]
    uint32_t timestamp_diff = 0;
 8002068:	2300      	movs	r3, #0
 800206a:	60fb      	str	r3, [r7, #12]
    color_hex_code_e color = COLOR_HEX_BLACK;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]
    IRQn_Type irq_type = 0;
 8002070:	2300      	movs	r3, #0
 8002072:	74fb      	strb	r3, [r7, #19]
    while (1)
    {
        xTaskNotifyWait(0, button_pressed_bit, &button_pressed_bit, portMAX_DELAY);
 8002074:	68b9      	ldr	r1, [r7, #8]
 8002076:	f107 0208 	add.w	r2, r7, #8
 800207a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800207e:	2000      	movs	r0, #0
 8002080:	f002 fa00 	bl	8004484 <xTaskNotifyWait>
#if !defined(BOARD_SPUDGLO_V5)
        HAL_GPIO_WritePin(PIN_PORT_B, PIN_INT_LVL_EN, GPIO_PIN_RESET);
        osDelay(700);
        HAL_GPIO_WritePin(PIN_PORT_B, PIN_INT_LVL_EN, GPIO_PIN_SET);
#endif
        timestamp_diff = g_button_press_timestamp[(board_init_push_buttons_e) button_pressed_bit][TIMESTAMP_CURRENT] - \
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	b2db      	uxtb	r3, r3
 8002088:	461a      	mov	r2, r3
 800208a:	4b84      	ldr	r3, [pc, #528]	; (800229c <task_button_press+0x240>)
 800208c:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
                        g_button_press_timestamp[(board_init_push_buttons_e)button_pressed_bit][TIMESTAMP_PREVIOUS];
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	b2db      	uxtb	r3, r3
 8002094:	4981      	ldr	r1, [pc, #516]	; (800229c <task_button_press+0x240>)
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	440b      	add	r3, r1
 800209a:	685b      	ldr	r3, [r3, #4]
        timestamp_diff = g_button_press_timestamp[(board_init_push_buttons_e) button_pressed_bit][TIMESTAMP_CURRENT] - \
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	60fb      	str	r3, [r7, #12]
        if (timestamp_diff < SWITCH_FAST_PRESS_TIME_MILLISECONDS) fast_press_count++;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020a6:	d206      	bcs.n	80020b6 <task_button_press+0x5a>
 80020a8:	4b7d      	ldr	r3, [pc, #500]	; (80022a0 <task_button_press+0x244>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	3301      	adds	r3, #1
 80020ae:	b2da      	uxtb	r2, r3
 80020b0:	4b7b      	ldr	r3, [pc, #492]	; (80022a0 <task_button_press+0x244>)
 80020b2:	701a      	strb	r2, [r3, #0]
 80020b4:	e002      	b.n	80020bc <task_button_press+0x60>
        else fast_press_count = 0;
 80020b6:	4b7a      	ldr	r3, [pc, #488]	; (80022a0 <task_button_press+0x244>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	701a      	strb	r2, [r3, #0]
        task_button_press_ctrl_set_interrupt_flag(task_led_ctrl_button_to_isr((board_init_push_buttons_e) button_pressed_bit));
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff03 	bl	8001ecc <task_led_ctrl_button_to_isr>
 80020c6:	4603      	mov	r3, r0
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff ff27 	bl	8001f1c <task_button_press_ctrl_set_interrupt_flag>
        if (fast_press_count >= (SWITCH_HISTORY_DEPTH-1))
 80020ce:	4b74      	ldr	r3, [pc, #464]	; (80022a0 <task_button_press+0x244>)
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	2b03      	cmp	r3, #3
 80020d4:	d975      	bls.n	80021c2 <task_button_press+0x166>
        {
            task_button_press_major_change = true;
 80020d6:	4b73      	ldr	r3, [pc, #460]	; (80022a4 <task_button_press+0x248>)
 80020d8:	2201      	movs	r2, #1
 80020da:	701a      	strb	r2, [r3, #0]
            fast_press_count = 0;
 80020dc:	4b70      	ldr	r3, [pc, #448]	; (80022a0 <task_button_press+0x244>)
 80020de:	2200      	movs	r2, #0
 80020e0:	701a      	strb	r2, [r3, #0]
            switch ((board_init_push_buttons_e) button_pressed_bit)
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b03      	cmp	r3, #3
 80020e8:	d841      	bhi.n	800216e <task_button_press+0x112>
 80020ea:	a201      	add	r2, pc, #4	; (adr r2, 80020f0 <task_button_press+0x94>)
 80020ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f0:	08002101 	.word	0x08002101
 80020f4:	0800211b 	.word	0x0800211b
 80020f8:	08002137 	.word	0x08002137
 80020fc:	08002151 	.word	0x08002151
            {
                case PUSH_BUTTON_A:
                    a_ok_count++;
 8002100:	4b69      	ldr	r3, [pc, #420]	; (80022a8 <task_button_press+0x24c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	3301      	adds	r3, #1
 8002106:	4a68      	ldr	r2, [pc, #416]	; (80022a8 <task_button_press+0x24c>)
 8002108:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_GREEN;
 800210a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800210e:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_A_IRQ;
 8002110:	2308      	movs	r3, #8
 8002112:	74fb      	strb	r3, [r7, #19]
                    task_led_ctrl_speed_reset();
 8002114:	f000 fb80 	bl	8002818 <task_led_ctrl_speed_reset>

                break;
 8002118:	e02a      	b.n	8002170 <task_button_press+0x114>
                case PUSH_BUTTON_B:
                    b_ok_count++;
 800211a:	4b64      	ldr	r3, [pc, #400]	; (80022ac <task_button_press+0x250>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	3301      	adds	r3, #1
 8002120:	4a62      	ldr	r2, [pc, #392]	; (80022ac <task_button_press+0x250>)
 8002122:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_BLUE;
 8002124:	23ff      	movs	r3, #255	; 0xff
 8002126:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_B_IRQ;
 8002128:	2328      	movs	r3, #40	; 0x28
 800212a:	74fb      	strb	r3, [r7, #19]
                    task_led_ctrl_animate_iteration_reset();
 800212c:	f000 fb80 	bl	8002830 <task_led_ctrl_animate_iteration_reset>
                    task_led_ctrl_animate_state_demo(); // enter demo state
 8002130:	f000 fba8 	bl	8002884 <task_led_ctrl_animate_state_demo>
                break;
 8002134:	e01c      	b.n	8002170 <task_button_press+0x114>
                case PUSH_BUTTON_C:
                    c_ok_count++;
 8002136:	4b5e      	ldr	r3, [pc, #376]	; (80022b0 <task_button_press+0x254>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	3301      	adds	r3, #1
 800213c:	4a5c      	ldr	r2, [pc, #368]	; (80022b0 <task_button_press+0x254>)
 800213e:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_RED;
 8002140:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8002144:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_C_IRQ;
 8002146:	2317      	movs	r3, #23
 8002148:	74fb      	strb	r3, [r7, #19]
                    // don't change iteration count.  Simply go to color demo mode.
                    task_led_ctrl_color_state_demo();
 800214a:	f000 fa27 	bl	800259c <task_led_ctrl_color_state_demo>
                break;
 800214e:	e00f      	b.n	8002170 <task_button_press+0x114>
                case PUSH_BUTTON_D:
                    task_led_ctrl_brightness_adjust();
 8002150:	f000 f9be 	bl	80024d0 <task_led_ctrl_brightness_adjust>
                    task_led_ctrl_clear_pause();
 8002154:	f000 f9ec 	bl	8002530 <task_led_ctrl_clear_pause>
                    d_ok_count++;
 8002158:	4b56      	ldr	r3, [pc, #344]	; (80022b4 <task_button_press+0x258>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	3301      	adds	r3, #1
 800215e:	4a55      	ldr	r2, [pc, #340]	; (80022b4 <task_button_press+0x258>)
 8002160:	6013      	str	r3, [r2, #0]
                    color = COLOR_HEX_WHITE;
 8002162:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8002166:	617b      	str	r3, [r7, #20]
                    irq_type = PUSH_BUTTON_D_IRQ;
 8002168:	2306      	movs	r3, #6
 800216a:	74fb      	strb	r3, [r7, #19]
                break;
 800216c:	e000      	b.n	8002170 <task_button_press+0x114>
                default:
                break;
 800216e:	bf00      	nop
            }
            for (uint8_t iii = 0; iii < 3; iii++)
 8002170:	2300      	movs	r3, #0
 8002172:	74bb      	strb	r3, [r7, #18]
 8002174:	e012      	b.n	800219c <task_button_press+0x140>
            {
                animate_led_solid_custom_color((uint16_t)STRIP_ALL_SET, color);
 8002176:	6979      	ldr	r1, [r7, #20]
 8002178:	2007      	movs	r0, #7
 800217a:	f7fe ff73 	bl	8001064 <animate_led_solid_custom_color>
                osDelay(500);
 800217e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002182:	f000 fcd3 	bl	8002b2c <osDelay>
                animate_led_solid_custom_color((uint16_t)STRIP_ALL_SET, COLOR_HEX_BLACK);
 8002186:	2100      	movs	r1, #0
 8002188:	2007      	movs	r0, #7
 800218a:	f7fe ff6b 	bl	8001064 <animate_led_solid_custom_color>
                osDelay(500);
 800218e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002192:	f000 fccb 	bl	8002b2c <osDelay>
            for (uint8_t iii = 0; iii < 3; iii++)
 8002196:	7cbb      	ldrb	r3, [r7, #18]
 8002198:	3301      	adds	r3, #1
 800219a:	74bb      	strb	r3, [r7, #18]
 800219c:	7cbb      	ldrb	r3, [r7, #18]
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d9e9      	bls.n	8002176 <task_button_press+0x11a>
            }
            HAL_NVIC_SetPriority(irq_type, 24, 0);
 80021a2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80021a6:	2200      	movs	r2, #0
 80021a8:	2118      	movs	r1, #24
 80021aa:	4618      	mov	r0, r3
 80021ac:	f003 fc1f 	bl	80059ee <HAL_NVIC_SetPriority>
            HAL_NVIC_EnableIRQ(irq_type);
 80021b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f003 fc36 	bl	8005a26 <HAL_NVIC_EnableIRQ>
            task_button_press_major_change = false;
 80021ba:	4b3a      	ldr	r3, [pc, #232]	; (80022a4 <task_button_press+0x248>)
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
 80021c0:	e758      	b.n	8002074 <task_button_press+0x18>
        }
        else
        {
            // no state change here
            task_button_press_ctrl_set_interrupt_flag(task_led_ctrl_button_to_isr((board_init_push_buttons_e) button_pressed_bit));
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fe80 	bl	8001ecc <task_led_ctrl_button_to_isr>
 80021cc:	4603      	mov	r3, r0
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff fea4 	bl	8001f1c <task_button_press_ctrl_set_interrupt_flag>
            switch ((board_init_push_buttons_e) button_pressed_bit)
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	2b03      	cmp	r3, #3
 80021da:	d85d      	bhi.n	8002298 <task_button_press+0x23c>
 80021dc:	a201      	add	r2, pc, #4	; (adr r2, 80021e4 <task_button_press+0x188>)
 80021de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e2:	bf00      	nop
 80021e4:	080021f5 	.word	0x080021f5
 80021e8:	08002215 	.word	0x08002215
 80021ec:	08002249 	.word	0x08002249
 80021f0:	08002279 	.word	0x08002279
            {
                case PUSH_BUTTON_A:
                    a_ok_count++;
 80021f4:	4b2c      	ldr	r3, [pc, #176]	; (80022a8 <task_button_press+0x24c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	3301      	adds	r3, #1
 80021fa:	4a2b      	ldr	r2, [pc, #172]	; (80022a8 <task_button_press+0x24c>)
 80021fc:	6013      	str	r3, [r2, #0]
                    task_led_ctrl_speed_adjust();
 80021fe:	f000 faf3 	bl	80027e8 <task_led_ctrl_speed_adjust>
                    HAL_NVIC_SetPriority(PUSH_BUTTON_A_IRQ, 24, 0);
 8002202:	2200      	movs	r2, #0
 8002204:	2118      	movs	r1, #24
 8002206:	2008      	movs	r0, #8
 8002208:	f003 fbf1 	bl	80059ee <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_A_IRQ);
 800220c:	2008      	movs	r0, #8
 800220e:	f003 fc0a 	bl	8005a26 <HAL_NVIC_EnableIRQ>
                break;
 8002212:	e042      	b.n	800229a <task_button_press+0x23e>
                case PUSH_BUTTON_B:
                    b_ok_count++;
 8002214:	4b25      	ldr	r3, [pc, #148]	; (80022ac <task_button_press+0x250>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	3301      	adds	r3, #1
 800221a:	4a24      	ldr	r2, [pc, #144]	; (80022ac <task_button_press+0x250>)
 800221c:	6013      	str	r3, [r2, #0]
                    if (MASTER_LED_STATE_DEMO == task_led_ctrl_animate_state())
 800221e:	f000 fb59 	bl	80028d4 <task_led_ctrl_animate_state>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d102      	bne.n	800222e <task_button_press+0x1d2>
                    {
                        task_led_ctrl_animate_state_fixed(); // animation count is auto cleared here.
 8002228:	f000 fb3e 	bl	80028a8 <task_led_ctrl_animate_state_fixed>
 800222c:	e003      	b.n	8002236 <task_button_press+0x1da>
                    }
                    else
                    {
                        task_led_ctrl_animate_iteration_reset();
 800222e:	f000 faff 	bl	8002830 <task_led_ctrl_animate_iteration_reset>
                        task_led_ctrl_animate_adjust_state();
 8002232:	f000 fb09 	bl	8002848 <task_led_ctrl_animate_adjust_state>
                    }
                    HAL_NVIC_SetPriority(PUSH_BUTTON_B_IRQ, 24, 0);
 8002236:	2200      	movs	r2, #0
 8002238:	2118      	movs	r1, #24
 800223a:	2028      	movs	r0, #40	; 0x28
 800223c:	f003 fbd7 	bl	80059ee <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_B_IRQ);
 8002240:	2028      	movs	r0, #40	; 0x28
 8002242:	f003 fbf0 	bl	8005a26 <HAL_NVIC_EnableIRQ>
                break;
 8002246:	e028      	b.n	800229a <task_button_press+0x23e>
                case PUSH_BUTTON_C:
                    c_ok_count++;
 8002248:	4b19      	ldr	r3, [pc, #100]	; (80022b0 <task_button_press+0x254>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	3301      	adds	r3, #1
 800224e:	4a18      	ldr	r2, [pc, #96]	; (80022b0 <task_button_press+0x254>)
 8002250:	6013      	str	r3, [r2, #0]
                    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_color_state())
 8002252:	f000 f997 	bl	8002584 <task_led_ctrl_color_state>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d102      	bne.n	8002262 <task_button_press+0x206>
                    {
                        task_led_ctrl_color_state_fixed();
 800225c:	f000 f9aa 	bl	80025b4 <task_led_ctrl_color_state_fixed>
 8002260:	e001      	b.n	8002266 <task_button_press+0x20a>
                    }
                    else
                    {
                        task_led_ctrl_color_adjust();
 8002262:	f000 f9b9 	bl	80025d8 <task_led_ctrl_color_adjust>
                    }
                    HAL_NVIC_SetPriority(PUSH_BUTTON_C_IRQ, 24, 0);
 8002266:	2200      	movs	r2, #0
 8002268:	2118      	movs	r1, #24
 800226a:	2017      	movs	r0, #23
 800226c:	f003 fbbf 	bl	80059ee <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_C_IRQ);
 8002270:	2017      	movs	r0, #23
 8002272:	f003 fbd8 	bl	8005a26 <HAL_NVIC_EnableIRQ>

                break;
 8002276:	e010      	b.n	800229a <task_button_press+0x23e>
                case PUSH_BUTTON_D:
                    d_ok_count++;
 8002278:	4b0e      	ldr	r3, [pc, #56]	; (80022b4 <task_button_press+0x258>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	3301      	adds	r3, #1
 800227e:	4a0d      	ldr	r2, [pc, #52]	; (80022b4 <task_button_press+0x258>)
 8002280:	6013      	str	r3, [r2, #0]
                    task_led_ctrl_pause();
 8002282:	f000 f961 	bl	8002548 <task_led_ctrl_pause>
                    HAL_NVIC_SetPriority(PUSH_BUTTON_D_IRQ, 24, 0);
 8002286:	2200      	movs	r2, #0
 8002288:	2118      	movs	r1, #24
 800228a:	2006      	movs	r0, #6
 800228c:	f003 fbaf 	bl	80059ee <HAL_NVIC_SetPriority>
                    HAL_NVIC_EnableIRQ(PUSH_BUTTON_D_IRQ);
 8002290:	2006      	movs	r0, #6
 8002292:	f003 fbc8 	bl	8005a26 <HAL_NVIC_EnableIRQ>
                break;
 8002296:	e000      	b.n	800229a <task_button_press+0x23e>
                default:
                break;
 8002298:	bf00      	nop
        xTaskNotifyWait(0, button_pressed_bit, &button_pressed_bit, portMAX_DELAY);
 800229a:	e6eb      	b.n	8002074 <task_button_press+0x18>
 800229c:	200003bc 	.word	0x200003bc
 80022a0:	200003dc 	.word	0x200003dc
 80022a4:	200003dd 	.word	0x200003dd
 80022a8:	200003e4 	.word	0x200003e4
 80022ac:	200003e8 	.word	0x200003e8
 80022b0:	200003ec 	.word	0x200003ec
 80022b4:	200003f0 	.word	0x200003f0

080022b8 <task_led_ctrl_adjust_parameters>:
extern bool             task_button_press_major_change;


static void task_led_ctrl_adjust_parameters(const task_led_ctrl_loop_iterations_e max_iterations,
                                            const task_led_ctrl_delay_ms_e animation_delay_ms)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	460a      	mov	r2, r1
 80022c2:	71fb      	strb	r3, [r7, #7]
 80022c4:	4613      	mov	r3, r2
 80022c6:	80bb      	strh	r3, [r7, #4]
    g_animation_iterations++;
 80022c8:	4b18      	ldr	r3, [pc, #96]	; (800232c <task_led_ctrl_adjust_parameters+0x74>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	3301      	adds	r3, #1
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	4b16      	ldr	r3, [pc, #88]	; (800232c <task_led_ctrl_adjust_parameters+0x74>)
 80022d2:	701a      	strb	r2, [r3, #0]
    if (MASTER_LED_STATE_DEMO == g_master_led_state)
 80022d4:	4b16      	ldr	r3, [pc, #88]	; (8002330 <task_led_ctrl_adjust_parameters+0x78>)
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d11b      	bne.n	8002314 <task_led_ctrl_adjust_parameters+0x5c>
    {
        if (TASK_LED_CTRL_DELAY_MS_0 != animation_delay_ms) task_led_ctrl_delay(animation_delay_ms);
 80022dc:	88bb      	ldrh	r3, [r7, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <task_led_ctrl_adjust_parameters+0x32>
 80022e2:	88bb      	ldrh	r3, [r7, #4]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f000 f8dd 	bl	80024a4 <task_led_ctrl_delay>
        if (max_iterations == g_animation_iterations)
 80022ea:	4b10      	ldr	r3, [pc, #64]	; (800232c <task_led_ctrl_adjust_parameters+0x74>)
 80022ec:	781b      	ldrb	r3, [r3, #0]
 80022ee:	79fa      	ldrb	r2, [r7, #7]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d10f      	bne.n	8002314 <task_led_ctrl_adjust_parameters+0x5c>
        {
            g_led_state = (led_state_e) (g_led_state + 1);
 80022f4:	4b0f      	ldr	r3, [pc, #60]	; (8002334 <task_led_ctrl_adjust_parameters+0x7c>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	3301      	adds	r3, #1
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <task_led_ctrl_adjust_parameters+0x7c>)
 80022fe:	701a      	strb	r2, [r3, #0]
            if (NUM_LED_STATES == g_led_state) g_led_state = LED_STATE_FIRST;
 8002300:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <task_led_ctrl_adjust_parameters+0x7c>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b0a      	cmp	r3, #10
 8002306:	d102      	bne.n	800230e <task_led_ctrl_adjust_parameters+0x56>
 8002308:	4b0a      	ldr	r3, [pc, #40]	; (8002334 <task_led_ctrl_adjust_parameters+0x7c>)
 800230a:	2200      	movs	r2, #0
 800230c:	701a      	strb	r2, [r3, #0]
            g_animation_iterations = 0;
 800230e:	4b07      	ldr	r3, [pc, #28]	; (800232c <task_led_ctrl_adjust_parameters+0x74>)
 8002310:	2200      	movs	r2, #0
 8002312:	701a      	strb	r2, [r3, #0]
        }
    }
    if (MASTER_COLOR_STATE_DEMO == task_led_ctrl_color_state()) task_led_ctrl_color_random();
 8002314:	f000 f936 	bl	8002584 <task_led_ctrl_color_state>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <task_led_ctrl_adjust_parameters+0x6a>
 800231e:	f000 fa01 	bl	8002724 <task_led_ctrl_color_random>
}
 8002322:	bf00      	nop
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	200003f9 	.word	0x200003f9
 8002330:	200003f4 	.word	0x200003f4
 8002334:	200003f5 	.word	0x200003f5

08002338 <task_led_ctrl_strip_one>:
char binary_start[25] = "application/macbinary\r\n\r\n";
extern uint8_t* g_uart_sector_full_buffer;
uint64_t flash_address = 0x8020000;
uint64_t flash_index = 0;
void task_led_ctrl_strip_one(void *argument)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af02      	add	r7, sp, #8
 800233e:	6078      	str	r0, [r7, #4]
//	}
//
//    osDelay(10);
    while (1)
    {
        while(task_button_press_major_state_change()) osDelay(100);
 8002340:	e002      	b.n	8002348 <task_led_ctrl_strip_one+0x10>
 8002342:	2064      	movs	r0, #100	; 0x64
 8002344:	f000 fbf2 	bl	8002b2c <osDelay>
 8002348:	f7ff fe7c 	bl	8002044 <task_button_press_major_state_change>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f7      	bne.n	8002342 <task_led_ctrl_strip_one+0xa>

        if (1)//(flash_info_animation_enabled(g_led_state))
        {
            switch(g_led_state)
 8002352:	4b52      	ldr	r3, [pc, #328]	; (800249c <task_led_ctrl_strip_one+0x164>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b09      	cmp	r3, #9
 8002358:	f200 809d 	bhi.w	8002496 <task_led_ctrl_strip_one+0x15e>
 800235c:	a201      	add	r2, pc, #4	; (adr r2, 8002364 <task_led_ctrl_strip_one+0x2c>)
 800235e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002362:	bf00      	nop
 8002364:	0800247d 	.word	0x0800247d
 8002368:	0800238d 	.word	0x0800238d
 800236c:	080023a3 	.word	0x080023a3
 8002370:	080023d9 	.word	0x080023d9
 8002374:	080023f1 	.word	0x080023f1
 8002378:	08002405 	.word	0x08002405
 800237c:	08002417 	.word	0x08002417
 8002380:	08002431 	.word	0x08002431
 8002384:	08002443 	.word	0x08002443
 8002388:	0800245b 	.word	0x0800245b
            {
                case LED_STATE_WHITE_COLOR:
                    animate_led_solid_custom_color((uint16_t)STRIP_NUM_1, COLOR_HEX_WHITE);
 800238c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8002390:	2001      	movs	r0, #1
 8002392:	f7fe fe67 	bl	8001064 <animate_led_solid_custom_color>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_1, TASK_LED_CTRL_DELAY_MS_5000);
 8002396:	f241 3188 	movw	r1, #5000	; 0x1388
 800239a:	2001      	movs	r0, #1
 800239c:	f7ff ff8c 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                break;
 80023a0:	e07a      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                case LED_STATE_SOLID_COLOR:
                    animate_led_solid_custom_color((uint16_t)STRIP_NUM_1, task_led_ctrl_color_hex());
 80023a2:	f000 f937 	bl	8002614 <task_led_ctrl_color_hex>
 80023a6:	4603      	mov	r3, r0
 80023a8:	4619      	mov	r1, r3
 80023aa:	2001      	movs	r0, #1
 80023ac:	f7fe fe5a 	bl	8001064 <animate_led_solid_custom_color>
                    if (MASTER_LED_STATE_FIXED == g_master_led_state)
 80023b0:	4b3b      	ldr	r3, [pc, #236]	; (80024a0 <task_led_ctrl_strip_one+0x168>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d109      	bne.n	80023cc <task_led_ctrl_strip_one+0x94>
                    {
                        task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_1000);
 80023b8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80023bc:	2005      	movs	r0, #5
 80023be:	f7ff ff7b 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                        task_led_ctrl_delay(1000);
 80023c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023c6:	f000 f86d 	bl	80024a4 <task_led_ctrl_delay>
                    }
                    else task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_5000);
                break;
 80023ca:	e065      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                    else task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_5000);
 80023cc:	f241 3188 	movw	r1, #5000	; 0x1388
 80023d0:	2005      	movs	r0, #5
 80023d2:	f7ff ff71 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                break;
 80023d6:	e05f      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                case LED_STATE_SPARKLE_NO_FILL:
                    animate_led_turn_all_pixels_off();
 80023d8:	f7fe fe66 	bl	80010a8 <animate_led_turn_all_pixels_off>
                    animate_led_sparkle_only_random_color(STRIP_NUM_1, false, 100);//random(0, 50));
 80023dc:	2264      	movs	r2, #100	; 0x64
 80023de:	2100      	movs	r1, #0
 80023e0:	2001      	movs	r0, #1
 80023e2:	f7ff f881 	bl	80014e8 <animate_led_sparkle_only_random_color>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 80023e6:	2100      	movs	r1, #0
 80023e8:	2005      	movs	r0, #5
 80023ea:	f7ff ff65 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                break;
 80023ee:	e053      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                case LED_STATE_SPARKLE_FILL:
                    animate_led_sparkle_only_random_color(STRIP_NUM_1, true, 100);
 80023f0:	2264      	movs	r2, #100	; 0x64
 80023f2:	2101      	movs	r1, #1
 80023f4:	2001      	movs	r0, #1
 80023f6:	f7ff f877 	bl	80014e8 <animate_led_sparkle_only_random_color>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 80023fa:	2100      	movs	r1, #0
 80023fc:	200a      	movs	r0, #10
 80023fe:	f7ff ff5b 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                break;
 8002402:	e049      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                case LED_STATE_RAINBOW_CYCLE:
                    animate_led_rainbow_cycle(STRIP_NUM_1, 10);
 8002404:	210a      	movs	r1, #10
 8002406:	2001      	movs	r0, #1
 8002408:	f7ff f900 	bl	800160c <animate_led_rainbow_cycle>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 800240c:	2100      	movs	r1, #0
 800240e:	2005      	movs	r0, #5
 8002410:	f7ff ff52 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                break;
 8002414:	e040      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                case LED_STATE_THEATER_CHASE:
                    animate_led_theater_chase(STRIP_NUM_1, task_led_ctrl_color_hex(), 20);
 8002416:	f000 f8fd 	bl	8002614 <task_led_ctrl_color_hex>
 800241a:	4603      	mov	r3, r0
 800241c:	2214      	movs	r2, #20
 800241e:	4619      	mov	r1, r3
 8002420:	2001      	movs	r0, #1
 8002422:	f7ff f981 	bl	8001728 <animate_led_theater_chase>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8002426:	2100      	movs	r1, #0
 8002428:	200a      	movs	r0, #10
 800242a:	f7ff ff45 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                break;
 800242e:	e033      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                case LED_STATE_THEATER_CHASE_RAINBOW:\
                    animate_led_theater_chase_rainbow(STRIP_NUM_1, 20);
 8002430:	2114      	movs	r1, #20
 8002432:	2001      	movs	r0, #1
 8002434:	f7ff fa1a 	bl	800186c <animate_led_theater_chase_rainbow>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_2, TASK_LED_CTRL_DELAY_MS_0);
 8002438:	2100      	movs	r1, #0
 800243a:	2002      	movs	r0, #2
 800243c:	f7ff ff3c 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                break;
 8002440:	e02a      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                case LED_STATE_FADE_IN_AND_OUT:
                    animate_led_fade_in_fade_out((uint16_t)STRIP_NUM_1, task_led_ctrl_color_hex());
 8002442:	f000 f8e7 	bl	8002614 <task_led_ctrl_color_hex>
 8002446:	4603      	mov	r3, r0
 8002448:	4619      	mov	r1, r3
 800244a:	2001      	movs	r0, #1
 800244c:	f7fe fe96 	bl	800117c <animate_led_fade_in_fade_out>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 8002450:	2100      	movs	r1, #0
 8002452:	200a      	movs	r0, #10
 8002454:	f7ff ff30 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                break;
 8002458:	e01e      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                case LED_STATE_TWINKLE:
                    animate_led_turn_all_pixels_off();
 800245a:	f7fe fe25 	bl	80010a8 <animate_led_turn_all_pixels_off>
                    animate_led_twinkle(STRIP_NUM_1, task_led_ctrl_color_hex(), (uint32_t)((float)NUM_LEDS * (float)0.9), 20, false);
 800245e:	f000 f8d9 	bl	8002614 <task_led_ctrl_color_hex>
 8002462:	4601      	mov	r1, r0
 8002464:	2300      	movs	r3, #0
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	2314      	movs	r3, #20
 800246a:	2264      	movs	r2, #100	; 0x64
 800246c:	2001      	movs	r0, #1
 800246e:	f7fe ffc7 	bl	8001400 <animate_led_twinkle>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_5, TASK_LED_CTRL_DELAY_MS_0);
 8002472:	2100      	movs	r1, #0
 8002474:	2005      	movs	r0, #5
 8002476:	f7ff ff1f 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                break;
 800247a:	e00d      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                case LED_STATE_SPELL:
                    animate_led_only_spell_word(STRIP_NUM_1, task_led_ctrl_color_hex(), 20);
 800247c:	f000 f8ca 	bl	8002614 <task_led_ctrl_color_hex>
 8002480:	4603      	mov	r3, r0
 8002482:	2214      	movs	r2, #20
 8002484:	4619      	mov	r1, r3
 8002486:	2001      	movs	r0, #1
 8002488:	f7fe fe18 	bl	80010bc <animate_led_only_spell_word>
                    task_led_ctrl_adjust_parameters(TASK_LED_CTRL_LOOP_ITERATIONS_10, TASK_LED_CTRL_DELAY_MS_0);
 800248c:	2100      	movs	r1, #0
 800248e:	200a      	movs	r0, #10
 8002490:	f7ff ff12 	bl	80022b8 <task_led_ctrl_adjust_parameters>
                break;
 8002494:	e000      	b.n	8002498 <task_led_ctrl_strip_one+0x160>
                default:
                break;
 8002496:	bf00      	nop
        while(task_button_press_major_state_change()) osDelay(100);
 8002498:	e756      	b.n	8002348 <task_led_ctrl_strip_one+0x10>
 800249a:	bf00      	nop
 800249c:	200003f5 	.word	0x200003f5
 80024a0:	200003f4 	.word	0x200003f4

080024a4 <task_led_ctrl_delay>:
    }
}


void task_led_ctrl_delay(const uint32_t time_ms)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
    uint32_t ms_count = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	60fb      	str	r3, [r7, #12]
    while (ms_count++ < time_ms)
 80024b0:	e002      	b.n	80024b8 <task_led_ctrl_delay+0x14>
    {
        osDelay(portTICK_PERIOD_MS);
 80024b2:	2001      	movs	r0, #1
 80024b4:	f000 fb3a 	bl	8002b2c <osDelay>
    while (ms_count++ < time_ms)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	1c5a      	adds	r2, r3, #1
 80024bc:	60fa      	str	r2, [r7, #12]
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d8f6      	bhi.n	80024b2 <task_led_ctrl_delay+0xe>
    }
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
	...

080024d0 <task_led_ctrl_brightness_adjust>:


void task_led_ctrl_brightness_adjust(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
    if (LED_BRIGHTNESS_FIRST == g_led_brightness) g_led_brightness = LED_BRIGHTNESS_LAST;
 80024d4:	4b14      	ldr	r3, [pc, #80]	; (8002528 <task_led_ctrl_brightness_adjust+0x58>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d103      	bne.n	80024e4 <task_led_ctrl_brightness_adjust+0x14>
 80024dc:	4b12      	ldr	r3, [pc, #72]	; (8002528 <task_led_ctrl_brightness_adjust+0x58>)
 80024de:	2202      	movs	r2, #2
 80024e0:	701a      	strb	r2, [r3, #0]
 80024e2:	e005      	b.n	80024f0 <task_led_ctrl_brightness_adjust+0x20>
    else g_led_brightness = (led_brightness_e) (g_led_brightness - 1);
 80024e4:	4b10      	ldr	r3, [pc, #64]	; (8002528 <task_led_ctrl_brightness_adjust+0x58>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	3b01      	subs	r3, #1
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	4b0e      	ldr	r3, [pc, #56]	; (8002528 <task_led_ctrl_brightness_adjust+0x58>)
 80024ee:	701a      	strb	r2, [r3, #0]
    switch (g_led_brightness)
 80024f0:	4b0d      	ldr	r3, [pc, #52]	; (8002528 <task_led_ctrl_brightness_adjust+0x58>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d010      	beq.n	800251a <task_led_ctrl_brightness_adjust+0x4a>
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	dc13      	bgt.n	8002524 <task_led_ctrl_brightness_adjust+0x54>
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <task_led_ctrl_brightness_adjust+0x36>
 8002500:	2b01      	cmp	r3, #1
 8002502:	d005      	beq.n	8002510 <task_led_ctrl_brightness_adjust+0x40>
        break;
        case LED_BRIGHTNESS_1_PERCENT:
            current_monitor_set(0.01f);
        break;
    }
}
 8002504:	e00e      	b.n	8002524 <task_led_ctrl_brightness_adjust+0x54>
            current_monitor_set(1.0f);
 8002506:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800250a:	f7fe fc4d 	bl	8000da8 <current_monitor_set>
        break;
 800250e:	e009      	b.n	8002524 <task_led_ctrl_brightness_adjust+0x54>
            current_monitor_set(0.25f);
 8002510:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 8002514:	f7fe fc48 	bl	8000da8 <current_monitor_set>
        break;
 8002518:	e004      	b.n	8002524 <task_led_ctrl_brightness_adjust+0x54>
            current_monitor_set(0.01f);
 800251a:	ed9f 0a04 	vldr	s0, [pc, #16]	; 800252c <task_led_ctrl_brightness_adjust+0x5c>
 800251e:	f7fe fc43 	bl	8000da8 <current_monitor_set>
        break;
 8002522:	bf00      	nop
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}
 8002528:	200003f7 	.word	0x200003f7
 800252c:	3c23d70a 	.word	0x3c23d70a

08002530 <task_led_ctrl_clear_pause>:


void task_led_ctrl_clear_pause(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
    g_animate_led_pause_flag = false;
 8002534:	4b03      	ldr	r3, [pc, #12]	; (8002544 <task_led_ctrl_clear_pause+0x14>)
 8002536:	2200      	movs	r2, #0
 8002538:	701a      	strb	r2, [r3, #0]
}
 800253a:	bf00      	nop
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	200003de 	.word	0x200003de

08002548 <task_led_ctrl_pause>:


void task_led_ctrl_pause(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
    static uint8_t flip_or_flop = 1;
    if (flip_or_flop) g_animate_led_pause_flag = true;
 800254c:	4b0b      	ldr	r3, [pc, #44]	; (800257c <task_led_ctrl_pause+0x34>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d003      	beq.n	800255c <task_led_ctrl_pause+0x14>
 8002554:	4b0a      	ldr	r3, [pc, #40]	; (8002580 <task_led_ctrl_pause+0x38>)
 8002556:	2201      	movs	r2, #1
 8002558:	701a      	strb	r2, [r3, #0]
 800255a:	e002      	b.n	8002562 <task_led_ctrl_pause+0x1a>
    else g_animate_led_pause_flag = false;
 800255c:	4b08      	ldr	r3, [pc, #32]	; (8002580 <task_led_ctrl_pause+0x38>)
 800255e:	2200      	movs	r2, #0
 8002560:	701a      	strb	r2, [r3, #0]
    flip_or_flop ^= 1;
 8002562:	4b06      	ldr	r3, [pc, #24]	; (800257c <task_led_ctrl_pause+0x34>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	f083 0301 	eor.w	r3, r3, #1
 800256a:	b2da      	uxtb	r2, r3
 800256c:	4b03      	ldr	r3, [pc, #12]	; (800257c <task_led_ctrl_pause+0x34>)
 800256e:	701a      	strb	r2, [r3, #0]
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	20000085 	.word	0x20000085
 8002580:	200003de 	.word	0x200003de

08002584 <task_led_ctrl_color_state>:


master_color_state_e task_led_ctrl_color_state(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
    return g_master_color_state;
 8002588:	4b03      	ldr	r3, [pc, #12]	; (8002598 <task_led_ctrl_color_state+0x14>)
 800258a:	781b      	ldrb	r3, [r3, #0]
}
 800258c:	4618      	mov	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	200003f8 	.word	0x200003f8

0800259c <task_led_ctrl_color_state_demo>:


void task_led_ctrl_color_state_demo(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
    g_master_color_state = MASTER_COLOR_STATE_DEMO;
 80025a0:	4b03      	ldr	r3, [pc, #12]	; (80025b0 <task_led_ctrl_color_state_demo+0x14>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	701a      	strb	r2, [r3, #0]
}
 80025a6:	bf00      	nop
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	200003f8 	.word	0x200003f8

080025b4 <task_led_ctrl_color_state_fixed>:


void task_led_ctrl_color_state_fixed(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
    g_master_color_state = MASTER_COLOR_STATE_FIXED;
 80025b8:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <task_led_ctrl_color_state_fixed+0x1c>)
 80025ba:	2201      	movs	r2, #1
 80025bc:	701a      	strb	r2, [r3, #0]
    g_led_color = COLORS_FIRST;
 80025be:	4b05      	ldr	r3, [pc, #20]	; (80025d4 <task_led_ctrl_color_state_fixed+0x20>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	701a      	strb	r2, [r3, #0]
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	200003f8 	.word	0x200003f8
 80025d4:	20000084 	.word	0x20000084

080025d8 <task_led_ctrl_color_adjust>:
    g_led_color = COLORS_RED;
}


bool task_led_ctrl_color_adjust(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
    bool return_val = false;
 80025de:	2300      	movs	r3, #0
 80025e0:	71fb      	strb	r3, [r7, #7]
    if (COLORS_LAST == g_led_color)
 80025e2:	4b0b      	ldr	r3, [pc, #44]	; (8002610 <task_led_ctrl_color_adjust+0x38>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b15      	cmp	r3, #21
 80025e8:	d105      	bne.n	80025f6 <task_led_ctrl_color_adjust+0x1e>
    {
        g_led_color = COLORS_FIRST;
 80025ea:	4b09      	ldr	r3, [pc, #36]	; (8002610 <task_led_ctrl_color_adjust+0x38>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	701a      	strb	r2, [r3, #0]
        return_val = true;
 80025f0:	2301      	movs	r3, #1
 80025f2:	71fb      	strb	r3, [r7, #7]
 80025f4:	e005      	b.n	8002602 <task_led_ctrl_color_adjust+0x2a>
    }
    else g_led_color = (all_colors_e) (g_led_color + 1);
 80025f6:	4b06      	ldr	r3, [pc, #24]	; (8002610 <task_led_ctrl_color_adjust+0x38>)
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	3301      	adds	r3, #1
 80025fc:	b2da      	uxtb	r2, r3
 80025fe:	4b04      	ldr	r3, [pc, #16]	; (8002610 <task_led_ctrl_color_adjust+0x38>)
 8002600:	701a      	strb	r2, [r3, #0]
    return return_val;
 8002602:	79fb      	ldrb	r3, [r7, #7]
}
 8002604:	4618      	mov	r0, r3
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	20000084 	.word	0x20000084

08002614 <task_led_ctrl_color_hex>:
    return g_led_color;
}


color_hex_code_e task_led_ctrl_color_hex(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
    return g_color_hex_codes[g_led_color];
 8002618:	4b05      	ldr	r3, [pc, #20]	; (8002630 <task_led_ctrl_color_hex+0x1c>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	461a      	mov	r2, r3
 800261e:	4b05      	ldr	r3, [pc, #20]	; (8002634 <task_led_ctrl_color_hex+0x20>)
 8002620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8002624:	4618      	mov	r0, r3
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	20000084 	.word	0x20000084
 8002634:	20000004 	.word	0x20000004

08002638 <task_led_ctrl_color_red_hex>:


uint8_t task_led_ctrl_color_red_hex(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	ed2d 8b02 	vpush	{d8}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
    return (((g_color_hex_codes[g_led_color] & 0xFF0000) >> 16) / current_monitor_ratio());
 8002642:	4b0f      	ldr	r3, [pc, #60]	; (8002680 <task_led_ctrl_color_red_hex+0x48>)
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	461a      	mov	r2, r3
 8002648:	4b0e      	ldr	r3, [pc, #56]	; (8002684 <task_led_ctrl_color_red_hex+0x4c>)
 800264a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800264e:	0c1b      	lsrs	r3, r3, #16
 8002650:	b2db      	uxtb	r3, r3
 8002652:	ee07 3a90 	vmov	s15, r3
 8002656:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800265a:	f7fe fbc7 	bl	8000dec <current_monitor_ratio>
 800265e:	eeb0 7a40 	vmov.f32	s14, s0
 8002662:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002666:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800266a:	edc7 7a01 	vstr	s15, [r7, #4]
 800266e:	793b      	ldrb	r3, [r7, #4]
 8002670:	b2db      	uxtb	r3, r3
}
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	ecbd 8b02 	vpop	{d8}
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000084 	.word	0x20000084
 8002684:	20000004 	.word	0x20000004

08002688 <task_led_ctrl_color_green_hex>:


uint8_t task_led_ctrl_color_green_hex(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	ed2d 8b02 	vpush	{d8}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
    return (((g_color_hex_codes[g_led_color] & 0x00FF00) >> 8) / current_monitor_ratio());
 8002692:	4b0f      	ldr	r3, [pc, #60]	; (80026d0 <task_led_ctrl_color_green_hex+0x48>)
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	461a      	mov	r2, r3
 8002698:	4b0e      	ldr	r3, [pc, #56]	; (80026d4 <task_led_ctrl_color_green_hex+0x4c>)
 800269a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800269e:	0a1b      	lsrs	r3, r3, #8
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	ee07 3a90 	vmov	s15, r3
 80026a6:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80026aa:	f7fe fb9f 	bl	8000dec <current_monitor_ratio>
 80026ae:	eeb0 7a40 	vmov.f32	s14, s0
 80026b2:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80026b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026ba:	edc7 7a01 	vstr	s15, [r7, #4]
 80026be:	793b      	ldrb	r3, [r7, #4]
 80026c0:	b2db      	uxtb	r3, r3
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	ecbd 8b02 	vpop	{d8}
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	20000084 	.word	0x20000084
 80026d4:	20000004 	.word	0x20000004

080026d8 <task_led_ctrl_color_blue_hex>:


uint8_t task_led_ctrl_color_blue_hex(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	ed2d 8b02 	vpush	{d8}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
    return ((g_color_hex_codes[g_led_color] & 0x0000FF) / current_monitor_ratio());
 80026e2:	4b0e      	ldr	r3, [pc, #56]	; (800271c <task_led_ctrl_color_blue_hex+0x44>)
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	461a      	mov	r2, r3
 80026e8:	4b0d      	ldr	r3, [pc, #52]	; (8002720 <task_led_ctrl_color_blue_hex+0x48>)
 80026ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	ee07 3a90 	vmov	s15, r3
 80026f4:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80026f8:	f7fe fb78 	bl	8000dec <current_monitor_ratio>
 80026fc:	eeb0 7a40 	vmov.f32	s14, s0
 8002700:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002704:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002708:	edc7 7a01 	vstr	s15, [r7, #4]
 800270c:	793b      	ldrb	r3, [r7, #4]
 800270e:	b2db      	uxtb	r3, r3
}
 8002710:	4618      	mov	r0, r3
 8002712:	3708      	adds	r7, #8
 8002714:	46bd      	mov	sp, r7
 8002716:	ecbd 8b02 	vpop	{d8}
 800271a:	bd80      	pop	{r7, pc}
 800271c:	20000084 	.word	0x20000084
 8002720:	20000004 	.word	0x20000004

08002724 <task_led_ctrl_color_random>:
    return g_color_hex_codes[color];
}


void task_led_ctrl_color_random(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
    all_colors_e color = (all_colors_e)(random_num(0, NUM_COLORS));
 800272a:	2116      	movs	r1, #22
 800272c:	2000      	movs	r0, #0
 800272e:	f008 fe4b 	bl	800b3c8 <random_num>
 8002732:	4603      	mov	r3, r0
 8002734:	71fb      	strb	r3, [r7, #7]
    if (g_led_color == color)
 8002736:	4b0d      	ldr	r3, [pc, #52]	; (800276c <task_led_ctrl_color_random+0x48>)
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	79fa      	ldrb	r2, [r7, #7]
 800273c:	429a      	cmp	r2, r3
 800273e:	d10e      	bne.n	800275e <task_led_ctrl_color_random+0x3a>
    {
        if ((COLORS_LAST) == color) g_led_color = (all_colors_e)(color - 1);
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	2b15      	cmp	r3, #21
 8002744:	d105      	bne.n	8002752 <task_led_ctrl_color_random+0x2e>
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	3b01      	subs	r3, #1
 800274a:	b2da      	uxtb	r2, r3
 800274c:	4b07      	ldr	r3, [pc, #28]	; (800276c <task_led_ctrl_color_random+0x48>)
 800274e:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        g_led_color = color;
    }
}
 8002750:	e008      	b.n	8002764 <task_led_ctrl_color_random+0x40>
        else g_led_color = (all_colors_e)(color + 1);
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	3301      	adds	r3, #1
 8002756:	b2da      	uxtb	r2, r3
 8002758:	4b04      	ldr	r3, [pc, #16]	; (800276c <task_led_ctrl_color_random+0x48>)
 800275a:	701a      	strb	r2, [r3, #0]
}
 800275c:	e002      	b.n	8002764 <task_led_ctrl_color_random+0x40>
        g_led_color = color;
 800275e:	4a03      	ldr	r2, [pc, #12]	; (800276c <task_led_ctrl_color_random+0x48>)
 8002760:	79fb      	ldrb	r3, [r7, #7]
 8002762:	7013      	strb	r3, [r2, #0]
}
 8002764:	bf00      	nop
 8002766:	3708      	adds	r7, #8
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	20000084 	.word	0x20000084

08002770 <task_led_ctrl_speed>:
    g_led_state = LED_STATE_FIRST;
}


float task_led_ctrl_speed(void)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
    float speed_factor = 0.0;
 8002776:	f04f 0300 	mov.w	r3, #0
 800277a:	607b      	str	r3, [r7, #4]
    switch(g_led_speed)
 800277c:	4b17      	ldr	r3, [pc, #92]	; (80027dc <task_led_ctrl_speed+0x6c>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b04      	cmp	r3, #4
 8002782:	d81f      	bhi.n	80027c4 <task_led_ctrl_speed+0x54>
 8002784:	a201      	add	r2, pc, #4	; (adr r2, 800278c <task_led_ctrl_speed+0x1c>)
 8002786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278a:	bf00      	nop
 800278c:	080027a1 	.word	0x080027a1
 8002790:	080027a7 	.word	0x080027a7
 8002794:	080027ad 	.word	0x080027ad
 8002798:	080027b5 	.word	0x080027b5
 800279c:	080027bd 	.word	0x080027bd
    {
        case LED_SPEED_10X:
            speed_factor = 10;
 80027a0:	4b0f      	ldr	r3, [pc, #60]	; (80027e0 <task_led_ctrl_speed+0x70>)
 80027a2:	607b      	str	r3, [r7, #4]
        break;
 80027a4:	e00f      	b.n	80027c6 <task_led_ctrl_speed+0x56>
        case LED_SPEED_5X:
            speed_factor = 5;
 80027a6:	4b0f      	ldr	r3, [pc, #60]	; (80027e4 <task_led_ctrl_speed+0x74>)
 80027a8:	607b      	str	r3, [r7, #4]
        break;
 80027aa:	e00c      	b.n	80027c6 <task_led_ctrl_speed+0x56>
//        case LED_SPEED_2X:
//            speed_factor = 2;
//        break;
        case LED_SPEED_1X:
            speed_factor = 1;
 80027ac:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80027b0:	607b      	str	r3, [r7, #4]
        break;
 80027b2:	e008      	b.n	80027c6 <task_led_ctrl_speed+0x56>
        case LED_SPEED_0P5X:
            speed_factor = 0.5;
 80027b4:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80027b8:	607b      	str	r3, [r7, #4]
        break;
 80027ba:	e004      	b.n	80027c6 <task_led_ctrl_speed+0x56>
        case LED_SPEED_0P25X:
            speed_factor = 0.25;
 80027bc:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 80027c0:	607b      	str	r3, [r7, #4]
        break;
 80027c2:	e000      	b.n	80027c6 <task_led_ctrl_speed+0x56>
        default:
        break;
 80027c4:	bf00      	nop
        case LED_SPEED_0P1X:
            speed_factor = 0.1;
        break;
        */
    }
    return speed_factor;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	ee07 3a90 	vmov	s15, r3
}
 80027cc:	eeb0 0a67 	vmov.f32	s0, s15
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	200003f6 	.word	0x200003f6
 80027e0:	41200000 	.word	0x41200000
 80027e4:	40a00000 	.word	0x40a00000

080027e8 <task_led_ctrl_speed_adjust>:


void task_led_ctrl_speed_adjust(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
    if (LED_SPEED_FIRST == g_led_speed) g_led_speed = LED_SPEED_LAST;
 80027ec:	4b09      	ldr	r3, [pc, #36]	; (8002814 <task_led_ctrl_speed_adjust+0x2c>)
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d103      	bne.n	80027fc <task_led_ctrl_speed_adjust+0x14>
 80027f4:	4b07      	ldr	r3, [pc, #28]	; (8002814 <task_led_ctrl_speed_adjust+0x2c>)
 80027f6:	2204      	movs	r2, #4
 80027f8:	701a      	strb	r2, [r3, #0]
    else g_led_speed = (led_speed_e) (g_led_speed - 1);
}
 80027fa:	e005      	b.n	8002808 <task_led_ctrl_speed_adjust+0x20>
    else g_led_speed = (led_speed_e) (g_led_speed - 1);
 80027fc:	4b05      	ldr	r3, [pc, #20]	; (8002814 <task_led_ctrl_speed_adjust+0x2c>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	3b01      	subs	r3, #1
 8002802:	b2da      	uxtb	r2, r3
 8002804:	4b03      	ldr	r3, [pc, #12]	; (8002814 <task_led_ctrl_speed_adjust+0x2c>)
 8002806:	701a      	strb	r2, [r3, #0]
}
 8002808:	bf00      	nop
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	200003f6 	.word	0x200003f6

08002818 <task_led_ctrl_speed_reset>:


void task_led_ctrl_speed_reset(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
    g_led_speed = LED_SPEED_1X;
 800281c:	4b03      	ldr	r3, [pc, #12]	; (800282c <task_led_ctrl_speed_reset+0x14>)
 800281e:	2202      	movs	r2, #2
 8002820:	701a      	strb	r2, [r3, #0]
}
 8002822:	bf00      	nop
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	200003f6 	.word	0x200003f6

08002830 <task_led_ctrl_animate_iteration_reset>:
    return ((float)g_delay_in_animation_ms / task_led_ctrl_speed());
}


void task_led_ctrl_animate_iteration_reset(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
    g_animation_iterations = 0;
 8002834:	4b03      	ldr	r3, [pc, #12]	; (8002844 <task_led_ctrl_animate_iteration_reset+0x14>)
 8002836:	2200      	movs	r2, #0
 8002838:	701a      	strb	r2, [r3, #0]
}
 800283a:	bf00      	nop
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	200003f9 	.word	0x200003f9

08002848 <task_led_ctrl_animate_adjust_state>:


bool task_led_ctrl_animate_adjust_state(void)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
    bool return_val = false;
 800284e:	2300      	movs	r3, #0
 8002850:	71fb      	strb	r3, [r7, #7]
    if (LED_STATE_LAST == g_led_state)
 8002852:	4b0b      	ldr	r3, [pc, #44]	; (8002880 <task_led_ctrl_animate_adjust_state+0x38>)
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	2b09      	cmp	r3, #9
 8002858:	d105      	bne.n	8002866 <task_led_ctrl_animate_adjust_state+0x1e>
    {
        g_led_state = LED_STATE_FIRST;
 800285a:	4b09      	ldr	r3, [pc, #36]	; (8002880 <task_led_ctrl_animate_adjust_state+0x38>)
 800285c:	2200      	movs	r2, #0
 800285e:	701a      	strb	r2, [r3, #0]
        return_val = true;
 8002860:	2301      	movs	r3, #1
 8002862:	71fb      	strb	r3, [r7, #7]
 8002864:	e005      	b.n	8002872 <task_led_ctrl_animate_adjust_state+0x2a>
    }
    else g_led_state = (led_state_e) (g_led_state + 1);
 8002866:	4b06      	ldr	r3, [pc, #24]	; (8002880 <task_led_ctrl_animate_adjust_state+0x38>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	3301      	adds	r3, #1
 800286c:	b2da      	uxtb	r2, r3
 800286e:	4b04      	ldr	r3, [pc, #16]	; (8002880 <task_led_ctrl_animate_adjust_state+0x38>)
 8002870:	701a      	strb	r2, [r3, #0]
    return return_val;
 8002872:	79fb      	ldrb	r3, [r7, #7]
}
 8002874:	4618      	mov	r0, r3
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	200003f5 	.word	0x200003f5

08002884 <task_led_ctrl_animate_state_demo>:


void task_led_ctrl_animate_state_demo(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
    g_master_led_state = MASTER_LED_STATE_DEMO;
 8002888:	4b05      	ldr	r3, [pc, #20]	; (80028a0 <task_led_ctrl_animate_state_demo+0x1c>)
 800288a:	2200      	movs	r2, #0
 800288c:	701a      	strb	r2, [r3, #0]
    g_animation_iterations = 0;
 800288e:	4b05      	ldr	r3, [pc, #20]	; (80028a4 <task_led_ctrl_animate_state_demo+0x20>)
 8002890:	2200      	movs	r2, #0
 8002892:	701a      	strb	r2, [r3, #0]
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	200003f4 	.word	0x200003f4
 80028a4:	200003f9 	.word	0x200003f9

080028a8 <task_led_ctrl_animate_state_fixed>:


void task_led_ctrl_animate_state_fixed(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
    g_master_led_state = MASTER_LED_STATE_FIXED;
 80028ac:	4b06      	ldr	r3, [pc, #24]	; (80028c8 <task_led_ctrl_animate_state_fixed+0x20>)
 80028ae:	2201      	movs	r2, #1
 80028b0:	701a      	strb	r2, [r3, #0]
    g_led_state = LED_STATE_FIRST; // set first state
 80028b2:	4b06      	ldr	r3, [pc, #24]	; (80028cc <task_led_ctrl_animate_state_fixed+0x24>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	701a      	strb	r2, [r3, #0]
    g_animation_iterations = 0;
 80028b8:	4b05      	ldr	r3, [pc, #20]	; (80028d0 <task_led_ctrl_animate_state_fixed+0x28>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	701a      	strb	r2, [r3, #0]
}
 80028be:	bf00      	nop
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	200003f4 	.word	0x200003f4
 80028cc:	200003f5 	.word	0x200003f5
 80028d0:	200003f9 	.word	0x200003f9

080028d4 <task_led_ctrl_animate_state>:


master_led_state_e task_led_ctrl_animate_state(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
    return g_master_led_state;
 80028d8:	4b03      	ldr	r3, [pc, #12]	; (80028e8 <task_led_ctrl_animate_state+0x14>)
 80028da:	781b      	ldrb	r3, [r3, #0]
}
 80028dc:	4618      	mov	r0, r3
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	200003f4 	.word	0x200003f4

080028ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	4603      	mov	r3, r0
 80028f4:	6039      	str	r1, [r7, #0]
 80028f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	db0a      	blt.n	8002916 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	b2da      	uxtb	r2, r3
 8002904:	490c      	ldr	r1, [pc, #48]	; (8002938 <__NVIC_SetPriority+0x4c>)
 8002906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290a:	0112      	lsls	r2, r2, #4
 800290c:	b2d2      	uxtb	r2, r2
 800290e:	440b      	add	r3, r1
 8002910:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002914:	e00a      	b.n	800292c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	b2da      	uxtb	r2, r3
 800291a:	4908      	ldr	r1, [pc, #32]	; (800293c <__NVIC_SetPriority+0x50>)
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	3b04      	subs	r3, #4
 8002924:	0112      	lsls	r2, r2, #4
 8002926:	b2d2      	uxtb	r2, r2
 8002928:	440b      	add	r3, r1
 800292a:	761a      	strb	r2, [r3, #24]
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	e000e100 	.word	0xe000e100
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002944:	4b05      	ldr	r3, [pc, #20]	; (800295c <SysTick_Handler+0x1c>)
 8002946:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002948:	f001 fd10 	bl	800436c <xTaskGetSchedulerState>
 800294c:	4603      	mov	r3, r0
 800294e:	2b01      	cmp	r3, #1
 8002950:	d001      	beq.n	8002956 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002952:	f002 fc31 	bl	80051b8 <xPortSysTickHandler>
  }
}
 8002956:	bf00      	nop
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	e000e010 	.word	0xe000e010

08002960 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002964:	2100      	movs	r1, #0
 8002966:	f06f 0004 	mvn.w	r0, #4
 800296a:	f7ff ffbf 	bl	80028ec <__NVIC_SetPriority>
#endif
}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}
	...

08002974 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800297a:	f3ef 8305 	mrs	r3, IPSR
 800297e:	603b      	str	r3, [r7, #0]
  return(result);
 8002980:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002986:	f06f 0305 	mvn.w	r3, #5
 800298a:	607b      	str	r3, [r7, #4]
 800298c:	e00c      	b.n	80029a8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800298e:	4b0a      	ldr	r3, [pc, #40]	; (80029b8 <osKernelInitialize+0x44>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d105      	bne.n	80029a2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002996:	4b08      	ldr	r3, [pc, #32]	; (80029b8 <osKernelInitialize+0x44>)
 8002998:	2201      	movs	r2, #1
 800299a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800299c:	2300      	movs	r3, #0
 800299e:	607b      	str	r3, [r7, #4]
 80029a0:	e002      	b.n	80029a8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80029a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029a6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80029a8:	687b      	ldr	r3, [r7, #4]
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	200003fc 	.word	0x200003fc

080029bc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80029c2:	f3ef 8305 	mrs	r3, IPSR
 80029c6:	603b      	str	r3, [r7, #0]
  return(result);
 80029c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80029ce:	f06f 0305 	mvn.w	r3, #5
 80029d2:	607b      	str	r3, [r7, #4]
 80029d4:	e010      	b.n	80029f8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80029d6:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <osKernelStart+0x48>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d109      	bne.n	80029f2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80029de:	f7ff ffbf 	bl	8002960 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80029e2:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <osKernelStart+0x48>)
 80029e4:	2202      	movs	r2, #2
 80029e6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80029e8:	f001 f866 	bl	8003ab8 <vTaskStartScheduler>
      stat = osOK;
 80029ec:	2300      	movs	r3, #0
 80029ee:	607b      	str	r3, [r7, #4]
 80029f0:	e002      	b.n	80029f8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80029f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80029f8:	687b      	ldr	r3, [r7, #4]
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	200003fc 	.word	0x200003fc

08002a08 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b08e      	sub	sp, #56	; 0x38
 8002a0c:	af04      	add	r7, sp, #16
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002a14:	2300      	movs	r3, #0
 8002a16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a18:	f3ef 8305 	mrs	r3, IPSR
 8002a1c:	617b      	str	r3, [r7, #20]
  return(result);
 8002a1e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d17e      	bne.n	8002b22 <osThreadNew+0x11a>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d07b      	beq.n	8002b22 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002a2a:	2380      	movs	r3, #128	; 0x80
 8002a2c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002a2e:	2318      	movs	r3, #24
 8002a30:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002a32:	2300      	movs	r3, #0
 8002a34:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002a36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a3a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d045      	beq.n	8002ace <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d002      	beq.n	8002a50 <osThreadNew+0x48>
        name = attr->name;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d002      	beq.n	8002a5e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d008      	beq.n	8002a76 <osThreadNew+0x6e>
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	2b38      	cmp	r3, #56	; 0x38
 8002a68:	d805      	bhi.n	8002a76 <osThreadNew+0x6e>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <osThreadNew+0x72>
        return (NULL);
 8002a76:	2300      	movs	r3, #0
 8002a78:	e054      	b.n	8002b24 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	089b      	lsrs	r3, r3, #2
 8002a88:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00e      	beq.n	8002ab0 <osThreadNew+0xa8>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2b5b      	cmp	r3, #91	; 0x5b
 8002a98:	d90a      	bls.n	8002ab0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d006      	beq.n	8002ab0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d002      	beq.n	8002ab0 <osThreadNew+0xa8>
        mem = 1;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	61bb      	str	r3, [r7, #24]
 8002aae:	e010      	b.n	8002ad2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d10c      	bne.n	8002ad2 <osThreadNew+0xca>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d108      	bne.n	8002ad2 <osThreadNew+0xca>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	691b      	ldr	r3, [r3, #16]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d104      	bne.n	8002ad2 <osThreadNew+0xca>
          mem = 0;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	61bb      	str	r3, [r7, #24]
 8002acc:	e001      	b.n	8002ad2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d110      	bne.n	8002afa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002ae0:	9202      	str	r2, [sp, #8]
 8002ae2:	9301      	str	r3, [sp, #4]
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	6a3a      	ldr	r2, [r7, #32]
 8002aec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f000 fe0c 	bl	800370c <xTaskCreateStatic>
 8002af4:	4603      	mov	r3, r0
 8002af6:	613b      	str	r3, [r7, #16]
 8002af8:	e013      	b.n	8002b22 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d110      	bne.n	8002b22 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002b00:	6a3b      	ldr	r3, [r7, #32]
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	f107 0310 	add.w	r3, r7, #16
 8002b08:	9301      	str	r3, [sp, #4]
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	f000 fe57 	bl	80037c6 <xTaskCreate>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d001      	beq.n	8002b22 <osThreadNew+0x11a>
            hTask = NULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002b22:	693b      	ldr	r3, [r7, #16]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3728      	adds	r7, #40	; 0x28
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b34:	f3ef 8305 	mrs	r3, IPSR
 8002b38:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b3a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <osDelay+0x1c>
    stat = osErrorISR;
 8002b40:	f06f 0305 	mvn.w	r3, #5
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	e007      	b.n	8002b58 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d002      	beq.n	8002b58 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 ff7c 	bl	8003a50 <vTaskDelay>
    }
  }

  return (stat);
 8002b58:	68fb      	ldr	r3, [r7, #12]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3710      	adds	r7, #16
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
	...

08002b64 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	4a07      	ldr	r2, [pc, #28]	; (8002b90 <vApplicationGetIdleTaskMemory+0x2c>)
 8002b74:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	4a06      	ldr	r2, [pc, #24]	; (8002b94 <vApplicationGetIdleTaskMemory+0x30>)
 8002b7a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2280      	movs	r2, #128	; 0x80
 8002b80:	601a      	str	r2, [r3, #0]
}
 8002b82:	bf00      	nop
 8002b84:	3714      	adds	r7, #20
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	20000400 	.word	0x20000400
 8002b94:	2000045c 	.word	0x2000045c

08002b98 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4a07      	ldr	r2, [pc, #28]	; (8002bc4 <vApplicationGetTimerTaskMemory+0x2c>)
 8002ba8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	4a06      	ldr	r2, [pc, #24]	; (8002bc8 <vApplicationGetTimerTaskMemory+0x30>)
 8002bae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bb6:	601a      	str	r2, [r3, #0]
}
 8002bb8:	bf00      	nop
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	2000065c 	.word	0x2000065c
 8002bc8:	200006b8 	.word	0x200006b8

08002bcc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f103 0208 	add.w	r2, r3, #8
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002be4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f103 0208 	add.w	r2, r3, #8
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f103 0208 	add.w	r2, r3, #8
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr

08002c26 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c26:	b480      	push	{r7}
 8002c28:	b085      	sub	sp, #20
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6078      	str	r0, [r7, #4]
 8002c2e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	68fa      	ldr	r2, [r7, #12]
 8002c3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	683a      	ldr	r2, [r7, #0]
 8002c4a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	601a      	str	r2, [r3, #0]
}
 8002c62:	bf00      	nop
 8002c64:	3714      	adds	r7, #20
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b085      	sub	sp, #20
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
 8002c76:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c84:	d103      	bne.n	8002c8e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	e00c      	b.n	8002ca8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	3308      	adds	r3, #8
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	e002      	b.n	8002c9c <vListInsert+0x2e>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	60fb      	str	r3, [r7, #12]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d2f6      	bcs.n	8002c96 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	683a      	ldr	r2, [r7, #0]
 8002cc2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	1c5a      	adds	r2, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	601a      	str	r2, [r3, #0]
}
 8002cd4:	bf00      	nop
 8002cd6:	3714      	adds	r7, #20
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b085      	sub	sp, #20
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	691b      	ldr	r3, [r3, #16]
 8002cec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	6892      	ldr	r2, [r2, #8]
 8002cf6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	6852      	ldr	r2, [r2, #4]
 8002d00:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d103      	bne.n	8002d14 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	1e5a      	subs	r2, r3, #1
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3714      	adds	r7, #20
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d10a      	bne.n	8002d5e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d4c:	f383 8811 	msr	BASEPRI, r3
 8002d50:	f3bf 8f6f 	isb	sy
 8002d54:	f3bf 8f4f 	dsb	sy
 8002d58:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002d5a:	bf00      	nop
 8002d5c:	e7fe      	b.n	8002d5c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002d5e:	f002 f999 	bl	8005094 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d6a:	68f9      	ldr	r1, [r7, #12]
 8002d6c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d6e:	fb01 f303 	mul.w	r3, r1, r3
 8002d72:	441a      	add	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	68f9      	ldr	r1, [r7, #12]
 8002d92:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d94:	fb01 f303 	mul.w	r3, r1, r3
 8002d98:	441a      	add	r2, r3
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	22ff      	movs	r2, #255	; 0xff
 8002da2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	22ff      	movs	r2, #255	; 0xff
 8002daa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d114      	bne.n	8002dde <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d01a      	beq.n	8002df2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	3310      	adds	r3, #16
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f001 f915 	bl	8003ff0 <xTaskRemoveFromEventList>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d012      	beq.n	8002df2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002dcc:	4b0c      	ldr	r3, [pc, #48]	; (8002e00 <xQueueGenericReset+0xcc>)
 8002dce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	f3bf 8f4f 	dsb	sy
 8002dd8:	f3bf 8f6f 	isb	sy
 8002ddc:	e009      	b.n	8002df2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	3310      	adds	r3, #16
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7ff fef2 	bl	8002bcc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	3324      	adds	r3, #36	; 0x24
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff feed 	bl	8002bcc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002df2:	f002 f97f 	bl	80050f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002df6:	2301      	movs	r3, #1
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	e000ed04 	.word	0xe000ed04

08002e04 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b08e      	sub	sp, #56	; 0x38
 8002e08:	af02      	add	r7, sp, #8
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	607a      	str	r2, [r7, #4]
 8002e10:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10a      	bne.n	8002e2e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e1c:	f383 8811 	msr	BASEPRI, r3
 8002e20:	f3bf 8f6f 	isb	sy
 8002e24:	f3bf 8f4f 	dsb	sy
 8002e28:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e2a:	bf00      	nop
 8002e2c:	e7fe      	b.n	8002e2c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10a      	bne.n	8002e4a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e38:	f383 8811 	msr	BASEPRI, r3
 8002e3c:	f3bf 8f6f 	isb	sy
 8002e40:	f3bf 8f4f 	dsb	sy
 8002e44:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e46:	bf00      	nop
 8002e48:	e7fe      	b.n	8002e48 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d002      	beq.n	8002e56 <xQueueGenericCreateStatic+0x52>
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <xQueueGenericCreateStatic+0x56>
 8002e56:	2301      	movs	r3, #1
 8002e58:	e000      	b.n	8002e5c <xQueueGenericCreateStatic+0x58>
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d10a      	bne.n	8002e76 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e64:	f383 8811 	msr	BASEPRI, r3
 8002e68:	f3bf 8f6f 	isb	sy
 8002e6c:	f3bf 8f4f 	dsb	sy
 8002e70:	623b      	str	r3, [r7, #32]
}
 8002e72:	bf00      	nop
 8002e74:	e7fe      	b.n	8002e74 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d102      	bne.n	8002e82 <xQueueGenericCreateStatic+0x7e>
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <xQueueGenericCreateStatic+0x82>
 8002e82:	2301      	movs	r3, #1
 8002e84:	e000      	b.n	8002e88 <xQueueGenericCreateStatic+0x84>
 8002e86:	2300      	movs	r3, #0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10a      	bne.n	8002ea2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e90:	f383 8811 	msr	BASEPRI, r3
 8002e94:	f3bf 8f6f 	isb	sy
 8002e98:	f3bf 8f4f 	dsb	sy
 8002e9c:	61fb      	str	r3, [r7, #28]
}
 8002e9e:	bf00      	nop
 8002ea0:	e7fe      	b.n	8002ea0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002ea2:	2350      	movs	r3, #80	; 0x50
 8002ea4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	2b50      	cmp	r3, #80	; 0x50
 8002eaa:	d00a      	beq.n	8002ec2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eb0:	f383 8811 	msr	BASEPRI, r3
 8002eb4:	f3bf 8f6f 	isb	sy
 8002eb8:	f3bf 8f4f 	dsb	sy
 8002ebc:	61bb      	str	r3, [r7, #24]
}
 8002ebe:	bf00      	nop
 8002ec0:	e7fe      	b.n	8002ec0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002ec2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00d      	beq.n	8002eea <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ed6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	68b9      	ldr	r1, [r7, #8]
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 f805 	bl	8002ef4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3730      	adds	r7, #48	; 0x30
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
 8002f00:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d103      	bne.n	8002f10 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	601a      	str	r2, [r3, #0]
 8002f0e:	e002      	b.n	8002f16 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	68fa      	ldr	r2, [r7, #12]
 8002f1a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f22:	2101      	movs	r1, #1
 8002f24:	69b8      	ldr	r0, [r7, #24]
 8002f26:	f7ff ff05 	bl	8002d34 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	78fa      	ldrb	r2, [r7, #3]
 8002f2e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002f32:	bf00      	nop
 8002f34:	3710      	adds	r7, #16
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b08e      	sub	sp, #56	; 0x38
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
 8002f48:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10a      	bne.n	8002f6e <xQueueGenericSend+0x32>
	__asm volatile
 8002f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f5c:	f383 8811 	msr	BASEPRI, r3
 8002f60:	f3bf 8f6f 	isb	sy
 8002f64:	f3bf 8f4f 	dsb	sy
 8002f68:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002f6a:	bf00      	nop
 8002f6c:	e7fe      	b.n	8002f6c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d103      	bne.n	8002f7c <xQueueGenericSend+0x40>
 8002f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d101      	bne.n	8002f80 <xQueueGenericSend+0x44>
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e000      	b.n	8002f82 <xQueueGenericSend+0x46>
 8002f80:	2300      	movs	r3, #0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d10a      	bne.n	8002f9c <xQueueGenericSend+0x60>
	__asm volatile
 8002f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8a:	f383 8811 	msr	BASEPRI, r3
 8002f8e:	f3bf 8f6f 	isb	sy
 8002f92:	f3bf 8f4f 	dsb	sy
 8002f96:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002f98:	bf00      	nop
 8002f9a:	e7fe      	b.n	8002f9a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d103      	bne.n	8002faa <xQueueGenericSend+0x6e>
 8002fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d101      	bne.n	8002fae <xQueueGenericSend+0x72>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e000      	b.n	8002fb0 <xQueueGenericSend+0x74>
 8002fae:	2300      	movs	r3, #0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10a      	bne.n	8002fca <xQueueGenericSend+0x8e>
	__asm volatile
 8002fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fb8:	f383 8811 	msr	BASEPRI, r3
 8002fbc:	f3bf 8f6f 	isb	sy
 8002fc0:	f3bf 8f4f 	dsb	sy
 8002fc4:	623b      	str	r3, [r7, #32]
}
 8002fc6:	bf00      	nop
 8002fc8:	e7fe      	b.n	8002fc8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fca:	f001 f9cf 	bl	800436c <xTaskGetSchedulerState>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d102      	bne.n	8002fda <xQueueGenericSend+0x9e>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <xQueueGenericSend+0xa2>
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e000      	b.n	8002fe0 <xQueueGenericSend+0xa4>
 8002fde:	2300      	movs	r3, #0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d10a      	bne.n	8002ffa <xQueueGenericSend+0xbe>
	__asm volatile
 8002fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fe8:	f383 8811 	msr	BASEPRI, r3
 8002fec:	f3bf 8f6f 	isb	sy
 8002ff0:	f3bf 8f4f 	dsb	sy
 8002ff4:	61fb      	str	r3, [r7, #28]
}
 8002ff6:	bf00      	nop
 8002ff8:	e7fe      	b.n	8002ff8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002ffa:	f002 f84b 	bl	8005094 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003000:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003006:	429a      	cmp	r2, r3
 8003008:	d302      	bcc.n	8003010 <xQueueGenericSend+0xd4>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	2b02      	cmp	r3, #2
 800300e:	d129      	bne.n	8003064 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	68b9      	ldr	r1, [r7, #8]
 8003014:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003016:	f000 fa0b 	bl	8003430 <prvCopyDataToQueue>
 800301a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800301c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800301e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003020:	2b00      	cmp	r3, #0
 8003022:	d010      	beq.n	8003046 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003026:	3324      	adds	r3, #36	; 0x24
 8003028:	4618      	mov	r0, r3
 800302a:	f000 ffe1 	bl	8003ff0 <xTaskRemoveFromEventList>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d013      	beq.n	800305c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003034:	4b3f      	ldr	r3, [pc, #252]	; (8003134 <xQueueGenericSend+0x1f8>)
 8003036:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	f3bf 8f4f 	dsb	sy
 8003040:	f3bf 8f6f 	isb	sy
 8003044:	e00a      	b.n	800305c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003048:	2b00      	cmp	r3, #0
 800304a:	d007      	beq.n	800305c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800304c:	4b39      	ldr	r3, [pc, #228]	; (8003134 <xQueueGenericSend+0x1f8>)
 800304e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	f3bf 8f4f 	dsb	sy
 8003058:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800305c:	f002 f84a 	bl	80050f4 <vPortExitCritical>
				return pdPASS;
 8003060:	2301      	movs	r3, #1
 8003062:	e063      	b.n	800312c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d103      	bne.n	8003072 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800306a:	f002 f843 	bl	80050f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800306e:	2300      	movs	r3, #0
 8003070:	e05c      	b.n	800312c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003074:	2b00      	cmp	r3, #0
 8003076:	d106      	bne.n	8003086 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003078:	f107 0314 	add.w	r3, r7, #20
 800307c:	4618      	mov	r0, r3
 800307e:	f001 f81b 	bl	80040b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003082:	2301      	movs	r3, #1
 8003084:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003086:	f002 f835 	bl	80050f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800308a:	f000 fd7b 	bl	8003b84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800308e:	f002 f801 	bl	8005094 <vPortEnterCritical>
 8003092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003094:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003098:	b25b      	sxtb	r3, r3
 800309a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800309e:	d103      	bne.n	80030a8 <xQueueGenericSend+0x16c>
 80030a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030ae:	b25b      	sxtb	r3, r3
 80030b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030b4:	d103      	bne.n	80030be <xQueueGenericSend+0x182>
 80030b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030be:	f002 f819 	bl	80050f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030c2:	1d3a      	adds	r2, r7, #4
 80030c4:	f107 0314 	add.w	r3, r7, #20
 80030c8:	4611      	mov	r1, r2
 80030ca:	4618      	mov	r0, r3
 80030cc:	f001 f80a 	bl	80040e4 <xTaskCheckForTimeOut>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d124      	bne.n	8003120 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80030d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030d8:	f000 faa2 	bl	8003620 <prvIsQueueFull>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d018      	beq.n	8003114 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80030e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030e4:	3310      	adds	r3, #16
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	4611      	mov	r1, r2
 80030ea:	4618      	mov	r0, r3
 80030ec:	f000 ff30 	bl	8003f50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80030f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030f2:	f000 fa2d 	bl	8003550 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80030f6:	f000 fd53 	bl	8003ba0 <xTaskResumeAll>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f47f af7c 	bne.w	8002ffa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003102:	4b0c      	ldr	r3, [pc, #48]	; (8003134 <xQueueGenericSend+0x1f8>)
 8003104:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003108:	601a      	str	r2, [r3, #0]
 800310a:	f3bf 8f4f 	dsb	sy
 800310e:	f3bf 8f6f 	isb	sy
 8003112:	e772      	b.n	8002ffa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003114:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003116:	f000 fa1b 	bl	8003550 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800311a:	f000 fd41 	bl	8003ba0 <xTaskResumeAll>
 800311e:	e76c      	b.n	8002ffa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003120:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003122:	f000 fa15 	bl	8003550 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003126:	f000 fd3b 	bl	8003ba0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800312a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800312c:	4618      	mov	r0, r3
 800312e:	3738      	adds	r7, #56	; 0x38
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	e000ed04 	.word	0xe000ed04

08003138 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b090      	sub	sp, #64	; 0x40
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
 8003144:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800314a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10a      	bne.n	8003166 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003154:	f383 8811 	msr	BASEPRI, r3
 8003158:	f3bf 8f6f 	isb	sy
 800315c:	f3bf 8f4f 	dsb	sy
 8003160:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003162:	bf00      	nop
 8003164:	e7fe      	b.n	8003164 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d103      	bne.n	8003174 <xQueueGenericSendFromISR+0x3c>
 800316c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800316e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003170:	2b00      	cmp	r3, #0
 8003172:	d101      	bne.n	8003178 <xQueueGenericSendFromISR+0x40>
 8003174:	2301      	movs	r3, #1
 8003176:	e000      	b.n	800317a <xQueueGenericSendFromISR+0x42>
 8003178:	2300      	movs	r3, #0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d10a      	bne.n	8003194 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800317e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003182:	f383 8811 	msr	BASEPRI, r3
 8003186:	f3bf 8f6f 	isb	sy
 800318a:	f3bf 8f4f 	dsb	sy
 800318e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003190:	bf00      	nop
 8003192:	e7fe      	b.n	8003192 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	2b02      	cmp	r3, #2
 8003198:	d103      	bne.n	80031a2 <xQueueGenericSendFromISR+0x6a>
 800319a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800319c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d101      	bne.n	80031a6 <xQueueGenericSendFromISR+0x6e>
 80031a2:	2301      	movs	r3, #1
 80031a4:	e000      	b.n	80031a8 <xQueueGenericSendFromISR+0x70>
 80031a6:	2300      	movs	r3, #0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d10a      	bne.n	80031c2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80031ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b0:	f383 8811 	msr	BASEPRI, r3
 80031b4:	f3bf 8f6f 	isb	sy
 80031b8:	f3bf 8f4f 	dsb	sy
 80031bc:	623b      	str	r3, [r7, #32]
}
 80031be:	bf00      	nop
 80031c0:	e7fe      	b.n	80031c0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80031c2:	f002 f849 	bl	8005258 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80031c6:	f3ef 8211 	mrs	r2, BASEPRI
 80031ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ce:	f383 8811 	msr	BASEPRI, r3
 80031d2:	f3bf 8f6f 	isb	sy
 80031d6:	f3bf 8f4f 	dsb	sy
 80031da:	61fa      	str	r2, [r7, #28]
 80031dc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80031de:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80031e0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80031e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d302      	bcc.n	80031f4 <xQueueGenericSendFromISR+0xbc>
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d12f      	bne.n	8003254 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80031f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003202:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003204:	683a      	ldr	r2, [r7, #0]
 8003206:	68b9      	ldr	r1, [r7, #8]
 8003208:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800320a:	f000 f911 	bl	8003430 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800320e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003212:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003216:	d112      	bne.n	800323e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800321a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321c:	2b00      	cmp	r3, #0
 800321e:	d016      	beq.n	800324e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003222:	3324      	adds	r3, #36	; 0x24
 8003224:	4618      	mov	r0, r3
 8003226:	f000 fee3 	bl	8003ff0 <xTaskRemoveFromEventList>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00e      	beq.n	800324e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00b      	beq.n	800324e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	e007      	b.n	800324e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800323e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003242:	3301      	adds	r3, #1
 8003244:	b2db      	uxtb	r3, r3
 8003246:	b25a      	sxtb	r2, r3
 8003248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800324a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800324e:	2301      	movs	r3, #1
 8003250:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003252:	e001      	b.n	8003258 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003254:	2300      	movs	r3, #0
 8003256:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800325a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003262:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003266:	4618      	mov	r0, r3
 8003268:	3740      	adds	r7, #64	; 0x40
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
	...

08003270 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b08c      	sub	sp, #48	; 0x30
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800327c:	2300      	movs	r3, #0
 800327e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10a      	bne.n	80032a0 <xQueueReceive+0x30>
	__asm volatile
 800328a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800328e:	f383 8811 	msr	BASEPRI, r3
 8003292:	f3bf 8f6f 	isb	sy
 8003296:	f3bf 8f4f 	dsb	sy
 800329a:	623b      	str	r3, [r7, #32]
}
 800329c:	bf00      	nop
 800329e:	e7fe      	b.n	800329e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d103      	bne.n	80032ae <xQueueReceive+0x3e>
 80032a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d101      	bne.n	80032b2 <xQueueReceive+0x42>
 80032ae:	2301      	movs	r3, #1
 80032b0:	e000      	b.n	80032b4 <xQueueReceive+0x44>
 80032b2:	2300      	movs	r3, #0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10a      	bne.n	80032ce <xQueueReceive+0x5e>
	__asm volatile
 80032b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032bc:	f383 8811 	msr	BASEPRI, r3
 80032c0:	f3bf 8f6f 	isb	sy
 80032c4:	f3bf 8f4f 	dsb	sy
 80032c8:	61fb      	str	r3, [r7, #28]
}
 80032ca:	bf00      	nop
 80032cc:	e7fe      	b.n	80032cc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032ce:	f001 f84d 	bl	800436c <xTaskGetSchedulerState>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d102      	bne.n	80032de <xQueueReceive+0x6e>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <xQueueReceive+0x72>
 80032de:	2301      	movs	r3, #1
 80032e0:	e000      	b.n	80032e4 <xQueueReceive+0x74>
 80032e2:	2300      	movs	r3, #0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10a      	bne.n	80032fe <xQueueReceive+0x8e>
	__asm volatile
 80032e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ec:	f383 8811 	msr	BASEPRI, r3
 80032f0:	f3bf 8f6f 	isb	sy
 80032f4:	f3bf 8f4f 	dsb	sy
 80032f8:	61bb      	str	r3, [r7, #24]
}
 80032fa:	bf00      	nop
 80032fc:	e7fe      	b.n	80032fc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80032fe:	f001 fec9 	bl	8005094 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003306:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330a:	2b00      	cmp	r3, #0
 800330c:	d01f      	beq.n	800334e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800330e:	68b9      	ldr	r1, [r7, #8]
 8003310:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003312:	f000 f8f7 	bl	8003504 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003318:	1e5a      	subs	r2, r3, #1
 800331a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800331c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800331e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00f      	beq.n	8003346 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003328:	3310      	adds	r3, #16
 800332a:	4618      	mov	r0, r3
 800332c:	f000 fe60 	bl	8003ff0 <xTaskRemoveFromEventList>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d007      	beq.n	8003346 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003336:	4b3d      	ldr	r3, [pc, #244]	; (800342c <xQueueReceive+0x1bc>)
 8003338:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	f3bf 8f4f 	dsb	sy
 8003342:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003346:	f001 fed5 	bl	80050f4 <vPortExitCritical>
				return pdPASS;
 800334a:	2301      	movs	r3, #1
 800334c:	e069      	b.n	8003422 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d103      	bne.n	800335c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003354:	f001 fece 	bl	80050f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003358:	2300      	movs	r3, #0
 800335a:	e062      	b.n	8003422 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800335c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335e:	2b00      	cmp	r3, #0
 8003360:	d106      	bne.n	8003370 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003362:	f107 0310 	add.w	r3, r7, #16
 8003366:	4618      	mov	r0, r3
 8003368:	f000 fea6 	bl	80040b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800336c:	2301      	movs	r3, #1
 800336e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003370:	f001 fec0 	bl	80050f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003374:	f000 fc06 	bl	8003b84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003378:	f001 fe8c 	bl	8005094 <vPortEnterCritical>
 800337c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800337e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003382:	b25b      	sxtb	r3, r3
 8003384:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003388:	d103      	bne.n	8003392 <xQueueReceive+0x122>
 800338a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003394:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003398:	b25b      	sxtb	r3, r3
 800339a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800339e:	d103      	bne.n	80033a8 <xQueueReceive+0x138>
 80033a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033a2:	2200      	movs	r2, #0
 80033a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033a8:	f001 fea4 	bl	80050f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80033ac:	1d3a      	adds	r2, r7, #4
 80033ae:	f107 0310 	add.w	r3, r7, #16
 80033b2:	4611      	mov	r1, r2
 80033b4:	4618      	mov	r0, r3
 80033b6:	f000 fe95 	bl	80040e4 <xTaskCheckForTimeOut>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d123      	bne.n	8003408 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033c2:	f000 f917 	bl	80035f4 <prvIsQueueEmpty>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d017      	beq.n	80033fc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80033cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ce:	3324      	adds	r3, #36	; 0x24
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	4611      	mov	r1, r2
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 fdbb 	bl	8003f50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80033da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033dc:	f000 f8b8 	bl	8003550 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80033e0:	f000 fbde 	bl	8003ba0 <xTaskResumeAll>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d189      	bne.n	80032fe <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80033ea:	4b10      	ldr	r3, [pc, #64]	; (800342c <xQueueReceive+0x1bc>)
 80033ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033f0:	601a      	str	r2, [r3, #0]
 80033f2:	f3bf 8f4f 	dsb	sy
 80033f6:	f3bf 8f6f 	isb	sy
 80033fa:	e780      	b.n	80032fe <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80033fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033fe:	f000 f8a7 	bl	8003550 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003402:	f000 fbcd 	bl	8003ba0 <xTaskResumeAll>
 8003406:	e77a      	b.n	80032fe <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003408:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800340a:	f000 f8a1 	bl	8003550 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800340e:	f000 fbc7 	bl	8003ba0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003412:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003414:	f000 f8ee 	bl	80035f4 <prvIsQueueEmpty>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	f43f af6f 	beq.w	80032fe <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003420:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003422:	4618      	mov	r0, r3
 8003424:	3730      	adds	r7, #48	; 0x30
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	e000ed04 	.word	0xe000ed04

08003430 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800343c:	2300      	movs	r3, #0
 800343e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003444:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344a:	2b00      	cmp	r3, #0
 800344c:	d10d      	bne.n	800346a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d14d      	bne.n	80034f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	4618      	mov	r0, r3
 800345c:	f000 ffa4 	bl	80043a8 <xTaskPriorityDisinherit>
 8003460:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2200      	movs	r2, #0
 8003466:	609a      	str	r2, [r3, #8]
 8003468:	e043      	b.n	80034f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d119      	bne.n	80034a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6858      	ldr	r0, [r3, #4]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003478:	461a      	mov	r2, r3
 800347a:	68b9      	ldr	r1, [r7, #8]
 800347c:	f008 fa6d 	bl	800b95a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	685a      	ldr	r2, [r3, #4]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003488:	441a      	add	r2, r3
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	685a      	ldr	r2, [r3, #4]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	429a      	cmp	r2, r3
 8003498:	d32b      	bcc.n	80034f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	605a      	str	r2, [r3, #4]
 80034a2:	e026      	b.n	80034f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	68d8      	ldr	r0, [r3, #12]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ac:	461a      	mov	r2, r3
 80034ae:	68b9      	ldr	r1, [r7, #8]
 80034b0:	f008 fa53 	bl	800b95a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	68da      	ldr	r2, [r3, #12]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034bc:	425b      	negs	r3, r3
 80034be:	441a      	add	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	68da      	ldr	r2, [r3, #12]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d207      	bcs.n	80034e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	689a      	ldr	r2, [r3, #8]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d8:	425b      	negs	r3, r3
 80034da:	441a      	add	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d105      	bne.n	80034f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d002      	beq.n	80034f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	3b01      	subs	r3, #1
 80034f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	1c5a      	adds	r2, r3, #1
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80034fa:	697b      	ldr	r3, [r7, #20]
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3718      	adds	r7, #24
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003512:	2b00      	cmp	r3, #0
 8003514:	d018      	beq.n	8003548 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68da      	ldr	r2, [r3, #12]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	441a      	add	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68da      	ldr	r2, [r3, #12]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	429a      	cmp	r2, r3
 800352e:	d303      	bcc.n	8003538 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68d9      	ldr	r1, [r3, #12]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003540:	461a      	mov	r2, r3
 8003542:	6838      	ldr	r0, [r7, #0]
 8003544:	f008 fa09 	bl	800b95a <memcpy>
	}
}
 8003548:	bf00      	nop
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003558:	f001 fd9c 	bl	8005094 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003562:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003564:	e011      	b.n	800358a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356a:	2b00      	cmp	r3, #0
 800356c:	d012      	beq.n	8003594 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	3324      	adds	r3, #36	; 0x24
 8003572:	4618      	mov	r0, r3
 8003574:	f000 fd3c 	bl	8003ff0 <xTaskRemoveFromEventList>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800357e:	f000 fe13 	bl	80041a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003582:	7bfb      	ldrb	r3, [r7, #15]
 8003584:	3b01      	subs	r3, #1
 8003586:	b2db      	uxtb	r3, r3
 8003588:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800358a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800358e:	2b00      	cmp	r3, #0
 8003590:	dce9      	bgt.n	8003566 <prvUnlockQueue+0x16>
 8003592:	e000      	b.n	8003596 <prvUnlockQueue+0x46>
					break;
 8003594:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	22ff      	movs	r2, #255	; 0xff
 800359a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800359e:	f001 fda9 	bl	80050f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80035a2:	f001 fd77 	bl	8005094 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035ae:	e011      	b.n	80035d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d012      	beq.n	80035de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	3310      	adds	r3, #16
 80035bc:	4618      	mov	r0, r3
 80035be:	f000 fd17 	bl	8003ff0 <xTaskRemoveFromEventList>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d001      	beq.n	80035cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80035c8:	f000 fdee 	bl	80041a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80035cc:	7bbb      	ldrb	r3, [r7, #14]
 80035ce:	3b01      	subs	r3, #1
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	dce9      	bgt.n	80035b0 <prvUnlockQueue+0x60>
 80035dc:	e000      	b.n	80035e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80035de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	22ff      	movs	r2, #255	; 0xff
 80035e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80035e8:	f001 fd84 	bl	80050f4 <vPortExitCritical>
}
 80035ec:	bf00      	nop
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80035fc:	f001 fd4a 	bl	8005094 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003604:	2b00      	cmp	r3, #0
 8003606:	d102      	bne.n	800360e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003608:	2301      	movs	r3, #1
 800360a:	60fb      	str	r3, [r7, #12]
 800360c:	e001      	b.n	8003612 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800360e:	2300      	movs	r3, #0
 8003610:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003612:	f001 fd6f 	bl	80050f4 <vPortExitCritical>

	return xReturn;
 8003616:	68fb      	ldr	r3, [r7, #12]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003628:	f001 fd34 	bl	8005094 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003634:	429a      	cmp	r2, r3
 8003636:	d102      	bne.n	800363e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003638:	2301      	movs	r3, #1
 800363a:	60fb      	str	r3, [r7, #12]
 800363c:	e001      	b.n	8003642 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003642:	f001 fd57 	bl	80050f4 <vPortExitCritical>

	return xReturn;
 8003646:	68fb      	ldr	r3, [r7, #12]
}
 8003648:	4618      	mov	r0, r3
 800364a:	3710      	adds	r7, #16
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003650:	b480      	push	{r7}
 8003652:	b085      	sub	sp, #20
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800365a:	2300      	movs	r3, #0
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	e014      	b.n	800368a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003660:	4a0f      	ldr	r2, [pc, #60]	; (80036a0 <vQueueAddToRegistry+0x50>)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d10b      	bne.n	8003684 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800366c:	490c      	ldr	r1, [pc, #48]	; (80036a0 <vQueueAddToRegistry+0x50>)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	683a      	ldr	r2, [r7, #0]
 8003672:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003676:	4a0a      	ldr	r2, [pc, #40]	; (80036a0 <vQueueAddToRegistry+0x50>)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	00db      	lsls	r3, r3, #3
 800367c:	4413      	add	r3, r2
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003682:	e006      	b.n	8003692 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	3301      	adds	r3, #1
 8003688:	60fb      	str	r3, [r7, #12]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2b07      	cmp	r3, #7
 800368e:	d9e7      	bls.n	8003660 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003690:	bf00      	nop
 8003692:	bf00      	nop
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	20000ab8 	.word	0x20000ab8

080036a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80036b4:	f001 fcee 	bl	8005094 <vPortEnterCritical>
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80036be:	b25b      	sxtb	r3, r3
 80036c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036c4:	d103      	bne.n	80036ce <vQueueWaitForMessageRestricted+0x2a>
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036d4:	b25b      	sxtb	r3, r3
 80036d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036da:	d103      	bne.n	80036e4 <vQueueWaitForMessageRestricted+0x40>
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036e4:	f001 fd06 	bl	80050f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d106      	bne.n	80036fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	3324      	adds	r3, #36	; 0x24
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	68b9      	ldr	r1, [r7, #8]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 fc4d 	bl	8003f98 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80036fe:	6978      	ldr	r0, [r7, #20]
 8003700:	f7ff ff26 	bl	8003550 <prvUnlockQueue>
	}
 8003704:	bf00      	nop
 8003706:	3718      	adds	r7, #24
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800370c:	b580      	push	{r7, lr}
 800370e:	b08e      	sub	sp, #56	; 0x38
 8003710:	af04      	add	r7, sp, #16
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
 8003718:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800371a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10a      	bne.n	8003736 <xTaskCreateStatic+0x2a>
	__asm volatile
 8003720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003724:	f383 8811 	msr	BASEPRI, r3
 8003728:	f3bf 8f6f 	isb	sy
 800372c:	f3bf 8f4f 	dsb	sy
 8003730:	623b      	str	r3, [r7, #32]
}
 8003732:	bf00      	nop
 8003734:	e7fe      	b.n	8003734 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003738:	2b00      	cmp	r3, #0
 800373a:	d10a      	bne.n	8003752 <xTaskCreateStatic+0x46>
	__asm volatile
 800373c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003740:	f383 8811 	msr	BASEPRI, r3
 8003744:	f3bf 8f6f 	isb	sy
 8003748:	f3bf 8f4f 	dsb	sy
 800374c:	61fb      	str	r3, [r7, #28]
}
 800374e:	bf00      	nop
 8003750:	e7fe      	b.n	8003750 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003752:	235c      	movs	r3, #92	; 0x5c
 8003754:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	2b5c      	cmp	r3, #92	; 0x5c
 800375a:	d00a      	beq.n	8003772 <xTaskCreateStatic+0x66>
	__asm volatile
 800375c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003760:	f383 8811 	msr	BASEPRI, r3
 8003764:	f3bf 8f6f 	isb	sy
 8003768:	f3bf 8f4f 	dsb	sy
 800376c:	61bb      	str	r3, [r7, #24]
}
 800376e:	bf00      	nop
 8003770:	e7fe      	b.n	8003770 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003772:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003776:	2b00      	cmp	r3, #0
 8003778:	d01e      	beq.n	80037b8 <xTaskCreateStatic+0xac>
 800377a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800377c:	2b00      	cmp	r3, #0
 800377e:	d01b      	beq.n	80037b8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003782:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003786:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003788:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800378a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378c:	2202      	movs	r2, #2
 800378e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003792:	2300      	movs	r3, #0
 8003794:	9303      	str	r3, [sp, #12]
 8003796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003798:	9302      	str	r3, [sp, #8]
 800379a:	f107 0314 	add.w	r3, r7, #20
 800379e:	9301      	str	r3, [sp, #4]
 80037a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a2:	9300      	str	r3, [sp, #0]
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	68b9      	ldr	r1, [r7, #8]
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f000 f850 	bl	8003850 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80037b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037b2:	f000 f8dd 	bl	8003970 <prvAddNewTaskToReadyList>
 80037b6:	e001      	b.n	80037bc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80037bc:	697b      	ldr	r3, [r7, #20]
	}
 80037be:	4618      	mov	r0, r3
 80037c0:	3728      	adds	r7, #40	; 0x28
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b08c      	sub	sp, #48	; 0x30
 80037ca:	af04      	add	r7, sp, #16
 80037cc:	60f8      	str	r0, [r7, #12]
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	603b      	str	r3, [r7, #0]
 80037d2:	4613      	mov	r3, r2
 80037d4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80037d6:	88fb      	ldrh	r3, [r7, #6]
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	4618      	mov	r0, r3
 80037dc:	f001 fd7c 	bl	80052d8 <pvPortMalloc>
 80037e0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00e      	beq.n	8003806 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80037e8:	205c      	movs	r0, #92	; 0x5c
 80037ea:	f001 fd75 	bl	80052d8 <pvPortMalloc>
 80037ee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	631a      	str	r2, [r3, #48]	; 0x30
 80037fc:	e005      	b.n	800380a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80037fe:	6978      	ldr	r0, [r7, #20]
 8003800:	f001 fe36 	bl	8005470 <vPortFree>
 8003804:	e001      	b.n	800380a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003806:	2300      	movs	r3, #0
 8003808:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d017      	beq.n	8003840 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003818:	88fa      	ldrh	r2, [r7, #6]
 800381a:	2300      	movs	r3, #0
 800381c:	9303      	str	r3, [sp, #12]
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	9302      	str	r3, [sp, #8]
 8003822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003824:	9301      	str	r3, [sp, #4]
 8003826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003828:	9300      	str	r3, [sp, #0]
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	68b9      	ldr	r1, [r7, #8]
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f000 f80e 	bl	8003850 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003834:	69f8      	ldr	r0, [r7, #28]
 8003836:	f000 f89b 	bl	8003970 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800383a:	2301      	movs	r3, #1
 800383c:	61bb      	str	r3, [r7, #24]
 800383e:	e002      	b.n	8003846 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003840:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003844:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003846:	69bb      	ldr	r3, [r7, #24]
	}
 8003848:	4618      	mov	r0, r3
 800384a:	3720      	adds	r7, #32
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	607a      	str	r2, [r7, #4]
 800385c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800385e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003860:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	461a      	mov	r2, r3
 8003868:	21a5      	movs	r1, #165	; 0xa5
 800386a:	f008 f805 	bl	800b878 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800386e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003870:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003878:	3b01      	subs	r3, #1
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	4413      	add	r3, r2
 800387e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	f023 0307 	bic.w	r3, r3, #7
 8003886:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	f003 0307 	and.w	r3, r3, #7
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00a      	beq.n	80038a8 <prvInitialiseNewTask+0x58>
	__asm volatile
 8003892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003896:	f383 8811 	msr	BASEPRI, r3
 800389a:	f3bf 8f6f 	isb	sy
 800389e:	f3bf 8f4f 	dsb	sy
 80038a2:	617b      	str	r3, [r7, #20]
}
 80038a4:	bf00      	nop
 80038a6:	e7fe      	b.n	80038a6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d01f      	beq.n	80038ee <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80038ae:	2300      	movs	r3, #0
 80038b0:	61fb      	str	r3, [r7, #28]
 80038b2:	e012      	b.n	80038da <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	4413      	add	r3, r2
 80038ba:	7819      	ldrb	r1, [r3, #0]
 80038bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	4413      	add	r3, r2
 80038c2:	3334      	adds	r3, #52	; 0x34
 80038c4:	460a      	mov	r2, r1
 80038c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	4413      	add	r3, r2
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d006      	beq.n	80038e2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	3301      	adds	r3, #1
 80038d8:	61fb      	str	r3, [r7, #28]
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	2b0f      	cmp	r3, #15
 80038de:	d9e9      	bls.n	80038b4 <prvInitialiseNewTask+0x64>
 80038e0:	e000      	b.n	80038e4 <prvInitialiseNewTask+0x94>
			{
				break;
 80038e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80038e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038ec:	e003      	b.n	80038f6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80038ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80038f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f8:	2b37      	cmp	r3, #55	; 0x37
 80038fa:	d901      	bls.n	8003900 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80038fc:	2337      	movs	r3, #55	; 0x37
 80038fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003902:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003904:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003908:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800390a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800390c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800390e:	2200      	movs	r2, #0
 8003910:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003914:	3304      	adds	r3, #4
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff f978 	bl	8002c0c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800391c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391e:	3318      	adds	r3, #24
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff f973 	bl	8002c0c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003928:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800392a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800392c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800392e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003934:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003938:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800393a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800393c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800393e:	2200      	movs	r2, #0
 8003940:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	68f9      	ldr	r1, [r7, #12]
 800394e:	69b8      	ldr	r0, [r7, #24]
 8003950:	f001 fa70 	bl	8004e34 <pxPortInitialiseStack>
 8003954:	4602      	mov	r2, r0
 8003956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003958:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800395a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800395c:	2b00      	cmp	r3, #0
 800395e:	d002      	beq.n	8003966 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003962:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003964:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003966:	bf00      	nop
 8003968:	3720      	adds	r7, #32
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
	...

08003970 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003978:	f001 fb8c 	bl	8005094 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800397c:	4b2d      	ldr	r3, [pc, #180]	; (8003a34 <prvAddNewTaskToReadyList+0xc4>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	3301      	adds	r3, #1
 8003982:	4a2c      	ldr	r2, [pc, #176]	; (8003a34 <prvAddNewTaskToReadyList+0xc4>)
 8003984:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003986:	4b2c      	ldr	r3, [pc, #176]	; (8003a38 <prvAddNewTaskToReadyList+0xc8>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d109      	bne.n	80039a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800398e:	4a2a      	ldr	r2, [pc, #168]	; (8003a38 <prvAddNewTaskToReadyList+0xc8>)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003994:	4b27      	ldr	r3, [pc, #156]	; (8003a34 <prvAddNewTaskToReadyList+0xc4>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d110      	bne.n	80039be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800399c:	f000 fc28 	bl	80041f0 <prvInitialiseTaskLists>
 80039a0:	e00d      	b.n	80039be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80039a2:	4b26      	ldr	r3, [pc, #152]	; (8003a3c <prvAddNewTaskToReadyList+0xcc>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d109      	bne.n	80039be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80039aa:	4b23      	ldr	r3, [pc, #140]	; (8003a38 <prvAddNewTaskToReadyList+0xc8>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d802      	bhi.n	80039be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80039b8:	4a1f      	ldr	r2, [pc, #124]	; (8003a38 <prvAddNewTaskToReadyList+0xc8>)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80039be:	4b20      	ldr	r3, [pc, #128]	; (8003a40 <prvAddNewTaskToReadyList+0xd0>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	3301      	adds	r3, #1
 80039c4:	4a1e      	ldr	r2, [pc, #120]	; (8003a40 <prvAddNewTaskToReadyList+0xd0>)
 80039c6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80039c8:	4b1d      	ldr	r3, [pc, #116]	; (8003a40 <prvAddNewTaskToReadyList+0xd0>)
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039d4:	4b1b      	ldr	r3, [pc, #108]	; (8003a44 <prvAddNewTaskToReadyList+0xd4>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d903      	bls.n	80039e4 <prvAddNewTaskToReadyList+0x74>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e0:	4a18      	ldr	r2, [pc, #96]	; (8003a44 <prvAddNewTaskToReadyList+0xd4>)
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e8:	4613      	mov	r3, r2
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	4413      	add	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4a15      	ldr	r2, [pc, #84]	; (8003a48 <prvAddNewTaskToReadyList+0xd8>)
 80039f2:	441a      	add	r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	3304      	adds	r3, #4
 80039f8:	4619      	mov	r1, r3
 80039fa:	4610      	mov	r0, r2
 80039fc:	f7ff f913 	bl	8002c26 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003a00:	f001 fb78 	bl	80050f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003a04:	4b0d      	ldr	r3, [pc, #52]	; (8003a3c <prvAddNewTaskToReadyList+0xcc>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00e      	beq.n	8003a2a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003a0c:	4b0a      	ldr	r3, [pc, #40]	; (8003a38 <prvAddNewTaskToReadyList+0xc8>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d207      	bcs.n	8003a2a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003a1a:	4b0c      	ldr	r3, [pc, #48]	; (8003a4c <prvAddNewTaskToReadyList+0xdc>)
 8003a1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	f3bf 8f4f 	dsb	sy
 8003a26:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a2a:	bf00      	nop
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	20000fcc 	.word	0x20000fcc
 8003a38:	20000af8 	.word	0x20000af8
 8003a3c:	20000fd8 	.word	0x20000fd8
 8003a40:	20000fe8 	.word	0x20000fe8
 8003a44:	20000fd4 	.word	0x20000fd4
 8003a48:	20000afc 	.word	0x20000afc
 8003a4c:	e000ed04 	.word	0xe000ed04

08003a50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d017      	beq.n	8003a92 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003a62:	4b13      	ldr	r3, [pc, #76]	; (8003ab0 <vTaskDelay+0x60>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00a      	beq.n	8003a80 <vTaskDelay+0x30>
	__asm volatile
 8003a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a6e:	f383 8811 	msr	BASEPRI, r3
 8003a72:	f3bf 8f6f 	isb	sy
 8003a76:	f3bf 8f4f 	dsb	sy
 8003a7a:	60bb      	str	r3, [r7, #8]
}
 8003a7c:	bf00      	nop
 8003a7e:	e7fe      	b.n	8003a7e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003a80:	f000 f880 	bl	8003b84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003a84:	2100      	movs	r1, #0
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 fe32 	bl	80046f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003a8c:	f000 f888 	bl	8003ba0 <xTaskResumeAll>
 8003a90:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d107      	bne.n	8003aa8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003a98:	4b06      	ldr	r3, [pc, #24]	; (8003ab4 <vTaskDelay+0x64>)
 8003a9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	f3bf 8f4f 	dsb	sy
 8003aa4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003aa8:	bf00      	nop
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	20000ff4 	.word	0x20000ff4
 8003ab4:	e000ed04 	.word	0xe000ed04

08003ab8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08a      	sub	sp, #40	; 0x28
 8003abc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003ac6:	463a      	mov	r2, r7
 8003ac8:	1d39      	adds	r1, r7, #4
 8003aca:	f107 0308 	add.w	r3, r7, #8
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff f848 	bl	8002b64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003ad4:	6839      	ldr	r1, [r7, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	9202      	str	r2, [sp, #8]
 8003adc:	9301      	str	r3, [sp, #4]
 8003ade:	2300      	movs	r3, #0
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	460a      	mov	r2, r1
 8003ae6:	4921      	ldr	r1, [pc, #132]	; (8003b6c <vTaskStartScheduler+0xb4>)
 8003ae8:	4821      	ldr	r0, [pc, #132]	; (8003b70 <vTaskStartScheduler+0xb8>)
 8003aea:	f7ff fe0f 	bl	800370c <xTaskCreateStatic>
 8003aee:	4603      	mov	r3, r0
 8003af0:	4a20      	ldr	r2, [pc, #128]	; (8003b74 <vTaskStartScheduler+0xbc>)
 8003af2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003af4:	4b1f      	ldr	r3, [pc, #124]	; (8003b74 <vTaskStartScheduler+0xbc>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d002      	beq.n	8003b02 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003afc:	2301      	movs	r3, #1
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	e001      	b.n	8003b06 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003b02:	2300      	movs	r3, #0
 8003b04:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d102      	bne.n	8003b12 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003b0c:	f000 fe44 	bl	8004798 <xTimerCreateTimerTask>
 8003b10:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d116      	bne.n	8003b46 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003b18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b1c:	f383 8811 	msr	BASEPRI, r3
 8003b20:	f3bf 8f6f 	isb	sy
 8003b24:	f3bf 8f4f 	dsb	sy
 8003b28:	613b      	str	r3, [r7, #16]
}
 8003b2a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003b2c:	4b12      	ldr	r3, [pc, #72]	; (8003b78 <vTaskStartScheduler+0xc0>)
 8003b2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b32:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003b34:	4b11      	ldr	r3, [pc, #68]	; (8003b7c <vTaskStartScheduler+0xc4>)
 8003b36:	2201      	movs	r2, #1
 8003b38:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003b3a:	4b11      	ldr	r3, [pc, #68]	; (8003b80 <vTaskStartScheduler+0xc8>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003b40:	f001 fa06 	bl	8004f50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003b44:	e00e      	b.n	8003b64 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b4c:	d10a      	bne.n	8003b64 <vTaskStartScheduler+0xac>
	__asm volatile
 8003b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b52:	f383 8811 	msr	BASEPRI, r3
 8003b56:	f3bf 8f6f 	isb	sy
 8003b5a:	f3bf 8f4f 	dsb	sy
 8003b5e:	60fb      	str	r3, [r7, #12]
}
 8003b60:	bf00      	nop
 8003b62:	e7fe      	b.n	8003b62 <vTaskStartScheduler+0xaa>
}
 8003b64:	bf00      	nop
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	0800c57c 	.word	0x0800c57c
 8003b70:	080041c1 	.word	0x080041c1
 8003b74:	20000ff0 	.word	0x20000ff0
 8003b78:	20000fec 	.word	0x20000fec
 8003b7c:	20000fd8 	.word	0x20000fd8
 8003b80:	20000fd0 	.word	0x20000fd0

08003b84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003b84:	b480      	push	{r7}
 8003b86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003b88:	4b04      	ldr	r3, [pc, #16]	; (8003b9c <vTaskSuspendAll+0x18>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	4a03      	ldr	r2, [pc, #12]	; (8003b9c <vTaskSuspendAll+0x18>)
 8003b90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003b92:	bf00      	nop
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	20000ff4 	.word	0x20000ff4

08003ba0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003baa:	2300      	movs	r3, #0
 8003bac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003bae:	4b42      	ldr	r3, [pc, #264]	; (8003cb8 <xTaskResumeAll+0x118>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10a      	bne.n	8003bcc <xTaskResumeAll+0x2c>
	__asm volatile
 8003bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bba:	f383 8811 	msr	BASEPRI, r3
 8003bbe:	f3bf 8f6f 	isb	sy
 8003bc2:	f3bf 8f4f 	dsb	sy
 8003bc6:	603b      	str	r3, [r7, #0]
}
 8003bc8:	bf00      	nop
 8003bca:	e7fe      	b.n	8003bca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003bcc:	f001 fa62 	bl	8005094 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003bd0:	4b39      	ldr	r3, [pc, #228]	; (8003cb8 <xTaskResumeAll+0x118>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	4a38      	ldr	r2, [pc, #224]	; (8003cb8 <xTaskResumeAll+0x118>)
 8003bd8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bda:	4b37      	ldr	r3, [pc, #220]	; (8003cb8 <xTaskResumeAll+0x118>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d162      	bne.n	8003ca8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003be2:	4b36      	ldr	r3, [pc, #216]	; (8003cbc <xTaskResumeAll+0x11c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d05e      	beq.n	8003ca8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003bea:	e02f      	b.n	8003c4c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bec:	4b34      	ldr	r3, [pc, #208]	; (8003cc0 <xTaskResumeAll+0x120>)
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	3318      	adds	r3, #24
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff f871 	bl	8002ce0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	3304      	adds	r3, #4
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7ff f86c 	bl	8002ce0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c0c:	4b2d      	ldr	r3, [pc, #180]	; (8003cc4 <xTaskResumeAll+0x124>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d903      	bls.n	8003c1c <xTaskResumeAll+0x7c>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c18:	4a2a      	ldr	r2, [pc, #168]	; (8003cc4 <xTaskResumeAll+0x124>)
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c20:	4613      	mov	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4413      	add	r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	4a27      	ldr	r2, [pc, #156]	; (8003cc8 <xTaskResumeAll+0x128>)
 8003c2a:	441a      	add	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	3304      	adds	r3, #4
 8003c30:	4619      	mov	r1, r3
 8003c32:	4610      	mov	r0, r2
 8003c34:	f7fe fff7 	bl	8002c26 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c3c:	4b23      	ldr	r3, [pc, #140]	; (8003ccc <xTaskResumeAll+0x12c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d302      	bcc.n	8003c4c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003c46:	4b22      	ldr	r3, [pc, #136]	; (8003cd0 <xTaskResumeAll+0x130>)
 8003c48:	2201      	movs	r2, #1
 8003c4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c4c:	4b1c      	ldr	r3, [pc, #112]	; (8003cc0 <xTaskResumeAll+0x120>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1cb      	bne.n	8003bec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003c5a:	f000 fb67 	bl	800432c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003c5e:	4b1d      	ldr	r3, [pc, #116]	; (8003cd4 <xTaskResumeAll+0x134>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d010      	beq.n	8003c8c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003c6a:	f000 f859 	bl	8003d20 <xTaskIncrementTick>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d002      	beq.n	8003c7a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003c74:	4b16      	ldr	r3, [pc, #88]	; (8003cd0 <xTaskResumeAll+0x130>)
 8003c76:	2201      	movs	r2, #1
 8003c78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1f1      	bne.n	8003c6a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003c86:	4b13      	ldr	r3, [pc, #76]	; (8003cd4 <xTaskResumeAll+0x134>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003c8c:	4b10      	ldr	r3, [pc, #64]	; (8003cd0 <xTaskResumeAll+0x130>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d009      	beq.n	8003ca8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003c94:	2301      	movs	r3, #1
 8003c96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003c98:	4b0f      	ldr	r3, [pc, #60]	; (8003cd8 <xTaskResumeAll+0x138>)
 8003c9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c9e:	601a      	str	r2, [r3, #0]
 8003ca0:	f3bf 8f4f 	dsb	sy
 8003ca4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003ca8:	f001 fa24 	bl	80050f4 <vPortExitCritical>

	return xAlreadyYielded;
 8003cac:	68bb      	ldr	r3, [r7, #8]
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	20000ff4 	.word	0x20000ff4
 8003cbc:	20000fcc 	.word	0x20000fcc
 8003cc0:	20000f8c 	.word	0x20000f8c
 8003cc4:	20000fd4 	.word	0x20000fd4
 8003cc8:	20000afc 	.word	0x20000afc
 8003ccc:	20000af8 	.word	0x20000af8
 8003cd0:	20000fe0 	.word	0x20000fe0
 8003cd4:	20000fdc 	.word	0x20000fdc
 8003cd8:	e000ed04 	.word	0xe000ed04

08003cdc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003ce2:	4b05      	ldr	r3, [pc, #20]	; (8003cf8 <xTaskGetTickCount+0x1c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003ce8:	687b      	ldr	r3, [r7, #4]
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	20000fd0 	.word	0x20000fd0

08003cfc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003d02:	f001 faa9 	bl	8005258 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003d06:	2300      	movs	r3, #0
 8003d08:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8003d0a:	4b04      	ldr	r3, [pc, #16]	; (8003d1c <xTaskGetTickCountFromISR+0x20>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003d10:	683b      	ldr	r3, [r7, #0]
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3708      	adds	r7, #8
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	20000fd0 	.word	0x20000fd0

08003d20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003d26:	2300      	movs	r3, #0
 8003d28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d2a:	4b4f      	ldr	r3, [pc, #316]	; (8003e68 <xTaskIncrementTick+0x148>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	f040 808f 	bne.w	8003e52 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003d34:	4b4d      	ldr	r3, [pc, #308]	; (8003e6c <xTaskIncrementTick+0x14c>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003d3c:	4a4b      	ldr	r2, [pc, #300]	; (8003e6c <xTaskIncrementTick+0x14c>)
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d120      	bne.n	8003d8a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003d48:	4b49      	ldr	r3, [pc, #292]	; (8003e70 <xTaskIncrementTick+0x150>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00a      	beq.n	8003d68 <xTaskIncrementTick+0x48>
	__asm volatile
 8003d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d56:	f383 8811 	msr	BASEPRI, r3
 8003d5a:	f3bf 8f6f 	isb	sy
 8003d5e:	f3bf 8f4f 	dsb	sy
 8003d62:	603b      	str	r3, [r7, #0]
}
 8003d64:	bf00      	nop
 8003d66:	e7fe      	b.n	8003d66 <xTaskIncrementTick+0x46>
 8003d68:	4b41      	ldr	r3, [pc, #260]	; (8003e70 <xTaskIncrementTick+0x150>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	60fb      	str	r3, [r7, #12]
 8003d6e:	4b41      	ldr	r3, [pc, #260]	; (8003e74 <xTaskIncrementTick+0x154>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a3f      	ldr	r2, [pc, #252]	; (8003e70 <xTaskIncrementTick+0x150>)
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	4a3f      	ldr	r2, [pc, #252]	; (8003e74 <xTaskIncrementTick+0x154>)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	4b3e      	ldr	r3, [pc, #248]	; (8003e78 <xTaskIncrementTick+0x158>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3301      	adds	r3, #1
 8003d82:	4a3d      	ldr	r2, [pc, #244]	; (8003e78 <xTaskIncrementTick+0x158>)
 8003d84:	6013      	str	r3, [r2, #0]
 8003d86:	f000 fad1 	bl	800432c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003d8a:	4b3c      	ldr	r3, [pc, #240]	; (8003e7c <xTaskIncrementTick+0x15c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d349      	bcc.n	8003e28 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d94:	4b36      	ldr	r3, [pc, #216]	; (8003e70 <xTaskIncrementTick+0x150>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d104      	bne.n	8003da8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d9e:	4b37      	ldr	r3, [pc, #220]	; (8003e7c <xTaskIncrementTick+0x15c>)
 8003da0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003da4:	601a      	str	r2, [r3, #0]
					break;
 8003da6:	e03f      	b.n	8003e28 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003da8:	4b31      	ldr	r3, [pc, #196]	; (8003e70 <xTaskIncrementTick+0x150>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d203      	bcs.n	8003dc8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003dc0:	4a2e      	ldr	r2, [pc, #184]	; (8003e7c <xTaskIncrementTick+0x15c>)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003dc6:	e02f      	b.n	8003e28 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	3304      	adds	r3, #4
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f7fe ff87 	bl	8002ce0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d004      	beq.n	8003de4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	3318      	adds	r3, #24
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fe ff7e 	bl	8002ce0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de8:	4b25      	ldr	r3, [pc, #148]	; (8003e80 <xTaskIncrementTick+0x160>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d903      	bls.n	8003df8 <xTaskIncrementTick+0xd8>
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df4:	4a22      	ldr	r2, [pc, #136]	; (8003e80 <xTaskIncrementTick+0x160>)
 8003df6:	6013      	str	r3, [r2, #0]
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	4413      	add	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	4a1f      	ldr	r2, [pc, #124]	; (8003e84 <xTaskIncrementTick+0x164>)
 8003e06:	441a      	add	r2, r3
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	3304      	adds	r3, #4
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	4610      	mov	r0, r2
 8003e10:	f7fe ff09 	bl	8002c26 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e18:	4b1b      	ldr	r3, [pc, #108]	; (8003e88 <xTaskIncrementTick+0x168>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d3b8      	bcc.n	8003d94 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003e22:	2301      	movs	r3, #1
 8003e24:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e26:	e7b5      	b.n	8003d94 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003e28:	4b17      	ldr	r3, [pc, #92]	; (8003e88 <xTaskIncrementTick+0x168>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e2e:	4915      	ldr	r1, [pc, #84]	; (8003e84 <xTaskIncrementTick+0x164>)
 8003e30:	4613      	mov	r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	4413      	add	r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	440b      	add	r3, r1
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d901      	bls.n	8003e44 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003e40:	2301      	movs	r3, #1
 8003e42:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003e44:	4b11      	ldr	r3, [pc, #68]	; (8003e8c <xTaskIncrementTick+0x16c>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d007      	beq.n	8003e5c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	617b      	str	r3, [r7, #20]
 8003e50:	e004      	b.n	8003e5c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003e52:	4b0f      	ldr	r3, [pc, #60]	; (8003e90 <xTaskIncrementTick+0x170>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	3301      	adds	r3, #1
 8003e58:	4a0d      	ldr	r2, [pc, #52]	; (8003e90 <xTaskIncrementTick+0x170>)
 8003e5a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003e5c:	697b      	ldr	r3, [r7, #20]
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000ff4 	.word	0x20000ff4
 8003e6c:	20000fd0 	.word	0x20000fd0
 8003e70:	20000f84 	.word	0x20000f84
 8003e74:	20000f88 	.word	0x20000f88
 8003e78:	20000fe4 	.word	0x20000fe4
 8003e7c:	20000fec 	.word	0x20000fec
 8003e80:	20000fd4 	.word	0x20000fd4
 8003e84:	20000afc 	.word	0x20000afc
 8003e88:	20000af8 	.word	0x20000af8
 8003e8c:	20000fe0 	.word	0x20000fe0
 8003e90:	20000fdc 	.word	0x20000fdc

08003e94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003e9a:	4b28      	ldr	r3, [pc, #160]	; (8003f3c <vTaskSwitchContext+0xa8>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003ea2:	4b27      	ldr	r3, [pc, #156]	; (8003f40 <vTaskSwitchContext+0xac>)
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003ea8:	e041      	b.n	8003f2e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003eaa:	4b25      	ldr	r3, [pc, #148]	; (8003f40 <vTaskSwitchContext+0xac>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003eb0:	4b24      	ldr	r3, [pc, #144]	; (8003f44 <vTaskSwitchContext+0xb0>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	60fb      	str	r3, [r7, #12]
 8003eb6:	e010      	b.n	8003eda <vTaskSwitchContext+0x46>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10a      	bne.n	8003ed4 <vTaskSwitchContext+0x40>
	__asm volatile
 8003ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec2:	f383 8811 	msr	BASEPRI, r3
 8003ec6:	f3bf 8f6f 	isb	sy
 8003eca:	f3bf 8f4f 	dsb	sy
 8003ece:	607b      	str	r3, [r7, #4]
}
 8003ed0:	bf00      	nop
 8003ed2:	e7fe      	b.n	8003ed2 <vTaskSwitchContext+0x3e>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	60fb      	str	r3, [r7, #12]
 8003eda:	491b      	ldr	r1, [pc, #108]	; (8003f48 <vTaskSwitchContext+0xb4>)
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	4613      	mov	r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	4413      	add	r3, r2
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	440b      	add	r3, r1
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d0e4      	beq.n	8003eb8 <vTaskSwitchContext+0x24>
 8003eee:	68fa      	ldr	r2, [r7, #12]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4413      	add	r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	4a13      	ldr	r2, [pc, #76]	; (8003f48 <vTaskSwitchContext+0xb4>)
 8003efa:	4413      	add	r3, r2
 8003efc:	60bb      	str	r3, [r7, #8]
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	605a      	str	r2, [r3, #4]
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	3308      	adds	r3, #8
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d104      	bne.n	8003f1e <vTaskSwitchContext+0x8a>
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	605a      	str	r2, [r3, #4]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	4a09      	ldr	r2, [pc, #36]	; (8003f4c <vTaskSwitchContext+0xb8>)
 8003f26:	6013      	str	r3, [r2, #0]
 8003f28:	4a06      	ldr	r2, [pc, #24]	; (8003f44 <vTaskSwitchContext+0xb0>)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6013      	str	r3, [r2, #0]
}
 8003f2e:	bf00      	nop
 8003f30:	3714      	adds	r7, #20
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	20000ff4 	.word	0x20000ff4
 8003f40:	20000fe0 	.word	0x20000fe0
 8003f44:	20000fd4 	.word	0x20000fd4
 8003f48:	20000afc 	.word	0x20000afc
 8003f4c:	20000af8 	.word	0x20000af8

08003f50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10a      	bne.n	8003f76 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f64:	f383 8811 	msr	BASEPRI, r3
 8003f68:	f3bf 8f6f 	isb	sy
 8003f6c:	f3bf 8f4f 	dsb	sy
 8003f70:	60fb      	str	r3, [r7, #12]
}
 8003f72:	bf00      	nop
 8003f74:	e7fe      	b.n	8003f74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f76:	4b07      	ldr	r3, [pc, #28]	; (8003f94 <vTaskPlaceOnEventList+0x44>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	3318      	adds	r3, #24
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7fe fe75 	bl	8002c6e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f84:	2101      	movs	r1, #1
 8003f86:	6838      	ldr	r0, [r7, #0]
 8003f88:	f000 fbb2 	bl	80046f0 <prvAddCurrentTaskToDelayedList>
}
 8003f8c:	bf00      	nop
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	20000af8 	.word	0x20000af8

08003f98 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d10a      	bne.n	8003fc0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fae:	f383 8811 	msr	BASEPRI, r3
 8003fb2:	f3bf 8f6f 	isb	sy
 8003fb6:	f3bf 8f4f 	dsb	sy
 8003fba:	617b      	str	r3, [r7, #20]
}
 8003fbc:	bf00      	nop
 8003fbe:	e7fe      	b.n	8003fbe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003fc0:	4b0a      	ldr	r3, [pc, #40]	; (8003fec <vTaskPlaceOnEventListRestricted+0x54>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	3318      	adds	r3, #24
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	68f8      	ldr	r0, [r7, #12]
 8003fca:	f7fe fe2c 	bl	8002c26 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d002      	beq.n	8003fda <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003fd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003fd8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003fda:	6879      	ldr	r1, [r7, #4]
 8003fdc:	68b8      	ldr	r0, [r7, #8]
 8003fde:	f000 fb87 	bl	80046f0 <prvAddCurrentTaskToDelayedList>
	}
 8003fe2:	bf00      	nop
 8003fe4:	3718      	adds	r7, #24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	20000af8 	.word	0x20000af8

08003ff0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b086      	sub	sp, #24
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10a      	bne.n	800401c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800400a:	f383 8811 	msr	BASEPRI, r3
 800400e:	f3bf 8f6f 	isb	sy
 8004012:	f3bf 8f4f 	dsb	sy
 8004016:	60fb      	str	r3, [r7, #12]
}
 8004018:	bf00      	nop
 800401a:	e7fe      	b.n	800401a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	3318      	adds	r3, #24
 8004020:	4618      	mov	r0, r3
 8004022:	f7fe fe5d 	bl	8002ce0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004026:	4b1e      	ldr	r3, [pc, #120]	; (80040a0 <xTaskRemoveFromEventList+0xb0>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d11d      	bne.n	800406a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	3304      	adds	r3, #4
 8004032:	4618      	mov	r0, r3
 8004034:	f7fe fe54 	bl	8002ce0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800403c:	4b19      	ldr	r3, [pc, #100]	; (80040a4 <xTaskRemoveFromEventList+0xb4>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	429a      	cmp	r2, r3
 8004042:	d903      	bls.n	800404c <xTaskRemoveFromEventList+0x5c>
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004048:	4a16      	ldr	r2, [pc, #88]	; (80040a4 <xTaskRemoveFromEventList+0xb4>)
 800404a:	6013      	str	r3, [r2, #0]
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004050:	4613      	mov	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	4413      	add	r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	4a13      	ldr	r2, [pc, #76]	; (80040a8 <xTaskRemoveFromEventList+0xb8>)
 800405a:	441a      	add	r2, r3
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	3304      	adds	r3, #4
 8004060:	4619      	mov	r1, r3
 8004062:	4610      	mov	r0, r2
 8004064:	f7fe fddf 	bl	8002c26 <vListInsertEnd>
 8004068:	e005      	b.n	8004076 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	3318      	adds	r3, #24
 800406e:	4619      	mov	r1, r3
 8004070:	480e      	ldr	r0, [pc, #56]	; (80040ac <xTaskRemoveFromEventList+0xbc>)
 8004072:	f7fe fdd8 	bl	8002c26 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800407a:	4b0d      	ldr	r3, [pc, #52]	; (80040b0 <xTaskRemoveFromEventList+0xc0>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004080:	429a      	cmp	r2, r3
 8004082:	d905      	bls.n	8004090 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004084:	2301      	movs	r3, #1
 8004086:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004088:	4b0a      	ldr	r3, [pc, #40]	; (80040b4 <xTaskRemoveFromEventList+0xc4>)
 800408a:	2201      	movs	r2, #1
 800408c:	601a      	str	r2, [r3, #0]
 800408e:	e001      	b.n	8004094 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004090:	2300      	movs	r3, #0
 8004092:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004094:	697b      	ldr	r3, [r7, #20]
}
 8004096:	4618      	mov	r0, r3
 8004098:	3718      	adds	r7, #24
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	20000ff4 	.word	0x20000ff4
 80040a4:	20000fd4 	.word	0x20000fd4
 80040a8:	20000afc 	.word	0x20000afc
 80040ac:	20000f8c 	.word	0x20000f8c
 80040b0:	20000af8 	.word	0x20000af8
 80040b4:	20000fe0 	.word	0x20000fe0

080040b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80040c0:	4b06      	ldr	r3, [pc, #24]	; (80040dc <vTaskInternalSetTimeOutState+0x24>)
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80040c8:	4b05      	ldr	r3, [pc, #20]	; (80040e0 <vTaskInternalSetTimeOutState+0x28>)
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	605a      	str	r2, [r3, #4]
}
 80040d0:	bf00      	nop
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	20000fe4 	.word	0x20000fe4
 80040e0:	20000fd0 	.word	0x20000fd0

080040e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b088      	sub	sp, #32
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d10a      	bne.n	800410a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80040f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040f8:	f383 8811 	msr	BASEPRI, r3
 80040fc:	f3bf 8f6f 	isb	sy
 8004100:	f3bf 8f4f 	dsb	sy
 8004104:	613b      	str	r3, [r7, #16]
}
 8004106:	bf00      	nop
 8004108:	e7fe      	b.n	8004108 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d10a      	bne.n	8004126 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004114:	f383 8811 	msr	BASEPRI, r3
 8004118:	f3bf 8f6f 	isb	sy
 800411c:	f3bf 8f4f 	dsb	sy
 8004120:	60fb      	str	r3, [r7, #12]
}
 8004122:	bf00      	nop
 8004124:	e7fe      	b.n	8004124 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004126:	f000 ffb5 	bl	8005094 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800412a:	4b1d      	ldr	r3, [pc, #116]	; (80041a0 <xTaskCheckForTimeOut+0xbc>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004142:	d102      	bne.n	800414a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004144:	2300      	movs	r3, #0
 8004146:	61fb      	str	r3, [r7, #28]
 8004148:	e023      	b.n	8004192 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	4b15      	ldr	r3, [pc, #84]	; (80041a4 <xTaskCheckForTimeOut+0xc0>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	429a      	cmp	r2, r3
 8004154:	d007      	beq.n	8004166 <xTaskCheckForTimeOut+0x82>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	69ba      	ldr	r2, [r7, #24]
 800415c:	429a      	cmp	r2, r3
 800415e:	d302      	bcc.n	8004166 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004160:	2301      	movs	r3, #1
 8004162:	61fb      	str	r3, [r7, #28]
 8004164:	e015      	b.n	8004192 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	429a      	cmp	r2, r3
 800416e:	d20b      	bcs.n	8004188 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	1ad2      	subs	r2, r2, r3
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f7ff ff9b 	bl	80040b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004182:	2300      	movs	r3, #0
 8004184:	61fb      	str	r3, [r7, #28]
 8004186:	e004      	b.n	8004192 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	2200      	movs	r2, #0
 800418c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800418e:	2301      	movs	r3, #1
 8004190:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004192:	f000 ffaf 	bl	80050f4 <vPortExitCritical>

	return xReturn;
 8004196:	69fb      	ldr	r3, [r7, #28]
}
 8004198:	4618      	mov	r0, r3
 800419a:	3720      	adds	r7, #32
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	20000fd0 	.word	0x20000fd0
 80041a4:	20000fe4 	.word	0x20000fe4

080041a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80041ac:	4b03      	ldr	r3, [pc, #12]	; (80041bc <vTaskMissedYield+0x14>)
 80041ae:	2201      	movs	r2, #1
 80041b0:	601a      	str	r2, [r3, #0]
}
 80041b2:	bf00      	nop
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	20000fe0 	.word	0x20000fe0

080041c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80041c8:	f000 f852 	bl	8004270 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80041cc:	4b06      	ldr	r3, [pc, #24]	; (80041e8 <prvIdleTask+0x28>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d9f9      	bls.n	80041c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80041d4:	4b05      	ldr	r3, [pc, #20]	; (80041ec <prvIdleTask+0x2c>)
 80041d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	f3bf 8f4f 	dsb	sy
 80041e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80041e4:	e7f0      	b.n	80041c8 <prvIdleTask+0x8>
 80041e6:	bf00      	nop
 80041e8:	20000afc 	.word	0x20000afc
 80041ec:	e000ed04 	.word	0xe000ed04

080041f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041f6:	2300      	movs	r3, #0
 80041f8:	607b      	str	r3, [r7, #4]
 80041fa:	e00c      	b.n	8004216 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	4613      	mov	r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	4413      	add	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	4a12      	ldr	r2, [pc, #72]	; (8004250 <prvInitialiseTaskLists+0x60>)
 8004208:	4413      	add	r3, r2
 800420a:	4618      	mov	r0, r3
 800420c:	f7fe fcde 	bl	8002bcc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	3301      	adds	r3, #1
 8004214:	607b      	str	r3, [r7, #4]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2b37      	cmp	r3, #55	; 0x37
 800421a:	d9ef      	bls.n	80041fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800421c:	480d      	ldr	r0, [pc, #52]	; (8004254 <prvInitialiseTaskLists+0x64>)
 800421e:	f7fe fcd5 	bl	8002bcc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004222:	480d      	ldr	r0, [pc, #52]	; (8004258 <prvInitialiseTaskLists+0x68>)
 8004224:	f7fe fcd2 	bl	8002bcc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004228:	480c      	ldr	r0, [pc, #48]	; (800425c <prvInitialiseTaskLists+0x6c>)
 800422a:	f7fe fccf 	bl	8002bcc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800422e:	480c      	ldr	r0, [pc, #48]	; (8004260 <prvInitialiseTaskLists+0x70>)
 8004230:	f7fe fccc 	bl	8002bcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004234:	480b      	ldr	r0, [pc, #44]	; (8004264 <prvInitialiseTaskLists+0x74>)
 8004236:	f7fe fcc9 	bl	8002bcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800423a:	4b0b      	ldr	r3, [pc, #44]	; (8004268 <prvInitialiseTaskLists+0x78>)
 800423c:	4a05      	ldr	r2, [pc, #20]	; (8004254 <prvInitialiseTaskLists+0x64>)
 800423e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004240:	4b0a      	ldr	r3, [pc, #40]	; (800426c <prvInitialiseTaskLists+0x7c>)
 8004242:	4a05      	ldr	r2, [pc, #20]	; (8004258 <prvInitialiseTaskLists+0x68>)
 8004244:	601a      	str	r2, [r3, #0]
}
 8004246:	bf00      	nop
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	20000afc 	.word	0x20000afc
 8004254:	20000f5c 	.word	0x20000f5c
 8004258:	20000f70 	.word	0x20000f70
 800425c:	20000f8c 	.word	0x20000f8c
 8004260:	20000fa0 	.word	0x20000fa0
 8004264:	20000fb8 	.word	0x20000fb8
 8004268:	20000f84 	.word	0x20000f84
 800426c:	20000f88 	.word	0x20000f88

08004270 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004276:	e019      	b.n	80042ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004278:	f000 ff0c 	bl	8005094 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800427c:	4b10      	ldr	r3, [pc, #64]	; (80042c0 <prvCheckTasksWaitingTermination+0x50>)
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	3304      	adds	r3, #4
 8004288:	4618      	mov	r0, r3
 800428a:	f7fe fd29 	bl	8002ce0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800428e:	4b0d      	ldr	r3, [pc, #52]	; (80042c4 <prvCheckTasksWaitingTermination+0x54>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	3b01      	subs	r3, #1
 8004294:	4a0b      	ldr	r2, [pc, #44]	; (80042c4 <prvCheckTasksWaitingTermination+0x54>)
 8004296:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004298:	4b0b      	ldr	r3, [pc, #44]	; (80042c8 <prvCheckTasksWaitingTermination+0x58>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	3b01      	subs	r3, #1
 800429e:	4a0a      	ldr	r2, [pc, #40]	; (80042c8 <prvCheckTasksWaitingTermination+0x58>)
 80042a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80042a2:	f000 ff27 	bl	80050f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 f810 	bl	80042cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80042ac:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <prvCheckTasksWaitingTermination+0x58>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1e1      	bne.n	8004278 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80042b4:	bf00      	nop
 80042b6:	bf00      	nop
 80042b8:	3708      	adds	r7, #8
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	20000fa0 	.word	0x20000fa0
 80042c4:	20000fcc 	.word	0x20000fcc
 80042c8:	20000fb4 	.word	0x20000fb4

080042cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d108      	bne.n	80042f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042e2:	4618      	mov	r0, r3
 80042e4:	f001 f8c4 	bl	8005470 <vPortFree>
				vPortFree( pxTCB );
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f001 f8c1 	bl	8005470 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80042ee:	e018      	b.n	8004322 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d103      	bne.n	8004302 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f001 f8b8 	bl	8005470 <vPortFree>
	}
 8004300:	e00f      	b.n	8004322 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004308:	2b02      	cmp	r3, #2
 800430a:	d00a      	beq.n	8004322 <prvDeleteTCB+0x56>
	__asm volatile
 800430c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004310:	f383 8811 	msr	BASEPRI, r3
 8004314:	f3bf 8f6f 	isb	sy
 8004318:	f3bf 8f4f 	dsb	sy
 800431c:	60fb      	str	r3, [r7, #12]
}
 800431e:	bf00      	nop
 8004320:	e7fe      	b.n	8004320 <prvDeleteTCB+0x54>
	}
 8004322:	bf00      	nop
 8004324:	3710      	adds	r7, #16
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
	...

0800432c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004332:	4b0c      	ldr	r3, [pc, #48]	; (8004364 <prvResetNextTaskUnblockTime+0x38>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d104      	bne.n	8004346 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800433c:	4b0a      	ldr	r3, [pc, #40]	; (8004368 <prvResetNextTaskUnblockTime+0x3c>)
 800433e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004342:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004344:	e008      	b.n	8004358 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004346:	4b07      	ldr	r3, [pc, #28]	; (8004364 <prvResetNextTaskUnblockTime+0x38>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	4a04      	ldr	r2, [pc, #16]	; (8004368 <prvResetNextTaskUnblockTime+0x3c>)
 8004356:	6013      	str	r3, [r2, #0]
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr
 8004364:	20000f84 	.word	0x20000f84
 8004368:	20000fec 	.word	0x20000fec

0800436c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004372:	4b0b      	ldr	r3, [pc, #44]	; (80043a0 <xTaskGetSchedulerState+0x34>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d102      	bne.n	8004380 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800437a:	2301      	movs	r3, #1
 800437c:	607b      	str	r3, [r7, #4]
 800437e:	e008      	b.n	8004392 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004380:	4b08      	ldr	r3, [pc, #32]	; (80043a4 <xTaskGetSchedulerState+0x38>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d102      	bne.n	800438e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004388:	2302      	movs	r3, #2
 800438a:	607b      	str	r3, [r7, #4]
 800438c:	e001      	b.n	8004392 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800438e:	2300      	movs	r3, #0
 8004390:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004392:	687b      	ldr	r3, [r7, #4]
	}
 8004394:	4618      	mov	r0, r3
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr
 80043a0:	20000fd8 	.word	0x20000fd8
 80043a4:	20000ff4 	.word	0x20000ff4

080043a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80043b4:	2300      	movs	r3, #0
 80043b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d056      	beq.n	800446c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80043be:	4b2e      	ldr	r3, [pc, #184]	; (8004478 <xTaskPriorityDisinherit+0xd0>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d00a      	beq.n	80043de <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80043c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043cc:	f383 8811 	msr	BASEPRI, r3
 80043d0:	f3bf 8f6f 	isb	sy
 80043d4:	f3bf 8f4f 	dsb	sy
 80043d8:	60fb      	str	r3, [r7, #12]
}
 80043da:	bf00      	nop
 80043dc:	e7fe      	b.n	80043dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10a      	bne.n	80043fc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80043e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ea:	f383 8811 	msr	BASEPRI, r3
 80043ee:	f3bf 8f6f 	isb	sy
 80043f2:	f3bf 8f4f 	dsb	sy
 80043f6:	60bb      	str	r3, [r7, #8]
}
 80043f8:	bf00      	nop
 80043fa:	e7fe      	b.n	80043fa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004400:	1e5a      	subs	r2, r3, #1
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800440e:	429a      	cmp	r2, r3
 8004410:	d02c      	beq.n	800446c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004416:	2b00      	cmp	r3, #0
 8004418:	d128      	bne.n	800446c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	3304      	adds	r3, #4
 800441e:	4618      	mov	r0, r3
 8004420:	f7fe fc5e 	bl	8002ce0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004430:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800443c:	4b0f      	ldr	r3, [pc, #60]	; (800447c <xTaskPriorityDisinherit+0xd4>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	429a      	cmp	r2, r3
 8004442:	d903      	bls.n	800444c <xTaskPriorityDisinherit+0xa4>
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004448:	4a0c      	ldr	r2, [pc, #48]	; (800447c <xTaskPriorityDisinherit+0xd4>)
 800444a:	6013      	str	r3, [r2, #0]
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004450:	4613      	mov	r3, r2
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	4413      	add	r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	4a09      	ldr	r2, [pc, #36]	; (8004480 <xTaskPriorityDisinherit+0xd8>)
 800445a:	441a      	add	r2, r3
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	3304      	adds	r3, #4
 8004460:	4619      	mov	r1, r3
 8004462:	4610      	mov	r0, r2
 8004464:	f7fe fbdf 	bl	8002c26 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004468:	2301      	movs	r3, #1
 800446a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800446c:	697b      	ldr	r3, [r7, #20]
	}
 800446e:	4618      	mov	r0, r3
 8004470:	3718      	adds	r7, #24
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	20000af8 	.word	0x20000af8
 800447c:	20000fd4 	.word	0x20000fd4
 8004480:	20000afc 	.word	0x20000afc

08004484 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8004484:	b580      	push	{r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
 8004490:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8004492:	f000 fdff 	bl	8005094 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8004496:	4b26      	ldr	r3, [pc, #152]	; (8004530 <xTaskNotifyWait+0xac>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d01a      	beq.n	80044da <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80044a4:	4b22      	ldr	r3, [pc, #136]	; (8004530 <xTaskNotifyWait+0xac>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	43d2      	mvns	r2, r2
 80044ae:	400a      	ands	r2, r1
 80044b0:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80044b2:	4b1f      	ldr	r3, [pc, #124]	; (8004530 <xTaskNotifyWait+0xac>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00b      	beq.n	80044da <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80044c2:	2101      	movs	r1, #1
 80044c4:	6838      	ldr	r0, [r7, #0]
 80044c6:	f000 f913 	bl	80046f0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80044ca:	4b1a      	ldr	r3, [pc, #104]	; (8004534 <xTaskNotifyWait+0xb0>)
 80044cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044d0:	601a      	str	r2, [r3, #0]
 80044d2:	f3bf 8f4f 	dsb	sy
 80044d6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80044da:	f000 fe0b 	bl	80050f4 <vPortExitCritical>

		taskENTER_CRITICAL();
 80044de:	f000 fdd9 	bl	8005094 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d004      	beq.n	80044f2 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80044e8:	4b11      	ldr	r3, [pc, #68]	; (8004530 <xTaskNotifyWait+0xac>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80044f2:	4b0f      	ldr	r3, [pc, #60]	; (8004530 <xTaskNotifyWait+0xac>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d002      	beq.n	8004506 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8004500:	2300      	movs	r3, #0
 8004502:	617b      	str	r3, [r7, #20]
 8004504:	e008      	b.n	8004518 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8004506:	4b0a      	ldr	r3, [pc, #40]	; (8004530 <xTaskNotifyWait+0xac>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800450c:	68ba      	ldr	r2, [r7, #8]
 800450e:	43d2      	mvns	r2, r2
 8004510:	400a      	ands	r2, r1
 8004512:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 8004514:	2301      	movs	r3, #1
 8004516:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004518:	4b05      	ldr	r3, [pc, #20]	; (8004530 <xTaskNotifyWait+0xac>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8004522:	f000 fde7 	bl	80050f4 <vPortExitCritical>

		return xReturn;
 8004526:	697b      	ldr	r3, [r7, #20]
	}
 8004528:	4618      	mov	r0, r3
 800452a:	3718      	adds	r7, #24
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}
 8004530:	20000af8 	.word	0x20000af8
 8004534:	e000ed04 	.word	0xe000ed04

08004538 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8004538:	b580      	push	{r7, lr}
 800453a:	b08e      	sub	sp, #56	; 0x38
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	603b      	str	r3, [r7, #0]
 8004544:	4613      	mov	r3, r2
 8004546:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8004548:	2301      	movs	r3, #1
 800454a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10a      	bne.n	8004568 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8004552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004556:	f383 8811 	msr	BASEPRI, r3
 800455a:	f3bf 8f6f 	isb	sy
 800455e:	f3bf 8f4f 	dsb	sy
 8004562:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004564:	bf00      	nop
 8004566:	e7fe      	b.n	8004566 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004568:	f000 fe76 	bl	8005258 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8004570:	f3ef 8211 	mrs	r2, BASEPRI
 8004574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004578:	f383 8811 	msr	BASEPRI, r3
 800457c:	f3bf 8f6f 	isb	sy
 8004580:	f3bf 8f4f 	dsb	sy
 8004584:	623a      	str	r2, [r7, #32]
 8004586:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8004588:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800458a:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d003      	beq.n	800459a <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8004592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004594:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800459a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800459c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80045a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80045a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a6:	2202      	movs	r2, #2
 80045a8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 80045ac:	79fb      	ldrb	r3, [r7, #7]
 80045ae:	2b04      	cmp	r3, #4
 80045b0:	d828      	bhi.n	8004604 <xTaskGenericNotifyFromISR+0xcc>
 80045b2:	a201      	add	r2, pc, #4	; (adr r2, 80045b8 <xTaskGenericNotifyFromISR+0x80>)
 80045b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b8:	08004625 	.word	0x08004625
 80045bc:	080045cd 	.word	0x080045cd
 80045c0:	080045db 	.word	0x080045db
 80045c4:	080045e7 	.word	0x080045e7
 80045c8:	080045ef 	.word	0x080045ef
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80045cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ce:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	431a      	orrs	r2, r3
 80045d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80045d8:	e027      	b.n	800462a <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80045da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045de:	1c5a      	adds	r2, r3, #1
 80045e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80045e4:	e021      	b.n	800462a <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80045e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e8:	68ba      	ldr	r2, [r7, #8]
 80045ea:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 80045ec:	e01d      	b.n	800462a <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80045ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d003      	beq.n	80045fe <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80045f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80045fc:	e015      	b.n	800462a <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 80045fe:	2300      	movs	r3, #0
 8004600:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8004602:	e012      	b.n	800462a <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8004604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004608:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800460c:	d00c      	beq.n	8004628 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 800460e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004612:	f383 8811 	msr	BASEPRI, r3
 8004616:	f3bf 8f6f 	isb	sy
 800461a:	f3bf 8f4f 	dsb	sy
 800461e:	61bb      	str	r3, [r7, #24]
}
 8004620:	bf00      	nop
 8004622:	e7fe      	b.n	8004622 <xTaskGenericNotifyFromISR+0xea>
					break;
 8004624:	bf00      	nop
 8004626:	e000      	b.n	800462a <xTaskGenericNotifyFromISR+0xf2>
					break;
 8004628:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800462a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800462e:	2b01      	cmp	r3, #1
 8004630:	d146      	bne.n	80046c0 <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00a      	beq.n	8004650 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 800463a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463e:	f383 8811 	msr	BASEPRI, r3
 8004642:	f3bf 8f6f 	isb	sy
 8004646:	f3bf 8f4f 	dsb	sy
 800464a:	617b      	str	r3, [r7, #20]
}
 800464c:	bf00      	nop
 800464e:	e7fe      	b.n	800464e <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004650:	4b21      	ldr	r3, [pc, #132]	; (80046d8 <xTaskGenericNotifyFromISR+0x1a0>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d11d      	bne.n	8004694 <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800465a:	3304      	adds	r3, #4
 800465c:	4618      	mov	r0, r3
 800465e:	f7fe fb3f 	bl	8002ce0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004666:	4b1d      	ldr	r3, [pc, #116]	; (80046dc <xTaskGenericNotifyFromISR+0x1a4>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	429a      	cmp	r2, r3
 800466c:	d903      	bls.n	8004676 <xTaskGenericNotifyFromISR+0x13e>
 800466e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004672:	4a1a      	ldr	r2, [pc, #104]	; (80046dc <xTaskGenericNotifyFromISR+0x1a4>)
 8004674:	6013      	str	r3, [r2, #0]
 8004676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004678:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800467a:	4613      	mov	r3, r2
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	4413      	add	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4a17      	ldr	r2, [pc, #92]	; (80046e0 <xTaskGenericNotifyFromISR+0x1a8>)
 8004684:	441a      	add	r2, r3
 8004686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004688:	3304      	adds	r3, #4
 800468a:	4619      	mov	r1, r3
 800468c:	4610      	mov	r0, r2
 800468e:	f7fe faca 	bl	8002c26 <vListInsertEnd>
 8004692:	e005      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004696:	3318      	adds	r3, #24
 8004698:	4619      	mov	r1, r3
 800469a:	4812      	ldr	r0, [pc, #72]	; (80046e4 <xTaskGenericNotifyFromISR+0x1ac>)
 800469c:	f7fe fac3 	bl	8002c26 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80046a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046a4:	4b10      	ldr	r3, [pc, #64]	; (80046e8 <xTaskGenericNotifyFromISR+0x1b0>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d908      	bls.n	80046c0 <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80046ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d002      	beq.n	80046ba <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80046b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046b6:	2201      	movs	r2, #1
 80046b8:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80046ba:	4b0c      	ldr	r3, [pc, #48]	; (80046ec <xTaskGenericNotifyFromISR+0x1b4>)
 80046bc:	2201      	movs	r2, #1
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046c2:	613b      	str	r3, [r7, #16]
	__asm volatile
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	f383 8811 	msr	BASEPRI, r3
}
 80046ca:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80046cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3738      	adds	r7, #56	; 0x38
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	20000ff4 	.word	0x20000ff4
 80046dc:	20000fd4 	.word	0x20000fd4
 80046e0:	20000afc 	.word	0x20000afc
 80046e4:	20000f8c 	.word	0x20000f8c
 80046e8:	20000af8 	.word	0x20000af8
 80046ec:	20000fe0 	.word	0x20000fe0

080046f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80046fa:	4b21      	ldr	r3, [pc, #132]	; (8004780 <prvAddCurrentTaskToDelayedList+0x90>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004700:	4b20      	ldr	r3, [pc, #128]	; (8004784 <prvAddCurrentTaskToDelayedList+0x94>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	3304      	adds	r3, #4
 8004706:	4618      	mov	r0, r3
 8004708:	f7fe faea 	bl	8002ce0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004712:	d10a      	bne.n	800472a <prvAddCurrentTaskToDelayedList+0x3a>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d007      	beq.n	800472a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800471a:	4b1a      	ldr	r3, [pc, #104]	; (8004784 <prvAddCurrentTaskToDelayedList+0x94>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	3304      	adds	r3, #4
 8004720:	4619      	mov	r1, r3
 8004722:	4819      	ldr	r0, [pc, #100]	; (8004788 <prvAddCurrentTaskToDelayedList+0x98>)
 8004724:	f7fe fa7f 	bl	8002c26 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004728:	e026      	b.n	8004778 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4413      	add	r3, r2
 8004730:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004732:	4b14      	ldr	r3, [pc, #80]	; (8004784 <prvAddCurrentTaskToDelayedList+0x94>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68ba      	ldr	r2, [r7, #8]
 8004738:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	429a      	cmp	r2, r3
 8004740:	d209      	bcs.n	8004756 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004742:	4b12      	ldr	r3, [pc, #72]	; (800478c <prvAddCurrentTaskToDelayedList+0x9c>)
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	4b0f      	ldr	r3, [pc, #60]	; (8004784 <prvAddCurrentTaskToDelayedList+0x94>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	3304      	adds	r3, #4
 800474c:	4619      	mov	r1, r3
 800474e:	4610      	mov	r0, r2
 8004750:	f7fe fa8d 	bl	8002c6e <vListInsert>
}
 8004754:	e010      	b.n	8004778 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004756:	4b0e      	ldr	r3, [pc, #56]	; (8004790 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	4b0a      	ldr	r3, [pc, #40]	; (8004784 <prvAddCurrentTaskToDelayedList+0x94>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	3304      	adds	r3, #4
 8004760:	4619      	mov	r1, r3
 8004762:	4610      	mov	r0, r2
 8004764:	f7fe fa83 	bl	8002c6e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004768:	4b0a      	ldr	r3, [pc, #40]	; (8004794 <prvAddCurrentTaskToDelayedList+0xa4>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	429a      	cmp	r2, r3
 8004770:	d202      	bcs.n	8004778 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004772:	4a08      	ldr	r2, [pc, #32]	; (8004794 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	6013      	str	r3, [r2, #0]
}
 8004778:	bf00      	nop
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	20000fd0 	.word	0x20000fd0
 8004784:	20000af8 	.word	0x20000af8
 8004788:	20000fb8 	.word	0x20000fb8
 800478c:	20000f88 	.word	0x20000f88
 8004790:	20000f84 	.word	0x20000f84
 8004794:	20000fec 	.word	0x20000fec

08004798 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b08a      	sub	sp, #40	; 0x28
 800479c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800479e:	2300      	movs	r3, #0
 80047a0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80047a2:	f000 fb07 	bl	8004db4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80047a6:	4b1c      	ldr	r3, [pc, #112]	; (8004818 <xTimerCreateTimerTask+0x80>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d021      	beq.n	80047f2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80047ae:	2300      	movs	r3, #0
 80047b0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80047b2:	2300      	movs	r3, #0
 80047b4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80047b6:	1d3a      	adds	r2, r7, #4
 80047b8:	f107 0108 	add.w	r1, r7, #8
 80047bc:	f107 030c 	add.w	r3, r7, #12
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7fe f9e9 	bl	8002b98 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80047c6:	6879      	ldr	r1, [r7, #4]
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	9202      	str	r2, [sp, #8]
 80047ce:	9301      	str	r3, [sp, #4]
 80047d0:	2302      	movs	r3, #2
 80047d2:	9300      	str	r3, [sp, #0]
 80047d4:	2300      	movs	r3, #0
 80047d6:	460a      	mov	r2, r1
 80047d8:	4910      	ldr	r1, [pc, #64]	; (800481c <xTimerCreateTimerTask+0x84>)
 80047da:	4811      	ldr	r0, [pc, #68]	; (8004820 <xTimerCreateTimerTask+0x88>)
 80047dc:	f7fe ff96 	bl	800370c <xTaskCreateStatic>
 80047e0:	4603      	mov	r3, r0
 80047e2:	4a10      	ldr	r2, [pc, #64]	; (8004824 <xTimerCreateTimerTask+0x8c>)
 80047e4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80047e6:	4b0f      	ldr	r3, [pc, #60]	; (8004824 <xTimerCreateTimerTask+0x8c>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80047ee:	2301      	movs	r3, #1
 80047f0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d10a      	bne.n	800480e <xTimerCreateTimerTask+0x76>
	__asm volatile
 80047f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047fc:	f383 8811 	msr	BASEPRI, r3
 8004800:	f3bf 8f6f 	isb	sy
 8004804:	f3bf 8f4f 	dsb	sy
 8004808:	613b      	str	r3, [r7, #16]
}
 800480a:	bf00      	nop
 800480c:	e7fe      	b.n	800480c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800480e:	697b      	ldr	r3, [r7, #20]
}
 8004810:	4618      	mov	r0, r3
 8004812:	3718      	adds	r7, #24
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	20001028 	.word	0x20001028
 800481c:	0800c584 	.word	0x0800c584
 8004820:	0800495d 	.word	0x0800495d
 8004824:	2000102c 	.word	0x2000102c

08004828 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b08a      	sub	sp, #40	; 0x28
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	607a      	str	r2, [r7, #4]
 8004834:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004836:	2300      	movs	r3, #0
 8004838:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d10a      	bne.n	8004856 <xTimerGenericCommand+0x2e>
	__asm volatile
 8004840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004844:	f383 8811 	msr	BASEPRI, r3
 8004848:	f3bf 8f6f 	isb	sy
 800484c:	f3bf 8f4f 	dsb	sy
 8004850:	623b      	str	r3, [r7, #32]
}
 8004852:	bf00      	nop
 8004854:	e7fe      	b.n	8004854 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004856:	4b1a      	ldr	r3, [pc, #104]	; (80048c0 <xTimerGenericCommand+0x98>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d02a      	beq.n	80048b4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	2b05      	cmp	r3, #5
 800486e:	dc18      	bgt.n	80048a2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004870:	f7ff fd7c 	bl	800436c <xTaskGetSchedulerState>
 8004874:	4603      	mov	r3, r0
 8004876:	2b02      	cmp	r3, #2
 8004878:	d109      	bne.n	800488e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800487a:	4b11      	ldr	r3, [pc, #68]	; (80048c0 <xTimerGenericCommand+0x98>)
 800487c:	6818      	ldr	r0, [r3, #0]
 800487e:	f107 0110 	add.w	r1, r7, #16
 8004882:	2300      	movs	r3, #0
 8004884:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004886:	f7fe fb59 	bl	8002f3c <xQueueGenericSend>
 800488a:	6278      	str	r0, [r7, #36]	; 0x24
 800488c:	e012      	b.n	80048b4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800488e:	4b0c      	ldr	r3, [pc, #48]	; (80048c0 <xTimerGenericCommand+0x98>)
 8004890:	6818      	ldr	r0, [r3, #0]
 8004892:	f107 0110 	add.w	r1, r7, #16
 8004896:	2300      	movs	r3, #0
 8004898:	2200      	movs	r2, #0
 800489a:	f7fe fb4f 	bl	8002f3c <xQueueGenericSend>
 800489e:	6278      	str	r0, [r7, #36]	; 0x24
 80048a0:	e008      	b.n	80048b4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80048a2:	4b07      	ldr	r3, [pc, #28]	; (80048c0 <xTimerGenericCommand+0x98>)
 80048a4:	6818      	ldr	r0, [r3, #0]
 80048a6:	f107 0110 	add.w	r1, r7, #16
 80048aa:	2300      	movs	r3, #0
 80048ac:	683a      	ldr	r2, [r7, #0]
 80048ae:	f7fe fc43 	bl	8003138 <xQueueGenericSendFromISR>
 80048b2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80048b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3728      	adds	r7, #40	; 0x28
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	20001028 	.word	0x20001028

080048c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b088      	sub	sp, #32
 80048c8:	af02      	add	r7, sp, #8
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048ce:	4b22      	ldr	r3, [pc, #136]	; (8004958 <prvProcessExpiredTimer+0x94>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	3304      	adds	r3, #4
 80048dc:	4618      	mov	r0, r3
 80048de:	f7fe f9ff 	bl	8002ce0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048e8:	f003 0304 	and.w	r3, r3, #4
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d022      	beq.n	8004936 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	699a      	ldr	r2, [r3, #24]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	18d1      	adds	r1, r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	6978      	ldr	r0, [r7, #20]
 80048fe:	f000 f8d1 	bl	8004aa4 <prvInsertTimerInActiveList>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d01f      	beq.n	8004948 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004908:	2300      	movs	r3, #0
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	2300      	movs	r3, #0
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	2100      	movs	r1, #0
 8004912:	6978      	ldr	r0, [r7, #20]
 8004914:	f7ff ff88 	bl	8004828 <xTimerGenericCommand>
 8004918:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d113      	bne.n	8004948 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004924:	f383 8811 	msr	BASEPRI, r3
 8004928:	f3bf 8f6f 	isb	sy
 800492c:	f3bf 8f4f 	dsb	sy
 8004930:	60fb      	str	r3, [r7, #12]
}
 8004932:	bf00      	nop
 8004934:	e7fe      	b.n	8004934 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800493c:	f023 0301 	bic.w	r3, r3, #1
 8004940:	b2da      	uxtb	r2, r3
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	6a1b      	ldr	r3, [r3, #32]
 800494c:	6978      	ldr	r0, [r7, #20]
 800494e:	4798      	blx	r3
}
 8004950:	bf00      	nop
 8004952:	3718      	adds	r7, #24
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	20001020 	.word	0x20001020

0800495c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004964:	f107 0308 	add.w	r3, r7, #8
 8004968:	4618      	mov	r0, r3
 800496a:	f000 f857 	bl	8004a1c <prvGetNextExpireTime>
 800496e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	4619      	mov	r1, r3
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f000 f803 	bl	8004980 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800497a:	f000 f8d5 	bl	8004b28 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800497e:	e7f1      	b.n	8004964 <prvTimerTask+0x8>

08004980 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800498a:	f7ff f8fb 	bl	8003b84 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800498e:	f107 0308 	add.w	r3, r7, #8
 8004992:	4618      	mov	r0, r3
 8004994:	f000 f866 	bl	8004a64 <prvSampleTimeNow>
 8004998:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d130      	bne.n	8004a02 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10a      	bne.n	80049bc <prvProcessTimerOrBlockTask+0x3c>
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d806      	bhi.n	80049bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80049ae:	f7ff f8f7 	bl	8003ba0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80049b2:	68f9      	ldr	r1, [r7, #12]
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f7ff ff85 	bl	80048c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80049ba:	e024      	b.n	8004a06 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d008      	beq.n	80049d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80049c2:	4b13      	ldr	r3, [pc, #76]	; (8004a10 <prvProcessTimerOrBlockTask+0x90>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <prvProcessTimerOrBlockTask+0x50>
 80049cc:	2301      	movs	r3, #1
 80049ce:	e000      	b.n	80049d2 <prvProcessTimerOrBlockTask+0x52>
 80049d0:	2300      	movs	r3, #0
 80049d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80049d4:	4b0f      	ldr	r3, [pc, #60]	; (8004a14 <prvProcessTimerOrBlockTask+0x94>)
 80049d6:	6818      	ldr	r0, [r3, #0]
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	4619      	mov	r1, r3
 80049e2:	f7fe fe5f 	bl	80036a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80049e6:	f7ff f8db 	bl	8003ba0 <xTaskResumeAll>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d10a      	bne.n	8004a06 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80049f0:	4b09      	ldr	r3, [pc, #36]	; (8004a18 <prvProcessTimerOrBlockTask+0x98>)
 80049f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	f3bf 8f4f 	dsb	sy
 80049fc:	f3bf 8f6f 	isb	sy
}
 8004a00:	e001      	b.n	8004a06 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004a02:	f7ff f8cd 	bl	8003ba0 <xTaskResumeAll>
}
 8004a06:	bf00      	nop
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	20001024 	.word	0x20001024
 8004a14:	20001028 	.word	0x20001028
 8004a18:	e000ed04 	.word	0xe000ed04

08004a1c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b085      	sub	sp, #20
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004a24:	4b0e      	ldr	r3, [pc, #56]	; (8004a60 <prvGetNextExpireTime+0x44>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <prvGetNextExpireTime+0x16>
 8004a2e:	2201      	movs	r2, #1
 8004a30:	e000      	b.n	8004a34 <prvGetNextExpireTime+0x18>
 8004a32:	2200      	movs	r2, #0
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d105      	bne.n	8004a4c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004a40:	4b07      	ldr	r3, [pc, #28]	; (8004a60 <prvGetNextExpireTime+0x44>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	60fb      	str	r3, [r7, #12]
 8004a4a:	e001      	b.n	8004a50 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004a50:	68fb      	ldr	r3, [r7, #12]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3714      	adds	r7, #20
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	20001020 	.word	0x20001020

08004a64 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004a6c:	f7ff f936 	bl	8003cdc <xTaskGetTickCount>
 8004a70:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004a72:	4b0b      	ldr	r3, [pc, #44]	; (8004aa0 <prvSampleTimeNow+0x3c>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d205      	bcs.n	8004a88 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004a7c:	f000 f936 	bl	8004cec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	601a      	str	r2, [r3, #0]
 8004a86:	e002      	b.n	8004a8e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004a8e:	4a04      	ldr	r2, [pc, #16]	; (8004aa0 <prvSampleTimeNow+0x3c>)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004a94:	68fb      	ldr	r3, [r7, #12]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	20001030 	.word	0x20001030

08004aa4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
 8004ab0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d812      	bhi.n	8004af0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	1ad2      	subs	r2, r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d302      	bcc.n	8004ade <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	617b      	str	r3, [r7, #20]
 8004adc:	e01b      	b.n	8004b16 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004ade:	4b10      	ldr	r3, [pc, #64]	; (8004b20 <prvInsertTimerInActiveList+0x7c>)
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	3304      	adds	r3, #4
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	4610      	mov	r0, r2
 8004aea:	f7fe f8c0 	bl	8002c6e <vListInsert>
 8004aee:	e012      	b.n	8004b16 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d206      	bcs.n	8004b06 <prvInsertTimerInActiveList+0x62>
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d302      	bcc.n	8004b06 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004b00:	2301      	movs	r3, #1
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	e007      	b.n	8004b16 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004b06:	4b07      	ldr	r3, [pc, #28]	; (8004b24 <prvInsertTimerInActiveList+0x80>)
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	3304      	adds	r3, #4
 8004b0e:	4619      	mov	r1, r3
 8004b10:	4610      	mov	r0, r2
 8004b12:	f7fe f8ac 	bl	8002c6e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004b16:	697b      	ldr	r3, [r7, #20]
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3718      	adds	r7, #24
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	20001024 	.word	0x20001024
 8004b24:	20001020 	.word	0x20001020

08004b28 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b08e      	sub	sp, #56	; 0x38
 8004b2c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004b2e:	e0ca      	b.n	8004cc6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	da18      	bge.n	8004b68 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004b36:	1d3b      	adds	r3, r7, #4
 8004b38:	3304      	adds	r3, #4
 8004b3a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10a      	bne.n	8004b58 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b46:	f383 8811 	msr	BASEPRI, r3
 8004b4a:	f3bf 8f6f 	isb	sy
 8004b4e:	f3bf 8f4f 	dsb	sy
 8004b52:	61fb      	str	r3, [r7, #28]
}
 8004b54:	bf00      	nop
 8004b56:	e7fe      	b.n	8004b56 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b5e:	6850      	ldr	r0, [r2, #4]
 8004b60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b62:	6892      	ldr	r2, [r2, #8]
 8004b64:	4611      	mov	r1, r2
 8004b66:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f2c0 80ab 	blt.w	8004cc6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b76:	695b      	ldr	r3, [r3, #20]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d004      	beq.n	8004b86 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b7e:	3304      	adds	r3, #4
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7fe f8ad 	bl	8002ce0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004b86:	463b      	mov	r3, r7
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f7ff ff6b 	bl	8004a64 <prvSampleTimeNow>
 8004b8e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b09      	cmp	r3, #9
 8004b94:	f200 8096 	bhi.w	8004cc4 <prvProcessReceivedCommands+0x19c>
 8004b98:	a201      	add	r2, pc, #4	; (adr r2, 8004ba0 <prvProcessReceivedCommands+0x78>)
 8004b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b9e:	bf00      	nop
 8004ba0:	08004bc9 	.word	0x08004bc9
 8004ba4:	08004bc9 	.word	0x08004bc9
 8004ba8:	08004bc9 	.word	0x08004bc9
 8004bac:	08004c3d 	.word	0x08004c3d
 8004bb0:	08004c51 	.word	0x08004c51
 8004bb4:	08004c9b 	.word	0x08004c9b
 8004bb8:	08004bc9 	.word	0x08004bc9
 8004bbc:	08004bc9 	.word	0x08004bc9
 8004bc0:	08004c3d 	.word	0x08004c3d
 8004bc4:	08004c51 	.word	0x08004c51
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bce:	f043 0301 	orr.w	r3, r3, #1
 8004bd2:	b2da      	uxtb	r2, r3
 8004bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	18d1      	adds	r1, r2, r3
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004be8:	f7ff ff5c 	bl	8004aa4 <prvInsertTimerInActiveList>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d069      	beq.n	8004cc6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bf4:	6a1b      	ldr	r3, [r3, #32]
 8004bf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bf8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bfc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c00:	f003 0304 	and.w	r3, r3, #4
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d05e      	beq.n	8004cc6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c0c:	699b      	ldr	r3, [r3, #24]
 8004c0e:	441a      	add	r2, r3
 8004c10:	2300      	movs	r3, #0
 8004c12:	9300      	str	r3, [sp, #0]
 8004c14:	2300      	movs	r3, #0
 8004c16:	2100      	movs	r1, #0
 8004c18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c1a:	f7ff fe05 	bl	8004828 <xTimerGenericCommand>
 8004c1e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004c20:	6a3b      	ldr	r3, [r7, #32]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d14f      	bne.n	8004cc6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c2a:	f383 8811 	msr	BASEPRI, r3
 8004c2e:	f3bf 8f6f 	isb	sy
 8004c32:	f3bf 8f4f 	dsb	sy
 8004c36:	61bb      	str	r3, [r7, #24]
}
 8004c38:	bf00      	nop
 8004c3a:	e7fe      	b.n	8004c3a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c42:	f023 0301 	bic.w	r3, r3, #1
 8004c46:	b2da      	uxtb	r2, r3
 8004c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004c4e:	e03a      	b.n	8004cc6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c56:	f043 0301 	orr.w	r3, r3, #1
 8004c5a:	b2da      	uxtb	r2, r3
 8004c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c66:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d10a      	bne.n	8004c86 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c74:	f383 8811 	msr	BASEPRI, r3
 8004c78:	f3bf 8f6f 	isb	sy
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	617b      	str	r3, [r7, #20]
}
 8004c82:	bf00      	nop
 8004c84:	e7fe      	b.n	8004c84 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c88:	699a      	ldr	r2, [r3, #24]
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8c:	18d1      	adds	r1, r2, r3
 8004c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c94:	f7ff ff06 	bl	8004aa4 <prvInsertTimerInActiveList>
					break;
 8004c98:	e015      	b.n	8004cc6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d103      	bne.n	8004cb0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004ca8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004caa:	f000 fbe1 	bl	8005470 <vPortFree>
 8004cae:	e00a      	b.n	8004cc6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cb6:	f023 0301 	bic.w	r3, r3, #1
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004cc2:	e000      	b.n	8004cc6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8004cc4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004cc6:	4b08      	ldr	r3, [pc, #32]	; (8004ce8 <prvProcessReceivedCommands+0x1c0>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	1d39      	adds	r1, r7, #4
 8004ccc:	2200      	movs	r2, #0
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f7fe face 	bl	8003270 <xQueueReceive>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f47f af2a 	bne.w	8004b30 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004cdc:	bf00      	nop
 8004cde:	bf00      	nop
 8004ce0:	3730      	adds	r7, #48	; 0x30
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	20001028 	.word	0x20001028

08004cec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b088      	sub	sp, #32
 8004cf0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004cf2:	e048      	b.n	8004d86 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004cf4:	4b2d      	ldr	r3, [pc, #180]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cfe:	4b2b      	ldr	r3, [pc, #172]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	3304      	adds	r3, #4
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7fd ffe7 	bl	8002ce0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d20:	f003 0304 	and.w	r3, r3, #4
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d02e      	beq.n	8004d86 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	699b      	ldr	r3, [r3, #24]
 8004d2c:	693a      	ldr	r2, [r7, #16]
 8004d2e:	4413      	add	r3, r2
 8004d30:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004d32:	68ba      	ldr	r2, [r7, #8]
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d90e      	bls.n	8004d58 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	68ba      	ldr	r2, [r7, #8]
 8004d3e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004d46:	4b19      	ldr	r3, [pc, #100]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	3304      	adds	r3, #4
 8004d4e:	4619      	mov	r1, r3
 8004d50:	4610      	mov	r0, r2
 8004d52:	f7fd ff8c 	bl	8002c6e <vListInsert>
 8004d56:	e016      	b.n	8004d86 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d58:	2300      	movs	r3, #0
 8004d5a:	9300      	str	r3, [sp, #0]
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	2100      	movs	r1, #0
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f7ff fd60 	bl	8004828 <xTimerGenericCommand>
 8004d68:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d10a      	bne.n	8004d86 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d74:	f383 8811 	msr	BASEPRI, r3
 8004d78:	f3bf 8f6f 	isb	sy
 8004d7c:	f3bf 8f4f 	dsb	sy
 8004d80:	603b      	str	r3, [r7, #0]
}
 8004d82:	bf00      	nop
 8004d84:	e7fe      	b.n	8004d84 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d86:	4b09      	ldr	r3, [pc, #36]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d1b1      	bne.n	8004cf4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004d90:	4b06      	ldr	r3, [pc, #24]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004d96:	4b06      	ldr	r3, [pc, #24]	; (8004db0 <prvSwitchTimerLists+0xc4>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a04      	ldr	r2, [pc, #16]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004d9c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004d9e:	4a04      	ldr	r2, [pc, #16]	; (8004db0 <prvSwitchTimerLists+0xc4>)
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	6013      	str	r3, [r2, #0]
}
 8004da4:	bf00      	nop
 8004da6:	3718      	adds	r7, #24
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	20001020 	.word	0x20001020
 8004db0:	20001024 	.word	0x20001024

08004db4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004dba:	f000 f96b 	bl	8005094 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004dbe:	4b15      	ldr	r3, [pc, #84]	; (8004e14 <prvCheckForValidListAndQueue+0x60>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d120      	bne.n	8004e08 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004dc6:	4814      	ldr	r0, [pc, #80]	; (8004e18 <prvCheckForValidListAndQueue+0x64>)
 8004dc8:	f7fd ff00 	bl	8002bcc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004dcc:	4813      	ldr	r0, [pc, #76]	; (8004e1c <prvCheckForValidListAndQueue+0x68>)
 8004dce:	f7fd fefd 	bl	8002bcc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004dd2:	4b13      	ldr	r3, [pc, #76]	; (8004e20 <prvCheckForValidListAndQueue+0x6c>)
 8004dd4:	4a10      	ldr	r2, [pc, #64]	; (8004e18 <prvCheckForValidListAndQueue+0x64>)
 8004dd6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004dd8:	4b12      	ldr	r3, [pc, #72]	; (8004e24 <prvCheckForValidListAndQueue+0x70>)
 8004dda:	4a10      	ldr	r2, [pc, #64]	; (8004e1c <prvCheckForValidListAndQueue+0x68>)
 8004ddc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004dde:	2300      	movs	r3, #0
 8004de0:	9300      	str	r3, [sp, #0]
 8004de2:	4b11      	ldr	r3, [pc, #68]	; (8004e28 <prvCheckForValidListAndQueue+0x74>)
 8004de4:	4a11      	ldr	r2, [pc, #68]	; (8004e2c <prvCheckForValidListAndQueue+0x78>)
 8004de6:	2110      	movs	r1, #16
 8004de8:	200a      	movs	r0, #10
 8004dea:	f7fe f80b 	bl	8002e04 <xQueueGenericCreateStatic>
 8004dee:	4603      	mov	r3, r0
 8004df0:	4a08      	ldr	r2, [pc, #32]	; (8004e14 <prvCheckForValidListAndQueue+0x60>)
 8004df2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004df4:	4b07      	ldr	r3, [pc, #28]	; (8004e14 <prvCheckForValidListAndQueue+0x60>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d005      	beq.n	8004e08 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004dfc:	4b05      	ldr	r3, [pc, #20]	; (8004e14 <prvCheckForValidListAndQueue+0x60>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	490b      	ldr	r1, [pc, #44]	; (8004e30 <prvCheckForValidListAndQueue+0x7c>)
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7fe fc24 	bl	8003650 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e08:	f000 f974 	bl	80050f4 <vPortExitCritical>
}
 8004e0c:	bf00      	nop
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	20001028 	.word	0x20001028
 8004e18:	20000ff8 	.word	0x20000ff8
 8004e1c:	2000100c 	.word	0x2000100c
 8004e20:	20001020 	.word	0x20001020
 8004e24:	20001024 	.word	0x20001024
 8004e28:	200010d4 	.word	0x200010d4
 8004e2c:	20001034 	.word	0x20001034
 8004e30:	0800c58c 	.word	0x0800c58c

08004e34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004e34:	b480      	push	{r7}
 8004e36:	b085      	sub	sp, #20
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	3b04      	subs	r3, #4
 8004e44:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	3b04      	subs	r3, #4
 8004e52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	f023 0201 	bic.w	r2, r3, #1
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	3b04      	subs	r3, #4
 8004e62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004e64:	4a0c      	ldr	r2, [pc, #48]	; (8004e98 <pxPortInitialiseStack+0x64>)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	3b14      	subs	r3, #20
 8004e6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	3b04      	subs	r3, #4
 8004e7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f06f 0202 	mvn.w	r2, #2
 8004e82:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	3b20      	subs	r3, #32
 8004e88:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3714      	adds	r7, #20
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr
 8004e98:	08004e9d 	.word	0x08004e9d

08004e9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004ea6:	4b12      	ldr	r3, [pc, #72]	; (8004ef0 <prvTaskExitError+0x54>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004eae:	d00a      	beq.n	8004ec6 <prvTaskExitError+0x2a>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	60fb      	str	r3, [r7, #12]
}
 8004ec2:	bf00      	nop
 8004ec4:	e7fe      	b.n	8004ec4 <prvTaskExitError+0x28>
	__asm volatile
 8004ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eca:	f383 8811 	msr	BASEPRI, r3
 8004ece:	f3bf 8f6f 	isb	sy
 8004ed2:	f3bf 8f4f 	dsb	sy
 8004ed6:	60bb      	str	r3, [r7, #8]
}
 8004ed8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004eda:	bf00      	nop
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d0fc      	beq.n	8004edc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004ee2:	bf00      	nop
 8004ee4:	bf00      	nop
 8004ee6:	3714      	adds	r7, #20
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr
 8004ef0:	20000088 	.word	0x20000088
	...

08004f00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004f00:	4b07      	ldr	r3, [pc, #28]	; (8004f20 <pxCurrentTCBConst2>)
 8004f02:	6819      	ldr	r1, [r3, #0]
 8004f04:	6808      	ldr	r0, [r1, #0]
 8004f06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f0a:	f380 8809 	msr	PSP, r0
 8004f0e:	f3bf 8f6f 	isb	sy
 8004f12:	f04f 0000 	mov.w	r0, #0
 8004f16:	f380 8811 	msr	BASEPRI, r0
 8004f1a:	4770      	bx	lr
 8004f1c:	f3af 8000 	nop.w

08004f20 <pxCurrentTCBConst2>:
 8004f20:	20000af8 	.word	0x20000af8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004f24:	bf00      	nop
 8004f26:	bf00      	nop

08004f28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004f28:	4808      	ldr	r0, [pc, #32]	; (8004f4c <prvPortStartFirstTask+0x24>)
 8004f2a:	6800      	ldr	r0, [r0, #0]
 8004f2c:	6800      	ldr	r0, [r0, #0]
 8004f2e:	f380 8808 	msr	MSP, r0
 8004f32:	f04f 0000 	mov.w	r0, #0
 8004f36:	f380 8814 	msr	CONTROL, r0
 8004f3a:	b662      	cpsie	i
 8004f3c:	b661      	cpsie	f
 8004f3e:	f3bf 8f4f 	dsb	sy
 8004f42:	f3bf 8f6f 	isb	sy
 8004f46:	df00      	svc	0
 8004f48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004f4a:	bf00      	nop
 8004f4c:	e000ed08 	.word	0xe000ed08

08004f50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004f56:	4b46      	ldr	r3, [pc, #280]	; (8005070 <xPortStartScheduler+0x120>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a46      	ldr	r2, [pc, #280]	; (8005074 <xPortStartScheduler+0x124>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d10a      	bne.n	8004f76 <xPortStartScheduler+0x26>
	__asm volatile
 8004f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f64:	f383 8811 	msr	BASEPRI, r3
 8004f68:	f3bf 8f6f 	isb	sy
 8004f6c:	f3bf 8f4f 	dsb	sy
 8004f70:	613b      	str	r3, [r7, #16]
}
 8004f72:	bf00      	nop
 8004f74:	e7fe      	b.n	8004f74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004f76:	4b3e      	ldr	r3, [pc, #248]	; (8005070 <xPortStartScheduler+0x120>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a3f      	ldr	r2, [pc, #252]	; (8005078 <xPortStartScheduler+0x128>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d10a      	bne.n	8004f96 <xPortStartScheduler+0x46>
	__asm volatile
 8004f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f84:	f383 8811 	msr	BASEPRI, r3
 8004f88:	f3bf 8f6f 	isb	sy
 8004f8c:	f3bf 8f4f 	dsb	sy
 8004f90:	60fb      	str	r3, [r7, #12]
}
 8004f92:	bf00      	nop
 8004f94:	e7fe      	b.n	8004f94 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004f96:	4b39      	ldr	r3, [pc, #228]	; (800507c <xPortStartScheduler+0x12c>)
 8004f98:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	22ff      	movs	r2, #255	; 0xff
 8004fa6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	781b      	ldrb	r3, [r3, #0]
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004fb0:	78fb      	ldrb	r3, [r7, #3]
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004fb8:	b2da      	uxtb	r2, r3
 8004fba:	4b31      	ldr	r3, [pc, #196]	; (8005080 <xPortStartScheduler+0x130>)
 8004fbc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004fbe:	4b31      	ldr	r3, [pc, #196]	; (8005084 <xPortStartScheduler+0x134>)
 8004fc0:	2207      	movs	r2, #7
 8004fc2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004fc4:	e009      	b.n	8004fda <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004fc6:	4b2f      	ldr	r3, [pc, #188]	; (8005084 <xPortStartScheduler+0x134>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	4a2d      	ldr	r2, [pc, #180]	; (8005084 <xPortStartScheduler+0x134>)
 8004fce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004fd0:	78fb      	ldrb	r3, [r7, #3]
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	005b      	lsls	r3, r3, #1
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004fda:	78fb      	ldrb	r3, [r7, #3]
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fe2:	2b80      	cmp	r3, #128	; 0x80
 8004fe4:	d0ef      	beq.n	8004fc6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004fe6:	4b27      	ldr	r3, [pc, #156]	; (8005084 <xPortStartScheduler+0x134>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f1c3 0307 	rsb	r3, r3, #7
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	d00a      	beq.n	8005008 <xPortStartScheduler+0xb8>
	__asm volatile
 8004ff2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff6:	f383 8811 	msr	BASEPRI, r3
 8004ffa:	f3bf 8f6f 	isb	sy
 8004ffe:	f3bf 8f4f 	dsb	sy
 8005002:	60bb      	str	r3, [r7, #8]
}
 8005004:	bf00      	nop
 8005006:	e7fe      	b.n	8005006 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005008:	4b1e      	ldr	r3, [pc, #120]	; (8005084 <xPortStartScheduler+0x134>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	021b      	lsls	r3, r3, #8
 800500e:	4a1d      	ldr	r2, [pc, #116]	; (8005084 <xPortStartScheduler+0x134>)
 8005010:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005012:	4b1c      	ldr	r3, [pc, #112]	; (8005084 <xPortStartScheduler+0x134>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800501a:	4a1a      	ldr	r2, [pc, #104]	; (8005084 <xPortStartScheduler+0x134>)
 800501c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	b2da      	uxtb	r2, r3
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005026:	4b18      	ldr	r3, [pc, #96]	; (8005088 <xPortStartScheduler+0x138>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a17      	ldr	r2, [pc, #92]	; (8005088 <xPortStartScheduler+0x138>)
 800502c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005030:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005032:	4b15      	ldr	r3, [pc, #84]	; (8005088 <xPortStartScheduler+0x138>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a14      	ldr	r2, [pc, #80]	; (8005088 <xPortStartScheduler+0x138>)
 8005038:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800503c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800503e:	f000 f8dd 	bl	80051fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005042:	4b12      	ldr	r3, [pc, #72]	; (800508c <xPortStartScheduler+0x13c>)
 8005044:	2200      	movs	r2, #0
 8005046:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005048:	f000 f8fc 	bl	8005244 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800504c:	4b10      	ldr	r3, [pc, #64]	; (8005090 <xPortStartScheduler+0x140>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a0f      	ldr	r2, [pc, #60]	; (8005090 <xPortStartScheduler+0x140>)
 8005052:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005056:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005058:	f7ff ff66 	bl	8004f28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800505c:	f7fe ff1a 	bl	8003e94 <vTaskSwitchContext>
	prvTaskExitError();
 8005060:	f7ff ff1c 	bl	8004e9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3718      	adds	r7, #24
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	e000ed00 	.word	0xe000ed00
 8005074:	410fc271 	.word	0x410fc271
 8005078:	410fc270 	.word	0x410fc270
 800507c:	e000e400 	.word	0xe000e400
 8005080:	20001124 	.word	0x20001124
 8005084:	20001128 	.word	0x20001128
 8005088:	e000ed20 	.word	0xe000ed20
 800508c:	20000088 	.word	0x20000088
 8005090:	e000ef34 	.word	0xe000ef34

08005094 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
	__asm volatile
 800509a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509e:	f383 8811 	msr	BASEPRI, r3
 80050a2:	f3bf 8f6f 	isb	sy
 80050a6:	f3bf 8f4f 	dsb	sy
 80050aa:	607b      	str	r3, [r7, #4]
}
 80050ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80050ae:	4b0f      	ldr	r3, [pc, #60]	; (80050ec <vPortEnterCritical+0x58>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	3301      	adds	r3, #1
 80050b4:	4a0d      	ldr	r2, [pc, #52]	; (80050ec <vPortEnterCritical+0x58>)
 80050b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80050b8:	4b0c      	ldr	r3, [pc, #48]	; (80050ec <vPortEnterCritical+0x58>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d10f      	bne.n	80050e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80050c0:	4b0b      	ldr	r3, [pc, #44]	; (80050f0 <vPortEnterCritical+0x5c>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00a      	beq.n	80050e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80050ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ce:	f383 8811 	msr	BASEPRI, r3
 80050d2:	f3bf 8f6f 	isb	sy
 80050d6:	f3bf 8f4f 	dsb	sy
 80050da:	603b      	str	r3, [r7, #0]
}
 80050dc:	bf00      	nop
 80050de:	e7fe      	b.n	80050de <vPortEnterCritical+0x4a>
	}
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr
 80050ec:	20000088 	.word	0x20000088
 80050f0:	e000ed04 	.word	0xe000ed04

080050f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80050fa:	4b12      	ldr	r3, [pc, #72]	; (8005144 <vPortExitCritical+0x50>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d10a      	bne.n	8005118 <vPortExitCritical+0x24>
	__asm volatile
 8005102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005106:	f383 8811 	msr	BASEPRI, r3
 800510a:	f3bf 8f6f 	isb	sy
 800510e:	f3bf 8f4f 	dsb	sy
 8005112:	607b      	str	r3, [r7, #4]
}
 8005114:	bf00      	nop
 8005116:	e7fe      	b.n	8005116 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005118:	4b0a      	ldr	r3, [pc, #40]	; (8005144 <vPortExitCritical+0x50>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	3b01      	subs	r3, #1
 800511e:	4a09      	ldr	r2, [pc, #36]	; (8005144 <vPortExitCritical+0x50>)
 8005120:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005122:	4b08      	ldr	r3, [pc, #32]	; (8005144 <vPortExitCritical+0x50>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d105      	bne.n	8005136 <vPortExitCritical+0x42>
 800512a:	2300      	movs	r3, #0
 800512c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	f383 8811 	msr	BASEPRI, r3
}
 8005134:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005136:	bf00      	nop
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	20000088 	.word	0x20000088
	...

08005150 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005150:	f3ef 8009 	mrs	r0, PSP
 8005154:	f3bf 8f6f 	isb	sy
 8005158:	4b15      	ldr	r3, [pc, #84]	; (80051b0 <pxCurrentTCBConst>)
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	f01e 0f10 	tst.w	lr, #16
 8005160:	bf08      	it	eq
 8005162:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005166:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800516a:	6010      	str	r0, [r2, #0]
 800516c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005170:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005174:	f380 8811 	msr	BASEPRI, r0
 8005178:	f3bf 8f4f 	dsb	sy
 800517c:	f3bf 8f6f 	isb	sy
 8005180:	f7fe fe88 	bl	8003e94 <vTaskSwitchContext>
 8005184:	f04f 0000 	mov.w	r0, #0
 8005188:	f380 8811 	msr	BASEPRI, r0
 800518c:	bc09      	pop	{r0, r3}
 800518e:	6819      	ldr	r1, [r3, #0]
 8005190:	6808      	ldr	r0, [r1, #0]
 8005192:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005196:	f01e 0f10 	tst.w	lr, #16
 800519a:	bf08      	it	eq
 800519c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80051a0:	f380 8809 	msr	PSP, r0
 80051a4:	f3bf 8f6f 	isb	sy
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop
 80051ac:	f3af 8000 	nop.w

080051b0 <pxCurrentTCBConst>:
 80051b0:	20000af8 	.word	0x20000af8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80051b4:	bf00      	nop
 80051b6:	bf00      	nop

080051b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
	__asm volatile
 80051be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c2:	f383 8811 	msr	BASEPRI, r3
 80051c6:	f3bf 8f6f 	isb	sy
 80051ca:	f3bf 8f4f 	dsb	sy
 80051ce:	607b      	str	r3, [r7, #4]
}
 80051d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80051d2:	f7fe fda5 	bl	8003d20 <xTaskIncrementTick>
 80051d6:	4603      	mov	r3, r0
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d003      	beq.n	80051e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80051dc:	4b06      	ldr	r3, [pc, #24]	; (80051f8 <xPortSysTickHandler+0x40>)
 80051de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051e2:	601a      	str	r2, [r3, #0]
 80051e4:	2300      	movs	r3, #0
 80051e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	f383 8811 	msr	BASEPRI, r3
}
 80051ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80051f0:	bf00      	nop
 80051f2:	3708      	adds	r7, #8
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	e000ed04 	.word	0xe000ed04

080051fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80051fc:	b480      	push	{r7}
 80051fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005200:	4b0b      	ldr	r3, [pc, #44]	; (8005230 <vPortSetupTimerInterrupt+0x34>)
 8005202:	2200      	movs	r2, #0
 8005204:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005206:	4b0b      	ldr	r3, [pc, #44]	; (8005234 <vPortSetupTimerInterrupt+0x38>)
 8005208:	2200      	movs	r2, #0
 800520a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800520c:	4b0a      	ldr	r3, [pc, #40]	; (8005238 <vPortSetupTimerInterrupt+0x3c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a0a      	ldr	r2, [pc, #40]	; (800523c <vPortSetupTimerInterrupt+0x40>)
 8005212:	fba2 2303 	umull	r2, r3, r2, r3
 8005216:	099b      	lsrs	r3, r3, #6
 8005218:	4a09      	ldr	r2, [pc, #36]	; (8005240 <vPortSetupTimerInterrupt+0x44>)
 800521a:	3b01      	subs	r3, #1
 800521c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800521e:	4b04      	ldr	r3, [pc, #16]	; (8005230 <vPortSetupTimerInterrupt+0x34>)
 8005220:	2207      	movs	r2, #7
 8005222:	601a      	str	r2, [r3, #0]
}
 8005224:	bf00      	nop
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	e000e010 	.word	0xe000e010
 8005234:	e000e018 	.word	0xe000e018
 8005238:	20000094 	.word	0x20000094
 800523c:	10624dd3 	.word	0x10624dd3
 8005240:	e000e014 	.word	0xe000e014

08005244 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005244:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005254 <vPortEnableVFP+0x10>
 8005248:	6801      	ldr	r1, [r0, #0]
 800524a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800524e:	6001      	str	r1, [r0, #0]
 8005250:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005252:	bf00      	nop
 8005254:	e000ed88 	.word	0xe000ed88

08005258 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005258:	b480      	push	{r7}
 800525a:	b085      	sub	sp, #20
 800525c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800525e:	f3ef 8305 	mrs	r3, IPSR
 8005262:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2b0f      	cmp	r3, #15
 8005268:	d914      	bls.n	8005294 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800526a:	4a17      	ldr	r2, [pc, #92]	; (80052c8 <vPortValidateInterruptPriority+0x70>)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	4413      	add	r3, r2
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005274:	4b15      	ldr	r3, [pc, #84]	; (80052cc <vPortValidateInterruptPriority+0x74>)
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	7afa      	ldrb	r2, [r7, #11]
 800527a:	429a      	cmp	r2, r3
 800527c:	d20a      	bcs.n	8005294 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800527e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005282:	f383 8811 	msr	BASEPRI, r3
 8005286:	f3bf 8f6f 	isb	sy
 800528a:	f3bf 8f4f 	dsb	sy
 800528e:	607b      	str	r3, [r7, #4]
}
 8005290:	bf00      	nop
 8005292:	e7fe      	b.n	8005292 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005294:	4b0e      	ldr	r3, [pc, #56]	; (80052d0 <vPortValidateInterruptPriority+0x78>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800529c:	4b0d      	ldr	r3, [pc, #52]	; (80052d4 <vPortValidateInterruptPriority+0x7c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d90a      	bls.n	80052ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80052a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a8:	f383 8811 	msr	BASEPRI, r3
 80052ac:	f3bf 8f6f 	isb	sy
 80052b0:	f3bf 8f4f 	dsb	sy
 80052b4:	603b      	str	r3, [r7, #0]
}
 80052b6:	bf00      	nop
 80052b8:	e7fe      	b.n	80052b8 <vPortValidateInterruptPriority+0x60>
	}
 80052ba:	bf00      	nop
 80052bc:	3714      	adds	r7, #20
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	e000e3f0 	.word	0xe000e3f0
 80052cc:	20001124 	.word	0x20001124
 80052d0:	e000ed0c 	.word	0xe000ed0c
 80052d4:	20001128 	.word	0x20001128

080052d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b08a      	sub	sp, #40	; 0x28
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80052e0:	2300      	movs	r3, #0
 80052e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80052e4:	f7fe fc4e 	bl	8003b84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80052e8:	4b5b      	ldr	r3, [pc, #364]	; (8005458 <pvPortMalloc+0x180>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80052f0:	f000 f920 	bl	8005534 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80052f4:	4b59      	ldr	r3, [pc, #356]	; (800545c <pvPortMalloc+0x184>)
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4013      	ands	r3, r2
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f040 8093 	bne.w	8005428 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d01d      	beq.n	8005344 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005308:	2208      	movs	r2, #8
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4413      	add	r3, r2
 800530e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f003 0307 	and.w	r3, r3, #7
 8005316:	2b00      	cmp	r3, #0
 8005318:	d014      	beq.n	8005344 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f023 0307 	bic.w	r3, r3, #7
 8005320:	3308      	adds	r3, #8
 8005322:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f003 0307 	and.w	r3, r3, #7
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00a      	beq.n	8005344 <pvPortMalloc+0x6c>
	__asm volatile
 800532e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005332:	f383 8811 	msr	BASEPRI, r3
 8005336:	f3bf 8f6f 	isb	sy
 800533a:	f3bf 8f4f 	dsb	sy
 800533e:	617b      	str	r3, [r7, #20]
}
 8005340:	bf00      	nop
 8005342:	e7fe      	b.n	8005342 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d06e      	beq.n	8005428 <pvPortMalloc+0x150>
 800534a:	4b45      	ldr	r3, [pc, #276]	; (8005460 <pvPortMalloc+0x188>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	429a      	cmp	r2, r3
 8005352:	d869      	bhi.n	8005428 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005354:	4b43      	ldr	r3, [pc, #268]	; (8005464 <pvPortMalloc+0x18c>)
 8005356:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005358:	4b42      	ldr	r3, [pc, #264]	; (8005464 <pvPortMalloc+0x18c>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800535e:	e004      	b.n	800536a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005362:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	429a      	cmp	r2, r3
 8005372:	d903      	bls.n	800537c <pvPortMalloc+0xa4>
 8005374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1f1      	bne.n	8005360 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800537c:	4b36      	ldr	r3, [pc, #216]	; (8005458 <pvPortMalloc+0x180>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005382:	429a      	cmp	r2, r3
 8005384:	d050      	beq.n	8005428 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005386:	6a3b      	ldr	r3, [r7, #32]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2208      	movs	r2, #8
 800538c:	4413      	add	r3, r2
 800538e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	1ad2      	subs	r2, r2, r3
 80053a0:	2308      	movs	r3, #8
 80053a2:	005b      	lsls	r3, r3, #1
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d91f      	bls.n	80053e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80053a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4413      	add	r3, r2
 80053ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	f003 0307 	and.w	r3, r3, #7
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00a      	beq.n	80053d0 <pvPortMalloc+0xf8>
	__asm volatile
 80053ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053be:	f383 8811 	msr	BASEPRI, r3
 80053c2:	f3bf 8f6f 	isb	sy
 80053c6:	f3bf 8f4f 	dsb	sy
 80053ca:	613b      	str	r3, [r7, #16]
}
 80053cc:	bf00      	nop
 80053ce:	e7fe      	b.n	80053ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80053d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	1ad2      	subs	r2, r2, r3
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80053dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80053e2:	69b8      	ldr	r0, [r7, #24]
 80053e4:	f000 f908 	bl	80055f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80053e8:	4b1d      	ldr	r3, [pc, #116]	; (8005460 <pvPortMalloc+0x188>)
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	4a1b      	ldr	r2, [pc, #108]	; (8005460 <pvPortMalloc+0x188>)
 80053f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80053f6:	4b1a      	ldr	r3, [pc, #104]	; (8005460 <pvPortMalloc+0x188>)
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	4b1b      	ldr	r3, [pc, #108]	; (8005468 <pvPortMalloc+0x190>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d203      	bcs.n	800540a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005402:	4b17      	ldr	r3, [pc, #92]	; (8005460 <pvPortMalloc+0x188>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a18      	ldr	r2, [pc, #96]	; (8005468 <pvPortMalloc+0x190>)
 8005408:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800540a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540c:	685a      	ldr	r2, [r3, #4]
 800540e:	4b13      	ldr	r3, [pc, #76]	; (800545c <pvPortMalloc+0x184>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	431a      	orrs	r2, r3
 8005414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005416:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541a:	2200      	movs	r2, #0
 800541c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800541e:	4b13      	ldr	r3, [pc, #76]	; (800546c <pvPortMalloc+0x194>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	3301      	adds	r3, #1
 8005424:	4a11      	ldr	r2, [pc, #68]	; (800546c <pvPortMalloc+0x194>)
 8005426:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005428:	f7fe fbba 	bl	8003ba0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	f003 0307 	and.w	r3, r3, #7
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00a      	beq.n	800544c <pvPortMalloc+0x174>
	__asm volatile
 8005436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800543a:	f383 8811 	msr	BASEPRI, r3
 800543e:	f3bf 8f6f 	isb	sy
 8005442:	f3bf 8f4f 	dsb	sy
 8005446:	60fb      	str	r3, [r7, #12]
}
 8005448:	bf00      	nop
 800544a:	e7fe      	b.n	800544a <pvPortMalloc+0x172>
	return pvReturn;
 800544c:	69fb      	ldr	r3, [r7, #28]
}
 800544e:	4618      	mov	r0, r3
 8005450:	3728      	adds	r7, #40	; 0x28
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	20001cec 	.word	0x20001cec
 800545c:	20001d00 	.word	0x20001d00
 8005460:	20001cf0 	.word	0x20001cf0
 8005464:	20001ce4 	.word	0x20001ce4
 8005468:	20001cf4 	.word	0x20001cf4
 800546c:	20001cf8 	.word	0x20001cf8

08005470 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d04d      	beq.n	800551e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005482:	2308      	movs	r3, #8
 8005484:	425b      	negs	r3, r3
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	4413      	add	r3, r2
 800548a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	685a      	ldr	r2, [r3, #4]
 8005494:	4b24      	ldr	r3, [pc, #144]	; (8005528 <vPortFree+0xb8>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4013      	ands	r3, r2
 800549a:	2b00      	cmp	r3, #0
 800549c:	d10a      	bne.n	80054b4 <vPortFree+0x44>
	__asm volatile
 800549e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a2:	f383 8811 	msr	BASEPRI, r3
 80054a6:	f3bf 8f6f 	isb	sy
 80054aa:	f3bf 8f4f 	dsb	sy
 80054ae:	60fb      	str	r3, [r7, #12]
}
 80054b0:	bf00      	nop
 80054b2:	e7fe      	b.n	80054b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00a      	beq.n	80054d2 <vPortFree+0x62>
	__asm volatile
 80054bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054c0:	f383 8811 	msr	BASEPRI, r3
 80054c4:	f3bf 8f6f 	isb	sy
 80054c8:	f3bf 8f4f 	dsb	sy
 80054cc:	60bb      	str	r3, [r7, #8]
}
 80054ce:	bf00      	nop
 80054d0:	e7fe      	b.n	80054d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	685a      	ldr	r2, [r3, #4]
 80054d6:	4b14      	ldr	r3, [pc, #80]	; (8005528 <vPortFree+0xb8>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4013      	ands	r3, r2
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d01e      	beq.n	800551e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d11a      	bne.n	800551e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	4b0e      	ldr	r3, [pc, #56]	; (8005528 <vPortFree+0xb8>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	43db      	mvns	r3, r3
 80054f2:	401a      	ands	r2, r3
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80054f8:	f7fe fb44 	bl	8003b84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	685a      	ldr	r2, [r3, #4]
 8005500:	4b0a      	ldr	r3, [pc, #40]	; (800552c <vPortFree+0xbc>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4413      	add	r3, r2
 8005506:	4a09      	ldr	r2, [pc, #36]	; (800552c <vPortFree+0xbc>)
 8005508:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800550a:	6938      	ldr	r0, [r7, #16]
 800550c:	f000 f874 	bl	80055f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005510:	4b07      	ldr	r3, [pc, #28]	; (8005530 <vPortFree+0xc0>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	3301      	adds	r3, #1
 8005516:	4a06      	ldr	r2, [pc, #24]	; (8005530 <vPortFree+0xc0>)
 8005518:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800551a:	f7fe fb41 	bl	8003ba0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800551e:	bf00      	nop
 8005520:	3718      	adds	r7, #24
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	20001d00 	.word	0x20001d00
 800552c:	20001cf0 	.word	0x20001cf0
 8005530:	20001cfc 	.word	0x20001cfc

08005534 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800553a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800553e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005540:	4b27      	ldr	r3, [pc, #156]	; (80055e0 <prvHeapInit+0xac>)
 8005542:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f003 0307 	and.w	r3, r3, #7
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00c      	beq.n	8005568 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	3307      	adds	r3, #7
 8005552:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f023 0307 	bic.w	r3, r3, #7
 800555a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800555c:	68ba      	ldr	r2, [r7, #8]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	4a1f      	ldr	r2, [pc, #124]	; (80055e0 <prvHeapInit+0xac>)
 8005564:	4413      	add	r3, r2
 8005566:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800556c:	4a1d      	ldr	r2, [pc, #116]	; (80055e4 <prvHeapInit+0xb0>)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005572:	4b1c      	ldr	r3, [pc, #112]	; (80055e4 <prvHeapInit+0xb0>)
 8005574:	2200      	movs	r2, #0
 8005576:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	68ba      	ldr	r2, [r7, #8]
 800557c:	4413      	add	r3, r2
 800557e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005580:	2208      	movs	r2, #8
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	1a9b      	subs	r3, r3, r2
 8005586:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f023 0307 	bic.w	r3, r3, #7
 800558e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	4a15      	ldr	r2, [pc, #84]	; (80055e8 <prvHeapInit+0xb4>)
 8005594:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005596:	4b14      	ldr	r3, [pc, #80]	; (80055e8 <prvHeapInit+0xb4>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2200      	movs	r2, #0
 800559c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800559e:	4b12      	ldr	r3, [pc, #72]	; (80055e8 <prvHeapInit+0xb4>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2200      	movs	r2, #0
 80055a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	1ad2      	subs	r2, r2, r3
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80055b4:	4b0c      	ldr	r3, [pc, #48]	; (80055e8 <prvHeapInit+0xb4>)
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	4a0a      	ldr	r2, [pc, #40]	; (80055ec <prvHeapInit+0xb8>)
 80055c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	4a09      	ldr	r2, [pc, #36]	; (80055f0 <prvHeapInit+0xbc>)
 80055ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80055cc:	4b09      	ldr	r3, [pc, #36]	; (80055f4 <prvHeapInit+0xc0>)
 80055ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80055d2:	601a      	str	r2, [r3, #0]
}
 80055d4:	bf00      	nop
 80055d6:	3714      	adds	r7, #20
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr
 80055e0:	2000112c 	.word	0x2000112c
 80055e4:	20001ce4 	.word	0x20001ce4
 80055e8:	20001cec 	.word	0x20001cec
 80055ec:	20001cf4 	.word	0x20001cf4
 80055f0:	20001cf0 	.word	0x20001cf0
 80055f4:	20001d00 	.word	0x20001d00

080055f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80055f8:	b480      	push	{r7}
 80055fa:	b085      	sub	sp, #20
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005600:	4b28      	ldr	r3, [pc, #160]	; (80056a4 <prvInsertBlockIntoFreeList+0xac>)
 8005602:	60fb      	str	r3, [r7, #12]
 8005604:	e002      	b.n	800560c <prvInsertBlockIntoFreeList+0x14>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	60fb      	str	r3, [r7, #12]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	429a      	cmp	r2, r3
 8005614:	d8f7      	bhi.n	8005606 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	4413      	add	r3, r2
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	429a      	cmp	r2, r3
 8005626:	d108      	bne.n	800563a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	685a      	ldr	r2, [r3, #4]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	441a      	add	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	441a      	add	r2, r3
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	429a      	cmp	r2, r3
 800564c:	d118      	bne.n	8005680 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	4b15      	ldr	r3, [pc, #84]	; (80056a8 <prvInsertBlockIntoFreeList+0xb0>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	429a      	cmp	r2, r3
 8005658:	d00d      	beq.n	8005676 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	441a      	add	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	e008      	b.n	8005688 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005676:	4b0c      	ldr	r3, [pc, #48]	; (80056a8 <prvInsertBlockIntoFreeList+0xb0>)
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	e003      	b.n	8005688 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005688:	68fa      	ldr	r2, [r7, #12]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	429a      	cmp	r2, r3
 800568e:	d002      	beq.n	8005696 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005696:	bf00      	nop
 8005698:	3714      	adds	r7, #20
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop
 80056a4:	20001ce4 	.word	0x20001ce4
 80056a8:	20001cec 	.word	0x20001cec

080056ac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b082      	sub	sp, #8
 80056b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80056b2:	2300      	movs	r3, #0
 80056b4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set In terrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80056b6:	2003      	movs	r0, #3
 80056b8:	f000 f98e 	bl	80059d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80056bc:	2000      	movs	r0, #0
 80056be:	f000 f80d 	bl	80056dc <HAL_InitTick>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d002      	beq.n	80056ce <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	71fb      	strb	r3, [r7, #7]
 80056cc:	e001      	b.n	80056d2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80056ce:	f005 f9c7 	bl	800aa60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80056d2:	79fb      	ldrb	r3, [r7, #7]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3708      	adds	r7, #8
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80056e4:	2300      	movs	r3, #0
 80056e6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80056e8:	4b17      	ldr	r3, [pc, #92]	; (8005748 <HAL_InitTick+0x6c>)
 80056ea:	781b      	ldrb	r3, [r3, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d023      	beq.n	8005738 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80056f0:	4b16      	ldr	r3, [pc, #88]	; (800574c <HAL_InitTick+0x70>)
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	4b14      	ldr	r3, [pc, #80]	; (8005748 <HAL_InitTick+0x6c>)
 80056f6:	781b      	ldrb	r3, [r3, #0]
 80056f8:	4619      	mov	r1, r3
 80056fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80056fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8005702:	fbb2 f3f3 	udiv	r3, r2, r3
 8005706:	4618      	mov	r0, r3
 8005708:	f000 f9a9 	bl	8005a5e <HAL_SYSTICK_Config>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d10f      	bne.n	8005732 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2b0f      	cmp	r3, #15
 8005716:	d809      	bhi.n	800572c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005718:	2200      	movs	r2, #0
 800571a:	6879      	ldr	r1, [r7, #4]
 800571c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005720:	f000 f965 	bl	80059ee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005724:	4a0a      	ldr	r2, [pc, #40]	; (8005750 <HAL_InitTick+0x74>)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6013      	str	r3, [r2, #0]
 800572a:	e007      	b.n	800573c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	73fb      	strb	r3, [r7, #15]
 8005730:	e004      	b.n	800573c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	73fb      	strb	r3, [r7, #15]
 8005736:	e001      	b.n	800573c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800573c:	7bfb      	ldrb	r3, [r7, #15]
}
 800573e:	4618      	mov	r0, r3
 8005740:	3710      	adds	r7, #16
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	20000090 	.word	0x20000090
 800574c:	20000094 	.word	0x20000094
 8005750:	2000008c 	.word	0x2000008c

08005754 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005754:	b480      	push	{r7}
 8005756:	af00      	add	r7, sp, #0
    //return xTaskGetTickCount();
    return uwTick;
 8005758:	4b03      	ldr	r3, [pc, #12]	; (8005768 <HAL_GetTick+0x14>)
 800575a:	681b      	ldr	r3, [r3, #0]
}
 800575c:	4618      	mov	r0, r3
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	20001d04 	.word	0x20001d04

0800576c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005774:	f7ff ffee 	bl	8005754 <HAL_GetTick>
 8005778:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005784:	d005      	beq.n	8005792 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005786:	4b0a      	ldr	r3, [pc, #40]	; (80057b0 <HAL_Delay+0x44>)
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	461a      	mov	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4413      	add	r3, r2
 8005790:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005792:	bf00      	nop
 8005794:	f7ff ffde 	bl	8005754 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	68fa      	ldr	r2, [r7, #12]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d8f7      	bhi.n	8005794 <HAL_Delay+0x28>
  {
  }
}
 80057a4:	bf00      	nop
 80057a6:	bf00      	nop
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	20000090 	.word	0x20000090

080057b4 <__NVIC_SetPriorityGrouping>:
{
 80057b4:	b480      	push	{r7}
 80057b6:	b085      	sub	sp, #20
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f003 0307 	and.w	r3, r3, #7
 80057c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80057c4:	4b0c      	ldr	r3, [pc, #48]	; (80057f8 <__NVIC_SetPriorityGrouping+0x44>)
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80057d0:	4013      	ands	r3, r2
 80057d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057e6:	4a04      	ldr	r2, [pc, #16]	; (80057f8 <__NVIC_SetPriorityGrouping+0x44>)
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	60d3      	str	r3, [r2, #12]
}
 80057ec:	bf00      	nop
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	e000ed00 	.word	0xe000ed00

080057fc <__NVIC_GetPriorityGrouping>:
{
 80057fc:	b480      	push	{r7}
 80057fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005800:	4b04      	ldr	r3, [pc, #16]	; (8005814 <__NVIC_GetPriorityGrouping+0x18>)
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	0a1b      	lsrs	r3, r3, #8
 8005806:	f003 0307 	and.w	r3, r3, #7
}
 800580a:	4618      	mov	r0, r3
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr
 8005814:	e000ed00 	.word	0xe000ed00

08005818 <__NVIC_EnableIRQ>:
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	4603      	mov	r3, r0
 8005820:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005826:	2b00      	cmp	r3, #0
 8005828:	db0b      	blt.n	8005842 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800582a:	79fb      	ldrb	r3, [r7, #7]
 800582c:	f003 021f 	and.w	r2, r3, #31
 8005830:	4907      	ldr	r1, [pc, #28]	; (8005850 <__NVIC_EnableIRQ+0x38>)
 8005832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005836:	095b      	lsrs	r3, r3, #5
 8005838:	2001      	movs	r0, #1
 800583a:	fa00 f202 	lsl.w	r2, r0, r2
 800583e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005842:	bf00      	nop
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	e000e100 	.word	0xe000e100

08005854 <__NVIC_DisableIRQ>:
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	4603      	mov	r3, r0
 800585c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800585e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005862:	2b00      	cmp	r3, #0
 8005864:	db12      	blt.n	800588c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005866:	79fb      	ldrb	r3, [r7, #7]
 8005868:	f003 021f 	and.w	r2, r3, #31
 800586c:	490a      	ldr	r1, [pc, #40]	; (8005898 <__NVIC_DisableIRQ+0x44>)
 800586e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005872:	095b      	lsrs	r3, r3, #5
 8005874:	2001      	movs	r0, #1
 8005876:	fa00 f202 	lsl.w	r2, r0, r2
 800587a:	3320      	adds	r3, #32
 800587c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005880:	f3bf 8f4f 	dsb	sy
}
 8005884:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005886:	f3bf 8f6f 	isb	sy
}
 800588a:	bf00      	nop
}
 800588c:	bf00      	nop
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr
 8005898:	e000e100 	.word	0xe000e100

0800589c <__NVIC_ClearPendingIRQ>:
{
 800589c:	b480      	push	{r7}
 800589e:	b083      	sub	sp, #12
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	4603      	mov	r3, r0
 80058a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	db0c      	blt.n	80058c8 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058ae:	79fb      	ldrb	r3, [r7, #7]
 80058b0:	f003 021f 	and.w	r2, r3, #31
 80058b4:	4907      	ldr	r1, [pc, #28]	; (80058d4 <__NVIC_ClearPendingIRQ+0x38>)
 80058b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ba:	095b      	lsrs	r3, r3, #5
 80058bc:	2001      	movs	r0, #1
 80058be:	fa00 f202 	lsl.w	r2, r0, r2
 80058c2:	3360      	adds	r3, #96	; 0x60
 80058c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80058c8:	bf00      	nop
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr
 80058d4:	e000e100 	.word	0xe000e100

080058d8 <__NVIC_SetPriority>:
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	4603      	mov	r3, r0
 80058e0:	6039      	str	r1, [r7, #0]
 80058e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	db0a      	blt.n	8005902 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	b2da      	uxtb	r2, r3
 80058f0:	490c      	ldr	r1, [pc, #48]	; (8005924 <__NVIC_SetPriority+0x4c>)
 80058f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058f6:	0112      	lsls	r2, r2, #4
 80058f8:	b2d2      	uxtb	r2, r2
 80058fa:	440b      	add	r3, r1
 80058fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005900:	e00a      	b.n	8005918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	b2da      	uxtb	r2, r3
 8005906:	4908      	ldr	r1, [pc, #32]	; (8005928 <__NVIC_SetPriority+0x50>)
 8005908:	79fb      	ldrb	r3, [r7, #7]
 800590a:	f003 030f 	and.w	r3, r3, #15
 800590e:	3b04      	subs	r3, #4
 8005910:	0112      	lsls	r2, r2, #4
 8005912:	b2d2      	uxtb	r2, r2
 8005914:	440b      	add	r3, r1
 8005916:	761a      	strb	r2, [r3, #24]
}
 8005918:	bf00      	nop
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr
 8005924:	e000e100 	.word	0xe000e100
 8005928:	e000ed00 	.word	0xe000ed00

0800592c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800592c:	b480      	push	{r7}
 800592e:	b089      	sub	sp, #36	; 0x24
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f003 0307 	and.w	r3, r3, #7
 800593e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	f1c3 0307 	rsb	r3, r3, #7
 8005946:	2b04      	cmp	r3, #4
 8005948:	bf28      	it	cs
 800594a:	2304      	movcs	r3, #4
 800594c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	3304      	adds	r3, #4
 8005952:	2b06      	cmp	r3, #6
 8005954:	d902      	bls.n	800595c <NVIC_EncodePriority+0x30>
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	3b03      	subs	r3, #3
 800595a:	e000      	b.n	800595e <NVIC_EncodePriority+0x32>
 800595c:	2300      	movs	r3, #0
 800595e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005960:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	fa02 f303 	lsl.w	r3, r2, r3
 800596a:	43da      	mvns	r2, r3
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	401a      	ands	r2, r3
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005974:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	fa01 f303 	lsl.w	r3, r1, r3
 800597e:	43d9      	mvns	r1, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005984:	4313      	orrs	r3, r2
         );
}
 8005986:	4618      	mov	r0, r3
 8005988:	3724      	adds	r7, #36	; 0x24
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
	...

08005994 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	3b01      	subs	r3, #1
 80059a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80059a4:	d301      	bcc.n	80059aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059a6:	2301      	movs	r3, #1
 80059a8:	e00f      	b.n	80059ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059aa:	4a0a      	ldr	r2, [pc, #40]	; (80059d4 <SysTick_Config+0x40>)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	3b01      	subs	r3, #1
 80059b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059b2:	210f      	movs	r1, #15
 80059b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059b8:	f7ff ff8e 	bl	80058d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059bc:	4b05      	ldr	r3, [pc, #20]	; (80059d4 <SysTick_Config+0x40>)
 80059be:	2200      	movs	r2, #0
 80059c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059c2:	4b04      	ldr	r3, [pc, #16]	; (80059d4 <SysTick_Config+0x40>)
 80059c4:	2207      	movs	r2, #7
 80059c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3708      	adds	r7, #8
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	e000e010 	.word	0xe000e010

080059d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f7ff fee7 	bl	80057b4 <__NVIC_SetPriorityGrouping>
}
 80059e6:	bf00      	nop
 80059e8:	3708      	adds	r7, #8
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b086      	sub	sp, #24
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	4603      	mov	r3, r0
 80059f6:	60b9      	str	r1, [r7, #8]
 80059f8:	607a      	str	r2, [r7, #4]
 80059fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80059fc:	2300      	movs	r3, #0
 80059fe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005a00:	f7ff fefc 	bl	80057fc <__NVIC_GetPriorityGrouping>
 8005a04:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	68b9      	ldr	r1, [r7, #8]
 8005a0a:	6978      	ldr	r0, [r7, #20]
 8005a0c:	f7ff ff8e 	bl	800592c <NVIC_EncodePriority>
 8005a10:	4602      	mov	r2, r0
 8005a12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a16:	4611      	mov	r1, r2
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f7ff ff5d 	bl	80058d8 <__NVIC_SetPriority>
}
 8005a1e:	bf00      	nop
 8005a20:	3718      	adds	r7, #24
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}

08005a26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a26:	b580      	push	{r7, lr}
 8005a28:	b082      	sub	sp, #8
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7ff feef 	bl	8005818 <__NVIC_EnableIRQ>
}
 8005a3a:	bf00      	nop
 8005a3c:	3708      	adds	r7, #8
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b082      	sub	sp, #8
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	4603      	mov	r3, r0
 8005a4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f7ff feff 	bl	8005854 <__NVIC_DisableIRQ>
}
 8005a56:	bf00      	nop
 8005a58:	3708      	adds	r7, #8
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}

08005a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a5e:	b580      	push	{r7, lr}
 8005a60:	b082      	sub	sp, #8
 8005a62:	af00      	add	r7, sp, #0
 8005a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f7ff ff94 	bl	8005994 <SysTick_Config>
 8005a6c:	4603      	mov	r3, r0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b082      	sub	sp, #8
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8005a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a84:	4618      	mov	r0, r3
 8005a86:	f7ff ff09 	bl	800589c <__NVIC_ClearPendingIRQ>
}
 8005a8a:	bf00      	nop
 8005a8c:	3708      	adds	r7, #8
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
	...

08005a94 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d101      	bne.n	8005aa6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e098      	b.n	8005bd8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	461a      	mov	r2, r3
 8005aac:	4b4d      	ldr	r3, [pc, #308]	; (8005be4 <HAL_DMA_Init+0x150>)
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d80f      	bhi.n	8005ad2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	4b4b      	ldr	r3, [pc, #300]	; (8005be8 <HAL_DMA_Init+0x154>)
 8005aba:	4413      	add	r3, r2
 8005abc:	4a4b      	ldr	r2, [pc, #300]	; (8005bec <HAL_DMA_Init+0x158>)
 8005abe:	fba2 2303 	umull	r2, r3, r2, r3
 8005ac2:	091b      	lsrs	r3, r3, #4
 8005ac4:	009a      	lsls	r2, r3, #2
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a48      	ldr	r2, [pc, #288]	; (8005bf0 <HAL_DMA_Init+0x15c>)
 8005ace:	641a      	str	r2, [r3, #64]	; 0x40
 8005ad0:	e00e      	b.n	8005af0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	4b46      	ldr	r3, [pc, #280]	; (8005bf4 <HAL_DMA_Init+0x160>)
 8005ada:	4413      	add	r3, r2
 8005adc:	4a43      	ldr	r2, [pc, #268]	; (8005bec <HAL_DMA_Init+0x158>)
 8005ade:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae2:	091b      	lsrs	r3, r3, #4
 8005ae4:	009a      	lsls	r2, r3, #2
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a42      	ldr	r2, [pc, #264]	; (8005bf8 <HAL_DMA_Init+0x164>)
 8005aee:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005b06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b0a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005b14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005b34:	68fa      	ldr	r2, [r7, #12]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b4a:	d039      	beq.n	8005bc0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b50:	4a27      	ldr	r2, [pc, #156]	; (8005bf0 <HAL_DMA_Init+0x15c>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d11a      	bne.n	8005b8c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005b56:	4b29      	ldr	r3, [pc, #164]	; (8005bfc <HAL_DMA_Init+0x168>)
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b5e:	f003 031c 	and.w	r3, r3, #28
 8005b62:	210f      	movs	r1, #15
 8005b64:	fa01 f303 	lsl.w	r3, r1, r3
 8005b68:	43db      	mvns	r3, r3
 8005b6a:	4924      	ldr	r1, [pc, #144]	; (8005bfc <HAL_DMA_Init+0x168>)
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005b70:	4b22      	ldr	r3, [pc, #136]	; (8005bfc <HAL_DMA_Init+0x168>)
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6859      	ldr	r1, [r3, #4]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b7c:	f003 031c 	and.w	r3, r3, #28
 8005b80:	fa01 f303 	lsl.w	r3, r1, r3
 8005b84:	491d      	ldr	r1, [pc, #116]	; (8005bfc <HAL_DMA_Init+0x168>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	600b      	str	r3, [r1, #0]
 8005b8a:	e019      	b.n	8005bc0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005b8c:	4b1c      	ldr	r3, [pc, #112]	; (8005c00 <HAL_DMA_Init+0x16c>)
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b94:	f003 031c 	and.w	r3, r3, #28
 8005b98:	210f      	movs	r1, #15
 8005b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b9e:	43db      	mvns	r3, r3
 8005ba0:	4917      	ldr	r1, [pc, #92]	; (8005c00 <HAL_DMA_Init+0x16c>)
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005ba6:	4b16      	ldr	r3, [pc, #88]	; (8005c00 <HAL_DMA_Init+0x16c>)
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6859      	ldr	r1, [r3, #4]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bb2:	f003 031c 	and.w	r3, r3, #28
 8005bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8005bba:	4911      	ldr	r1, [pc, #68]	; (8005c00 <HAL_DMA_Init+0x16c>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2201      	movs	r2, #1
 8005bca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3714      	adds	r7, #20
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr
 8005be4:	40020407 	.word	0x40020407
 8005be8:	bffdfff8 	.word	0xbffdfff8
 8005bec:	cccccccd 	.word	0xcccccccd
 8005bf0:	40020000 	.word	0x40020000
 8005bf4:	bffdfbf8 	.word	0xbffdfbf8
 8005bf8:	40020400 	.word	0x40020400
 8005bfc:	400200a8 	.word	0x400200a8
 8005c00:	400204a8 	.word	0x400204a8

08005c04 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b086      	sub	sp, #24
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	60f8      	str	r0, [r7, #12]
 8005c0c:	60b9      	str	r1, [r7, #8]
 8005c0e:	607a      	str	r2, [r7, #4]
 8005c10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c12:	2300      	movs	r3, #0
 8005c14:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d101      	bne.n	8005c24 <HAL_DMA_Start_IT+0x20>
 8005c20:	2302      	movs	r3, #2
 8005c22:	e04b      	b.n	8005cbc <HAL_DMA_Start_IT+0xb8>
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d13a      	bne.n	8005cae <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f022 0201 	bic.w	r2, r2, #1
 8005c54:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	68b9      	ldr	r1, [r7, #8]
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 f9a7 	bl	8005fb0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d008      	beq.n	8005c7c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f042 020e 	orr.w	r2, r2, #14
 8005c78:	601a      	str	r2, [r3, #0]
 8005c7a:	e00f      	b.n	8005c9c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0204 	bic.w	r2, r2, #4
 8005c8a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f042 020a 	orr.w	r2, r2, #10
 8005c9a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f042 0201 	orr.w	r2, r2, #1
 8005caa:	601a      	str	r2, [r3, #0]
 8005cac:	e005      	b.n	8005cba <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005cb6:	2302      	movs	r3, #2
 8005cb8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3718      	adds	r7, #24
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d008      	beq.n	8005cee <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2204      	movs	r2, #4
 8005ce0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e022      	b.n	8005d34 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f022 020e 	bic.w	r2, r2, #14
 8005cfc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f022 0201 	bic.w	r2, r2, #1
 8005d0c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d12:	f003 021c 	and.w	r2, r3, #28
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1a:	2101      	movs	r1, #1
 8005d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8005d20:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005d32:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3714      	adds	r7, #20
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d005      	beq.n	8005d64 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2204      	movs	r2, #4
 8005d5c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	73fb      	strb	r3, [r7, #15]
 8005d62:	e029      	b.n	8005db8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 020e 	bic.w	r2, r2, #14
 8005d72:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0201 	bic.w	r2, r2, #1
 8005d82:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d88:	f003 021c 	and.w	r2, r3, #28
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d90:	2101      	movs	r1, #1
 8005d92:	fa01 f202 	lsl.w	r2, r1, r2
 8005d96:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d003      	beq.n	8005db8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	4798      	blx	r3
    }
  }
  return status;
 8005db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3710      	adds	r7, #16
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}

08005dc2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005dc2:	b580      	push	{r7, lr}
 8005dc4:	b084      	sub	sp, #16
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dde:	f003 031c 	and.w	r3, r3, #28
 8005de2:	2204      	movs	r2, #4
 8005de4:	409a      	lsls	r2, r3
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4013      	ands	r3, r2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d026      	beq.n	8005e3c <HAL_DMA_IRQHandler+0x7a>
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	f003 0304 	and.w	r3, r3, #4
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d021      	beq.n	8005e3c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0320 	and.w	r3, r3, #32
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d107      	bne.n	8005e16 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 0204 	bic.w	r2, r2, #4
 8005e14:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e1a:	f003 021c 	and.w	r2, r3, #28
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e22:	2104      	movs	r1, #4
 8005e24:	fa01 f202 	lsl.w	r2, r1, r2
 8005e28:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d071      	beq.n	8005f16 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005e3a:	e06c      	b.n	8005f16 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e40:	f003 031c 	and.w	r3, r3, #28
 8005e44:	2202      	movs	r2, #2
 8005e46:	409a      	lsls	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d02e      	beq.n	8005eae <HAL_DMA_IRQHandler+0xec>
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d029      	beq.n	8005eae <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0320 	and.w	r3, r3, #32
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d10b      	bne.n	8005e80 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f022 020a 	bic.w	r2, r2, #10
 8005e76:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e84:	f003 021c 	and.w	r2, r3, #28
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8c:	2102      	movs	r1, #2
 8005e8e:	fa01 f202 	lsl.w	r2, r1, r2
 8005e92:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d038      	beq.n	8005f16 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005eac:	e033      	b.n	8005f16 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb2:	f003 031c 	and.w	r3, r3, #28
 8005eb6:	2208      	movs	r2, #8
 8005eb8:	409a      	lsls	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d02a      	beq.n	8005f18 <HAL_DMA_IRQHandler+0x156>
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	f003 0308 	and.w	r3, r3, #8
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d025      	beq.n	8005f18 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f022 020e 	bic.w	r2, r2, #14
 8005eda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee0:	f003 021c 	and.w	r2, r3, #28
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee8:	2101      	movs	r1, #1
 8005eea:	fa01 f202 	lsl.w	r2, r1, r2
 8005eee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d004      	beq.n	8005f18 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005f16:	bf00      	nop
 8005f18:	bf00      	nop
}
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 8005f20:	b480      	push	{r7}
 8005f22:	b087      	sub	sp, #28
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	460b      	mov	r3, r1
 8005f2a:	607a      	str	r2, [r7, #4]
 8005f2c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d101      	bne.n	8005f40 <HAL_DMA_RegisterCallback+0x20>
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	e031      	b.n	8005fa4 <HAL_DMA_RegisterCallback+0x84>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d120      	bne.n	8005f96 <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8005f54:	7afb      	ldrb	r3, [r7, #11]
 8005f56:	2b03      	cmp	r3, #3
 8005f58:	d81a      	bhi.n	8005f90 <HAL_DMA_RegisterCallback+0x70>
 8005f5a:	a201      	add	r2, pc, #4	; (adr r2, 8005f60 <HAL_DMA_RegisterCallback+0x40>)
 8005f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f60:	08005f71 	.word	0x08005f71
 8005f64:	08005f79 	.word	0x08005f79
 8005f68:	08005f81 	.word	0x08005f81
 8005f6c:	08005f89 	.word	0x08005f89
    {
     case  HAL_DMA_XFER_CPLT_CB_ID:
           hdma->XferCpltCallback = pCallback;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	62da      	str	r2, [r3, #44]	; 0x2c
           break;
 8005f76:	e010      	b.n	8005f9a <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_HALFCPLT_CB_ID:
           hdma->XferHalfCpltCallback = pCallback;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	631a      	str	r2, [r3, #48]	; 0x30
           break;
 8005f7e:	e00c      	b.n	8005f9a <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ERROR_CB_ID:
           hdma->XferErrorCallback = pCallback;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	635a      	str	r2, [r3, #52]	; 0x34
           break;
 8005f86:	e008      	b.n	8005f9a <HAL_DMA_RegisterCallback+0x7a>

     case  HAL_DMA_XFER_ABORT_CB_ID:
           hdma->XferAbortCallback = pCallback;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	687a      	ldr	r2, [r7, #4]
 8005f8c:	639a      	str	r2, [r3, #56]	; 0x38
           break;
 8005f8e:	e004      	b.n	8005f9a <HAL_DMA_RegisterCallback+0x7a>

     default:
           status = HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	75fb      	strb	r3, [r7, #23]
           break;
 8005f94:	e001      	b.n	8005f9a <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8005fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	371c      	adds	r7, #28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b085      	sub	sp, #20
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	607a      	str	r2, [r7, #4]
 8005fbc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fc2:	f003 021c 	and.w	r2, r3, #28
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fca:	2101      	movs	r1, #1
 8005fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8005fd0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	683a      	ldr	r2, [r7, #0]
 8005fd8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	2b10      	cmp	r3, #16
 8005fe0:	d108      	bne.n	8005ff4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68ba      	ldr	r2, [r7, #8]
 8005ff0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005ff2:	e007      	b.n	8006004 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68ba      	ldr	r2, [r7, #8]
 8005ffa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	60da      	str	r2, [r3, #12]
}
 8006004:	bf00      	nop
 8006006:	3714      	adds	r7, #20
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006010:	b480      	push	{r7}
 8006012:	b087      	sub	sp, #28
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800601a:	2300      	movs	r3, #0
 800601c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800601e:	e154      	b.n	80062ca <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	2101      	movs	r1, #1
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	fa01 f303 	lsl.w	r3, r1, r3
 800602c:	4013      	ands	r3, r2
 800602e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2b00      	cmp	r3, #0
 8006034:	f000 8146 	beq.w	80062c4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f003 0303 	and.w	r3, r3, #3
 8006040:	2b01      	cmp	r3, #1
 8006042:	d005      	beq.n	8006050 <HAL_GPIO_Init+0x40>
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	f003 0303 	and.w	r3, r3, #3
 800604c:	2b02      	cmp	r3, #2
 800604e:	d130      	bne.n	80060b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	005b      	lsls	r3, r3, #1
 800605a:	2203      	movs	r2, #3
 800605c:	fa02 f303 	lsl.w	r3, r2, r3
 8006060:	43db      	mvns	r3, r3
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	4013      	ands	r3, r2
 8006066:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	68da      	ldr	r2, [r3, #12]
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	005b      	lsls	r3, r3, #1
 8006070:	fa02 f303 	lsl.w	r3, r2, r3
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	4313      	orrs	r3, r2
 8006078:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	693a      	ldr	r2, [r7, #16]
 800607e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006086:	2201      	movs	r2, #1
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	fa02 f303 	lsl.w	r3, r2, r3
 800608e:	43db      	mvns	r3, r3
 8006090:	693a      	ldr	r2, [r7, #16]
 8006092:	4013      	ands	r3, r2
 8006094:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	091b      	lsrs	r3, r3, #4
 800609c:	f003 0201 	and.w	r2, r3, #1
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	fa02 f303 	lsl.w	r3, r2, r3
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	f003 0303 	and.w	r3, r3, #3
 80060ba:	2b03      	cmp	r3, #3
 80060bc:	d017      	beq.n	80060ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	005b      	lsls	r3, r3, #1
 80060c8:	2203      	movs	r2, #3
 80060ca:	fa02 f303 	lsl.w	r3, r2, r3
 80060ce:	43db      	mvns	r3, r3
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4013      	ands	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	689a      	ldr	r2, [r3, #8]
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	005b      	lsls	r3, r3, #1
 80060de:	fa02 f303 	lsl.w	r3, r2, r3
 80060e2:	693a      	ldr	r2, [r7, #16]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	f003 0303 	and.w	r3, r3, #3
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d123      	bne.n	8006142 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	08da      	lsrs	r2, r3, #3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	3208      	adds	r2, #8
 8006102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006106:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	f003 0307 	and.w	r3, r3, #7
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	220f      	movs	r2, #15
 8006112:	fa02 f303 	lsl.w	r3, r2, r3
 8006116:	43db      	mvns	r3, r3
 8006118:	693a      	ldr	r2, [r7, #16]
 800611a:	4013      	ands	r3, r2
 800611c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	691a      	ldr	r2, [r3, #16]
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f003 0307 	and.w	r3, r3, #7
 8006128:	009b      	lsls	r3, r3, #2
 800612a:	fa02 f303 	lsl.w	r3, r2, r3
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	08da      	lsrs	r2, r3, #3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	3208      	adds	r2, #8
 800613c:	6939      	ldr	r1, [r7, #16]
 800613e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	005b      	lsls	r3, r3, #1
 800614c:	2203      	movs	r2, #3
 800614e:	fa02 f303 	lsl.w	r3, r2, r3
 8006152:	43db      	mvns	r3, r3
 8006154:	693a      	ldr	r2, [r7, #16]
 8006156:	4013      	ands	r3, r2
 8006158:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	f003 0203 	and.w	r2, r3, #3
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	005b      	lsls	r3, r3, #1
 8006166:	fa02 f303 	lsl.w	r3, r2, r3
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	4313      	orrs	r3, r2
 800616e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800617e:	2b00      	cmp	r3, #0
 8006180:	f000 80a0 	beq.w	80062c4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006184:	4b58      	ldr	r3, [pc, #352]	; (80062e8 <HAL_GPIO_Init+0x2d8>)
 8006186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006188:	4a57      	ldr	r2, [pc, #348]	; (80062e8 <HAL_GPIO_Init+0x2d8>)
 800618a:	f043 0301 	orr.w	r3, r3, #1
 800618e:	6613      	str	r3, [r2, #96]	; 0x60
 8006190:	4b55      	ldr	r3, [pc, #340]	; (80062e8 <HAL_GPIO_Init+0x2d8>)
 8006192:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006194:	f003 0301 	and.w	r3, r3, #1
 8006198:	60bb      	str	r3, [r7, #8]
 800619a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800619c:	4a53      	ldr	r2, [pc, #332]	; (80062ec <HAL_GPIO_Init+0x2dc>)
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	089b      	lsrs	r3, r3, #2
 80061a2:	3302      	adds	r3, #2
 80061a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	f003 0303 	and.w	r3, r3, #3
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	220f      	movs	r2, #15
 80061b4:	fa02 f303 	lsl.w	r3, r2, r3
 80061b8:	43db      	mvns	r3, r3
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	4013      	ands	r3, r2
 80061be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80061c6:	d019      	beq.n	80061fc <HAL_GPIO_Init+0x1ec>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a49      	ldr	r2, [pc, #292]	; (80062f0 <HAL_GPIO_Init+0x2e0>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d013      	beq.n	80061f8 <HAL_GPIO_Init+0x1e8>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a48      	ldr	r2, [pc, #288]	; (80062f4 <HAL_GPIO_Init+0x2e4>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d00d      	beq.n	80061f4 <HAL_GPIO_Init+0x1e4>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a47      	ldr	r2, [pc, #284]	; (80062f8 <HAL_GPIO_Init+0x2e8>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d007      	beq.n	80061f0 <HAL_GPIO_Init+0x1e0>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a46      	ldr	r2, [pc, #280]	; (80062fc <HAL_GPIO_Init+0x2ec>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d101      	bne.n	80061ec <HAL_GPIO_Init+0x1dc>
 80061e8:	2304      	movs	r3, #4
 80061ea:	e008      	b.n	80061fe <HAL_GPIO_Init+0x1ee>
 80061ec:	2307      	movs	r3, #7
 80061ee:	e006      	b.n	80061fe <HAL_GPIO_Init+0x1ee>
 80061f0:	2303      	movs	r3, #3
 80061f2:	e004      	b.n	80061fe <HAL_GPIO_Init+0x1ee>
 80061f4:	2302      	movs	r3, #2
 80061f6:	e002      	b.n	80061fe <HAL_GPIO_Init+0x1ee>
 80061f8:	2301      	movs	r3, #1
 80061fa:	e000      	b.n	80061fe <HAL_GPIO_Init+0x1ee>
 80061fc:	2300      	movs	r3, #0
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	f002 0203 	and.w	r2, r2, #3
 8006204:	0092      	lsls	r2, r2, #2
 8006206:	4093      	lsls	r3, r2
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	4313      	orrs	r3, r2
 800620c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800620e:	4937      	ldr	r1, [pc, #220]	; (80062ec <HAL_GPIO_Init+0x2dc>)
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	089b      	lsrs	r3, r3, #2
 8006214:	3302      	adds	r3, #2
 8006216:	693a      	ldr	r2, [r7, #16]
 8006218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800621c:	4b38      	ldr	r3, [pc, #224]	; (8006300 <HAL_GPIO_Init+0x2f0>)
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	43db      	mvns	r3, r3
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	4013      	ands	r3, r2
 800622a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d003      	beq.n	8006240 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006238:	693a      	ldr	r2, [r7, #16]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	4313      	orrs	r3, r2
 800623e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006240:	4a2f      	ldr	r2, [pc, #188]	; (8006300 <HAL_GPIO_Init+0x2f0>)
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006246:	4b2e      	ldr	r3, [pc, #184]	; (8006300 <HAL_GPIO_Init+0x2f0>)
 8006248:	68db      	ldr	r3, [r3, #12]
 800624a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	43db      	mvns	r3, r3
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4013      	ands	r3, r2
 8006254:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	4313      	orrs	r3, r2
 8006268:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800626a:	4a25      	ldr	r2, [pc, #148]	; (8006300 <HAL_GPIO_Init+0x2f0>)
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006270:	4b23      	ldr	r3, [pc, #140]	; (8006300 <HAL_GPIO_Init+0x2f0>)
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	43db      	mvns	r3, r3
 800627a:	693a      	ldr	r2, [r7, #16]
 800627c:	4013      	ands	r3, r2
 800627e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006288:	2b00      	cmp	r3, #0
 800628a:	d003      	beq.n	8006294 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800628c:	693a      	ldr	r2, [r7, #16]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	4313      	orrs	r3, r2
 8006292:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006294:	4a1a      	ldr	r2, [pc, #104]	; (8006300 <HAL_GPIO_Init+0x2f0>)
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800629a:	4b19      	ldr	r3, [pc, #100]	; (8006300 <HAL_GPIO_Init+0x2f0>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	43db      	mvns	r3, r3
 80062a4:	693a      	ldr	r2, [r7, #16]
 80062a6:	4013      	ands	r3, r2
 80062a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d003      	beq.n	80062be <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80062b6:	693a      	ldr	r2, [r7, #16]
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80062be:	4a10      	ldr	r2, [pc, #64]	; (8006300 <HAL_GPIO_Init+0x2f0>)
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	3301      	adds	r3, #1
 80062c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	fa22 f303 	lsr.w	r3, r2, r3
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	f47f aea3 	bne.w	8006020 <HAL_GPIO_Init+0x10>
  }
}
 80062da:	bf00      	nop
 80062dc:	bf00      	nop
 80062de:	371c      	adds	r7, #28
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr
 80062e8:	40021000 	.word	0x40021000
 80062ec:	40010000 	.word	0x40010000
 80062f0:	48000400 	.word	0x48000400
 80062f4:	48000800 	.word	0x48000800
 80062f8:	48000c00 	.word	0x48000c00
 80062fc:	48001000 	.word	0x48001000
 8006300:	40010400 	.word	0x40010400

08006304 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006304:	b480      	push	{r7}
 8006306:	b083      	sub	sp, #12
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	460b      	mov	r3, r1
 800630e:	807b      	strh	r3, [r7, #2]
 8006310:	4613      	mov	r3, r2
 8006312:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006314:	787b      	ldrb	r3, [r7, #1]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d003      	beq.n	8006322 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800631a:	887a      	ldrh	r2, [r7, #2]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006320:	e002      	b.n	8006328 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006322:	887a      	ldrh	r2, [r7, #2]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
 800633a:	4603      	mov	r3, r0
 800633c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800633e:	4b08      	ldr	r3, [pc, #32]	; (8006360 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006340:	695a      	ldr	r2, [r3, #20]
 8006342:	88fb      	ldrh	r3, [r7, #6]
 8006344:	4013      	ands	r3, r2
 8006346:	2b00      	cmp	r3, #0
 8006348:	d006      	beq.n	8006358 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800634a:	4a05      	ldr	r2, [pc, #20]	; (8006360 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800634c:	88fb      	ldrh	r3, [r7, #6]
 800634e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006350:	88fb      	ldrh	r3, [r7, #6]
 8006352:	4618      	mov	r0, r3
 8006354:	f004 fe82 	bl	800b05c <HAL_GPIO_EXTI_Callback>
  }
}
 8006358:	bf00      	nop
 800635a:	3708      	adds	r7, #8
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	40010400 	.word	0x40010400

08006364 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006364:	b480      	push	{r7}
 8006366:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006368:	4b05      	ldr	r3, [pc, #20]	; (8006380 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a04      	ldr	r2, [pc, #16]	; (8006380 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800636e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006372:	6013      	str	r3, [r2, #0]
}
 8006374:	bf00      	nop
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop
 8006380:	40007000 	.word	0x40007000

08006384 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage thresholds corresponding to each
  *         detection level.
  * @retval None
  */
HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8006384:	b480      	push	{r7}
 8006386:	b083      	sub	sp, #12
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 800638c:	4b2b      	ldr	r3, [pc, #172]	; (800643c <HAL_PWR_ConfigPVD+0xb8>)
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	f023 020e 	bic.w	r2, r3, #14
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4928      	ldr	r1, [pc, #160]	; (800643c <HAL_PWR_ConfigPVD+0xb8>)
 800639a:	4313      	orrs	r3, r2
 800639c:	604b      	str	r3, [r1, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 800639e:	4b28      	ldr	r3, [pc, #160]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	4a27      	ldr	r2, [pc, #156]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063a8:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 80063aa:	4b25      	ldr	r3, [pc, #148]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a24      	ldr	r2, [pc, #144]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063b4:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 80063b6:	4b22      	ldr	r3, [pc, #136]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	4a21      	ldr	r2, [pc, #132]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063c0:	60d3      	str	r3, [r2, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 80063c2:	4b1f      	ldr	r3, [pc, #124]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	4a1e      	ldr	r2, [pc, #120]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063cc:	6093      	str	r3, [r2, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d005      	beq.n	80063e6 <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 80063da:	4b19      	ldr	r3, [pc, #100]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a18      	ldr	r2, [pc, #96]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063e4:	6013      	str	r3, [r2, #0]
  }

  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d005      	beq.n	80063fe <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 80063f2:	4b13      	ldr	r3, [pc, #76]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	4a12      	ldr	r2, [pc, #72]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 80063f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063fc:	6053      	str	r3, [r2, #4]
  }

  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b00      	cmp	r3, #0
 8006408:	d005      	beq.n	8006416 <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 800640a:	4b0d      	ldr	r3, [pc, #52]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	4a0c      	ldr	r2, [pc, #48]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 8006410:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006414:	6093      	str	r3, [r2, #8]
  }

  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f003 0302 	and.w	r3, r3, #2
 800641e:	2b00      	cmp	r3, #0
 8006420:	d005      	beq.n	800642e <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 8006422:	4b07      	ldr	r3, [pc, #28]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	4a06      	ldr	r2, [pc, #24]	; (8006440 <HAL_PWR_ConfigPVD+0xbc>)
 8006428:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800642c:	60d3      	str	r3, [r2, #12]
  }

  return HAL_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	40007000 	.word	0x40007000
 8006440:	40010400 	.word	0x40010400

08006444 <HAL_PWR_EnablePVD>:
/**
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 8006444:	b480      	push	{r7}
 8006446:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 8006448:	4b05      	ldr	r3, [pc, #20]	; (8006460 <HAL_PWR_EnablePVD+0x1c>)
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	4a04      	ldr	r2, [pc, #16]	; (8006460 <HAL_PWR_EnablePVD+0x1c>)
 800644e:	f043 0301 	orr.w	r3, r3, #1
 8006452:	6053      	str	r3, [r2, #4]
}
 8006454:	bf00      	nop
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	40007000 	.word	0x40007000

08006464 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006464:	b480      	push	{r7}
 8006466:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006468:	4b04      	ldr	r3, [pc, #16]	; (800647c <HAL_PWREx_GetVoltageRange+0x18>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006470:	4618      	mov	r0, r3
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	40007000 	.word	0x40007000

08006480 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800648e:	d130      	bne.n	80064f2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006490:	4b23      	ldr	r3, [pc, #140]	; (8006520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006498:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800649c:	d038      	beq.n	8006510 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800649e:	4b20      	ldr	r3, [pc, #128]	; (8006520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80064a6:	4a1e      	ldr	r2, [pc, #120]	; (8006520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80064ac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80064ae:	4b1d      	ldr	r3, [pc, #116]	; (8006524 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	2232      	movs	r2, #50	; 0x32
 80064b4:	fb02 f303 	mul.w	r3, r2, r3
 80064b8:	4a1b      	ldr	r2, [pc, #108]	; (8006528 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80064ba:	fba2 2303 	umull	r2, r3, r2, r3
 80064be:	0c9b      	lsrs	r3, r3, #18
 80064c0:	3301      	adds	r3, #1
 80064c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064c4:	e002      	b.n	80064cc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	3b01      	subs	r3, #1
 80064ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064cc:	4b14      	ldr	r3, [pc, #80]	; (8006520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064ce:	695b      	ldr	r3, [r3, #20]
 80064d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064d8:	d102      	bne.n	80064e0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1f2      	bne.n	80064c6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80064e0:	4b0f      	ldr	r3, [pc, #60]	; (8006520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064e2:	695b      	ldr	r3, [r3, #20]
 80064e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064ec:	d110      	bne.n	8006510 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e00f      	b.n	8006512 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80064f2:	4b0b      	ldr	r3, [pc, #44]	; (8006520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80064fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064fe:	d007      	beq.n	8006510 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006500:	4b07      	ldr	r3, [pc, #28]	; (8006520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006508:	4a05      	ldr	r2, [pc, #20]	; (8006520 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800650a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800650e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3714      	adds	r7, #20
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	40007000 	.word	0x40007000
 8006524:	20000094 	.word	0x20000094
 8006528:	431bde83 	.word	0x431bde83

0800652c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b088      	sub	sp, #32
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d102      	bne.n	8006540 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	f000 bc02 	b.w	8006d44 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006540:	4b96      	ldr	r3, [pc, #600]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	f003 030c 	and.w	r3, r3, #12
 8006548:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800654a:	4b94      	ldr	r3, [pc, #592]	; (800679c <HAL_RCC_OscConfig+0x270>)
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	f003 0303 	and.w	r3, r3, #3
 8006552:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0310 	and.w	r3, r3, #16
 800655c:	2b00      	cmp	r3, #0
 800655e:	f000 80e4 	beq.w	800672a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d007      	beq.n	8006578 <HAL_RCC_OscConfig+0x4c>
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	2b0c      	cmp	r3, #12
 800656c:	f040 808b 	bne.w	8006686 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	2b01      	cmp	r3, #1
 8006574:	f040 8087 	bne.w	8006686 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006578:	4b88      	ldr	r3, [pc, #544]	; (800679c <HAL_RCC_OscConfig+0x270>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 0302 	and.w	r3, r3, #2
 8006580:	2b00      	cmp	r3, #0
 8006582:	d005      	beq.n	8006590 <HAL_RCC_OscConfig+0x64>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	699b      	ldr	r3, [r3, #24]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d101      	bne.n	8006590 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e3d9      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6a1a      	ldr	r2, [r3, #32]
 8006594:	4b81      	ldr	r3, [pc, #516]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0308 	and.w	r3, r3, #8
 800659c:	2b00      	cmp	r3, #0
 800659e:	d004      	beq.n	80065aa <HAL_RCC_OscConfig+0x7e>
 80065a0:	4b7e      	ldr	r3, [pc, #504]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065a8:	e005      	b.n	80065b6 <HAL_RCC_OscConfig+0x8a>
 80065aa:	4b7c      	ldr	r3, [pc, #496]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80065ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065b0:	091b      	lsrs	r3, r3, #4
 80065b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d223      	bcs.n	8006602 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a1b      	ldr	r3, [r3, #32]
 80065be:	4618      	mov	r0, r3
 80065c0:	f000 fd8c 	bl	80070dc <RCC_SetFlashLatencyFromMSIRange>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e3ba      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80065ce:	4b73      	ldr	r3, [pc, #460]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a72      	ldr	r2, [pc, #456]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80065d4:	f043 0308 	orr.w	r3, r3, #8
 80065d8:	6013      	str	r3, [r2, #0]
 80065da:	4b70      	ldr	r3, [pc, #448]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a1b      	ldr	r3, [r3, #32]
 80065e6:	496d      	ldr	r1, [pc, #436]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80065e8:	4313      	orrs	r3, r2
 80065ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80065ec:	4b6b      	ldr	r3, [pc, #428]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	69db      	ldr	r3, [r3, #28]
 80065f8:	021b      	lsls	r3, r3, #8
 80065fa:	4968      	ldr	r1, [pc, #416]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80065fc:	4313      	orrs	r3, r2
 80065fe:	604b      	str	r3, [r1, #4]
 8006600:	e025      	b.n	800664e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006602:	4b66      	ldr	r3, [pc, #408]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a65      	ldr	r2, [pc, #404]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006608:	f043 0308 	orr.w	r3, r3, #8
 800660c:	6013      	str	r3, [r2, #0]
 800660e:	4b63      	ldr	r3, [pc, #396]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	4960      	ldr	r1, [pc, #384]	; (800679c <HAL_RCC_OscConfig+0x270>)
 800661c:	4313      	orrs	r3, r2
 800661e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006620:	4b5e      	ldr	r3, [pc, #376]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	69db      	ldr	r3, [r3, #28]
 800662c:	021b      	lsls	r3, r3, #8
 800662e:	495b      	ldr	r1, [pc, #364]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006630:	4313      	orrs	r3, r2
 8006632:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006634:	69bb      	ldr	r3, [r7, #24]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d109      	bne.n	800664e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a1b      	ldr	r3, [r3, #32]
 800663e:	4618      	mov	r0, r3
 8006640:	f000 fd4c 	bl	80070dc <RCC_SetFlashLatencyFromMSIRange>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e37a      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800664e:	f000 fc81 	bl	8006f54 <HAL_RCC_GetSysClockFreq>
 8006652:	4602      	mov	r2, r0
 8006654:	4b51      	ldr	r3, [pc, #324]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	091b      	lsrs	r3, r3, #4
 800665a:	f003 030f 	and.w	r3, r3, #15
 800665e:	4950      	ldr	r1, [pc, #320]	; (80067a0 <HAL_RCC_OscConfig+0x274>)
 8006660:	5ccb      	ldrb	r3, [r1, r3]
 8006662:	f003 031f 	and.w	r3, r3, #31
 8006666:	fa22 f303 	lsr.w	r3, r2, r3
 800666a:	4a4e      	ldr	r2, [pc, #312]	; (80067a4 <HAL_RCC_OscConfig+0x278>)
 800666c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800666e:	4b4e      	ldr	r3, [pc, #312]	; (80067a8 <HAL_RCC_OscConfig+0x27c>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4618      	mov	r0, r3
 8006674:	f7ff f832 	bl	80056dc <HAL_InitTick>
 8006678:	4603      	mov	r3, r0
 800667a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800667c:	7bfb      	ldrb	r3, [r7, #15]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d052      	beq.n	8006728 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006682:	7bfb      	ldrb	r3, [r7, #15]
 8006684:	e35e      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d032      	beq.n	80066f4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800668e:	4b43      	ldr	r3, [pc, #268]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a42      	ldr	r2, [pc, #264]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006694:	f043 0301 	orr.w	r3, r3, #1
 8006698:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800669a:	f7ff f85b 	bl	8005754 <HAL_GetTick>
 800669e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066a0:	e008      	b.n	80066b4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80066a2:	f7ff f857 	bl	8005754 <HAL_GetTick>
 80066a6:	4602      	mov	r2, r0
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	2b02      	cmp	r3, #2
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e347      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066b4:	4b39      	ldr	r3, [pc, #228]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0302 	and.w	r3, r3, #2
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d0f0      	beq.n	80066a2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066c0:	4b36      	ldr	r3, [pc, #216]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a35      	ldr	r2, [pc, #212]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80066c6:	f043 0308 	orr.w	r3, r3, #8
 80066ca:	6013      	str	r3, [r2, #0]
 80066cc:	4b33      	ldr	r3, [pc, #204]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a1b      	ldr	r3, [r3, #32]
 80066d8:	4930      	ldr	r1, [pc, #192]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80066da:	4313      	orrs	r3, r2
 80066dc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80066de:	4b2f      	ldr	r3, [pc, #188]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	021b      	lsls	r3, r3, #8
 80066ec:	492b      	ldr	r1, [pc, #172]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80066ee:	4313      	orrs	r3, r2
 80066f0:	604b      	str	r3, [r1, #4]
 80066f2:	e01a      	b.n	800672a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80066f4:	4b29      	ldr	r3, [pc, #164]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a28      	ldr	r2, [pc, #160]	; (800679c <HAL_RCC_OscConfig+0x270>)
 80066fa:	f023 0301 	bic.w	r3, r3, #1
 80066fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006700:	f7ff f828 	bl	8005754 <HAL_GetTick>
 8006704:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006706:	e008      	b.n	800671a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006708:	f7ff f824 	bl	8005754 <HAL_GetTick>
 800670c:	4602      	mov	r2, r0
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	2b02      	cmp	r3, #2
 8006714:	d901      	bls.n	800671a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e314      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800671a:	4b20      	ldr	r3, [pc, #128]	; (800679c <HAL_RCC_OscConfig+0x270>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1f0      	bne.n	8006708 <HAL_RCC_OscConfig+0x1dc>
 8006726:	e000      	b.n	800672a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006728:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d073      	beq.n	800681e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006736:	69bb      	ldr	r3, [r7, #24]
 8006738:	2b08      	cmp	r3, #8
 800673a:	d005      	beq.n	8006748 <HAL_RCC_OscConfig+0x21c>
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	2b0c      	cmp	r3, #12
 8006740:	d10e      	bne.n	8006760 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	2b03      	cmp	r3, #3
 8006746:	d10b      	bne.n	8006760 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006748:	4b14      	ldr	r3, [pc, #80]	; (800679c <HAL_RCC_OscConfig+0x270>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006750:	2b00      	cmp	r3, #0
 8006752:	d063      	beq.n	800681c <HAL_RCC_OscConfig+0x2f0>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d15f      	bne.n	800681c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e2f1      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006768:	d106      	bne.n	8006778 <HAL_RCC_OscConfig+0x24c>
 800676a:	4b0c      	ldr	r3, [pc, #48]	; (800679c <HAL_RCC_OscConfig+0x270>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a0b      	ldr	r2, [pc, #44]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006770:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006774:	6013      	str	r3, [r2, #0]
 8006776:	e025      	b.n	80067c4 <HAL_RCC_OscConfig+0x298>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006780:	d114      	bne.n	80067ac <HAL_RCC_OscConfig+0x280>
 8006782:	4b06      	ldr	r3, [pc, #24]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a05      	ldr	r2, [pc, #20]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006788:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800678c:	6013      	str	r3, [r2, #0]
 800678e:	4b03      	ldr	r3, [pc, #12]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a02      	ldr	r2, [pc, #8]	; (800679c <HAL_RCC_OscConfig+0x270>)
 8006794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006798:	6013      	str	r3, [r2, #0]
 800679a:	e013      	b.n	80067c4 <HAL_RCC_OscConfig+0x298>
 800679c:	40021000 	.word	0x40021000
 80067a0:	0800c614 	.word	0x0800c614
 80067a4:	20000094 	.word	0x20000094
 80067a8:	2000008c 	.word	0x2000008c
 80067ac:	4ba0      	ldr	r3, [pc, #640]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a9f      	ldr	r2, [pc, #636]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80067b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067b6:	6013      	str	r3, [r2, #0]
 80067b8:	4b9d      	ldr	r3, [pc, #628]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a9c      	ldr	r2, [pc, #624]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80067be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d013      	beq.n	80067f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067cc:	f7fe ffc2 	bl	8005754 <HAL_GetTick>
 80067d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067d2:	e008      	b.n	80067e6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067d4:	f7fe ffbe 	bl	8005754 <HAL_GetTick>
 80067d8:	4602      	mov	r2, r0
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	1ad3      	subs	r3, r2, r3
 80067de:	2b64      	cmp	r3, #100	; 0x64
 80067e0:	d901      	bls.n	80067e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80067e2:	2303      	movs	r3, #3
 80067e4:	e2ae      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80067e6:	4b92      	ldr	r3, [pc, #584]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d0f0      	beq.n	80067d4 <HAL_RCC_OscConfig+0x2a8>
 80067f2:	e014      	b.n	800681e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067f4:	f7fe ffae 	bl	8005754 <HAL_GetTick>
 80067f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80067fa:	e008      	b.n	800680e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067fc:	f7fe ffaa 	bl	8005754 <HAL_GetTick>
 8006800:	4602      	mov	r2, r0
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	2b64      	cmp	r3, #100	; 0x64
 8006808:	d901      	bls.n	800680e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e29a      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800680e:	4b88      	ldr	r3, [pc, #544]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006816:	2b00      	cmp	r3, #0
 8006818:	d1f0      	bne.n	80067fc <HAL_RCC_OscConfig+0x2d0>
 800681a:	e000      	b.n	800681e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800681c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 0302 	and.w	r3, r3, #2
 8006826:	2b00      	cmp	r3, #0
 8006828:	d060      	beq.n	80068ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	2b04      	cmp	r3, #4
 800682e:	d005      	beq.n	800683c <HAL_RCC_OscConfig+0x310>
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	2b0c      	cmp	r3, #12
 8006834:	d119      	bne.n	800686a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	2b02      	cmp	r3, #2
 800683a:	d116      	bne.n	800686a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800683c:	4b7c      	ldr	r3, [pc, #496]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006844:	2b00      	cmp	r3, #0
 8006846:	d005      	beq.n	8006854 <HAL_RCC_OscConfig+0x328>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d101      	bne.n	8006854 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e277      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006854:	4b76      	ldr	r3, [pc, #472]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	061b      	lsls	r3, r3, #24
 8006862:	4973      	ldr	r1, [pc, #460]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006864:	4313      	orrs	r3, r2
 8006866:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006868:	e040      	b.n	80068ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d023      	beq.n	80068ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006872:	4b6f      	ldr	r3, [pc, #444]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a6e      	ldr	r2, [pc, #440]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800687c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800687e:	f7fe ff69 	bl	8005754 <HAL_GetTick>
 8006882:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006884:	e008      	b.n	8006898 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006886:	f7fe ff65 	bl	8005754 <HAL_GetTick>
 800688a:	4602      	mov	r2, r0
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	2b02      	cmp	r3, #2
 8006892:	d901      	bls.n	8006898 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e255      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006898:	4b65      	ldr	r3, [pc, #404]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d0f0      	beq.n	8006886 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068a4:	4b62      	ldr	r3, [pc, #392]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	061b      	lsls	r3, r3, #24
 80068b2:	495f      	ldr	r1, [pc, #380]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	604b      	str	r3, [r1, #4]
 80068b8:	e018      	b.n	80068ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068ba:	4b5d      	ldr	r3, [pc, #372]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a5c      	ldr	r2, [pc, #368]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80068c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068c6:	f7fe ff45 	bl	8005754 <HAL_GetTick>
 80068ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80068cc:	e008      	b.n	80068e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068ce:	f7fe ff41 	bl	8005754 <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d901      	bls.n	80068e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e231      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80068e0:	4b53      	ldr	r3, [pc, #332]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1f0      	bne.n	80068ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f003 0308 	and.w	r3, r3, #8
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d03c      	beq.n	8006972 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	695b      	ldr	r3, [r3, #20]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d01c      	beq.n	800693a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006900:	4b4b      	ldr	r3, [pc, #300]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006902:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006906:	4a4a      	ldr	r2, [pc, #296]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006908:	f043 0301 	orr.w	r3, r3, #1
 800690c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006910:	f7fe ff20 	bl	8005754 <HAL_GetTick>
 8006914:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006916:	e008      	b.n	800692a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006918:	f7fe ff1c 	bl	8005754 <HAL_GetTick>
 800691c:	4602      	mov	r2, r0
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	1ad3      	subs	r3, r2, r3
 8006922:	2b02      	cmp	r3, #2
 8006924:	d901      	bls.n	800692a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006926:	2303      	movs	r3, #3
 8006928:	e20c      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800692a:	4b41      	ldr	r3, [pc, #260]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 800692c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006930:	f003 0302 	and.w	r3, r3, #2
 8006934:	2b00      	cmp	r3, #0
 8006936:	d0ef      	beq.n	8006918 <HAL_RCC_OscConfig+0x3ec>
 8006938:	e01b      	b.n	8006972 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800693a:	4b3d      	ldr	r3, [pc, #244]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 800693c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006940:	4a3b      	ldr	r2, [pc, #236]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006942:	f023 0301 	bic.w	r3, r3, #1
 8006946:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800694a:	f7fe ff03 	bl	8005754 <HAL_GetTick>
 800694e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006950:	e008      	b.n	8006964 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006952:	f7fe feff 	bl	8005754 <HAL_GetTick>
 8006956:	4602      	mov	r2, r0
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	1ad3      	subs	r3, r2, r3
 800695c:	2b02      	cmp	r3, #2
 800695e:	d901      	bls.n	8006964 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006960:	2303      	movs	r3, #3
 8006962:	e1ef      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006964:	4b32      	ldr	r3, [pc, #200]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006966:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800696a:	f003 0302 	and.w	r3, r3, #2
 800696e:	2b00      	cmp	r3, #0
 8006970:	d1ef      	bne.n	8006952 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 0304 	and.w	r3, r3, #4
 800697a:	2b00      	cmp	r3, #0
 800697c:	f000 80a6 	beq.w	8006acc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006980:	2300      	movs	r3, #0
 8006982:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006984:	4b2a      	ldr	r3, [pc, #168]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d10d      	bne.n	80069ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006990:	4b27      	ldr	r3, [pc, #156]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006994:	4a26      	ldr	r2, [pc, #152]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800699a:	6593      	str	r3, [r2, #88]	; 0x58
 800699c:	4b24      	ldr	r3, [pc, #144]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 800699e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069a4:	60bb      	str	r3, [r7, #8]
 80069a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069a8:	2301      	movs	r3, #1
 80069aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069ac:	4b21      	ldr	r3, [pc, #132]	; (8006a34 <HAL_RCC_OscConfig+0x508>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d118      	bne.n	80069ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80069b8:	4b1e      	ldr	r3, [pc, #120]	; (8006a34 <HAL_RCC_OscConfig+0x508>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a1d      	ldr	r2, [pc, #116]	; (8006a34 <HAL_RCC_OscConfig+0x508>)
 80069be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069c4:	f7fe fec6 	bl	8005754 <HAL_GetTick>
 80069c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069ca:	e008      	b.n	80069de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069cc:	f7fe fec2 	bl	8005754 <HAL_GetTick>
 80069d0:	4602      	mov	r2, r0
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	d901      	bls.n	80069de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	e1b2      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069de:	4b15      	ldr	r3, [pc, #84]	; (8006a34 <HAL_RCC_OscConfig+0x508>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d0f0      	beq.n	80069cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d108      	bne.n	8006a04 <HAL_RCC_OscConfig+0x4d8>
 80069f2:	4b0f      	ldr	r3, [pc, #60]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80069f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069f8:	4a0d      	ldr	r2, [pc, #52]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 80069fa:	f043 0301 	orr.w	r3, r3, #1
 80069fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a02:	e029      	b.n	8006a58 <HAL_RCC_OscConfig+0x52c>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	2b05      	cmp	r3, #5
 8006a0a:	d115      	bne.n	8006a38 <HAL_RCC_OscConfig+0x50c>
 8006a0c:	4b08      	ldr	r3, [pc, #32]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a12:	4a07      	ldr	r2, [pc, #28]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006a14:	f043 0304 	orr.w	r3, r3, #4
 8006a18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a1c:	4b04      	ldr	r3, [pc, #16]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a22:	4a03      	ldr	r2, [pc, #12]	; (8006a30 <HAL_RCC_OscConfig+0x504>)
 8006a24:	f043 0301 	orr.w	r3, r3, #1
 8006a28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a2c:	e014      	b.n	8006a58 <HAL_RCC_OscConfig+0x52c>
 8006a2e:	bf00      	nop
 8006a30:	40021000 	.word	0x40021000
 8006a34:	40007000 	.word	0x40007000
 8006a38:	4b9a      	ldr	r3, [pc, #616]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a3e:	4a99      	ldr	r2, [pc, #612]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006a40:	f023 0301 	bic.w	r3, r3, #1
 8006a44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a48:	4b96      	ldr	r3, [pc, #600]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a4e:	4a95      	ldr	r2, [pc, #596]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006a50:	f023 0304 	bic.w	r3, r3, #4
 8006a54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d016      	beq.n	8006a8e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a60:	f7fe fe78 	bl	8005754 <HAL_GetTick>
 8006a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a66:	e00a      	b.n	8006a7e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a68:	f7fe fe74 	bl	8005754 <HAL_GetTick>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d901      	bls.n	8006a7e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e162      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a7e:	4b89      	ldr	r3, [pc, #548]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0ed      	beq.n	8006a68 <HAL_RCC_OscConfig+0x53c>
 8006a8c:	e015      	b.n	8006aba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a8e:	f7fe fe61 	bl	8005754 <HAL_GetTick>
 8006a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006a94:	e00a      	b.n	8006aac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a96:	f7fe fe5d 	bl	8005754 <HAL_GetTick>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	1ad3      	subs	r3, r2, r3
 8006aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d901      	bls.n	8006aac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e14b      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006aac:	4b7d      	ldr	r3, [pc, #500]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ab2:	f003 0302 	and.w	r3, r3, #2
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1ed      	bne.n	8006a96 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006aba:	7ffb      	ldrb	r3, [r7, #31]
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d105      	bne.n	8006acc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ac0:	4b78      	ldr	r3, [pc, #480]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ac4:	4a77      	ldr	r2, [pc, #476]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006ac6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006aca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0320 	and.w	r3, r3, #32
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d03c      	beq.n	8006b52 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d01c      	beq.n	8006b1a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006ae0:	4b70      	ldr	r3, [pc, #448]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006ae2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ae6:	4a6f      	ldr	r2, [pc, #444]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006ae8:	f043 0301 	orr.w	r3, r3, #1
 8006aec:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006af0:	f7fe fe30 	bl	8005754 <HAL_GetTick>
 8006af4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006af6:	e008      	b.n	8006b0a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006af8:	f7fe fe2c 	bl	8005754 <HAL_GetTick>
 8006afc:	4602      	mov	r2, r0
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	d901      	bls.n	8006b0a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e11c      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006b0a:	4b66      	ldr	r3, [pc, #408]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006b0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b10:	f003 0302 	and.w	r3, r3, #2
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d0ef      	beq.n	8006af8 <HAL_RCC_OscConfig+0x5cc>
 8006b18:	e01b      	b.n	8006b52 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006b1a:	4b62      	ldr	r3, [pc, #392]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006b1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b20:	4a60      	ldr	r2, [pc, #384]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006b22:	f023 0301 	bic.w	r3, r3, #1
 8006b26:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b2a:	f7fe fe13 	bl	8005754 <HAL_GetTick>
 8006b2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006b30:	e008      	b.n	8006b44 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006b32:	f7fe fe0f 	bl	8005754 <HAL_GetTick>
 8006b36:	4602      	mov	r2, r0
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	d901      	bls.n	8006b44 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e0ff      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006b44:	4b57      	ldr	r3, [pc, #348]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006b46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b4a:	f003 0302 	and.w	r3, r3, #2
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d1ef      	bne.n	8006b32 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	f000 80f3 	beq.w	8006d42 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b60:	2b02      	cmp	r3, #2
 8006b62:	f040 80c9 	bne.w	8006cf8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006b66:	4b4f      	ldr	r3, [pc, #316]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006b68:	68db      	ldr	r3, [r3, #12]
 8006b6a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	f003 0203 	and.w	r2, r3, #3
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d12c      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b84:	3b01      	subs	r3, #1
 8006b86:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d123      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b96:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d11b      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d113      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bb6:	085b      	lsrs	r3, r3, #1
 8006bb8:	3b01      	subs	r3, #1
 8006bba:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d109      	bne.n	8006bd4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bca:	085b      	lsrs	r3, r3, #1
 8006bcc:	3b01      	subs	r3, #1
 8006bce:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d06b      	beq.n	8006cac <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006bd4:	69bb      	ldr	r3, [r7, #24]
 8006bd6:	2b0c      	cmp	r3, #12
 8006bd8:	d062      	beq.n	8006ca0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006bda:	4b32      	ldr	r3, [pc, #200]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d001      	beq.n	8006bea <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	e0ac      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006bea:	4b2e      	ldr	r3, [pc, #184]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a2d      	ldr	r2, [pc, #180]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006bf0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006bf4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006bf6:	f7fe fdad 	bl	8005754 <HAL_GetTick>
 8006bfa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006bfc:	e008      	b.n	8006c10 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bfe:	f7fe fda9 	bl	8005754 <HAL_GetTick>
 8006c02:	4602      	mov	r2, r0
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	1ad3      	subs	r3, r2, r3
 8006c08:	2b02      	cmp	r3, #2
 8006c0a:	d901      	bls.n	8006c10 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8006c0c:	2303      	movs	r3, #3
 8006c0e:	e099      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c10:	4b24      	ldr	r3, [pc, #144]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d1f0      	bne.n	8006bfe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c1c:	4b21      	ldr	r3, [pc, #132]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006c1e:	68da      	ldr	r2, [r3, #12]
 8006c20:	4b21      	ldr	r3, [pc, #132]	; (8006ca8 <HAL_RCC_OscConfig+0x77c>)
 8006c22:	4013      	ands	r3, r2
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006c2c:	3a01      	subs	r2, #1
 8006c2e:	0112      	lsls	r2, r2, #4
 8006c30:	4311      	orrs	r1, r2
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006c36:	0212      	lsls	r2, r2, #8
 8006c38:	4311      	orrs	r1, r2
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006c3e:	0852      	lsrs	r2, r2, #1
 8006c40:	3a01      	subs	r2, #1
 8006c42:	0552      	lsls	r2, r2, #21
 8006c44:	4311      	orrs	r1, r2
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006c4a:	0852      	lsrs	r2, r2, #1
 8006c4c:	3a01      	subs	r2, #1
 8006c4e:	0652      	lsls	r2, r2, #25
 8006c50:	4311      	orrs	r1, r2
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006c56:	06d2      	lsls	r2, r2, #27
 8006c58:	430a      	orrs	r2, r1
 8006c5a:	4912      	ldr	r1, [pc, #72]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006c60:	4b10      	ldr	r3, [pc, #64]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a0f      	ldr	r2, [pc, #60]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006c66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c6a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006c6c:	4b0d      	ldr	r3, [pc, #52]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	4a0c      	ldr	r2, [pc, #48]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006c72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c76:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006c78:	f7fe fd6c 	bl	8005754 <HAL_GetTick>
 8006c7c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c7e:	e008      	b.n	8006c92 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c80:	f7fe fd68 	bl	8005754 <HAL_GetTick>
 8006c84:	4602      	mov	r2, r0
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	d901      	bls.n	8006c92 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006c8e:	2303      	movs	r3, #3
 8006c90:	e058      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c92:	4b04      	ldr	r3, [pc, #16]	; (8006ca4 <HAL_RCC_OscConfig+0x778>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d0f0      	beq.n	8006c80 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006c9e:	e050      	b.n	8006d42 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e04f      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
 8006ca4:	40021000 	.word	0x40021000
 8006ca8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cac:	4b27      	ldr	r3, [pc, #156]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d144      	bne.n	8006d42 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006cb8:	4b24      	ldr	r3, [pc, #144]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a23      	ldr	r2, [pc, #140]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006cbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cc2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006cc4:	4b21      	ldr	r3, [pc, #132]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	4a20      	ldr	r2, [pc, #128]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006cca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006cd0:	f7fe fd40 	bl	8005754 <HAL_GetTick>
 8006cd4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cd6:	e008      	b.n	8006cea <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cd8:	f7fe fd3c 	bl	8005754 <HAL_GetTick>
 8006cdc:	4602      	mov	r2, r0
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	1ad3      	subs	r3, r2, r3
 8006ce2:	2b02      	cmp	r3, #2
 8006ce4:	d901      	bls.n	8006cea <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	e02c      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cea:	4b18      	ldr	r3, [pc, #96]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d0f0      	beq.n	8006cd8 <HAL_RCC_OscConfig+0x7ac>
 8006cf6:	e024      	b.n	8006d42 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	2b0c      	cmp	r3, #12
 8006cfc:	d01f      	beq.n	8006d3e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cfe:	4b13      	ldr	r3, [pc, #76]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a12      	ldr	r2, [pc, #72]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006d04:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d0a:	f7fe fd23 	bl	8005754 <HAL_GetTick>
 8006d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d10:	e008      	b.n	8006d24 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d12:	f7fe fd1f 	bl	8005754 <HAL_GetTick>
 8006d16:	4602      	mov	r2, r0
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	1ad3      	subs	r3, r2, r3
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d901      	bls.n	8006d24 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8006d20:	2303      	movs	r3, #3
 8006d22:	e00f      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d24:	4b09      	ldr	r3, [pc, #36]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d1f0      	bne.n	8006d12 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006d30:	4b06      	ldr	r3, [pc, #24]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006d32:	68da      	ldr	r2, [r3, #12]
 8006d34:	4905      	ldr	r1, [pc, #20]	; (8006d4c <HAL_RCC_OscConfig+0x820>)
 8006d36:	4b06      	ldr	r3, [pc, #24]	; (8006d50 <HAL_RCC_OscConfig+0x824>)
 8006d38:	4013      	ands	r3, r2
 8006d3a:	60cb      	str	r3, [r1, #12]
 8006d3c:	e001      	b.n	8006d42 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e000      	b.n	8006d44 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3720      	adds	r7, #32
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	40021000 	.word	0x40021000
 8006d50:	feeefffc 	.word	0xfeeefffc

08006d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d101      	bne.n	8006d68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e0e7      	b.n	8006f38 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d68:	4b75      	ldr	r3, [pc, #468]	; (8006f40 <HAL_RCC_ClockConfig+0x1ec>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 0307 	and.w	r3, r3, #7
 8006d70:	683a      	ldr	r2, [r7, #0]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d910      	bls.n	8006d98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d76:	4b72      	ldr	r3, [pc, #456]	; (8006f40 <HAL_RCC_ClockConfig+0x1ec>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f023 0207 	bic.w	r2, r3, #7
 8006d7e:	4970      	ldr	r1, [pc, #448]	; (8006f40 <HAL_RCC_ClockConfig+0x1ec>)
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d86:	4b6e      	ldr	r3, [pc, #440]	; (8006f40 <HAL_RCC_ClockConfig+0x1ec>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 0307 	and.w	r3, r3, #7
 8006d8e:	683a      	ldr	r2, [r7, #0]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d001      	beq.n	8006d98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	e0cf      	b.n	8006f38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f003 0302 	and.w	r3, r3, #2
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d010      	beq.n	8006dc6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	689a      	ldr	r2, [r3, #8]
 8006da8:	4b66      	ldr	r3, [pc, #408]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d908      	bls.n	8006dc6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006db4:	4b63      	ldr	r3, [pc, #396]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	4960      	ldr	r1, [pc, #384]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 0301 	and.w	r3, r3, #1
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d04c      	beq.n	8006e6c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	2b03      	cmp	r3, #3
 8006dd8:	d107      	bne.n	8006dea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dda:	4b5a      	ldr	r3, [pc, #360]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d121      	bne.n	8006e2a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e0a6      	b.n	8006f38 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	2b02      	cmp	r3, #2
 8006df0:	d107      	bne.n	8006e02 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006df2:	4b54      	ldr	r3, [pc, #336]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d115      	bne.n	8006e2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e09a      	b.n	8006f38 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d107      	bne.n	8006e1a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006e0a:	4b4e      	ldr	r3, [pc, #312]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0302 	and.w	r3, r3, #2
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d109      	bne.n	8006e2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e08e      	b.n	8006f38 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e1a:	4b4a      	ldr	r3, [pc, #296]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d101      	bne.n	8006e2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e086      	b.n	8006f38 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006e2a:	4b46      	ldr	r3, [pc, #280]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	f023 0203 	bic.w	r2, r3, #3
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	4943      	ldr	r1, [pc, #268]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e3c:	f7fe fc8a 	bl	8005754 <HAL_GetTick>
 8006e40:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e42:	e00a      	b.n	8006e5a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e44:	f7fe fc86 	bl	8005754 <HAL_GetTick>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	1ad3      	subs	r3, r2, r3
 8006e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d901      	bls.n	8006e5a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e06e      	b.n	8006f38 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e5a:	4b3a      	ldr	r3, [pc, #232]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f003 020c 	and.w	r2, r3, #12
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d1eb      	bne.n	8006e44 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0302 	and.w	r3, r3, #2
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d010      	beq.n	8006e9a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	689a      	ldr	r2, [r3, #8]
 8006e7c:	4b31      	ldr	r3, [pc, #196]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d208      	bcs.n	8006e9a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e88:	4b2e      	ldr	r3, [pc, #184]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	492b      	ldr	r1, [pc, #172]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006e96:	4313      	orrs	r3, r2
 8006e98:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e9a:	4b29      	ldr	r3, [pc, #164]	; (8006f40 <HAL_RCC_ClockConfig+0x1ec>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0307 	and.w	r3, r3, #7
 8006ea2:	683a      	ldr	r2, [r7, #0]
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d210      	bcs.n	8006eca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ea8:	4b25      	ldr	r3, [pc, #148]	; (8006f40 <HAL_RCC_ClockConfig+0x1ec>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f023 0207 	bic.w	r2, r3, #7
 8006eb0:	4923      	ldr	r1, [pc, #140]	; (8006f40 <HAL_RCC_ClockConfig+0x1ec>)
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eb8:	4b21      	ldr	r3, [pc, #132]	; (8006f40 <HAL_RCC_ClockConfig+0x1ec>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 0307 	and.w	r3, r3, #7
 8006ec0:	683a      	ldr	r2, [r7, #0]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d001      	beq.n	8006eca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e036      	b.n	8006f38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f003 0304 	and.w	r3, r3, #4
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d008      	beq.n	8006ee8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ed6:	4b1b      	ldr	r3, [pc, #108]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	4918      	ldr	r1, [pc, #96]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0308 	and.w	r3, r3, #8
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d009      	beq.n	8006f08 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ef4:	4b13      	ldr	r3, [pc, #76]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	691b      	ldr	r3, [r3, #16]
 8006f00:	00db      	lsls	r3, r3, #3
 8006f02:	4910      	ldr	r1, [pc, #64]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006f04:	4313      	orrs	r3, r2
 8006f06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006f08:	f000 f824 	bl	8006f54 <HAL_RCC_GetSysClockFreq>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	4b0d      	ldr	r3, [pc, #52]	; (8006f44 <HAL_RCC_ClockConfig+0x1f0>)
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	091b      	lsrs	r3, r3, #4
 8006f14:	f003 030f 	and.w	r3, r3, #15
 8006f18:	490b      	ldr	r1, [pc, #44]	; (8006f48 <HAL_RCC_ClockConfig+0x1f4>)
 8006f1a:	5ccb      	ldrb	r3, [r1, r3]
 8006f1c:	f003 031f 	and.w	r3, r3, #31
 8006f20:	fa22 f303 	lsr.w	r3, r2, r3
 8006f24:	4a09      	ldr	r2, [pc, #36]	; (8006f4c <HAL_RCC_ClockConfig+0x1f8>)
 8006f26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006f28:	4b09      	ldr	r3, [pc, #36]	; (8006f50 <HAL_RCC_ClockConfig+0x1fc>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f7fe fbd5 	bl	80056dc <HAL_InitTick>
 8006f32:	4603      	mov	r3, r0
 8006f34:	72fb      	strb	r3, [r7, #11]

  return status;
 8006f36:	7afb      	ldrb	r3, [r7, #11]
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3710      	adds	r7, #16
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	40022000 	.word	0x40022000
 8006f44:	40021000 	.word	0x40021000
 8006f48:	0800c614 	.word	0x0800c614
 8006f4c:	20000094 	.word	0x20000094
 8006f50:	2000008c 	.word	0x2000008c

08006f54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b089      	sub	sp, #36	; 0x24
 8006f58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	61fb      	str	r3, [r7, #28]
 8006f5e:	2300      	movs	r3, #0
 8006f60:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f62:	4b3e      	ldr	r3, [pc, #248]	; (800705c <HAL_RCC_GetSysClockFreq+0x108>)
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	f003 030c 	and.w	r3, r3, #12
 8006f6a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f6c:	4b3b      	ldr	r3, [pc, #236]	; (800705c <HAL_RCC_GetSysClockFreq+0x108>)
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	f003 0303 	and.w	r3, r3, #3
 8006f74:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d005      	beq.n	8006f88 <HAL_RCC_GetSysClockFreq+0x34>
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	2b0c      	cmp	r3, #12
 8006f80:	d121      	bne.n	8006fc6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d11e      	bne.n	8006fc6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006f88:	4b34      	ldr	r3, [pc, #208]	; (800705c <HAL_RCC_GetSysClockFreq+0x108>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f003 0308 	and.w	r3, r3, #8
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d107      	bne.n	8006fa4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006f94:	4b31      	ldr	r3, [pc, #196]	; (800705c <HAL_RCC_GetSysClockFreq+0x108>)
 8006f96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f9a:	0a1b      	lsrs	r3, r3, #8
 8006f9c:	f003 030f 	and.w	r3, r3, #15
 8006fa0:	61fb      	str	r3, [r7, #28]
 8006fa2:	e005      	b.n	8006fb0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006fa4:	4b2d      	ldr	r3, [pc, #180]	; (800705c <HAL_RCC_GetSysClockFreq+0x108>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	091b      	lsrs	r3, r3, #4
 8006faa:	f003 030f 	and.w	r3, r3, #15
 8006fae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006fb0:	4a2b      	ldr	r2, [pc, #172]	; (8007060 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006fb2:	69fb      	ldr	r3, [r7, #28]
 8006fb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fb8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d10d      	bne.n	8006fdc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006fc0:	69fb      	ldr	r3, [r7, #28]
 8006fc2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006fc4:	e00a      	b.n	8006fdc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	2b04      	cmp	r3, #4
 8006fca:	d102      	bne.n	8006fd2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006fcc:	4b25      	ldr	r3, [pc, #148]	; (8007064 <HAL_RCC_GetSysClockFreq+0x110>)
 8006fce:	61bb      	str	r3, [r7, #24]
 8006fd0:	e004      	b.n	8006fdc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	2b08      	cmp	r3, #8
 8006fd6:	d101      	bne.n	8006fdc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006fd8:	4b23      	ldr	r3, [pc, #140]	; (8007068 <HAL_RCC_GetSysClockFreq+0x114>)
 8006fda:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	2b0c      	cmp	r3, #12
 8006fe0:	d134      	bne.n	800704c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006fe2:	4b1e      	ldr	r3, [pc, #120]	; (800705c <HAL_RCC_GetSysClockFreq+0x108>)
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	f003 0303 	and.w	r3, r3, #3
 8006fea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	d003      	beq.n	8006ffa <HAL_RCC_GetSysClockFreq+0xa6>
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	2b03      	cmp	r3, #3
 8006ff6:	d003      	beq.n	8007000 <HAL_RCC_GetSysClockFreq+0xac>
 8006ff8:	e005      	b.n	8007006 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006ffa:	4b1a      	ldr	r3, [pc, #104]	; (8007064 <HAL_RCC_GetSysClockFreq+0x110>)
 8006ffc:	617b      	str	r3, [r7, #20]
      break;
 8006ffe:	e005      	b.n	800700c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007000:	4b19      	ldr	r3, [pc, #100]	; (8007068 <HAL_RCC_GetSysClockFreq+0x114>)
 8007002:	617b      	str	r3, [r7, #20]
      break;
 8007004:	e002      	b.n	800700c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007006:	69fb      	ldr	r3, [r7, #28]
 8007008:	617b      	str	r3, [r7, #20]
      break;
 800700a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800700c:	4b13      	ldr	r3, [pc, #76]	; (800705c <HAL_RCC_GetSysClockFreq+0x108>)
 800700e:	68db      	ldr	r3, [r3, #12]
 8007010:	091b      	lsrs	r3, r3, #4
 8007012:	f003 0307 	and.w	r3, r3, #7
 8007016:	3301      	adds	r3, #1
 8007018:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800701a:	4b10      	ldr	r3, [pc, #64]	; (800705c <HAL_RCC_GetSysClockFreq+0x108>)
 800701c:	68db      	ldr	r3, [r3, #12]
 800701e:	0a1b      	lsrs	r3, r3, #8
 8007020:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007024:	697a      	ldr	r2, [r7, #20]
 8007026:	fb03 f202 	mul.w	r2, r3, r2
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007030:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007032:	4b0a      	ldr	r3, [pc, #40]	; (800705c <HAL_RCC_GetSysClockFreq+0x108>)
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	0e5b      	lsrs	r3, r3, #25
 8007038:	f003 0303 	and.w	r3, r3, #3
 800703c:	3301      	adds	r3, #1
 800703e:	005b      	lsls	r3, r3, #1
 8007040:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007042:	697a      	ldr	r2, [r7, #20]
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	fbb2 f3f3 	udiv	r3, r2, r3
 800704a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800704c:	69bb      	ldr	r3, [r7, #24]
}
 800704e:	4618      	mov	r0, r3
 8007050:	3724      	adds	r7, #36	; 0x24
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	40021000 	.word	0x40021000
 8007060:	0800c62c 	.word	0x0800c62c
 8007064:	00f42400 	.word	0x00f42400
 8007068:	02dc6c00 	.word	0x02dc6c00

0800706c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800706c:	b480      	push	{r7}
 800706e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007070:	4b03      	ldr	r3, [pc, #12]	; (8007080 <HAL_RCC_GetHCLKFreq+0x14>)
 8007072:	681b      	ldr	r3, [r3, #0]
}
 8007074:	4618      	mov	r0, r3
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop
 8007080:	20000094 	.word	0x20000094

08007084 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007088:	f7ff fff0 	bl	800706c <HAL_RCC_GetHCLKFreq>
 800708c:	4602      	mov	r2, r0
 800708e:	4b06      	ldr	r3, [pc, #24]	; (80070a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	0a1b      	lsrs	r3, r3, #8
 8007094:	f003 0307 	and.w	r3, r3, #7
 8007098:	4904      	ldr	r1, [pc, #16]	; (80070ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800709a:	5ccb      	ldrb	r3, [r1, r3]
 800709c:	f003 031f 	and.w	r3, r3, #31
 80070a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	40021000 	.word	0x40021000
 80070ac:	0800c624 	.word	0x0800c624

080070b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80070b4:	f7ff ffda 	bl	800706c <HAL_RCC_GetHCLKFreq>
 80070b8:	4602      	mov	r2, r0
 80070ba:	4b06      	ldr	r3, [pc, #24]	; (80070d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	0adb      	lsrs	r3, r3, #11
 80070c0:	f003 0307 	and.w	r3, r3, #7
 80070c4:	4904      	ldr	r1, [pc, #16]	; (80070d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80070c6:	5ccb      	ldrb	r3, [r1, r3]
 80070c8:	f003 031f 	and.w	r3, r3, #31
 80070cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	bd80      	pop	{r7, pc}
 80070d4:	40021000 	.word	0x40021000
 80070d8:	0800c624 	.word	0x0800c624

080070dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b086      	sub	sp, #24
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80070e4:	2300      	movs	r3, #0
 80070e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80070e8:	4b2a      	ldr	r3, [pc, #168]	; (8007194 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d003      	beq.n	80070fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80070f4:	f7ff f9b6 	bl	8006464 <HAL_PWREx_GetVoltageRange>
 80070f8:	6178      	str	r0, [r7, #20]
 80070fa:	e014      	b.n	8007126 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80070fc:	4b25      	ldr	r3, [pc, #148]	; (8007194 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007100:	4a24      	ldr	r2, [pc, #144]	; (8007194 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007102:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007106:	6593      	str	r3, [r2, #88]	; 0x58
 8007108:	4b22      	ldr	r3, [pc, #136]	; (8007194 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800710a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800710c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007110:	60fb      	str	r3, [r7, #12]
 8007112:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007114:	f7ff f9a6 	bl	8006464 <HAL_PWREx_GetVoltageRange>
 8007118:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800711a:	4b1e      	ldr	r3, [pc, #120]	; (8007194 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800711c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800711e:	4a1d      	ldr	r2, [pc, #116]	; (8007194 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007120:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007124:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800712c:	d10b      	bne.n	8007146 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b80      	cmp	r3, #128	; 0x80
 8007132:	d919      	bls.n	8007168 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2ba0      	cmp	r3, #160	; 0xa0
 8007138:	d902      	bls.n	8007140 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800713a:	2302      	movs	r3, #2
 800713c:	613b      	str	r3, [r7, #16]
 800713e:	e013      	b.n	8007168 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007140:	2301      	movs	r3, #1
 8007142:	613b      	str	r3, [r7, #16]
 8007144:	e010      	b.n	8007168 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2b80      	cmp	r3, #128	; 0x80
 800714a:	d902      	bls.n	8007152 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800714c:	2303      	movs	r3, #3
 800714e:	613b      	str	r3, [r7, #16]
 8007150:	e00a      	b.n	8007168 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2b80      	cmp	r3, #128	; 0x80
 8007156:	d102      	bne.n	800715e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007158:	2302      	movs	r3, #2
 800715a:	613b      	str	r3, [r7, #16]
 800715c:	e004      	b.n	8007168 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2b70      	cmp	r3, #112	; 0x70
 8007162:	d101      	bne.n	8007168 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007164:	2301      	movs	r3, #1
 8007166:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007168:	4b0b      	ldr	r3, [pc, #44]	; (8007198 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f023 0207 	bic.w	r2, r3, #7
 8007170:	4909      	ldr	r1, [pc, #36]	; (8007198 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	4313      	orrs	r3, r2
 8007176:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007178:	4b07      	ldr	r3, [pc, #28]	; (8007198 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0307 	and.w	r3, r3, #7
 8007180:	693a      	ldr	r2, [r7, #16]
 8007182:	429a      	cmp	r2, r3
 8007184:	d001      	beq.n	800718a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e000      	b.n	800718c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3718      	adds	r7, #24
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	40021000 	.word	0x40021000
 8007198:	40022000 	.word	0x40022000

0800719c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b086      	sub	sp, #24
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80071a4:	2300      	movs	r3, #0
 80071a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80071a8:	2300      	movs	r3, #0
 80071aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d031      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071bc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80071c0:	d01a      	beq.n	80071f8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80071c2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80071c6:	d814      	bhi.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d009      	beq.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80071cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80071d0:	d10f      	bne.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80071d2:	4b5d      	ldr	r3, [pc, #372]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	4a5c      	ldr	r2, [pc, #368]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80071d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071dc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071de:	e00c      	b.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	3304      	adds	r3, #4
 80071e4:	2100      	movs	r1, #0
 80071e6:	4618      	mov	r0, r3
 80071e8:	f000 f9f0 	bl	80075cc <RCCEx_PLLSAI1_Config>
 80071ec:	4603      	mov	r3, r0
 80071ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071f0:	e003      	b.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	74fb      	strb	r3, [r7, #19]
      break;
 80071f6:	e000      	b.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80071f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071fa:	7cfb      	ldrb	r3, [r7, #19]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d10b      	bne.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007200:	4b51      	ldr	r3, [pc, #324]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007206:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800720e:	494e      	ldr	r1, [pc, #312]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007210:	4313      	orrs	r3, r2
 8007212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007216:	e001      	b.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007218:	7cfb      	ldrb	r3, [r7, #19]
 800721a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007224:	2b00      	cmp	r3, #0
 8007226:	f000 809e 	beq.w	8007366 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800722a:	2300      	movs	r3, #0
 800722c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800722e:	4b46      	ldr	r3, [pc, #280]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d101      	bne.n	800723e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800723a:	2301      	movs	r3, #1
 800723c:	e000      	b.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800723e:	2300      	movs	r3, #0
 8007240:	2b00      	cmp	r3, #0
 8007242:	d00d      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007244:	4b40      	ldr	r3, [pc, #256]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007248:	4a3f      	ldr	r2, [pc, #252]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800724a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800724e:	6593      	str	r3, [r2, #88]	; 0x58
 8007250:	4b3d      	ldr	r3, [pc, #244]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007254:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007258:	60bb      	str	r3, [r7, #8]
 800725a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800725c:	2301      	movs	r3, #1
 800725e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007260:	4b3a      	ldr	r3, [pc, #232]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a39      	ldr	r2, [pc, #228]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007266:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800726a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800726c:	f7fe fa72 	bl	8005754 <HAL_GetTick>
 8007270:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007272:	e009      	b.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007274:	f7fe fa6e 	bl	8005754 <HAL_GetTick>
 8007278:	4602      	mov	r2, r0
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	1ad3      	subs	r3, r2, r3
 800727e:	2b02      	cmp	r3, #2
 8007280:	d902      	bls.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	74fb      	strb	r3, [r7, #19]
        break;
 8007286:	e005      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007288:	4b30      	ldr	r3, [pc, #192]	; (800734c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007290:	2b00      	cmp	r3, #0
 8007292:	d0ef      	beq.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007294:	7cfb      	ldrb	r3, [r7, #19]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d15a      	bne.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800729a:	4b2b      	ldr	r3, [pc, #172]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800729c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072a4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d01e      	beq.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072b0:	697a      	ldr	r2, [r7, #20]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d019      	beq.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80072b6:	4b24      	ldr	r3, [pc, #144]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072c0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80072c2:	4b21      	ldr	r3, [pc, #132]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072c8:	4a1f      	ldr	r2, [pc, #124]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80072d2:	4b1d      	ldr	r3, [pc, #116]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072d8:	4a1b      	ldr	r2, [pc, #108]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80072e2:	4a19      	ldr	r2, [pc, #100]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	f003 0301 	and.w	r3, r3, #1
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d016      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f4:	f7fe fa2e 	bl	8005754 <HAL_GetTick>
 80072f8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80072fa:	e00b      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072fc:	f7fe fa2a 	bl	8005754 <HAL_GetTick>
 8007300:	4602      	mov	r2, r0
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	1ad3      	subs	r3, r2, r3
 8007306:	f241 3288 	movw	r2, #5000	; 0x1388
 800730a:	4293      	cmp	r3, r2
 800730c:	d902      	bls.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800730e:	2303      	movs	r3, #3
 8007310:	74fb      	strb	r3, [r7, #19]
            break;
 8007312:	e006      	b.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007314:	4b0c      	ldr	r3, [pc, #48]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800731a:	f003 0302 	and.w	r3, r3, #2
 800731e:	2b00      	cmp	r3, #0
 8007320:	d0ec      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8007322:	7cfb      	ldrb	r3, [r7, #19]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d10b      	bne.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007328:	4b07      	ldr	r3, [pc, #28]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800732a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800732e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007336:	4904      	ldr	r1, [pc, #16]	; (8007348 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007338:	4313      	orrs	r3, r2
 800733a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800733e:	e009      	b.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007340:	7cfb      	ldrb	r3, [r7, #19]
 8007342:	74bb      	strb	r3, [r7, #18]
 8007344:	e006      	b.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8007346:	bf00      	nop
 8007348:	40021000 	.word	0x40021000
 800734c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007350:	7cfb      	ldrb	r3, [r7, #19]
 8007352:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007354:	7c7b      	ldrb	r3, [r7, #17]
 8007356:	2b01      	cmp	r3, #1
 8007358:	d105      	bne.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800735a:	4b9b      	ldr	r3, [pc, #620]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800735c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800735e:	4a9a      	ldr	r2, [pc, #616]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007360:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007364:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f003 0301 	and.w	r3, r3, #1
 800736e:	2b00      	cmp	r3, #0
 8007370:	d00a      	beq.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007372:	4b95      	ldr	r3, [pc, #596]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007374:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007378:	f023 0203 	bic.w	r2, r3, #3
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6a1b      	ldr	r3, [r3, #32]
 8007380:	4991      	ldr	r1, [pc, #580]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007382:	4313      	orrs	r3, r2
 8007384:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f003 0302 	and.w	r3, r3, #2
 8007390:	2b00      	cmp	r3, #0
 8007392:	d00a      	beq.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007394:	4b8c      	ldr	r3, [pc, #560]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800739a:	f023 020c 	bic.w	r2, r3, #12
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a2:	4989      	ldr	r1, [pc, #548]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80073a4:	4313      	orrs	r3, r2
 80073a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f003 0304 	and.w	r3, r3, #4
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d00a      	beq.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073b6:	4b84      	ldr	r3, [pc, #528]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80073b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c4:	4980      	ldr	r1, [pc, #512]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80073c6:	4313      	orrs	r3, r2
 80073c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f003 0320 	and.w	r3, r3, #32
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00a      	beq.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80073d8:	4b7b      	ldr	r3, [pc, #492]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80073da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e6:	4978      	ldr	r1, [pc, #480]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80073e8:	4313      	orrs	r3, r2
 80073ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d00a      	beq.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80073fa:	4b73      	ldr	r3, [pc, #460]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80073fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007400:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007408:	496f      	ldr	r1, [pc, #444]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800740a:	4313      	orrs	r3, r2
 800740c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007418:	2b00      	cmp	r3, #0
 800741a:	d00a      	beq.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800741c:	4b6a      	ldr	r3, [pc, #424]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800741e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007422:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742a:	4967      	ldr	r1, [pc, #412]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800742c:	4313      	orrs	r3, r2
 800742e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00a      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800743e:	4b62      	ldr	r3, [pc, #392]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007444:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800744c:	495e      	ldr	r1, [pc, #376]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800744e:	4313      	orrs	r3, r2
 8007450:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00a      	beq.n	8007476 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007460:	4b59      	ldr	r3, [pc, #356]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007466:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800746e:	4956      	ldr	r1, [pc, #344]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007470:	4313      	orrs	r3, r2
 8007472:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00a      	beq.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007482:	4b51      	ldr	r3, [pc, #324]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007484:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007488:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007490:	494d      	ldr	r1, [pc, #308]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007492:	4313      	orrs	r3, r2
 8007494:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d028      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80074a4:	4b48      	ldr	r3, [pc, #288]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80074a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074b2:	4945      	ldr	r1, [pc, #276]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80074b4:	4313      	orrs	r3, r2
 80074b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80074c2:	d106      	bne.n	80074d2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074c4:	4b40      	ldr	r3, [pc, #256]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	4a3f      	ldr	r2, [pc, #252]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80074ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80074ce:	60d3      	str	r3, [r2, #12]
 80074d0:	e011      	b.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80074da:	d10c      	bne.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	3304      	adds	r3, #4
 80074e0:	2101      	movs	r1, #1
 80074e2:	4618      	mov	r0, r3
 80074e4:	f000 f872 	bl	80075cc <RCCEx_PLLSAI1_Config>
 80074e8:	4603      	mov	r3, r0
 80074ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80074ec:	7cfb      	ldrb	r3, [r7, #19]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d001      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 80074f2:	7cfb      	ldrb	r3, [r7, #19]
 80074f4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d028      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007502:	4b31      	ldr	r3, [pc, #196]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007504:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007508:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007510:	492d      	ldr	r1, [pc, #180]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007512:	4313      	orrs	r3, r2
 8007514:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800751c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007520:	d106      	bne.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007522:	4b29      	ldr	r3, [pc, #164]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007524:	68db      	ldr	r3, [r3, #12]
 8007526:	4a28      	ldr	r2, [pc, #160]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800752c:	60d3      	str	r3, [r2, #12]
 800752e:	e011      	b.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007534:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007538:	d10c      	bne.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	3304      	adds	r3, #4
 800753e:	2101      	movs	r1, #1
 8007540:	4618      	mov	r0, r3
 8007542:	f000 f843 	bl	80075cc <RCCEx_PLLSAI1_Config>
 8007546:	4603      	mov	r3, r0
 8007548:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800754a:	7cfb      	ldrb	r3, [r7, #19]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d001      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8007550:	7cfb      	ldrb	r3, [r7, #19]
 8007552:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800755c:	2b00      	cmp	r3, #0
 800755e:	d01c      	beq.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007560:	4b19      	ldr	r3, [pc, #100]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007566:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800756e:	4916      	ldr	r1, [pc, #88]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8007570:	4313      	orrs	r3, r2
 8007572:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800757a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800757e:	d10c      	bne.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	3304      	adds	r3, #4
 8007584:	2102      	movs	r1, #2
 8007586:	4618      	mov	r0, r3
 8007588:	f000 f820 	bl	80075cc <RCCEx_PLLSAI1_Config>
 800758c:	4603      	mov	r3, r0
 800758e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007590:	7cfb      	ldrb	r3, [r7, #19]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d001      	beq.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 8007596:	7cfb      	ldrb	r3, [r7, #19]
 8007598:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d00a      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80075a6:	4b08      	ldr	r3, [pc, #32]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80075a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ac:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075b4:	4904      	ldr	r1, [pc, #16]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80075b6:	4313      	orrs	r3, r2
 80075b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80075bc:	7cbb      	ldrb	r3, [r7, #18]
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3718      	adds	r7, #24
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	40021000 	.word	0x40021000

080075cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075d6:	2300      	movs	r3, #0
 80075d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80075da:	4b74      	ldr	r3, [pc, #464]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	f003 0303 	and.w	r3, r3, #3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d018      	beq.n	8007618 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80075e6:	4b71      	ldr	r3, [pc, #452]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80075e8:	68db      	ldr	r3, [r3, #12]
 80075ea:	f003 0203 	and.w	r2, r3, #3
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d10d      	bne.n	8007612 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
       ||
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d009      	beq.n	8007612 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80075fe:	4b6b      	ldr	r3, [pc, #428]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007600:	68db      	ldr	r3, [r3, #12]
 8007602:	091b      	lsrs	r3, r3, #4
 8007604:	f003 0307 	and.w	r3, r3, #7
 8007608:	1c5a      	adds	r2, r3, #1
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	685b      	ldr	r3, [r3, #4]
       ||
 800760e:	429a      	cmp	r2, r3
 8007610:	d047      	beq.n	80076a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	73fb      	strb	r3, [r7, #15]
 8007616:	e044      	b.n	80076a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	2b03      	cmp	r3, #3
 800761e:	d018      	beq.n	8007652 <RCCEx_PLLSAI1_Config+0x86>
 8007620:	2b03      	cmp	r3, #3
 8007622:	d825      	bhi.n	8007670 <RCCEx_PLLSAI1_Config+0xa4>
 8007624:	2b01      	cmp	r3, #1
 8007626:	d002      	beq.n	800762e <RCCEx_PLLSAI1_Config+0x62>
 8007628:	2b02      	cmp	r3, #2
 800762a:	d009      	beq.n	8007640 <RCCEx_PLLSAI1_Config+0x74>
 800762c:	e020      	b.n	8007670 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800762e:	4b5f      	ldr	r3, [pc, #380]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f003 0302 	and.w	r3, r3, #2
 8007636:	2b00      	cmp	r3, #0
 8007638:	d11d      	bne.n	8007676 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800763e:	e01a      	b.n	8007676 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007640:	4b5a      	ldr	r3, [pc, #360]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007648:	2b00      	cmp	r3, #0
 800764a:	d116      	bne.n	800767a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007650:	e013      	b.n	800767a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007652:	4b56      	ldr	r3, [pc, #344]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d10f      	bne.n	800767e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800765e:	4b53      	ldr	r3, [pc, #332]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007666:	2b00      	cmp	r3, #0
 8007668:	d109      	bne.n	800767e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800766e:	e006      	b.n	800767e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	73fb      	strb	r3, [r7, #15]
      break;
 8007674:	e004      	b.n	8007680 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007676:	bf00      	nop
 8007678:	e002      	b.n	8007680 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800767a:	bf00      	nop
 800767c:	e000      	b.n	8007680 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800767e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007680:	7bfb      	ldrb	r3, [r7, #15]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d10d      	bne.n	80076a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007686:	4b49      	ldr	r3, [pc, #292]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6819      	ldr	r1, [r3, #0]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	3b01      	subs	r3, #1
 8007698:	011b      	lsls	r3, r3, #4
 800769a:	430b      	orrs	r3, r1
 800769c:	4943      	ldr	r1, [pc, #268]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 800769e:	4313      	orrs	r3, r2
 80076a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80076a2:	7bfb      	ldrb	r3, [r7, #15]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d17c      	bne.n	80077a2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80076a8:	4b40      	ldr	r3, [pc, #256]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a3f      	ldr	r2, [pc, #252]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80076ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80076b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80076b4:	f7fe f84e 	bl	8005754 <HAL_GetTick>
 80076b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80076ba:	e009      	b.n	80076d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80076bc:	f7fe f84a 	bl	8005754 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d902      	bls.n	80076d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	73fb      	strb	r3, [r7, #15]
        break;
 80076ce:	e005      	b.n	80076dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80076d0:	4b36      	ldr	r3, [pc, #216]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d1ef      	bne.n	80076bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80076dc:	7bfb      	ldrb	r3, [r7, #15]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d15f      	bne.n	80077a2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d110      	bne.n	800770a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80076e8:	4b30      	ldr	r3, [pc, #192]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 80076ea:	691b      	ldr	r3, [r3, #16]
 80076ec:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80076f0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	6892      	ldr	r2, [r2, #8]
 80076f8:	0211      	lsls	r1, r2, #8
 80076fa:	687a      	ldr	r2, [r7, #4]
 80076fc:	68d2      	ldr	r2, [r2, #12]
 80076fe:	06d2      	lsls	r2, r2, #27
 8007700:	430a      	orrs	r2, r1
 8007702:	492a      	ldr	r1, [pc, #168]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007704:	4313      	orrs	r3, r2
 8007706:	610b      	str	r3, [r1, #16]
 8007708:	e027      	b.n	800775a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	2b01      	cmp	r3, #1
 800770e:	d112      	bne.n	8007736 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007710:	4b26      	ldr	r3, [pc, #152]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007712:	691b      	ldr	r3, [r3, #16]
 8007714:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007718:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	6892      	ldr	r2, [r2, #8]
 8007720:	0211      	lsls	r1, r2, #8
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	6912      	ldr	r2, [r2, #16]
 8007726:	0852      	lsrs	r2, r2, #1
 8007728:	3a01      	subs	r2, #1
 800772a:	0552      	lsls	r2, r2, #21
 800772c:	430a      	orrs	r2, r1
 800772e:	491f      	ldr	r1, [pc, #124]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007730:	4313      	orrs	r3, r2
 8007732:	610b      	str	r3, [r1, #16]
 8007734:	e011      	b.n	800775a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007736:	4b1d      	ldr	r3, [pc, #116]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800773e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	6892      	ldr	r2, [r2, #8]
 8007746:	0211      	lsls	r1, r2, #8
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	6952      	ldr	r2, [r2, #20]
 800774c:	0852      	lsrs	r2, r2, #1
 800774e:	3a01      	subs	r2, #1
 8007750:	0652      	lsls	r2, r2, #25
 8007752:	430a      	orrs	r2, r1
 8007754:	4915      	ldr	r1, [pc, #84]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007756:	4313      	orrs	r3, r2
 8007758:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800775a:	4b14      	ldr	r3, [pc, #80]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a13      	ldr	r2, [pc, #76]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007760:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007764:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007766:	f7fd fff5 	bl	8005754 <HAL_GetTick>
 800776a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800776c:	e009      	b.n	8007782 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800776e:	f7fd fff1 	bl	8005754 <HAL_GetTick>
 8007772:	4602      	mov	r2, r0
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	1ad3      	subs	r3, r2, r3
 8007778:	2b02      	cmp	r3, #2
 800777a:	d902      	bls.n	8007782 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	73fb      	strb	r3, [r7, #15]
          break;
 8007780:	e005      	b.n	800778e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007782:	4b0a      	ldr	r3, [pc, #40]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800778a:	2b00      	cmp	r3, #0
 800778c:	d0ef      	beq.n	800776e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800778e:	7bfb      	ldrb	r3, [r7, #15]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d106      	bne.n	80077a2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007794:	4b05      	ldr	r3, [pc, #20]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8007796:	691a      	ldr	r2, [r3, #16]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	699b      	ldr	r3, [r3, #24]
 800779c:	4903      	ldr	r1, [pc, #12]	; (80077ac <RCCEx_PLLSAI1_Config+0x1e0>)
 800779e:	4313      	orrs	r3, r2
 80077a0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80077a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3710      	adds	r7, #16
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	40021000 	.word	0x40021000

080077b0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80077b8:	2301      	movs	r3, #1
 80077ba:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d06c      	beq.n	800789c <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d106      	bne.n	80077dc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f003 f974 	bl	800aac4 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2202      	movs	r2, #2
 80077e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	22ca      	movs	r2, #202	; 0xca
 80077ea:	625a      	str	r2, [r3, #36]	; 0x24
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2253      	movs	r2, #83	; 0x53
 80077f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 f87c 	bl	80078f2 <RTC_EnterInitMode>
 80077fa:	4603      	mov	r3, r0
 80077fc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80077fe:	7bfb      	ldrb	r3, [r7, #15]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d14b      	bne.n	800789c <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	6812      	ldr	r2, [r2, #0]
 800780e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007812:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007816:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	6899      	ldr	r1, [r3, #8]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	685a      	ldr	r2, [r3, #4]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	431a      	orrs	r2, r3
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	699b      	ldr	r3, [r3, #24]
 800782c:	431a      	orrs	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	430a      	orrs	r2, r1
 8007834:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	68d2      	ldr	r2, [r2, #12]
 800783e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	6919      	ldr	r1, [r3, #16]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	041a      	lsls	r2, r3, #16
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	430a      	orrs	r2, r1
 8007852:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 f87f 	bl	8007958 <RTC_ExitInitMode>
 800785a:	4603      	mov	r3, r0
 800785c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800785e:	7bfb      	ldrb	r3, [r7, #15]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d11b      	bne.n	800789c <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f022 0203 	bic.w	r2, r2, #3
 8007872:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	69da      	ldr	r2, [r3, #28]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	431a      	orrs	r2, r3
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	430a      	orrs	r2, r1
 800788a:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	22ff      	movs	r2, #255	; 0xff
 8007892:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800789c:	7bfb      	ldrb	r3, [r7, #15]
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3710      	adds	r7, #16
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}

080078a6 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80078a6:	b580      	push	{r7, lr}
 80078a8:	b084      	sub	sp, #16
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	68da      	ldr	r2, [r3, #12]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80078bc:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80078be:	f7fd ff49 	bl	8005754 <HAL_GetTick>
 80078c2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80078c4:	e009      	b.n	80078da <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80078c6:	f7fd ff45 	bl	8005754 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80078d4:	d901      	bls.n	80078da <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80078d6:	2303      	movs	r3, #3
 80078d8:	e007      	b.n	80078ea <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	f003 0320 	and.w	r3, r3, #32
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d0ee      	beq.n	80078c6 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3710      	adds	r7, #16
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}

080078f2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80078f2:	b580      	push	{r7, lr}
 80078f4:	b084      	sub	sp, #16
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80078fa:	2300      	movs	r3, #0
 80078fc:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68db      	ldr	r3, [r3, #12]
 8007904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007908:	2b00      	cmp	r3, #0
 800790a:	d120      	bne.n	800794e <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007914:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007916:	f7fd ff1d 	bl	8005754 <HAL_GetTick>
 800791a:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800791c:	e00d      	b.n	800793a <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800791e:	f7fd ff19 	bl	8005754 <HAL_GetTick>
 8007922:	4602      	mov	r2, r0
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	1ad3      	subs	r3, r2, r3
 8007928:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800792c:	d905      	bls.n	800793a <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2203      	movs	r2, #3
 8007936:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007944:	2b00      	cmp	r3, #0
 8007946:	d102      	bne.n	800794e <RTC_EnterInitMode+0x5c>
 8007948:	7bfb      	ldrb	r3, [r7, #15]
 800794a:	2b03      	cmp	r3, #3
 800794c:	d1e7      	bne.n	800791e <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800794e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007950:	4618      	mov	r0, r3
 8007952:	3710      	adds	r7, #16
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}

08007958 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b084      	sub	sp, #16
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007960:	2300      	movs	r3, #0
 8007962:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007964:	4b1a      	ldr	r3, [pc, #104]	; (80079d0 <RTC_ExitInitMode+0x78>)
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	4a19      	ldr	r2, [pc, #100]	; (80079d0 <RTC_ExitInitMode+0x78>)
 800796a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800796e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007970:	4b17      	ldr	r3, [pc, #92]	; (80079d0 <RTC_ExitInitMode+0x78>)
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	f003 0320 	and.w	r3, r3, #32
 8007978:	2b00      	cmp	r3, #0
 800797a:	d10c      	bne.n	8007996 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f7ff ff92 	bl	80078a6 <HAL_RTC_WaitForSynchro>
 8007982:	4603      	mov	r3, r0
 8007984:	2b00      	cmp	r3, #0
 8007986:	d01e      	beq.n	80079c6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2203      	movs	r2, #3
 800798c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8007990:	2303      	movs	r3, #3
 8007992:	73fb      	strb	r3, [r7, #15]
 8007994:	e017      	b.n	80079c6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007996:	4b0e      	ldr	r3, [pc, #56]	; (80079d0 <RTC_ExitInitMode+0x78>)
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	4a0d      	ldr	r2, [pc, #52]	; (80079d0 <RTC_ExitInitMode+0x78>)
 800799c:	f023 0320 	bic.w	r3, r3, #32
 80079a0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f7ff ff7f 	bl	80078a6 <HAL_RTC_WaitForSynchro>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d005      	beq.n	80079ba <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2203      	movs	r2, #3
 80079b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80079b6:	2303      	movs	r3, #3
 80079b8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80079ba:	4b05      	ldr	r3, [pc, #20]	; (80079d0 <RTC_ExitInitMode+0x78>)
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	4a04      	ldr	r2, [pc, #16]	; (80079d0 <RTC_ExitInitMode+0x78>)
 80079c0:	f043 0320 	orr.w	r3, r3, #32
 80079c4:	6093      	str	r3, [r2, #8]
  }

  return status;
 80079c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	40002800 	.word	0x40002800

080079d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b084      	sub	sp, #16
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d101      	bne.n	80079e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80079e2:	2301      	movs	r3, #1
 80079e4:	e095      	b.n	8007b12 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d108      	bne.n	8007a00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079f6:	d009      	beq.n	8007a0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	61da      	str	r2, [r3, #28]
 80079fe:	e005      	b.n	8007a0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2200      	movs	r2, #0
 8007a04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d106      	bne.n	8007a2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f877 	bl	8007b1a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a42:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	68db      	ldr	r3, [r3, #12]
 8007a48:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007a4c:	d902      	bls.n	8007a54 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	60fb      	str	r3, [r7, #12]
 8007a52:	e002      	b.n	8007a5a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a58:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007a62:	d007      	beq.n	8007a74 <HAL_SPI_Init+0xa0>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	68db      	ldr	r3, [r3, #12]
 8007a68:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007a6c:	d002      	beq.n	8007a74 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007a84:	431a      	orrs	r2, r3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	f003 0302 	and.w	r3, r3, #2
 8007a8e:	431a      	orrs	r2, r3
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	695b      	ldr	r3, [r3, #20]
 8007a94:	f003 0301 	and.w	r3, r3, #1
 8007a98:	431a      	orrs	r2, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	699b      	ldr	r3, [r3, #24]
 8007a9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007aa2:	431a      	orrs	r2, r3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	69db      	ldr	r3, [r3, #28]
 8007aa8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007aac:	431a      	orrs	r2, r3
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a1b      	ldr	r3, [r3, #32]
 8007ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ab6:	ea42 0103 	orr.w	r1, r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007abe:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	430a      	orrs	r2, r1
 8007ac8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	699b      	ldr	r3, [r3, #24]
 8007ace:	0c1b      	lsrs	r3, r3, #16
 8007ad0:	f003 0204 	and.w	r2, r3, #4
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad8:	f003 0310 	and.w	r3, r3, #16
 8007adc:	431a      	orrs	r2, r3
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ae2:	f003 0308 	and.w	r3, r3, #8
 8007ae6:	431a      	orrs	r2, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	68db      	ldr	r3, [r3, #12]
 8007aec:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007af0:	ea42 0103 	orr.w	r1, r2, r3
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	430a      	orrs	r2, r1
 8007b00:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007b10:	2300      	movs	r3, #0
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3710      	adds	r7, #16
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}

08007b1a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8007b1a:	b480      	push	{r7}
 8007b1c:	b083      	sub	sp, #12
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8007b22:	bf00      	nop
 8007b24:	370c      	adds	r7, #12
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr

08007b2e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b2e:	b580      	push	{r7, lr}
 8007b30:	b082      	sub	sp, #8
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d101      	bne.n	8007b40 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e049      	b.n	8007bd4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d106      	bne.n	8007b5a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f002 ffd1 	bl	800aafc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2202      	movs	r2, #2
 8007b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681a      	ldr	r2, [r3, #0]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	3304      	adds	r3, #4
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	4610      	mov	r0, r2
 8007b6e:	f000 fe2f 	bl	80087d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2201      	movs	r2, #1
 8007b86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2201      	movs	r2, #1
 8007b96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2201      	movs	r2, #1
 8007bae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2201      	movs	r2, #1
 8007bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3708      	adds	r7, #8
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b082      	sub	sp, #8
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d101      	bne.n	8007bee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	e049      	b.n	8007c82 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bf4:	b2db      	uxtb	r3, r3
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d106      	bne.n	8007c08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f003 f874 	bl	800acf0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2202      	movs	r2, #2
 8007c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	3304      	adds	r3, #4
 8007c18:	4619      	mov	r1, r3
 8007c1a:	4610      	mov	r0, r2
 8007c1c:	f000 fdd8 	bl	80087d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2201      	movs	r2, #1
 8007c24:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2201      	movs	r2, #1
 8007c34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c80:	2300      	movs	r3, #0
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3708      	adds	r7, #8
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
	...

08007c8c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b086      	sub	sp, #24
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	607a      	str	r2, [r7, #4]
 8007c98:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d109      	bne.n	8007cb8 <HAL_TIM_PWM_Start_DMA+0x2c>
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	bf0c      	ite	eq
 8007cb0:	2301      	moveq	r3, #1
 8007cb2:	2300      	movne	r3, #0
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	e03c      	b.n	8007d32 <HAL_TIM_PWM_Start_DMA+0xa6>
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	2b04      	cmp	r3, #4
 8007cbc:	d109      	bne.n	8007cd2 <HAL_TIM_PWM_Start_DMA+0x46>
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	2b02      	cmp	r3, #2
 8007cc8:	bf0c      	ite	eq
 8007cca:	2301      	moveq	r3, #1
 8007ccc:	2300      	movne	r3, #0
 8007cce:	b2db      	uxtb	r3, r3
 8007cd0:	e02f      	b.n	8007d32 <HAL_TIM_PWM_Start_DMA+0xa6>
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	2b08      	cmp	r3, #8
 8007cd6:	d109      	bne.n	8007cec <HAL_TIM_PWM_Start_DMA+0x60>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	2b02      	cmp	r3, #2
 8007ce2:	bf0c      	ite	eq
 8007ce4:	2301      	moveq	r3, #1
 8007ce6:	2300      	movne	r3, #0
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	e022      	b.n	8007d32 <HAL_TIM_PWM_Start_DMA+0xa6>
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	2b0c      	cmp	r3, #12
 8007cf0:	d109      	bne.n	8007d06 <HAL_TIM_PWM_Start_DMA+0x7a>
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	2b02      	cmp	r3, #2
 8007cfc:	bf0c      	ite	eq
 8007cfe:	2301      	moveq	r3, #1
 8007d00:	2300      	movne	r3, #0
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	e015      	b.n	8007d32 <HAL_TIM_PWM_Start_DMA+0xa6>
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	2b10      	cmp	r3, #16
 8007d0a:	d109      	bne.n	8007d20 <HAL_TIM_PWM_Start_DMA+0x94>
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	2b02      	cmp	r3, #2
 8007d16:	bf0c      	ite	eq
 8007d18:	2301      	moveq	r3, #1
 8007d1a:	2300      	movne	r3, #0
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	e008      	b.n	8007d32 <HAL_TIM_PWM_Start_DMA+0xa6>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b02      	cmp	r3, #2
 8007d2a:	bf0c      	ite	eq
 8007d2c:	2301      	moveq	r3, #1
 8007d2e:	2300      	movne	r3, #0
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d001      	beq.n	8007d3a <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8007d36:	2302      	movs	r3, #2
 8007d38:	e18d      	b.n	8008056 <HAL_TIM_PWM_Start_DMA+0x3ca>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d109      	bne.n	8007d54 <HAL_TIM_PWM_Start_DMA+0xc8>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	bf0c      	ite	eq
 8007d4c:	2301      	moveq	r3, #1
 8007d4e:	2300      	movne	r3, #0
 8007d50:	b2db      	uxtb	r3, r3
 8007d52:	e03c      	b.n	8007dce <HAL_TIM_PWM_Start_DMA+0x142>
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	2b04      	cmp	r3, #4
 8007d58:	d109      	bne.n	8007d6e <HAL_TIM_PWM_Start_DMA+0xe2>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	bf0c      	ite	eq
 8007d66:	2301      	moveq	r3, #1
 8007d68:	2300      	movne	r3, #0
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	e02f      	b.n	8007dce <HAL_TIM_PWM_Start_DMA+0x142>
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	2b08      	cmp	r3, #8
 8007d72:	d109      	bne.n	8007d88 <HAL_TIM_PWM_Start_DMA+0xfc>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	bf0c      	ite	eq
 8007d80:	2301      	moveq	r3, #1
 8007d82:	2300      	movne	r3, #0
 8007d84:	b2db      	uxtb	r3, r3
 8007d86:	e022      	b.n	8007dce <HAL_TIM_PWM_Start_DMA+0x142>
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	2b0c      	cmp	r3, #12
 8007d8c:	d109      	bne.n	8007da2 <HAL_TIM_PWM_Start_DMA+0x116>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	2b01      	cmp	r3, #1
 8007d98:	bf0c      	ite	eq
 8007d9a:	2301      	moveq	r3, #1
 8007d9c:	2300      	movne	r3, #0
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	e015      	b.n	8007dce <HAL_TIM_PWM_Start_DMA+0x142>
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	2b10      	cmp	r3, #16
 8007da6:	d109      	bne.n	8007dbc <HAL_TIM_PWM_Start_DMA+0x130>
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	bf0c      	ite	eq
 8007db4:	2301      	moveq	r3, #1
 8007db6:	2300      	movne	r3, #0
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	e008      	b.n	8007dce <HAL_TIM_PWM_Start_DMA+0x142>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	bf0c      	ite	eq
 8007dc8:	2301      	moveq	r3, #1
 8007dca:	2300      	movne	r3, #0
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d034      	beq.n	8007e3c <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d002      	beq.n	8007dde <HAL_TIM_PWM_Start_DMA+0x152>
 8007dd8:	887b      	ldrh	r3, [r7, #2]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d101      	bne.n	8007de2 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	e139      	b.n	8008056 <HAL_TIM_PWM_Start_DMA+0x3ca>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d104      	bne.n	8007df2 <HAL_TIM_PWM_Start_DMA+0x166>
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2202      	movs	r2, #2
 8007dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007df0:	e026      	b.n	8007e40 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	2b04      	cmp	r3, #4
 8007df6:	d104      	bne.n	8007e02 <HAL_TIM_PWM_Start_DMA+0x176>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2202      	movs	r2, #2
 8007dfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e00:	e01e      	b.n	8007e40 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	2b08      	cmp	r3, #8
 8007e06:	d104      	bne.n	8007e12 <HAL_TIM_PWM_Start_DMA+0x186>
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2202      	movs	r2, #2
 8007e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e10:	e016      	b.n	8007e40 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	2b0c      	cmp	r3, #12
 8007e16:	d104      	bne.n	8007e22 <HAL_TIM_PWM_Start_DMA+0x196>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2202      	movs	r2, #2
 8007e1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007e20:	e00e      	b.n	8007e40 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	2b10      	cmp	r3, #16
 8007e26:	d104      	bne.n	8007e32 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2202      	movs	r2, #2
 8007e2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e30:	e006      	b.n	8007e40 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2202      	movs	r2, #2
 8007e36:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007e3a:	e001      	b.n	8007e40 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	e10a      	b.n	8008056 <HAL_TIM_PWM_Start_DMA+0x3ca>
  }

  switch (Channel)
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	2b0c      	cmp	r3, #12
 8007e44:	f200 80ae 	bhi.w	8007fa4 <HAL_TIM_PWM_Start_DMA+0x318>
 8007e48:	a201      	add	r2, pc, #4	; (adr r2, 8007e50 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8007e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e4e:	bf00      	nop
 8007e50:	08007e85 	.word	0x08007e85
 8007e54:	08007fa5 	.word	0x08007fa5
 8007e58:	08007fa5 	.word	0x08007fa5
 8007e5c:	08007fa5 	.word	0x08007fa5
 8007e60:	08007ecd 	.word	0x08007ecd
 8007e64:	08007fa5 	.word	0x08007fa5
 8007e68:	08007fa5 	.word	0x08007fa5
 8007e6c:	08007fa5 	.word	0x08007fa5
 8007e70:	08007f15 	.word	0x08007f15
 8007e74:	08007fa5 	.word	0x08007fa5
 8007e78:	08007fa5 	.word	0x08007fa5
 8007e7c:	08007fa5 	.word	0x08007fa5
 8007e80:	08007f5d 	.word	0x08007f5d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e88:	4a75      	ldr	r2, [pc, #468]	; (8008060 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007e8a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e90:	4a74      	ldr	r2, [pc, #464]	; (8008064 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007e92:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e98:	4a73      	ldr	r2, [pc, #460]	; (8008068 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007e9a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007ea0:	6879      	ldr	r1, [r7, #4]
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	3334      	adds	r3, #52	; 0x34
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	887b      	ldrh	r3, [r7, #2]
 8007eac:	f7fd feaa 	bl	8005c04 <HAL_DMA_Start_IT>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d001      	beq.n	8007eba <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e0cd      	b.n	8008056 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	68da      	ldr	r2, [r3, #12]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ec8:	60da      	str	r2, [r3, #12]
      break;
 8007eca:	e06e      	b.n	8007faa <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed0:	4a63      	ldr	r2, [pc, #396]	; (8008060 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007ed2:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed8:	4a62      	ldr	r2, [pc, #392]	; (8008064 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007eda:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ee0:	4a61      	ldr	r2, [pc, #388]	; (8008068 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007ee2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8007ee8:	6879      	ldr	r1, [r7, #4]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	3338      	adds	r3, #56	; 0x38
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	887b      	ldrh	r3, [r7, #2]
 8007ef4:	f7fd fe86 	bl	8005c04 <HAL_DMA_Start_IT>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d001      	beq.n	8007f02 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	e0a9      	b.n	8008056 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	68da      	ldr	r2, [r3, #12]
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007f10:	60da      	str	r2, [r3, #12]
      break;
 8007f12:	e04a      	b.n	8007faa <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f18:	4a51      	ldr	r2, [pc, #324]	; (8008060 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007f1a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f20:	4a50      	ldr	r2, [pc, #320]	; (8008064 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007f22:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f28:	4a4f      	ldr	r2, [pc, #316]	; (8008068 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007f2a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8007f30:	6879      	ldr	r1, [r7, #4]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	333c      	adds	r3, #60	; 0x3c
 8007f38:	461a      	mov	r2, r3
 8007f3a:	887b      	ldrh	r3, [r7, #2]
 8007f3c:	f7fd fe62 	bl	8005c04 <HAL_DMA_Start_IT>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d001      	beq.n	8007f4a <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007f46:	2301      	movs	r3, #1
 8007f48:	e085      	b.n	8008056 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	68da      	ldr	r2, [r3, #12]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f58:	60da      	str	r2, [r3, #12]
      break;
 8007f5a:	e026      	b.n	8007faa <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f60:	4a3f      	ldr	r2, [pc, #252]	; (8008060 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8007f62:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f68:	4a3e      	ldr	r2, [pc, #248]	; (8008064 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8007f6a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f70:	4a3d      	ldr	r2, [pc, #244]	; (8008068 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8007f72:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007f78:	6879      	ldr	r1, [r7, #4]
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	3340      	adds	r3, #64	; 0x40
 8007f80:	461a      	mov	r2, r3
 8007f82:	887b      	ldrh	r3, [r7, #2]
 8007f84:	f7fd fe3e 	bl	8005c04 <HAL_DMA_Start_IT>
 8007f88:	4603      	mov	r3, r0
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d001      	beq.n	8007f92 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e061      	b.n	8008056 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	68da      	ldr	r2, [r3, #12]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007fa0:	60da      	str	r2, [r3, #12]
      break;
 8007fa2:	e002      	b.n	8007faa <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	75fb      	strb	r3, [r7, #23]
      break;
 8007fa8:	bf00      	nop
  }

  if (status == HAL_OK)
 8007faa:	7dfb      	ldrb	r3, [r7, #23]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d151      	bne.n	8008054 <HAL_TIM_PWM_Start_DMA+0x3c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	68b9      	ldr	r1, [r7, #8]
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f000 ff85 	bl	8008ec8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a2a      	ldr	r2, [pc, #168]	; (800806c <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d009      	beq.n	8007fdc <HAL_TIM_PWM_Start_DMA+0x350>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a28      	ldr	r2, [pc, #160]	; (8008070 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d004      	beq.n	8007fdc <HAL_TIM_PWM_Start_DMA+0x350>
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a27      	ldr	r2, [pc, #156]	; (8008074 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d101      	bne.n	8007fe0 <HAL_TIM_PWM_Start_DMA+0x354>
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e000      	b.n	8007fe2 <HAL_TIM_PWM_Start_DMA+0x356>
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d007      	beq.n	8007ff6 <HAL_TIM_PWM_Start_DMA+0x36a>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ff4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a1c      	ldr	r2, [pc, #112]	; (800806c <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d009      	beq.n	8008014 <HAL_TIM_PWM_Start_DMA+0x388>
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008008:	d004      	beq.n	8008014 <HAL_TIM_PWM_Start_DMA+0x388>
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a18      	ldr	r2, [pc, #96]	; (8008070 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d115      	bne.n	8008040 <HAL_TIM_PWM_Start_DMA+0x3b4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	689a      	ldr	r2, [r3, #8]
 800801a:	4b17      	ldr	r3, [pc, #92]	; (8008078 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 800801c:	4013      	ands	r3, r2
 800801e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	2b06      	cmp	r3, #6
 8008024:	d015      	beq.n	8008052 <HAL_TIM_PWM_Start_DMA+0x3c6>
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800802c:	d011      	beq.n	8008052 <HAL_TIM_PWM_Start_DMA+0x3c6>
      {
        __HAL_TIM_ENABLE(htim);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	681a      	ldr	r2, [r3, #0]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f042 0201 	orr.w	r2, r2, #1
 800803c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800803e:	e008      	b.n	8008052 <HAL_TIM_PWM_Start_DMA+0x3c6>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f042 0201 	orr.w	r2, r2, #1
 800804e:	601a      	str	r2, [r3, #0]
 8008050:	e000      	b.n	8008054 <HAL_TIM_PWM_Start_DMA+0x3c8>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008052:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008054:	7dfb      	ldrb	r3, [r7, #23]
}
 8008056:	4618      	mov	r0, r3
 8008058:	3718      	adds	r7, #24
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	080086c1 	.word	0x080086c1
 8008064:	08008769 	.word	0x08008769
 8008068:	0800862f 	.word	0x0800862f
 800806c:	40012c00 	.word	0x40012c00
 8008070:	40014000 	.word	0x40014000
 8008074:	40014400 	.word	0x40014400
 8008078:	00010007 	.word	0x00010007

0800807c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b084      	sub	sp, #16
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
 8008084:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008086:	2300      	movs	r3, #0
 8008088:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	2b0c      	cmp	r3, #12
 800808e:	d855      	bhi.n	800813c <HAL_TIM_PWM_Stop_DMA+0xc0>
 8008090:	a201      	add	r2, pc, #4	; (adr r2, 8008098 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8008092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008096:	bf00      	nop
 8008098:	080080cd 	.word	0x080080cd
 800809c:	0800813d 	.word	0x0800813d
 80080a0:	0800813d 	.word	0x0800813d
 80080a4:	0800813d 	.word	0x0800813d
 80080a8:	080080e9 	.word	0x080080e9
 80080ac:	0800813d 	.word	0x0800813d
 80080b0:	0800813d 	.word	0x0800813d
 80080b4:	0800813d 	.word	0x0800813d
 80080b8:	08008105 	.word	0x08008105
 80080bc:	0800813d 	.word	0x0800813d
 80080c0:	0800813d 	.word	0x0800813d
 80080c4:	0800813d 	.word	0x0800813d
 80080c8:	08008121 	.word	0x08008121
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	68da      	ldr	r2, [r3, #12]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80080da:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e0:	4618      	mov	r0, r3
 80080e2:	f7fd fe2d 	bl	8005d40 <HAL_DMA_Abort_IT>
      break;
 80080e6:	e02c      	b.n	8008142 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	68da      	ldr	r2, [r3, #12]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080f6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080fc:	4618      	mov	r0, r3
 80080fe:	f7fd fe1f 	bl	8005d40 <HAL_DMA_Abort_IT>
      break;
 8008102:	e01e      	b.n	8008142 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	68da      	ldr	r2, [r3, #12]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008112:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008118:	4618      	mov	r0, r3
 800811a:	f7fd fe11 	bl	8005d40 <HAL_DMA_Abort_IT>
      break;
 800811e:	e010      	b.n	8008142 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68da      	ldr	r2, [r3, #12]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800812e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008134:	4618      	mov	r0, r3
 8008136:	f7fd fe03 	bl	8005d40 <HAL_DMA_Abort_IT>
      break;
 800813a:	e002      	b.n	8008142 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	73fb      	strb	r3, [r7, #15]
      break;
 8008140:	bf00      	nop
  }

  if (status == HAL_OK)
 8008142:	7bfb      	ldrb	r3, [r7, #15]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d176      	bne.n	8008236 <HAL_TIM_PWM_Stop_DMA+0x1ba>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	2200      	movs	r2, #0
 800814e:	6839      	ldr	r1, [r7, #0]
 8008150:	4618      	mov	r0, r3
 8008152:	f000 feb9 	bl	8008ec8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a39      	ldr	r2, [pc, #228]	; (8008240 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d009      	beq.n	8008174 <HAL_TIM_PWM_Stop_DMA+0xf8>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a37      	ldr	r2, [pc, #220]	; (8008244 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d004      	beq.n	8008174 <HAL_TIM_PWM_Stop_DMA+0xf8>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a36      	ldr	r2, [pc, #216]	; (8008248 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d101      	bne.n	8008178 <HAL_TIM_PWM_Stop_DMA+0xfc>
 8008174:	2301      	movs	r3, #1
 8008176:	e000      	b.n	800817a <HAL_TIM_PWM_Stop_DMA+0xfe>
 8008178:	2300      	movs	r3, #0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d017      	beq.n	80081ae <HAL_TIM_PWM_Stop_DMA+0x132>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	6a1a      	ldr	r2, [r3, #32]
 8008184:	f241 1311 	movw	r3, #4369	; 0x1111
 8008188:	4013      	ands	r3, r2
 800818a:	2b00      	cmp	r3, #0
 800818c:	d10f      	bne.n	80081ae <HAL_TIM_PWM_Stop_DMA+0x132>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	6a1a      	ldr	r2, [r3, #32]
 8008194:	f240 4344 	movw	r3, #1092	; 0x444
 8008198:	4013      	ands	r3, r2
 800819a:	2b00      	cmp	r3, #0
 800819c:	d107      	bne.n	80081ae <HAL_TIM_PWM_Stop_DMA+0x132>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80081ac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	6a1a      	ldr	r2, [r3, #32]
 80081b4:	f241 1311 	movw	r3, #4369	; 0x1111
 80081b8:	4013      	ands	r3, r2
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d10f      	bne.n	80081de <HAL_TIM_PWM_Stop_DMA+0x162>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	6a1a      	ldr	r2, [r3, #32]
 80081c4:	f240 4344 	movw	r3, #1092	; 0x444
 80081c8:	4013      	ands	r3, r2
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d107      	bne.n	80081de <HAL_TIM_PWM_Stop_DMA+0x162>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	681a      	ldr	r2, [r3, #0]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f022 0201 	bic.w	r2, r2, #1
 80081dc:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d104      	bne.n	80081ee <HAL_TIM_PWM_Stop_DMA+0x172>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081ec:	e023      	b.n	8008236 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	2b04      	cmp	r3, #4
 80081f2:	d104      	bne.n	80081fe <HAL_TIM_PWM_Stop_DMA+0x182>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081fc:	e01b      	b.n	8008236 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	2b08      	cmp	r3, #8
 8008202:	d104      	bne.n	800820e <HAL_TIM_PWM_Stop_DMA+0x192>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800820c:	e013      	b.n	8008236 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	2b0c      	cmp	r3, #12
 8008212:	d104      	bne.n	800821e <HAL_TIM_PWM_Stop_DMA+0x1a2>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800821c:	e00b      	b.n	8008236 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	2b10      	cmp	r3, #16
 8008222:	d104      	bne.n	800822e <HAL_TIM_PWM_Stop_DMA+0x1b2>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800822c:	e003      	b.n	8008236 <HAL_TIM_PWM_Stop_DMA+0x1ba>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2201      	movs	r2, #1
 8008232:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8008236:	7bfb      	ldrb	r3, [r7, #15]
}
 8008238:	4618      	mov	r0, r3
 800823a:	3710      	adds	r7, #16
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}
 8008240:	40012c00 	.word	0x40012c00
 8008244:	40014000 	.word	0x40014000
 8008248:	40014400 	.word	0x40014400

0800824c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b086      	sub	sp, #24
 8008250:	af00      	add	r7, sp, #0
 8008252:	60f8      	str	r0, [r7, #12]
 8008254:	60b9      	str	r1, [r7, #8]
 8008256:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008258:	2300      	movs	r3, #0
 800825a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008262:	2b01      	cmp	r3, #1
 8008264:	d101      	bne.n	800826a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008266:	2302      	movs	r3, #2
 8008268:	e0ff      	b.n	800846a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2201      	movs	r2, #1
 800826e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2b14      	cmp	r3, #20
 8008276:	f200 80f0 	bhi.w	800845a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800827a:	a201      	add	r2, pc, #4	; (adr r2, 8008280 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800827c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008280:	080082d5 	.word	0x080082d5
 8008284:	0800845b 	.word	0x0800845b
 8008288:	0800845b 	.word	0x0800845b
 800828c:	0800845b 	.word	0x0800845b
 8008290:	08008315 	.word	0x08008315
 8008294:	0800845b 	.word	0x0800845b
 8008298:	0800845b 	.word	0x0800845b
 800829c:	0800845b 	.word	0x0800845b
 80082a0:	08008357 	.word	0x08008357
 80082a4:	0800845b 	.word	0x0800845b
 80082a8:	0800845b 	.word	0x0800845b
 80082ac:	0800845b 	.word	0x0800845b
 80082b0:	08008397 	.word	0x08008397
 80082b4:	0800845b 	.word	0x0800845b
 80082b8:	0800845b 	.word	0x0800845b
 80082bc:	0800845b 	.word	0x0800845b
 80082c0:	080083d9 	.word	0x080083d9
 80082c4:	0800845b 	.word	0x0800845b
 80082c8:	0800845b 	.word	0x0800845b
 80082cc:	0800845b 	.word	0x0800845b
 80082d0:	08008419 	.word	0x08008419
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	68b9      	ldr	r1, [r7, #8]
 80082da:	4618      	mov	r0, r3
 80082dc:	f000 fadc 	bl	8008898 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	699a      	ldr	r2, [r3, #24]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f042 0208 	orr.w	r2, r2, #8
 80082ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	699a      	ldr	r2, [r3, #24]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f022 0204 	bic.w	r2, r2, #4
 80082fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	6999      	ldr	r1, [r3, #24]
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	691a      	ldr	r2, [r3, #16]
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	430a      	orrs	r2, r1
 8008310:	619a      	str	r2, [r3, #24]
      break;
 8008312:	e0a5      	b.n	8008460 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68b9      	ldr	r1, [r7, #8]
 800831a:	4618      	mov	r0, r3
 800831c:	f000 fb38 	bl	8008990 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	699a      	ldr	r2, [r3, #24]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800832e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	699a      	ldr	r2, [r3, #24]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800833e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	6999      	ldr	r1, [r3, #24]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	691b      	ldr	r3, [r3, #16]
 800834a:	021a      	lsls	r2, r3, #8
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	430a      	orrs	r2, r1
 8008352:	619a      	str	r2, [r3, #24]
      break;
 8008354:	e084      	b.n	8008460 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	68b9      	ldr	r1, [r7, #8]
 800835c:	4618      	mov	r0, r3
 800835e:	f000 fb91 	bl	8008a84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	69da      	ldr	r2, [r3, #28]
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f042 0208 	orr.w	r2, r2, #8
 8008370:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	69da      	ldr	r2, [r3, #28]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f022 0204 	bic.w	r2, r2, #4
 8008380:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	69d9      	ldr	r1, [r3, #28]
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	691a      	ldr	r2, [r3, #16]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	430a      	orrs	r2, r1
 8008392:	61da      	str	r2, [r3, #28]
      break;
 8008394:	e064      	b.n	8008460 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68b9      	ldr	r1, [r7, #8]
 800839c:	4618      	mov	r0, r3
 800839e:	f000 fbe9 	bl	8008b74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	69da      	ldr	r2, [r3, #28]
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	69da      	ldr	r2, [r3, #28]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69d9      	ldr	r1, [r3, #28]
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	691b      	ldr	r3, [r3, #16]
 80083cc:	021a      	lsls	r2, r3, #8
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	430a      	orrs	r2, r1
 80083d4:	61da      	str	r2, [r3, #28]
      break;
 80083d6:	e043      	b.n	8008460 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	68b9      	ldr	r1, [r7, #8]
 80083de:	4618      	mov	r0, r3
 80083e0:	f000 fc26 	bl	8008c30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f042 0208 	orr.w	r2, r2, #8
 80083f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f022 0204 	bic.w	r2, r2, #4
 8008402:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	691a      	ldr	r2, [r3, #16]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	430a      	orrs	r2, r1
 8008414:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008416:	e023      	b.n	8008460 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	68b9      	ldr	r1, [r7, #8]
 800841e:	4618      	mov	r0, r3
 8008420:	f000 fc5e 	bl	8008ce0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008432:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008442:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	691b      	ldr	r3, [r3, #16]
 800844e:	021a      	lsls	r2, r3, #8
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	430a      	orrs	r2, r1
 8008456:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008458:	e002      	b.n	8008460 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	75fb      	strb	r3, [r7, #23]
      break;
 800845e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2200      	movs	r2, #0
 8008464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008468:	7dfb      	ldrb	r3, [r7, #23]
}
 800846a:	4618      	mov	r0, r3
 800846c:	3718      	adds	r7, #24
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}
 8008472:	bf00      	nop

08008474 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800847e:	2300      	movs	r3, #0
 8008480:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008488:	2b01      	cmp	r3, #1
 800848a:	d101      	bne.n	8008490 <HAL_TIM_ConfigClockSource+0x1c>
 800848c:	2302      	movs	r3, #2
 800848e:	e0b6      	b.n	80085fe <HAL_TIM_ConfigClockSource+0x18a>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2202      	movs	r2, #2
 800849c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	689b      	ldr	r3, [r3, #8]
 80084a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80084b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80084ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	68ba      	ldr	r2, [r7, #8]
 80084c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084cc:	d03e      	beq.n	800854c <HAL_TIM_ConfigClockSource+0xd8>
 80084ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80084d2:	f200 8087 	bhi.w	80085e4 <HAL_TIM_ConfigClockSource+0x170>
 80084d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084da:	f000 8086 	beq.w	80085ea <HAL_TIM_ConfigClockSource+0x176>
 80084de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084e2:	d87f      	bhi.n	80085e4 <HAL_TIM_ConfigClockSource+0x170>
 80084e4:	2b70      	cmp	r3, #112	; 0x70
 80084e6:	d01a      	beq.n	800851e <HAL_TIM_ConfigClockSource+0xaa>
 80084e8:	2b70      	cmp	r3, #112	; 0x70
 80084ea:	d87b      	bhi.n	80085e4 <HAL_TIM_ConfigClockSource+0x170>
 80084ec:	2b60      	cmp	r3, #96	; 0x60
 80084ee:	d050      	beq.n	8008592 <HAL_TIM_ConfigClockSource+0x11e>
 80084f0:	2b60      	cmp	r3, #96	; 0x60
 80084f2:	d877      	bhi.n	80085e4 <HAL_TIM_ConfigClockSource+0x170>
 80084f4:	2b50      	cmp	r3, #80	; 0x50
 80084f6:	d03c      	beq.n	8008572 <HAL_TIM_ConfigClockSource+0xfe>
 80084f8:	2b50      	cmp	r3, #80	; 0x50
 80084fa:	d873      	bhi.n	80085e4 <HAL_TIM_ConfigClockSource+0x170>
 80084fc:	2b40      	cmp	r3, #64	; 0x40
 80084fe:	d058      	beq.n	80085b2 <HAL_TIM_ConfigClockSource+0x13e>
 8008500:	2b40      	cmp	r3, #64	; 0x40
 8008502:	d86f      	bhi.n	80085e4 <HAL_TIM_ConfigClockSource+0x170>
 8008504:	2b30      	cmp	r3, #48	; 0x30
 8008506:	d064      	beq.n	80085d2 <HAL_TIM_ConfigClockSource+0x15e>
 8008508:	2b30      	cmp	r3, #48	; 0x30
 800850a:	d86b      	bhi.n	80085e4 <HAL_TIM_ConfigClockSource+0x170>
 800850c:	2b20      	cmp	r3, #32
 800850e:	d060      	beq.n	80085d2 <HAL_TIM_ConfigClockSource+0x15e>
 8008510:	2b20      	cmp	r3, #32
 8008512:	d867      	bhi.n	80085e4 <HAL_TIM_ConfigClockSource+0x170>
 8008514:	2b00      	cmp	r3, #0
 8008516:	d05c      	beq.n	80085d2 <HAL_TIM_ConfigClockSource+0x15e>
 8008518:	2b10      	cmp	r3, #16
 800851a:	d05a      	beq.n	80085d2 <HAL_TIM_ConfigClockSource+0x15e>
 800851c:	e062      	b.n	80085e4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800852e:	f000 fcab 	bl	8008e88 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008540:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	68ba      	ldr	r2, [r7, #8]
 8008548:	609a      	str	r2, [r3, #8]
      break;
 800854a:	e04f      	b.n	80085ec <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800855c:	f000 fc94 	bl	8008e88 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	689a      	ldr	r2, [r3, #8]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800856e:	609a      	str	r2, [r3, #8]
      break;
 8008570:	e03c      	b.n	80085ec <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800857e:	461a      	mov	r2, r3
 8008580:	f000 fc08 	bl	8008d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	2150      	movs	r1, #80	; 0x50
 800858a:	4618      	mov	r0, r3
 800858c:	f000 fc61 	bl	8008e52 <TIM_ITRx_SetConfig>
      break;
 8008590:	e02c      	b.n	80085ec <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800859e:	461a      	mov	r2, r3
 80085a0:	f000 fc27 	bl	8008df2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	2160      	movs	r1, #96	; 0x60
 80085aa:	4618      	mov	r0, r3
 80085ac:	f000 fc51 	bl	8008e52 <TIM_ITRx_SetConfig>
      break;
 80085b0:	e01c      	b.n	80085ec <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80085be:	461a      	mov	r2, r3
 80085c0:	f000 fbe8 	bl	8008d94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2140      	movs	r1, #64	; 0x40
 80085ca:	4618      	mov	r0, r3
 80085cc:	f000 fc41 	bl	8008e52 <TIM_ITRx_SetConfig>
      break;
 80085d0:	e00c      	b.n	80085ec <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681a      	ldr	r2, [r3, #0]
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4619      	mov	r1, r3
 80085dc:	4610      	mov	r0, r2
 80085de:	f000 fc38 	bl	8008e52 <TIM_ITRx_SetConfig>
      break;
 80085e2:	e003      	b.n	80085ec <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	73fb      	strb	r3, [r7, #15]
      break;
 80085e8:	e000      	b.n	80085ec <HAL_TIM_ConfigClockSource+0x178>
      break;
 80085ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2201      	movs	r2, #1
 80085f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2200      	movs	r2, #0
 80085f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80085fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3710      	adds	r7, #16
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}

08008606 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008606:	b480      	push	{r7}
 8008608:	b083      	sub	sp, #12
 800860a:	af00      	add	r7, sp, #0
 800860c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800860e:	bf00      	nop
 8008610:	370c      	adds	r7, #12
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr

0800861a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800861a:	b480      	push	{r7}
 800861c:	b083      	sub	sp, #12
 800861e:	af00      	add	r7, sp, #0
 8008620:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008622:	bf00      	nop
 8008624:	370c      	adds	r7, #12
 8008626:	46bd      	mov	sp, r7
 8008628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862c:	4770      	bx	lr

0800862e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800862e:	b580      	push	{r7, lr}
 8008630:	b084      	sub	sp, #16
 8008632:	af00      	add	r7, sp, #0
 8008634:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800863a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008640:	687a      	ldr	r2, [r7, #4]
 8008642:	429a      	cmp	r2, r3
 8008644:	d107      	bne.n	8008656 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2201      	movs	r2, #1
 800864a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008654:	e02a      	b.n	80086ac <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	429a      	cmp	r2, r3
 800865e:	d107      	bne.n	8008670 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2202      	movs	r2, #2
 8008664:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2201      	movs	r2, #1
 800866a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800866e:	e01d      	b.n	80086ac <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	429a      	cmp	r2, r3
 8008678:	d107      	bne.n	800868a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2204      	movs	r2, #4
 800867e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008688:	e010      	b.n	80086ac <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	429a      	cmp	r2, r3
 8008692:	d107      	bne.n	80086a4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2208      	movs	r2, #8
 8008698:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2201      	movs	r2, #1
 800869e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80086a2:	e003      	b.n	80086ac <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f7ff ffb4 	bl	800861a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2200      	movs	r2, #0
 80086b6:	771a      	strb	r2, [r3, #28]
}
 80086b8:	bf00      	nop
 80086ba:	3710      	adds	r7, #16
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b084      	sub	sp, #16
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086cc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d10b      	bne.n	80086f0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2201      	movs	r2, #1
 80086dc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	69db      	ldr	r3, [r3, #28]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d136      	bne.n	8008754 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	2201      	movs	r2, #1
 80086ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80086ee:	e031      	b.n	8008754 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d10b      	bne.n	8008712 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2202      	movs	r2, #2
 80086fe:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	69db      	ldr	r3, [r3, #28]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d125      	bne.n	8008754 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2201      	movs	r2, #1
 800870c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008710:	e020      	b.n	8008754 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008716:	687a      	ldr	r2, [r7, #4]
 8008718:	429a      	cmp	r2, r3
 800871a:	d10b      	bne.n	8008734 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2204      	movs	r2, #4
 8008720:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	69db      	ldr	r3, [r3, #28]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d114      	bne.n	8008754 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	2201      	movs	r2, #1
 800872e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008732:	e00f      	b.n	8008754 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	429a      	cmp	r2, r3
 800873c:	d10a      	bne.n	8008754 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2208      	movs	r2, #8
 8008742:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	69db      	ldr	r3, [r3, #28]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d103      	bne.n	8008754 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	2201      	movs	r2, #1
 8008750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008754:	68f8      	ldr	r0, [r7, #12]
 8008756:	f002 fc91 	bl	800b07c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2200      	movs	r2, #0
 800875e:	771a      	strb	r2, [r3, #28]
  //g_tim_pwm_transfer_cmplt = true;

}
 8008760:	bf00      	nop
 8008762:	3710      	adds	r7, #16
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}

08008768 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008774:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877a:	687a      	ldr	r2, [r7, #4]
 800877c:	429a      	cmp	r2, r3
 800877e:	d103      	bne.n	8008788 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2201      	movs	r2, #1
 8008784:	771a      	strb	r2, [r3, #28]
 8008786:	e019      	b.n	80087bc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	429a      	cmp	r2, r3
 8008790:	d103      	bne.n	800879a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2202      	movs	r2, #2
 8008796:	771a      	strb	r2, [r3, #28]
 8008798:	e010      	b.n	80087bc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800879e:	687a      	ldr	r2, [r7, #4]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d103      	bne.n	80087ac <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2204      	movs	r2, #4
 80087a8:	771a      	strb	r2, [r3, #28]
 80087aa:	e007      	b.n	80087bc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d102      	bne.n	80087bc <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2208      	movs	r2, #8
 80087ba:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80087bc:	68f8      	ldr	r0, [r7, #12]
 80087be:	f7ff ff22 	bl	8008606 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2200      	movs	r2, #0
 80087c6:	771a      	strb	r2, [r3, #28]
}
 80087c8:	bf00      	nop
 80087ca:	3710      	adds	r7, #16
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b085      	sub	sp, #20
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	4a2a      	ldr	r2, [pc, #168]	; (800888c <TIM_Base_SetConfig+0xbc>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d003      	beq.n	80087f0 <TIM_Base_SetConfig+0x20>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087ee:	d108      	bne.n	8008802 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	68fa      	ldr	r2, [r7, #12]
 80087fe:	4313      	orrs	r3, r2
 8008800:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a21      	ldr	r2, [pc, #132]	; (800888c <TIM_Base_SetConfig+0xbc>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d00b      	beq.n	8008822 <TIM_Base_SetConfig+0x52>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008810:	d007      	beq.n	8008822 <TIM_Base_SetConfig+0x52>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	4a1e      	ldr	r2, [pc, #120]	; (8008890 <TIM_Base_SetConfig+0xc0>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d003      	beq.n	8008822 <TIM_Base_SetConfig+0x52>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	4a1d      	ldr	r2, [pc, #116]	; (8008894 <TIM_Base_SetConfig+0xc4>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d108      	bne.n	8008834 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	68db      	ldr	r3, [r3, #12]
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	4313      	orrs	r3, r2
 8008832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	695b      	ldr	r3, [r3, #20]
 800883e:	4313      	orrs	r3, r2
 8008840:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	689a      	ldr	r2, [r3, #8]
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	4a0c      	ldr	r2, [pc, #48]	; (800888c <TIM_Base_SetConfig+0xbc>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d007      	beq.n	8008870 <TIM_Base_SetConfig+0xa0>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	4a0b      	ldr	r2, [pc, #44]	; (8008890 <TIM_Base_SetConfig+0xc0>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d003      	beq.n	8008870 <TIM_Base_SetConfig+0xa0>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	4a0a      	ldr	r2, [pc, #40]	; (8008894 <TIM_Base_SetConfig+0xc4>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d103      	bne.n	8008878 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	691a      	ldr	r2, [r3, #16]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	615a      	str	r2, [r3, #20]
}
 800887e:	bf00      	nop
 8008880:	3714      	adds	r7, #20
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop
 800888c:	40012c00 	.word	0x40012c00
 8008890:	40014000 	.word	0x40014000
 8008894:	40014400 	.word	0x40014400

08008898 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008898:	b480      	push	{r7}
 800889a:	b087      	sub	sp, #28
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
 80088a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6a1b      	ldr	r3, [r3, #32]
 80088a6:	f023 0201 	bic.w	r2, r3, #1
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a1b      	ldr	r3, [r3, #32]
 80088b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f023 0303 	bic.w	r3, r3, #3
 80088d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68fa      	ldr	r2, [r7, #12]
 80088da:	4313      	orrs	r3, r2
 80088dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	f023 0302 	bic.w	r3, r3, #2
 80088e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	697a      	ldr	r2, [r7, #20]
 80088ec:	4313      	orrs	r3, r2
 80088ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	4a24      	ldr	r2, [pc, #144]	; (8008984 <TIM_OC1_SetConfig+0xec>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d007      	beq.n	8008908 <TIM_OC1_SetConfig+0x70>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	4a23      	ldr	r2, [pc, #140]	; (8008988 <TIM_OC1_SetConfig+0xf0>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d003      	beq.n	8008908 <TIM_OC1_SetConfig+0x70>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	4a22      	ldr	r2, [pc, #136]	; (800898c <TIM_OC1_SetConfig+0xf4>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d10c      	bne.n	8008922 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	f023 0308 	bic.w	r3, r3, #8
 800890e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	68db      	ldr	r3, [r3, #12]
 8008914:	697a      	ldr	r2, [r7, #20]
 8008916:	4313      	orrs	r3, r2
 8008918:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	f023 0304 	bic.w	r3, r3, #4
 8008920:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a17      	ldr	r2, [pc, #92]	; (8008984 <TIM_OC1_SetConfig+0xec>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d007      	beq.n	800893a <TIM_OC1_SetConfig+0xa2>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a16      	ldr	r2, [pc, #88]	; (8008988 <TIM_OC1_SetConfig+0xf0>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d003      	beq.n	800893a <TIM_OC1_SetConfig+0xa2>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4a15      	ldr	r2, [pc, #84]	; (800898c <TIM_OC1_SetConfig+0xf4>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d111      	bne.n	800895e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008940:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008948:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	695b      	ldr	r3, [r3, #20]
 800894e:	693a      	ldr	r2, [r7, #16]
 8008950:	4313      	orrs	r3, r2
 8008952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	699b      	ldr	r3, [r3, #24]
 8008958:	693a      	ldr	r2, [r7, #16]
 800895a:	4313      	orrs	r3, r2
 800895c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	693a      	ldr	r2, [r7, #16]
 8008962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	68fa      	ldr	r2, [r7, #12]
 8008968:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	685a      	ldr	r2, [r3, #4]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	697a      	ldr	r2, [r7, #20]
 8008976:	621a      	str	r2, [r3, #32]
}
 8008978:	bf00      	nop
 800897a:	371c      	adds	r7, #28
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr
 8008984:	40012c00 	.word	0x40012c00
 8008988:	40014000 	.word	0x40014000
 800898c:	40014400 	.word	0x40014400

08008990 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008990:	b480      	push	{r7}
 8008992:	b087      	sub	sp, #28
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
 8008998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a1b      	ldr	r3, [r3, #32]
 800899e:	f023 0210 	bic.w	r2, r3, #16
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6a1b      	ldr	r3, [r3, #32]
 80089aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	699b      	ldr	r3, [r3, #24]
 80089b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80089be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	021b      	lsls	r3, r3, #8
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	f023 0320 	bic.w	r3, r3, #32
 80089de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	011b      	lsls	r3, r3, #4
 80089e6:	697a      	ldr	r2, [r7, #20]
 80089e8:	4313      	orrs	r3, r2
 80089ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	4a22      	ldr	r2, [pc, #136]	; (8008a78 <TIM_OC2_SetConfig+0xe8>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d10d      	bne.n	8008a10 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80089fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	68db      	ldr	r3, [r3, #12]
 8008a00:	011b      	lsls	r3, r3, #4
 8008a02:	697a      	ldr	r2, [r7, #20]
 8008a04:	4313      	orrs	r3, r2
 8008a06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008a08:	697b      	ldr	r3, [r7, #20]
 8008a0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a0e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	4a19      	ldr	r2, [pc, #100]	; (8008a78 <TIM_OC2_SetConfig+0xe8>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d007      	beq.n	8008a28 <TIM_OC2_SetConfig+0x98>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	4a18      	ldr	r2, [pc, #96]	; (8008a7c <TIM_OC2_SetConfig+0xec>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d003      	beq.n	8008a28 <TIM_OC2_SetConfig+0x98>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4a17      	ldr	r2, [pc, #92]	; (8008a80 <TIM_OC2_SetConfig+0xf0>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d113      	bne.n	8008a50 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008a2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	695b      	ldr	r3, [r3, #20]
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	693a      	ldr	r2, [r7, #16]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	699b      	ldr	r3, [r3, #24]
 8008a48:	009b      	lsls	r3, r3, #2
 8008a4a:	693a      	ldr	r2, [r7, #16]
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	693a      	ldr	r2, [r7, #16]
 8008a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	68fa      	ldr	r2, [r7, #12]
 8008a5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	685a      	ldr	r2, [r3, #4]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	697a      	ldr	r2, [r7, #20]
 8008a68:	621a      	str	r2, [r3, #32]
}
 8008a6a:	bf00      	nop
 8008a6c:	371c      	adds	r7, #28
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a74:	4770      	bx	lr
 8008a76:	bf00      	nop
 8008a78:	40012c00 	.word	0x40012c00
 8008a7c:	40014000 	.word	0x40014000
 8008a80:	40014400 	.word	0x40014400

08008a84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b087      	sub	sp, #28
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6a1b      	ldr	r3, [r3, #32]
 8008a92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a1b      	ldr	r3, [r3, #32]
 8008a9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	69db      	ldr	r3, [r3, #28]
 8008aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f023 0303 	bic.w	r3, r3, #3
 8008abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68fa      	ldr	r2, [r7, #12]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	021b      	lsls	r3, r3, #8
 8008ad8:	697a      	ldr	r2, [r7, #20]
 8008ada:	4313      	orrs	r3, r2
 8008adc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a21      	ldr	r2, [pc, #132]	; (8008b68 <TIM_OC3_SetConfig+0xe4>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d10d      	bne.n	8008b02 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008aec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	021b      	lsls	r3, r3, #8
 8008af4:	697a      	ldr	r2, [r7, #20]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008b00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	4a18      	ldr	r2, [pc, #96]	; (8008b68 <TIM_OC3_SetConfig+0xe4>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d007      	beq.n	8008b1a <TIM_OC3_SetConfig+0x96>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4a17      	ldr	r2, [pc, #92]	; (8008b6c <TIM_OC3_SetConfig+0xe8>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d003      	beq.n	8008b1a <TIM_OC3_SetConfig+0x96>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	4a16      	ldr	r2, [pc, #88]	; (8008b70 <TIM_OC3_SetConfig+0xec>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d113      	bne.n	8008b42 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	695b      	ldr	r3, [r3, #20]
 8008b2e:	011b      	lsls	r3, r3, #4
 8008b30:	693a      	ldr	r2, [r7, #16]
 8008b32:	4313      	orrs	r3, r2
 8008b34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	699b      	ldr	r3, [r3, #24]
 8008b3a:	011b      	lsls	r3, r3, #4
 8008b3c:	693a      	ldr	r2, [r7, #16]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	693a      	ldr	r2, [r7, #16]
 8008b46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	68fa      	ldr	r2, [r7, #12]
 8008b4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	685a      	ldr	r2, [r3, #4]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	697a      	ldr	r2, [r7, #20]
 8008b5a:	621a      	str	r2, [r3, #32]
}
 8008b5c:	bf00      	nop
 8008b5e:	371c      	adds	r7, #28
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr
 8008b68:	40012c00 	.word	0x40012c00
 8008b6c:	40014000 	.word	0x40014000
 8008b70:	40014400 	.word	0x40014400

08008b74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b087      	sub	sp, #28
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a1b      	ldr	r3, [r3, #32]
 8008b82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a1b      	ldr	r3, [r3, #32]
 8008b8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	69db      	ldr	r3, [r3, #28]
 8008b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008ba2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	021b      	lsls	r3, r3, #8
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008bc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	031b      	lsls	r3, r3, #12
 8008bca:	693a      	ldr	r2, [r7, #16]
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a14      	ldr	r2, [pc, #80]	; (8008c24 <TIM_OC4_SetConfig+0xb0>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d007      	beq.n	8008be8 <TIM_OC4_SetConfig+0x74>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a13      	ldr	r2, [pc, #76]	; (8008c28 <TIM_OC4_SetConfig+0xb4>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d003      	beq.n	8008be8 <TIM_OC4_SetConfig+0x74>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4a12      	ldr	r2, [pc, #72]	; (8008c2c <TIM_OC4_SetConfig+0xb8>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d109      	bne.n	8008bfc <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008be8:	697b      	ldr	r3, [r7, #20]
 8008bea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008bee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	695b      	ldr	r3, [r3, #20]
 8008bf4:	019b      	lsls	r3, r3, #6
 8008bf6:	697a      	ldr	r2, [r7, #20]
 8008bf8:	4313      	orrs	r3, r2
 8008bfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	697a      	ldr	r2, [r7, #20]
 8008c00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	685a      	ldr	r2, [r3, #4]
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	693a      	ldr	r2, [r7, #16]
 8008c14:	621a      	str	r2, [r3, #32]
}
 8008c16:	bf00      	nop
 8008c18:	371c      	adds	r7, #28
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr
 8008c22:	bf00      	nop
 8008c24:	40012c00 	.word	0x40012c00
 8008c28:	40014000 	.word	0x40014000
 8008c2c:	40014400 	.word	0x40014400

08008c30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b087      	sub	sp, #28
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6a1b      	ldr	r3, [r3, #32]
 8008c3e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6a1b      	ldr	r3, [r3, #32]
 8008c4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	68fa      	ldr	r2, [r7, #12]
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008c74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	041b      	lsls	r3, r3, #16
 8008c7c:	693a      	ldr	r2, [r7, #16]
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	4a13      	ldr	r2, [pc, #76]	; (8008cd4 <TIM_OC5_SetConfig+0xa4>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d007      	beq.n	8008c9a <TIM_OC5_SetConfig+0x6a>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	4a12      	ldr	r2, [pc, #72]	; (8008cd8 <TIM_OC5_SetConfig+0xa8>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d003      	beq.n	8008c9a <TIM_OC5_SetConfig+0x6a>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	4a11      	ldr	r2, [pc, #68]	; (8008cdc <TIM_OC5_SetConfig+0xac>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d109      	bne.n	8008cae <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	695b      	ldr	r3, [r3, #20]
 8008ca6:	021b      	lsls	r3, r3, #8
 8008ca8:	697a      	ldr	r2, [r7, #20]
 8008caa:	4313      	orrs	r3, r2
 8008cac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	697a      	ldr	r2, [r7, #20]
 8008cb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008cba:	683b      	ldr	r3, [r7, #0]
 8008cbc:	685a      	ldr	r2, [r3, #4]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	693a      	ldr	r2, [r7, #16]
 8008cc6:	621a      	str	r2, [r3, #32]
}
 8008cc8:	bf00      	nop
 8008cca:	371c      	adds	r7, #28
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr
 8008cd4:	40012c00 	.word	0x40012c00
 8008cd8:	40014000 	.word	0x40014000
 8008cdc:	40014400 	.word	0x40014400

08008ce0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b087      	sub	sp, #28
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6a1b      	ldr	r3, [r3, #32]
 8008cee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6a1b      	ldr	r3, [r3, #32]
 8008cfa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	021b      	lsls	r3, r3, #8
 8008d1a:	68fa      	ldr	r2, [r7, #12]
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008d26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	051b      	lsls	r3, r3, #20
 8008d2e:	693a      	ldr	r2, [r7, #16]
 8008d30:	4313      	orrs	r3, r2
 8008d32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	4a14      	ldr	r2, [pc, #80]	; (8008d88 <TIM_OC6_SetConfig+0xa8>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d007      	beq.n	8008d4c <TIM_OC6_SetConfig+0x6c>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	4a13      	ldr	r2, [pc, #76]	; (8008d8c <TIM_OC6_SetConfig+0xac>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d003      	beq.n	8008d4c <TIM_OC6_SetConfig+0x6c>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	4a12      	ldr	r2, [pc, #72]	; (8008d90 <TIM_OC6_SetConfig+0xb0>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d109      	bne.n	8008d60 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008d52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	695b      	ldr	r3, [r3, #20]
 8008d58:	029b      	lsls	r3, r3, #10
 8008d5a:	697a      	ldr	r2, [r7, #20]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	697a      	ldr	r2, [r7, #20]
 8008d64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	68fa      	ldr	r2, [r7, #12]
 8008d6a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	685a      	ldr	r2, [r3, #4]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	693a      	ldr	r2, [r7, #16]
 8008d78:	621a      	str	r2, [r3, #32]
}
 8008d7a:	bf00      	nop
 8008d7c:	371c      	adds	r7, #28
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d84:	4770      	bx	lr
 8008d86:	bf00      	nop
 8008d88:	40012c00 	.word	0x40012c00
 8008d8c:	40014000 	.word	0x40014000
 8008d90:	40014400 	.word	0x40014400

08008d94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b087      	sub	sp, #28
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6a1b      	ldr	r3, [r3, #32]
 8008da4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	6a1b      	ldr	r3, [r3, #32]
 8008daa:	f023 0201 	bic.w	r2, r3, #1
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	699b      	ldr	r3, [r3, #24]
 8008db6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008dbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	011b      	lsls	r3, r3, #4
 8008dc4:	693a      	ldr	r2, [r7, #16]
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	f023 030a 	bic.w	r3, r3, #10
 8008dd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008dd2:	697a      	ldr	r2, [r7, #20]
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	693a      	ldr	r2, [r7, #16]
 8008dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	697a      	ldr	r2, [r7, #20]
 8008de4:	621a      	str	r2, [r3, #32]
}
 8008de6:	bf00      	nop
 8008de8:	371c      	adds	r7, #28
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr

08008df2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008df2:	b480      	push	{r7}
 8008df4:	b087      	sub	sp, #28
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	60f8      	str	r0, [r7, #12]
 8008dfa:	60b9      	str	r1, [r7, #8]
 8008dfc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6a1b      	ldr	r3, [r3, #32]
 8008e02:	f023 0210 	bic.w	r2, r3, #16
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	699b      	ldr	r3, [r3, #24]
 8008e0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6a1b      	ldr	r3, [r3, #32]
 8008e14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008e1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	031b      	lsls	r3, r3, #12
 8008e22:	697a      	ldr	r2, [r7, #20]
 8008e24:	4313      	orrs	r3, r2
 8008e26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008e2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	011b      	lsls	r3, r3, #4
 8008e34:	693a      	ldr	r2, [r7, #16]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	693a      	ldr	r2, [r7, #16]
 8008e44:	621a      	str	r2, [r3, #32]
}
 8008e46:	bf00      	nop
 8008e48:	371c      	adds	r7, #28
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr

08008e52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e52:	b480      	push	{r7}
 8008e54:	b085      	sub	sp, #20
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
 8008e5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	689b      	ldr	r3, [r3, #8]
 8008e60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e6a:	683a      	ldr	r2, [r7, #0]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	f043 0307 	orr.w	r3, r3, #7
 8008e74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	609a      	str	r2, [r3, #8]
}
 8008e7c:	bf00      	nop
 8008e7e:	3714      	adds	r7, #20
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b087      	sub	sp, #28
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	607a      	str	r2, [r7, #4]
 8008e94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008ea2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	021a      	lsls	r2, r3, #8
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	431a      	orrs	r2, r3
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	697a      	ldr	r2, [r7, #20]
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	697a      	ldr	r2, [r7, #20]
 8008eba:	609a      	str	r2, [r3, #8]
}
 8008ebc:	bf00      	nop
 8008ebe:	371c      	adds	r7, #28
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr

08008ec8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b087      	sub	sp, #28
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	60f8      	str	r0, [r7, #12]
 8008ed0:	60b9      	str	r1, [r7, #8]
 8008ed2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	f003 031f 	and.w	r3, r3, #31
 8008eda:	2201      	movs	r2, #1
 8008edc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ee0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	6a1a      	ldr	r2, [r3, #32]
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	43db      	mvns	r3, r3
 8008eea:	401a      	ands	r2, r3
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	6a1a      	ldr	r2, [r3, #32]
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	f003 031f 	and.w	r3, r3, #31
 8008efa:	6879      	ldr	r1, [r7, #4]
 8008efc:	fa01 f303 	lsl.w	r3, r1, r3
 8008f00:	431a      	orrs	r2, r3
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	621a      	str	r2, [r3, #32]
}
 8008f06:	bf00      	nop
 8008f08:	371c      	adds	r7, #28
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f10:	4770      	bx	lr
	...

08008f14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b085      	sub	sp, #20
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d101      	bne.n	8008f2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f28:	2302      	movs	r3, #2
 8008f2a:	e04f      	b.n	8008fcc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2201      	movs	r2, #1
 8008f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2202      	movs	r2, #2
 8008f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a21      	ldr	r2, [pc, #132]	; (8008fd8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d108      	bne.n	8008f68 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008f5c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	4313      	orrs	r3, r2
 8008f66:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f6e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	68fa      	ldr	r2, [r7, #12]
 8008f76:	4313      	orrs	r3, r2
 8008f78:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	68fa      	ldr	r2, [r7, #12]
 8008f80:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a14      	ldr	r2, [pc, #80]	; (8008fd8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d009      	beq.n	8008fa0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f94:	d004      	beq.n	8008fa0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	4a10      	ldr	r2, [pc, #64]	; (8008fdc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d10c      	bne.n	8008fba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008fa6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	689b      	ldr	r3, [r3, #8]
 8008fac:	68ba      	ldr	r2, [r7, #8]
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	68ba      	ldr	r2, [r7, #8]
 8008fb8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3714      	adds	r7, #20
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr
 8008fd8:	40012c00 	.word	0x40012c00
 8008fdc:	40014000 	.word	0x40014000

08008fe0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b085      	sub	sp, #20
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008fea:	2300      	movs	r3, #0
 8008fec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d101      	bne.n	8008ffc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008ff8:	2302      	movs	r3, #2
 8008ffa:	e060      	b.n	80090be <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2201      	movs	r2, #1
 8009000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	68db      	ldr	r3, [r3, #12]
 800900e:	4313      	orrs	r3, r2
 8009010:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	4313      	orrs	r3, r2
 800901e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	685b      	ldr	r3, [r3, #4]
 800902a:	4313      	orrs	r3, r2
 800902c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4313      	orrs	r3, r2
 800903a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	4313      	orrs	r3, r2
 8009048:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	695b      	ldr	r3, [r3, #20]
 8009054:	4313      	orrs	r3, r2
 8009056:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009062:	4313      	orrs	r3, r2
 8009064:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	699b      	ldr	r3, [r3, #24]
 8009070:	041b      	lsls	r3, r3, #16
 8009072:	4313      	orrs	r3, r2
 8009074:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a14      	ldr	r2, [pc, #80]	; (80090cc <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d115      	bne.n	80090ac <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800908a:	051b      	lsls	r3, r3, #20
 800908c:	4313      	orrs	r3, r2
 800908e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	69db      	ldr	r3, [r3, #28]
 800909a:	4313      	orrs	r3, r2
 800909c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	6a1b      	ldr	r3, [r3, #32]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	68fa      	ldr	r2, [r7, #12]
 80090b2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3714      	adds	r7, #20
 80090c2:	46bd      	mov	sp, r7
 80090c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c8:	4770      	bx	lr
 80090ca:	bf00      	nop
 80090cc:	40012c00 	.word	0x40012c00

080090d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b082      	sub	sp, #8
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d101      	bne.n	80090e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090de:	2301      	movs	r3, #1
 80090e0:	e040      	b.n	8009164 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d106      	bne.n	80090f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2200      	movs	r2, #0
 80090ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f000 f873 	bl	80091de <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2224      	movs	r2, #36	; 0x24
 80090fc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	681a      	ldr	r2, [r3, #0]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f022 0201 	bic.w	r2, r2, #1
 800910c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f000 fb72 	bl	80097f8 <UART_SetConfig>
 8009114:	4603      	mov	r3, r0
 8009116:	2b01      	cmp	r3, #1
 8009118:	d101      	bne.n	800911e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800911a:	2301      	movs	r3, #1
 800911c:	e022      	b.n	8009164 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009122:	2b00      	cmp	r3, #0
 8009124:	d002      	beq.n	800912c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 fdc0 	bl	8009cac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	685a      	ldr	r2, [r3, #4]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800913a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	689a      	ldr	r2, [r3, #8]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800914a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	681a      	ldr	r2, [r3, #0]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f042 0201 	orr.w	r2, r2, #1
 800915a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 fe47 	bl	8009df0 <UART_CheckIdleState>
 8009162:	4603      	mov	r3, r0
}
 8009164:	4618      	mov	r0, r3
 8009166:	3708      	adds	r7, #8
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}

0800916c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b082      	sub	sp, #8
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d101      	bne.n	800917e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800917a:	2301      	movs	r3, #1
 800917c:	e02b      	b.n	80091d6 <HAL_UART_DeInit+0x6a>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2224      	movs	r2, #36	; 0x24
 8009182:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	681a      	ldr	r2, [r3, #0]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f022 0201 	bic.w	r2, r2, #1
 8009192:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2200      	movs	r2, #0
 800919a:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2200      	movs	r2, #0
 80091a2:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	2200      	movs	r2, #0
 80091aa:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f000 f820 	bl	80091f2 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_RESET;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_RESET;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2200      	movs	r2, #0
 80091c4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2200      	movs	r2, #0
 80091ca:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80091d4:	2300      	movs	r3, #0
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3708      	adds	r7, #8
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}

080091de <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80091de:	b480      	push	{r7}
 80091e0:	b083      	sub	sp, #12
 80091e2:	af00      	add	r7, sp, #0
 80091e4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80091e6:	bf00      	nop
 80091e8:	370c      	adds	r7, #12
 80091ea:	46bd      	mov	sp, r7
 80091ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f0:	4770      	bx	lr

080091f2 <HAL_UART_MspDeInit>:
  * @brief DeInitialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 80091f2:	b480      	push	{r7}
 80091f4:	b083      	sub	sp, #12
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspDeInit can be implemented in the user file
   */
}
 80091fa:	bf00      	nop
 80091fc:	370c      	adds	r7, #12
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr
	...

08009208 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b0ba      	sub	sp, #232	; 0xe8
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	69db      	ldr	r3, [r3, #28]
 8009216:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	689b      	ldr	r3, [r3, #8]
 800922a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800922e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009232:	f640 030f 	movw	r3, #2063	; 0x80f
 8009236:	4013      	ands	r3, r2
 8009238:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800923c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009240:	2b00      	cmp	r3, #0
 8009242:	d115      	bne.n	8009270 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009244:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009248:	f003 0320 	and.w	r3, r3, #32
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00f      	beq.n	8009270 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009254:	f003 0320 	and.w	r3, r3, #32
 8009258:	2b00      	cmp	r3, #0
 800925a:	d009      	beq.n	8009270 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009260:	2b00      	cmp	r3, #0
 8009262:	f000 82a6 	beq.w	80097b2 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	4798      	blx	r3
      }
      return;
 800926e:	e2a0      	b.n	80097b2 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8009270:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009274:	2b00      	cmp	r3, #0
 8009276:	f000 8117 	beq.w	80094a8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800927a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800927e:	f003 0301 	and.w	r3, r3, #1
 8009282:	2b00      	cmp	r3, #0
 8009284:	d106      	bne.n	8009294 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009286:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800928a:	4b85      	ldr	r3, [pc, #532]	; (80094a0 <HAL_UART_IRQHandler+0x298>)
 800928c:	4013      	ands	r3, r2
 800928e:	2b00      	cmp	r3, #0
 8009290:	f000 810a 	beq.w	80094a8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009298:	f003 0301 	and.w	r3, r3, #1
 800929c:	2b00      	cmp	r3, #0
 800929e:	d011      	beq.n	80092c4 <HAL_UART_IRQHandler+0xbc>
 80092a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d00b      	beq.n	80092c4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	2201      	movs	r2, #1
 80092b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80092ba:	f043 0201 	orr.w	r2, r3, #1
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80092c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092c8:	f003 0302 	and.w	r3, r3, #2
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d011      	beq.n	80092f4 <HAL_UART_IRQHandler+0xec>
 80092d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80092d4:	f003 0301 	and.w	r3, r3, #1
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d00b      	beq.n	80092f4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	2202      	movs	r2, #2
 80092e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80092ea:	f043 0204 	orr.w	r2, r3, #4
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80092f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092f8:	f003 0304 	and.w	r3, r3, #4
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d011      	beq.n	8009324 <HAL_UART_IRQHandler+0x11c>
 8009300:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009304:	f003 0301 	and.w	r3, r3, #1
 8009308:	2b00      	cmp	r3, #0
 800930a:	d00b      	beq.n	8009324 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	2204      	movs	r2, #4
 8009312:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800931a:	f043 0202 	orr.w	r2, r3, #2
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009328:	f003 0308 	and.w	r3, r3, #8
 800932c:	2b00      	cmp	r3, #0
 800932e:	d017      	beq.n	8009360 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009334:	f003 0320 	and.w	r3, r3, #32
 8009338:	2b00      	cmp	r3, #0
 800933a:	d105      	bne.n	8009348 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800933c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009340:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009344:	2b00      	cmp	r3, #0
 8009346:	d00b      	beq.n	8009360 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	2208      	movs	r2, #8
 800934e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009356:	f043 0208 	orr.w	r2, r3, #8
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009364:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009368:	2b00      	cmp	r3, #0
 800936a:	d012      	beq.n	8009392 <HAL_UART_IRQHandler+0x18a>
 800936c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009370:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009374:	2b00      	cmp	r3, #0
 8009376:	d00c      	beq.n	8009392 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009380:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009388:	f043 0220 	orr.w	r2, r3, #32
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009398:	2b00      	cmp	r3, #0
 800939a:	f000 820c 	beq.w	80097b6 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800939e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093a2:	f003 0320 	and.w	r3, r3, #32
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d00d      	beq.n	80093c6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80093aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093ae:	f003 0320 	and.w	r3, r3, #32
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d007      	beq.n	80093c6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d003      	beq.n	80093c6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80093cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093da:	2b40      	cmp	r3, #64	; 0x40
 80093dc:	d005      	beq.n	80093ea <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80093de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80093e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d04f      	beq.n	800948a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 fe0d 	bl	800a00a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093fa:	2b40      	cmp	r3, #64	; 0x40
 80093fc:	d141      	bne.n	8009482 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	3308      	adds	r3, #8
 8009404:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009408:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800940c:	e853 3f00 	ldrex	r3, [r3]
 8009410:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009414:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009418:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800941c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	3308      	adds	r3, #8
 8009426:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800942a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800942e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009432:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009436:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800943a:	e841 2300 	strex	r3, r2, [r1]
 800943e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009442:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1d9      	bne.n	80093fe <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800944e:	2b00      	cmp	r3, #0
 8009450:	d013      	beq.n	800947a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009456:	4a13      	ldr	r2, [pc, #76]	; (80094a4 <HAL_UART_IRQHandler+0x29c>)
 8009458:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800945e:	4618      	mov	r0, r3
 8009460:	f7fc fc6e 	bl	8005d40 <HAL_DMA_Abort_IT>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d017      	beq.n	800949a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800946e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009470:	687a      	ldr	r2, [r7, #4]
 8009472:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8009474:	4610      	mov	r0, r2
 8009476:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009478:	e00f      	b.n	800949a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 f9a6 	bl	80097cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009480:	e00b      	b.n	800949a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f000 f9a2 	bl	80097cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009488:	e007      	b.n	800949a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 f99e 	bl	80097cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2200      	movs	r2, #0
 8009494:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8009498:	e18d      	b.n	80097b6 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800949a:	bf00      	nop
    return;
 800949c:	e18b      	b.n	80097b6 <HAL_UART_IRQHandler+0x5ae>
 800949e:	bf00      	nop
 80094a0:	04000120 	.word	0x04000120
 80094a4:	0800a0d1 	.word	0x0800a0d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094ac:	2b01      	cmp	r3, #1
 80094ae:	f040 8146 	bne.w	800973e <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80094b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80094b6:	f003 0310 	and.w	r3, r3, #16
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	f000 813f 	beq.w	800973e <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80094c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80094c4:	f003 0310 	and.w	r3, r3, #16
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	f000 8138 	beq.w	800973e <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	2210      	movs	r2, #16
 80094d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	689b      	ldr	r3, [r3, #8]
 80094dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094e0:	2b40      	cmp	r3, #64	; 0x40
 80094e2:	f040 80b4 	bne.w	800964e <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80094f2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	f000 815f 	beq.w	80097ba <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009502:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009506:	429a      	cmp	r2, r3
 8009508:	f080 8157 	bcs.w	80097ba <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009512:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 0320 	and.w	r3, r3, #32
 8009522:	2b00      	cmp	r3, #0
 8009524:	f040 8085 	bne.w	8009632 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009530:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009534:	e853 3f00 	ldrex	r3, [r3]
 8009538:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800953c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009540:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009544:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	461a      	mov	r2, r3
 800954e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009552:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009556:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800955a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800955e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009562:	e841 2300 	strex	r3, r2, [r1]
 8009566:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800956a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800956e:	2b00      	cmp	r3, #0
 8009570:	d1da      	bne.n	8009528 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	3308      	adds	r3, #8
 8009578:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800957a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800957c:	e853 3f00 	ldrex	r3, [r3]
 8009580:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009582:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009584:	f023 0301 	bic.w	r3, r3, #1
 8009588:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	3308      	adds	r3, #8
 8009592:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009596:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800959a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800959e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80095a2:	e841 2300 	strex	r3, r2, [r1]
 80095a6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80095a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1e1      	bne.n	8009572 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	3308      	adds	r3, #8
 80095b4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80095b8:	e853 3f00 	ldrex	r3, [r3]
 80095bc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80095be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80095c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	3308      	adds	r3, #8
 80095ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80095d2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80095d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80095d8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80095da:	e841 2300 	strex	r3, r2, [r1]
 80095de:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80095e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d1e3      	bne.n	80095ae <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2220      	movs	r2, #32
 80095ea:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095fa:	e853 3f00 	ldrex	r3, [r3]
 80095fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009600:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009602:	f023 0310 	bic.w	r3, r3, #16
 8009606:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	461a      	mov	r2, r3
 8009610:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009614:	65bb      	str	r3, [r7, #88]	; 0x58
 8009616:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009618:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800961a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800961c:	e841 2300 	strex	r3, r2, [r1]
 8009620:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009622:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009624:	2b00      	cmp	r3, #0
 8009626:	d1e4      	bne.n	80095f2 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800962c:	4618      	mov	r0, r3
 800962e:	f7fc fb49 	bl	8005cc4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800963e:	b29b      	uxth	r3, r3
 8009640:	1ad3      	subs	r3, r2, r3
 8009642:	b29b      	uxth	r3, r3
 8009644:	4619      	mov	r1, r3
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 f8ca 	bl	80097e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800964c:	e0b5      	b.n	80097ba <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800965a:	b29b      	uxth	r3, r3
 800965c:	1ad3      	subs	r3, r2, r3
 800965e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009668:	b29b      	uxth	r3, r3
 800966a:	2b00      	cmp	r3, #0
 800966c:	f000 80a7 	beq.w	80097be <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8009670:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009674:	2b00      	cmp	r3, #0
 8009676:	f000 80a2 	beq.w	80097be <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009682:	e853 3f00 	ldrex	r3, [r3]
 8009686:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800968a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800968e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	461a      	mov	r2, r3
 8009698:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800969c:	647b      	str	r3, [r7, #68]	; 0x44
 800969e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80096a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80096a4:	e841 2300 	strex	r3, r2, [r1]
 80096a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80096aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d1e4      	bne.n	800967a <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	3308      	adds	r3, #8
 80096b6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ba:	e853 3f00 	ldrex	r3, [r3]
 80096be:	623b      	str	r3, [r7, #32]
   return(result);
 80096c0:	6a3b      	ldr	r3, [r7, #32]
 80096c2:	f023 0301 	bic.w	r3, r3, #1
 80096c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	3308      	adds	r3, #8
 80096d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80096d4:	633a      	str	r2, [r7, #48]	; 0x30
 80096d6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80096da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096dc:	e841 2300 	strex	r3, r2, [r1]
 80096e0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80096e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d1e3      	bne.n	80096b0 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2220      	movs	r2, #32
 80096ec:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2200      	movs	r2, #0
 80096f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2200      	movs	r2, #0
 80096f8:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009700:	693b      	ldr	r3, [r7, #16]
 8009702:	e853 3f00 	ldrex	r3, [r3]
 8009706:	60fb      	str	r3, [r7, #12]
   return(result);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f023 0310 	bic.w	r3, r3, #16
 800970e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	461a      	mov	r2, r3
 8009718:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800971c:	61fb      	str	r3, [r7, #28]
 800971e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009720:	69b9      	ldr	r1, [r7, #24]
 8009722:	69fa      	ldr	r2, [r7, #28]
 8009724:	e841 2300 	strex	r3, r2, [r1]
 8009728:	617b      	str	r3, [r7, #20]
   return(result);
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d1e4      	bne.n	80096fa <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009730:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009734:	4619      	mov	r1, r3
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f000 f852 	bl	80097e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800973c:	e03f      	b.n	80097be <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800973e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009742:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009746:	2b00      	cmp	r3, #0
 8009748:	d00e      	beq.n	8009768 <HAL_UART_IRQHandler+0x560>
 800974a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800974e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009752:	2b00      	cmp	r3, #0
 8009754:	d008      	beq.n	8009768 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800975e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f000 fcf5 	bl	800a150 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009766:	e02d      	b.n	80097c4 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800976c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00e      	beq.n	8009792 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800977c:	2b00      	cmp	r3, #0
 800977e:	d008      	beq.n	8009792 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009784:	2b00      	cmp	r3, #0
 8009786:	d01c      	beq.n	80097c2 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	4798      	blx	r3
    }
    return;
 8009790:	e017      	b.n	80097c2 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800979a:	2b00      	cmp	r3, #0
 800979c:	d012      	beq.n	80097c4 <HAL_UART_IRQHandler+0x5bc>
 800979e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d00c      	beq.n	80097c4 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f000 fca6 	bl	800a0fc <UART_EndTransmit_IT>
    return;
 80097b0:	e008      	b.n	80097c4 <HAL_UART_IRQHandler+0x5bc>
      return;
 80097b2:	bf00      	nop
 80097b4:	e006      	b.n	80097c4 <HAL_UART_IRQHandler+0x5bc>
    return;
 80097b6:	bf00      	nop
 80097b8:	e004      	b.n	80097c4 <HAL_UART_IRQHandler+0x5bc>
      return;
 80097ba:	bf00      	nop
 80097bc:	e002      	b.n	80097c4 <HAL_UART_IRQHandler+0x5bc>
      return;
 80097be:	bf00      	nop
 80097c0:	e000      	b.n	80097c4 <HAL_UART_IRQHandler+0x5bc>
    return;
 80097c2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80097c4:	37e8      	adds	r7, #232	; 0xe8
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop

080097cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b083      	sub	sp, #12
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80097d4:	bf00      	nop
 80097d6:	370c      	adds	r7, #12
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b083      	sub	sp, #12
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	460b      	mov	r3, r1
 80097ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80097ec:	bf00      	nop
 80097ee:	370c      	adds	r7, #12
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80097f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80097fc:	b08a      	sub	sp, #40	; 0x28
 80097fe:	af00      	add	r7, sp, #0
 8009800:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009802:	2300      	movs	r3, #0
 8009804:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	689a      	ldr	r2, [r3, #8]
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	691b      	ldr	r3, [r3, #16]
 8009810:	431a      	orrs	r2, r3
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	695b      	ldr	r3, [r3, #20]
 8009816:	431a      	orrs	r2, r3
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	69db      	ldr	r3, [r3, #28]
 800981c:	4313      	orrs	r3, r2
 800981e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	681a      	ldr	r2, [r3, #0]
 8009826:	4b9e      	ldr	r3, [pc, #632]	; (8009aa0 <UART_SetConfig+0x2a8>)
 8009828:	4013      	ands	r3, r2
 800982a:	68fa      	ldr	r2, [r7, #12]
 800982c:	6812      	ldr	r2, [r2, #0]
 800982e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009830:	430b      	orrs	r3, r1
 8009832:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	685b      	ldr	r3, [r3, #4]
 800983a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	68da      	ldr	r2, [r3, #12]
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	430a      	orrs	r2, r1
 8009848:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	699b      	ldr	r3, [r3, #24]
 800984e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	4a93      	ldr	r2, [pc, #588]	; (8009aa4 <UART_SetConfig+0x2ac>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d004      	beq.n	8009864 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6a1b      	ldr	r3, [r3, #32]
 800985e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009860:	4313      	orrs	r3, r2
 8009862:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009874:	430a      	orrs	r2, r1
 8009876:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	4a8a      	ldr	r2, [pc, #552]	; (8009aa8 <UART_SetConfig+0x2b0>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d126      	bne.n	80098d0 <UART_SetConfig+0xd8>
 8009882:	4b8a      	ldr	r3, [pc, #552]	; (8009aac <UART_SetConfig+0x2b4>)
 8009884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009888:	f003 0303 	and.w	r3, r3, #3
 800988c:	2b03      	cmp	r3, #3
 800988e:	d81b      	bhi.n	80098c8 <UART_SetConfig+0xd0>
 8009890:	a201      	add	r2, pc, #4	; (adr r2, 8009898 <UART_SetConfig+0xa0>)
 8009892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009896:	bf00      	nop
 8009898:	080098a9 	.word	0x080098a9
 800989c:	080098b9 	.word	0x080098b9
 80098a0:	080098b1 	.word	0x080098b1
 80098a4:	080098c1 	.word	0x080098c1
 80098a8:	2301      	movs	r3, #1
 80098aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098ae:	e0ab      	b.n	8009a08 <UART_SetConfig+0x210>
 80098b0:	2302      	movs	r3, #2
 80098b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098b6:	e0a7      	b.n	8009a08 <UART_SetConfig+0x210>
 80098b8:	2304      	movs	r3, #4
 80098ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098be:	e0a3      	b.n	8009a08 <UART_SetConfig+0x210>
 80098c0:	2308      	movs	r3, #8
 80098c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098c6:	e09f      	b.n	8009a08 <UART_SetConfig+0x210>
 80098c8:	2310      	movs	r3, #16
 80098ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098ce:	e09b      	b.n	8009a08 <UART_SetConfig+0x210>
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a76      	ldr	r2, [pc, #472]	; (8009ab0 <UART_SetConfig+0x2b8>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d138      	bne.n	800994c <UART_SetConfig+0x154>
 80098da:	4b74      	ldr	r3, [pc, #464]	; (8009aac <UART_SetConfig+0x2b4>)
 80098dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098e0:	f003 030c 	and.w	r3, r3, #12
 80098e4:	2b0c      	cmp	r3, #12
 80098e6:	d82d      	bhi.n	8009944 <UART_SetConfig+0x14c>
 80098e8:	a201      	add	r2, pc, #4	; (adr r2, 80098f0 <UART_SetConfig+0xf8>)
 80098ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ee:	bf00      	nop
 80098f0:	08009925 	.word	0x08009925
 80098f4:	08009945 	.word	0x08009945
 80098f8:	08009945 	.word	0x08009945
 80098fc:	08009945 	.word	0x08009945
 8009900:	08009935 	.word	0x08009935
 8009904:	08009945 	.word	0x08009945
 8009908:	08009945 	.word	0x08009945
 800990c:	08009945 	.word	0x08009945
 8009910:	0800992d 	.word	0x0800992d
 8009914:	08009945 	.word	0x08009945
 8009918:	08009945 	.word	0x08009945
 800991c:	08009945 	.word	0x08009945
 8009920:	0800993d 	.word	0x0800993d
 8009924:	2300      	movs	r3, #0
 8009926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800992a:	e06d      	b.n	8009a08 <UART_SetConfig+0x210>
 800992c:	2302      	movs	r3, #2
 800992e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009932:	e069      	b.n	8009a08 <UART_SetConfig+0x210>
 8009934:	2304      	movs	r3, #4
 8009936:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800993a:	e065      	b.n	8009a08 <UART_SetConfig+0x210>
 800993c:	2308      	movs	r3, #8
 800993e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009942:	e061      	b.n	8009a08 <UART_SetConfig+0x210>
 8009944:	2310      	movs	r3, #16
 8009946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800994a:	e05d      	b.n	8009a08 <UART_SetConfig+0x210>
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a58      	ldr	r2, [pc, #352]	; (8009ab4 <UART_SetConfig+0x2bc>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d125      	bne.n	80099a2 <UART_SetConfig+0x1aa>
 8009956:	4b55      	ldr	r3, [pc, #340]	; (8009aac <UART_SetConfig+0x2b4>)
 8009958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800995c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009960:	2b30      	cmp	r3, #48	; 0x30
 8009962:	d016      	beq.n	8009992 <UART_SetConfig+0x19a>
 8009964:	2b30      	cmp	r3, #48	; 0x30
 8009966:	d818      	bhi.n	800999a <UART_SetConfig+0x1a2>
 8009968:	2b20      	cmp	r3, #32
 800996a:	d00a      	beq.n	8009982 <UART_SetConfig+0x18a>
 800996c:	2b20      	cmp	r3, #32
 800996e:	d814      	bhi.n	800999a <UART_SetConfig+0x1a2>
 8009970:	2b00      	cmp	r3, #0
 8009972:	d002      	beq.n	800997a <UART_SetConfig+0x182>
 8009974:	2b10      	cmp	r3, #16
 8009976:	d008      	beq.n	800998a <UART_SetConfig+0x192>
 8009978:	e00f      	b.n	800999a <UART_SetConfig+0x1a2>
 800997a:	2300      	movs	r3, #0
 800997c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009980:	e042      	b.n	8009a08 <UART_SetConfig+0x210>
 8009982:	2302      	movs	r3, #2
 8009984:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009988:	e03e      	b.n	8009a08 <UART_SetConfig+0x210>
 800998a:	2304      	movs	r3, #4
 800998c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009990:	e03a      	b.n	8009a08 <UART_SetConfig+0x210>
 8009992:	2308      	movs	r3, #8
 8009994:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009998:	e036      	b.n	8009a08 <UART_SetConfig+0x210>
 800999a:	2310      	movs	r3, #16
 800999c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099a0:	e032      	b.n	8009a08 <UART_SetConfig+0x210>
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a3f      	ldr	r2, [pc, #252]	; (8009aa4 <UART_SetConfig+0x2ac>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d12a      	bne.n	8009a02 <UART_SetConfig+0x20a>
 80099ac:	4b3f      	ldr	r3, [pc, #252]	; (8009aac <UART_SetConfig+0x2b4>)
 80099ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099b2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80099b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80099ba:	d01a      	beq.n	80099f2 <UART_SetConfig+0x1fa>
 80099bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80099c0:	d81b      	bhi.n	80099fa <UART_SetConfig+0x202>
 80099c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099c6:	d00c      	beq.n	80099e2 <UART_SetConfig+0x1ea>
 80099c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099cc:	d815      	bhi.n	80099fa <UART_SetConfig+0x202>
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d003      	beq.n	80099da <UART_SetConfig+0x1e2>
 80099d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80099d6:	d008      	beq.n	80099ea <UART_SetConfig+0x1f2>
 80099d8:	e00f      	b.n	80099fa <UART_SetConfig+0x202>
 80099da:	2300      	movs	r3, #0
 80099dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099e0:	e012      	b.n	8009a08 <UART_SetConfig+0x210>
 80099e2:	2302      	movs	r3, #2
 80099e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099e8:	e00e      	b.n	8009a08 <UART_SetConfig+0x210>
 80099ea:	2304      	movs	r3, #4
 80099ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099f0:	e00a      	b.n	8009a08 <UART_SetConfig+0x210>
 80099f2:	2308      	movs	r3, #8
 80099f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099f8:	e006      	b.n	8009a08 <UART_SetConfig+0x210>
 80099fa:	2310      	movs	r3, #16
 80099fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a00:	e002      	b.n	8009a08 <UART_SetConfig+0x210>
 8009a02:	2310      	movs	r3, #16
 8009a04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4a25      	ldr	r2, [pc, #148]	; (8009aa4 <UART_SetConfig+0x2ac>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	f040 808a 	bne.w	8009b28 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009a14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009a18:	2b08      	cmp	r3, #8
 8009a1a:	d824      	bhi.n	8009a66 <UART_SetConfig+0x26e>
 8009a1c:	a201      	add	r2, pc, #4	; (adr r2, 8009a24 <UART_SetConfig+0x22c>)
 8009a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a22:	bf00      	nop
 8009a24:	08009a49 	.word	0x08009a49
 8009a28:	08009a67 	.word	0x08009a67
 8009a2c:	08009a51 	.word	0x08009a51
 8009a30:	08009a67 	.word	0x08009a67
 8009a34:	08009a57 	.word	0x08009a57
 8009a38:	08009a67 	.word	0x08009a67
 8009a3c:	08009a67 	.word	0x08009a67
 8009a40:	08009a67 	.word	0x08009a67
 8009a44:	08009a5f 	.word	0x08009a5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a48:	f7fd fb1c 	bl	8007084 <HAL_RCC_GetPCLK1Freq>
 8009a4c:	61f8      	str	r0, [r7, #28]
        break;
 8009a4e:	e010      	b.n	8009a72 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a50:	4b19      	ldr	r3, [pc, #100]	; (8009ab8 <UART_SetConfig+0x2c0>)
 8009a52:	61fb      	str	r3, [r7, #28]
        break;
 8009a54:	e00d      	b.n	8009a72 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a56:	f7fd fa7d 	bl	8006f54 <HAL_RCC_GetSysClockFreq>
 8009a5a:	61f8      	str	r0, [r7, #28]
        break;
 8009a5c:	e009      	b.n	8009a72 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a62:	61fb      	str	r3, [r7, #28]
        break;
 8009a64:	e005      	b.n	8009a72 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8009a66:	2300      	movs	r3, #0
 8009a68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009a70:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009a72:	69fb      	ldr	r3, [r7, #28]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	f000 8109 	beq.w	8009c8c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	685a      	ldr	r2, [r3, #4]
 8009a7e:	4613      	mov	r3, r2
 8009a80:	005b      	lsls	r3, r3, #1
 8009a82:	4413      	add	r3, r2
 8009a84:	69fa      	ldr	r2, [r7, #28]
 8009a86:	429a      	cmp	r2, r3
 8009a88:	d305      	bcc.n	8009a96 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009a90:	69fa      	ldr	r2, [r7, #28]
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d912      	bls.n	8009abc <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
 8009a98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009a9c:	e0f6      	b.n	8009c8c <UART_SetConfig+0x494>
 8009a9e:	bf00      	nop
 8009aa0:	efff69f3 	.word	0xefff69f3
 8009aa4:	40008000 	.word	0x40008000
 8009aa8:	40013800 	.word	0x40013800
 8009aac:	40021000 	.word	0x40021000
 8009ab0:	40004400 	.word	0x40004400
 8009ab4:	40004800 	.word	0x40004800
 8009ab8:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009abc:	69fb      	ldr	r3, [r7, #28]
 8009abe:	2200      	movs	r2, #0
 8009ac0:	461c      	mov	r4, r3
 8009ac2:	4615      	mov	r5, r2
 8009ac4:	f04f 0200 	mov.w	r2, #0
 8009ac8:	f04f 0300 	mov.w	r3, #0
 8009acc:	022b      	lsls	r3, r5, #8
 8009ace:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009ad2:	0222      	lsls	r2, r4, #8
 8009ad4:	68f9      	ldr	r1, [r7, #12]
 8009ad6:	6849      	ldr	r1, [r1, #4]
 8009ad8:	0849      	lsrs	r1, r1, #1
 8009ada:	2000      	movs	r0, #0
 8009adc:	4688      	mov	r8, r1
 8009ade:	4681      	mov	r9, r0
 8009ae0:	eb12 0a08 	adds.w	sl, r2, r8
 8009ae4:	eb43 0b09 	adc.w	fp, r3, r9
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	685b      	ldr	r3, [r3, #4]
 8009aec:	2200      	movs	r2, #0
 8009aee:	603b      	str	r3, [r7, #0]
 8009af0:	607a      	str	r2, [r7, #4]
 8009af2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009af6:	4650      	mov	r0, sl
 8009af8:	4659      	mov	r1, fp
 8009afa:	f7f6 ffd7 	bl	8000aac <__aeabi_uldivmod>
 8009afe:	4602      	mov	r2, r0
 8009b00:	460b      	mov	r3, r1
 8009b02:	4613      	mov	r3, r2
 8009b04:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009b0c:	d308      	bcc.n	8009b20 <UART_SetConfig+0x328>
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b14:	d204      	bcs.n	8009b20 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	69ba      	ldr	r2, [r7, #24]
 8009b1c:	60da      	str	r2, [r3, #12]
 8009b1e:	e0b5      	b.n	8009c8c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8009b20:	2301      	movs	r3, #1
 8009b22:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009b26:	e0b1      	b.n	8009c8c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	69db      	ldr	r3, [r3, #28]
 8009b2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b30:	d15d      	bne.n	8009bee <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8009b32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009b36:	2b08      	cmp	r3, #8
 8009b38:	d827      	bhi.n	8009b8a <UART_SetConfig+0x392>
 8009b3a:	a201      	add	r2, pc, #4	; (adr r2, 8009b40 <UART_SetConfig+0x348>)
 8009b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b40:	08009b65 	.word	0x08009b65
 8009b44:	08009b6d 	.word	0x08009b6d
 8009b48:	08009b75 	.word	0x08009b75
 8009b4c:	08009b8b 	.word	0x08009b8b
 8009b50:	08009b7b 	.word	0x08009b7b
 8009b54:	08009b8b 	.word	0x08009b8b
 8009b58:	08009b8b 	.word	0x08009b8b
 8009b5c:	08009b8b 	.word	0x08009b8b
 8009b60:	08009b83 	.word	0x08009b83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b64:	f7fd fa8e 	bl	8007084 <HAL_RCC_GetPCLK1Freq>
 8009b68:	61f8      	str	r0, [r7, #28]
        break;
 8009b6a:	e014      	b.n	8009b96 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b6c:	f7fd faa0 	bl	80070b0 <HAL_RCC_GetPCLK2Freq>
 8009b70:	61f8      	str	r0, [r7, #28]
        break;
 8009b72:	e010      	b.n	8009b96 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b74:	4b4c      	ldr	r3, [pc, #304]	; (8009ca8 <UART_SetConfig+0x4b0>)
 8009b76:	61fb      	str	r3, [r7, #28]
        break;
 8009b78:	e00d      	b.n	8009b96 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b7a:	f7fd f9eb 	bl	8006f54 <HAL_RCC_GetSysClockFreq>
 8009b7e:	61f8      	str	r0, [r7, #28]
        break;
 8009b80:	e009      	b.n	8009b96 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b86:	61fb      	str	r3, [r7, #28]
        break;
 8009b88:	e005      	b.n	8009b96 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009b94:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009b96:	69fb      	ldr	r3, [r7, #28]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d077      	beq.n	8009c8c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009b9c:	69fb      	ldr	r3, [r7, #28]
 8009b9e:	005a      	lsls	r2, r3, #1
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	085b      	lsrs	r3, r3, #1
 8009ba6:	441a      	add	r2, r3
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bb0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	2b0f      	cmp	r3, #15
 8009bb6:	d916      	bls.n	8009be6 <UART_SetConfig+0x3ee>
 8009bb8:	69bb      	ldr	r3, [r7, #24]
 8009bba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009bbe:	d212      	bcs.n	8009be6 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009bc0:	69bb      	ldr	r3, [r7, #24]
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	f023 030f 	bic.w	r3, r3, #15
 8009bc8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009bca:	69bb      	ldr	r3, [r7, #24]
 8009bcc:	085b      	lsrs	r3, r3, #1
 8009bce:	b29b      	uxth	r3, r3
 8009bd0:	f003 0307 	and.w	r3, r3, #7
 8009bd4:	b29a      	uxth	r2, r3
 8009bd6:	8afb      	ldrh	r3, [r7, #22]
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	8afa      	ldrh	r2, [r7, #22]
 8009be2:	60da      	str	r2, [r3, #12]
 8009be4:	e052      	b.n	8009c8c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8009be6:	2301      	movs	r3, #1
 8009be8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009bec:	e04e      	b.n	8009c8c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009bee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009bf2:	2b08      	cmp	r3, #8
 8009bf4:	d827      	bhi.n	8009c46 <UART_SetConfig+0x44e>
 8009bf6:	a201      	add	r2, pc, #4	; (adr r2, 8009bfc <UART_SetConfig+0x404>)
 8009bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bfc:	08009c21 	.word	0x08009c21
 8009c00:	08009c29 	.word	0x08009c29
 8009c04:	08009c31 	.word	0x08009c31
 8009c08:	08009c47 	.word	0x08009c47
 8009c0c:	08009c37 	.word	0x08009c37
 8009c10:	08009c47 	.word	0x08009c47
 8009c14:	08009c47 	.word	0x08009c47
 8009c18:	08009c47 	.word	0x08009c47
 8009c1c:	08009c3f 	.word	0x08009c3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c20:	f7fd fa30 	bl	8007084 <HAL_RCC_GetPCLK1Freq>
 8009c24:	61f8      	str	r0, [r7, #28]
        break;
 8009c26:	e014      	b.n	8009c52 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c28:	f7fd fa42 	bl	80070b0 <HAL_RCC_GetPCLK2Freq>
 8009c2c:	61f8      	str	r0, [r7, #28]
        break;
 8009c2e:	e010      	b.n	8009c52 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c30:	4b1d      	ldr	r3, [pc, #116]	; (8009ca8 <UART_SetConfig+0x4b0>)
 8009c32:	61fb      	str	r3, [r7, #28]
        break;
 8009c34:	e00d      	b.n	8009c52 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c36:	f7fd f98d 	bl	8006f54 <HAL_RCC_GetSysClockFreq>
 8009c3a:	61f8      	str	r0, [r7, #28]
        break;
 8009c3c:	e009      	b.n	8009c52 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c42:	61fb      	str	r3, [r7, #28]
        break;
 8009c44:	e005      	b.n	8009c52 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8009c46:	2300      	movs	r3, #0
 8009c48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009c50:	bf00      	nop
    }

    if (pclk != 0U)
 8009c52:	69fb      	ldr	r3, [r7, #28]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d019      	beq.n	8009c8c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	085a      	lsrs	r2, r3, #1
 8009c5e:	69fb      	ldr	r3, [r7, #28]
 8009c60:	441a      	add	r2, r3
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c6a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c6c:	69bb      	ldr	r3, [r7, #24]
 8009c6e:	2b0f      	cmp	r3, #15
 8009c70:	d909      	bls.n	8009c86 <UART_SetConfig+0x48e>
 8009c72:	69bb      	ldr	r3, [r7, #24]
 8009c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c78:	d205      	bcs.n	8009c86 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c7a:	69bb      	ldr	r3, [r7, #24]
 8009c7c:	b29a      	uxth	r2, r3
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	60da      	str	r2, [r3, #12]
 8009c84:	e002      	b.n	8009c8c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8009c86:	2301      	movs	r3, #1
 8009c88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	2200      	movs	r2, #0
 8009c96:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009c98:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3728      	adds	r7, #40	; 0x28
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009ca6:	bf00      	nop
 8009ca8:	00f42400 	.word	0x00f42400

08009cac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b083      	sub	sp, #12
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb8:	f003 0301 	and.w	r3, r3, #1
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d00a      	beq.n	8009cd6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	685b      	ldr	r3, [r3, #4]
 8009cc6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	430a      	orrs	r2, r1
 8009cd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cda:	f003 0302 	and.w	r3, r3, #2
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d00a      	beq.n	8009cf8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	430a      	orrs	r2, r1
 8009cf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cfc:	f003 0304 	and.w	r3, r3, #4
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d00a      	beq.n	8009d1a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	430a      	orrs	r2, r1
 8009d18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d1e:	f003 0308 	and.w	r3, r3, #8
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d00a      	beq.n	8009d3c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	430a      	orrs	r2, r1
 8009d3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d40:	f003 0310 	and.w	r3, r3, #16
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d00a      	beq.n	8009d5e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	689b      	ldr	r3, [r3, #8]
 8009d4e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	430a      	orrs	r2, r1
 8009d5c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d62:	f003 0320 	and.w	r3, r3, #32
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d00a      	beq.n	8009d80 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	689b      	ldr	r3, [r3, #8]
 8009d70:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	430a      	orrs	r2, r1
 8009d7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d01a      	beq.n	8009dc2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	685b      	ldr	r3, [r3, #4]
 8009d92:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	430a      	orrs	r2, r1
 8009da0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009da6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009daa:	d10a      	bne.n	8009dc2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	430a      	orrs	r2, r1
 8009dc0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d00a      	beq.n	8009de4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	430a      	orrs	r2, r1
 8009de2:	605a      	str	r2, [r3, #4]
  }
}
 8009de4:	bf00      	nop
 8009de6:	370c      	adds	r7, #12
 8009de8:	46bd      	mov	sp, r7
 8009dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dee:	4770      	bx	lr

08009df0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b086      	sub	sp, #24
 8009df4:	af02      	add	r7, sp, #8
 8009df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e00:	f7fb fca8 	bl	8005754 <HAL_GetTick>
 8009e04:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f003 0308 	and.w	r3, r3, #8
 8009e10:	2b08      	cmp	r3, #8
 8009e12:	d10e      	bne.n	8009e32 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009e18:	9300      	str	r3, [sp, #0]
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 f82d 	bl	8009e82 <UART_WaitOnFlagUntilTimeout>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d001      	beq.n	8009e32 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e2e:	2303      	movs	r3, #3
 8009e30:	e023      	b.n	8009e7a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f003 0304 	and.w	r3, r3, #4
 8009e3c:	2b04      	cmp	r3, #4
 8009e3e:	d10e      	bne.n	8009e5e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e40:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009e44:	9300      	str	r3, [sp, #0]
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 f817 	bl	8009e82 <UART_WaitOnFlagUntilTimeout>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d001      	beq.n	8009e5e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e5a:	2303      	movs	r3, #3
 8009e5c:	e00d      	b.n	8009e7a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2220      	movs	r2, #32
 8009e62:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2220      	movs	r2, #32
 8009e68:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2200      	movs	r2, #0
 8009e74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009e78:	2300      	movs	r3, #0
}
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	3710      	adds	r7, #16
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bd80      	pop	{r7, pc}

08009e82 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009e82:	b580      	push	{r7, lr}
 8009e84:	b09c      	sub	sp, #112	; 0x70
 8009e86:	af00      	add	r7, sp, #0
 8009e88:	60f8      	str	r0, [r7, #12]
 8009e8a:	60b9      	str	r1, [r7, #8]
 8009e8c:	603b      	str	r3, [r7, #0]
 8009e8e:	4613      	mov	r3, r2
 8009e90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e92:	e0a5      	b.n	8009fe0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009e96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009e9a:	f000 80a1 	beq.w	8009fe0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e9e:	f7fb fc59 	bl	8005754 <HAL_GetTick>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	1ad3      	subs	r3, r2, r3
 8009ea8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	d302      	bcc.n	8009eb4 <UART_WaitOnFlagUntilTimeout+0x32>
 8009eae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d13e      	bne.n	8009f32 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ebc:	e853 3f00 	ldrex	r3, [r3]
 8009ec0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009ec2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ec4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009ec8:	667b      	str	r3, [r7, #100]	; 0x64
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009ed2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009ed4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009ed8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009eda:	e841 2300 	strex	r3, r2, [r1]
 8009ede:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009ee0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d1e6      	bne.n	8009eb4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	3308      	adds	r3, #8
 8009eec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ef0:	e853 3f00 	ldrex	r3, [r3]
 8009ef4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ef8:	f023 0301 	bic.w	r3, r3, #1
 8009efc:	663b      	str	r3, [r7, #96]	; 0x60
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	3308      	adds	r3, #8
 8009f04:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009f06:	64ba      	str	r2, [r7, #72]	; 0x48
 8009f08:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f0a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009f0e:	e841 2300 	strex	r3, r2, [r1]
 8009f12:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009f14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d1e5      	bne.n	8009ee6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	2220      	movs	r2, #32
 8009f1e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2220      	movs	r2, #32
 8009f24:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	2200      	movs	r2, #0
 8009f2a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009f2e:	2303      	movs	r3, #3
 8009f30:	e067      	b.n	800a002 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f003 0304 	and.w	r3, r3, #4
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d04f      	beq.n	8009fe0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	69db      	ldr	r3, [r3, #28]
 8009f46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009f4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f4e:	d147      	bne.n	8009fe0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009f58:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f62:	e853 3f00 	ldrex	r3, [r3]
 8009f66:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009f6e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	461a      	mov	r2, r3
 8009f76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f78:	637b      	str	r3, [r7, #52]	; 0x34
 8009f7a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009f7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f80:	e841 2300 	strex	r3, r2, [r1]
 8009f84:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d1e6      	bne.n	8009f5a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	3308      	adds	r3, #8
 8009f92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	e853 3f00 	ldrex	r3, [r3]
 8009f9a:	613b      	str	r3, [r7, #16]
   return(result);
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	f023 0301 	bic.w	r3, r3, #1
 8009fa2:	66bb      	str	r3, [r7, #104]	; 0x68
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	3308      	adds	r3, #8
 8009faa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009fac:	623a      	str	r2, [r7, #32]
 8009fae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fb0:	69f9      	ldr	r1, [r7, #28]
 8009fb2:	6a3a      	ldr	r2, [r7, #32]
 8009fb4:	e841 2300 	strex	r3, r2, [r1]
 8009fb8:	61bb      	str	r3, [r7, #24]
   return(result);
 8009fba:	69bb      	ldr	r3, [r7, #24]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d1e5      	bne.n	8009f8c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	2220      	movs	r2, #32
 8009fc4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2220      	movs	r2, #32
 8009fca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2220      	movs	r2, #32
 8009fd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009fdc:	2303      	movs	r3, #3
 8009fde:	e010      	b.n	800a002 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	69da      	ldr	r2, [r3, #28]
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	4013      	ands	r3, r2
 8009fea:	68ba      	ldr	r2, [r7, #8]
 8009fec:	429a      	cmp	r2, r3
 8009fee:	bf0c      	ite	eq
 8009ff0:	2301      	moveq	r3, #1
 8009ff2:	2300      	movne	r3, #0
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	79fb      	ldrb	r3, [r7, #7]
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	f43f af4a 	beq.w	8009e94 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a000:	2300      	movs	r3, #0
}
 800a002:	4618      	mov	r0, r3
 800a004:	3770      	adds	r7, #112	; 0x70
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}

0800a00a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a00a:	b480      	push	{r7}
 800a00c:	b095      	sub	sp, #84	; 0x54
 800a00e:	af00      	add	r7, sp, #0
 800a010:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a018:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a01a:	e853 3f00 	ldrex	r3, [r3]
 800a01e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a022:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a026:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	461a      	mov	r2, r3
 800a02e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a030:	643b      	str	r3, [r7, #64]	; 0x40
 800a032:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a034:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a036:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a038:	e841 2300 	strex	r3, r2, [r1]
 800a03c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a03e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1e6      	bne.n	800a012 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	3308      	adds	r3, #8
 800a04a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a04c:	6a3b      	ldr	r3, [r7, #32]
 800a04e:	e853 3f00 	ldrex	r3, [r3]
 800a052:	61fb      	str	r3, [r7, #28]
   return(result);
 800a054:	69fb      	ldr	r3, [r7, #28]
 800a056:	f023 0301 	bic.w	r3, r3, #1
 800a05a:	64bb      	str	r3, [r7, #72]	; 0x48
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	3308      	adds	r3, #8
 800a062:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a064:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a066:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a068:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a06a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a06c:	e841 2300 	strex	r3, r2, [r1]
 800a070:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a074:	2b00      	cmp	r3, #0
 800a076:	d1e5      	bne.n	800a044 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d118      	bne.n	800a0b2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	e853 3f00 	ldrex	r3, [r3]
 800a08c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	f023 0310 	bic.w	r3, r3, #16
 800a094:	647b      	str	r3, [r7, #68]	; 0x44
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	461a      	mov	r2, r3
 800a09c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a09e:	61bb      	str	r3, [r7, #24]
 800a0a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0a2:	6979      	ldr	r1, [r7, #20]
 800a0a4:	69ba      	ldr	r2, [r7, #24]
 800a0a6:	e841 2300 	strex	r3, r2, [r1]
 800a0aa:	613b      	str	r3, [r7, #16]
   return(result);
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d1e6      	bne.n	800a080 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2220      	movs	r2, #32
 800a0b6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a0c4:	bf00      	nop
 800a0c6:	3754      	adds	r7, #84	; 0x54
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ce:	4770      	bx	lr

0800a0d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b084      	sub	sp, #16
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a0ee:	68f8      	ldr	r0, [r7, #12]
 800a0f0:	f7ff fb6c 	bl	80097cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a0f4:	bf00      	nop
 800a0f6:	3710      	adds	r7, #16
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b088      	sub	sp, #32
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	e853 3f00 	ldrex	r3, [r3]
 800a110:	60bb      	str	r3, [r7, #8]
   return(result);
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a118:	61fb      	str	r3, [r7, #28]
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	461a      	mov	r2, r3
 800a120:	69fb      	ldr	r3, [r7, #28]
 800a122:	61bb      	str	r3, [r7, #24]
 800a124:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a126:	6979      	ldr	r1, [r7, #20]
 800a128:	69ba      	ldr	r2, [r7, #24]
 800a12a:	e841 2300 	strex	r3, r2, [r1]
 800a12e:	613b      	str	r3, [r7, #16]
   return(result);
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d1e6      	bne.n	800a104 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2220      	movs	r2, #32
 800a13a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2200      	movs	r2, #0
 800a140:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f000 fb44 	bl	800a7d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a148:	bf00      	nop
 800a14a:	3720      	adds	r7, #32
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a150:	b480      	push	{r7}
 800a152:	b083      	sub	sp, #12
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a158:	bf00      	nop
 800a15a:	370c      	adds	r7, #12
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <board_init_common_rtc_init>:
uint32_t g_button_on_count[NUM_PUSH_BUTTONS] = {0};
bool button_press_state[NUM_PUSH_BUTTONS] = {false};
extern UART_HandleTypeDef      gh_host_usart;

static void board_init_common_rtc_init(void)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	af00      	add	r7, sp, #0
    g_rtc_handle.Instance = RTC;
 800a168:	4b10      	ldr	r3, [pc, #64]	; (800a1ac <board_init_common_rtc_init+0x48>)
 800a16a:	4a11      	ldr	r2, [pc, #68]	; (800a1b0 <board_init_common_rtc_init+0x4c>)
 800a16c:	601a      	str	r2, [r3, #0]
    g_rtc_handle.Init.HourFormat = RTC_HOURFORMAT_24;
 800a16e:	4b0f      	ldr	r3, [pc, #60]	; (800a1ac <board_init_common_rtc_init+0x48>)
 800a170:	2200      	movs	r2, #0
 800a172:	605a      	str	r2, [r3, #4]
    g_rtc_handle.Init.AsynchPrediv = 127;
 800a174:	4b0d      	ldr	r3, [pc, #52]	; (800a1ac <board_init_common_rtc_init+0x48>)
 800a176:	227f      	movs	r2, #127	; 0x7f
 800a178:	609a      	str	r2, [r3, #8]
    g_rtc_handle.Init.SynchPrediv = 255;
 800a17a:	4b0c      	ldr	r3, [pc, #48]	; (800a1ac <board_init_common_rtc_init+0x48>)
 800a17c:	22ff      	movs	r2, #255	; 0xff
 800a17e:	60da      	str	r2, [r3, #12]
    g_rtc_handle.Init.OutPut = RTC_OUTPUT_DISABLE;
 800a180:	4b0a      	ldr	r3, [pc, #40]	; (800a1ac <board_init_common_rtc_init+0x48>)
 800a182:	2200      	movs	r2, #0
 800a184:	611a      	str	r2, [r3, #16]
    g_rtc_handle.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800a186:	4b09      	ldr	r3, [pc, #36]	; (800a1ac <board_init_common_rtc_init+0x48>)
 800a188:	2200      	movs	r2, #0
 800a18a:	615a      	str	r2, [r3, #20]
    g_rtc_handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800a18c:	4b07      	ldr	r3, [pc, #28]	; (800a1ac <board_init_common_rtc_init+0x48>)
 800a18e:	2200      	movs	r2, #0
 800a190:	619a      	str	r2, [r3, #24]
    g_rtc_handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800a192:	4b06      	ldr	r3, [pc, #24]	; (800a1ac <board_init_common_rtc_init+0x48>)
 800a194:	2200      	movs	r2, #0
 800a196:	61da      	str	r2, [r3, #28]
    if (HAL_RTC_Init(&g_rtc_handle) != HAL_OK) Error_Handler();
 800a198:	4804      	ldr	r0, [pc, #16]	; (800a1ac <board_init_common_rtc_init+0x48>)
 800a19a:	f7fd fb09 	bl	80077b0 <HAL_RTC_Init>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d001      	beq.n	800a1a8 <board_init_common_rtc_init+0x44>
 800a1a4:	f000 fa4b 	bl	800a63e <Error_Handler>
}
 800a1a8:	bf00      	nop
 800a1aa:	bd80      	pop	{r7, pc}
 800a1ac:	20001e70 	.word	0x20001e70
 800a1b0:	40002800 	.word	0x40002800

0800a1b4 <SystemClock_Config>:

static void SystemClock_Config(void)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b0ae      	sub	sp, #184	; 0xb8
 800a1b8:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a1ba:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800a1be:	2244      	movs	r2, #68	; 0x44
 800a1c0:	2100      	movs	r1, #0
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f001 fb58 	bl	800b878 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a1c8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	601a      	str	r2, [r3, #0]
 800a1d0:	605a      	str	r2, [r3, #4]
 800a1d2:	609a      	str	r2, [r3, #8]
 800a1d4:	60da      	str	r2, [r3, #12]
 800a1d6:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a1d8:	1d3b      	adds	r3, r7, #4
 800a1da:	225c      	movs	r2, #92	; 0x5c
 800a1dc:	2100      	movs	r1, #0
 800a1de:	4618      	mov	r0, r3
 800a1e0:	f001 fb4a 	bl	800b878 <memset>

    HAL_PWR_EnableBkUpAccess();
 800a1e4:	f7fc f8be 	bl	8006364 <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800a1e8:	4b25      	ldr	r3, [pc, #148]	; (800a280 <SystemClock_Config+0xcc>)
 800a1ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1ee:	4a24      	ldr	r2, [pc, #144]	; (800a280 <SystemClock_Config+0xcc>)
 800a1f0:	f023 0318 	bic.w	r3, r3, #24
 800a1f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800a1f8:	2305      	movs	r3, #5
 800a1fa:	677b      	str	r3, [r7, #116]	; 0x74
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800a1fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a200:	67bb      	str	r3, [r7, #120]	; 0x78
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800a202:	2301      	movs	r3, #1
 800a204:	67fb      	str	r3, [r7, #124]	; 0x7c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800a206:	2300      	movs	r3, #0
 800a208:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) while(1);
 800a20c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800a210:	4618      	mov	r0, r3
 800a212:	f7fc f98b 	bl	800652c <HAL_RCC_OscConfig>
 800a216:	4603      	mov	r3, r0
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d000      	beq.n	800a21e <SystemClock_Config+0x6a>
 800a21c:	e7fe      	b.n	800a21c <SystemClock_Config+0x68>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a21e:	230f      	movs	r3, #15
 800a220:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800a222:	2302      	movs	r3, #2
 800a224:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a226:	2300      	movs	r3, #0
 800a228:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800a22a:	2300      	movs	r3, #0
 800a22c:	66fb      	str	r3, [r7, #108]	; 0x6c
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a22e:	2300      	movs	r3, #0
 800a230:	673b      	str	r3, [r7, #112]	; 0x70

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) while(1);
 800a232:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800a236:	2102      	movs	r1, #2
 800a238:	4618      	mov	r0, r3
 800a23a:	f7fc fd8b 	bl	8006d54 <HAL_RCC_ClockConfig>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d000      	beq.n	800a246 <SystemClock_Config+0x92>
 800a244:	e7fe      	b.n	800a244 <SystemClock_Config+0x90>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800a246:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a24a:	607b      	str	r3, [r7, #4]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800a24c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a250:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) Error_Handler();
 800a252:	1d3b      	adds	r3, r7, #4
 800a254:	4618      	mov	r0, r3
 800a256:	f7fc ffa1 	bl	800719c <HAL_RCCEx_PeriphCLKConfig>
 800a25a:	4603      	mov	r3, r0
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d001      	beq.n	800a264 <SystemClock_Config+0xb0>
 800a260:	f000 f9ed 	bl	800a63e <Error_Handler>
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) Error_Handler();
 800a264:	f44f 7000 	mov.w	r0, #512	; 0x200
 800a268:	f7fc f90a 	bl	8006480 <HAL_PWREx_ControlVoltageScaling>
 800a26c:	4603      	mov	r3, r0
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d001      	beq.n	800a276 <SystemClock_Config+0xc2>
 800a272:	f000 f9e4 	bl	800a63e <Error_Handler>
}
 800a276:	bf00      	nop
 800a278:	37b8      	adds	r7, #184	; 0xb8
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bd80      	pop	{r7, pc}
 800a27e:	bf00      	nop
 800a280:	40021000 	.word	0x40021000

0800a284 <board_init_common_timer_init>:


static void board_init_common_timer_init(void)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b09e      	sub	sp, #120	; 0x78
 800a288:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a28a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800a28e:	2200      	movs	r2, #0
 800a290:	601a      	str	r2, [r3, #0]
 800a292:	605a      	str	r2, [r3, #4]
 800a294:	609a      	str	r2, [r3, #8]
 800a296:	60da      	str	r2, [r3, #12]
 800a298:	611a      	str	r2, [r3, #16]
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a29a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800a29e:	2200      	movs	r2, #0
 800a2a0:	601a      	str	r2, [r3, #0]
 800a2a2:	605a      	str	r2, [r3, #4]
 800a2a4:	609a      	str	r2, [r3, #8]
 800a2a6:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a2a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	601a      	str	r2, [r3, #0]
 800a2b0:	605a      	str	r2, [r3, #4]
 800a2b2:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 800a2b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	601a      	str	r2, [r3, #0]
 800a2bc:	605a      	str	r2, [r3, #4]
 800a2be:	609a      	str	r2, [r3, #8]
 800a2c0:	60da      	str	r2, [r3, #12]
 800a2c2:	611a      	str	r2, [r3, #16]
 800a2c4:	615a      	str	r2, [r3, #20]
 800a2c6:	619a      	str	r2, [r3, #24]
    TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800a2c8:	463b      	mov	r3, r7
 800a2ca:	222c      	movs	r2, #44	; 0x2c
 800a2cc:	2100      	movs	r1, #0
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f001 fad2 	bl	800b878 <memset>
    g_tim1_handle.Instance = TIM1;
 800a2d4:	4b5c      	ldr	r3, [pc, #368]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a2d6:	4a5d      	ldr	r2, [pc, #372]	; (800a44c <board_init_common_timer_init+0x1c8>)
 800a2d8:	601a      	str	r2, [r3, #0]
    g_tim1_handle.Init.Prescaler = 0;
 800a2da:	4b5b      	ldr	r3, [pc, #364]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a2dc:	2200      	movs	r2, #0
 800a2de:	605a      	str	r2, [r3, #4]
    g_tim1_handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a2e0:	4b59      	ldr	r3, [pc, #356]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	609a      	str	r2, [r3, #8]
    g_tim1_handle.Init.Period = 60-1;
 800a2e6:	4b58      	ldr	r3, [pc, #352]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a2e8:	223b      	movs	r2, #59	; 0x3b
 800a2ea:	60da      	str	r2, [r3, #12]
    g_tim1_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a2ec:	4b56      	ldr	r3, [pc, #344]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	611a      	str	r2, [r3, #16]
    g_tim1_handle.Init.RepetitionCounter = 0;
 800a2f2:	4b55      	ldr	r3, [pc, #340]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	615a      	str	r2, [r3, #20]
    g_tim1_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a2f8:	4b53      	ldr	r3, [pc, #332]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 800a2fe:	4852      	ldr	r0, [pc, #328]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a300:	f7fd fc15 	bl	8007b2e <HAL_TIM_Base_Init>
 800a304:	4603      	mov	r3, r0
 800a306:	2b00      	cmp	r3, #0
 800a308:	d001      	beq.n	800a30e <board_init_common_timer_init+0x8a>
 800a30a:	f000 f998 	bl	800a63e <Error_Handler>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a30e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a312:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_TIM_ConfigClockSource(&g_tim1_handle, &sClockSourceConfig) != HAL_OK) Error_Handler();
 800a314:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800a318:	4619      	mov	r1, r3
 800a31a:	484b      	ldr	r0, [pc, #300]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a31c:	f7fe f8aa 	bl	8008474 <HAL_TIM_ConfigClockSource>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d001      	beq.n	800a32a <board_init_common_timer_init+0xa6>
 800a326:	f000 f98a 	bl	800a63e <Error_Handler>
    if (HAL_TIM_PWM_Init(&g_tim1_handle) != HAL_OK) Error_Handler();
 800a32a:	4847      	ldr	r0, [pc, #284]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a32c:	f7fd fc56 	bl	8007bdc <HAL_TIM_PWM_Init>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	d001      	beq.n	800a33a <board_init_common_timer_init+0xb6>
 800a336:	f000 f982 	bl	800a63e <Error_Handler>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a33a:	2300      	movs	r3, #0
 800a33c:	64bb      	str	r3, [r7, #72]	; 0x48
    sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800a33e:	2300      	movs	r3, #0
 800a340:	64fb      	str	r3, [r7, #76]	; 0x4c
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a342:	2300      	movs	r3, #0
 800a344:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_TIMEx_MasterConfigSynchronization(&g_tim1_handle, &sMasterConfig) != HAL_OK) Error_Handler();
 800a346:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800a34a:	4619      	mov	r1, r3
 800a34c:	483e      	ldr	r0, [pc, #248]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a34e:	f7fe fde1 	bl	8008f14 <HAL_TIMEx_MasterConfigSynchronization>
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d001      	beq.n	800a35c <board_init_common_timer_init+0xd8>
 800a358:	f000 f971 	bl	800a63e <Error_Handler>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a35c:	2360      	movs	r3, #96	; 0x60
 800a35e:	62fb      	str	r3, [r7, #44]	; 0x2c
    sConfigOC.Pulse = 0;
 800a360:	2300      	movs	r3, #0
 800a362:	633b      	str	r3, [r7, #48]	; 0x30
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a364:	2300      	movs	r3, #0
 800a366:	637b      	str	r3, [r7, #52]	; 0x34
    sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a368:	2300      	movs	r3, #0
 800a36a:	63bb      	str	r3, [r7, #56]	; 0x38
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a36c:	2300      	movs	r3, #0
 800a36e:	63fb      	str	r3, [r7, #60]	; 0x3c
    sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a370:	2300      	movs	r3, #0
 800a372:	643b      	str	r3, [r7, #64]	; 0x40
    sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a374:	2300      	movs	r3, #0
 800a376:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 800a378:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a37c:	2200      	movs	r2, #0
 800a37e:	4619      	mov	r1, r3
 800a380:	4831      	ldr	r0, [pc, #196]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a382:	f7fd ff63 	bl	800824c <HAL_TIM_PWM_ConfigChannel>
 800a386:	4603      	mov	r3, r0
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d001      	beq.n	800a390 <board_init_common_timer_init+0x10c>
 800a38c:	f000 f957 	bl	800a63e <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) Error_Handler();
 800a390:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a394:	2204      	movs	r2, #4
 800a396:	4619      	mov	r1, r3
 800a398:	482b      	ldr	r0, [pc, #172]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a39a:	f7fd ff57 	bl	800824c <HAL_TIM_PWM_ConfigChannel>
 800a39e:	4603      	mov	r3, r0
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d001      	beq.n	800a3a8 <board_init_common_timer_init+0x124>
 800a3a4:	f000 f94b 	bl	800a63e <Error_Handler>
    if (HAL_TIM_PWM_ConfigChannel(&g_tim1_handle, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) Error_Handler();
 800a3a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a3ac:	2208      	movs	r2, #8
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	4825      	ldr	r0, [pc, #148]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a3b2:	f7fd ff4b 	bl	800824c <HAL_TIM_PWM_ConfigChannel>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d001      	beq.n	800a3c0 <board_init_common_timer_init+0x13c>
 800a3bc:	f000 f93f 	bl	800a63e <Error_Handler>
    sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	603b      	str	r3, [r7, #0]
    sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	607b      	str	r3, [r7, #4]
    sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	60bb      	str	r3, [r7, #8]
    sBreakDeadTimeConfig.DeadTime = 0;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	60fb      	str	r3, [r7, #12]
    sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	613b      	str	r3, [r7, #16]
    sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a3d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a3d8:	617b      	str	r3, [r7, #20]
    sBreakDeadTimeConfig.BreakFilter = 0;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	61bb      	str	r3, [r7, #24]
    sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800a3de:	2300      	movs	r3, #0
 800a3e0:	61fb      	str	r3, [r7, #28]
    sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800a3e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a3e6:	623b      	str	r3, [r7, #32]
    sBreakDeadTimeConfig.Break2Filter = 0;
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	627b      	str	r3, [r7, #36]	; 0x24
    sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIMEx_ConfigBreakDeadTime(&g_tim1_handle, &sBreakDeadTimeConfig) != HAL_OK) Error_Handler();
 800a3f0:	463b      	mov	r3, r7
 800a3f2:	4619      	mov	r1, r3
 800a3f4:	4814      	ldr	r0, [pc, #80]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a3f6:	f7fe fdf3 	bl	8008fe0 <HAL_TIMEx_ConfigBreakDeadTime>
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d001      	beq.n	800a404 <board_init_common_timer_init+0x180>
 800a400:	f000 f91d 	bl	800a63e <Error_Handler>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_1);
 800a404:	2100      	movs	r1, #0
 800a406:	4810      	ldr	r0, [pc, #64]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a408:	f7fd fe38 	bl	800807c <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_2);
 800a40c:	2104      	movs	r1, #4
 800a40e:	480e      	ldr	r0, [pc, #56]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a410:	f7fd fe34 	bl	800807c <HAL_TIM_PWM_Stop_DMA>
    HAL_TIM_PWM_Stop_DMA(&g_tim1_handle, TIM_CHANNEL_3);
 800a414:	2108      	movs	r1, #8
 800a416:	480c      	ldr	r0, [pc, #48]	; (800a448 <board_init_common_timer_init+0x1c4>)
 800a418:	f7fd fe30 	bl	800807c <HAL_TIM_PWM_Stop_DMA>
    GPIO_InitStruct.Pin = PIN_TIM1_CH1|PIN_TIM1_CH2|PIN_TIM1_CH3;
 800a41c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800a420:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a422:	2302      	movs	r3, #2
 800a424:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a426:	2300      	movs	r3, #0
 800a428:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a42a:	2300      	movs	r3, #0
 800a42c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800a42e:	2301      	movs	r3, #1
 800a430:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a432:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800a436:	4619      	mov	r1, r3
 800a438:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a43c:	f7fb fde8 	bl	8006010 <HAL_GPIO_Init>
}
 800a440:	bf00      	nop
 800a442:	3778      	adds	r7, #120	; 0x78
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}
 800a448:	20001e94 	.word	0x20001e94
 800a44c:	40012c00 	.word	0x40012c00

0800a450 <board_init_common_nvic_setup_interrupts>:


static void board_init_common_nvic_setup_interrupts(void)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	af00      	add	r7, sp, #0
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI0_IRQn);
 800a454:	4b30      	ldr	r3, [pc, #192]	; (800a518 <board_init_common_nvic_setup_interrupts+0xc8>)
 800a456:	2206      	movs	r2, #6
 800a458:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI2_IRQn);
 800a45a:	4b2f      	ldr	r3, [pc, #188]	; (800a518 <board_init_common_nvic_setup_interrupts+0xc8>)
 800a45c:	2208      	movs	r2, #8
 800a45e:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI9_5_IRQn);
 800a460:	4b2d      	ldr	r3, [pc, #180]	; (800a518 <board_init_common_nvic_setup_interrupts+0xc8>)
 800a462:	2217      	movs	r2, #23
 800a464:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI15_10_IRQn);
 800a466:	4b2c      	ldr	r3, [pc, #176]	; (800a518 <board_init_common_nvic_setup_interrupts+0xc8>)
 800a468:	2228      	movs	r2, #40	; 0x28
 800a46a:	615a      	str	r2, [r3, #20]
    HAL_NVIC_SetPriority(EXTI0_IRQn, 24, 0);
 800a46c:	2200      	movs	r2, #0
 800a46e:	2118      	movs	r1, #24
 800a470:	2006      	movs	r0, #6
 800a472:	f7fb fabc 	bl	80059ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800a476:	2006      	movs	r0, #6
 800a478:	f7fb fad5 	bl	8005a26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI2_IRQn, 24, 0);
 800a47c:	2200      	movs	r2, #0
 800a47e:	2118      	movs	r1, #24
 800a480:	2008      	movs	r0, #8
 800a482:	f7fb fab4 	bl	80059ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800a486:	2008      	movs	r0, #8
 800a488:	f7fb facd 	bl	8005a26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 24, 0);
 800a48c:	2200      	movs	r2, #0
 800a48e:	2118      	movs	r1, #24
 800a490:	2017      	movs	r0, #23
 800a492:	f7fb faac 	bl	80059ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800a496:	2017      	movs	r0, #23
 800a498:	f7fb fac5 	bl	8005a26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 24, 0);
 800a49c:	2200      	movs	r2, #0
 800a49e:	2118      	movs	r1, #24
 800a4a0:	2028      	movs	r0, #40	; 0x28
 800a4a2:	f7fb faa4 	bl	80059ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800a4a6:	2028      	movs	r0, #40	; 0x28
 800a4a8:	f7fb fabd 	bl	8005a26 <HAL_NVIC_EnableIRQ>
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI0_IRQn);
 800a4ac:	4b1a      	ldr	r3, [pc, #104]	; (800a518 <board_init_common_nvic_setup_interrupts+0xc8>)
 800a4ae:	2206      	movs	r2, #6
 800a4b0:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI2_IRQn);
 800a4b2:	4b19      	ldr	r3, [pc, #100]	; (800a518 <board_init_common_nvic_setup_interrupts+0xc8>)
 800a4b4:	2208      	movs	r2, #8
 800a4b6:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI9_5_IRQn);
 800a4b8:	4b17      	ldr	r3, [pc, #92]	; (800a518 <board_init_common_nvic_setup_interrupts+0xc8>)
 800a4ba:	2217      	movs	r2, #23
 800a4bc:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI15_10_IRQn);
 800a4be:	4b16      	ldr	r3, [pc, #88]	; (800a518 <board_init_common_nvic_setup_interrupts+0xc8>)
 800a4c0:	2228      	movs	r2, #40	; 0x28
 800a4c2:	615a      	str	r2, [r3, #20]
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	2100      	movs	r1, #0
 800a4c8:	200c      	movs	r0, #12
 800a4ca:	f7fb fa90 	bl	80059ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800a4ce:	200c      	movs	r0, #12
 800a4d0:	f7fb faa9 	bl	8005a26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	2100      	movs	r1, #0
 800a4d8:	200d      	movs	r0, #13
 800a4da:	f7fb fa88 	bl	80059ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800a4de:	200d      	movs	r0, #13
 800a4e0:	f7fb faa1 	bl	8005a26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	2100      	movs	r1, #0
 800a4e8:	200f      	movs	r0, #15
 800a4ea:	f7fb fa80 	bl	80059ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800a4ee:	200f      	movs	r0, #15
 800a4f0:	f7fb fa99 	bl	8005a26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	2100      	movs	r1, #0
 800a4f8:	2010      	movs	r0, #16
 800a4fa:	f7fb fa78 	bl	80059ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800a4fe:	2010      	movs	r0, #16
 800a500:	f7fb fa91 	bl	8005a26 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800a504:	2200      	movs	r2, #0
 800a506:	2100      	movs	r1, #0
 800a508:	2011      	movs	r0, #17
 800a50a:	f7fb fa70 	bl	80059ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800a50e:	2011      	movs	r0, #17
 800a510:	f7fb fa89 	bl	8005a26 <HAL_NVIC_EnableIRQ>
}
 800a514:	bf00      	nop
 800a516:	bd80      	pop	{r7, pc}
 800a518:	40010400 	.word	0x40010400

0800a51c <board_init_common_setup_wakeups>:


static void board_init_common_setup_wakeups(void)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b086      	sub	sp, #24
 800a520:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a522:	1d3b      	adds	r3, r7, #4
 800a524:	2200      	movs	r2, #0
 800a526:	601a      	str	r2, [r3, #0]
 800a528:	605a      	str	r2, [r3, #4]
 800a52a:	609a      	str	r2, [r3, #8]
 800a52c:	60da      	str	r2, [r3, #12]
 800a52e:	611a      	str	r2, [r3, #16]

    // future setup wakeups
    GPIO_InitStruct.Pin = PIN_WKUP_1|PIN_WKUP_4;
 800a530:	2305      	movs	r3, #5
 800a532:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800a534:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800a538:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a53a:	2301      	movs	r3, #1
 800a53c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_A, &GPIO_InitStruct);
 800a53e:	1d3b      	adds	r3, r7, #4
 800a540:	4619      	mov	r1, r3
 800a542:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a546:	f7fb fd63 	bl	8006010 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_WKUP_2|PIN_WKUP_3;
 800a54a:	f242 0320 	movw	r3, #8224	; 0x2020
 800a54e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800a550:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800a554:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a556:	2301      	movs	r3, #1
 800a558:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800a55a:	1d3b      	adds	r3, r7, #4
 800a55c:	4619      	mov	r1, r3
 800a55e:	4804      	ldr	r0, [pc, #16]	; (800a570 <board_init_common_setup_wakeups+0x54>)
 800a560:	f7fb fd56 	bl	8006010 <HAL_GPIO_Init>
    board_init_common_nvic_setup_interrupts();
 800a564:	f7ff ff74 	bl	800a450 <board_init_common_nvic_setup_interrupts>
}
 800a568:	bf00      	nop
 800a56a:	3718      	adds	r7, #24
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}
 800a570:	48000800 	.word	0x48000800

0800a574 <board_init_port_wakeup>:

static void board_init_port_wakeup(void)
{
 800a574:	b480      	push	{r7}
 800a576:	b087      	sub	sp, #28
 800a578:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a57a:	4b21      	ldr	r3, [pc, #132]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a57c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a57e:	4a20      	ldr	r2, [pc, #128]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a580:	f043 0301 	orr.w	r3, r3, #1
 800a584:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a586:	4b1e      	ldr	r3, [pc, #120]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a58a:	f003 0301 	and.w	r3, r3, #1
 800a58e:	617b      	str	r3, [r7, #20]
 800a590:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a592:	4b1b      	ldr	r3, [pc, #108]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a596:	4a1a      	ldr	r2, [pc, #104]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a598:	f043 0302 	orr.w	r3, r3, #2
 800a59c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a59e:	4b18      	ldr	r3, [pc, #96]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a5a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5a2:	f003 0302 	and.w	r3, r3, #2
 800a5a6:	613b      	str	r3, [r7, #16]
 800a5a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a5aa:	4b15      	ldr	r3, [pc, #84]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a5ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5ae:	4a14      	ldr	r2, [pc, #80]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a5b0:	f043 0304 	orr.w	r3, r3, #4
 800a5b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a5b6:	4b12      	ldr	r3, [pc, #72]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a5b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5ba:	f003 0304 	and.w	r3, r3, #4
 800a5be:	60fb      	str	r3, [r7, #12]
 800a5c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800a5c2:	4b0f      	ldr	r3, [pc, #60]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a5c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5c6:	4a0e      	ldr	r2, [pc, #56]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a5c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a5ce:	4b0c      	ldr	r3, [pc, #48]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a5d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5d6:	60bb      	str	r3, [r7, #8]
 800a5d8:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_DMA1_CLK_ENABLE();
 800a5da:	4b09      	ldr	r3, [pc, #36]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a5dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a5de:	4a08      	ldr	r2, [pc, #32]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a5e0:	f043 0301 	orr.w	r3, r3, #1
 800a5e4:	6493      	str	r3, [r2, #72]	; 0x48
 800a5e6:	4b06      	ldr	r3, [pc, #24]	; (800a600 <board_init_port_wakeup+0x8c>)
 800a5e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a5ea:	f003 0301 	and.w	r3, r3, #1
 800a5ee:	607b      	str	r3, [r7, #4]
 800a5f0:	687b      	ldr	r3, [r7, #4]
}
 800a5f2:	bf00      	nop
 800a5f4:	371c      	adds	r7, #28
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fc:	4770      	bx	lr
 800a5fe:	bf00      	nop
 800a600:	40021000 	.word	0x40021000

0800a604 <board_init_common_board_init>:


void board_init_common_board_init(void)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	af00      	add	r7, sp, #0
    srand(time(0));
 800a608:	2000      	movs	r0, #0
 800a60a:	f001 f93d 	bl	800b888 <time>
 800a60e:	4602      	mov	r2, r0
 800a610:	460b      	mov	r3, r1
 800a612:	4613      	mov	r3, r2
 800a614:	4618      	mov	r0, r3
 800a616:	f001 f801 	bl	800b61c <srand>
    HAL_Init();
 800a61a:	f7fb f847 	bl	80056ac <HAL_Init>
    SystemClock_Config();
 800a61e:	f7ff fdc9 	bl	800a1b4 <SystemClock_Config>

    board_init_port_wakeup();
 800a622:	f7ff ffa7 	bl	800a574 <board_init_port_wakeup>
    board_init_common_setup_wakeups();
 800a626:	f7ff ff79 	bl	800a51c <board_init_common_setup_wakeups>
    board_init_specific();
 800a62a:	f000 fe6b 	bl	800b304 <board_init_specific>

    board_init_common_timer_init();
 800a62e:	f7ff fe29 	bl	800a284 <board_init_common_timer_init>

    ws2812b_init();
 800a632:	f7f7 fc19 	bl	8001e68 <ws2812b_init>

    board_init_common_rtc_init();
 800a636:	f7ff fd95 	bl	800a164 <board_init_common_rtc_init>
}
 800a63a:	bf00      	nop
 800a63c:	bd80      	pop	{r7, pc}

0800a63e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a63e:	b480      	push	{r7}
 800a640:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800a642:	b672      	cpsid	i
}
 800a644:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a646:	e7fe      	b.n	800a646 <Error_Handler+0x8>

0800a648 <spi_config_hal_setup>:
}



void spi_config_hal_setup(void)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b088      	sub	sp, #32
 800a64c:	af00      	add	r7, sp, #0
    //RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
    GPIO_InitTypeDef  GPIO_InitStruct;

    for (spi_config_bus_e bus = SPI_CONFIG_BUS_FIRST; bus < NUM_SPI_CONFIG_BUSES; bus++)
 800a64e:	2300      	movs	r3, #0
 800a650:	77fb      	strb	r3, [r7, #31]
 800a652:	e0a3      	b.n	800a79c <spi_config_hal_setup+0x154>
    {
    	if (g_spi_num_chips_per_bus[bus])
 800a654:	7ffb      	ldrb	r3, [r7, #31]
 800a656:	4a56      	ldr	r2, [pc, #344]	; (800a7b0 <spi_config_hal_setup+0x168>)
 800a658:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	f000 809a 	beq.w	800a796 <spi_config_hal_setup+0x14e>
    	{
    	    GPIO_InitStruct.Pin       = g_spi_config[bus].pin.mosi;
 800a662:	7ffa      	ldrb	r2, [r7, #31]
 800a664:	4953      	ldr	r1, [pc, #332]	; (800a7b4 <spi_config_hal_setup+0x16c>)
 800a666:	4613      	mov	r3, r2
 800a668:	009b      	lsls	r3, r3, #2
 800a66a:	4413      	add	r3, r2
 800a66c:	00db      	lsls	r3, r3, #3
 800a66e:	440b      	add	r3, r1
 800a670:	881b      	ldrh	r3, [r3, #0]
 800a672:	60bb      	str	r3, [r7, #8]
    	    GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 800a674:	2300      	movs	r3, #0
 800a676:	60fb      	str	r3, [r7, #12]
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800a678:	2300      	movs	r3, #0
 800a67a:	613b      	str	r3, [r7, #16]
    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 800a67c:	2300      	movs	r3, #0
 800a67e:	617b      	str	r3, [r7, #20]
//    	    GPIO_InitStruct.Alternate = g_spi_config[bus].pin.mosi_alt_func;
    	    HAL_GPIO_Init(g_spi_config[bus].pin.mosi_port, &GPIO_InitStruct);
 800a680:	7ffa      	ldrb	r2, [r7, #31]
 800a682:	494c      	ldr	r1, [pc, #304]	; (800a7b4 <spi_config_hal_setup+0x16c>)
 800a684:	4613      	mov	r3, r2
 800a686:	009b      	lsls	r3, r3, #2
 800a688:	4413      	add	r3, r2
 800a68a:	00db      	lsls	r3, r3, #3
 800a68c:	440b      	add	r3, r1
 800a68e:	3304      	adds	r3, #4
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f107 0208 	add.w	r2, r7, #8
 800a696:	4611      	mov	r1, r2
 800a698:	4618      	mov	r0, r3
 800a69a:	f7fb fcb9 	bl	8006010 <HAL_GPIO_Init>

    	    GPIO_InitStruct.Pin       = g_spi_config[bus].pin.miso;
 800a69e:	7ffa      	ldrb	r2, [r7, #31]
 800a6a0:	4944      	ldr	r1, [pc, #272]	; (800a7b4 <spi_config_hal_setup+0x16c>)
 800a6a2:	4613      	mov	r3, r2
 800a6a4:	009b      	lsls	r3, r3, #2
 800a6a6:	4413      	add	r3, r2
 800a6a8:	00db      	lsls	r3, r3, #3
 800a6aa:	440b      	add	r3, r1
 800a6ac:	330a      	adds	r3, #10
 800a6ae:	881b      	ldrh	r3, [r3, #0]
 800a6b0:	60bb      	str	r3, [r7, #8]
    	    GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	60fb      	str	r3, [r7, #12]
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	613b      	str	r3, [r7, #16]
    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	617b      	str	r3, [r7, #20]
//    	    GPIO_InitStruct.Alternate = g_spi_config[bus].pin.miso_alt_func;
    	    HAL_GPIO_Init(g_spi_config[bus].pin.miso_port, &GPIO_InitStruct);
 800a6be:	7ffa      	ldrb	r2, [r7, #31]
 800a6c0:	493c      	ldr	r1, [pc, #240]	; (800a7b4 <spi_config_hal_setup+0x16c>)
 800a6c2:	4613      	mov	r3, r2
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	4413      	add	r3, r2
 800a6c8:	00db      	lsls	r3, r3, #3
 800a6ca:	440b      	add	r3, r1
 800a6cc:	330c      	adds	r3, #12
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f107 0208 	add.w	r2, r7, #8
 800a6d4:	4611      	mov	r1, r2
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f7fb fc9a 	bl	8006010 <HAL_GPIO_Init>

    	    GPIO_InitStruct.Pin       = g_spi_config[bus].pin.sck;
 800a6dc:	7ffa      	ldrb	r2, [r7, #31]
 800a6de:	4935      	ldr	r1, [pc, #212]	; (800a7b4 <spi_config_hal_setup+0x16c>)
 800a6e0:	4613      	mov	r3, r2
 800a6e2:	009b      	lsls	r3, r3, #2
 800a6e4:	4413      	add	r3, r2
 800a6e6:	00db      	lsls	r3, r3, #3
 800a6e8:	440b      	add	r3, r1
 800a6ea:	3312      	adds	r3, #18
 800a6ec:	881b      	ldrh	r3, [r3, #0]
 800a6ee:	60bb      	str	r3, [r7, #8]
    	    GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	60fb      	str	r3, [r7, #12]
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	613b      	str	r3, [r7, #16]
    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	617b      	str	r3, [r7, #20]
//    	    GPIO_InitStruct.Alternate = g_spi_config[bus].pin.sck_alt_func;
    	    HAL_GPIO_Init(g_spi_config[bus].pin.sck_port, &GPIO_InitStruct);
 800a6fc:	7ffa      	ldrb	r2, [r7, #31]
 800a6fe:	492d      	ldr	r1, [pc, #180]	; (800a7b4 <spi_config_hal_setup+0x16c>)
 800a700:	4613      	mov	r3, r2
 800a702:	009b      	lsls	r3, r3, #2
 800a704:	4413      	add	r3, r2
 800a706:	00db      	lsls	r3, r3, #3
 800a708:	440b      	add	r3, r1
 800a70a:	3314      	adds	r3, #20
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f107 0208 	add.w	r2, r7, #8
 800a712:	4611      	mov	r1, r2
 800a714:	4618      	mov	r0, r3
 800a716:	f7fb fc7b 	bl	8006010 <HAL_GPIO_Init>

    	    GPIO_InitStruct.Pin       = g_spi_config[bus].pin.csn;
 800a71a:	7ffa      	ldrb	r2, [r7, #31]
 800a71c:	4925      	ldr	r1, [pc, #148]	; (800a7b4 <spi_config_hal_setup+0x16c>)
 800a71e:	4613      	mov	r3, r2
 800a720:	009b      	lsls	r3, r3, #2
 800a722:	4413      	add	r3, r2
 800a724:	00db      	lsls	r3, r3, #3
 800a726:	440b      	add	r3, r1
 800a728:	331a      	adds	r3, #26
 800a72a:	881b      	ldrh	r3, [r3, #0]
 800a72c:	60bb      	str	r3, [r7, #8]
    	    GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 800a72e:	2300      	movs	r3, #0
 800a730:	60fb      	str	r3, [r7, #12]
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800a732:	2300      	movs	r3, #0
 800a734:	613b      	str	r3, [r7, #16]
//    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
    	    HAL_GPIO_Init(g_spi_config[bus].pin.csn_port, &GPIO_InitStruct);
 800a736:	7ffa      	ldrb	r2, [r7, #31]
 800a738:	491e      	ldr	r1, [pc, #120]	; (800a7b4 <spi_config_hal_setup+0x16c>)
 800a73a:	4613      	mov	r3, r2
 800a73c:	009b      	lsls	r3, r3, #2
 800a73e:	4413      	add	r3, r2
 800a740:	00db      	lsls	r3, r3, #3
 800a742:	440b      	add	r3, r1
 800a744:	331c      	adds	r3, #28
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f107 0208 	add.w	r2, r7, #8
 800a74c:	4611      	mov	r1, r2
 800a74e:	4618      	mov	r0, r3
 800a750:	f7fb fc5e 	bl	8006010 <HAL_GPIO_Init>

        	switch (bus)
 800a754:	7ffb      	ldrb	r3, [r7, #31]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d10c      	bne.n	800a774 <spi_config_hal_setup+0x12c>
        	{
        		case SPI_CONFIG_BUS_WIFI:
        		    __HAL_RCC_SPI1_CLK_ENABLE();
 800a75a:	4b17      	ldr	r3, [pc, #92]	; (800a7b8 <spi_config_hal_setup+0x170>)
 800a75c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a75e:	4a16      	ldr	r2, [pc, #88]	; (800a7b8 <spi_config_hal_setup+0x170>)
 800a760:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a764:	6613      	str	r3, [r2, #96]	; 0x60
 800a766:	4b14      	ldr	r3, [pc, #80]	; (800a7b8 <spi_config_hal_setup+0x170>)
 800a768:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a76a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a76e:	607b      	str	r3, [r7, #4]
 800a770:	687b      	ldr	r3, [r7, #4]
        		break;
 800a772:	e000      	b.n	800a776 <spi_config_hal_setup+0x12e>
        		default:
				break;
 800a774:	bf00      	nop
        	}
    	    if(HAL_SPI_Init(g_spi_config[bus].handle) != HAL_OK)
 800a776:	7ffa      	ldrb	r2, [r7, #31]
 800a778:	490e      	ldr	r1, [pc, #56]	; (800a7b4 <spi_config_hal_setup+0x16c>)
 800a77a:	4613      	mov	r3, r2
 800a77c:	009b      	lsls	r3, r3, #2
 800a77e:	4413      	add	r3, r2
 800a780:	00db      	lsls	r3, r3, #3
 800a782:	440b      	add	r3, r1
 800a784:	3324      	adds	r3, #36	; 0x24
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4618      	mov	r0, r3
 800a78a:	f7fd f923 	bl	80079d4 <HAL_SPI_Init>
 800a78e:	4603      	mov	r3, r0
 800a790:	2b00      	cmp	r3, #0
 800a792:	d000      	beq.n	800a796 <spi_config_hal_setup+0x14e>
    	    {
    	        /* Initialization Error */
    	        while(1);
 800a794:	e7fe      	b.n	800a794 <spi_config_hal_setup+0x14c>
    for (spi_config_bus_e bus = SPI_CONFIG_BUS_FIRST; bus < NUM_SPI_CONFIG_BUSES; bus++)
 800a796:	7ffb      	ldrb	r3, [r7, #31]
 800a798:	3301      	adds	r3, #1
 800a79a:	77fb      	strb	r3, [r7, #31]
 800a79c:	7ffb      	ldrb	r3, [r7, #31]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	f43f af58 	beq.w	800a654 <spi_config_hal_setup+0xc>
    // TODO make this an array that gets populated so you don't need to lookup everytime..
//    for (spi_access_chip_id_e chip_id = SPI_ACCESS_CHIP_ID_FIRST; chip_id < NUM_SPI_ACCESS_CHIP_IDS; chip_id++)
//    {
//    	g_spi_chip_id_handle[chip_id] = spi_config_bus_lookup_from_chip_id(chip_id);
//    }
}
 800a7a4:	bf00      	nop
 800a7a6:	bf00      	nop
 800a7a8:	3720      	adds	r7, #32
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}
 800a7ae:	bf00      	nop
 800a7b0:	200000fc 	.word	0x200000fc
 800a7b4:	0800c65c 	.word	0x0800c65c
 800a7b8:	40021000 	.word	0x40021000

0800a7bc <USART1_IRQHandler>:
uint8_t *gh_uart_rx_buffer;
uint16_t g_uart_rx_buffer_index = 0;


void USART1_IRQHandler(void)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(uart_config_esp8266_handle());
 800a7c0:	f000 f91a 	bl	800a9f8 <uart_config_esp8266_handle>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	f7fe fd1e 	bl	8009208 <HAL_UART_IRQHandler>
}
 800a7cc:	bf00      	nop
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b083      	sub	sp, #12
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
	// do something in future
}
 800a7d8:	bf00      	nop
 800a7da:	370c      	adds	r7, #12
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e2:	4770      	bx	lr

0800a7e4 <uart_config_hal_setup>:
extern const uart_access_id_e* g_uart_chip_bus_lookup[NUM_UART_CONFIG_BUSES];
extern uint16_t g_uart_num_chips_per_bus[NUM_UART_CONFIG_BUSES];


void uart_config_hal_setup(void)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b0a0      	sub	sp, #128	; 0x80
 800a7e8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef  GPIO_InitStruct;

    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a7ea:	f107 030c 	add.w	r3, r7, #12
 800a7ee:	225c      	movs	r2, #92	; 0x5c
 800a7f0:	2100      	movs	r1, #0
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f001 f840 	bl	800b878 <memset>

    for (uart_config_bus_e bus = UART_CONFIG_BUS_FIRST; bus < NUM_UART_CONFIG_BUSES; bus++)
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800a7fe:	e0e9      	b.n	800a9d4 <uart_config_hal_setup+0x1f0>
    {
    	if (g_uart_num_chips_per_bus[bus])
 800a800:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800a804:	4a78      	ldr	r2, [pc, #480]	; (800a9e8 <uart_config_hal_setup+0x204>)
 800a806:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	f000 80dd 	beq.w	800a9ca <uart_config_hal_setup+0x1e6>
    	{
    	    GPIO_InitStruct.Pin       = g_uart_config[bus].pin.rx;
 800a810:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a814:	4975      	ldr	r1, [pc, #468]	; (800a9ec <uart_config_hal_setup+0x208>)
 800a816:	4613      	mov	r3, r2
 800a818:	005b      	lsls	r3, r3, #1
 800a81a:	4413      	add	r3, r2
 800a81c:	00db      	lsls	r3, r3, #3
 800a81e:	440b      	add	r3, r1
 800a820:	881b      	ldrh	r3, [r3, #0]
 800a822:	66bb      	str	r3, [r7, #104]	; 0x68
    	    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800a824:	2302      	movs	r3, #2
 800a826:	66fb      	str	r3, [r7, #108]	; 0x6c
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800a828:	2300      	movs	r3, #0
 800a82a:	673b      	str	r3, [r7, #112]	; 0x70
    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800a82c:	2303      	movs	r3, #3
 800a82e:	677b      	str	r3, [r7, #116]	; 0x74
    	    GPIO_InitStruct.Alternate = g_uart_config[bus].pin.rx_alt_func;
 800a830:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a834:	496d      	ldr	r1, [pc, #436]	; (800a9ec <uart_config_hal_setup+0x208>)
 800a836:	4613      	mov	r3, r2
 800a838:	005b      	lsls	r3, r3, #1
 800a83a:	4413      	add	r3, r2
 800a83c:	00db      	lsls	r3, r3, #3
 800a83e:	440b      	add	r3, r1
 800a840:	3308      	adds	r3, #8
 800a842:	781b      	ldrb	r3, [r3, #0]
 800a844:	67bb      	str	r3, [r7, #120]	; 0x78
    	    HAL_GPIO_Init(g_uart_config[bus].pin.rx_port, &GPIO_InitStruct);
 800a846:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a84a:	4968      	ldr	r1, [pc, #416]	; (800a9ec <uart_config_hal_setup+0x208>)
 800a84c:	4613      	mov	r3, r2
 800a84e:	005b      	lsls	r3, r3, #1
 800a850:	4413      	add	r3, r2
 800a852:	00db      	lsls	r3, r3, #3
 800a854:	440b      	add	r3, r1
 800a856:	3304      	adds	r3, #4
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800a85e:	4611      	mov	r1, r2
 800a860:	4618      	mov	r0, r3
 800a862:	f7fb fbd5 	bl	8006010 <HAL_GPIO_Init>

    	    GPIO_InitStruct.Pin       = g_uart_config[bus].pin.tx;
 800a866:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a86a:	4960      	ldr	r1, [pc, #384]	; (800a9ec <uart_config_hal_setup+0x208>)
 800a86c:	4613      	mov	r3, r2
 800a86e:	005b      	lsls	r3, r3, #1
 800a870:	4413      	add	r3, r2
 800a872:	00db      	lsls	r3, r3, #3
 800a874:	440b      	add	r3, r1
 800a876:	330a      	adds	r3, #10
 800a878:	881b      	ldrh	r3, [r3, #0]
 800a87a:	66bb      	str	r3, [r7, #104]	; 0x68
    	    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800a87c:	2302      	movs	r3, #2
 800a87e:	66fb      	str	r3, [r7, #108]	; 0x6c
    	    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800a880:	2300      	movs	r3, #0
 800a882:	673b      	str	r3, [r7, #112]	; 0x70
    	    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800a884:	2303      	movs	r3, #3
 800a886:	677b      	str	r3, [r7, #116]	; 0x74
    	    GPIO_InitStruct.Alternate = g_uart_config[bus].pin.tx_alt_func;
 800a888:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a88c:	4957      	ldr	r1, [pc, #348]	; (800a9ec <uart_config_hal_setup+0x208>)
 800a88e:	4613      	mov	r3, r2
 800a890:	005b      	lsls	r3, r3, #1
 800a892:	4413      	add	r3, r2
 800a894:	00db      	lsls	r3, r3, #3
 800a896:	440b      	add	r3, r1
 800a898:	3310      	adds	r3, #16
 800a89a:	781b      	ldrb	r3, [r3, #0]
 800a89c:	67bb      	str	r3, [r7, #120]	; 0x78
    	    HAL_GPIO_Init(g_uart_config[bus].pin.tx_port, &GPIO_InitStruct);
 800a89e:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a8a2:	4952      	ldr	r1, [pc, #328]	; (800a9ec <uart_config_hal_setup+0x208>)
 800a8a4:	4613      	mov	r3, r2
 800a8a6:	005b      	lsls	r3, r3, #1
 800a8a8:	4413      	add	r3, r2
 800a8aa:	00db      	lsls	r3, r3, #3
 800a8ac:	440b      	add	r3, r1
 800a8ae:	330c      	adds	r3, #12
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800a8b6:	4611      	mov	r1, r2
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f7fb fba9 	bl	8006010 <HAL_GPIO_Init>

    	    switch (bus)
 800a8be:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d002      	beq.n	800a8cc <uart_config_hal_setup+0xe8>
 800a8c6:	2b01      	cmp	r3, #1
 800a8c8:	d01b      	beq.n	800a902 <uart_config_hal_setup+0x11e>
    	    	       //Error_Handler();
    	    	     }
    	    	    __HAL_RCC_USART1_CLK_ENABLE();
				break;
    	    	default:
    	    	break;
 800a8ca:	e034      	b.n	800a936 <uart_config_hal_setup+0x152>
    	    	    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800a8cc:	2320      	movs	r3, #32
 800a8ce:	60fb      	str	r3, [r7, #12]
    	    	    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
 800a8d0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a8d4:	63bb      	str	r3, [r7, #56]	; 0x38
    	    	    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a8d6:	f107 030c 	add.w	r3, r7, #12
 800a8da:	4618      	mov	r0, r3
 800a8dc:	f7fc fc5e 	bl	800719c <HAL_RCCEx_PeriphCLKConfig>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d000      	beq.n	800a8e8 <uart_config_hal_setup+0x104>
    	    	         while(1);
 800a8e6:	e7fe      	b.n	800a8e6 <uart_config_hal_setup+0x102>
    	    	    __HAL_RCC_LPUART1_CLK_ENABLE();
 800a8e8:	4b41      	ldr	r3, [pc, #260]	; (800a9f0 <uart_config_hal_setup+0x20c>)
 800a8ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8ec:	4a40      	ldr	r2, [pc, #256]	; (800a9f0 <uart_config_hal_setup+0x20c>)
 800a8ee:	f043 0301 	orr.w	r3, r3, #1
 800a8f2:	65d3      	str	r3, [r2, #92]	; 0x5c
 800a8f4:	4b3e      	ldr	r3, [pc, #248]	; (800a9f0 <uart_config_hal_setup+0x20c>)
 800a8f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8f8:	f003 0301 	and.w	r3, r3, #1
 800a8fc:	60bb      	str	r3, [r7, #8]
 800a8fe:	68bb      	ldr	r3, [r7, #8]
    	    	break;
 800a900:	e019      	b.n	800a936 <uart_config_hal_setup+0x152>
    	    	    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800a902:	2301      	movs	r3, #1
 800a904:	60fb      	str	r3, [r7, #12]
    	    	    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800a906:	2300      	movs	r3, #0
 800a908:	62fb      	str	r3, [r7, #44]	; 0x2c
    	    	    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a90a:	f107 030c 	add.w	r3, r7, #12
 800a90e:	4618      	mov	r0, r3
 800a910:	f7fc fc44 	bl	800719c <HAL_RCCEx_PeriphCLKConfig>
 800a914:	4603      	mov	r3, r0
 800a916:	2b00      	cmp	r3, #0
 800a918:	d000      	beq.n	800a91c <uart_config_hal_setup+0x138>
    	    	         while(1);
 800a91a:	e7fe      	b.n	800a91a <uart_config_hal_setup+0x136>
    	    	    __HAL_RCC_USART1_CLK_ENABLE();
 800a91c:	4b34      	ldr	r3, [pc, #208]	; (800a9f0 <uart_config_hal_setup+0x20c>)
 800a91e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a920:	4a33      	ldr	r2, [pc, #204]	; (800a9f0 <uart_config_hal_setup+0x20c>)
 800a922:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a926:	6613      	str	r3, [r2, #96]	; 0x60
 800a928:	4b31      	ldr	r3, [pc, #196]	; (800a9f0 <uart_config_hal_setup+0x20c>)
 800a92a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a92c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a930:	607b      	str	r3, [r7, #4]
 800a932:	687b      	ldr	r3, [r7, #4]
				break;
 800a934:	bf00      	nop
    	    }
    	    //UART_ITConfig(USART1, UART_IT_TXE, ENABLE);
    	    //UART_ITConfig(USART1, UART_IT_RXNE, ENABLE);
    	    if(HAL_UART_DeInit(&g_uart_handle_config[bus]) != HAL_OK)
 800a936:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a93a:	4613      	mov	r3, r2
 800a93c:	015b      	lsls	r3, r3, #5
 800a93e:	4413      	add	r3, r2
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	4a2c      	ldr	r2, [pc, #176]	; (800a9f4 <uart_config_hal_setup+0x210>)
 800a944:	4413      	add	r3, r2
 800a946:	4618      	mov	r0, r3
 800a948:	f7fe fc10 	bl	800916c <HAL_UART_DeInit>
 800a94c:	4603      	mov	r3, r0
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d000      	beq.n	800a954 <uart_config_hal_setup+0x170>
    	    {
    	        while(1);//Error_Handler();
 800a952:	e7fe      	b.n	800a952 <uart_config_hal_setup+0x16e>
    	    }
    	    if(HAL_UART_Init(&g_uart_handle_config[bus]) != HAL_OK)
 800a954:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a958:	4613      	mov	r3, r2
 800a95a:	015b      	lsls	r3, r3, #5
 800a95c:	4413      	add	r3, r2
 800a95e:	009b      	lsls	r3, r3, #2
 800a960:	4a24      	ldr	r2, [pc, #144]	; (800a9f4 <uart_config_hal_setup+0x210>)
 800a962:	4413      	add	r3, r2
 800a964:	4618      	mov	r0, r3
 800a966:	f7fe fbb3 	bl	80090d0 <HAL_UART_Init>
 800a96a:	4603      	mov	r3, r0
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d000      	beq.n	800a972 <uart_config_hal_setup+0x18e>
    	    {
    	        while(1);//Error_Handler();
 800a970:	e7fe      	b.n	800a970 <uart_config_hal_setup+0x18c>
    	    }
    	    HAL_NVIC_SetPriority(g_uart_config[bus].irqn, 0, 1);
 800a972:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a976:	491d      	ldr	r1, [pc, #116]	; (800a9ec <uart_config_hal_setup+0x208>)
 800a978:	4613      	mov	r3, r2
 800a97a:	005b      	lsls	r3, r3, #1
 800a97c:	4413      	add	r3, r2
 800a97e:	00db      	lsls	r3, r3, #3
 800a980:	440b      	add	r3, r1
 800a982:	3314      	adds	r3, #20
 800a984:	f993 3000 	ldrsb.w	r3, [r3]
 800a988:	2201      	movs	r2, #1
 800a98a:	2100      	movs	r1, #0
 800a98c:	4618      	mov	r0, r3
 800a98e:	f7fb f82e 	bl	80059ee <HAL_NVIC_SetPriority>
    	    HAL_NVIC_EnableIRQ(g_uart_config[bus].irqn);
 800a992:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a996:	4915      	ldr	r1, [pc, #84]	; (800a9ec <uart_config_hal_setup+0x208>)
 800a998:	4613      	mov	r3, r2
 800a99a:	005b      	lsls	r3, r3, #1
 800a99c:	4413      	add	r3, r2
 800a99e:	00db      	lsls	r3, r3, #3
 800a9a0:	440b      	add	r3, r1
 800a9a2:	3314      	adds	r3, #20
 800a9a4:	f993 3000 	ldrsb.w	r3, [r3]
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	f7fb f83c 	bl	8005a26 <HAL_NVIC_EnableIRQ>
    	    HAL_NVIC_ClearPendingIRQ(g_uart_config[bus].irqn);
 800a9ae:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800a9b2:	490e      	ldr	r1, [pc, #56]	; (800a9ec <uart_config_hal_setup+0x208>)
 800a9b4:	4613      	mov	r3, r2
 800a9b6:	005b      	lsls	r3, r3, #1
 800a9b8:	4413      	add	r3, r2
 800a9ba:	00db      	lsls	r3, r3, #3
 800a9bc:	440b      	add	r3, r1
 800a9be:	3314      	adds	r3, #20
 800a9c0:	f993 3000 	ldrsb.w	r3, [r3]
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	f7fb f856 	bl	8005a76 <HAL_NVIC_ClearPendingIRQ>
    for (uart_config_bus_e bus = UART_CONFIG_BUS_FIRST; bus < NUM_UART_CONFIG_BUSES; bus++)
 800a9ca:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800a9d4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800a9d8:	2b01      	cmp	r3, #1
 800a9da:	f67f af11 	bls.w	800a800 <uart_config_hal_setup+0x1c>
    	}
    }

}
 800a9de:	bf00      	nop
 800a9e0:	bf00      	nop
 800a9e2:	3780      	adds	r7, #128	; 0x80
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	bd80      	pop	{r7, pc}
 800a9e8:	20000208 	.word	0x20000208
 800a9ec:	0800c684 	.word	0x0800c684
 800a9f0:	40021000 	.word	0x40021000
 800a9f4:	20000100 	.word	0x20000100

0800a9f8 <uart_config_esp8266_handle>:
	return &g_uart_handle_config[UART_CONFIG_BUS_HOST];
}


uart_handle_t uart_config_esp8266_handle(void)
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	af00      	add	r7, sp, #0
	return &g_uart_handle_config[UART_CONFIG_BUS_ESP8266];
 800a9fc:	4b02      	ldr	r3, [pc, #8]	; (800aa08 <uart_config_esp8266_handle+0x10>)
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	46bd      	mov	sp, r7
 800aa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa06:	4770      	bx	lr
 800aa08:	20000184 	.word	0x20000184

0800aa0c <HAL_Set_DMA_Callbacks>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);


// Function below added by SRW
static void HAL_Set_DMA_Callbacks(void)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	af00      	add	r7, sp, #0
    HAL_DMA_RegisterCallback(&hdma_tim1_ch1, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 800aa10:	4a0d      	ldr	r2, [pc, #52]	; (800aa48 <HAL_Set_DMA_Callbacks+0x3c>)
 800aa12:	2100      	movs	r1, #0
 800aa14:	480d      	ldr	r0, [pc, #52]	; (800aa4c <HAL_Set_DMA_Callbacks+0x40>)
 800aa16:	f7fb fa83 	bl	8005f20 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch2, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 800aa1a:	4a0b      	ldr	r2, [pc, #44]	; (800aa48 <HAL_Set_DMA_Callbacks+0x3c>)
 800aa1c:	2100      	movs	r1, #0
 800aa1e:	480c      	ldr	r0, [pc, #48]	; (800aa50 <HAL_Set_DMA_Callbacks+0x44>)
 800aa20:	f7fb fa7e 	bl	8005f20 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim1_ch3, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 800aa24:	4a08      	ldr	r2, [pc, #32]	; (800aa48 <HAL_Set_DMA_Callbacks+0x3c>)
 800aa26:	2100      	movs	r1, #0
 800aa28:	480a      	ldr	r0, [pc, #40]	; (800aa54 <HAL_Set_DMA_Callbacks+0x48>)
 800aa2a:	f7fb fa79 	bl	8005f20 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim15_ch1_up_trig_com, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 800aa2e:	4a06      	ldr	r2, [pc, #24]	; (800aa48 <HAL_Set_DMA_Callbacks+0x3c>)
 800aa30:	2100      	movs	r1, #0
 800aa32:	4809      	ldr	r0, [pc, #36]	; (800aa58 <HAL_Set_DMA_Callbacks+0x4c>)
 800aa34:	f7fb fa74 	bl	8005f20 <HAL_DMA_RegisterCallback>
    HAL_DMA_RegisterCallback(&hdma_tim16_ch1_up, HAL_DMA_XFER_CPLT_CB_ID, HAL_DMA_CMPLT_CALLBACK);
 800aa38:	4a03      	ldr	r2, [pc, #12]	; (800aa48 <HAL_Set_DMA_Callbacks+0x3c>)
 800aa3a:	2100      	movs	r1, #0
 800aa3c:	4807      	ldr	r0, [pc, #28]	; (800aa5c <HAL_Set_DMA_Callbacks+0x50>)
 800aa3e:	f7fb fa6f 	bl	8005f20 <HAL_DMA_RegisterCallback>
}
 800aa42:	bf00      	nop
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	0800b073 	.word	0x0800b073
 800aa4c:	20001d08 	.word	0x20001d08
 800aa50:	20001d50 	.word	0x20001d50
 800aa54:	20001d98 	.word	0x20001d98
 800aa58:	20001de0 	.word	0x20001de0
 800aa5c:	20001e28 	.word	0x20001e28

0800aa60 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b084      	sub	sp, #16
 800aa64:	af00      	add	r7, sp, #0
  PWR_PVDTypeDef sConfigPVD = {0};
 800aa66:	f107 0308 	add.w	r3, r7, #8
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	601a      	str	r2, [r3, #0]
 800aa6e:	605a      	str	r2, [r3, #4]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800aa70:	4b13      	ldr	r3, [pc, #76]	; (800aac0 <HAL_MspInit+0x60>)
 800aa72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa74:	4a12      	ldr	r2, [pc, #72]	; (800aac0 <HAL_MspInit+0x60>)
 800aa76:	f043 0301 	orr.w	r3, r3, #1
 800aa7a:	6613      	str	r3, [r2, #96]	; 0x60
 800aa7c:	4b10      	ldr	r3, [pc, #64]	; (800aac0 <HAL_MspInit+0x60>)
 800aa7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aa80:	f003 0301 	and.w	r3, r3, #1
 800aa84:	607b      	str	r3, [r7, #4]
 800aa86:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800aa88:	4b0d      	ldr	r3, [pc, #52]	; (800aac0 <HAL_MspInit+0x60>)
 800aa8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa8c:	4a0c      	ldr	r2, [pc, #48]	; (800aac0 <HAL_MspInit+0x60>)
 800aa8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa92:	6593      	str	r3, [r2, #88]	; 0x58
 800aa94:	4b0a      	ldr	r3, [pc, #40]	; (800aac0 <HAL_MspInit+0x60>)
 800aa96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa9c:	603b      	str	r3, [r7, #0]
 800aa9e:	683b      	ldr	r3, [r7, #0]

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_0;
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	60bb      	str	r3, [r7, #8]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	60fb      	str	r3, [r7, #12]
  HAL_PWR_ConfigPVD(&sConfigPVD);
 800aaa8:	f107 0308 	add.w	r3, r7, #8
 800aaac:	4618      	mov	r0, r3
 800aaae:	f7fb fc69 	bl	8006384 <HAL_PWR_ConfigPVD>
  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
 800aab2:	f7fb fcc7 	bl	8006444 <HAL_PWR_EnablePVD>
}
 800aab6:	bf00      	nop
 800aab8:	3710      	adds	r7, #16
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}
 800aabe:	bf00      	nop
 800aac0:	40021000 	.word	0x40021000

0800aac4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800aac4:	b480      	push	{r7}
 800aac6:	b083      	sub	sp, #12
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	4a08      	ldr	r2, [pc, #32]	; (800aaf4 <HAL_RTC_MspInit+0x30>)
 800aad2:	4293      	cmp	r3, r2
 800aad4:	d107      	bne.n	800aae6 <HAL_RTC_MspInit+0x22>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800aad6:	4b08      	ldr	r3, [pc, #32]	; (800aaf8 <HAL_RTC_MspInit+0x34>)
 800aad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aadc:	4a06      	ldr	r2, [pc, #24]	; (800aaf8 <HAL_RTC_MspInit+0x34>)
 800aade:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aae2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

}
 800aae6:	bf00      	nop
 800aae8:	370c      	adds	r7, #12
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr
 800aaf2:	bf00      	nop
 800aaf4:	40002800 	.word	0x40002800
 800aaf8:	40021000 	.word	0x40021000

0800aafc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b084      	sub	sp, #16
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	4a6e      	ldr	r2, [pc, #440]	; (800acc4 <HAL_TIM_Base_MspInit+0x1c8>)
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	f040 8091 	bne.w	800ac32 <HAL_TIM_Base_MspInit+0x136>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ab10:	4b6d      	ldr	r3, [pc, #436]	; (800acc8 <HAL_TIM_Base_MspInit+0x1cc>)
 800ab12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab14:	4a6c      	ldr	r2, [pc, #432]	; (800acc8 <HAL_TIM_Base_MspInit+0x1cc>)
 800ab16:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ab1a:	6613      	str	r3, [r2, #96]	; 0x60
 800ab1c:	4b6a      	ldr	r3, [pc, #424]	; (800acc8 <HAL_TIM_Base_MspInit+0x1cc>)
 800ab1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ab24:	60fb      	str	r3, [r7, #12]
 800ab26:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 800ab28:	4b68      	ldr	r3, [pc, #416]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab2a:	4a69      	ldr	r2, [pc, #420]	; (800acd0 <HAL_TIM_Base_MspInit+0x1d4>)
 800ab2c:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_7;
 800ab2e:	4b67      	ldr	r3, [pc, #412]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab30:	2207      	movs	r2, #7
 800ab32:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ab34:	4b65      	ldr	r3, [pc, #404]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab36:	2210      	movs	r2, #16
 800ab38:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800ab3a:	4b64      	ldr	r3, [pc, #400]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800ab40:	4b62      	ldr	r3, [pc, #392]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab42:	2280      	movs	r2, #128	; 0x80
 800ab44:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ab46:	4b61      	ldr	r3, [pc, #388]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab48:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ab4c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ab4e:	4b5f      	ldr	r3, [pc, #380]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ab54:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 800ab56:	4b5d      	ldr	r3, [pc, #372]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab58:	2200      	movs	r2, #0
 800ab5a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800ab5c:	4b5b      	ldr	r3, [pc, #364]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab5e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800ab62:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800ab64:	4859      	ldr	r0, [pc, #356]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab66:	f7fa ff95 	bl	8005a94 <HAL_DMA_Init>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d001      	beq.n	800ab74 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 800ab70:	f7ff fd65 	bl	800a63e <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	4a55      	ldr	r2, [pc, #340]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab78:	625a      	str	r2, [r3, #36]	; 0x24
 800ab7a:	4a54      	ldr	r2, [pc, #336]	; (800accc <HAL_TIM_Base_MspInit+0x1d0>)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA1_Channel3;
 800ab80:	4b54      	ldr	r3, [pc, #336]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800ab82:	4a55      	ldr	r2, [pc, #340]	; (800acd8 <HAL_TIM_Base_MspInit+0x1dc>)
 800ab84:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Request = DMA_REQUEST_7;
 800ab86:	4b53      	ldr	r3, [pc, #332]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800ab88:	2207      	movs	r2, #7
 800ab8a:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ab8c:	4b51      	ldr	r3, [pc, #324]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800ab8e:	2210      	movs	r2, #16
 800ab90:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800ab92:	4b50      	ldr	r3, [pc, #320]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800ab94:	2200      	movs	r2, #0
 800ab96:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800ab98:	4b4e      	ldr	r3, [pc, #312]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800ab9a:	2280      	movs	r2, #128	; 0x80
 800ab9c:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ab9e:	4b4d      	ldr	r3, [pc, #308]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800aba0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800aba4:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800aba6:	4b4b      	ldr	r3, [pc, #300]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800aba8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800abac:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_NORMAL;
 800abae:	4b49      	ldr	r3, [pc, #292]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800abb0:	2200      	movs	r2, #0
 800abb2:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800abb4:	4b47      	ldr	r3, [pc, #284]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800abb6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800abba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 800abbc:	4845      	ldr	r0, [pc, #276]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800abbe:	f7fa ff69 	bl	8005a94 <HAL_DMA_Init>
 800abc2:	4603      	mov	r3, r0
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d001      	beq.n	800abcc <HAL_TIM_Base_MspInit+0xd0>
    {
      Error_Handler();
 800abc8:	f7ff fd39 	bl	800a63e <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	4a41      	ldr	r2, [pc, #260]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800abd0:	629a      	str	r2, [r3, #40]	; 0x28
 800abd2:	4a40      	ldr	r2, [pc, #256]	; (800acd4 <HAL_TIM_Base_MspInit+0x1d8>)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6293      	str	r3, [r2, #40]	; 0x28

    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel7;
 800abd8:	4b40      	ldr	r3, [pc, #256]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800abda:	4a41      	ldr	r2, [pc, #260]	; (800ace0 <HAL_TIM_Base_MspInit+0x1e4>)
 800abdc:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch3.Init.Request = DMA_REQUEST_7;
 800abde:	4b3f      	ldr	r3, [pc, #252]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800abe0:	2207      	movs	r2, #7
 800abe2:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800abe4:	4b3d      	ldr	r3, [pc, #244]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800abe6:	2210      	movs	r2, #16
 800abe8:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800abea:	4b3c      	ldr	r3, [pc, #240]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800abec:	2200      	movs	r2, #0
 800abee:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800abf0:	4b3a      	ldr	r3, [pc, #232]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800abf2:	2280      	movs	r2, #128	; 0x80
 800abf4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800abf6:	4b39      	ldr	r3, [pc, #228]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800abf8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800abfc:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800abfe:	4b37      	ldr	r3, [pc, #220]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800ac00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ac04:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch3.Init.Mode = DMA_NORMAL;
 800ac06:	4b35      	ldr	r3, [pc, #212]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800ac08:	2200      	movs	r2, #0
 800ac0a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800ac0c:	4b33      	ldr	r3, [pc, #204]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800ac0e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800ac12:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 800ac14:	4831      	ldr	r0, [pc, #196]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800ac16:	f7fa ff3d 	bl	8005a94 <HAL_DMA_Init>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d001      	beq.n	800ac24 <HAL_TIM_Base_MspInit+0x128>
    {
      Error_Handler();
 800ac20:	f7ff fd0d 	bl	800a63e <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	4a2d      	ldr	r2, [pc, #180]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800ac28:	62da      	str	r2, [r3, #44]	; 0x2c
 800ac2a:	4a2c      	ldr	r2, [pc, #176]	; (800acdc <HAL_TIM_Base_MspInit+0x1e0>)
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6293      	str	r3, [r2, #40]	; 0x28
 800ac30:	e041      	b.n	800acb6 <HAL_TIM_Base_MspInit+0x1ba>
  }
  else if(htim_base->Instance==TIM16)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	4a2b      	ldr	r2, [pc, #172]	; (800ace4 <HAL_TIM_Base_MspInit+0x1e8>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d13c      	bne.n	800acb6 <HAL_TIM_Base_MspInit+0x1ba>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800ac3c:	4b22      	ldr	r3, [pc, #136]	; (800acc8 <HAL_TIM_Base_MspInit+0x1cc>)
 800ac3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac40:	4a21      	ldr	r2, [pc, #132]	; (800acc8 <HAL_TIM_Base_MspInit+0x1cc>)
 800ac42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ac46:	6613      	str	r3, [r2, #96]	; 0x60
 800ac48:	4b1f      	ldr	r3, [pc, #124]	; (800acc8 <HAL_TIM_Base_MspInit+0x1cc>)
 800ac4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac50:	60bb      	str	r3, [r7, #8]
 800ac52:	68bb      	ldr	r3, [r7, #8]

    /* TIM16 DMA Init */
    /* TIM16_CH1_UP Init */
    hdma_tim16_ch1_up.Instance = DMA1_Channel6;
 800ac54:	4b24      	ldr	r3, [pc, #144]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800ac56:	4a25      	ldr	r2, [pc, #148]	; (800acec <HAL_TIM_Base_MspInit+0x1f0>)
 800ac58:	601a      	str	r2, [r3, #0]
    hdma_tim16_ch1_up.Init.Request = DMA_REQUEST_4;
 800ac5a:	4b23      	ldr	r3, [pc, #140]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800ac5c:	2204      	movs	r2, #4
 800ac5e:	605a      	str	r2, [r3, #4]
    hdma_tim16_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ac60:	4b21      	ldr	r3, [pc, #132]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800ac62:	2210      	movs	r2, #16
 800ac64:	609a      	str	r2, [r3, #8]
    hdma_tim16_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800ac66:	4b20      	ldr	r3, [pc, #128]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800ac68:	2200      	movs	r2, #0
 800ac6a:	60da      	str	r2, [r3, #12]
    hdma_tim16_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 800ac6c:	4b1e      	ldr	r3, [pc, #120]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800ac6e:	2280      	movs	r2, #128	; 0x80
 800ac70:	611a      	str	r2, [r3, #16]
    hdma_tim16_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ac72:	4b1d      	ldr	r3, [pc, #116]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800ac74:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ac78:	615a      	str	r2, [r3, #20]
    hdma_tim16_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ac7a:	4b1b      	ldr	r3, [pc, #108]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800ac7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ac80:	619a      	str	r2, [r3, #24]
    hdma_tim16_ch1_up.Init.Mode = DMA_NORMAL;
 800ac82:	4b19      	ldr	r3, [pc, #100]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800ac84:	2200      	movs	r2, #0
 800ac86:	61da      	str	r2, [r3, #28]
    hdma_tim16_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 800ac88:	4b17      	ldr	r3, [pc, #92]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim16_ch1_up) != HAL_OK)
 800ac8e:	4816      	ldr	r0, [pc, #88]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800ac90:	f7fa ff00 	bl	8005a94 <HAL_DMA_Init>
 800ac94:	4603      	mov	r3, r0
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d001      	beq.n	800ac9e <HAL_TIM_Base_MspInit+0x1a2>
    {
      Error_Handler();
 800ac9a:	f7ff fcd0 	bl	800a63e <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim16_ch1_up);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	4a11      	ldr	r2, [pc, #68]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800aca2:	625a      	str	r2, [r3, #36]	; 0x24
 800aca4:	4a10      	ldr	r2, [pc, #64]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim16_ch1_up);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	4a0e      	ldr	r2, [pc, #56]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800acae:	621a      	str	r2, [r3, #32]
 800acb0:	4a0d      	ldr	r2, [pc, #52]	; (800ace8 <HAL_TIM_Base_MspInit+0x1ec>)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6293      	str	r3, [r2, #40]	; 0x28
  }
  HAL_Set_DMA_Callbacks();
 800acb6:	f7ff fea9 	bl	800aa0c <HAL_Set_DMA_Callbacks>
}
 800acba:	bf00      	nop
 800acbc:	3710      	adds	r7, #16
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}
 800acc2:	bf00      	nop
 800acc4:	40012c00 	.word	0x40012c00
 800acc8:	40021000 	.word	0x40021000
 800accc:	20001d08 	.word	0x20001d08
 800acd0:	4002001c 	.word	0x4002001c
 800acd4:	20001d50 	.word	0x20001d50
 800acd8:	40020030 	.word	0x40020030
 800acdc:	20001d98 	.word	0x20001d98
 800ace0:	40020080 	.word	0x40020080
 800ace4:	40014400 	.word	0x40014400
 800ace8:	20001e28 	.word	0x20001e28
 800acec:	4002006c 	.word	0x4002006c

0800acf0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b084      	sub	sp, #16
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	4a28      	ldr	r2, [pc, #160]	; (800ada0 <HAL_TIM_PWM_MspInit+0xb0>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d149      	bne.n	800ad96 <HAL_TIM_PWM_MspInit+0xa6>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 800ad02:	4b28      	ldr	r3, [pc, #160]	; (800ada4 <HAL_TIM_PWM_MspInit+0xb4>)
 800ad04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad06:	4a27      	ldr	r2, [pc, #156]	; (800ada4 <HAL_TIM_PWM_MspInit+0xb4>)
 800ad08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad0c:	6613      	str	r3, [r2, #96]	; 0x60
 800ad0e:	4b25      	ldr	r3, [pc, #148]	; (800ada4 <HAL_TIM_PWM_MspInit+0xb4>)
 800ad10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad16:	60fb      	str	r3, [r7, #12]
 800ad18:	68fb      	ldr	r3, [r7, #12]

    /* TIM15 DMA Init */
    /* TIM15_CH1_UP_TRIG_COM Init */
    hdma_tim15_ch1_up_trig_com.Instance = DMA1_Channel5;
 800ad1a:	4b23      	ldr	r3, [pc, #140]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad1c:	4a23      	ldr	r2, [pc, #140]	; (800adac <HAL_TIM_PWM_MspInit+0xbc>)
 800ad1e:	601a      	str	r2, [r3, #0]
    hdma_tim15_ch1_up_trig_com.Init.Request = DMA_REQUEST_7;
 800ad20:	4b21      	ldr	r3, [pc, #132]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad22:	2207      	movs	r2, #7
 800ad24:	605a      	str	r2, [r3, #4]
    hdma_tim15_ch1_up_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ad26:	4b20      	ldr	r3, [pc, #128]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad28:	2210      	movs	r2, #16
 800ad2a:	609a      	str	r2, [r3, #8]
    hdma_tim15_ch1_up_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 800ad2c:	4b1e      	ldr	r3, [pc, #120]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad2e:	2200      	movs	r2, #0
 800ad30:	60da      	str	r2, [r3, #12]
    hdma_tim15_ch1_up_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 800ad32:	4b1d      	ldr	r3, [pc, #116]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad34:	2280      	movs	r2, #128	; 0x80
 800ad36:	611a      	str	r2, [r3, #16]
    hdma_tim15_ch1_up_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800ad38:	4b1b      	ldr	r3, [pc, #108]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ad3e:	615a      	str	r2, [r3, #20]
    hdma_tim15_ch1_up_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800ad40:	4b19      	ldr	r3, [pc, #100]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ad46:	619a      	str	r2, [r3, #24]
    hdma_tim15_ch1_up_trig_com.Init.Mode = DMA_NORMAL;
 800ad48:	4b17      	ldr	r3, [pc, #92]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	61da      	str	r2, [r3, #28]
    hdma_tim15_ch1_up_trig_com.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800ad4e:	4b16      	ldr	r3, [pc, #88]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad50:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800ad54:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim15_ch1_up_trig_com) != HAL_OK)
 800ad56:	4814      	ldr	r0, [pc, #80]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad58:	f7fa fe9c 	bl	8005a94 <HAL_DMA_Init>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d001      	beq.n	800ad66 <HAL_TIM_PWM_MspInit+0x76>
    {
      Error_Handler();
 800ad62:	f7ff fc6c 	bl	800a63e <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim15_ch1_up_trig_com);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	4a0f      	ldr	r2, [pc, #60]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad6a:	625a      	str	r2, [r3, #36]	; 0x24
 800ad6c:	4a0e      	ldr	r2, [pc, #56]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim15_ch1_up_trig_com);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	4a0c      	ldr	r2, [pc, #48]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad76:	621a      	str	r2, [r3, #32]
 800ad78:	4a0b      	ldr	r2, [pc, #44]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim15_ch1_up_trig_com);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4a09      	ldr	r2, [pc, #36]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad82:	639a      	str	r2, [r3, #56]	; 0x38
 800ad84:	4a08      	ldr	r2, [pc, #32]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim15_ch1_up_trig_com);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	4a06      	ldr	r2, [pc, #24]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad8e:	635a      	str	r2, [r3, #52]	; 0x34
 800ad90:	4a05      	ldr	r2, [pc, #20]	; (800ada8 <HAL_TIM_PWM_MspInit+0xb8>)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 800ad96:	bf00      	nop
 800ad98:	3710      	adds	r7, #16
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}
 800ad9e:	bf00      	nop
 800ada0:	40014000 	.word	0x40014000
 800ada4:	40021000 	.word	0x40021000
 800ada8:	20001de0 	.word	0x20001de0
 800adac:	40020058 	.word	0x40020058

0800adb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b082      	sub	sp, #8
 800adb4:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 1; iii++)
 800adb6:	2300      	movs	r3, #0
 800adb8:	71fb      	strb	r3, [r7, #7]
 800adba:	e005      	b.n	800adc8 <NMI_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800adbc:	2064      	movs	r0, #100	; 0x64
 800adbe:	f7fa fcd5 	bl	800576c <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 800adc2:	79fb      	ldrb	r3, [r7, #7]
 800adc4:	3301      	adds	r3, #1
 800adc6:	71fb      	strb	r3, [r7, #7]
 800adc8:	79fb      	ldrb	r3, [r7, #7]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d0f6      	beq.n	800adbc <NMI_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800adce:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800add2:	f7fa fccb 	bl	800576c <HAL_Delay>
        for (uint8_t iii = 0; iii < 1; iii++)
 800add6:	e7ee      	b.n	800adb6 <NMI_Handler+0x6>

0800add8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b082      	sub	sp, #8
 800addc:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 2; iii++)
 800adde:	2300      	movs	r3, #0
 800ade0:	71fb      	strb	r3, [r7, #7]
 800ade2:	e005      	b.n	800adf0 <HardFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800ade4:	2064      	movs	r0, #100	; 0x64
 800ade6:	f7fa fcc1 	bl	800576c <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 800adea:	79fb      	ldrb	r3, [r7, #7]
 800adec:	3301      	adds	r3, #1
 800adee:	71fb      	strb	r3, [r7, #7]
 800adf0:	79fb      	ldrb	r3, [r7, #7]
 800adf2:	2b01      	cmp	r3, #1
 800adf4:	d9f6      	bls.n	800ade4 <HardFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800adf6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800adfa:	f7fa fcb7 	bl	800576c <HAL_Delay>
        for (uint8_t iii = 0; iii < 2; iii++)
 800adfe:	e7ee      	b.n	800adde <HardFault_Handler+0x6>

0800ae00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b082      	sub	sp, #8
 800ae04:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 3; iii++)
 800ae06:	2300      	movs	r3, #0
 800ae08:	71fb      	strb	r3, [r7, #7]
 800ae0a:	e005      	b.n	800ae18 <MemManage_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800ae0c:	2064      	movs	r0, #100	; 0x64
 800ae0e:	f7fa fcad 	bl	800576c <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 800ae12:	79fb      	ldrb	r3, [r7, #7]
 800ae14:	3301      	adds	r3, #1
 800ae16:	71fb      	strb	r3, [r7, #7]
 800ae18:	79fb      	ldrb	r3, [r7, #7]
 800ae1a:	2b02      	cmp	r3, #2
 800ae1c:	d9f6      	bls.n	800ae0c <MemManage_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800ae1e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800ae22:	f7fa fca3 	bl	800576c <HAL_Delay>
        for (uint8_t iii = 0; iii < 3; iii++)
 800ae26:	e7ee      	b.n	800ae06 <MemManage_Handler+0x6>

0800ae28 <BusFault_Handler>:
}
/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b082      	sub	sp, #8
 800ae2c:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 4; iii++)
 800ae2e:	2300      	movs	r3, #0
 800ae30:	71fb      	strb	r3, [r7, #7]
 800ae32:	e005      	b.n	800ae40 <BusFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800ae34:	2064      	movs	r0, #100	; 0x64
 800ae36:	f7fa fc99 	bl	800576c <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 800ae3a:	79fb      	ldrb	r3, [r7, #7]
 800ae3c:	3301      	adds	r3, #1
 800ae3e:	71fb      	strb	r3, [r7, #7]
 800ae40:	79fb      	ldrb	r3, [r7, #7]
 800ae42:	2b03      	cmp	r3, #3
 800ae44:	d9f6      	bls.n	800ae34 <BusFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800ae46:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800ae4a:	f7fa fc8f 	bl	800576c <HAL_Delay>
        for (uint8_t iii = 0; iii < 4; iii++)
 800ae4e:	e7ee      	b.n	800ae2e <BusFault_Handler+0x6>

0800ae50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b082      	sub	sp, #8
 800ae54:	af00      	add	r7, sp, #0
    while (1)
    {
        for (uint8_t iii = 0; iii < 5; iii++)
 800ae56:	2300      	movs	r3, #0
 800ae58:	71fb      	strb	r3, [r7, #7]
 800ae5a:	e005      	b.n	800ae68 <UsageFault_Handler+0x18>
        {
            //board_init_red_led_on();
            HAL_Delay(100);
 800ae5c:	2064      	movs	r0, #100	; 0x64
 800ae5e:	f7fa fc85 	bl	800576c <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 800ae62:	79fb      	ldrb	r3, [r7, #7]
 800ae64:	3301      	adds	r3, #1
 800ae66:	71fb      	strb	r3, [r7, #7]
 800ae68:	79fb      	ldrb	r3, [r7, #7]
 800ae6a:	2b04      	cmp	r3, #4
 800ae6c:	d9f6      	bls.n	800ae5c <UsageFault_Handler+0xc>
            //board_init_red_led_off();
        }
        HAL_Delay(3000);
 800ae6e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800ae72:	f7fa fc7b 	bl	800576c <HAL_Delay>
        for (uint8_t iii = 0; iii < 5; iii++)
 800ae76:	e7ee      	b.n	800ae56 <UsageFault_Handler+0x6>

0800ae78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	af00      	add	r7, sp, #0
}
 800ae7c:	bf00      	nop
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae84:	4770      	bx	lr
	...

0800ae88 <EXTI0_IRQHandler>:
volatile uint32_t d_passes = 0;
/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800ae88:	b590      	push	{r4, r7, lr}
 800ae8a:	b085      	sub	sp, #20
 800ae8c:	af02      	add	r7, sp, #8
    // D is pause
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_D_PIN;
 800ae8e:	2301      	movs	r3, #1
 800ae90:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_D;
 800ae92:	2303      	movs	r3, #3
 800ae94:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_D_IRQ;
 800ae96:	2306      	movs	r3, #6
 800ae98:	713b      	strb	r3, [r7, #4]
    d_passes++;
 800ae9a:	4b15      	ldr	r3, [pc, #84]	; (800aef0 <EXTI0_IRQHandler+0x68>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	3301      	adds	r3, #1
 800aea0:	4a13      	ldr	r2, [pc, #76]	; (800aef0 <EXTI0_IRQHandler+0x68>)
 800aea2:	6013      	str	r3, [r2, #0]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800aea4:	88fb      	ldrh	r3, [r7, #6]
 800aea6:	4618      	mov	r0, r3
 800aea8:	f7fb fa44 	bl	8006334 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 800aeac:	797a      	ldrb	r2, [r7, #5]
 800aeae:	797b      	ldrb	r3, [r7, #5]
 800aeb0:	4910      	ldr	r1, [pc, #64]	; (800aef4 <EXTI0_IRQHandler+0x6c>)
 800aeb2:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800aeb6:	490f      	ldr	r1, [pc, #60]	; (800aef4 <EXTI0_IRQHandler+0x6c>)
 800aeb8:	00db      	lsls	r3, r3, #3
 800aeba:	440b      	add	r3, r1
 800aebc:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800aebe:	797c      	ldrb	r4, [r7, #5]
 800aec0:	f7f8 ff1c 	bl	8003cfc <xTaskGetTickCountFromISR>
 800aec4:	4603      	mov	r3, r0
 800aec6:	4a0b      	ldr	r2, [pc, #44]	; (800aef4 <EXTI0_IRQHandler+0x6c>)
 800aec8:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 800aecc:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800aed0:	4618      	mov	r0, r3
 800aed2:	f7fa fdb6 	bl	8005a42 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800aed6:	4b08      	ldr	r3, [pc, #32]	; (800aef8 <EXTI0_IRQHandler+0x70>)
 800aed8:	6818      	ldr	r0, [r3, #0]
 800aeda:	7979      	ldrb	r1, [r7, #5]
 800aedc:	463b      	mov	r3, r7
 800aede:	9300      	str	r3, [sp, #0]
 800aee0:	2300      	movs	r3, #0
 800aee2:	2203      	movs	r2, #3
 800aee4:	f7f9 fb28 	bl	8004538 <xTaskGenericNotifyFromISR>
}
 800aee8:	bf00      	nop
 800aeea:	370c      	adds	r7, #12
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd90      	pop	{r4, r7, pc}
 800aef0:	20001ee0 	.word	0x20001ee0
 800aef4:	200003bc 	.word	0x200003bc
 800aef8:	20001ef8 	.word	0x20001ef8

0800aefc <EXTI2_IRQHandler>:
uint32_t g_dbg_b_interrupt_count = 0;
/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800aefc:	b590      	push	{r4, r7, lr}
 800aefe:	b085      	sub	sp, #20
 800af00:	af02      	add	r7, sp, #8
    // A is speed
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_A_PIN;
 800af02:	2304      	movs	r3, #4
 800af04:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_A;
 800af06:	2300      	movs	r3, #0
 800af08:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_A_IRQ;
 800af0a:	2308      	movs	r3, #8
 800af0c:	713b      	strb	r3, [r7, #4]
    a_passes++;
 800af0e:	4b15      	ldr	r3, [pc, #84]	; (800af64 <EXTI2_IRQHandler+0x68>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	3301      	adds	r3, #1
 800af14:	4a13      	ldr	r2, [pc, #76]	; (800af64 <EXTI2_IRQHandler+0x68>)
 800af16:	6013      	str	r3, [r2, #0]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800af18:	88fb      	ldrh	r3, [r7, #6]
 800af1a:	4618      	mov	r0, r3
 800af1c:	f7fb fa0a 	bl	8006334 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 800af20:	797a      	ldrb	r2, [r7, #5]
 800af22:	797b      	ldrb	r3, [r7, #5]
 800af24:	4910      	ldr	r1, [pc, #64]	; (800af68 <EXTI2_IRQHandler+0x6c>)
 800af26:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800af2a:	490f      	ldr	r1, [pc, #60]	; (800af68 <EXTI2_IRQHandler+0x6c>)
 800af2c:	00db      	lsls	r3, r3, #3
 800af2e:	440b      	add	r3, r1
 800af30:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800af32:	797c      	ldrb	r4, [r7, #5]
 800af34:	f7f8 fee2 	bl	8003cfc <xTaskGetTickCountFromISR>
 800af38:	4603      	mov	r3, r0
 800af3a:	4a0b      	ldr	r2, [pc, #44]	; (800af68 <EXTI2_IRQHandler+0x6c>)
 800af3c:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 800af40:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800af44:	4618      	mov	r0, r3
 800af46:	f7fa fd7c 	bl	8005a42 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800af4a:	4b08      	ldr	r3, [pc, #32]	; (800af6c <EXTI2_IRQHandler+0x70>)
 800af4c:	6818      	ldr	r0, [r3, #0]
 800af4e:	7979      	ldrb	r1, [r7, #5]
 800af50:	463b      	mov	r3, r7
 800af52:	9300      	str	r3, [sp, #0]
 800af54:	2300      	movs	r3, #0
 800af56:	2203      	movs	r2, #3
 800af58:	f7f9 faee 	bl	8004538 <xTaskGenericNotifyFromISR>
}
 800af5c:	bf00      	nop
 800af5e:	370c      	adds	r7, #12
 800af60:	46bd      	mov	sp, r7
 800af62:	bd90      	pop	{r4, r7, pc}
 800af64:	20001ee4 	.word	0x20001ee4
 800af68:	200003bc 	.word	0x200003bc
 800af6c:	20001ef8 	.word	0x20001ef8

0800af70 <EXTI15_10_IRQHandler>:
volatile uint32_t b_passes = 0;
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800af70:	b590      	push	{r4, r7, lr}
 800af72:	b085      	sub	sp, #20
 800af74:	af02      	add	r7, sp, #8
    // B is state
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_B_PIN;
 800af76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800af7a:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_B;
 800af7c:	2301      	movs	r3, #1
 800af7e:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_B_IRQ;
 800af80:	2328      	movs	r3, #40	; 0x28
 800af82:	713b      	strb	r3, [r7, #4]
    b_passes++;
 800af84:	4b15      	ldr	r3, [pc, #84]	; (800afdc <EXTI15_10_IRQHandler+0x6c>)
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	3301      	adds	r3, #1
 800af8a:	4a14      	ldr	r2, [pc, #80]	; (800afdc <EXTI15_10_IRQHandler+0x6c>)
 800af8c:	6013      	str	r3, [r2, #0]
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800af8e:	88fb      	ldrh	r3, [r7, #6]
 800af90:	4618      	mov	r0, r3
 800af92:	f7fb f9cf 	bl	8006334 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 800af96:	797a      	ldrb	r2, [r7, #5]
 800af98:	797b      	ldrb	r3, [r7, #5]
 800af9a:	4911      	ldr	r1, [pc, #68]	; (800afe0 <EXTI15_10_IRQHandler+0x70>)
 800af9c:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800afa0:	490f      	ldr	r1, [pc, #60]	; (800afe0 <EXTI15_10_IRQHandler+0x70>)
 800afa2:	00db      	lsls	r3, r3, #3
 800afa4:	440b      	add	r3, r1
 800afa6:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800afa8:	797c      	ldrb	r4, [r7, #5]
 800afaa:	f7f8 fea7 	bl	8003cfc <xTaskGetTickCountFromISR>
 800afae:	4603      	mov	r3, r0
 800afb0:	4a0b      	ldr	r2, [pc, #44]	; (800afe0 <EXTI15_10_IRQHandler+0x70>)
 800afb2:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 800afb6:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800afba:	4618      	mov	r0, r3
 800afbc:	f7fa fd41 	bl	8005a42 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800afc0:	4b08      	ldr	r3, [pc, #32]	; (800afe4 <EXTI15_10_IRQHandler+0x74>)
 800afc2:	6818      	ldr	r0, [r3, #0]
 800afc4:	7979      	ldrb	r1, [r7, #5]
 800afc6:	463b      	mov	r3, r7
 800afc8:	9300      	str	r3, [sp, #0]
 800afca:	2300      	movs	r3, #0
 800afcc:	2203      	movs	r2, #3
 800afce:	f7f9 fab3 	bl	8004538 <xTaskGenericNotifyFromISR>
}
 800afd2:	bf00      	nop
 800afd4:	370c      	adds	r7, #12
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd90      	pop	{r4, r7, pc}
 800afda:	bf00      	nop
 800afdc:	20001ee8 	.word	0x20001ee8
 800afe0:	200003bc 	.word	0x200003bc
 800afe4:	20001ef8 	.word	0x20001ef8

0800afe8 <EXTI9_5_IRQHandler>:
volatile uint32_t c_passes = 0;
/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800afe8:	b590      	push	{r4, r7, lr}
 800afea:	b085      	sub	sp, #20
 800afec:	af02      	add	r7, sp, #8
    // C is color
    BaseType_t xHigherPriorityTaskWoken;
    board_init_push_button_pin_e button_pin = PUSH_BUTTON_C_PIN;
 800afee:	2320      	movs	r3, #32
 800aff0:	80fb      	strh	r3, [r7, #6]
    board_init_push_buttons_e button = PUSH_BUTTON_C;
 800aff2:	2302      	movs	r3, #2
 800aff4:	717b      	strb	r3, [r7, #5]
    board_init_push_button_irq_e button_irq = PUSH_BUTTON_C_IRQ;
 800aff6:	2317      	movs	r3, #23
 800aff8:	713b      	strb	r3, [r7, #4]
    c_passes++;
 800affa:	4b15      	ldr	r3, [pc, #84]	; (800b050 <EXTI9_5_IRQHandler+0x68>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	3301      	adds	r3, #1
 800b000:	4a13      	ldr	r2, [pc, #76]	; (800b050 <EXTI9_5_IRQHandler+0x68>)
 800b002:	6013      	str	r3, [r2, #0]
    // add button irq here..
    HAL_GPIO_EXTI_IRQHandler(button_pin);
 800b004:	88fb      	ldrh	r3, [r7, #6]
 800b006:	4618      	mov	r0, r3
 800b008:	f7fb f994 	bl	8006334 <HAL_GPIO_EXTI_IRQHandler>
    g_button_press_timestamp[button][TIMESTAMP_PREVIOUS] = g_button_press_timestamp[button][TIMESTAMP_CURRENT];
 800b00c:	797a      	ldrb	r2, [r7, #5]
 800b00e:	797b      	ldrb	r3, [r7, #5]
 800b010:	4910      	ldr	r1, [pc, #64]	; (800b054 <EXTI9_5_IRQHandler+0x6c>)
 800b012:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 800b016:	490f      	ldr	r1, [pc, #60]	; (800b054 <EXTI9_5_IRQHandler+0x6c>)
 800b018:	00db      	lsls	r3, r3, #3
 800b01a:	440b      	add	r3, r1
 800b01c:	605a      	str	r2, [r3, #4]
    g_button_press_timestamp[button][TIMESTAMP_CURRENT] = xTaskGetTickCountFromISR();
 800b01e:	797c      	ldrb	r4, [r7, #5]
 800b020:	f7f8 fe6c 	bl	8003cfc <xTaskGetTickCountFromISR>
 800b024:	4603      	mov	r3, r0
 800b026:	4a0b      	ldr	r2, [pc, #44]	; (800b054 <EXTI9_5_IRQHandler+0x6c>)
 800b028:	f842 3034 	str.w	r3, [r2, r4, lsl #3]
    HAL_NVIC_DisableIRQ(button_irq);
 800b02c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800b030:	4618      	mov	r0, r3
 800b032:	f7fa fd06 	bl	8005a42 <HAL_NVIC_DisableIRQ>
    xTaskNotifyFromISR(g_button_press_handle, button, eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800b036:	4b08      	ldr	r3, [pc, #32]	; (800b058 <EXTI9_5_IRQHandler+0x70>)
 800b038:	6818      	ldr	r0, [r3, #0]
 800b03a:	7979      	ldrb	r1, [r7, #5]
 800b03c:	463b      	mov	r3, r7
 800b03e:	9300      	str	r3, [sp, #0]
 800b040:	2300      	movs	r3, #0
 800b042:	2203      	movs	r2, #3
 800b044:	f7f9 fa78 	bl	8004538 <xTaskGenericNotifyFromISR>
}
 800b048:	bf00      	nop
 800b04a:	370c      	adds	r7, #12
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bd90      	pop	{r4, r7, pc}
 800b050:	20001eec 	.word	0x20001eec
 800b054:	200003bc 	.word	0x200003bc
 800b058:	20001ef8 	.word	0x20001ef8

0800b05c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800b05c:	b480      	push	{r7}
 800b05e:	b083      	sub	sp, #12
 800b060:	af00      	add	r7, sp, #0
 800b062:	4603      	mov	r3, r0
 800b064:	80fb      	strh	r3, [r7, #6]

}
 800b066:	bf00      	nop
 800b068:	370c      	adds	r7, #12
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr

0800b072 <HAL_DMA_CMPLT_CALLBACK>:


void HAL_DMA_CMPLT_CALLBACK(DMA_HandleTypeDef *hdma)
{
 800b072:	b480      	push	{r7}
 800b074:	b083      	sub	sp, #12
 800b076:	af00      	add	r7, sp, #0
 800b078:	6078      	str	r0, [r7, #4]
    while(1);
 800b07a:	e7fe      	b.n	800b07a <HAL_DMA_CMPLT_CALLBACK+0x8>

0800b07c <HAL_TIM_PWM_PulseFinishedCallback>:
bool gb_dma_cmplt_strip_1 = true;
bool gb_dma_cmplt_strip_2 = true;
bool gb_dma_cmplt_strip_3 = true;

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b082      	sub	sp, #8
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
    switch (htim->Channel)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	7f1b      	ldrb	r3, [r3, #28]
 800b088:	2b04      	cmp	r3, #4
 800b08a:	d016      	beq.n	800b0ba <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
 800b08c:	2b04      	cmp	r3, #4
 800b08e:	dc1c      	bgt.n	800b0ca <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
 800b090:	2b01      	cmp	r3, #1
 800b092:	d002      	beq.n	800b09a <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
 800b094:	2b02      	cmp	r3, #2
 800b096:	d008      	beq.n	800b0aa <HAL_TIM_PWM_PulseFinishedCallback+0x2e>
        case HAL_TIM_ACTIVE_CHANNEL_3:
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
            gb_dma_cmplt_strip_3 = true;
        break;
        default:
        break;
 800b098:	e017      	b.n	800b0ca <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 800b09a:	2100      	movs	r1, #0
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f7fc ffed 	bl	800807c <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_1 = true;
 800b0a2:	4b0c      	ldr	r3, [pc, #48]	; (800b0d4 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	701a      	strb	r2, [r3, #0]
        break;
 800b0a8:	e010      	b.n	800b0cc <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_2);
 800b0aa:	2104      	movs	r1, #4
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f7fc ffe5 	bl	800807c <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_2 = true;
 800b0b2:	4b09      	ldr	r3, [pc, #36]	; (800b0d8 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	701a      	strb	r2, [r3, #0]
        break;
 800b0b8:	e008      	b.n	800b0cc <HAL_TIM_PWM_PulseFinishedCallback+0x50>
            HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_3);
 800b0ba:	2108      	movs	r1, #8
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	f7fc ffdd 	bl	800807c <HAL_TIM_PWM_Stop_DMA>
            gb_dma_cmplt_strip_3 = true;
 800b0c2:	4b06      	ldr	r3, [pc, #24]	; (800b0dc <HAL_TIM_PWM_PulseFinishedCallback+0x60>)
 800b0c4:	2201      	movs	r2, #1
 800b0c6:	701a      	strb	r2, [r3, #0]
        break;
 800b0c8:	e000      	b.n	800b0cc <HAL_TIM_PWM_PulseFinishedCallback+0x50>
        break;
 800b0ca:	bf00      	nop
    }
}
 800b0cc:	bf00      	nop
 800b0ce:	3708      	adds	r7, #8
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}
 800b0d4:	20000091 	.word	0x20000091
 800b0d8:	20000092 	.word	0x20000092
 800b0dc:	20000093 	.word	0x20000093

0800b0e0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 800b0e4:	4802      	ldr	r0, [pc, #8]	; (800b0f0 <DMA1_Channel2_IRQHandler+0x10>)
 800b0e6:	f7fa fe6c 	bl	8005dc2 <HAL_DMA_IRQHandler>
}
 800b0ea:	bf00      	nop
 800b0ec:	bd80      	pop	{r7, pc}
 800b0ee:	bf00      	nop
 800b0f0:	20001d08 	.word	0x20001d08

0800b0f4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 800b0f8:	4802      	ldr	r0, [pc, #8]	; (800b104 <DMA1_Channel3_IRQHandler+0x10>)
 800b0fa:	f7fa fe62 	bl	8005dc2 <HAL_DMA_IRQHandler>
}
 800b0fe:	bf00      	nop
 800b100:	bd80      	pop	{r7, pc}
 800b102:	bf00      	nop
 800b104:	20001d50 	.word	0x20001d50

0800b108 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim15_ch1_up_trig_com);
 800b10c:	4802      	ldr	r0, [pc, #8]	; (800b118 <DMA1_Channel5_IRQHandler+0x10>)
 800b10e:	f7fa fe58 	bl	8005dc2 <HAL_DMA_IRQHandler>
}
 800b112:	bf00      	nop
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	20001de0 	.word	0x20001de0

0800b11c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim16_ch1_up);
 800b120:	4802      	ldr	r0, [pc, #8]	; (800b12c <DMA1_Channel6_IRQHandler+0x10>)
 800b122:	f7fa fe4e 	bl	8005dc2 <HAL_DMA_IRQHandler>
}
 800b126:	bf00      	nop
 800b128:	bd80      	pop	{r7, pc}
 800b12a:	bf00      	nop
 800b12c:	20001e28 	.word	0x20001e28

0800b130 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 800b134:	4802      	ldr	r0, [pc, #8]	; (800b140 <DMA1_Channel7_IRQHandler+0x10>)
 800b136:	f7fa fe44 	bl	8005dc2 <HAL_DMA_IRQHandler>
}
 800b13a:	bf00      	nop
 800b13c:	bd80      	pop	{r7, pc}
 800b13e:	bf00      	nop
 800b140:	20001d98 	.word	0x20001d98

0800b144 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800b144:	b480      	push	{r7}
 800b146:	af00      	add	r7, sp, #0
	return 1;
 800b148:	2301      	movs	r3, #1
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr

0800b154 <_kill>:

int _kill(int pid, int sig)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b082      	sub	sp, #8
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
 800b15c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800b15e:	f000 fbcf 	bl	800b900 <__errno>
 800b162:	4603      	mov	r3, r0
 800b164:	2216      	movs	r2, #22
 800b166:	601a      	str	r2, [r3, #0]
	return -1;
 800b168:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	3708      	adds	r7, #8
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}

0800b174 <_exit>:

void _exit (int status)
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b082      	sub	sp, #8
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800b17c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800b180:	6878      	ldr	r0, [r7, #4]
 800b182:	f7ff ffe7 	bl	800b154 <_kill>
	while (1) {}		/* Make sure we hang here */
 800b186:	e7fe      	b.n	800b186 <_exit+0x12>

0800b188 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b086      	sub	sp, #24
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	60f8      	str	r0, [r7, #12]
 800b190:	60b9      	str	r1, [r7, #8]
 800b192:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b194:	2300      	movs	r3, #0
 800b196:	617b      	str	r3, [r7, #20]
 800b198:	e00a      	b.n	800b1b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800b19a:	f3af 8000 	nop.w
 800b19e:	4601      	mov	r1, r0
 800b1a0:	68bb      	ldr	r3, [r7, #8]
 800b1a2:	1c5a      	adds	r2, r3, #1
 800b1a4:	60ba      	str	r2, [r7, #8]
 800b1a6:	b2ca      	uxtb	r2, r1
 800b1a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b1aa:	697b      	ldr	r3, [r7, #20]
 800b1ac:	3301      	adds	r3, #1
 800b1ae:	617b      	str	r3, [r7, #20]
 800b1b0:	697a      	ldr	r2, [r7, #20]
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	dbf0      	blt.n	800b19a <_read+0x12>
	}

return len;
 800b1b8:	687b      	ldr	r3, [r7, #4]
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3718      	adds	r7, #24
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}

0800b1c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b1c2:	b580      	push	{r7, lr}
 800b1c4:	b086      	sub	sp, #24
 800b1c6:	af00      	add	r7, sp, #0
 800b1c8:	60f8      	str	r0, [r7, #12]
 800b1ca:	60b9      	str	r1, [r7, #8]
 800b1cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	617b      	str	r3, [r7, #20]
 800b1d2:	e009      	b.n	800b1e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	1c5a      	adds	r2, r3, #1
 800b1d8:	60ba      	str	r2, [r7, #8]
 800b1da:	781b      	ldrb	r3, [r3, #0]
 800b1dc:	4618      	mov	r0, r3
 800b1de:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	3301      	adds	r3, #1
 800b1e6:	617b      	str	r3, [r7, #20]
 800b1e8:	697a      	ldr	r2, [r7, #20]
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	429a      	cmp	r2, r3
 800b1ee:	dbf1      	blt.n	800b1d4 <_write+0x12>
	}
	return len;
 800b1f0:	687b      	ldr	r3, [r7, #4]
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3718      	adds	r7, #24
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}

0800b1fa <_close>:

int _close(int file)
{
 800b1fa:	b480      	push	{r7}
 800b1fc:	b083      	sub	sp, #12
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	6078      	str	r0, [r7, #4]
	return -1;
 800b202:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800b206:	4618      	mov	r0, r3
 800b208:	370c      	adds	r7, #12
 800b20a:	46bd      	mov	sp, r7
 800b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b210:	4770      	bx	lr

0800b212 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b212:	b480      	push	{r7}
 800b214:	b083      	sub	sp, #12
 800b216:	af00      	add	r7, sp, #0
 800b218:	6078      	str	r0, [r7, #4]
 800b21a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b222:	605a      	str	r2, [r3, #4]
	return 0;
 800b224:	2300      	movs	r3, #0
}
 800b226:	4618      	mov	r0, r3
 800b228:	370c      	adds	r7, #12
 800b22a:	46bd      	mov	sp, r7
 800b22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b230:	4770      	bx	lr

0800b232 <_isatty>:

int _isatty(int file)
{
 800b232:	b480      	push	{r7}
 800b234:	b083      	sub	sp, #12
 800b236:	af00      	add	r7, sp, #0
 800b238:	6078      	str	r0, [r7, #4]
	return 1;
 800b23a:	2301      	movs	r3, #1
}
 800b23c:	4618      	mov	r0, r3
 800b23e:	370c      	adds	r7, #12
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr

0800b248 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b248:	b480      	push	{r7}
 800b24a:	b085      	sub	sp, #20
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	60b9      	str	r1, [r7, #8]
 800b252:	607a      	str	r2, [r7, #4]
	return 0;
 800b254:	2300      	movs	r3, #0
}
 800b256:	4618      	mov	r0, r3
 800b258:	3714      	adds	r7, #20
 800b25a:	46bd      	mov	sp, r7
 800b25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b260:	4770      	bx	lr
	...

0800b264 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	b086      	sub	sp, #24
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b26c:	4a14      	ldr	r2, [pc, #80]	; (800b2c0 <_sbrk+0x5c>)
 800b26e:	4b15      	ldr	r3, [pc, #84]	; (800b2c4 <_sbrk+0x60>)
 800b270:	1ad3      	subs	r3, r2, r3
 800b272:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b278:	4b13      	ldr	r3, [pc, #76]	; (800b2c8 <_sbrk+0x64>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d102      	bne.n	800b286 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b280:	4b11      	ldr	r3, [pc, #68]	; (800b2c8 <_sbrk+0x64>)
 800b282:	4a12      	ldr	r2, [pc, #72]	; (800b2cc <_sbrk+0x68>)
 800b284:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b286:	4b10      	ldr	r3, [pc, #64]	; (800b2c8 <_sbrk+0x64>)
 800b288:	681a      	ldr	r2, [r3, #0]
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	4413      	add	r3, r2
 800b28e:	693a      	ldr	r2, [r7, #16]
 800b290:	429a      	cmp	r2, r3
 800b292:	d207      	bcs.n	800b2a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b294:	f000 fb34 	bl	800b900 <__errno>
 800b298:	4603      	mov	r3, r0
 800b29a:	220c      	movs	r2, #12
 800b29c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800b29e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b2a2:	e009      	b.n	800b2b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b2a4:	4b08      	ldr	r3, [pc, #32]	; (800b2c8 <_sbrk+0x64>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b2aa:	4b07      	ldr	r3, [pc, #28]	; (800b2c8 <_sbrk+0x64>)
 800b2ac:	681a      	ldr	r2, [r3, #0]
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	4413      	add	r3, r2
 800b2b2:	4a05      	ldr	r2, [pc, #20]	; (800b2c8 <_sbrk+0x64>)
 800b2b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	3718      	adds	r7, #24
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}
 800b2c0:	20010000 	.word	0x20010000
 800b2c4:	00000400 	.word	0x00000400
 800b2c8:	20001ef0 	.word	0x20001ef0
 800b2cc:	20003108 	.word	0x20003108

0800b2d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800b2d4:	4b06      	ldr	r3, [pc, #24]	; (800b2f0 <SystemInit+0x20>)
 800b2d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b2da:	4a05      	ldr	r2, [pc, #20]	; (800b2f0 <SystemInit+0x20>)
 800b2dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b2e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800b2e4:	bf00      	nop
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr
 800b2ee:	bf00      	nop
 800b2f0:	e000ed00 	.word	0xe000ed00

0800b2f4 <board_init_peripheral_setup>:

#if defined(BOARD_SPUDGLO_V5)


static void board_init_peripheral_setup(void)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	af00      	add	r7, sp, #0
	uart_config_hal_setup();
 800b2f8:	f7ff fa74 	bl	800a7e4 <uart_config_hal_setup>
	spi_config_hal_setup();
 800b2fc:	f7ff f9a4 	bl	800a648 <spi_config_hal_setup>
}
 800b300:	bf00      	nop
 800b302:	bd80      	pop	{r7, pc}

0800b304 <board_init_specific>:


void board_init_specific(void)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b086      	sub	sp, #24
 800b308:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b30a:	1d3b      	adds	r3, r7, #4
 800b30c:	2200      	movs	r2, #0
 800b30e:	601a      	str	r2, [r3, #0]
 800b310:	605a      	str	r2, [r3, #4]
 800b312:	609a      	str	r2, [r3, #8]
 800b314:	60da      	str	r2, [r3, #12]
 800b316:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = PIN_LVL_EN;
 800b318:	2380      	movs	r3, #128	; 0x80
 800b31a:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b31c:	2301      	movs	r3, #1
 800b31e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b320:	2300      	movs	r3, #0
 800b322:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800b324:	1d3b      	adds	r3, r7, #4
 800b326:	4619      	mov	r1, r3
 800b328:	4825      	ldr	r0, [pc, #148]	; (800b3c0 <board_init_specific+0xbc>)
 800b32a:	f7fa fe71 	bl	8006010 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_EN, GPIO_PIN_RESET);
 800b32e:	2200      	movs	r2, #0
 800b330:	2180      	movs	r1, #128	; 0x80
 800b332:	4823      	ldr	r0, [pc, #140]	; (800b3c0 <board_init_specific+0xbc>)
 800b334:	f7fa ffe6 	bl	8006304 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_LVL_DIR;
 800b338:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b33c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b33e:	2301      	movs	r3, #1
 800b340:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b342:	2300      	movs	r3, #0
 800b344:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800b346:	1d3b      	adds	r3, r7, #4
 800b348:	4619      	mov	r1, r3
 800b34a:	481d      	ldr	r0, [pc, #116]	; (800b3c0 <board_init_specific+0xbc>)
 800b34c:	f7fa fe60 	bl	8006010 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_LVL_DIR, GPIO_PIN_SET);
 800b350:	2201      	movs	r2, #1
 800b352:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b356:	481a      	ldr	r0, [pc, #104]	; (800b3c0 <board_init_specific+0xbc>)
 800b358:	f7fa ffd4 	bl	8006304 <HAL_GPIO_WritePin>

    // setup XR_RX and XR_TX
    GPIO_InitStruct.Pin = PIN_VBUS_PRESENT;
 800b35c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b360:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b362:	2300      	movs	r3, #0
 800b364:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b366:	2300      	movs	r3, #0
 800b368:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_B, &GPIO_InitStruct);
 800b36a:	1d3b      	adds	r3, r7, #4
 800b36c:	4619      	mov	r1, r3
 800b36e:	4815      	ldr	r0, [pc, #84]	; (800b3c4 <board_init_specific+0xc0>)
 800b370:	f7fa fe4e 	bl	8006010 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_GREEN_LED;
 800b374:	2304      	movs	r3, #4
 800b376:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b378:	2301      	movs	r3, #1
 800b37a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b37c:	2300      	movs	r3, #0
 800b37e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800b380:	1d3b      	adds	r3, r7, #4
 800b382:	4619      	mov	r1, r3
 800b384:	480e      	ldr	r0, [pc, #56]	; (800b3c0 <board_init_specific+0xbc>)
 800b386:	f7fa fe43 	bl	8006010 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_GREEN_LED, GPIO_PIN_RESET);
 800b38a:	2200      	movs	r2, #0
 800b38c:	2104      	movs	r1, #4
 800b38e:	480c      	ldr	r0, [pc, #48]	; (800b3c0 <board_init_specific+0xbc>)
 800b390:	f7fa ffb8 	bl	8006304 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin = PIN_RED_LED;
 800b394:	2308      	movs	r3, #8
 800b396:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b398:	2301      	movs	r3, #1
 800b39a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b39c:	2300      	movs	r3, #0
 800b39e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(PIN_PORT_C, &GPIO_InitStruct);
 800b3a0:	1d3b      	adds	r3, r7, #4
 800b3a2:	4619      	mov	r1, r3
 800b3a4:	4806      	ldr	r0, [pc, #24]	; (800b3c0 <board_init_specific+0xbc>)
 800b3a6:	f7fa fe33 	bl	8006010 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(PIN_PORT_C, PIN_RED_LED, GPIO_PIN_RESET);
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	2108      	movs	r1, #8
 800b3ae:	4804      	ldr	r0, [pc, #16]	; (800b3c0 <board_init_specific+0xbc>)
 800b3b0:	f7fa ffa8 	bl	8006304 <HAL_GPIO_WritePin>

    board_init_peripheral_setup();
 800b3b4:	f7ff ff9e 	bl	800b2f4 <board_init_peripheral_setup>
}
 800b3b8:	bf00      	nop
 800b3ba:	3718      	adds	r7, #24
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}
 800b3c0:	48000800 	.word	0x48000800
 800b3c4:	48000400 	.word	0x48000400

0800b3c8 <random_num>:
#include <stdint.h>
#include <stdlib.h>
#include "numbers.h"

uint32_t random_num(uint32_t min, uint32_t max)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b082      	sub	sp, #8
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
   return min + rand() % (max - min);
 800b3d2:	f000 f951 	bl	800b678 <rand>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	461a      	mov	r2, r3
 800b3da:	6839      	ldr	r1, [r7, #0]
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	1acb      	subs	r3, r1, r3
 800b3e0:	fbb2 f1f3 	udiv	r1, r2, r3
 800b3e4:	fb01 f303 	mul.w	r3, r1, r3
 800b3e8:	1ad2      	subs	r2, r2, r3
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	4413      	add	r3, r2
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3708      	adds	r7, #8
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}

0800b3f6 <main>:
#include "task_create.h"
#include "animate_led.h"
#include "flash_info.h"

int main(void)
{
 800b3f6:	b580      	push	{r7, lr}
 800b3f8:	af00      	add	r7, sp, #0

    board_init_common_board_init();
 800b3fa:	f7ff f903 	bl	800a604 <board_init_common_board_init>
    //flash_info_init();
    task_create();
 800b3fe:	f000 f807 	bl	800b410 <task_create>
	//semaphore_create();
    reset_ws2812b();
 800b402:	f7f6 fafd 	bl	8001a00 <reset_ws2812b>
	osKernelStart();
 800b406:	f7f7 fad9 	bl	80029bc <osKernelStart>
 800b40a:	2300      	movs	r3, #0
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	bd80      	pop	{r7, pc}

0800b410 <task_create>:
	.cb_size = sizeof(g_dma_transfer_control_block),
	.priority = (osPriority_t) osPriorityNormal,
};

void task_create(void)
{
 800b410:	b580      	push	{r7, lr}
 800b412:	af00      	add	r7, sp, #0
    osKernelInitialize();
 800b414:	f7f7 faae 	bl	8002974 <osKernelInitialize>
	g_button_press_handle = osThreadNew(task_button_press, NULL, &g_task_button_press_attributes);
 800b418:	4a0a      	ldr	r2, [pc, #40]	; (800b444 <task_create+0x34>)
 800b41a:	2100      	movs	r1, #0
 800b41c:	480a      	ldr	r0, [pc, #40]	; (800b448 <task_create+0x38>)
 800b41e:	f7f7 faf3 	bl	8002a08 <osThreadNew>
 800b422:	4603      	mov	r3, r0
 800b424:	4a09      	ldr	r2, [pc, #36]	; (800b44c <task_create+0x3c>)
 800b426:	6013      	str	r3, [r2, #0]
    //g_dma_transfer_handle = osThreadNew(task_dma_transfer, NULL, &g_task_dma_transfer_attributes);
    g_led_strip_1_ctrl_handle = osThreadNew(task_led_ctrl_strip_one, NULL, &g_task_strip_1_led_ctrl_attributes);
 800b428:	4a09      	ldr	r2, [pc, #36]	; (800b450 <task_create+0x40>)
 800b42a:	2100      	movs	r1, #0
 800b42c:	4809      	ldr	r0, [pc, #36]	; (800b454 <task_create+0x44>)
 800b42e:	f7f7 faeb 	bl	8002a08 <osThreadNew>
 800b432:	4603      	mov	r3, r0
 800b434:	4a08      	ldr	r2, [pc, #32]	; (800b458 <task_create+0x48>)
 800b436:	6013      	str	r3, [r2, #0]
    g_tasks_running = true; // technically will be running after task scheduler started
 800b438:	4b08      	ldr	r3, [pc, #32]	; (800b45c <task_create+0x4c>)
 800b43a:	2201      	movs	r2, #1
 800b43c:	701a      	strb	r2, [r3, #0]



}
 800b43e:	bf00      	nop
 800b440:	bd80      	pop	{r7, pc}
 800b442:	bf00      	nop
 800b444:	0800c6b4 	.word	0x0800c6b4
 800b448:	0800205d 	.word	0x0800205d
 800b44c:	20001ef8 	.word	0x20001ef8
 800b450:	0800c6d8 	.word	0x0800c6d8
 800b454:	08002339 	.word	0x08002339
 800b458:	20001ef4 	.word	0x20001ef4
 800b45c:	20002fb4 	.word	0x20002fb4

0800b460 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800b460:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b498 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800b464:	f7ff ff34 	bl	800b2d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b468:	480c      	ldr	r0, [pc, #48]	; (800b49c <LoopForever+0x6>)
  ldr r1, =_edata
 800b46a:	490d      	ldr	r1, [pc, #52]	; (800b4a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800b46c:	4a0d      	ldr	r2, [pc, #52]	; (800b4a4 <LoopForever+0xe>)
  movs r3, #0
 800b46e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b470:	e002      	b.n	800b478 <LoopCopyDataInit>

0800b472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b476:	3304      	adds	r3, #4

0800b478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b47a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b47c:	d3f9      	bcc.n	800b472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b47e:	4a0a      	ldr	r2, [pc, #40]	; (800b4a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800b480:	4c0a      	ldr	r4, [pc, #40]	; (800b4ac <LoopForever+0x16>)
  movs r3, #0
 800b482:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b484:	e001      	b.n	800b48a <LoopFillZerobss>

0800b486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b488:	3204      	adds	r2, #4

0800b48a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b48a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b48c:	d3fb      	bcc.n	800b486 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800b48e:	f000 fa3d 	bl	800b90c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800b492:	f7ff ffb0 	bl	800b3f6 <main>

0800b496 <LoopForever>:

LoopForever:
    b LoopForever
 800b496:	e7fe      	b.n	800b496 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800b498:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800b49c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800b4a0:	20000268 	.word	0x20000268
  ldr r2, =_sidata
 800b4a4:	0800c7ec 	.word	0x0800c7ec
  ldr r2, =_sbss
 800b4a8:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 800b4ac:	20003104 	.word	0x20003104

0800b4b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800b4b0:	e7fe      	b.n	800b4b0 <ADC1_IRQHandler>
	...

0800b4b4 <malloc>:
 800b4b4:	4b02      	ldr	r3, [pc, #8]	; (800b4c0 <malloc+0xc>)
 800b4b6:	4601      	mov	r1, r0
 800b4b8:	6818      	ldr	r0, [r3, #0]
 800b4ba:	f000 b823 	b.w	800b504 <_malloc_r>
 800b4be:	bf00      	nop
 800b4c0:	20000264 	.word	0x20000264

0800b4c4 <sbrk_aligned>:
 800b4c4:	b570      	push	{r4, r5, r6, lr}
 800b4c6:	4e0e      	ldr	r6, [pc, #56]	; (800b500 <sbrk_aligned+0x3c>)
 800b4c8:	460c      	mov	r4, r1
 800b4ca:	6831      	ldr	r1, [r6, #0]
 800b4cc:	4605      	mov	r5, r0
 800b4ce:	b911      	cbnz	r1, 800b4d6 <sbrk_aligned+0x12>
 800b4d0:	f000 fa06 	bl	800b8e0 <_sbrk_r>
 800b4d4:	6030      	str	r0, [r6, #0]
 800b4d6:	4621      	mov	r1, r4
 800b4d8:	4628      	mov	r0, r5
 800b4da:	f000 fa01 	bl	800b8e0 <_sbrk_r>
 800b4de:	1c43      	adds	r3, r0, #1
 800b4e0:	d00a      	beq.n	800b4f8 <sbrk_aligned+0x34>
 800b4e2:	1cc4      	adds	r4, r0, #3
 800b4e4:	f024 0403 	bic.w	r4, r4, #3
 800b4e8:	42a0      	cmp	r0, r4
 800b4ea:	d007      	beq.n	800b4fc <sbrk_aligned+0x38>
 800b4ec:	1a21      	subs	r1, r4, r0
 800b4ee:	4628      	mov	r0, r5
 800b4f0:	f000 f9f6 	bl	800b8e0 <_sbrk_r>
 800b4f4:	3001      	adds	r0, #1
 800b4f6:	d101      	bne.n	800b4fc <sbrk_aligned+0x38>
 800b4f8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b4fc:	4620      	mov	r0, r4
 800b4fe:	bd70      	pop	{r4, r5, r6, pc}
 800b500:	20002fbc 	.word	0x20002fbc

0800b504 <_malloc_r>:
 800b504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b508:	1ccd      	adds	r5, r1, #3
 800b50a:	f025 0503 	bic.w	r5, r5, #3
 800b50e:	3508      	adds	r5, #8
 800b510:	2d0c      	cmp	r5, #12
 800b512:	bf38      	it	cc
 800b514:	250c      	movcc	r5, #12
 800b516:	2d00      	cmp	r5, #0
 800b518:	4607      	mov	r7, r0
 800b51a:	db01      	blt.n	800b520 <_malloc_r+0x1c>
 800b51c:	42a9      	cmp	r1, r5
 800b51e:	d905      	bls.n	800b52c <_malloc_r+0x28>
 800b520:	230c      	movs	r3, #12
 800b522:	603b      	str	r3, [r7, #0]
 800b524:	2600      	movs	r6, #0
 800b526:	4630      	mov	r0, r6
 800b528:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b52c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b600 <_malloc_r+0xfc>
 800b530:	f000 f868 	bl	800b604 <__malloc_lock>
 800b534:	f8d8 3000 	ldr.w	r3, [r8]
 800b538:	461c      	mov	r4, r3
 800b53a:	bb5c      	cbnz	r4, 800b594 <_malloc_r+0x90>
 800b53c:	4629      	mov	r1, r5
 800b53e:	4638      	mov	r0, r7
 800b540:	f7ff ffc0 	bl	800b4c4 <sbrk_aligned>
 800b544:	1c43      	adds	r3, r0, #1
 800b546:	4604      	mov	r4, r0
 800b548:	d155      	bne.n	800b5f6 <_malloc_r+0xf2>
 800b54a:	f8d8 4000 	ldr.w	r4, [r8]
 800b54e:	4626      	mov	r6, r4
 800b550:	2e00      	cmp	r6, #0
 800b552:	d145      	bne.n	800b5e0 <_malloc_r+0xdc>
 800b554:	2c00      	cmp	r4, #0
 800b556:	d048      	beq.n	800b5ea <_malloc_r+0xe6>
 800b558:	6823      	ldr	r3, [r4, #0]
 800b55a:	4631      	mov	r1, r6
 800b55c:	4638      	mov	r0, r7
 800b55e:	eb04 0903 	add.w	r9, r4, r3
 800b562:	f000 f9bd 	bl	800b8e0 <_sbrk_r>
 800b566:	4581      	cmp	r9, r0
 800b568:	d13f      	bne.n	800b5ea <_malloc_r+0xe6>
 800b56a:	6821      	ldr	r1, [r4, #0]
 800b56c:	1a6d      	subs	r5, r5, r1
 800b56e:	4629      	mov	r1, r5
 800b570:	4638      	mov	r0, r7
 800b572:	f7ff ffa7 	bl	800b4c4 <sbrk_aligned>
 800b576:	3001      	adds	r0, #1
 800b578:	d037      	beq.n	800b5ea <_malloc_r+0xe6>
 800b57a:	6823      	ldr	r3, [r4, #0]
 800b57c:	442b      	add	r3, r5
 800b57e:	6023      	str	r3, [r4, #0]
 800b580:	f8d8 3000 	ldr.w	r3, [r8]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d038      	beq.n	800b5fa <_malloc_r+0xf6>
 800b588:	685a      	ldr	r2, [r3, #4]
 800b58a:	42a2      	cmp	r2, r4
 800b58c:	d12b      	bne.n	800b5e6 <_malloc_r+0xe2>
 800b58e:	2200      	movs	r2, #0
 800b590:	605a      	str	r2, [r3, #4]
 800b592:	e00f      	b.n	800b5b4 <_malloc_r+0xb0>
 800b594:	6822      	ldr	r2, [r4, #0]
 800b596:	1b52      	subs	r2, r2, r5
 800b598:	d41f      	bmi.n	800b5da <_malloc_r+0xd6>
 800b59a:	2a0b      	cmp	r2, #11
 800b59c:	d917      	bls.n	800b5ce <_malloc_r+0xca>
 800b59e:	1961      	adds	r1, r4, r5
 800b5a0:	42a3      	cmp	r3, r4
 800b5a2:	6025      	str	r5, [r4, #0]
 800b5a4:	bf18      	it	ne
 800b5a6:	6059      	strne	r1, [r3, #4]
 800b5a8:	6863      	ldr	r3, [r4, #4]
 800b5aa:	bf08      	it	eq
 800b5ac:	f8c8 1000 	streq.w	r1, [r8]
 800b5b0:	5162      	str	r2, [r4, r5]
 800b5b2:	604b      	str	r3, [r1, #4]
 800b5b4:	4638      	mov	r0, r7
 800b5b6:	f104 060b 	add.w	r6, r4, #11
 800b5ba:	f000 f829 	bl	800b610 <__malloc_unlock>
 800b5be:	f026 0607 	bic.w	r6, r6, #7
 800b5c2:	1d23      	adds	r3, r4, #4
 800b5c4:	1af2      	subs	r2, r6, r3
 800b5c6:	d0ae      	beq.n	800b526 <_malloc_r+0x22>
 800b5c8:	1b9b      	subs	r3, r3, r6
 800b5ca:	50a3      	str	r3, [r4, r2]
 800b5cc:	e7ab      	b.n	800b526 <_malloc_r+0x22>
 800b5ce:	42a3      	cmp	r3, r4
 800b5d0:	6862      	ldr	r2, [r4, #4]
 800b5d2:	d1dd      	bne.n	800b590 <_malloc_r+0x8c>
 800b5d4:	f8c8 2000 	str.w	r2, [r8]
 800b5d8:	e7ec      	b.n	800b5b4 <_malloc_r+0xb0>
 800b5da:	4623      	mov	r3, r4
 800b5dc:	6864      	ldr	r4, [r4, #4]
 800b5de:	e7ac      	b.n	800b53a <_malloc_r+0x36>
 800b5e0:	4634      	mov	r4, r6
 800b5e2:	6876      	ldr	r6, [r6, #4]
 800b5e4:	e7b4      	b.n	800b550 <_malloc_r+0x4c>
 800b5e6:	4613      	mov	r3, r2
 800b5e8:	e7cc      	b.n	800b584 <_malloc_r+0x80>
 800b5ea:	230c      	movs	r3, #12
 800b5ec:	603b      	str	r3, [r7, #0]
 800b5ee:	4638      	mov	r0, r7
 800b5f0:	f000 f80e 	bl	800b610 <__malloc_unlock>
 800b5f4:	e797      	b.n	800b526 <_malloc_r+0x22>
 800b5f6:	6025      	str	r5, [r4, #0]
 800b5f8:	e7dc      	b.n	800b5b4 <_malloc_r+0xb0>
 800b5fa:	605b      	str	r3, [r3, #4]
 800b5fc:	deff      	udf	#255	; 0xff
 800b5fe:	bf00      	nop
 800b600:	20002fb8 	.word	0x20002fb8

0800b604 <__malloc_lock>:
 800b604:	4801      	ldr	r0, [pc, #4]	; (800b60c <__malloc_lock+0x8>)
 800b606:	f000 b9a6 	b.w	800b956 <__retarget_lock_acquire_recursive>
 800b60a:	bf00      	nop
 800b60c:	200030fc 	.word	0x200030fc

0800b610 <__malloc_unlock>:
 800b610:	4801      	ldr	r0, [pc, #4]	; (800b618 <__malloc_unlock+0x8>)
 800b612:	f000 b9a1 	b.w	800b958 <__retarget_lock_release_recursive>
 800b616:	bf00      	nop
 800b618:	200030fc 	.word	0x200030fc

0800b61c <srand>:
 800b61c:	b538      	push	{r3, r4, r5, lr}
 800b61e:	4b10      	ldr	r3, [pc, #64]	; (800b660 <srand+0x44>)
 800b620:	681d      	ldr	r5, [r3, #0]
 800b622:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800b624:	4604      	mov	r4, r0
 800b626:	b9b3      	cbnz	r3, 800b656 <srand+0x3a>
 800b628:	2018      	movs	r0, #24
 800b62a:	f7ff ff43 	bl	800b4b4 <malloc>
 800b62e:	4602      	mov	r2, r0
 800b630:	6328      	str	r0, [r5, #48]	; 0x30
 800b632:	b920      	cbnz	r0, 800b63e <srand+0x22>
 800b634:	4b0b      	ldr	r3, [pc, #44]	; (800b664 <srand+0x48>)
 800b636:	480c      	ldr	r0, [pc, #48]	; (800b668 <srand+0x4c>)
 800b638:	2146      	movs	r1, #70	; 0x46
 800b63a:	f000 f99d 	bl	800b978 <__assert_func>
 800b63e:	490b      	ldr	r1, [pc, #44]	; (800b66c <srand+0x50>)
 800b640:	4b0b      	ldr	r3, [pc, #44]	; (800b670 <srand+0x54>)
 800b642:	e9c0 1300 	strd	r1, r3, [r0]
 800b646:	4b0b      	ldr	r3, [pc, #44]	; (800b674 <srand+0x58>)
 800b648:	6083      	str	r3, [r0, #8]
 800b64a:	230b      	movs	r3, #11
 800b64c:	8183      	strh	r3, [r0, #12]
 800b64e:	2100      	movs	r1, #0
 800b650:	2001      	movs	r0, #1
 800b652:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b656:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800b658:	2200      	movs	r2, #0
 800b65a:	611c      	str	r4, [r3, #16]
 800b65c:	615a      	str	r2, [r3, #20]
 800b65e:	bd38      	pop	{r3, r4, r5, pc}
 800b660:	20000264 	.word	0x20000264
 800b664:	0800c6fc 	.word	0x0800c6fc
 800b668:	0800c713 	.word	0x0800c713
 800b66c:	abcd330e 	.word	0xabcd330e
 800b670:	e66d1234 	.word	0xe66d1234
 800b674:	0005deec 	.word	0x0005deec

0800b678 <rand>:
 800b678:	4b16      	ldr	r3, [pc, #88]	; (800b6d4 <rand+0x5c>)
 800b67a:	b510      	push	{r4, lr}
 800b67c:	681c      	ldr	r4, [r3, #0]
 800b67e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b680:	b9b3      	cbnz	r3, 800b6b0 <rand+0x38>
 800b682:	2018      	movs	r0, #24
 800b684:	f7ff ff16 	bl	800b4b4 <malloc>
 800b688:	4602      	mov	r2, r0
 800b68a:	6320      	str	r0, [r4, #48]	; 0x30
 800b68c:	b920      	cbnz	r0, 800b698 <rand+0x20>
 800b68e:	4b12      	ldr	r3, [pc, #72]	; (800b6d8 <rand+0x60>)
 800b690:	4812      	ldr	r0, [pc, #72]	; (800b6dc <rand+0x64>)
 800b692:	2152      	movs	r1, #82	; 0x52
 800b694:	f000 f970 	bl	800b978 <__assert_func>
 800b698:	4911      	ldr	r1, [pc, #68]	; (800b6e0 <rand+0x68>)
 800b69a:	4b12      	ldr	r3, [pc, #72]	; (800b6e4 <rand+0x6c>)
 800b69c:	e9c0 1300 	strd	r1, r3, [r0]
 800b6a0:	4b11      	ldr	r3, [pc, #68]	; (800b6e8 <rand+0x70>)
 800b6a2:	6083      	str	r3, [r0, #8]
 800b6a4:	230b      	movs	r3, #11
 800b6a6:	8183      	strh	r3, [r0, #12]
 800b6a8:	2100      	movs	r1, #0
 800b6aa:	2001      	movs	r0, #1
 800b6ac:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b6b0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b6b2:	480e      	ldr	r0, [pc, #56]	; (800b6ec <rand+0x74>)
 800b6b4:	690b      	ldr	r3, [r1, #16]
 800b6b6:	694c      	ldr	r4, [r1, #20]
 800b6b8:	4a0d      	ldr	r2, [pc, #52]	; (800b6f0 <rand+0x78>)
 800b6ba:	4358      	muls	r0, r3
 800b6bc:	fb02 0004 	mla	r0, r2, r4, r0
 800b6c0:	fba3 3202 	umull	r3, r2, r3, r2
 800b6c4:	3301      	adds	r3, #1
 800b6c6:	eb40 0002 	adc.w	r0, r0, r2
 800b6ca:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800b6ce:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800b6d2:	bd10      	pop	{r4, pc}
 800b6d4:	20000264 	.word	0x20000264
 800b6d8:	0800c6fc 	.word	0x0800c6fc
 800b6dc:	0800c713 	.word	0x0800c713
 800b6e0:	abcd330e 	.word	0xabcd330e
 800b6e4:	e66d1234 	.word	0xe66d1234
 800b6e8:	0005deec 	.word	0x0005deec
 800b6ec:	5851f42d 	.word	0x5851f42d
 800b6f0:	4c957f2d 	.word	0x4c957f2d

0800b6f4 <std>:
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	b510      	push	{r4, lr}
 800b6f8:	4604      	mov	r4, r0
 800b6fa:	e9c0 3300 	strd	r3, r3, [r0]
 800b6fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b702:	6083      	str	r3, [r0, #8]
 800b704:	8181      	strh	r1, [r0, #12]
 800b706:	6643      	str	r3, [r0, #100]	; 0x64
 800b708:	81c2      	strh	r2, [r0, #14]
 800b70a:	6183      	str	r3, [r0, #24]
 800b70c:	4619      	mov	r1, r3
 800b70e:	2208      	movs	r2, #8
 800b710:	305c      	adds	r0, #92	; 0x5c
 800b712:	f000 f8b1 	bl	800b878 <memset>
 800b716:	4b0d      	ldr	r3, [pc, #52]	; (800b74c <std+0x58>)
 800b718:	6263      	str	r3, [r4, #36]	; 0x24
 800b71a:	4b0d      	ldr	r3, [pc, #52]	; (800b750 <std+0x5c>)
 800b71c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b71e:	4b0d      	ldr	r3, [pc, #52]	; (800b754 <std+0x60>)
 800b720:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b722:	4b0d      	ldr	r3, [pc, #52]	; (800b758 <std+0x64>)
 800b724:	6323      	str	r3, [r4, #48]	; 0x30
 800b726:	4b0d      	ldr	r3, [pc, #52]	; (800b75c <std+0x68>)
 800b728:	6224      	str	r4, [r4, #32]
 800b72a:	429c      	cmp	r4, r3
 800b72c:	d006      	beq.n	800b73c <std+0x48>
 800b72e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b732:	4294      	cmp	r4, r2
 800b734:	d002      	beq.n	800b73c <std+0x48>
 800b736:	33d0      	adds	r3, #208	; 0xd0
 800b738:	429c      	cmp	r4, r3
 800b73a:	d105      	bne.n	800b748 <std+0x54>
 800b73c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b740:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b744:	f000 b906 	b.w	800b954 <__retarget_lock_init_recursive>
 800b748:	bd10      	pop	{r4, pc}
 800b74a:	bf00      	nop
 800b74c:	0800bba9 	.word	0x0800bba9
 800b750:	0800bbcb 	.word	0x0800bbcb
 800b754:	0800bc03 	.word	0x0800bc03
 800b758:	0800bc27 	.word	0x0800bc27
 800b75c:	20002fc0 	.word	0x20002fc0

0800b760 <stdio_exit_handler>:
 800b760:	4a02      	ldr	r2, [pc, #8]	; (800b76c <stdio_exit_handler+0xc>)
 800b762:	4903      	ldr	r1, [pc, #12]	; (800b770 <stdio_exit_handler+0x10>)
 800b764:	4803      	ldr	r0, [pc, #12]	; (800b774 <stdio_exit_handler+0x14>)
 800b766:	f000 b869 	b.w	800b83c <_fwalk_sglue>
 800b76a:	bf00      	nop
 800b76c:	2000020c 	.word	0x2000020c
 800b770:	0800bb59 	.word	0x0800bb59
 800b774:	20000218 	.word	0x20000218

0800b778 <cleanup_stdio>:
 800b778:	6841      	ldr	r1, [r0, #4]
 800b77a:	4b0c      	ldr	r3, [pc, #48]	; (800b7ac <cleanup_stdio+0x34>)
 800b77c:	4299      	cmp	r1, r3
 800b77e:	b510      	push	{r4, lr}
 800b780:	4604      	mov	r4, r0
 800b782:	d001      	beq.n	800b788 <cleanup_stdio+0x10>
 800b784:	f000 f9e8 	bl	800bb58 <_fflush_r>
 800b788:	68a1      	ldr	r1, [r4, #8]
 800b78a:	4b09      	ldr	r3, [pc, #36]	; (800b7b0 <cleanup_stdio+0x38>)
 800b78c:	4299      	cmp	r1, r3
 800b78e:	d002      	beq.n	800b796 <cleanup_stdio+0x1e>
 800b790:	4620      	mov	r0, r4
 800b792:	f000 f9e1 	bl	800bb58 <_fflush_r>
 800b796:	68e1      	ldr	r1, [r4, #12]
 800b798:	4b06      	ldr	r3, [pc, #24]	; (800b7b4 <cleanup_stdio+0x3c>)
 800b79a:	4299      	cmp	r1, r3
 800b79c:	d004      	beq.n	800b7a8 <cleanup_stdio+0x30>
 800b79e:	4620      	mov	r0, r4
 800b7a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7a4:	f000 b9d8 	b.w	800bb58 <_fflush_r>
 800b7a8:	bd10      	pop	{r4, pc}
 800b7aa:	bf00      	nop
 800b7ac:	20002fc0 	.word	0x20002fc0
 800b7b0:	20003028 	.word	0x20003028
 800b7b4:	20003090 	.word	0x20003090

0800b7b8 <global_stdio_init.part.0>:
 800b7b8:	b510      	push	{r4, lr}
 800b7ba:	4b0b      	ldr	r3, [pc, #44]	; (800b7e8 <global_stdio_init.part.0+0x30>)
 800b7bc:	4c0b      	ldr	r4, [pc, #44]	; (800b7ec <global_stdio_init.part.0+0x34>)
 800b7be:	4a0c      	ldr	r2, [pc, #48]	; (800b7f0 <global_stdio_init.part.0+0x38>)
 800b7c0:	601a      	str	r2, [r3, #0]
 800b7c2:	4620      	mov	r0, r4
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	2104      	movs	r1, #4
 800b7c8:	f7ff ff94 	bl	800b6f4 <std>
 800b7cc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b7d0:	2201      	movs	r2, #1
 800b7d2:	2109      	movs	r1, #9
 800b7d4:	f7ff ff8e 	bl	800b6f4 <std>
 800b7d8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b7dc:	2202      	movs	r2, #2
 800b7de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7e2:	2112      	movs	r1, #18
 800b7e4:	f7ff bf86 	b.w	800b6f4 <std>
 800b7e8:	200030f8 	.word	0x200030f8
 800b7ec:	20002fc0 	.word	0x20002fc0
 800b7f0:	0800b761 	.word	0x0800b761

0800b7f4 <__sfp_lock_acquire>:
 800b7f4:	4801      	ldr	r0, [pc, #4]	; (800b7fc <__sfp_lock_acquire+0x8>)
 800b7f6:	f000 b8ae 	b.w	800b956 <__retarget_lock_acquire_recursive>
 800b7fa:	bf00      	nop
 800b7fc:	200030fd 	.word	0x200030fd

0800b800 <__sfp_lock_release>:
 800b800:	4801      	ldr	r0, [pc, #4]	; (800b808 <__sfp_lock_release+0x8>)
 800b802:	f000 b8a9 	b.w	800b958 <__retarget_lock_release_recursive>
 800b806:	bf00      	nop
 800b808:	200030fd 	.word	0x200030fd

0800b80c <__sinit>:
 800b80c:	b510      	push	{r4, lr}
 800b80e:	4604      	mov	r4, r0
 800b810:	f7ff fff0 	bl	800b7f4 <__sfp_lock_acquire>
 800b814:	6a23      	ldr	r3, [r4, #32]
 800b816:	b11b      	cbz	r3, 800b820 <__sinit+0x14>
 800b818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b81c:	f7ff bff0 	b.w	800b800 <__sfp_lock_release>
 800b820:	4b04      	ldr	r3, [pc, #16]	; (800b834 <__sinit+0x28>)
 800b822:	6223      	str	r3, [r4, #32]
 800b824:	4b04      	ldr	r3, [pc, #16]	; (800b838 <__sinit+0x2c>)
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d1f5      	bne.n	800b818 <__sinit+0xc>
 800b82c:	f7ff ffc4 	bl	800b7b8 <global_stdio_init.part.0>
 800b830:	e7f2      	b.n	800b818 <__sinit+0xc>
 800b832:	bf00      	nop
 800b834:	0800b779 	.word	0x0800b779
 800b838:	200030f8 	.word	0x200030f8

0800b83c <_fwalk_sglue>:
 800b83c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b840:	4607      	mov	r7, r0
 800b842:	4688      	mov	r8, r1
 800b844:	4614      	mov	r4, r2
 800b846:	2600      	movs	r6, #0
 800b848:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b84c:	f1b9 0901 	subs.w	r9, r9, #1
 800b850:	d505      	bpl.n	800b85e <_fwalk_sglue+0x22>
 800b852:	6824      	ldr	r4, [r4, #0]
 800b854:	2c00      	cmp	r4, #0
 800b856:	d1f7      	bne.n	800b848 <_fwalk_sglue+0xc>
 800b858:	4630      	mov	r0, r6
 800b85a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b85e:	89ab      	ldrh	r3, [r5, #12]
 800b860:	2b01      	cmp	r3, #1
 800b862:	d907      	bls.n	800b874 <_fwalk_sglue+0x38>
 800b864:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b868:	3301      	adds	r3, #1
 800b86a:	d003      	beq.n	800b874 <_fwalk_sglue+0x38>
 800b86c:	4629      	mov	r1, r5
 800b86e:	4638      	mov	r0, r7
 800b870:	47c0      	blx	r8
 800b872:	4306      	orrs	r6, r0
 800b874:	3568      	adds	r5, #104	; 0x68
 800b876:	e7e9      	b.n	800b84c <_fwalk_sglue+0x10>

0800b878 <memset>:
 800b878:	4402      	add	r2, r0
 800b87a:	4603      	mov	r3, r0
 800b87c:	4293      	cmp	r3, r2
 800b87e:	d100      	bne.n	800b882 <memset+0xa>
 800b880:	4770      	bx	lr
 800b882:	f803 1b01 	strb.w	r1, [r3], #1
 800b886:	e7f9      	b.n	800b87c <memset+0x4>

0800b888 <time>:
 800b888:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b88a:	4b0b      	ldr	r3, [pc, #44]	; (800b8b8 <time+0x30>)
 800b88c:	2200      	movs	r2, #0
 800b88e:	4669      	mov	r1, sp
 800b890:	4604      	mov	r4, r0
 800b892:	6818      	ldr	r0, [r3, #0]
 800b894:	f000 f812 	bl	800b8bc <_gettimeofday_r>
 800b898:	2800      	cmp	r0, #0
 800b89a:	bfbe      	ittt	lt
 800b89c:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 800b8a0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b8a4:	e9cd 2300 	strdlt	r2, r3, [sp]
 800b8a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8ac:	b10c      	cbz	r4, 800b8b2 <time+0x2a>
 800b8ae:	e9c4 0100 	strd	r0, r1, [r4]
 800b8b2:	b004      	add	sp, #16
 800b8b4:	bd10      	pop	{r4, pc}
 800b8b6:	bf00      	nop
 800b8b8:	20000264 	.word	0x20000264

0800b8bc <_gettimeofday_r>:
 800b8bc:	b538      	push	{r3, r4, r5, lr}
 800b8be:	4d07      	ldr	r5, [pc, #28]	; (800b8dc <_gettimeofday_r+0x20>)
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	4604      	mov	r4, r0
 800b8c4:	4608      	mov	r0, r1
 800b8c6:	4611      	mov	r1, r2
 800b8c8:	602b      	str	r3, [r5, #0]
 800b8ca:	f000 fe41 	bl	800c550 <_gettimeofday>
 800b8ce:	1c43      	adds	r3, r0, #1
 800b8d0:	d102      	bne.n	800b8d8 <_gettimeofday_r+0x1c>
 800b8d2:	682b      	ldr	r3, [r5, #0]
 800b8d4:	b103      	cbz	r3, 800b8d8 <_gettimeofday_r+0x1c>
 800b8d6:	6023      	str	r3, [r4, #0]
 800b8d8:	bd38      	pop	{r3, r4, r5, pc}
 800b8da:	bf00      	nop
 800b8dc:	20003100 	.word	0x20003100

0800b8e0 <_sbrk_r>:
 800b8e0:	b538      	push	{r3, r4, r5, lr}
 800b8e2:	4d06      	ldr	r5, [pc, #24]	; (800b8fc <_sbrk_r+0x1c>)
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	4604      	mov	r4, r0
 800b8e8:	4608      	mov	r0, r1
 800b8ea:	602b      	str	r3, [r5, #0]
 800b8ec:	f7ff fcba 	bl	800b264 <_sbrk>
 800b8f0:	1c43      	adds	r3, r0, #1
 800b8f2:	d102      	bne.n	800b8fa <_sbrk_r+0x1a>
 800b8f4:	682b      	ldr	r3, [r5, #0]
 800b8f6:	b103      	cbz	r3, 800b8fa <_sbrk_r+0x1a>
 800b8f8:	6023      	str	r3, [r4, #0]
 800b8fa:	bd38      	pop	{r3, r4, r5, pc}
 800b8fc:	20003100 	.word	0x20003100

0800b900 <__errno>:
 800b900:	4b01      	ldr	r3, [pc, #4]	; (800b908 <__errno+0x8>)
 800b902:	6818      	ldr	r0, [r3, #0]
 800b904:	4770      	bx	lr
 800b906:	bf00      	nop
 800b908:	20000264 	.word	0x20000264

0800b90c <__libc_init_array>:
 800b90c:	b570      	push	{r4, r5, r6, lr}
 800b90e:	4d0d      	ldr	r5, [pc, #52]	; (800b944 <__libc_init_array+0x38>)
 800b910:	4c0d      	ldr	r4, [pc, #52]	; (800b948 <__libc_init_array+0x3c>)
 800b912:	1b64      	subs	r4, r4, r5
 800b914:	10a4      	asrs	r4, r4, #2
 800b916:	2600      	movs	r6, #0
 800b918:	42a6      	cmp	r6, r4
 800b91a:	d109      	bne.n	800b930 <__libc_init_array+0x24>
 800b91c:	4d0b      	ldr	r5, [pc, #44]	; (800b94c <__libc_init_array+0x40>)
 800b91e:	4c0c      	ldr	r4, [pc, #48]	; (800b950 <__libc_init_array+0x44>)
 800b920:	f000 fe1e 	bl	800c560 <_init>
 800b924:	1b64      	subs	r4, r4, r5
 800b926:	10a4      	asrs	r4, r4, #2
 800b928:	2600      	movs	r6, #0
 800b92a:	42a6      	cmp	r6, r4
 800b92c:	d105      	bne.n	800b93a <__libc_init_array+0x2e>
 800b92e:	bd70      	pop	{r4, r5, r6, pc}
 800b930:	f855 3b04 	ldr.w	r3, [r5], #4
 800b934:	4798      	blx	r3
 800b936:	3601      	adds	r6, #1
 800b938:	e7ee      	b.n	800b918 <__libc_init_array+0xc>
 800b93a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b93e:	4798      	blx	r3
 800b940:	3601      	adds	r6, #1
 800b942:	e7f2      	b.n	800b92a <__libc_init_array+0x1e>
 800b944:	0800c7e4 	.word	0x0800c7e4
 800b948:	0800c7e4 	.word	0x0800c7e4
 800b94c:	0800c7e4 	.word	0x0800c7e4
 800b950:	0800c7e8 	.word	0x0800c7e8

0800b954 <__retarget_lock_init_recursive>:
 800b954:	4770      	bx	lr

0800b956 <__retarget_lock_acquire_recursive>:
 800b956:	4770      	bx	lr

0800b958 <__retarget_lock_release_recursive>:
 800b958:	4770      	bx	lr

0800b95a <memcpy>:
 800b95a:	440a      	add	r2, r1
 800b95c:	4291      	cmp	r1, r2
 800b95e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b962:	d100      	bne.n	800b966 <memcpy+0xc>
 800b964:	4770      	bx	lr
 800b966:	b510      	push	{r4, lr}
 800b968:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b96c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b970:	4291      	cmp	r1, r2
 800b972:	d1f9      	bne.n	800b968 <memcpy+0xe>
 800b974:	bd10      	pop	{r4, pc}
	...

0800b978 <__assert_func>:
 800b978:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b97a:	4614      	mov	r4, r2
 800b97c:	461a      	mov	r2, r3
 800b97e:	4b09      	ldr	r3, [pc, #36]	; (800b9a4 <__assert_func+0x2c>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4605      	mov	r5, r0
 800b984:	68d8      	ldr	r0, [r3, #12]
 800b986:	b14c      	cbz	r4, 800b99c <__assert_func+0x24>
 800b988:	4b07      	ldr	r3, [pc, #28]	; (800b9a8 <__assert_func+0x30>)
 800b98a:	9100      	str	r1, [sp, #0]
 800b98c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b990:	4906      	ldr	r1, [pc, #24]	; (800b9ac <__assert_func+0x34>)
 800b992:	462b      	mov	r3, r5
 800b994:	f000 f94c 	bl	800bc30 <fiprintf>
 800b998:	f000 f9a2 	bl	800bce0 <abort>
 800b99c:	4b04      	ldr	r3, [pc, #16]	; (800b9b0 <__assert_func+0x38>)
 800b99e:	461c      	mov	r4, r3
 800b9a0:	e7f3      	b.n	800b98a <__assert_func+0x12>
 800b9a2:	bf00      	nop
 800b9a4:	20000264 	.word	0x20000264
 800b9a8:	0800c76b 	.word	0x0800c76b
 800b9ac:	0800c778 	.word	0x0800c778
 800b9b0:	0800c7a6 	.word	0x0800c7a6

0800b9b4 <_free_r>:
 800b9b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b9b6:	2900      	cmp	r1, #0
 800b9b8:	d044      	beq.n	800ba44 <_free_r+0x90>
 800b9ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9be:	9001      	str	r0, [sp, #4]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	f1a1 0404 	sub.w	r4, r1, #4
 800b9c6:	bfb8      	it	lt
 800b9c8:	18e4      	addlt	r4, r4, r3
 800b9ca:	f7ff fe1b 	bl	800b604 <__malloc_lock>
 800b9ce:	4a1e      	ldr	r2, [pc, #120]	; (800ba48 <_free_r+0x94>)
 800b9d0:	9801      	ldr	r0, [sp, #4]
 800b9d2:	6813      	ldr	r3, [r2, #0]
 800b9d4:	b933      	cbnz	r3, 800b9e4 <_free_r+0x30>
 800b9d6:	6063      	str	r3, [r4, #4]
 800b9d8:	6014      	str	r4, [r2, #0]
 800b9da:	b003      	add	sp, #12
 800b9dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b9e0:	f7ff be16 	b.w	800b610 <__malloc_unlock>
 800b9e4:	42a3      	cmp	r3, r4
 800b9e6:	d908      	bls.n	800b9fa <_free_r+0x46>
 800b9e8:	6825      	ldr	r5, [r4, #0]
 800b9ea:	1961      	adds	r1, r4, r5
 800b9ec:	428b      	cmp	r3, r1
 800b9ee:	bf01      	itttt	eq
 800b9f0:	6819      	ldreq	r1, [r3, #0]
 800b9f2:	685b      	ldreq	r3, [r3, #4]
 800b9f4:	1949      	addeq	r1, r1, r5
 800b9f6:	6021      	streq	r1, [r4, #0]
 800b9f8:	e7ed      	b.n	800b9d6 <_free_r+0x22>
 800b9fa:	461a      	mov	r2, r3
 800b9fc:	685b      	ldr	r3, [r3, #4]
 800b9fe:	b10b      	cbz	r3, 800ba04 <_free_r+0x50>
 800ba00:	42a3      	cmp	r3, r4
 800ba02:	d9fa      	bls.n	800b9fa <_free_r+0x46>
 800ba04:	6811      	ldr	r1, [r2, #0]
 800ba06:	1855      	adds	r5, r2, r1
 800ba08:	42a5      	cmp	r5, r4
 800ba0a:	d10b      	bne.n	800ba24 <_free_r+0x70>
 800ba0c:	6824      	ldr	r4, [r4, #0]
 800ba0e:	4421      	add	r1, r4
 800ba10:	1854      	adds	r4, r2, r1
 800ba12:	42a3      	cmp	r3, r4
 800ba14:	6011      	str	r1, [r2, #0]
 800ba16:	d1e0      	bne.n	800b9da <_free_r+0x26>
 800ba18:	681c      	ldr	r4, [r3, #0]
 800ba1a:	685b      	ldr	r3, [r3, #4]
 800ba1c:	6053      	str	r3, [r2, #4]
 800ba1e:	440c      	add	r4, r1
 800ba20:	6014      	str	r4, [r2, #0]
 800ba22:	e7da      	b.n	800b9da <_free_r+0x26>
 800ba24:	d902      	bls.n	800ba2c <_free_r+0x78>
 800ba26:	230c      	movs	r3, #12
 800ba28:	6003      	str	r3, [r0, #0]
 800ba2a:	e7d6      	b.n	800b9da <_free_r+0x26>
 800ba2c:	6825      	ldr	r5, [r4, #0]
 800ba2e:	1961      	adds	r1, r4, r5
 800ba30:	428b      	cmp	r3, r1
 800ba32:	bf04      	itt	eq
 800ba34:	6819      	ldreq	r1, [r3, #0]
 800ba36:	685b      	ldreq	r3, [r3, #4]
 800ba38:	6063      	str	r3, [r4, #4]
 800ba3a:	bf04      	itt	eq
 800ba3c:	1949      	addeq	r1, r1, r5
 800ba3e:	6021      	streq	r1, [r4, #0]
 800ba40:	6054      	str	r4, [r2, #4]
 800ba42:	e7ca      	b.n	800b9da <_free_r+0x26>
 800ba44:	b003      	add	sp, #12
 800ba46:	bd30      	pop	{r4, r5, pc}
 800ba48:	20002fb8 	.word	0x20002fb8

0800ba4c <__sflush_r>:
 800ba4c:	898a      	ldrh	r2, [r1, #12]
 800ba4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba52:	4605      	mov	r5, r0
 800ba54:	0710      	lsls	r0, r2, #28
 800ba56:	460c      	mov	r4, r1
 800ba58:	d458      	bmi.n	800bb0c <__sflush_r+0xc0>
 800ba5a:	684b      	ldr	r3, [r1, #4]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	dc05      	bgt.n	800ba6c <__sflush_r+0x20>
 800ba60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	dc02      	bgt.n	800ba6c <__sflush_r+0x20>
 800ba66:	2000      	movs	r0, #0
 800ba68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba6e:	2e00      	cmp	r6, #0
 800ba70:	d0f9      	beq.n	800ba66 <__sflush_r+0x1a>
 800ba72:	2300      	movs	r3, #0
 800ba74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ba78:	682f      	ldr	r7, [r5, #0]
 800ba7a:	6a21      	ldr	r1, [r4, #32]
 800ba7c:	602b      	str	r3, [r5, #0]
 800ba7e:	d032      	beq.n	800bae6 <__sflush_r+0x9a>
 800ba80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ba82:	89a3      	ldrh	r3, [r4, #12]
 800ba84:	075a      	lsls	r2, r3, #29
 800ba86:	d505      	bpl.n	800ba94 <__sflush_r+0x48>
 800ba88:	6863      	ldr	r3, [r4, #4]
 800ba8a:	1ac0      	subs	r0, r0, r3
 800ba8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ba8e:	b10b      	cbz	r3, 800ba94 <__sflush_r+0x48>
 800ba90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ba92:	1ac0      	subs	r0, r0, r3
 800ba94:	2300      	movs	r3, #0
 800ba96:	4602      	mov	r2, r0
 800ba98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba9a:	6a21      	ldr	r1, [r4, #32]
 800ba9c:	4628      	mov	r0, r5
 800ba9e:	47b0      	blx	r6
 800baa0:	1c43      	adds	r3, r0, #1
 800baa2:	89a3      	ldrh	r3, [r4, #12]
 800baa4:	d106      	bne.n	800bab4 <__sflush_r+0x68>
 800baa6:	6829      	ldr	r1, [r5, #0]
 800baa8:	291d      	cmp	r1, #29
 800baaa:	d82b      	bhi.n	800bb04 <__sflush_r+0xb8>
 800baac:	4a29      	ldr	r2, [pc, #164]	; (800bb54 <__sflush_r+0x108>)
 800baae:	410a      	asrs	r2, r1
 800bab0:	07d6      	lsls	r6, r2, #31
 800bab2:	d427      	bmi.n	800bb04 <__sflush_r+0xb8>
 800bab4:	2200      	movs	r2, #0
 800bab6:	6062      	str	r2, [r4, #4]
 800bab8:	04d9      	lsls	r1, r3, #19
 800baba:	6922      	ldr	r2, [r4, #16]
 800babc:	6022      	str	r2, [r4, #0]
 800babe:	d504      	bpl.n	800baca <__sflush_r+0x7e>
 800bac0:	1c42      	adds	r2, r0, #1
 800bac2:	d101      	bne.n	800bac8 <__sflush_r+0x7c>
 800bac4:	682b      	ldr	r3, [r5, #0]
 800bac6:	b903      	cbnz	r3, 800baca <__sflush_r+0x7e>
 800bac8:	6560      	str	r0, [r4, #84]	; 0x54
 800baca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bacc:	602f      	str	r7, [r5, #0]
 800bace:	2900      	cmp	r1, #0
 800bad0:	d0c9      	beq.n	800ba66 <__sflush_r+0x1a>
 800bad2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bad6:	4299      	cmp	r1, r3
 800bad8:	d002      	beq.n	800bae0 <__sflush_r+0x94>
 800bada:	4628      	mov	r0, r5
 800badc:	f7ff ff6a 	bl	800b9b4 <_free_r>
 800bae0:	2000      	movs	r0, #0
 800bae2:	6360      	str	r0, [r4, #52]	; 0x34
 800bae4:	e7c0      	b.n	800ba68 <__sflush_r+0x1c>
 800bae6:	2301      	movs	r3, #1
 800bae8:	4628      	mov	r0, r5
 800baea:	47b0      	blx	r6
 800baec:	1c41      	adds	r1, r0, #1
 800baee:	d1c8      	bne.n	800ba82 <__sflush_r+0x36>
 800baf0:	682b      	ldr	r3, [r5, #0]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d0c5      	beq.n	800ba82 <__sflush_r+0x36>
 800baf6:	2b1d      	cmp	r3, #29
 800baf8:	d001      	beq.n	800bafe <__sflush_r+0xb2>
 800bafa:	2b16      	cmp	r3, #22
 800bafc:	d101      	bne.n	800bb02 <__sflush_r+0xb6>
 800bafe:	602f      	str	r7, [r5, #0]
 800bb00:	e7b1      	b.n	800ba66 <__sflush_r+0x1a>
 800bb02:	89a3      	ldrh	r3, [r4, #12]
 800bb04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb08:	81a3      	strh	r3, [r4, #12]
 800bb0a:	e7ad      	b.n	800ba68 <__sflush_r+0x1c>
 800bb0c:	690f      	ldr	r7, [r1, #16]
 800bb0e:	2f00      	cmp	r7, #0
 800bb10:	d0a9      	beq.n	800ba66 <__sflush_r+0x1a>
 800bb12:	0793      	lsls	r3, r2, #30
 800bb14:	680e      	ldr	r6, [r1, #0]
 800bb16:	bf08      	it	eq
 800bb18:	694b      	ldreq	r3, [r1, #20]
 800bb1a:	600f      	str	r7, [r1, #0]
 800bb1c:	bf18      	it	ne
 800bb1e:	2300      	movne	r3, #0
 800bb20:	eba6 0807 	sub.w	r8, r6, r7
 800bb24:	608b      	str	r3, [r1, #8]
 800bb26:	f1b8 0f00 	cmp.w	r8, #0
 800bb2a:	dd9c      	ble.n	800ba66 <__sflush_r+0x1a>
 800bb2c:	6a21      	ldr	r1, [r4, #32]
 800bb2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bb30:	4643      	mov	r3, r8
 800bb32:	463a      	mov	r2, r7
 800bb34:	4628      	mov	r0, r5
 800bb36:	47b0      	blx	r6
 800bb38:	2800      	cmp	r0, #0
 800bb3a:	dc06      	bgt.n	800bb4a <__sflush_r+0xfe>
 800bb3c:	89a3      	ldrh	r3, [r4, #12]
 800bb3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb42:	81a3      	strh	r3, [r4, #12]
 800bb44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb48:	e78e      	b.n	800ba68 <__sflush_r+0x1c>
 800bb4a:	4407      	add	r7, r0
 800bb4c:	eba8 0800 	sub.w	r8, r8, r0
 800bb50:	e7e9      	b.n	800bb26 <__sflush_r+0xda>
 800bb52:	bf00      	nop
 800bb54:	dfbffffe 	.word	0xdfbffffe

0800bb58 <_fflush_r>:
 800bb58:	b538      	push	{r3, r4, r5, lr}
 800bb5a:	690b      	ldr	r3, [r1, #16]
 800bb5c:	4605      	mov	r5, r0
 800bb5e:	460c      	mov	r4, r1
 800bb60:	b913      	cbnz	r3, 800bb68 <_fflush_r+0x10>
 800bb62:	2500      	movs	r5, #0
 800bb64:	4628      	mov	r0, r5
 800bb66:	bd38      	pop	{r3, r4, r5, pc}
 800bb68:	b118      	cbz	r0, 800bb72 <_fflush_r+0x1a>
 800bb6a:	6a03      	ldr	r3, [r0, #32]
 800bb6c:	b90b      	cbnz	r3, 800bb72 <_fflush_r+0x1a>
 800bb6e:	f7ff fe4d 	bl	800b80c <__sinit>
 800bb72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d0f3      	beq.n	800bb62 <_fflush_r+0xa>
 800bb7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bb7c:	07d0      	lsls	r0, r2, #31
 800bb7e:	d404      	bmi.n	800bb8a <_fflush_r+0x32>
 800bb80:	0599      	lsls	r1, r3, #22
 800bb82:	d402      	bmi.n	800bb8a <_fflush_r+0x32>
 800bb84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb86:	f7ff fee6 	bl	800b956 <__retarget_lock_acquire_recursive>
 800bb8a:	4628      	mov	r0, r5
 800bb8c:	4621      	mov	r1, r4
 800bb8e:	f7ff ff5d 	bl	800ba4c <__sflush_r>
 800bb92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb94:	07da      	lsls	r2, r3, #31
 800bb96:	4605      	mov	r5, r0
 800bb98:	d4e4      	bmi.n	800bb64 <_fflush_r+0xc>
 800bb9a:	89a3      	ldrh	r3, [r4, #12]
 800bb9c:	059b      	lsls	r3, r3, #22
 800bb9e:	d4e1      	bmi.n	800bb64 <_fflush_r+0xc>
 800bba0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bba2:	f7ff fed9 	bl	800b958 <__retarget_lock_release_recursive>
 800bba6:	e7dd      	b.n	800bb64 <_fflush_r+0xc>

0800bba8 <__sread>:
 800bba8:	b510      	push	{r4, lr}
 800bbaa:	460c      	mov	r4, r1
 800bbac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbb0:	f000 f872 	bl	800bc98 <_read_r>
 800bbb4:	2800      	cmp	r0, #0
 800bbb6:	bfab      	itete	ge
 800bbb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bbba:	89a3      	ldrhlt	r3, [r4, #12]
 800bbbc:	181b      	addge	r3, r3, r0
 800bbbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bbc2:	bfac      	ite	ge
 800bbc4:	6563      	strge	r3, [r4, #84]	; 0x54
 800bbc6:	81a3      	strhlt	r3, [r4, #12]
 800bbc8:	bd10      	pop	{r4, pc}

0800bbca <__swrite>:
 800bbca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbce:	461f      	mov	r7, r3
 800bbd0:	898b      	ldrh	r3, [r1, #12]
 800bbd2:	05db      	lsls	r3, r3, #23
 800bbd4:	4605      	mov	r5, r0
 800bbd6:	460c      	mov	r4, r1
 800bbd8:	4616      	mov	r6, r2
 800bbda:	d505      	bpl.n	800bbe8 <__swrite+0x1e>
 800bbdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbe0:	2302      	movs	r3, #2
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	f000 f846 	bl	800bc74 <_lseek_r>
 800bbe8:	89a3      	ldrh	r3, [r4, #12]
 800bbea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bbf2:	81a3      	strh	r3, [r4, #12]
 800bbf4:	4632      	mov	r2, r6
 800bbf6:	463b      	mov	r3, r7
 800bbf8:	4628      	mov	r0, r5
 800bbfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbfe:	f000 b85d 	b.w	800bcbc <_write_r>

0800bc02 <__sseek>:
 800bc02:	b510      	push	{r4, lr}
 800bc04:	460c      	mov	r4, r1
 800bc06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc0a:	f000 f833 	bl	800bc74 <_lseek_r>
 800bc0e:	1c43      	adds	r3, r0, #1
 800bc10:	89a3      	ldrh	r3, [r4, #12]
 800bc12:	bf15      	itete	ne
 800bc14:	6560      	strne	r0, [r4, #84]	; 0x54
 800bc16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bc1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bc1e:	81a3      	strheq	r3, [r4, #12]
 800bc20:	bf18      	it	ne
 800bc22:	81a3      	strhne	r3, [r4, #12]
 800bc24:	bd10      	pop	{r4, pc}

0800bc26 <__sclose>:
 800bc26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc2a:	f000 b813 	b.w	800bc54 <_close_r>
	...

0800bc30 <fiprintf>:
 800bc30:	b40e      	push	{r1, r2, r3}
 800bc32:	b503      	push	{r0, r1, lr}
 800bc34:	4601      	mov	r1, r0
 800bc36:	ab03      	add	r3, sp, #12
 800bc38:	4805      	ldr	r0, [pc, #20]	; (800bc50 <fiprintf+0x20>)
 800bc3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc3e:	6800      	ldr	r0, [r0, #0]
 800bc40:	9301      	str	r3, [sp, #4]
 800bc42:	f000 f87d 	bl	800bd40 <_vfiprintf_r>
 800bc46:	b002      	add	sp, #8
 800bc48:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc4c:	b003      	add	sp, #12
 800bc4e:	4770      	bx	lr
 800bc50:	20000264 	.word	0x20000264

0800bc54 <_close_r>:
 800bc54:	b538      	push	{r3, r4, r5, lr}
 800bc56:	4d06      	ldr	r5, [pc, #24]	; (800bc70 <_close_r+0x1c>)
 800bc58:	2300      	movs	r3, #0
 800bc5a:	4604      	mov	r4, r0
 800bc5c:	4608      	mov	r0, r1
 800bc5e:	602b      	str	r3, [r5, #0]
 800bc60:	f7ff facb 	bl	800b1fa <_close>
 800bc64:	1c43      	adds	r3, r0, #1
 800bc66:	d102      	bne.n	800bc6e <_close_r+0x1a>
 800bc68:	682b      	ldr	r3, [r5, #0]
 800bc6a:	b103      	cbz	r3, 800bc6e <_close_r+0x1a>
 800bc6c:	6023      	str	r3, [r4, #0]
 800bc6e:	bd38      	pop	{r3, r4, r5, pc}
 800bc70:	20003100 	.word	0x20003100

0800bc74 <_lseek_r>:
 800bc74:	b538      	push	{r3, r4, r5, lr}
 800bc76:	4d07      	ldr	r5, [pc, #28]	; (800bc94 <_lseek_r+0x20>)
 800bc78:	4604      	mov	r4, r0
 800bc7a:	4608      	mov	r0, r1
 800bc7c:	4611      	mov	r1, r2
 800bc7e:	2200      	movs	r2, #0
 800bc80:	602a      	str	r2, [r5, #0]
 800bc82:	461a      	mov	r2, r3
 800bc84:	f7ff fae0 	bl	800b248 <_lseek>
 800bc88:	1c43      	adds	r3, r0, #1
 800bc8a:	d102      	bne.n	800bc92 <_lseek_r+0x1e>
 800bc8c:	682b      	ldr	r3, [r5, #0]
 800bc8e:	b103      	cbz	r3, 800bc92 <_lseek_r+0x1e>
 800bc90:	6023      	str	r3, [r4, #0]
 800bc92:	bd38      	pop	{r3, r4, r5, pc}
 800bc94:	20003100 	.word	0x20003100

0800bc98 <_read_r>:
 800bc98:	b538      	push	{r3, r4, r5, lr}
 800bc9a:	4d07      	ldr	r5, [pc, #28]	; (800bcb8 <_read_r+0x20>)
 800bc9c:	4604      	mov	r4, r0
 800bc9e:	4608      	mov	r0, r1
 800bca0:	4611      	mov	r1, r2
 800bca2:	2200      	movs	r2, #0
 800bca4:	602a      	str	r2, [r5, #0]
 800bca6:	461a      	mov	r2, r3
 800bca8:	f7ff fa6e 	bl	800b188 <_read>
 800bcac:	1c43      	adds	r3, r0, #1
 800bcae:	d102      	bne.n	800bcb6 <_read_r+0x1e>
 800bcb0:	682b      	ldr	r3, [r5, #0]
 800bcb2:	b103      	cbz	r3, 800bcb6 <_read_r+0x1e>
 800bcb4:	6023      	str	r3, [r4, #0]
 800bcb6:	bd38      	pop	{r3, r4, r5, pc}
 800bcb8:	20003100 	.word	0x20003100

0800bcbc <_write_r>:
 800bcbc:	b538      	push	{r3, r4, r5, lr}
 800bcbe:	4d07      	ldr	r5, [pc, #28]	; (800bcdc <_write_r+0x20>)
 800bcc0:	4604      	mov	r4, r0
 800bcc2:	4608      	mov	r0, r1
 800bcc4:	4611      	mov	r1, r2
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	602a      	str	r2, [r5, #0]
 800bcca:	461a      	mov	r2, r3
 800bccc:	f7ff fa79 	bl	800b1c2 <_write>
 800bcd0:	1c43      	adds	r3, r0, #1
 800bcd2:	d102      	bne.n	800bcda <_write_r+0x1e>
 800bcd4:	682b      	ldr	r3, [r5, #0]
 800bcd6:	b103      	cbz	r3, 800bcda <_write_r+0x1e>
 800bcd8:	6023      	str	r3, [r4, #0]
 800bcda:	bd38      	pop	{r3, r4, r5, pc}
 800bcdc:	20003100 	.word	0x20003100

0800bce0 <abort>:
 800bce0:	b508      	push	{r3, lr}
 800bce2:	2006      	movs	r0, #6
 800bce4:	f000 fc18 	bl	800c518 <raise>
 800bce8:	2001      	movs	r0, #1
 800bcea:	f7ff fa43 	bl	800b174 <_exit>

0800bcee <__sfputc_r>:
 800bcee:	6893      	ldr	r3, [r2, #8]
 800bcf0:	3b01      	subs	r3, #1
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	b410      	push	{r4}
 800bcf6:	6093      	str	r3, [r2, #8]
 800bcf8:	da08      	bge.n	800bd0c <__sfputc_r+0x1e>
 800bcfa:	6994      	ldr	r4, [r2, #24]
 800bcfc:	42a3      	cmp	r3, r4
 800bcfe:	db01      	blt.n	800bd04 <__sfputc_r+0x16>
 800bd00:	290a      	cmp	r1, #10
 800bd02:	d103      	bne.n	800bd0c <__sfputc_r+0x1e>
 800bd04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd08:	f000 bac4 	b.w	800c294 <__swbuf_r>
 800bd0c:	6813      	ldr	r3, [r2, #0]
 800bd0e:	1c58      	adds	r0, r3, #1
 800bd10:	6010      	str	r0, [r2, #0]
 800bd12:	7019      	strb	r1, [r3, #0]
 800bd14:	4608      	mov	r0, r1
 800bd16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd1a:	4770      	bx	lr

0800bd1c <__sfputs_r>:
 800bd1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd1e:	4606      	mov	r6, r0
 800bd20:	460f      	mov	r7, r1
 800bd22:	4614      	mov	r4, r2
 800bd24:	18d5      	adds	r5, r2, r3
 800bd26:	42ac      	cmp	r4, r5
 800bd28:	d101      	bne.n	800bd2e <__sfputs_r+0x12>
 800bd2a:	2000      	movs	r0, #0
 800bd2c:	e007      	b.n	800bd3e <__sfputs_r+0x22>
 800bd2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd32:	463a      	mov	r2, r7
 800bd34:	4630      	mov	r0, r6
 800bd36:	f7ff ffda 	bl	800bcee <__sfputc_r>
 800bd3a:	1c43      	adds	r3, r0, #1
 800bd3c:	d1f3      	bne.n	800bd26 <__sfputs_r+0xa>
 800bd3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bd40 <_vfiprintf_r>:
 800bd40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd44:	460d      	mov	r5, r1
 800bd46:	b09d      	sub	sp, #116	; 0x74
 800bd48:	4614      	mov	r4, r2
 800bd4a:	4698      	mov	r8, r3
 800bd4c:	4606      	mov	r6, r0
 800bd4e:	b118      	cbz	r0, 800bd58 <_vfiprintf_r+0x18>
 800bd50:	6a03      	ldr	r3, [r0, #32]
 800bd52:	b90b      	cbnz	r3, 800bd58 <_vfiprintf_r+0x18>
 800bd54:	f7ff fd5a 	bl	800b80c <__sinit>
 800bd58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd5a:	07d9      	lsls	r1, r3, #31
 800bd5c:	d405      	bmi.n	800bd6a <_vfiprintf_r+0x2a>
 800bd5e:	89ab      	ldrh	r3, [r5, #12]
 800bd60:	059a      	lsls	r2, r3, #22
 800bd62:	d402      	bmi.n	800bd6a <_vfiprintf_r+0x2a>
 800bd64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd66:	f7ff fdf6 	bl	800b956 <__retarget_lock_acquire_recursive>
 800bd6a:	89ab      	ldrh	r3, [r5, #12]
 800bd6c:	071b      	lsls	r3, r3, #28
 800bd6e:	d501      	bpl.n	800bd74 <_vfiprintf_r+0x34>
 800bd70:	692b      	ldr	r3, [r5, #16]
 800bd72:	b99b      	cbnz	r3, 800bd9c <_vfiprintf_r+0x5c>
 800bd74:	4629      	mov	r1, r5
 800bd76:	4630      	mov	r0, r6
 800bd78:	f000 faca 	bl	800c310 <__swsetup_r>
 800bd7c:	b170      	cbz	r0, 800bd9c <_vfiprintf_r+0x5c>
 800bd7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd80:	07dc      	lsls	r4, r3, #31
 800bd82:	d504      	bpl.n	800bd8e <_vfiprintf_r+0x4e>
 800bd84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd88:	b01d      	add	sp, #116	; 0x74
 800bd8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd8e:	89ab      	ldrh	r3, [r5, #12]
 800bd90:	0598      	lsls	r0, r3, #22
 800bd92:	d4f7      	bmi.n	800bd84 <_vfiprintf_r+0x44>
 800bd94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd96:	f7ff fddf 	bl	800b958 <__retarget_lock_release_recursive>
 800bd9a:	e7f3      	b.n	800bd84 <_vfiprintf_r+0x44>
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	9309      	str	r3, [sp, #36]	; 0x24
 800bda0:	2320      	movs	r3, #32
 800bda2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bda6:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdaa:	2330      	movs	r3, #48	; 0x30
 800bdac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bf60 <_vfiprintf_r+0x220>
 800bdb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bdb4:	f04f 0901 	mov.w	r9, #1
 800bdb8:	4623      	mov	r3, r4
 800bdba:	469a      	mov	sl, r3
 800bdbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdc0:	b10a      	cbz	r2, 800bdc6 <_vfiprintf_r+0x86>
 800bdc2:	2a25      	cmp	r2, #37	; 0x25
 800bdc4:	d1f9      	bne.n	800bdba <_vfiprintf_r+0x7a>
 800bdc6:	ebba 0b04 	subs.w	fp, sl, r4
 800bdca:	d00b      	beq.n	800bde4 <_vfiprintf_r+0xa4>
 800bdcc:	465b      	mov	r3, fp
 800bdce:	4622      	mov	r2, r4
 800bdd0:	4629      	mov	r1, r5
 800bdd2:	4630      	mov	r0, r6
 800bdd4:	f7ff ffa2 	bl	800bd1c <__sfputs_r>
 800bdd8:	3001      	adds	r0, #1
 800bdda:	f000 80a9 	beq.w	800bf30 <_vfiprintf_r+0x1f0>
 800bdde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bde0:	445a      	add	r2, fp
 800bde2:	9209      	str	r2, [sp, #36]	; 0x24
 800bde4:	f89a 3000 	ldrb.w	r3, [sl]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	f000 80a1 	beq.w	800bf30 <_vfiprintf_r+0x1f0>
 800bdee:	2300      	movs	r3, #0
 800bdf0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bdf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdf8:	f10a 0a01 	add.w	sl, sl, #1
 800bdfc:	9304      	str	r3, [sp, #16]
 800bdfe:	9307      	str	r3, [sp, #28]
 800be00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be04:	931a      	str	r3, [sp, #104]	; 0x68
 800be06:	4654      	mov	r4, sl
 800be08:	2205      	movs	r2, #5
 800be0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be0e:	4854      	ldr	r0, [pc, #336]	; (800bf60 <_vfiprintf_r+0x220>)
 800be10:	f7f4 f9de 	bl	80001d0 <memchr>
 800be14:	9a04      	ldr	r2, [sp, #16]
 800be16:	b9d8      	cbnz	r0, 800be50 <_vfiprintf_r+0x110>
 800be18:	06d1      	lsls	r1, r2, #27
 800be1a:	bf44      	itt	mi
 800be1c:	2320      	movmi	r3, #32
 800be1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be22:	0713      	lsls	r3, r2, #28
 800be24:	bf44      	itt	mi
 800be26:	232b      	movmi	r3, #43	; 0x2b
 800be28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be2c:	f89a 3000 	ldrb.w	r3, [sl]
 800be30:	2b2a      	cmp	r3, #42	; 0x2a
 800be32:	d015      	beq.n	800be60 <_vfiprintf_r+0x120>
 800be34:	9a07      	ldr	r2, [sp, #28]
 800be36:	4654      	mov	r4, sl
 800be38:	2000      	movs	r0, #0
 800be3a:	f04f 0c0a 	mov.w	ip, #10
 800be3e:	4621      	mov	r1, r4
 800be40:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be44:	3b30      	subs	r3, #48	; 0x30
 800be46:	2b09      	cmp	r3, #9
 800be48:	d94d      	bls.n	800bee6 <_vfiprintf_r+0x1a6>
 800be4a:	b1b0      	cbz	r0, 800be7a <_vfiprintf_r+0x13a>
 800be4c:	9207      	str	r2, [sp, #28]
 800be4e:	e014      	b.n	800be7a <_vfiprintf_r+0x13a>
 800be50:	eba0 0308 	sub.w	r3, r0, r8
 800be54:	fa09 f303 	lsl.w	r3, r9, r3
 800be58:	4313      	orrs	r3, r2
 800be5a:	9304      	str	r3, [sp, #16]
 800be5c:	46a2      	mov	sl, r4
 800be5e:	e7d2      	b.n	800be06 <_vfiprintf_r+0xc6>
 800be60:	9b03      	ldr	r3, [sp, #12]
 800be62:	1d19      	adds	r1, r3, #4
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	9103      	str	r1, [sp, #12]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	bfbb      	ittet	lt
 800be6c:	425b      	neglt	r3, r3
 800be6e:	f042 0202 	orrlt.w	r2, r2, #2
 800be72:	9307      	strge	r3, [sp, #28]
 800be74:	9307      	strlt	r3, [sp, #28]
 800be76:	bfb8      	it	lt
 800be78:	9204      	strlt	r2, [sp, #16]
 800be7a:	7823      	ldrb	r3, [r4, #0]
 800be7c:	2b2e      	cmp	r3, #46	; 0x2e
 800be7e:	d10c      	bne.n	800be9a <_vfiprintf_r+0x15a>
 800be80:	7863      	ldrb	r3, [r4, #1]
 800be82:	2b2a      	cmp	r3, #42	; 0x2a
 800be84:	d134      	bne.n	800bef0 <_vfiprintf_r+0x1b0>
 800be86:	9b03      	ldr	r3, [sp, #12]
 800be88:	1d1a      	adds	r2, r3, #4
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	9203      	str	r2, [sp, #12]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	bfb8      	it	lt
 800be92:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800be96:	3402      	adds	r4, #2
 800be98:	9305      	str	r3, [sp, #20]
 800be9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bf70 <_vfiprintf_r+0x230>
 800be9e:	7821      	ldrb	r1, [r4, #0]
 800bea0:	2203      	movs	r2, #3
 800bea2:	4650      	mov	r0, sl
 800bea4:	f7f4 f994 	bl	80001d0 <memchr>
 800bea8:	b138      	cbz	r0, 800beba <_vfiprintf_r+0x17a>
 800beaa:	9b04      	ldr	r3, [sp, #16]
 800beac:	eba0 000a 	sub.w	r0, r0, sl
 800beb0:	2240      	movs	r2, #64	; 0x40
 800beb2:	4082      	lsls	r2, r0
 800beb4:	4313      	orrs	r3, r2
 800beb6:	3401      	adds	r4, #1
 800beb8:	9304      	str	r3, [sp, #16]
 800beba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bebe:	4829      	ldr	r0, [pc, #164]	; (800bf64 <_vfiprintf_r+0x224>)
 800bec0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bec4:	2206      	movs	r2, #6
 800bec6:	f7f4 f983 	bl	80001d0 <memchr>
 800beca:	2800      	cmp	r0, #0
 800becc:	d03f      	beq.n	800bf4e <_vfiprintf_r+0x20e>
 800bece:	4b26      	ldr	r3, [pc, #152]	; (800bf68 <_vfiprintf_r+0x228>)
 800bed0:	bb1b      	cbnz	r3, 800bf1a <_vfiprintf_r+0x1da>
 800bed2:	9b03      	ldr	r3, [sp, #12]
 800bed4:	3307      	adds	r3, #7
 800bed6:	f023 0307 	bic.w	r3, r3, #7
 800beda:	3308      	adds	r3, #8
 800bedc:	9303      	str	r3, [sp, #12]
 800bede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bee0:	443b      	add	r3, r7
 800bee2:	9309      	str	r3, [sp, #36]	; 0x24
 800bee4:	e768      	b.n	800bdb8 <_vfiprintf_r+0x78>
 800bee6:	fb0c 3202 	mla	r2, ip, r2, r3
 800beea:	460c      	mov	r4, r1
 800beec:	2001      	movs	r0, #1
 800beee:	e7a6      	b.n	800be3e <_vfiprintf_r+0xfe>
 800bef0:	2300      	movs	r3, #0
 800bef2:	3401      	adds	r4, #1
 800bef4:	9305      	str	r3, [sp, #20]
 800bef6:	4619      	mov	r1, r3
 800bef8:	f04f 0c0a 	mov.w	ip, #10
 800befc:	4620      	mov	r0, r4
 800befe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf02:	3a30      	subs	r2, #48	; 0x30
 800bf04:	2a09      	cmp	r2, #9
 800bf06:	d903      	bls.n	800bf10 <_vfiprintf_r+0x1d0>
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d0c6      	beq.n	800be9a <_vfiprintf_r+0x15a>
 800bf0c:	9105      	str	r1, [sp, #20]
 800bf0e:	e7c4      	b.n	800be9a <_vfiprintf_r+0x15a>
 800bf10:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf14:	4604      	mov	r4, r0
 800bf16:	2301      	movs	r3, #1
 800bf18:	e7f0      	b.n	800befc <_vfiprintf_r+0x1bc>
 800bf1a:	ab03      	add	r3, sp, #12
 800bf1c:	9300      	str	r3, [sp, #0]
 800bf1e:	462a      	mov	r2, r5
 800bf20:	4b12      	ldr	r3, [pc, #72]	; (800bf6c <_vfiprintf_r+0x22c>)
 800bf22:	a904      	add	r1, sp, #16
 800bf24:	4630      	mov	r0, r6
 800bf26:	f3af 8000 	nop.w
 800bf2a:	4607      	mov	r7, r0
 800bf2c:	1c78      	adds	r0, r7, #1
 800bf2e:	d1d6      	bne.n	800bede <_vfiprintf_r+0x19e>
 800bf30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf32:	07d9      	lsls	r1, r3, #31
 800bf34:	d405      	bmi.n	800bf42 <_vfiprintf_r+0x202>
 800bf36:	89ab      	ldrh	r3, [r5, #12]
 800bf38:	059a      	lsls	r2, r3, #22
 800bf3a:	d402      	bmi.n	800bf42 <_vfiprintf_r+0x202>
 800bf3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf3e:	f7ff fd0b 	bl	800b958 <__retarget_lock_release_recursive>
 800bf42:	89ab      	ldrh	r3, [r5, #12]
 800bf44:	065b      	lsls	r3, r3, #25
 800bf46:	f53f af1d 	bmi.w	800bd84 <_vfiprintf_r+0x44>
 800bf4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf4c:	e71c      	b.n	800bd88 <_vfiprintf_r+0x48>
 800bf4e:	ab03      	add	r3, sp, #12
 800bf50:	9300      	str	r3, [sp, #0]
 800bf52:	462a      	mov	r2, r5
 800bf54:	4b05      	ldr	r3, [pc, #20]	; (800bf6c <_vfiprintf_r+0x22c>)
 800bf56:	a904      	add	r1, sp, #16
 800bf58:	4630      	mov	r0, r6
 800bf5a:	f000 f879 	bl	800c050 <_printf_i>
 800bf5e:	e7e4      	b.n	800bf2a <_vfiprintf_r+0x1ea>
 800bf60:	0800c7a7 	.word	0x0800c7a7
 800bf64:	0800c7b1 	.word	0x0800c7b1
 800bf68:	00000000 	.word	0x00000000
 800bf6c:	0800bd1d 	.word	0x0800bd1d
 800bf70:	0800c7ad 	.word	0x0800c7ad

0800bf74 <_printf_common>:
 800bf74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf78:	4616      	mov	r6, r2
 800bf7a:	4699      	mov	r9, r3
 800bf7c:	688a      	ldr	r2, [r1, #8]
 800bf7e:	690b      	ldr	r3, [r1, #16]
 800bf80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bf84:	4293      	cmp	r3, r2
 800bf86:	bfb8      	it	lt
 800bf88:	4613      	movlt	r3, r2
 800bf8a:	6033      	str	r3, [r6, #0]
 800bf8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bf90:	4607      	mov	r7, r0
 800bf92:	460c      	mov	r4, r1
 800bf94:	b10a      	cbz	r2, 800bf9a <_printf_common+0x26>
 800bf96:	3301      	adds	r3, #1
 800bf98:	6033      	str	r3, [r6, #0]
 800bf9a:	6823      	ldr	r3, [r4, #0]
 800bf9c:	0699      	lsls	r1, r3, #26
 800bf9e:	bf42      	ittt	mi
 800bfa0:	6833      	ldrmi	r3, [r6, #0]
 800bfa2:	3302      	addmi	r3, #2
 800bfa4:	6033      	strmi	r3, [r6, #0]
 800bfa6:	6825      	ldr	r5, [r4, #0]
 800bfa8:	f015 0506 	ands.w	r5, r5, #6
 800bfac:	d106      	bne.n	800bfbc <_printf_common+0x48>
 800bfae:	f104 0a19 	add.w	sl, r4, #25
 800bfb2:	68e3      	ldr	r3, [r4, #12]
 800bfb4:	6832      	ldr	r2, [r6, #0]
 800bfb6:	1a9b      	subs	r3, r3, r2
 800bfb8:	42ab      	cmp	r3, r5
 800bfba:	dc26      	bgt.n	800c00a <_printf_common+0x96>
 800bfbc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bfc0:	1e13      	subs	r3, r2, #0
 800bfc2:	6822      	ldr	r2, [r4, #0]
 800bfc4:	bf18      	it	ne
 800bfc6:	2301      	movne	r3, #1
 800bfc8:	0692      	lsls	r2, r2, #26
 800bfca:	d42b      	bmi.n	800c024 <_printf_common+0xb0>
 800bfcc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bfd0:	4649      	mov	r1, r9
 800bfd2:	4638      	mov	r0, r7
 800bfd4:	47c0      	blx	r8
 800bfd6:	3001      	adds	r0, #1
 800bfd8:	d01e      	beq.n	800c018 <_printf_common+0xa4>
 800bfda:	6823      	ldr	r3, [r4, #0]
 800bfdc:	6922      	ldr	r2, [r4, #16]
 800bfde:	f003 0306 	and.w	r3, r3, #6
 800bfe2:	2b04      	cmp	r3, #4
 800bfe4:	bf02      	ittt	eq
 800bfe6:	68e5      	ldreq	r5, [r4, #12]
 800bfe8:	6833      	ldreq	r3, [r6, #0]
 800bfea:	1aed      	subeq	r5, r5, r3
 800bfec:	68a3      	ldr	r3, [r4, #8]
 800bfee:	bf0c      	ite	eq
 800bff0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bff4:	2500      	movne	r5, #0
 800bff6:	4293      	cmp	r3, r2
 800bff8:	bfc4      	itt	gt
 800bffa:	1a9b      	subgt	r3, r3, r2
 800bffc:	18ed      	addgt	r5, r5, r3
 800bffe:	2600      	movs	r6, #0
 800c000:	341a      	adds	r4, #26
 800c002:	42b5      	cmp	r5, r6
 800c004:	d11a      	bne.n	800c03c <_printf_common+0xc8>
 800c006:	2000      	movs	r0, #0
 800c008:	e008      	b.n	800c01c <_printf_common+0xa8>
 800c00a:	2301      	movs	r3, #1
 800c00c:	4652      	mov	r2, sl
 800c00e:	4649      	mov	r1, r9
 800c010:	4638      	mov	r0, r7
 800c012:	47c0      	blx	r8
 800c014:	3001      	adds	r0, #1
 800c016:	d103      	bne.n	800c020 <_printf_common+0xac>
 800c018:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c01c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c020:	3501      	adds	r5, #1
 800c022:	e7c6      	b.n	800bfb2 <_printf_common+0x3e>
 800c024:	18e1      	adds	r1, r4, r3
 800c026:	1c5a      	adds	r2, r3, #1
 800c028:	2030      	movs	r0, #48	; 0x30
 800c02a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c02e:	4422      	add	r2, r4
 800c030:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c034:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c038:	3302      	adds	r3, #2
 800c03a:	e7c7      	b.n	800bfcc <_printf_common+0x58>
 800c03c:	2301      	movs	r3, #1
 800c03e:	4622      	mov	r2, r4
 800c040:	4649      	mov	r1, r9
 800c042:	4638      	mov	r0, r7
 800c044:	47c0      	blx	r8
 800c046:	3001      	adds	r0, #1
 800c048:	d0e6      	beq.n	800c018 <_printf_common+0xa4>
 800c04a:	3601      	adds	r6, #1
 800c04c:	e7d9      	b.n	800c002 <_printf_common+0x8e>
	...

0800c050 <_printf_i>:
 800c050:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c054:	7e0f      	ldrb	r7, [r1, #24]
 800c056:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c058:	2f78      	cmp	r7, #120	; 0x78
 800c05a:	4691      	mov	r9, r2
 800c05c:	4680      	mov	r8, r0
 800c05e:	460c      	mov	r4, r1
 800c060:	469a      	mov	sl, r3
 800c062:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c066:	d807      	bhi.n	800c078 <_printf_i+0x28>
 800c068:	2f62      	cmp	r7, #98	; 0x62
 800c06a:	d80a      	bhi.n	800c082 <_printf_i+0x32>
 800c06c:	2f00      	cmp	r7, #0
 800c06e:	f000 80d4 	beq.w	800c21a <_printf_i+0x1ca>
 800c072:	2f58      	cmp	r7, #88	; 0x58
 800c074:	f000 80c0 	beq.w	800c1f8 <_printf_i+0x1a8>
 800c078:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c07c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c080:	e03a      	b.n	800c0f8 <_printf_i+0xa8>
 800c082:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c086:	2b15      	cmp	r3, #21
 800c088:	d8f6      	bhi.n	800c078 <_printf_i+0x28>
 800c08a:	a101      	add	r1, pc, #4	; (adr r1, 800c090 <_printf_i+0x40>)
 800c08c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c090:	0800c0e9 	.word	0x0800c0e9
 800c094:	0800c0fd 	.word	0x0800c0fd
 800c098:	0800c079 	.word	0x0800c079
 800c09c:	0800c079 	.word	0x0800c079
 800c0a0:	0800c079 	.word	0x0800c079
 800c0a4:	0800c079 	.word	0x0800c079
 800c0a8:	0800c0fd 	.word	0x0800c0fd
 800c0ac:	0800c079 	.word	0x0800c079
 800c0b0:	0800c079 	.word	0x0800c079
 800c0b4:	0800c079 	.word	0x0800c079
 800c0b8:	0800c079 	.word	0x0800c079
 800c0bc:	0800c201 	.word	0x0800c201
 800c0c0:	0800c129 	.word	0x0800c129
 800c0c4:	0800c1bb 	.word	0x0800c1bb
 800c0c8:	0800c079 	.word	0x0800c079
 800c0cc:	0800c079 	.word	0x0800c079
 800c0d0:	0800c223 	.word	0x0800c223
 800c0d4:	0800c079 	.word	0x0800c079
 800c0d8:	0800c129 	.word	0x0800c129
 800c0dc:	0800c079 	.word	0x0800c079
 800c0e0:	0800c079 	.word	0x0800c079
 800c0e4:	0800c1c3 	.word	0x0800c1c3
 800c0e8:	682b      	ldr	r3, [r5, #0]
 800c0ea:	1d1a      	adds	r2, r3, #4
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	602a      	str	r2, [r5, #0]
 800c0f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c0f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	e09f      	b.n	800c23c <_printf_i+0x1ec>
 800c0fc:	6820      	ldr	r0, [r4, #0]
 800c0fe:	682b      	ldr	r3, [r5, #0]
 800c100:	0607      	lsls	r7, r0, #24
 800c102:	f103 0104 	add.w	r1, r3, #4
 800c106:	6029      	str	r1, [r5, #0]
 800c108:	d501      	bpl.n	800c10e <_printf_i+0xbe>
 800c10a:	681e      	ldr	r6, [r3, #0]
 800c10c:	e003      	b.n	800c116 <_printf_i+0xc6>
 800c10e:	0646      	lsls	r6, r0, #25
 800c110:	d5fb      	bpl.n	800c10a <_printf_i+0xba>
 800c112:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c116:	2e00      	cmp	r6, #0
 800c118:	da03      	bge.n	800c122 <_printf_i+0xd2>
 800c11a:	232d      	movs	r3, #45	; 0x2d
 800c11c:	4276      	negs	r6, r6
 800c11e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c122:	485a      	ldr	r0, [pc, #360]	; (800c28c <_printf_i+0x23c>)
 800c124:	230a      	movs	r3, #10
 800c126:	e012      	b.n	800c14e <_printf_i+0xfe>
 800c128:	682b      	ldr	r3, [r5, #0]
 800c12a:	6820      	ldr	r0, [r4, #0]
 800c12c:	1d19      	adds	r1, r3, #4
 800c12e:	6029      	str	r1, [r5, #0]
 800c130:	0605      	lsls	r5, r0, #24
 800c132:	d501      	bpl.n	800c138 <_printf_i+0xe8>
 800c134:	681e      	ldr	r6, [r3, #0]
 800c136:	e002      	b.n	800c13e <_printf_i+0xee>
 800c138:	0641      	lsls	r1, r0, #25
 800c13a:	d5fb      	bpl.n	800c134 <_printf_i+0xe4>
 800c13c:	881e      	ldrh	r6, [r3, #0]
 800c13e:	4853      	ldr	r0, [pc, #332]	; (800c28c <_printf_i+0x23c>)
 800c140:	2f6f      	cmp	r7, #111	; 0x6f
 800c142:	bf0c      	ite	eq
 800c144:	2308      	moveq	r3, #8
 800c146:	230a      	movne	r3, #10
 800c148:	2100      	movs	r1, #0
 800c14a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c14e:	6865      	ldr	r5, [r4, #4]
 800c150:	60a5      	str	r5, [r4, #8]
 800c152:	2d00      	cmp	r5, #0
 800c154:	bfa2      	ittt	ge
 800c156:	6821      	ldrge	r1, [r4, #0]
 800c158:	f021 0104 	bicge.w	r1, r1, #4
 800c15c:	6021      	strge	r1, [r4, #0]
 800c15e:	b90e      	cbnz	r6, 800c164 <_printf_i+0x114>
 800c160:	2d00      	cmp	r5, #0
 800c162:	d04b      	beq.n	800c1fc <_printf_i+0x1ac>
 800c164:	4615      	mov	r5, r2
 800c166:	fbb6 f1f3 	udiv	r1, r6, r3
 800c16a:	fb03 6711 	mls	r7, r3, r1, r6
 800c16e:	5dc7      	ldrb	r7, [r0, r7]
 800c170:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c174:	4637      	mov	r7, r6
 800c176:	42bb      	cmp	r3, r7
 800c178:	460e      	mov	r6, r1
 800c17a:	d9f4      	bls.n	800c166 <_printf_i+0x116>
 800c17c:	2b08      	cmp	r3, #8
 800c17e:	d10b      	bne.n	800c198 <_printf_i+0x148>
 800c180:	6823      	ldr	r3, [r4, #0]
 800c182:	07de      	lsls	r6, r3, #31
 800c184:	d508      	bpl.n	800c198 <_printf_i+0x148>
 800c186:	6923      	ldr	r3, [r4, #16]
 800c188:	6861      	ldr	r1, [r4, #4]
 800c18a:	4299      	cmp	r1, r3
 800c18c:	bfde      	ittt	le
 800c18e:	2330      	movle	r3, #48	; 0x30
 800c190:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c194:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c198:	1b52      	subs	r2, r2, r5
 800c19a:	6122      	str	r2, [r4, #16]
 800c19c:	f8cd a000 	str.w	sl, [sp]
 800c1a0:	464b      	mov	r3, r9
 800c1a2:	aa03      	add	r2, sp, #12
 800c1a4:	4621      	mov	r1, r4
 800c1a6:	4640      	mov	r0, r8
 800c1a8:	f7ff fee4 	bl	800bf74 <_printf_common>
 800c1ac:	3001      	adds	r0, #1
 800c1ae:	d14a      	bne.n	800c246 <_printf_i+0x1f6>
 800c1b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c1b4:	b004      	add	sp, #16
 800c1b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1ba:	6823      	ldr	r3, [r4, #0]
 800c1bc:	f043 0320 	orr.w	r3, r3, #32
 800c1c0:	6023      	str	r3, [r4, #0]
 800c1c2:	4833      	ldr	r0, [pc, #204]	; (800c290 <_printf_i+0x240>)
 800c1c4:	2778      	movs	r7, #120	; 0x78
 800c1c6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c1ca:	6823      	ldr	r3, [r4, #0]
 800c1cc:	6829      	ldr	r1, [r5, #0]
 800c1ce:	061f      	lsls	r7, r3, #24
 800c1d0:	f851 6b04 	ldr.w	r6, [r1], #4
 800c1d4:	d402      	bmi.n	800c1dc <_printf_i+0x18c>
 800c1d6:	065f      	lsls	r7, r3, #25
 800c1d8:	bf48      	it	mi
 800c1da:	b2b6      	uxthmi	r6, r6
 800c1dc:	07df      	lsls	r7, r3, #31
 800c1de:	bf48      	it	mi
 800c1e0:	f043 0320 	orrmi.w	r3, r3, #32
 800c1e4:	6029      	str	r1, [r5, #0]
 800c1e6:	bf48      	it	mi
 800c1e8:	6023      	strmi	r3, [r4, #0]
 800c1ea:	b91e      	cbnz	r6, 800c1f4 <_printf_i+0x1a4>
 800c1ec:	6823      	ldr	r3, [r4, #0]
 800c1ee:	f023 0320 	bic.w	r3, r3, #32
 800c1f2:	6023      	str	r3, [r4, #0]
 800c1f4:	2310      	movs	r3, #16
 800c1f6:	e7a7      	b.n	800c148 <_printf_i+0xf8>
 800c1f8:	4824      	ldr	r0, [pc, #144]	; (800c28c <_printf_i+0x23c>)
 800c1fa:	e7e4      	b.n	800c1c6 <_printf_i+0x176>
 800c1fc:	4615      	mov	r5, r2
 800c1fe:	e7bd      	b.n	800c17c <_printf_i+0x12c>
 800c200:	682b      	ldr	r3, [r5, #0]
 800c202:	6826      	ldr	r6, [r4, #0]
 800c204:	6961      	ldr	r1, [r4, #20]
 800c206:	1d18      	adds	r0, r3, #4
 800c208:	6028      	str	r0, [r5, #0]
 800c20a:	0635      	lsls	r5, r6, #24
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	d501      	bpl.n	800c214 <_printf_i+0x1c4>
 800c210:	6019      	str	r1, [r3, #0]
 800c212:	e002      	b.n	800c21a <_printf_i+0x1ca>
 800c214:	0670      	lsls	r0, r6, #25
 800c216:	d5fb      	bpl.n	800c210 <_printf_i+0x1c0>
 800c218:	8019      	strh	r1, [r3, #0]
 800c21a:	2300      	movs	r3, #0
 800c21c:	6123      	str	r3, [r4, #16]
 800c21e:	4615      	mov	r5, r2
 800c220:	e7bc      	b.n	800c19c <_printf_i+0x14c>
 800c222:	682b      	ldr	r3, [r5, #0]
 800c224:	1d1a      	adds	r2, r3, #4
 800c226:	602a      	str	r2, [r5, #0]
 800c228:	681d      	ldr	r5, [r3, #0]
 800c22a:	6862      	ldr	r2, [r4, #4]
 800c22c:	2100      	movs	r1, #0
 800c22e:	4628      	mov	r0, r5
 800c230:	f7f3 ffce 	bl	80001d0 <memchr>
 800c234:	b108      	cbz	r0, 800c23a <_printf_i+0x1ea>
 800c236:	1b40      	subs	r0, r0, r5
 800c238:	6060      	str	r0, [r4, #4]
 800c23a:	6863      	ldr	r3, [r4, #4]
 800c23c:	6123      	str	r3, [r4, #16]
 800c23e:	2300      	movs	r3, #0
 800c240:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c244:	e7aa      	b.n	800c19c <_printf_i+0x14c>
 800c246:	6923      	ldr	r3, [r4, #16]
 800c248:	462a      	mov	r2, r5
 800c24a:	4649      	mov	r1, r9
 800c24c:	4640      	mov	r0, r8
 800c24e:	47d0      	blx	sl
 800c250:	3001      	adds	r0, #1
 800c252:	d0ad      	beq.n	800c1b0 <_printf_i+0x160>
 800c254:	6823      	ldr	r3, [r4, #0]
 800c256:	079b      	lsls	r3, r3, #30
 800c258:	d413      	bmi.n	800c282 <_printf_i+0x232>
 800c25a:	68e0      	ldr	r0, [r4, #12]
 800c25c:	9b03      	ldr	r3, [sp, #12]
 800c25e:	4298      	cmp	r0, r3
 800c260:	bfb8      	it	lt
 800c262:	4618      	movlt	r0, r3
 800c264:	e7a6      	b.n	800c1b4 <_printf_i+0x164>
 800c266:	2301      	movs	r3, #1
 800c268:	4632      	mov	r2, r6
 800c26a:	4649      	mov	r1, r9
 800c26c:	4640      	mov	r0, r8
 800c26e:	47d0      	blx	sl
 800c270:	3001      	adds	r0, #1
 800c272:	d09d      	beq.n	800c1b0 <_printf_i+0x160>
 800c274:	3501      	adds	r5, #1
 800c276:	68e3      	ldr	r3, [r4, #12]
 800c278:	9903      	ldr	r1, [sp, #12]
 800c27a:	1a5b      	subs	r3, r3, r1
 800c27c:	42ab      	cmp	r3, r5
 800c27e:	dcf2      	bgt.n	800c266 <_printf_i+0x216>
 800c280:	e7eb      	b.n	800c25a <_printf_i+0x20a>
 800c282:	2500      	movs	r5, #0
 800c284:	f104 0619 	add.w	r6, r4, #25
 800c288:	e7f5      	b.n	800c276 <_printf_i+0x226>
 800c28a:	bf00      	nop
 800c28c:	0800c7b8 	.word	0x0800c7b8
 800c290:	0800c7c9 	.word	0x0800c7c9

0800c294 <__swbuf_r>:
 800c294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c296:	460e      	mov	r6, r1
 800c298:	4614      	mov	r4, r2
 800c29a:	4605      	mov	r5, r0
 800c29c:	b118      	cbz	r0, 800c2a6 <__swbuf_r+0x12>
 800c29e:	6a03      	ldr	r3, [r0, #32]
 800c2a0:	b90b      	cbnz	r3, 800c2a6 <__swbuf_r+0x12>
 800c2a2:	f7ff fab3 	bl	800b80c <__sinit>
 800c2a6:	69a3      	ldr	r3, [r4, #24]
 800c2a8:	60a3      	str	r3, [r4, #8]
 800c2aa:	89a3      	ldrh	r3, [r4, #12]
 800c2ac:	071a      	lsls	r2, r3, #28
 800c2ae:	d525      	bpl.n	800c2fc <__swbuf_r+0x68>
 800c2b0:	6923      	ldr	r3, [r4, #16]
 800c2b2:	b31b      	cbz	r3, 800c2fc <__swbuf_r+0x68>
 800c2b4:	6823      	ldr	r3, [r4, #0]
 800c2b6:	6922      	ldr	r2, [r4, #16]
 800c2b8:	1a98      	subs	r0, r3, r2
 800c2ba:	6963      	ldr	r3, [r4, #20]
 800c2bc:	b2f6      	uxtb	r6, r6
 800c2be:	4283      	cmp	r3, r0
 800c2c0:	4637      	mov	r7, r6
 800c2c2:	dc04      	bgt.n	800c2ce <__swbuf_r+0x3a>
 800c2c4:	4621      	mov	r1, r4
 800c2c6:	4628      	mov	r0, r5
 800c2c8:	f7ff fc46 	bl	800bb58 <_fflush_r>
 800c2cc:	b9e0      	cbnz	r0, 800c308 <__swbuf_r+0x74>
 800c2ce:	68a3      	ldr	r3, [r4, #8]
 800c2d0:	3b01      	subs	r3, #1
 800c2d2:	60a3      	str	r3, [r4, #8]
 800c2d4:	6823      	ldr	r3, [r4, #0]
 800c2d6:	1c5a      	adds	r2, r3, #1
 800c2d8:	6022      	str	r2, [r4, #0]
 800c2da:	701e      	strb	r6, [r3, #0]
 800c2dc:	6962      	ldr	r2, [r4, #20]
 800c2de:	1c43      	adds	r3, r0, #1
 800c2e0:	429a      	cmp	r2, r3
 800c2e2:	d004      	beq.n	800c2ee <__swbuf_r+0x5a>
 800c2e4:	89a3      	ldrh	r3, [r4, #12]
 800c2e6:	07db      	lsls	r3, r3, #31
 800c2e8:	d506      	bpl.n	800c2f8 <__swbuf_r+0x64>
 800c2ea:	2e0a      	cmp	r6, #10
 800c2ec:	d104      	bne.n	800c2f8 <__swbuf_r+0x64>
 800c2ee:	4621      	mov	r1, r4
 800c2f0:	4628      	mov	r0, r5
 800c2f2:	f7ff fc31 	bl	800bb58 <_fflush_r>
 800c2f6:	b938      	cbnz	r0, 800c308 <__swbuf_r+0x74>
 800c2f8:	4638      	mov	r0, r7
 800c2fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2fc:	4621      	mov	r1, r4
 800c2fe:	4628      	mov	r0, r5
 800c300:	f000 f806 	bl	800c310 <__swsetup_r>
 800c304:	2800      	cmp	r0, #0
 800c306:	d0d5      	beq.n	800c2b4 <__swbuf_r+0x20>
 800c308:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c30c:	e7f4      	b.n	800c2f8 <__swbuf_r+0x64>
	...

0800c310 <__swsetup_r>:
 800c310:	b538      	push	{r3, r4, r5, lr}
 800c312:	4b2a      	ldr	r3, [pc, #168]	; (800c3bc <__swsetup_r+0xac>)
 800c314:	4605      	mov	r5, r0
 800c316:	6818      	ldr	r0, [r3, #0]
 800c318:	460c      	mov	r4, r1
 800c31a:	b118      	cbz	r0, 800c324 <__swsetup_r+0x14>
 800c31c:	6a03      	ldr	r3, [r0, #32]
 800c31e:	b90b      	cbnz	r3, 800c324 <__swsetup_r+0x14>
 800c320:	f7ff fa74 	bl	800b80c <__sinit>
 800c324:	89a3      	ldrh	r3, [r4, #12]
 800c326:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c32a:	0718      	lsls	r0, r3, #28
 800c32c:	d422      	bmi.n	800c374 <__swsetup_r+0x64>
 800c32e:	06d9      	lsls	r1, r3, #27
 800c330:	d407      	bmi.n	800c342 <__swsetup_r+0x32>
 800c332:	2309      	movs	r3, #9
 800c334:	602b      	str	r3, [r5, #0]
 800c336:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c33a:	81a3      	strh	r3, [r4, #12]
 800c33c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c340:	e034      	b.n	800c3ac <__swsetup_r+0x9c>
 800c342:	0758      	lsls	r0, r3, #29
 800c344:	d512      	bpl.n	800c36c <__swsetup_r+0x5c>
 800c346:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c348:	b141      	cbz	r1, 800c35c <__swsetup_r+0x4c>
 800c34a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c34e:	4299      	cmp	r1, r3
 800c350:	d002      	beq.n	800c358 <__swsetup_r+0x48>
 800c352:	4628      	mov	r0, r5
 800c354:	f7ff fb2e 	bl	800b9b4 <_free_r>
 800c358:	2300      	movs	r3, #0
 800c35a:	6363      	str	r3, [r4, #52]	; 0x34
 800c35c:	89a3      	ldrh	r3, [r4, #12]
 800c35e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c362:	81a3      	strh	r3, [r4, #12]
 800c364:	2300      	movs	r3, #0
 800c366:	6063      	str	r3, [r4, #4]
 800c368:	6923      	ldr	r3, [r4, #16]
 800c36a:	6023      	str	r3, [r4, #0]
 800c36c:	89a3      	ldrh	r3, [r4, #12]
 800c36e:	f043 0308 	orr.w	r3, r3, #8
 800c372:	81a3      	strh	r3, [r4, #12]
 800c374:	6923      	ldr	r3, [r4, #16]
 800c376:	b94b      	cbnz	r3, 800c38c <__swsetup_r+0x7c>
 800c378:	89a3      	ldrh	r3, [r4, #12]
 800c37a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c37e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c382:	d003      	beq.n	800c38c <__swsetup_r+0x7c>
 800c384:	4621      	mov	r1, r4
 800c386:	4628      	mov	r0, r5
 800c388:	f000 f840 	bl	800c40c <__smakebuf_r>
 800c38c:	89a0      	ldrh	r0, [r4, #12]
 800c38e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c392:	f010 0301 	ands.w	r3, r0, #1
 800c396:	d00a      	beq.n	800c3ae <__swsetup_r+0x9e>
 800c398:	2300      	movs	r3, #0
 800c39a:	60a3      	str	r3, [r4, #8]
 800c39c:	6963      	ldr	r3, [r4, #20]
 800c39e:	425b      	negs	r3, r3
 800c3a0:	61a3      	str	r3, [r4, #24]
 800c3a2:	6923      	ldr	r3, [r4, #16]
 800c3a4:	b943      	cbnz	r3, 800c3b8 <__swsetup_r+0xa8>
 800c3a6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c3aa:	d1c4      	bne.n	800c336 <__swsetup_r+0x26>
 800c3ac:	bd38      	pop	{r3, r4, r5, pc}
 800c3ae:	0781      	lsls	r1, r0, #30
 800c3b0:	bf58      	it	pl
 800c3b2:	6963      	ldrpl	r3, [r4, #20]
 800c3b4:	60a3      	str	r3, [r4, #8]
 800c3b6:	e7f4      	b.n	800c3a2 <__swsetup_r+0x92>
 800c3b8:	2000      	movs	r0, #0
 800c3ba:	e7f7      	b.n	800c3ac <__swsetup_r+0x9c>
 800c3bc:	20000264 	.word	0x20000264

0800c3c0 <__swhatbuf_r>:
 800c3c0:	b570      	push	{r4, r5, r6, lr}
 800c3c2:	460c      	mov	r4, r1
 800c3c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3c8:	2900      	cmp	r1, #0
 800c3ca:	b096      	sub	sp, #88	; 0x58
 800c3cc:	4615      	mov	r5, r2
 800c3ce:	461e      	mov	r6, r3
 800c3d0:	da0d      	bge.n	800c3ee <__swhatbuf_r+0x2e>
 800c3d2:	89a3      	ldrh	r3, [r4, #12]
 800c3d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c3d8:	f04f 0100 	mov.w	r1, #0
 800c3dc:	bf0c      	ite	eq
 800c3de:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c3e2:	2340      	movne	r3, #64	; 0x40
 800c3e4:	2000      	movs	r0, #0
 800c3e6:	6031      	str	r1, [r6, #0]
 800c3e8:	602b      	str	r3, [r5, #0]
 800c3ea:	b016      	add	sp, #88	; 0x58
 800c3ec:	bd70      	pop	{r4, r5, r6, pc}
 800c3ee:	466a      	mov	r2, sp
 800c3f0:	f000 f848 	bl	800c484 <_fstat_r>
 800c3f4:	2800      	cmp	r0, #0
 800c3f6:	dbec      	blt.n	800c3d2 <__swhatbuf_r+0x12>
 800c3f8:	9901      	ldr	r1, [sp, #4]
 800c3fa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c3fe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c402:	4259      	negs	r1, r3
 800c404:	4159      	adcs	r1, r3
 800c406:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c40a:	e7eb      	b.n	800c3e4 <__swhatbuf_r+0x24>

0800c40c <__smakebuf_r>:
 800c40c:	898b      	ldrh	r3, [r1, #12]
 800c40e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c410:	079d      	lsls	r5, r3, #30
 800c412:	4606      	mov	r6, r0
 800c414:	460c      	mov	r4, r1
 800c416:	d507      	bpl.n	800c428 <__smakebuf_r+0x1c>
 800c418:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c41c:	6023      	str	r3, [r4, #0]
 800c41e:	6123      	str	r3, [r4, #16]
 800c420:	2301      	movs	r3, #1
 800c422:	6163      	str	r3, [r4, #20]
 800c424:	b002      	add	sp, #8
 800c426:	bd70      	pop	{r4, r5, r6, pc}
 800c428:	ab01      	add	r3, sp, #4
 800c42a:	466a      	mov	r2, sp
 800c42c:	f7ff ffc8 	bl	800c3c0 <__swhatbuf_r>
 800c430:	9900      	ldr	r1, [sp, #0]
 800c432:	4605      	mov	r5, r0
 800c434:	4630      	mov	r0, r6
 800c436:	f7ff f865 	bl	800b504 <_malloc_r>
 800c43a:	b948      	cbnz	r0, 800c450 <__smakebuf_r+0x44>
 800c43c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c440:	059a      	lsls	r2, r3, #22
 800c442:	d4ef      	bmi.n	800c424 <__smakebuf_r+0x18>
 800c444:	f023 0303 	bic.w	r3, r3, #3
 800c448:	f043 0302 	orr.w	r3, r3, #2
 800c44c:	81a3      	strh	r3, [r4, #12]
 800c44e:	e7e3      	b.n	800c418 <__smakebuf_r+0xc>
 800c450:	89a3      	ldrh	r3, [r4, #12]
 800c452:	6020      	str	r0, [r4, #0]
 800c454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c458:	81a3      	strh	r3, [r4, #12]
 800c45a:	9b00      	ldr	r3, [sp, #0]
 800c45c:	6163      	str	r3, [r4, #20]
 800c45e:	9b01      	ldr	r3, [sp, #4]
 800c460:	6120      	str	r0, [r4, #16]
 800c462:	b15b      	cbz	r3, 800c47c <__smakebuf_r+0x70>
 800c464:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c468:	4630      	mov	r0, r6
 800c46a:	f000 f81d 	bl	800c4a8 <_isatty_r>
 800c46e:	b128      	cbz	r0, 800c47c <__smakebuf_r+0x70>
 800c470:	89a3      	ldrh	r3, [r4, #12]
 800c472:	f023 0303 	bic.w	r3, r3, #3
 800c476:	f043 0301 	orr.w	r3, r3, #1
 800c47a:	81a3      	strh	r3, [r4, #12]
 800c47c:	89a3      	ldrh	r3, [r4, #12]
 800c47e:	431d      	orrs	r5, r3
 800c480:	81a5      	strh	r5, [r4, #12]
 800c482:	e7cf      	b.n	800c424 <__smakebuf_r+0x18>

0800c484 <_fstat_r>:
 800c484:	b538      	push	{r3, r4, r5, lr}
 800c486:	4d07      	ldr	r5, [pc, #28]	; (800c4a4 <_fstat_r+0x20>)
 800c488:	2300      	movs	r3, #0
 800c48a:	4604      	mov	r4, r0
 800c48c:	4608      	mov	r0, r1
 800c48e:	4611      	mov	r1, r2
 800c490:	602b      	str	r3, [r5, #0]
 800c492:	f7fe febe 	bl	800b212 <_fstat>
 800c496:	1c43      	adds	r3, r0, #1
 800c498:	d102      	bne.n	800c4a0 <_fstat_r+0x1c>
 800c49a:	682b      	ldr	r3, [r5, #0]
 800c49c:	b103      	cbz	r3, 800c4a0 <_fstat_r+0x1c>
 800c49e:	6023      	str	r3, [r4, #0]
 800c4a0:	bd38      	pop	{r3, r4, r5, pc}
 800c4a2:	bf00      	nop
 800c4a4:	20003100 	.word	0x20003100

0800c4a8 <_isatty_r>:
 800c4a8:	b538      	push	{r3, r4, r5, lr}
 800c4aa:	4d06      	ldr	r5, [pc, #24]	; (800c4c4 <_isatty_r+0x1c>)
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	4604      	mov	r4, r0
 800c4b0:	4608      	mov	r0, r1
 800c4b2:	602b      	str	r3, [r5, #0]
 800c4b4:	f7fe febd 	bl	800b232 <_isatty>
 800c4b8:	1c43      	adds	r3, r0, #1
 800c4ba:	d102      	bne.n	800c4c2 <_isatty_r+0x1a>
 800c4bc:	682b      	ldr	r3, [r5, #0]
 800c4be:	b103      	cbz	r3, 800c4c2 <_isatty_r+0x1a>
 800c4c0:	6023      	str	r3, [r4, #0]
 800c4c2:	bd38      	pop	{r3, r4, r5, pc}
 800c4c4:	20003100 	.word	0x20003100

0800c4c8 <_raise_r>:
 800c4c8:	291f      	cmp	r1, #31
 800c4ca:	b538      	push	{r3, r4, r5, lr}
 800c4cc:	4604      	mov	r4, r0
 800c4ce:	460d      	mov	r5, r1
 800c4d0:	d904      	bls.n	800c4dc <_raise_r+0x14>
 800c4d2:	2316      	movs	r3, #22
 800c4d4:	6003      	str	r3, [r0, #0]
 800c4d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c4da:	bd38      	pop	{r3, r4, r5, pc}
 800c4dc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c4de:	b112      	cbz	r2, 800c4e6 <_raise_r+0x1e>
 800c4e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4e4:	b94b      	cbnz	r3, 800c4fa <_raise_r+0x32>
 800c4e6:	4620      	mov	r0, r4
 800c4e8:	f000 f830 	bl	800c54c <_getpid_r>
 800c4ec:	462a      	mov	r2, r5
 800c4ee:	4601      	mov	r1, r0
 800c4f0:	4620      	mov	r0, r4
 800c4f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4f6:	f000 b817 	b.w	800c528 <_kill_r>
 800c4fa:	2b01      	cmp	r3, #1
 800c4fc:	d00a      	beq.n	800c514 <_raise_r+0x4c>
 800c4fe:	1c59      	adds	r1, r3, #1
 800c500:	d103      	bne.n	800c50a <_raise_r+0x42>
 800c502:	2316      	movs	r3, #22
 800c504:	6003      	str	r3, [r0, #0]
 800c506:	2001      	movs	r0, #1
 800c508:	e7e7      	b.n	800c4da <_raise_r+0x12>
 800c50a:	2400      	movs	r4, #0
 800c50c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c510:	4628      	mov	r0, r5
 800c512:	4798      	blx	r3
 800c514:	2000      	movs	r0, #0
 800c516:	e7e0      	b.n	800c4da <_raise_r+0x12>

0800c518 <raise>:
 800c518:	4b02      	ldr	r3, [pc, #8]	; (800c524 <raise+0xc>)
 800c51a:	4601      	mov	r1, r0
 800c51c:	6818      	ldr	r0, [r3, #0]
 800c51e:	f7ff bfd3 	b.w	800c4c8 <_raise_r>
 800c522:	bf00      	nop
 800c524:	20000264 	.word	0x20000264

0800c528 <_kill_r>:
 800c528:	b538      	push	{r3, r4, r5, lr}
 800c52a:	4d07      	ldr	r5, [pc, #28]	; (800c548 <_kill_r+0x20>)
 800c52c:	2300      	movs	r3, #0
 800c52e:	4604      	mov	r4, r0
 800c530:	4608      	mov	r0, r1
 800c532:	4611      	mov	r1, r2
 800c534:	602b      	str	r3, [r5, #0]
 800c536:	f7fe fe0d 	bl	800b154 <_kill>
 800c53a:	1c43      	adds	r3, r0, #1
 800c53c:	d102      	bne.n	800c544 <_kill_r+0x1c>
 800c53e:	682b      	ldr	r3, [r5, #0]
 800c540:	b103      	cbz	r3, 800c544 <_kill_r+0x1c>
 800c542:	6023      	str	r3, [r4, #0]
 800c544:	bd38      	pop	{r3, r4, r5, pc}
 800c546:	bf00      	nop
 800c548:	20003100 	.word	0x20003100

0800c54c <_getpid_r>:
 800c54c:	f7fe bdfa 	b.w	800b144 <_getpid>

0800c550 <_gettimeofday>:
 800c550:	4b02      	ldr	r3, [pc, #8]	; (800c55c <_gettimeofday+0xc>)
 800c552:	2258      	movs	r2, #88	; 0x58
 800c554:	601a      	str	r2, [r3, #0]
 800c556:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c55a:	4770      	bx	lr
 800c55c:	20003100 	.word	0x20003100

0800c560 <_init>:
 800c560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c562:	bf00      	nop
 800c564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c566:	bc08      	pop	{r3}
 800c568:	469e      	mov	lr, r3
 800c56a:	4770      	bx	lr

0800c56c <_fini>:
 800c56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c56e:	bf00      	nop
 800c570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c572:	bc08      	pop	{r3}
 800c574:	469e      	mov	lr, r3
 800c576:	4770      	bx	lr
