
USB_OTG_FS_Deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d0d0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  0800d258  0800d258  0000e258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d6f0  0800d6f0  0000f168  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d6f0  0800d6f0  0000e6f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d6f8  0800d6f8  0000f168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d6f8  0800d6f8  0000e6f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d6fc  0800d6fc  0000e6fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  0800d700  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f168  2**0
                  CONTENTS
 10 .bss          0001cd14  20000168  20000168  0000f168  2**2
                  ALLOC
 11 ._user_heap_stack 00002004  2001ce7c  2001ce7c  0000f168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f168  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a9d1  00000000  00000000  0000f198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a36  00000000  00000000  00029b69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001768  00000000  00000000  0002e5a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011d1  00000000  00000000  0002fd08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002714d  00000000  00000000  00030ed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002028e  00000000  00000000  00058026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db3f2  00000000  00000000  000782b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001536a6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006180  00000000  00000000  001536ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0015986c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000168 	.word	0x20000168
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d240 	.word	0x0800d240

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000016c 	.word	0x2000016c
 80001c4:	0800d240 	.word	0x0800d240

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <Update_LEDs>:
// 0: Full Dry (LEDs OFF)
// 1: Delay, 2: RingMod, 3: AutoWah, 4: Bitcrusher
static uint8_t current_audio_mode = 0;

/* --- LED Kontrol Yardimcisi --- */
void Update_LEDs(uint8_t mode) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]
    // Once tum LED'leri sondur
    HAL_GPIO_WritePin(LED_PORT, LED_GREEN_PIN | LED_ORANGE_PIN | LED_RED_PIN | LED_BLUE_PIN, GPIO_PIN_RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000504:	481a      	ldr	r0, [pc, #104]	@ (8000570 <Update_LEDs+0x7c>)
 8000506:	f004 f865 	bl	80045d4 <HAL_GPIO_WritePin>

    // Moda gore ilgili LED'i yak
    switch (mode) {
 800050a:	79fb      	ldrb	r3, [r7, #7]
 800050c:	2b04      	cmp	r3, #4
 800050e:	d82a      	bhi.n	8000566 <Update_LEDs+0x72>
 8000510:	a201      	add	r2, pc, #4	@ (adr r2, 8000518 <Update_LEDs+0x24>)
 8000512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000516:	bf00      	nop
 8000518:	08000565 	.word	0x08000565
 800051c:	0800052d 	.word	0x0800052d
 8000520:	0800053b 	.word	0x0800053b
 8000524:	08000549 	.word	0x08000549
 8000528:	08000557 	.word	0x08000557
        case 0: // Dry Mode
            // Hicbir LED yanmaz
            break;
        case 1: // Delay Mode
            HAL_GPIO_WritePin(LED_PORT, LED_ORANGE_PIN, GPIO_PIN_SET);
 800052c:	2201      	movs	r2, #1
 800052e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000532:	480f      	ldr	r0, [pc, #60]	@ (8000570 <Update_LEDs+0x7c>)
 8000534:	f004 f84e 	bl	80045d4 <HAL_GPIO_WritePin>
            break;
 8000538:	e015      	b.n	8000566 <Update_LEDs+0x72>
        case 2: // Ring Mod Mode
            HAL_GPIO_WritePin(LED_PORT, LED_RED_PIN, GPIO_PIN_SET);
 800053a:	2201      	movs	r2, #1
 800053c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000540:	480b      	ldr	r0, [pc, #44]	@ (8000570 <Update_LEDs+0x7c>)
 8000542:	f004 f847 	bl	80045d4 <HAL_GPIO_WritePin>
            break;
 8000546:	e00e      	b.n	8000566 <Update_LEDs+0x72>
        case 3: // Auto Wah Mode
            HAL_GPIO_WritePin(LED_PORT, LED_BLUE_PIN, GPIO_PIN_SET);
 8000548:	2201      	movs	r2, #1
 800054a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800054e:	4808      	ldr	r0, [pc, #32]	@ (8000570 <Update_LEDs+0x7c>)
 8000550:	f004 f840 	bl	80045d4 <HAL_GPIO_WritePin>
            break;
 8000554:	e007      	b.n	8000566 <Update_LEDs+0x72>
        case 4: // Bitcrusher Mode
            HAL_GPIO_WritePin(LED_PORT, LED_GREEN_PIN, GPIO_PIN_SET);
 8000556:	2201      	movs	r2, #1
 8000558:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800055c:	4804      	ldr	r0, [pc, #16]	@ (8000570 <Update_LEDs+0x7c>)
 800055e:	f004 f839 	bl	80045d4 <HAL_GPIO_WritePin>
            break;
 8000562:	e000      	b.n	8000566 <Update_LEDs+0x72>
            break;
 8000564:	bf00      	nop
    }
}
 8000566:	bf00      	nop
 8000568:	3708      	adds	r7, #8
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	40020c00 	.word	0x40020c00

08000574 <Set_Audio_Mode>:

/* --- Mod Parametrelerini Yukle --- */
void Set_Audio_Mode(uint8_t mode) {
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	71fb      	strb	r3, [r7, #7]
    // TEMIZLIK: Once tum efektleri kapat
    app_filter_params.ring_mod_enable = 0;
 800057e:	4b2f      	ldr	r3, [pc, #188]	@ (800063c <Set_Audio_Mode+0xc8>)
 8000580:	2200      	movs	r2, #0
 8000582:	711a      	strb	r2, [r3, #4]
    app_filter_params.wah_enable      = 0;
 8000584:	4b2d      	ldr	r3, [pc, #180]	@ (800063c <Set_Audio_Mode+0xc8>)
 8000586:	2200      	movs	r2, #0
 8000588:	f883 2020 	strb.w	r2, [r3, #32]
    app_filter_params.lpf_enable      = 0;
 800058c:	4b2b      	ldr	r3, [pc, #172]	@ (800063c <Set_Audio_Mode+0xc8>)
 800058e:	2200      	movs	r2, #0
 8000590:	741a      	strb	r2, [r3, #16]
    app_filter_params.hpf_enable      = 0;
 8000592:	4b2a      	ldr	r3, [pc, #168]	@ (800063c <Set_Audio_Mode+0xc8>)
 8000594:	2200      	movs	r2, #0
 8000596:	761a      	strb	r2, [r3, #24]
    app_filter_params.bitcrush_enable = 0;
 8000598:	4b28      	ldr	r3, [pc, #160]	@ (800063c <Set_Audio_Mode+0xc8>)
 800059a:	2200      	movs	r2, #0
 800059c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    app_filter_params.delay_enable    = 0;
 80005a0:	4b26      	ldr	r3, [pc, #152]	@ (800063c <Set_Audio_Mode+0xc8>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    app_filter_params.master_volume   = 1.0f;
 80005a8:	4b24      	ldr	r3, [pc, #144]	@ (800063c <Set_Audio_Mode+0xc8>)
 80005aa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80005ae:	601a      	str	r2, [r3, #0]

    switch (mode) {
 80005b0:	79fb      	ldrb	r3, [r7, #7]
 80005b2:	2b04      	cmp	r3, #4
 80005b4:	d837      	bhi.n	8000626 <Set_Audio_Mode+0xb2>
 80005b6:	a201      	add	r2, pc, #4	@ (adr r2, 80005bc <Set_Audio_Mode+0x48>)
 80005b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005bc:	08000627 	.word	0x08000627
 80005c0:	080005d1 	.word	0x080005d1
 80005c4:	080005e7 	.word	0x080005e7
 80005c8:	080005fb 	.word	0x080005fb
 80005cc:	08000611 	.word	0x08000611
        case 0: // --- MODE 0: FULL DRY ---
            // Tum enable flag'leri zaten yukarida 0 yapildi.
            break;

        case 1: // --- MODE 1: DELAY ---
            app_filter_params.delay_enable = 1;
 80005d0:	4b1a      	ldr	r3, [pc, #104]	@ (800063c <Set_Audio_Mode+0xc8>)
 80005d2:	2201      	movs	r2, #1
 80005d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            app_filter_params.delay_feedback = 0.6f;
 80005d8:	4b18      	ldr	r3, [pc, #96]	@ (800063c <Set_Audio_Mode+0xc8>)
 80005da:	4a19      	ldr	r2, [pc, #100]	@ (8000640 <Set_Audio_Mode+0xcc>)
 80005dc:	639a      	str	r2, [r3, #56]	@ 0x38
            app_filter_params.delay_mix = 0.4f;
 80005de:	4b17      	ldr	r3, [pc, #92]	@ (800063c <Set_Audio_Mode+0xc8>)
 80005e0:	4a18      	ldr	r2, [pc, #96]	@ (8000644 <Set_Audio_Mode+0xd0>)
 80005e2:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 80005e4:	e01f      	b.n	8000626 <Set_Audio_Mode+0xb2>

        case 2: // --- MODE 2: RING MODULATION ---
            app_filter_params.ring_mod_enable = 1;
 80005e6:	4b15      	ldr	r3, [pc, #84]	@ (800063c <Set_Audio_Mode+0xc8>)
 80005e8:	2201      	movs	r2, #1
 80005ea:	711a      	strb	r2, [r3, #4]
            app_filter_params.ring_mod_freq = 300.0f;
 80005ec:	4b13      	ldr	r3, [pc, #76]	@ (800063c <Set_Audio_Mode+0xc8>)
 80005ee:	4a16      	ldr	r2, [pc, #88]	@ (8000648 <Set_Audio_Mode+0xd4>)
 80005f0:	609a      	str	r2, [r3, #8]
            app_filter_params.ring_mod_intensity = 0.4f;
 80005f2:	4b12      	ldr	r3, [pc, #72]	@ (800063c <Set_Audio_Mode+0xc8>)
 80005f4:	4a13      	ldr	r2, [pc, #76]	@ (8000644 <Set_Audio_Mode+0xd0>)
 80005f6:	60da      	str	r2, [r3, #12]
            break;
 80005f8:	e015      	b.n	8000626 <Set_Audio_Mode+0xb2>

        case 3: // --- MODE 3: AUTO WAH ---
            app_filter_params.wah_enable = 1;
 80005fa:	4b10      	ldr	r3, [pc, #64]	@ (800063c <Set_Audio_Mode+0xc8>)
 80005fc:	2201      	movs	r2, #1
 80005fe:	f883 2020 	strb.w	r2, [r3, #32]
            app_filter_params.wah_sensitivity = 0.9f;
 8000602:	4b0e      	ldr	r3, [pc, #56]	@ (800063c <Set_Audio_Mode+0xc8>)
 8000604:	4a11      	ldr	r2, [pc, #68]	@ (800064c <Set_Audio_Mode+0xd8>)
 8000606:	625a      	str	r2, [r3, #36]	@ 0x24
            app_filter_params.wah_mix = 0.8f;
 8000608:	4b0c      	ldr	r3, [pc, #48]	@ (800063c <Set_Audio_Mode+0xc8>)
 800060a:	4a11      	ldr	r2, [pc, #68]	@ (8000650 <Set_Audio_Mode+0xdc>)
 800060c:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 800060e:	e00a      	b.n	8000626 <Set_Audio_Mode+0xb2>

        case 4: // --- MODE 4: BITCRUSHER ---
            app_filter_params.bitcrush_enable = 1;
 8000610:	4b0a      	ldr	r3, [pc, #40]	@ (800063c <Set_Audio_Mode+0xc8>)
 8000612:	2201      	movs	r2, #1
 8000614:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            app_filter_params.bitcrush_amount = 0.3f;
 8000618:	4b08      	ldr	r3, [pc, #32]	@ (800063c <Set_Audio_Mode+0xc8>)
 800061a:	4a0e      	ldr	r2, [pc, #56]	@ (8000654 <Set_Audio_Mode+0xe0>)
 800061c:	631a      	str	r2, [r3, #48]	@ 0x30
            app_filter_params.master_volume = 1.1f; // Bitcrush'ta kaybolan enerjiyi telafi et
 800061e:	4b07      	ldr	r3, [pc, #28]	@ (800063c <Set_Audio_Mode+0xc8>)
 8000620:	4a0d      	ldr	r2, [pc, #52]	@ (8000658 <Set_Audio_Mode+0xe4>)
 8000622:	601a      	str	r2, [r3, #0]
            break;
 8000624:	bf00      	nop
    }

    // Guncel parametreleri filtre motoruna gonder
    Filter_Set_Params(&app_filter_params);
 8000626:	4805      	ldr	r0, [pc, #20]	@ (800063c <Set_Audio_Mode+0xc8>)
 8000628:	f000 fe04 	bl	8001234 <Filter_Set_Params>

    // Gostergeyi guncelle
    Update_LEDs(mode);
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	4618      	mov	r0, r3
 8000630:	f7ff ff60 	bl	80004f4 <Update_LEDs>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000184 	.word	0x20000184
 8000640:	3f19999a 	.word	0x3f19999a
 8000644:	3ecccccd 	.word	0x3ecccccd
 8000648:	43960000 	.word	0x43960000
 800064c:	3f666666 	.word	0x3f666666
 8000650:	3f4ccccd 	.word	0x3f4ccccd
 8000654:	3e99999a 	.word	0x3e99999a
 8000658:	3f8ccccd 	.word	0x3f8ccccd

0800065c <App_Init>:

/* --- Uygulama Başlatma --- */
void App_Init(void) {
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
    // 1. Ses Çipi Resetleme
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8000660:	2200      	movs	r2, #0
 8000662:	2110      	movs	r1, #16
 8000664:	4812      	ldr	r0, [pc, #72]	@ (80006b0 <App_Init+0x54>)
 8000666:	f003 ffb5 	bl	80045d4 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800066a:	2032      	movs	r0, #50	@ 0x32
 800066c:	f002 ff8e 	bl	800358c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8000670:	2201      	movs	r2, #1
 8000672:	2110      	movs	r1, #16
 8000674:	480e      	ldr	r0, [pc, #56]	@ (80006b0 <App_Init+0x54>)
 8000676:	f003 ffad 	bl	80045d4 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800067a:	2032      	movs	r0, #50	@ 0x32
 800067c:	f002 ff86 	bl	800358c <HAL_Delay>

    // 2. Ses Donanımını Başlat
    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 85, AUDIO_SAMPLE_RATE) != AUDIO_OK) {
 8000680:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000684:	2155      	movs	r1, #85	@ 0x55
 8000686:	2002      	movs	r0, #2
 8000688:	f001 ff6a 	bl	8002560 <BSP_AUDIO_OUT_Init>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <App_Init+0x3a>
        Error_Handler();
 8000692:	f001 fe15 	bl	80022c0 <Error_Handler>
    }

    // 3. Baslangic Modu (Mode 0 - Dry)
    current_audio_mode = 0;
 8000696:	4b07      	ldr	r3, [pc, #28]	@ (80006b4 <App_Init+0x58>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
    Set_Audio_Mode(current_audio_mode);
 800069c:	4b05      	ldr	r3, [pc, #20]	@ (80006b4 <App_Init+0x58>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	4618      	mov	r0, r3
 80006a2:	f7ff ff67 	bl	8000574 <Set_Audio_Mode>

    // 4. Filtre API'sini Baslat
    Filter_Init(&app_filter_params);
 80006a6:	4804      	ldr	r0, [pc, #16]	@ (80006b8 <App_Init+0x5c>)
 80006a8:	f000 fd16 	bl	80010d8 <Filter_Init>
}
 80006ac:	bf00      	nop
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40020c00 	.word	0x40020c00
 80006b4:	200001c4 	.word	0x200001c4
 80006b8:	20000184 	.word	0x20000184

080006bc <Check_Filter_Button>:

/* --- Buton Kontrol Fonksiyonu --- */
void Check_Filter_Button(void) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_SET) {
 80006c0:	2101      	movs	r1, #1
 80006c2:	4817      	ldr	r0, [pc, #92]	@ (8000720 <Check_Filter_Button+0x64>)
 80006c4:	f003 ff6e 	bl	80045a4 <HAL_GPIO_ReadPin>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d126      	bne.n	800071c <Check_Filter_Button+0x60>
        HAL_Delay(50); // Debounce
 80006ce:	2032      	movs	r0, #50	@ 0x32
 80006d0:	f002 ff5c 	bl	800358c <HAL_Delay>
        if (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_SET) {
 80006d4:	2101      	movs	r1, #1
 80006d6:	4812      	ldr	r0, [pc, #72]	@ (8000720 <Check_Filter_Button+0x64>)
 80006d8:	f003 ff64 	bl	80045a4 <HAL_GPIO_ReadPin>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d11c      	bne.n	800071c <Check_Filter_Button+0x60>

            // Modu artir
            current_audio_mode++;
 80006e2:	4b10      	ldr	r3, [pc, #64]	@ (8000724 <Check_Filter_Button+0x68>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	3301      	adds	r3, #1
 80006e8:	b2da      	uxtb	r2, r3
 80006ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000724 <Check_Filter_Button+0x68>)
 80006ec:	701a      	strb	r2, [r3, #0]

            // 4. moddan sonra (toplam 5 durum) basa don (0, 1, 2, 3, 4 -> 0)
            if (current_audio_mode > 4) {
 80006ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000724 <Check_Filter_Button+0x68>)
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b04      	cmp	r3, #4
 80006f4:	d902      	bls.n	80006fc <Check_Filter_Button+0x40>
                current_audio_mode = 0;
 80006f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000724 <Check_Filter_Button+0x68>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	701a      	strb	r2, [r3, #0]
            }

            // Yeni modu uygula
            Set_Audio_Mode(current_audio_mode);
 80006fc:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <Check_Filter_Button+0x68>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	4618      	mov	r0, r3
 8000702:	f7ff ff37 	bl	8000574 <Set_Audio_Mode>

            // Butonun birakilmasini bekle (Sonsuz döngü koruması)
            while (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_SET) {
 8000706:	e002      	b.n	800070e <Check_Filter_Button+0x52>
                HAL_Delay(10);
 8000708:	200a      	movs	r0, #10
 800070a:	f002 ff3f 	bl	800358c <HAL_Delay>
            while (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_SET) {
 800070e:	2101      	movs	r1, #1
 8000710:	4803      	ldr	r0, [pc, #12]	@ (8000720 <Check_Filter_Button+0x64>)
 8000712:	f003 ff47 	bl	80045a4 <HAL_GPIO_ReadPin>
 8000716:	4603      	mov	r3, r0
 8000718:	2b01      	cmp	r3, #1
 800071a:	d0f5      	beq.n	8000708 <Check_Filter_Button+0x4c>
            }
        }
    }
}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	40020000 	.word	0x40020000
 8000724:	200001c4 	.word	0x200001c4

08000728 <App_Loop>:

/* --- Ana Döngü --- */
void App_Loop(void) {
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
    Check_Filter_Button();
 800072c:	f7ff ffc6 	bl	80006bc <Check_Filter_Button>

    // (Opsiyonel) Ileride ekleyecegin potansiyometre okumalari buraya gelecek:
    // uint32_t pot = ADC_Read_Helper(ADC_CHANNEL_1);
    // Process_Smart_Knob((float)pot / 4095.0f);

    HAL_Delay(10);
 8000730:	200a      	movs	r0, #10
 8000732:	f002 ff2b 	bl	800358c <HAL_Delay>
}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}

0800073a <AudioStream_Init>:
// --- TX BUFFER ---
int16_t Audio_Tx_Buffer[TX_FULL_SAMPLES];

// --- DISARIYA ACILAN FONKSIYONLAR ---

void AudioStream_Init(void) {
 800073a:	b580      	push	{r7, lr}
 800073c:	af00      	add	r7, sp, #0
    AudioStream_Reset();
 800073e:	f000 f803 	bl	8000748 <AudioStream_Reset>
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
	...

08000748 <AudioStream_Reset>:

void AudioStream_Reset(void) {
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
    ring_write_ptr = 0;
 800074c:	4b0b      	ldr	r3, [pc, #44]	@ (800077c <AudioStream_Reset+0x34>)
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
    ring_read_ptr = 0;
 8000752:	4b0b      	ldr	r3, [pc, #44]	@ (8000780 <AudioStream_Reset+0x38>)
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
    ring_available_bytes = 0;
 8000758:	4b0a      	ldr	r3, [pc, #40]	@ (8000784 <AudioStream_Reset+0x3c>)
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
    memset(Audio_Tx_Buffer, 0, sizeof(Audio_Tx_Buffer));
 800075e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000762:	2100      	movs	r1, #0
 8000764:	4808      	ldr	r0, [pc, #32]	@ (8000788 <AudioStream_Reset+0x40>)
 8000766:	f00c f80f 	bl	800c788 <memset>
    memset(Ring_Buffer, 0, sizeof(Ring_Buffer));
 800076a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800076e:	2100      	movs	r1, #0
 8000770:	4806      	ldr	r0, [pc, #24]	@ (800078c <AudioStream_Reset+0x44>)
 8000772:	f00c f809 	bl	800c788 <memset>
}
 8000776:	bf00      	nop
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	200101c8 	.word	0x200101c8
 8000780:	200101cc 	.word	0x200101cc
 8000784:	200101d0 	.word	0x200101d0
 8000788:	200101d4 	.word	0x200101d4
 800078c:	200001c8 	.word	0x200001c8

08000790 <AudioStream_Write_USB_Packet>:

// USB'den gelen veriyi buraya atiyoruz
void AudioStream_Write_USB_Packet(uint8_t* pbuf, uint32_t len) {
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	6039      	str	r1, [r7, #0]
    // Tampon tasmak uzereyse yeni paketi cope at (Head Drop)
    // Bu, pointerlarin karismasindan daha guvenlidir.
    if ((ring_available_bytes + len) > RING_BUFFER_SIZE) {
 800079a:	4b19      	ldr	r3, [pc, #100]	@ (8000800 <AudioStream_Write_USB_Packet+0x70>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	461a      	mov	r2, r3
 80007a0:	683b      	ldr	r3, [r7, #0]
 80007a2:	4413      	add	r3, r2
 80007a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007a8:	d823      	bhi.n	80007f2 <AudioStream_Write_USB_Packet+0x62>
        return;
    }

    for (uint32_t i = 0; i < len; i++) {
 80007aa:	2300      	movs	r3, #0
 80007ac:	60fb      	str	r3, [r7, #12]
 80007ae:	e010      	b.n	80007d2 <AudioStream_Write_USB_Packet+0x42>
        Ring_Buffer[ring_write_ptr] = pbuf[i];
 80007b0:	687a      	ldr	r2, [r7, #4]
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	441a      	add	r2, r3
 80007b6:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <AudioStream_Write_USB_Packet+0x74>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	7811      	ldrb	r1, [r2, #0]
 80007bc:	4a12      	ldr	r2, [pc, #72]	@ (8000808 <AudioStream_Write_USB_Packet+0x78>)
 80007be:	54d1      	strb	r1, [r2, r3]
        ring_write_ptr = (ring_write_ptr + 1) % RING_BUFFER_SIZE;
 80007c0:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <AudioStream_Write_USB_Packet+0x74>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	3301      	adds	r3, #1
 80007c6:	b29b      	uxth	r3, r3
 80007c8:	4a0e      	ldr	r2, [pc, #56]	@ (8000804 <AudioStream_Write_USB_Packet+0x74>)
 80007ca:	6013      	str	r3, [r2, #0]
    for (uint32_t i = 0; i < len; i++) {
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	3301      	adds	r3, #1
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	68fa      	ldr	r2, [r7, #12]
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	429a      	cmp	r2, r3
 80007d8:	d3ea      	bcc.n	80007b0 <AudioStream_Write_USB_Packet+0x20>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007da:	b672      	cpsid	i
}
 80007dc:	bf00      	nop
    }

    // Atomik islem simulasyonu (Kesme girerse sorun olmasin)
    __disable_irq();
    ring_available_bytes += len;
 80007de:	4b08      	ldr	r3, [pc, #32]	@ (8000800 <AudioStream_Write_USB_Packet+0x70>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	461a      	mov	r2, r3
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	4413      	add	r3, r2
 80007e8:	461a      	mov	r2, r3
 80007ea:	4b05      	ldr	r3, [pc, #20]	@ (8000800 <AudioStream_Write_USB_Packet+0x70>)
 80007ec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80007ee:	b662      	cpsie	i
}
 80007f0:	e000      	b.n	80007f4 <AudioStream_Write_USB_Packet+0x64>
        return;
 80007f2:	bf00      	nop
    __enable_irq();
}
 80007f4:	3714      	adds	r7, #20
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	200101d0 	.word	0x200101d0
 8000804:	200101c8 	.word	0x200101c8
 8000808:	200001c8 	.word	0x200001c8

0800080c <AudioStream_Is_Ready_To_Play>:

uint8_t AudioStream_Is_Ready_To_Play(void) {
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
    // Tamponun %50'si dolmadan calmayi baslatma (Pre-Buffering)
    if (ring_available_bytes >= TARGET_LEVEL) {
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <AudioStream_Is_Ready_To_Play+0x20>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000818:	db01      	blt.n	800081e <AudioStream_Is_Ready_To_Play+0x12>
        return 1;
 800081a:	2301      	movs	r3, #1
 800081c:	e000      	b.n	8000820 <AudioStream_Is_Ready_To_Play+0x14>
    }
    return 0;
 800081e:	2300      	movs	r3, #0
}
 8000820:	4618      	mov	r0, r3
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	200101d0 	.word	0x200101d0

08000830 <Process_Audio_Chunk>:

// --- AKILLI OKUMA VE DUZELTME (CORE LOGIC) ---
static void Process_Audio_Chunk(int16_t* pOutputBuffer, uint32_t n_samples) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b086      	sub	sp, #24
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	6039      	str	r1, [r7, #0]
    uint32_t bytes_needed = n_samples * 2; // int16 * sample sayisi
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	613b      	str	r3, [r7, #16]

    // 1. DUZELTME MEKANIZMASI (DRIFT CORRECTION)
    // Bu islem veriyi kopyalamadan ONCE yapilir.

    // Durum A: Tampon cok DOLU (STM32 yavas, PC hizli) -> HIZLANMALIYIZ
    if (ring_available_bytes > (TARGET_LEVEL + DRIFT_THRESHOLD))
 8000840:	4b2f      	ldr	r3, [pc, #188]	@ (8000900 <Process_Audio_Chunk+0xd0>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f5b3 4f08 	cmp.w	r3, #34816	@ 0x8800
 8000848:	dd0e      	ble.n	8000868 <Process_Audio_Chunk+0x38>
    {
        // Okuma pointerini 4 byte (1 ornek) ileri itiyoruz.
        // Sanki 1 ornegi okumusuz gibi atliyoruz (Drop).
        ring_read_ptr = (ring_read_ptr + (AUDIO_CHANNELS * BYTES_PER_SAMPLE)) % RING_BUFFER_SIZE;
 800084a:	4b2e      	ldr	r3, [pc, #184]	@ (8000904 <Process_Audio_Chunk+0xd4>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	3304      	adds	r3, #4
 8000850:	b29b      	uxth	r3, r3
 8000852:	4a2c      	ldr	r2, [pc, #176]	@ (8000904 <Process_Audio_Chunk+0xd4>)
 8000854:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000856:	b672      	cpsid	i
}
 8000858:	bf00      	nop

        __disable_irq();
        ring_available_bytes -= (AUDIO_CHANNELS * BYTES_PER_SAMPLE);
 800085a:	4b29      	ldr	r3, [pc, #164]	@ (8000900 <Process_Audio_Chunk+0xd0>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	3b04      	subs	r3, #4
 8000860:	4a27      	ldr	r2, [pc, #156]	@ (8000900 <Process_Audio_Chunk+0xd0>)
 8000862:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000864:	b662      	cpsie	i
}
 8000866:	e015      	b.n	8000894 <Process_Audio_Chunk+0x64>
        __enable_irq();
    }
    // Durum B: Tampon cok BOS (STM32 hizli, PC yavas) -> YAVASLAMALIYIZ
    else if (ring_available_bytes < (TARGET_LEVEL - DRIFT_THRESHOLD))
 8000868:	4b25      	ldr	r3, [pc, #148]	@ (8000900 <Process_Audio_Chunk+0xd0>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	f5b3 4ff0 	cmp.w	r3, #30720	@ 0x7800
 8000870:	da10      	bge.n	8000894 <Process_Audio_Chunk+0x64>
    {
        // Okuma pointerini 4 byte (1 ornek) geri cekiyoruz.
        // Bir sonraki dongude ayni ornegi tekrar okuyacagiz (Repeat).
        // (Not: Dizi baslangicinda eksiye dusmemek icin +SIZE ekliyoruz)
        ring_read_ptr = (ring_read_ptr - (AUDIO_CHANNELS * BYTES_PER_SAMPLE) + RING_BUFFER_SIZE) % RING_BUFFER_SIZE;
 8000872:	4b24      	ldr	r3, [pc, #144]	@ (8000904 <Process_Audio_Chunk+0xd4>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800087a:	33fc      	adds	r3, #252	@ 0xfc
 800087c:	b29b      	uxth	r3, r3
 800087e:	4a21      	ldr	r2, [pc, #132]	@ (8000904 <Process_Audio_Chunk+0xd4>)
 8000880:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8000882:	b672      	cpsid	i
}
 8000884:	bf00      	nop

        __disable_irq();
        ring_available_bytes += (AUDIO_CHANNELS * BYTES_PER_SAMPLE);
 8000886:	4b1e      	ldr	r3, [pc, #120]	@ (8000900 <Process_Audio_Chunk+0xd0>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	3304      	adds	r3, #4
 800088c:	4a1c      	ldr	r2, [pc, #112]	@ (8000900 <Process_Audio_Chunk+0xd0>)
 800088e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000890:	b662      	cpsie	i
}
 8000892:	bf00      	nop
        __enable_irq();
    }

    // 2. KOPYALAMA ISLEMI (Underrun Korumali)
    if (ring_available_bytes < bytes_needed) {
 8000894:	4b1a      	ldr	r3, [pc, #104]	@ (8000900 <Process_Audio_Chunk+0xd0>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	461a      	mov	r2, r3
 800089a:	693b      	ldr	r3, [r7, #16]
 800089c:	4293      	cmp	r3, r2
 800089e:	d905      	bls.n	80008ac <Process_Audio_Chunk+0x7c>
        // Tamponda yeterli veri yoksa SESSISZLIK bas (Citirtiyi onlemek icin memset 0)
        memset(pOutputBuffer, 0, bytes_needed);
 80008a0:	693a      	ldr	r2, [r7, #16]
 80008a2:	2100      	movs	r1, #0
 80008a4:	6878      	ldr	r0, [r7, #4]
 80008a6:	f00b ff6f 	bl	800c788 <memset>

        __disable_irq();
        ring_available_bytes -= bytes_needed;
        __enable_irq();
    }
}
 80008aa:	e025      	b.n	80008f8 <Process_Audio_Chunk+0xc8>
        uint8_t* pOut8 = (uint8_t*)pOutputBuffer;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	60fb      	str	r3, [r7, #12]
        for (uint32_t i = 0; i < bytes_needed; i++) {
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]
 80008b4:	e010      	b.n	80008d8 <Process_Audio_Chunk+0xa8>
            pOut8[i] = Ring_Buffer[ring_read_ptr];
 80008b6:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <Process_Audio_Chunk+0xd4>)
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	68f9      	ldr	r1, [r7, #12]
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	440b      	add	r3, r1
 80008c0:	4911      	ldr	r1, [pc, #68]	@ (8000908 <Process_Audio_Chunk+0xd8>)
 80008c2:	5c8a      	ldrb	r2, [r1, r2]
 80008c4:	701a      	strb	r2, [r3, #0]
            ring_read_ptr = (ring_read_ptr + 1) % RING_BUFFER_SIZE;
 80008c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <Process_Audio_Chunk+0xd4>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	3301      	adds	r3, #1
 80008cc:	b29b      	uxth	r3, r3
 80008ce:	4a0d      	ldr	r2, [pc, #52]	@ (8000904 <Process_Audio_Chunk+0xd4>)
 80008d0:	6013      	str	r3, [r2, #0]
        for (uint32_t i = 0; i < bytes_needed; i++) {
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	3301      	adds	r3, #1
 80008d6:	617b      	str	r3, [r7, #20]
 80008d8:	697a      	ldr	r2, [r7, #20]
 80008da:	693b      	ldr	r3, [r7, #16]
 80008dc:	429a      	cmp	r2, r3
 80008de:	d3ea      	bcc.n	80008b6 <Process_Audio_Chunk+0x86>
  __ASM volatile ("cpsid i" : : : "memory");
 80008e0:	b672      	cpsid	i
}
 80008e2:	bf00      	nop
        ring_available_bytes -= bytes_needed;
 80008e4:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <Process_Audio_Chunk+0xd0>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	461a      	mov	r2, r3
 80008ea:	693b      	ldr	r3, [r7, #16]
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	461a      	mov	r2, r3
 80008f0:	4b03      	ldr	r3, [pc, #12]	@ (8000900 <Process_Audio_Chunk+0xd0>)
 80008f2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80008f4:	b662      	cpsie	i
}
 80008f6:	bf00      	nop
}
 80008f8:	bf00      	nop
 80008fa:	3718      	adds	r7, #24
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	200101d0 	.word	0x200101d0
 8000904:	200101cc 	.word	0x200101cc
 8000908:	200001c8 	.word	0x200001c8

0800090c <AudioStream_Process_Half_Transfer>:

// HT Kesmesi Logic'i
void AudioStream_Process_Half_Transfer(void) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
    USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_HALF);
 8000912:	2101      	movs	r1, #1
 8000914:	4808      	ldr	r0, [pc, #32]	@ (8000938 <AudioStream_Process_Half_Transfer+0x2c>)
 8000916:	f009 fce4 	bl	800a2e2 <USBD_AUDIO_Sync>

    // Audio_Tx_Buffer'in ILK yarisina yazacagiz
    int16_t* pSafeZone = &Audio_Tx_Buffer[0];
 800091a:	4b08      	ldr	r3, [pc, #32]	@ (800093c <AudioStream_Process_Half_Transfer+0x30>)
 800091c:	607b      	str	r3, [r7, #4]

    // Veriyi Ring Buffer'dan cek ve Drift Duzeltmesi yap
    Process_Audio_Chunk(pSafeZone, TX_HALF_SAMPLES);
 800091e:	21c0      	movs	r1, #192	@ 0xc0
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f7ff ff85 	bl	8000830 <Process_Audio_Chunk>

    // DSP BURADA (Dilerseniz acin)
    Filter_Apply(pSafeZone, TX_HALF_SAMPLES);
 8000926:	21c0      	movs	r1, #192	@ 0xc0
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f001 f971 	bl	8001c10 <Filter_Apply>
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	20018864 	.word	0x20018864
 800093c:	200101d4 	.word	0x200101d4

08000940 <AudioStream_Process_Full_Transfer>:

// TC Kesmesi Logic'i
void AudioStream_Process_Full_Transfer(void) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
    USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_FULL);
 8000946:	2102      	movs	r1, #2
 8000948:	4808      	ldr	r0, [pc, #32]	@ (800096c <AudioStream_Process_Full_Transfer+0x2c>)
 800094a:	f009 fcca 	bl	800a2e2 <USBD_AUDIO_Sync>

    // Audio_Tx_Buffer'in IKINCI yarisina yazacagiz
    int16_t* pSafeZone = &Audio_Tx_Buffer[TX_HALF_SAMPLES];
 800094e:	4b08      	ldr	r3, [pc, #32]	@ (8000970 <AudioStream_Process_Full_Transfer+0x30>)
 8000950:	607b      	str	r3, [r7, #4]

    // Veriyi Ring Buffer'dan cek ve Drift Duzeltmesi yap
    Process_Audio_Chunk(pSafeZone, TX_HALF_SAMPLES);
 8000952:	21c0      	movs	r1, #192	@ 0xc0
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff ff6b 	bl	8000830 <Process_Audio_Chunk>

    // DSP BURADA
    Filter_Apply(pSafeZone, TX_HALF_SAMPLES);
 800095a:	21c0      	movs	r1, #192	@ 0xc0
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f001 f957 	bl	8001c10 <Filter_Apply>
}
 8000962:	bf00      	nop
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	20018864 	.word	0x20018864
 8000970:	20010354 	.word	0x20010354

08000974 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0
 800097a:	607b      	str	r3, [r7, #4]
 800097c:	4603      	mov	r3, r0
 800097e:	81fb      	strh	r3, [r7, #14]
 8000980:	460b      	mov	r3, r1
 8000982:	81bb      	strh	r3, [r7, #12]
 8000984:	4613      	mov	r3, r2
 8000986:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000988:	2300      	movs	r3, #0
 800098a:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 800098c:	f001 fd82 	bl	8002494 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000990:	89fb      	ldrh	r3, [r7, #14]
 8000992:	b2db      	uxtb	r3, r3
 8000994:	2201      	movs	r2, #1
 8000996:	2102      	movs	r1, #2
 8000998:	4618      	mov	r0, r3
 800099a:	f000 fb01 	bl	8000fa0 <CODEC_IO_Write>
 800099e:	4603      	mov	r3, r0
 80009a0:	461a      	mov	r2, r3
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	4413      	add	r3, r2
 80009a6:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80009a8:	89bb      	ldrh	r3, [r7, #12]
 80009aa:	3b01      	subs	r3, #1
 80009ac:	2b03      	cmp	r3, #3
 80009ae:	d81b      	bhi.n	80009e8 <cs43l22_Init+0x74>
 80009b0:	a201      	add	r2, pc, #4	@ (adr r2, 80009b8 <cs43l22_Init+0x44>)
 80009b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009b6:	bf00      	nop
 80009b8:	080009c9 	.word	0x080009c9
 80009bc:	080009d1 	.word	0x080009d1
 80009c0:	080009d9 	.word	0x080009d9
 80009c4:	080009e1 	.word	0x080009e1
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80009c8:	4b5b      	ldr	r3, [pc, #364]	@ (8000b38 <cs43l22_Init+0x1c4>)
 80009ca:	22fa      	movs	r2, #250	@ 0xfa
 80009cc:	701a      	strb	r2, [r3, #0]
    break;
 80009ce:	e00f      	b.n	80009f0 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80009d0:	4b59      	ldr	r3, [pc, #356]	@ (8000b38 <cs43l22_Init+0x1c4>)
 80009d2:	22af      	movs	r2, #175	@ 0xaf
 80009d4:	701a      	strb	r2, [r3, #0]
    break;
 80009d6:	e00b      	b.n	80009f0 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80009d8:	4b57      	ldr	r3, [pc, #348]	@ (8000b38 <cs43l22_Init+0x1c4>)
 80009da:	22aa      	movs	r2, #170	@ 0xaa
 80009dc:	701a      	strb	r2, [r3, #0]
    break;
 80009de:	e007      	b.n	80009f0 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80009e0:	4b55      	ldr	r3, [pc, #340]	@ (8000b38 <cs43l22_Init+0x1c4>)
 80009e2:	2205      	movs	r2, #5
 80009e4:	701a      	strb	r2, [r3, #0]
    break;    
 80009e6:	e003      	b.n	80009f0 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 80009e8:	4b53      	ldr	r3, [pc, #332]	@ (8000b38 <cs43l22_Init+0x1c4>)
 80009ea:	2205      	movs	r2, #5
 80009ec:	701a      	strb	r2, [r3, #0]
    break;    
 80009ee:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80009f0:	89fb      	ldrh	r3, [r7, #14]
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	4a50      	ldr	r2, [pc, #320]	@ (8000b38 <cs43l22_Init+0x1c4>)
 80009f6:	7812      	ldrb	r2, [r2, #0]
 80009f8:	b2d2      	uxtb	r2, r2
 80009fa:	2104      	movs	r1, #4
 80009fc:	4618      	mov	r0, r3
 80009fe:	f000 facf 	bl	8000fa0 <CODEC_IO_Write>
 8000a02:	4603      	mov	r3, r0
 8000a04:	461a      	mov	r2, r3
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	4413      	add	r3, r2
 8000a0a:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000a0c:	89fb      	ldrh	r3, [r7, #14]
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	2281      	movs	r2, #129	@ 0x81
 8000a12:	2105      	movs	r1, #5
 8000a14:	4618      	mov	r0, r3
 8000a16:	f000 fac3 	bl	8000fa0 <CODEC_IO_Write>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	4413      	add	r3, r2
 8000a22:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000a24:	89fb      	ldrh	r3, [r7, #14]
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	2204      	movs	r2, #4
 8000a2a:	2106      	movs	r1, #6
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f000 fab7 	bl	8000fa0 <CODEC_IO_Write>
 8000a32:	4603      	mov	r3, r0
 8000a34:	461a      	mov	r2, r3
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	4413      	add	r3, r2
 8000a3a:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000a3c:	7afa      	ldrb	r2, [r7, #11]
 8000a3e:	89fb      	ldrh	r3, [r7, #14]
 8000a40:	4611      	mov	r1, r2
 8000a42:	4618      	mov	r0, r3
 8000a44:	f000 f964 	bl	8000d10 <cs43l22_SetVolume>
 8000a48:	4602      	mov	r2, r0
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000a50:	89bb      	ldrh	r3, [r7, #12]
 8000a52:	2b02      	cmp	r3, #2
 8000a54:	d023      	beq.n	8000a9e <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000a56:	89fb      	ldrh	r3, [r7, #14]
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	2206      	movs	r2, #6
 8000a5c:	210f      	movs	r1, #15
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f000 fa9e 	bl	8000fa0 <CODEC_IO_Write>
 8000a64:	4603      	mov	r3, r0
 8000a66:	461a      	mov	r2, r3
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000a6e:	89fb      	ldrh	r3, [r7, #14]
 8000a70:	b2db      	uxtb	r3, r3
 8000a72:	2200      	movs	r2, #0
 8000a74:	2124      	movs	r1, #36	@ 0x24
 8000a76:	4618      	mov	r0, r3
 8000a78:	f000 fa92 	bl	8000fa0 <CODEC_IO_Write>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	461a      	mov	r2, r3
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	4413      	add	r3, r2
 8000a84:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000a86:	89fb      	ldrh	r3, [r7, #14]
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2125      	movs	r1, #37	@ 0x25
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f000 fa86 	bl	8000fa0 <CODEC_IO_Write>
 8000a94:	4603      	mov	r3, r0
 8000a96:	461a      	mov	r2, r3
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	4413      	add	r3, r2
 8000a9c:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000a9e:	89fb      	ldrh	r3, [r7, #14]
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	210a      	movs	r1, #10
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f000 fa7a 	bl	8000fa0 <CODEC_IO_Write>
 8000aac:	4603      	mov	r3, r0
 8000aae:	461a      	mov	r2, r3
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000ab6:	89fb      	ldrh	r3, [r7, #14]
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	2204      	movs	r2, #4
 8000abc:	210e      	movs	r1, #14
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f000 fa6e 	bl	8000fa0 <CODEC_IO_Write>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	461a      	mov	r2, r3
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	4413      	add	r3, r2
 8000acc:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000ace:	89fb      	ldrh	r3, [r7, #14]
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2127      	movs	r1, #39	@ 0x27
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f000 fa62 	bl	8000fa0 <CODEC_IO_Write>
 8000adc:	4603      	mov	r3, r0
 8000ade:	461a      	mov	r2, r3
 8000ae0:	697b      	ldr	r3, [r7, #20]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000ae6:	89fb      	ldrh	r3, [r7, #14]
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	220f      	movs	r2, #15
 8000aec:	211f      	movs	r1, #31
 8000aee:	4618      	mov	r0, r3
 8000af0:	f000 fa56 	bl	8000fa0 <CODEC_IO_Write>
 8000af4:	4603      	mov	r3, r0
 8000af6:	461a      	mov	r2, r3
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	4413      	add	r3, r2
 8000afc:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000afe:	89fb      	ldrh	r3, [r7, #14]
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	220a      	movs	r2, #10
 8000b04:	211a      	movs	r1, #26
 8000b06:	4618      	mov	r0, r3
 8000b08:	f000 fa4a 	bl	8000fa0 <CODEC_IO_Write>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	461a      	mov	r2, r3
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	4413      	add	r3, r2
 8000b14:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	220a      	movs	r2, #10
 8000b1c:	211b      	movs	r1, #27
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f000 fa3e 	bl	8000fa0 <CODEC_IO_Write>
 8000b24:	4603      	mov	r3, r0
 8000b26:	461a      	mov	r2, r3
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000b2e:	697b      	ldr	r3, [r7, #20]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3718      	adds	r7, #24
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	200104d4 	.word	0x200104d4

08000b3c <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000b40:	f001 fce0 	bl	8002504 <AUDIO_IO_DeInit>
}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8000b52:	f001 fc9f 	bl	8002494 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8000b56:	88fb      	ldrh	r3, [r7, #6]
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f001 fceb 	bl	8002538 <AUDIO_IO_Read>
 8000b62:	4603      	mov	r3, r0
 8000b64:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	f023 0307 	bic.w	r3, r3, #7
 8000b6c:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8000b6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3710      	adds	r7, #16
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	4603      	mov	r3, r0
 8000b80:	6039      	str	r1, [r7, #0]
 8000b82:	80fb      	strh	r3, [r7, #6]
 8000b84:	4613      	mov	r3, r2
 8000b86:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8000b8c:	4b16      	ldr	r3, [pc, #88]	@ (8000be8 <cs43l22_Play+0x70>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d123      	bne.n	8000bdc <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8000b94:	88fb      	ldrh	r3, [r7, #6]
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	2206      	movs	r2, #6
 8000b9a:	210e      	movs	r1, #14
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f000 f9ff 	bl	8000fa0 <CODEC_IO_Write>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	461a      	mov	r2, r3
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	4413      	add	r3, r2
 8000baa:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000bac:	88fb      	ldrh	r3, [r7, #6]
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 f919 	bl	8000de8 <cs43l22_SetMute>
 8000bb6:	4602      	mov	r2, r0
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	4413      	add	r3, r2
 8000bbc:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8000bbe:	88fb      	ldrh	r3, [r7, #6]
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	229e      	movs	r2, #158	@ 0x9e
 8000bc4:	2102      	movs	r1, #2
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 f9ea 	bl	8000fa0 <CODEC_IO_Write>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	461a      	mov	r2, r3
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	4413      	add	r3, r2
 8000bd4:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8000bd6:	4b04      	ldr	r3, [pc, #16]	@ (8000be8 <cs43l22_Play+0x70>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8000bdc:	68fb      	ldr	r3, [r7, #12]
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3710      	adds	r7, #16
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000030 	.word	0x20000030

08000bec <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8000bfa:	88fb      	ldrh	r3, [r7, #6]
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 f8f2 	bl	8000de8 <cs43l22_SetMute>
 8000c04:	4602      	mov	r2, r0
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	4413      	add	r3, r2
 8000c0a:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8000c0c:	88fb      	ldrh	r3, [r7, #6]
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2201      	movs	r2, #1
 8000c12:	2102      	movs	r1, #2
 8000c14:	4618      	mov	r0, r3
 8000c16:	f000 f9c3 	bl	8000fa0 <CODEC_IO_Write>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	4413      	add	r3, r2
 8000c22:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8000c24:	68fb      	ldr	r3, [r7, #12]
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
	...

08000c30 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000c42:	88fb      	ldrh	r3, [r7, #6]
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f000 f8ce 	bl	8000de8 <cs43l22_SetMute>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	4413      	add	r3, r2
 8000c52:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8000c54:	2300      	movs	r3, #0
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	e002      	b.n	8000c60 <cs43l22_Resume+0x30>
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	60bb      	str	r3, [r7, #8]
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	2bfe      	cmp	r3, #254	@ 0xfe
 8000c64:	d9f9      	bls.n	8000c5a <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000c66:	88fb      	ldrh	r3, [r7, #6]
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ca4 <cs43l22_Resume+0x74>)
 8000c6c:	7812      	ldrb	r2, [r2, #0]
 8000c6e:	b2d2      	uxtb	r2, r2
 8000c70:	2104      	movs	r1, #4
 8000c72:	4618      	mov	r0, r3
 8000c74:	f000 f994 	bl	8000fa0 <CODEC_IO_Write>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	4413      	add	r3, r2
 8000c80:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8000c82:	88fb      	ldrh	r3, [r7, #6]
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	229e      	movs	r2, #158	@ 0x9e
 8000c88:	2102      	movs	r1, #2
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f000 f988 	bl	8000fa0 <CODEC_IO_Write>
 8000c90:	4603      	mov	r3, r0
 8000c92:	461a      	mov	r2, r3
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	4413      	add	r3, r2
 8000c98:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3710      	adds	r7, #16
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	200104d4 	.word	0x200104d4

08000ca8 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	6039      	str	r1, [r7, #0]
 8000cb2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8000cb8:	88fb      	ldrh	r3, [r7, #6]
 8000cba:	2101      	movs	r1, #1
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f000 f893 	bl	8000de8 <cs43l22_SetMute>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000cca:	88fb      	ldrh	r3, [r7, #6]
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	2204      	movs	r2, #4
 8000cd0:	210e      	movs	r1, #14
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 f964 	bl	8000fa0 <CODEC_IO_Write>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	461a      	mov	r2, r3
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	4413      	add	r3, r2
 8000ce0:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8000ce2:	88fb      	ldrh	r3, [r7, #6]
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	229f      	movs	r2, #159	@ 0x9f
 8000ce8:	2102      	movs	r1, #2
 8000cea:	4618      	mov	r0, r3
 8000cec:	f000 f958 	bl	8000fa0 <CODEC_IO_Write>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	461a      	mov	r2, r3
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	4413      	add	r3, r2
 8000cf8:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8000cfa:	4b04      	ldr	r3, [pc, #16]	@ (8000d0c <cs43l22_Stop+0x64>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	701a      	strb	r2, [r3, #0]
  return counter;    
 8000d00:	68fb      	ldr	r3, [r7, #12]
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000030 	.word	0x20000030

08000d10 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	460a      	mov	r2, r1
 8000d1a:	80fb      	strh	r3, [r7, #6]
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8000d24:	797b      	ldrb	r3, [r7, #5]
 8000d26:	2b64      	cmp	r3, #100	@ 0x64
 8000d28:	d80b      	bhi.n	8000d42 <cs43l22_SetVolume+0x32>
 8000d2a:	797a      	ldrb	r2, [r7, #5]
 8000d2c:	4613      	mov	r3, r2
 8000d2e:	021b      	lsls	r3, r3, #8
 8000d30:	1a9b      	subs	r3, r3, r2
 8000d32:	4a25      	ldr	r2, [pc, #148]	@ (8000dc8 <cs43l22_SetVolume+0xb8>)
 8000d34:	fb82 1203 	smull	r1, r2, r2, r3
 8000d38:	1152      	asrs	r2, r2, #5
 8000d3a:	17db      	asrs	r3, r3, #31
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	e000      	b.n	8000d44 <cs43l22_SetVolume+0x34>
 8000d42:	23ff      	movs	r3, #255	@ 0xff
 8000d44:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8000d46:	7afb      	ldrb	r3, [r7, #11]
 8000d48:	2be6      	cmp	r3, #230	@ 0xe6
 8000d4a:	d91c      	bls.n	8000d86 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8000d4c:	88fb      	ldrh	r3, [r7, #6]
 8000d4e:	b2d8      	uxtb	r0, r3
 8000d50:	7afb      	ldrb	r3, [r7, #11]
 8000d52:	3319      	adds	r3, #25
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	461a      	mov	r2, r3
 8000d58:	2120      	movs	r1, #32
 8000d5a:	f000 f921 	bl	8000fa0 <CODEC_IO_Write>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	461a      	mov	r2, r3
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	4413      	add	r3, r2
 8000d66:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8000d68:	88fb      	ldrh	r3, [r7, #6]
 8000d6a:	b2d8      	uxtb	r0, r3
 8000d6c:	7afb      	ldrb	r3, [r7, #11]
 8000d6e:	3319      	adds	r3, #25
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	461a      	mov	r2, r3
 8000d74:	2121      	movs	r1, #33	@ 0x21
 8000d76:	f000 f913 	bl	8000fa0 <CODEC_IO_Write>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	4413      	add	r3, r2
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	e01b      	b.n	8000dbe <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8000d86:	88fb      	ldrh	r3, [r7, #6]
 8000d88:	b2d8      	uxtb	r0, r3
 8000d8a:	7afb      	ldrb	r3, [r7, #11]
 8000d8c:	3319      	adds	r3, #25
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	461a      	mov	r2, r3
 8000d92:	2120      	movs	r1, #32
 8000d94:	f000 f904 	bl	8000fa0 <CODEC_IO_Write>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	4413      	add	r3, r2
 8000da0:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8000da2:	88fb      	ldrh	r3, [r7, #6]
 8000da4:	b2d8      	uxtb	r0, r3
 8000da6:	7afb      	ldrb	r3, [r7, #11]
 8000da8:	3319      	adds	r3, #25
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	461a      	mov	r2, r3
 8000dae:	2121      	movs	r1, #33	@ 0x21
 8000db0:	f000 f8f6 	bl	8000fa0 <CODEC_IO_Write>
 8000db4:	4603      	mov	r3, r0
 8000db6:	461a      	mov	r2, r3
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	4413      	add	r3, r2
 8000dbc:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	3710      	adds	r7, #16
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	51eb851f 	.word	0x51eb851f

08000dcc <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	6039      	str	r1, [r7, #0]
 8000dd6:	80fb      	strh	r3, [r7, #6]
  return 0;
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
	...

08000de8 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	6039      	str	r1, [r7, #0]
 8000df2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d124      	bne.n	8000e48 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8000dfe:	88fb      	ldrh	r3, [r7, #6]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	22ff      	movs	r2, #255	@ 0xff
 8000e04:	2104      	movs	r1, #4
 8000e06:	4618      	mov	r0, r3
 8000e08:	f000 f8ca 	bl	8000fa0 <CODEC_IO_Write>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	461a      	mov	r2, r3
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	4413      	add	r3, r2
 8000e14:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8000e16:	88fb      	ldrh	r3, [r7, #6]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	2122      	movs	r1, #34	@ 0x22
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f000 f8be 	bl	8000fa0 <CODEC_IO_Write>
 8000e24:	4603      	mov	r3, r0
 8000e26:	461a      	mov	r2, r3
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8000e2e:	88fb      	ldrh	r3, [r7, #6]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	2201      	movs	r2, #1
 8000e34:	2123      	movs	r1, #35	@ 0x23
 8000e36:	4618      	mov	r0, r3
 8000e38:	f000 f8b2 	bl	8000fa0 <CODEC_IO_Write>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	461a      	mov	r2, r3
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	4413      	add	r3, r2
 8000e44:	60fb      	str	r3, [r7, #12]
 8000e46:	e025      	b.n	8000e94 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8000e48:	88fb      	ldrh	r3, [r7, #6]
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	2122      	movs	r1, #34	@ 0x22
 8000e50:	4618      	mov	r0, r3
 8000e52:	f000 f8a5 	bl	8000fa0 <CODEC_IO_Write>
 8000e56:	4603      	mov	r3, r0
 8000e58:	461a      	mov	r2, r3
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8000e60:	88fb      	ldrh	r3, [r7, #6]
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2200      	movs	r2, #0
 8000e66:	2123      	movs	r1, #35	@ 0x23
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f000 f899 	bl	8000fa0 <CODEC_IO_Write>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	461a      	mov	r2, r3
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	4413      	add	r3, r2
 8000e76:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000e78:	88fb      	ldrh	r3, [r7, #6]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	4a08      	ldr	r2, [pc, #32]	@ (8000ea0 <cs43l22_SetMute+0xb8>)
 8000e7e:	7812      	ldrb	r2, [r2, #0]
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	2104      	movs	r1, #4
 8000e84:	4618      	mov	r0, r3
 8000e86:	f000 f88b 	bl	8000fa0 <CODEC_IO_Write>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	4413      	add	r3, r2
 8000e92:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8000e94:	68fb      	ldr	r3, [r7, #12]
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3710      	adds	r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	200104d4 	.word	0x200104d4

08000ea4 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	460a      	mov	r2, r1
 8000eae:	80fb      	strh	r3, [r7, #6]
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8000eb8:	797b      	ldrb	r3, [r7, #5]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	2b03      	cmp	r3, #3
 8000ebe:	d84b      	bhi.n	8000f58 <cs43l22_SetOutputMode+0xb4>
 8000ec0:	a201      	add	r2, pc, #4	@ (adr r2, 8000ec8 <cs43l22_SetOutputMode+0x24>)
 8000ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ec6:	bf00      	nop
 8000ec8:	08000ed9 	.word	0x08000ed9
 8000ecc:	08000ef9 	.word	0x08000ef9
 8000ed0:	08000f19 	.word	0x08000f19
 8000ed4:	08000f39 	.word	0x08000f39
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8000ed8:	88fb      	ldrh	r3, [r7, #6]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	22fa      	movs	r2, #250	@ 0xfa
 8000ede:	2104      	movs	r1, #4
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f000 f85d 	bl	8000fa0 <CODEC_IO_Write>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	461a      	mov	r2, r3
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	4413      	add	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8000ef0:	4b24      	ldr	r3, [pc, #144]	@ (8000f84 <cs43l22_SetOutputMode+0xe0>)
 8000ef2:	22fa      	movs	r2, #250	@ 0xfa
 8000ef4:	701a      	strb	r2, [r3, #0]
      break;
 8000ef6:	e03f      	b.n	8000f78 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8000ef8:	88fb      	ldrh	r3, [r7, #6]
 8000efa:	b2db      	uxtb	r3, r3
 8000efc:	22af      	movs	r2, #175	@ 0xaf
 8000efe:	2104      	movs	r1, #4
 8000f00:	4618      	mov	r0, r3
 8000f02:	f000 f84d 	bl	8000fa0 <CODEC_IO_Write>
 8000f06:	4603      	mov	r3, r0
 8000f08:	461a      	mov	r2, r3
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8000f10:	4b1c      	ldr	r3, [pc, #112]	@ (8000f84 <cs43l22_SetOutputMode+0xe0>)
 8000f12:	22af      	movs	r2, #175	@ 0xaf
 8000f14:	701a      	strb	r2, [r3, #0]
      break;
 8000f16:	e02f      	b.n	8000f78 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8000f18:	88fb      	ldrh	r3, [r7, #6]
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	22aa      	movs	r2, #170	@ 0xaa
 8000f1e:	2104      	movs	r1, #4
 8000f20:	4618      	mov	r0, r3
 8000f22:	f000 f83d 	bl	8000fa0 <CODEC_IO_Write>
 8000f26:	4603      	mov	r3, r0
 8000f28:	461a      	mov	r2, r3
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8000f30:	4b14      	ldr	r3, [pc, #80]	@ (8000f84 <cs43l22_SetOutputMode+0xe0>)
 8000f32:	22aa      	movs	r2, #170	@ 0xaa
 8000f34:	701a      	strb	r2, [r3, #0]
      break;
 8000f36:	e01f      	b.n	8000f78 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8000f38:	88fb      	ldrh	r3, [r7, #6]
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	2205      	movs	r2, #5
 8000f3e:	2104      	movs	r1, #4
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 f82d 	bl	8000fa0 <CODEC_IO_Write>
 8000f46:	4603      	mov	r3, r0
 8000f48:	461a      	mov	r2, r3
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8000f50:	4b0c      	ldr	r3, [pc, #48]	@ (8000f84 <cs43l22_SetOutputMode+0xe0>)
 8000f52:	2205      	movs	r2, #5
 8000f54:	701a      	strb	r2, [r3, #0]
      break;    
 8000f56:	e00f      	b.n	8000f78 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8000f58:	88fb      	ldrh	r3, [r7, #6]
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	2205      	movs	r2, #5
 8000f5e:	2104      	movs	r1, #4
 8000f60:	4618      	mov	r0, r3
 8000f62:	f000 f81d 	bl	8000fa0 <CODEC_IO_Write>
 8000f66:	4603      	mov	r3, r0
 8000f68:	461a      	mov	r2, r3
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8000f70:	4b04      	ldr	r3, [pc, #16]	@ (8000f84 <cs43l22_SetOutputMode+0xe0>)
 8000f72:	2205      	movs	r2, #5
 8000f74:	701a      	strb	r2, [r3, #0]
      break;
 8000f76:	bf00      	nop
  }  
  return counter;
 8000f78:	68fb      	ldr	r3, [r7, #12]
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3710      	adds	r7, #16
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	200104d4 	.word	0x200104d4

08000f88 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	80fb      	strh	r3, [r7, #6]
  return 0;
 8000f92:	2300      	movs	r3, #0
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
 8000faa:	460b      	mov	r3, r1
 8000fac:	71bb      	strb	r3, [r7, #6]
 8000fae:	4613      	mov	r3, r2
 8000fb0:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8000fb6:	797a      	ldrb	r2, [r7, #5]
 8000fb8:	79b9      	ldrb	r1, [r7, #6]
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f001 faa8 	bl	8002512 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	b2db      	uxtb	r3, r3
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <Calculate_LPF_Alpha>:
static int16_t delay_line[DELAY_BUFFER_SIZE];
static uint32_t delay_head = 0;

// --- YARDIMCI MATEMATIK ---

static float Calculate_LPF_Alpha(float cutoff_freq) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	ed87 0a01 	vstr	s0, [r7, #4]
    if (cutoff_freq >= (SAMPLE_RATE / 2.0f)) return 1.0f;
 8000fda:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fde:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001044 <Calculate_LPF_Alpha+0x74>
 8000fe2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fea:	db02      	blt.n	8000ff2 <Calculate_LPF_Alpha+0x22>
 8000fec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8000ff0:	e021      	b.n	8001036 <Calculate_LPF_Alpha+0x66>
    if (cutoff_freq <= 0.0f) return 0.0f;
 8000ff2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ff6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ffe:	d802      	bhi.n	8001006 <Calculate_LPF_Alpha+0x36>
 8001000:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8001048 <Calculate_LPF_Alpha+0x78>
 8001004:	e017      	b.n	8001036 <Calculate_LPF_Alpha+0x66>
    float dt = 1.0f / SAMPLE_RATE;
 8001006:	4b11      	ldr	r3, [pc, #68]	@ (800104c <Calculate_LPF_Alpha+0x7c>)
 8001008:	60fb      	str	r3, [r7, #12]
    float rc = 1.0f / (2.0f * PI * cutoff_freq);
 800100a:	edd7 7a01 	vldr	s15, [r7, #4]
 800100e:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001050 <Calculate_LPF_Alpha+0x80>
 8001012:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001016:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800101a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800101e:	edc7 7a02 	vstr	s15, [r7, #8]
    return dt / (rc + dt);
 8001022:	ed97 7a02 	vldr	s14, [r7, #8]
 8001026:	edd7 7a03 	vldr	s15, [r7, #12]
 800102a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800102e:	edd7 6a03 	vldr	s13, [r7, #12]
 8001032:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 8001036:	eeb0 0a67 	vmov.f32	s0, s15
 800103a:	3714      	adds	r7, #20
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	46bb8000 	.word	0x46bb8000
 8001048:	00000000 	.word	0x00000000
 800104c:	37aec33e 	.word	0x37aec33e
 8001050:	40c90fdb 	.word	0x40c90fdb

08001054 <Calculate_HPF_Alpha>:

static float Calculate_HPF_Alpha(float cutoff_freq) {
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (cutoff_freq >= (SAMPLE_RATE / 2.0f)) return 0.0f;
 800105e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001062:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80010c8 <Calculate_HPF_Alpha+0x74>
 8001066:	eef4 7ac7 	vcmpe.f32	s15, s14
 800106a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106e:	db02      	blt.n	8001076 <Calculate_HPF_Alpha+0x22>
 8001070:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80010cc <Calculate_HPF_Alpha+0x78>
 8001074:	e021      	b.n	80010ba <Calculate_HPF_Alpha+0x66>
    if (cutoff_freq <= 0.0f) return 1.0f;
 8001076:	edd7 7a01 	vldr	s15, [r7, #4]
 800107a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800107e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001082:	d802      	bhi.n	800108a <Calculate_HPF_Alpha+0x36>
 8001084:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001088:	e017      	b.n	80010ba <Calculate_HPF_Alpha+0x66>
    float dt = 1.0f / SAMPLE_RATE;
 800108a:	4b11      	ldr	r3, [pc, #68]	@ (80010d0 <Calculate_HPF_Alpha+0x7c>)
 800108c:	60fb      	str	r3, [r7, #12]
    float rc = 1.0f / (2.0f * PI * cutoff_freq);
 800108e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001092:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80010d4 <Calculate_HPF_Alpha+0x80>
 8001096:	ee27 7a87 	vmul.f32	s14, s15, s14
 800109a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800109e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010a2:	edc7 7a02 	vstr	s15, [r7, #8]
    return rc / (rc + dt);
 80010a6:	ed97 7a02 	vldr	s14, [r7, #8]
 80010aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010b2:	edd7 6a02 	vldr	s13, [r7, #8]
 80010b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 80010ba:	eeb0 0a67 	vmov.f32	s0, s15
 80010be:	3714      	adds	r7, #20
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	46bb8000 	.word	0x46bb8000
 80010cc:	00000000 	.word	0x00000000
 80010d0:	37aec33e 	.word	0x37aec33e
 80010d4:	40c90fdb 	.word	0x40c90fdb

080010d8 <Filter_Init>:

// --- INIT & SET PARAMS ---

void Filter_Init(filter_params_t *initial_params) {
 80010d8:	b5b0      	push	{r4, r5, r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
    if (initial_params != NULL) {
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d00e      	beq.n	8001104 <Filter_Init+0x2c>
        current_params = *initial_params;
 80010e6:	4a40      	ldr	r2, [pc, #256]	@ (80011e8 <Filter_Init+0x110>)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4614      	mov	r4, r2
 80010ec:	461d      	mov	r5, r3
 80010ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010fa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80010fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001102:	e018      	b.n	8001136 <Filter_Init+0x5e>
    } else {
        current_params.master_volume = 1.0f;
 8001104:	4b38      	ldr	r3, [pc, #224]	@ (80011e8 <Filter_Init+0x110>)
 8001106:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800110a:	601a      	str	r2, [r3, #0]
        current_params.ring_mod_enable = 0;
 800110c:	4b36      	ldr	r3, [pc, #216]	@ (80011e8 <Filter_Init+0x110>)
 800110e:	2200      	movs	r2, #0
 8001110:	711a      	strb	r2, [r3, #4]
        current_params.lpf_enable = 0;
 8001112:	4b35      	ldr	r3, [pc, #212]	@ (80011e8 <Filter_Init+0x110>)
 8001114:	2200      	movs	r2, #0
 8001116:	741a      	strb	r2, [r3, #16]
        current_params.hpf_enable = 0;
 8001118:	4b33      	ldr	r3, [pc, #204]	@ (80011e8 <Filter_Init+0x110>)
 800111a:	2200      	movs	r2, #0
 800111c:	761a      	strb	r2, [r3, #24]
        current_params.wah_enable = 0;
 800111e:	4b32      	ldr	r3, [pc, #200]	@ (80011e8 <Filter_Init+0x110>)
 8001120:	2200      	movs	r2, #0
 8001122:	f883 2020 	strb.w	r2, [r3, #32]
        current_params.bitcrush_enable = 0;
 8001126:	4b30      	ldr	r3, [pc, #192]	@ (80011e8 <Filter_Init+0x110>)
 8001128:	2200      	movs	r2, #0
 800112a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        current_params.delay_enable = 0;
 800112e:	4b2e      	ldr	r3, [pc, #184]	@ (80011e8 <Filter_Init+0x110>)
 8001130:	2200      	movs	r2, #0
 8001132:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    // State Sifirlama
    carrier_phase = 0.0f;
 8001136:	4b2d      	ldr	r3, [pc, #180]	@ (80011ec <Filter_Init+0x114>)
 8001138:	f04f 0200 	mov.w	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
    lpf_prev_out_L = 0.0f; lpf_prev_out_R = 0.0f;
 800113e:	4b2c      	ldr	r3, [pc, #176]	@ (80011f0 <Filter_Init+0x118>)
 8001140:	f04f 0200 	mov.w	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	4b2b      	ldr	r3, [pc, #172]	@ (80011f4 <Filter_Init+0x11c>)
 8001148:	f04f 0200 	mov.w	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
    hpf_prev_in_L = 0.0f; hpf_prev_in_R = 0.0f;
 800114e:	4b2a      	ldr	r3, [pc, #168]	@ (80011f8 <Filter_Init+0x120>)
 8001150:	f04f 0200 	mov.w	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	4b29      	ldr	r3, [pc, #164]	@ (80011fc <Filter_Init+0x124>)
 8001158:	f04f 0200 	mov.w	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
    hpf_prev_out_L = 0.0f; hpf_prev_out_R = 0.0f;
 800115e:	4b28      	ldr	r3, [pc, #160]	@ (8001200 <Filter_Init+0x128>)
 8001160:	f04f 0200 	mov.w	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	4b27      	ldr	r3, [pc, #156]	@ (8001204 <Filter_Init+0x12c>)
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
    env_level_L = 0.0f; env_level_R = 0.0f;
 800116e:	4b26      	ldr	r3, [pc, #152]	@ (8001208 <Filter_Init+0x130>)
 8001170:	f04f 0200 	mov.w	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	4b25      	ldr	r3, [pc, #148]	@ (800120c <Filter_Init+0x134>)
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
    svf_low_L = 0.0f; svf_band_L = 0.0f;
 800117e:	4b24      	ldr	r3, [pc, #144]	@ (8001210 <Filter_Init+0x138>)
 8001180:	f04f 0200 	mov.w	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	4b23      	ldr	r3, [pc, #140]	@ (8001214 <Filter_Init+0x13c>)
 8001188:	f04f 0200 	mov.w	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
    svf_low_R = 0.0f; svf_band_R = 0.0f;
 800118e:	4b22      	ldr	r3, [pc, #136]	@ (8001218 <Filter_Init+0x140>)
 8001190:	f04f 0200 	mov.w	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	4b21      	ldr	r3, [pc, #132]	@ (800121c <Filter_Init+0x144>)
 8001198:	f04f 0200 	mov.w	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
    crush_hold_L = 0.0f; crush_hold_R = 0.0f;
 800119e:	4b20      	ldr	r3, [pc, #128]	@ (8001220 <Filter_Init+0x148>)
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001224 <Filter_Init+0x14c>)
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
    crush_counter = 0;
 80011ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001228 <Filter_Init+0x150>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]

    // Delay hatti sifirlama
    for(int i = 0; i < DELAY_BUFFER_SIZE; i++) delay_line[i] = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	e007      	b.n	80011ca <Filter_Init+0xf2>
 80011ba:	4a1c      	ldr	r2, [pc, #112]	@ (800122c <Filter_Init+0x154>)
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	2100      	movs	r1, #0
 80011c0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	3301      	adds	r3, #1
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80011d0:	dbf3      	blt.n	80011ba <Filter_Init+0xe2>
    delay_head = 0;
 80011d2:	4b17      	ldr	r3, [pc, #92]	@ (8001230 <Filter_Init+0x158>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]

    Filter_Set_Params(&current_params);
 80011d8:	4803      	ldr	r0, [pc, #12]	@ (80011e8 <Filter_Init+0x110>)
 80011da:	f000 f82b 	bl	8001234 <Filter_Set_Params>
}
 80011de:	bf00      	nop
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bdb0      	pop	{r4, r5, r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200104d8 	.word	0x200104d8
 80011ec:	20010518 	.word	0x20010518
 80011f0:	20010520 	.word	0x20010520
 80011f4:	20010524 	.word	0x20010524
 80011f8:	20010528 	.word	0x20010528
 80011fc:	2001052c 	.word	0x2001052c
 8001200:	20010530 	.word	0x20010530
 8001204:	20010534 	.word	0x20010534
 8001208:	2001053c 	.word	0x2001053c
 800120c:	20010540 	.word	0x20010540
 8001210:	20010544 	.word	0x20010544
 8001214:	20010548 	.word	0x20010548
 8001218:	2001054c 	.word	0x2001054c
 800121c:	20010550 	.word	0x20010550
 8001220:	20010554 	.word	0x20010554
 8001224:	20010558 	.word	0x20010558
 8001228:	2001055c 	.word	0x2001055c
 800122c:	20010560 	.word	0x20010560
 8001230:	20018560 	.word	0x20018560

08001234 <Filter_Set_Params>:

void Filter_Set_Params(filter_params_t *new_params) {
 8001234:	b5b0      	push	{r4, r5, r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
    current_params = *new_params;
 800123c:	4a24      	ldr	r2, [pc, #144]	@ (80012d0 <Filter_Set_Params+0x9c>)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4614      	mov	r4, r2
 8001242:	461d      	mov	r5, r3
 8001244:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001246:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001248:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800124a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800124c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800124e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001250:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001254:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    carrier_increment = (2.0f * PI * current_params.ring_mod_freq) / SAMPLE_RATE;
 8001258:	4b1d      	ldr	r3, [pc, #116]	@ (80012d0 <Filter_Set_Params+0x9c>)
 800125a:	edd3 7a02 	vldr	s15, [r3, #8]
 800125e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80012d4 <Filter_Set_Params+0xa0>
 8001262:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001266:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80012d8 <Filter_Set_Params+0xa4>
 800126a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800126e:	4b1b      	ldr	r3, [pc, #108]	@ (80012dc <Filter_Set_Params+0xa8>)
 8001270:	edc3 7a00 	vstr	s15, [r3]

    if (current_params.lpf_enable) lpf_alpha = Calculate_LPF_Alpha(current_params.lpf_cutoff_freq);
 8001274:	4b16      	ldr	r3, [pc, #88]	@ (80012d0 <Filter_Set_Params+0x9c>)
 8001276:	7c1b      	ldrb	r3, [r3, #16]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d00c      	beq.n	8001296 <Filter_Set_Params+0x62>
 800127c:	4b14      	ldr	r3, [pc, #80]	@ (80012d0 <Filter_Set_Params+0x9c>)
 800127e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001282:	eeb0 0a67 	vmov.f32	s0, s15
 8001286:	f7ff fea3 	bl	8000fd0 <Calculate_LPF_Alpha>
 800128a:	eef0 7a40 	vmov.f32	s15, s0
 800128e:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <Filter_Set_Params+0xac>)
 8001290:	edc3 7a00 	vstr	s15, [r3]
 8001294:	e003      	b.n	800129e <Filter_Set_Params+0x6a>
    else lpf_alpha = 1.0f;
 8001296:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <Filter_Set_Params+0xac>)
 8001298:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800129c:	601a      	str	r2, [r3, #0]

    if (current_params.hpf_enable) hpf_alpha = Calculate_HPF_Alpha(current_params.hpf_cutoff_freq);
 800129e:	4b0c      	ldr	r3, [pc, #48]	@ (80012d0 <Filter_Set_Params+0x9c>)
 80012a0:	7e1b      	ldrb	r3, [r3, #24]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d00c      	beq.n	80012c0 <Filter_Set_Params+0x8c>
 80012a6:	4b0a      	ldr	r3, [pc, #40]	@ (80012d0 <Filter_Set_Params+0x9c>)
 80012a8:	edd3 7a07 	vldr	s15, [r3, #28]
 80012ac:	eeb0 0a67 	vmov.f32	s0, s15
 80012b0:	f7ff fed0 	bl	8001054 <Calculate_HPF_Alpha>
 80012b4:	eef0 7a40 	vmov.f32	s15, s0
 80012b8:	4b0a      	ldr	r3, [pc, #40]	@ (80012e4 <Filter_Set_Params+0xb0>)
 80012ba:	edc3 7a00 	vstr	s15, [r3]
    else hpf_alpha = 1.0f;
}
 80012be:	e003      	b.n	80012c8 <Filter_Set_Params+0x94>
    else hpf_alpha = 1.0f;
 80012c0:	4b08      	ldr	r3, [pc, #32]	@ (80012e4 <Filter_Set_Params+0xb0>)
 80012c2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80012c6:	601a      	str	r2, [r3, #0]
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bdb0      	pop	{r4, r5, r7, pc}
 80012d0:	200104d8 	.word	0x200104d8
 80012d4:	40c90fdb 	.word	0x40c90fdb
 80012d8:	473b8000 	.word	0x473b8000
 80012dc:	2001051c 	.word	0x2001051c
 80012e0:	20000034 	.word	0x20000034
 80012e4:	20010538 	.word	0x20010538

080012e8 <Apply_RingModulator>:

// --- EFEKT FONKSIYONLARI ---

static void Apply_RingModulator(float *sample_L, float *sample_R) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
    if (!current_params.ring_mod_enable) return;
 80012f2:	4b39      	ldr	r3, [pc, #228]	@ (80013d8 <Apply_RingModulator+0xf0>)
 80012f4:	791b      	ldrb	r3, [r3, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d06a      	beq.n	80013d0 <Apply_RingModulator+0xe8>
    float carrier = sinf(carrier_phase);
 80012fa:	4b38      	ldr	r3, [pc, #224]	@ (80013dc <Apply_RingModulator+0xf4>)
 80012fc:	edd3 7a00 	vldr	s15, [r3]
 8001300:	eeb0 0a67 	vmov.f32	s0, s15
 8001304:	f00b fa6c 	bl	800c7e0 <sinf>
 8001308:	ed87 0a05 	vstr	s0, [r7, #20]
    carrier_phase += carrier_increment;
 800130c:	4b33      	ldr	r3, [pc, #204]	@ (80013dc <Apply_RingModulator+0xf4>)
 800130e:	ed93 7a00 	vldr	s14, [r3]
 8001312:	4b33      	ldr	r3, [pc, #204]	@ (80013e0 <Apply_RingModulator+0xf8>)
 8001314:	edd3 7a00 	vldr	s15, [r3]
 8001318:	ee77 7a27 	vadd.f32	s15, s14, s15
 800131c:	4b2f      	ldr	r3, [pc, #188]	@ (80013dc <Apply_RingModulator+0xf4>)
 800131e:	edc3 7a00 	vstr	s15, [r3]
    if (carrier_phase >= 2.0f * PI) carrier_phase -= 2.0f * PI;
 8001322:	4b2e      	ldr	r3, [pc, #184]	@ (80013dc <Apply_RingModulator+0xf4>)
 8001324:	edd3 7a00 	vldr	s15, [r3]
 8001328:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80013e4 <Apply_RingModulator+0xfc>
 800132c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001334:	db09      	blt.n	800134a <Apply_RingModulator+0x62>
 8001336:	4b29      	ldr	r3, [pc, #164]	@ (80013dc <Apply_RingModulator+0xf4>)
 8001338:	edd3 7a00 	vldr	s15, [r3]
 800133c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80013e4 <Apply_RingModulator+0xfc>
 8001340:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001344:	4b25      	ldr	r3, [pc, #148]	@ (80013dc <Apply_RingModulator+0xf4>)
 8001346:	edc3 7a00 	vstr	s15, [r3]
    float wet_L = (*sample_L) * carrier;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	edd3 7a00 	vldr	s15, [r3]
 8001350:	ed97 7a05 	vldr	s14, [r7, #20]
 8001354:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001358:	edc7 7a04 	vstr	s15, [r7, #16]
    float wet_R = (*sample_R) * carrier;
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	edd3 7a00 	vldr	s15, [r3]
 8001362:	ed97 7a05 	vldr	s14, [r7, #20]
 8001366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800136a:	edc7 7a03 	vstr	s15, [r7, #12]
    *sample_L = (*sample_L) * (1.0f - current_params.ring_mod_intensity) + wet_L * current_params.ring_mod_intensity;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	ed93 7a00 	vldr	s14, [r3]
 8001374:	4b18      	ldr	r3, [pc, #96]	@ (80013d8 <Apply_RingModulator+0xf0>)
 8001376:	edd3 7a03 	vldr	s15, [r3, #12]
 800137a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800137e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001382:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001386:	4b14      	ldr	r3, [pc, #80]	@ (80013d8 <Apply_RingModulator+0xf0>)
 8001388:	edd3 6a03 	vldr	s13, [r3, #12]
 800138c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001390:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001394:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	edc3 7a00 	vstr	s15, [r3]
    *sample_R = (*sample_R) * (1.0f - current_params.ring_mod_intensity) + wet_R * current_params.ring_mod_intensity;
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	ed93 7a00 	vldr	s14, [r3]
 80013a4:	4b0c      	ldr	r3, [pc, #48]	@ (80013d8 <Apply_RingModulator+0xf0>)
 80013a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80013aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80013ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80013b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013b6:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <Apply_RingModulator+0xf0>)
 80013b8:	edd3 6a03 	vldr	s13, [r3, #12]
 80013bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80013c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	edc3 7a00 	vstr	s15, [r3]
 80013ce:	e000      	b.n	80013d2 <Apply_RingModulator+0xea>
    if (!current_params.ring_mod_enable) return;
 80013d0:	bf00      	nop
}
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	200104d8 	.word	0x200104d8
 80013dc:	20010518 	.word	0x20010518
 80013e0:	2001051c 	.word	0x2001051c
 80013e4:	40c90fdb 	.word	0x40c90fdb

080013e8 <Apply_LPF>:

static void Apply_LPF(float *sample_L, float *sample_R) {
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
    if (!current_params.lpf_enable) return;
 80013f2:	4b1e      	ldr	r3, [pc, #120]	@ (800146c <Apply_LPF+0x84>)
 80013f4:	7c1b      	ldrb	r3, [r3, #16]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d032      	beq.n	8001460 <Apply_LPF+0x78>
    *sample_L = lpf_prev_out_L + lpf_alpha * ((*sample_L) - lpf_prev_out_L);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	ed93 7a00 	vldr	s14, [r3]
 8001400:	4b1b      	ldr	r3, [pc, #108]	@ (8001470 <Apply_LPF+0x88>)
 8001402:	edd3 7a00 	vldr	s15, [r3]
 8001406:	ee37 7a67 	vsub.f32	s14, s14, s15
 800140a:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <Apply_LPF+0x8c>)
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001414:	4b16      	ldr	r3, [pc, #88]	@ (8001470 <Apply_LPF+0x88>)
 8001416:	edd3 7a00 	vldr	s15, [r3]
 800141a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	edc3 7a00 	vstr	s15, [r3]
    *sample_R = lpf_prev_out_R + lpf_alpha * ((*sample_R) - lpf_prev_out_R);
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	ed93 7a00 	vldr	s14, [r3]
 800142a:	4b13      	ldr	r3, [pc, #76]	@ (8001478 <Apply_LPF+0x90>)
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001434:	4b0f      	ldr	r3, [pc, #60]	@ (8001474 <Apply_LPF+0x8c>)
 8001436:	edd3 7a00 	vldr	s15, [r3]
 800143a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800143e:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <Apply_LPF+0x90>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	edc3 7a00 	vstr	s15, [r3]
    lpf_prev_out_L = *sample_L; lpf_prev_out_R = *sample_R;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a07      	ldr	r2, [pc, #28]	@ (8001470 <Apply_LPF+0x88>)
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a07      	ldr	r2, [pc, #28]	@ (8001478 <Apply_LPF+0x90>)
 800145c:	6013      	str	r3, [r2, #0]
 800145e:	e000      	b.n	8001462 <Apply_LPF+0x7a>
    if (!current_params.lpf_enable) return;
 8001460:	bf00      	nop
}
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	200104d8 	.word	0x200104d8
 8001470:	20010520 	.word	0x20010520
 8001474:	20000034 	.word	0x20000034
 8001478:	20010524 	.word	0x20010524

0800147c <Apply_HPF>:

static void Apply_HPF(float *sample_L, float *sample_R) {
 800147c:	b480      	push	{r7}
 800147e:	b087      	sub	sp, #28
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
    if (!current_params.hpf_enable) return;
 8001486:	4b24      	ldr	r3, [pc, #144]	@ (8001518 <Apply_HPF+0x9c>)
 8001488:	7e1b      	ldrb	r3, [r3, #24]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d03e      	beq.n	800150c <Apply_HPF+0x90>
    float in_L = *sample_L; float in_R = *sample_R;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	613b      	str	r3, [r7, #16]
    float out_L = hpf_alpha * (hpf_prev_out_L + in_L - hpf_prev_in_L);
 800149a:	4b20      	ldr	r3, [pc, #128]	@ (800151c <Apply_HPF+0xa0>)
 800149c:	ed93 7a00 	vldr	s14, [r3]
 80014a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80014a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001520 <Apply_HPF+0xa4>)
 80014aa:	edd3 7a00 	vldr	s15, [r3]
 80014ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001524 <Apply_HPF+0xa8>)
 80014b4:	edd3 7a00 	vldr	s15, [r3]
 80014b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014bc:	edc7 7a03 	vstr	s15, [r7, #12]
    float out_R = hpf_alpha * (hpf_prev_out_R + in_R - hpf_prev_in_R);
 80014c0:	4b19      	ldr	r3, [pc, #100]	@ (8001528 <Apply_HPF+0xac>)
 80014c2:	ed93 7a00 	vldr	s14, [r3]
 80014c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80014ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014ce:	4b17      	ldr	r3, [pc, #92]	@ (800152c <Apply_HPF+0xb0>)
 80014d0:	edd3 7a00 	vldr	s15, [r3]
 80014d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014d8:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <Apply_HPF+0xa8>)
 80014da:	edd3 7a00 	vldr	s15, [r3]
 80014de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e2:	edc7 7a02 	vstr	s15, [r7, #8]
    hpf_prev_in_L = in_L; hpf_prev_in_R = in_R;
 80014e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001520 <Apply_HPF+0xa4>)
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	6013      	str	r3, [r2, #0]
 80014ec:	4a0f      	ldr	r2, [pc, #60]	@ (800152c <Apply_HPF+0xb0>)
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	6013      	str	r3, [r2, #0]
    hpf_prev_out_L = out_L; hpf_prev_out_R = out_R;
 80014f2:	4a0a      	ldr	r2, [pc, #40]	@ (800151c <Apply_HPF+0xa0>)
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001528 <Apply_HPF+0xac>)
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	6013      	str	r3, [r2, #0]
    *sample_L = out_L; *sample_R = out_R;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	68ba      	ldr	r2, [r7, #8]
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	e000      	b.n	800150e <Apply_HPF+0x92>
    if (!current_params.hpf_enable) return;
 800150c:	bf00      	nop
}
 800150e:	371c      	adds	r7, #28
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	200104d8 	.word	0x200104d8
 800151c:	20010530 	.word	0x20010530
 8001520:	20010528 	.word	0x20010528
 8001524:	20010538 	.word	0x20010538
 8001528:	20010534 	.word	0x20010534
 800152c:	2001052c 	.word	0x2001052c

08001530 <Apply_AutoWah>:

static void Apply_AutoWah(float *sample_L, float *sample_R) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b08e      	sub	sp, #56	@ 0x38
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
    if (!current_params.wah_enable) return;
 800153a:	4bc4      	ldr	r3, [pc, #784]	@ (800184c <Apply_AutoWah+0x31c>)
 800153c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001540:	2b00      	cmp	r3, #0
 8001542:	f000 817f 	beq.w	8001844 <Apply_AutoWah+0x314>
    float clean_L = *sample_L; float clean_R = *sample_R;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	62bb      	str	r3, [r7, #40]	@ 0x28
    float input_abs_L = fabsf(*sample_L); float input_abs_R = fabsf(*sample_R);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	edd3 7a00 	vldr	s15, [r3]
 8001558:	eef0 7ae7 	vabs.f32	s15, s15
 800155c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	edd3 7a00 	vldr	s15, [r3]
 8001566:	eef0 7ae7 	vabs.f32	s15, s15
 800156a:	edc7 7a08 	vstr	s15, [r7, #32]
    if (input_abs_L > env_level_L) env_level_L = WAH_ATTACK * input_abs_L + (1.0f - WAH_ATTACK) * env_level_L;
 800156e:	4bb8      	ldr	r3, [pc, #736]	@ (8001850 <Apply_AutoWah+0x320>)
 8001570:	edd3 7a00 	vldr	s15, [r3]
 8001574:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001578:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800157c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001580:	dd12      	ble.n	80015a8 <Apply_AutoWah+0x78>
 8001582:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001586:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8001854 <Apply_AutoWah+0x324>
 800158a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800158e:	4bb0      	ldr	r3, [pc, #704]	@ (8001850 <Apply_AutoWah+0x320>)
 8001590:	edd3 7a00 	vldr	s15, [r3]
 8001594:	eddf 6ab0 	vldr	s13, [pc, #704]	@ 8001858 <Apply_AutoWah+0x328>
 8001598:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800159c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015a0:	4bab      	ldr	r3, [pc, #684]	@ (8001850 <Apply_AutoWah+0x320>)
 80015a2:	edc3 7a00 	vstr	s15, [r3]
 80015a6:	e011      	b.n	80015cc <Apply_AutoWah+0x9c>
    else env_level_L = WAH_RELEASE * input_abs_L + (1.0f - WAH_RELEASE) * env_level_L;
 80015a8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80015ac:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 800185c <Apply_AutoWah+0x32c>
 80015b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015b4:	4ba6      	ldr	r3, [pc, #664]	@ (8001850 <Apply_AutoWah+0x320>)
 80015b6:	edd3 7a00 	vldr	s15, [r3]
 80015ba:	eddf 6aa9 	vldr	s13, [pc, #676]	@ 8001860 <Apply_AutoWah+0x330>
 80015be:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80015c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015c6:	4ba2      	ldr	r3, [pc, #648]	@ (8001850 <Apply_AutoWah+0x320>)
 80015c8:	edc3 7a00 	vstr	s15, [r3]
    if (input_abs_R > env_level_R) env_level_R = WAH_ATTACK * input_abs_R + (1.0f - WAH_ATTACK) * env_level_R;
 80015cc:	4ba5      	ldr	r3, [pc, #660]	@ (8001864 <Apply_AutoWah+0x334>)
 80015ce:	edd3 7a00 	vldr	s15, [r3]
 80015d2:	ed97 7a08 	vldr	s14, [r7, #32]
 80015d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015de:	dd12      	ble.n	8001606 <Apply_AutoWah+0xd6>
 80015e0:	edd7 7a08 	vldr	s15, [r7, #32]
 80015e4:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8001854 <Apply_AutoWah+0x324>
 80015e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015ec:	4b9d      	ldr	r3, [pc, #628]	@ (8001864 <Apply_AutoWah+0x334>)
 80015ee:	edd3 7a00 	vldr	s15, [r3]
 80015f2:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8001858 <Apply_AutoWah+0x328>
 80015f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80015fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015fe:	4b99      	ldr	r3, [pc, #612]	@ (8001864 <Apply_AutoWah+0x334>)
 8001600:	edc3 7a00 	vstr	s15, [r3]
 8001604:	e011      	b.n	800162a <Apply_AutoWah+0xfa>
    else env_level_R = WAH_RELEASE * input_abs_R + (1.0f - WAH_RELEASE) * env_level_R;
 8001606:	edd7 7a08 	vldr	s15, [r7, #32]
 800160a:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 800185c <Apply_AutoWah+0x32c>
 800160e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001612:	4b94      	ldr	r3, [pc, #592]	@ (8001864 <Apply_AutoWah+0x334>)
 8001614:	edd3 7a00 	vldr	s15, [r3]
 8001618:	eddf 6a91 	vldr	s13, [pc, #580]	@ 8001860 <Apply_AutoWah+0x330>
 800161c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001620:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001624:	4b8f      	ldr	r3, [pc, #572]	@ (8001864 <Apply_AutoWah+0x334>)
 8001626:	edc3 7a00 	vstr	s15, [r3]
    float mod_L = (env_level_L / 10000.0f) * current_params.wah_sensitivity;
 800162a:	4b89      	ldr	r3, [pc, #548]	@ (8001850 <Apply_AutoWah+0x320>)
 800162c:	edd3 7a00 	vldr	s15, [r3]
 8001630:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8001868 <Apply_AutoWah+0x338>
 8001634:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001638:	4b84      	ldr	r3, [pc, #528]	@ (800184c <Apply_AutoWah+0x31c>)
 800163a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800163e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001642:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float mod_R = (env_level_R / 10000.0f) * current_params.wah_sensitivity;
 8001646:	4b87      	ldr	r3, [pc, #540]	@ (8001864 <Apply_AutoWah+0x334>)
 8001648:	edd3 7a00 	vldr	s15, [r3]
 800164c:	eddf 6a86 	vldr	s13, [pc, #536]	@ 8001868 <Apply_AutoWah+0x338>
 8001650:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001654:	4b7d      	ldr	r3, [pc, #500]	@ (800184c <Apply_AutoWah+0x31c>)
 8001656:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800165a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800165e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    if (mod_L > 1.0f) mod_L = 1.0f; if (mod_R > 1.0f) mod_R = 1.0f;
 8001662:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001666:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800166a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800166e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001672:	dd02      	ble.n	800167a <Apply_AutoWah+0x14a>
 8001674:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001678:	637b      	str	r3, [r7, #52]	@ 0x34
 800167a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800167e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001682:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800168a:	dd02      	ble.n	8001692 <Apply_AutoWah+0x162>
 800168c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001690:	633b      	str	r3, [r7, #48]	@ 0x30
    float current_cutoff_L = WAH_MIN_FREQ + (WAH_MAX_FREQ - WAH_MIN_FREQ) * mod_L;
 8001692:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001696:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 800186c <Apply_AutoWah+0x33c>
 800169a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169e:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8001870 <Apply_AutoWah+0x340>
 80016a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016a6:	edc7 7a07 	vstr	s15, [r7, #28]
    float current_cutoff_R = WAH_MIN_FREQ + (WAH_MAX_FREQ - WAH_MIN_FREQ) * mod_R;
 80016aa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80016ae:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 800186c <Apply_AutoWah+0x33c>
 80016b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016b6:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8001870 <Apply_AutoWah+0x340>
 80016ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016be:	edc7 7a06 	vstr	s15, [r7, #24]
    float f_L = 2.0f * sinf(PI * current_cutoff_L / SAMPLE_RATE);
 80016c2:	edd7 7a07 	vldr	s15, [r7, #28]
 80016c6:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8001874 <Apply_AutoWah+0x344>
 80016ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016ce:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8001878 <Apply_AutoWah+0x348>
 80016d2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016d6:	eeb0 0a47 	vmov.f32	s0, s14
 80016da:	f00b f881 	bl	800c7e0 <sinf>
 80016de:	eef0 7a40 	vmov.f32	s15, s0
 80016e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80016e6:	edc7 7a05 	vstr	s15, [r7, #20]
    float f_R = 2.0f * sinf(PI * current_cutoff_R / SAMPLE_RATE);
 80016ea:	edd7 7a06 	vldr	s15, [r7, #24]
 80016ee:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8001874 <Apply_AutoWah+0x344>
 80016f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016f6:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8001878 <Apply_AutoWah+0x348>
 80016fa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016fe:	eeb0 0a47 	vmov.f32	s0, s14
 8001702:	f00b f86d 	bl	800c7e0 <sinf>
 8001706:	eef0 7a40 	vmov.f32	s15, s0
 800170a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800170e:	edc7 7a04 	vstr	s15, [r7, #16]
    svf_low_L += f_L * svf_band_L;
 8001712:	4b5a      	ldr	r3, [pc, #360]	@ (800187c <Apply_AutoWah+0x34c>)
 8001714:	ed93 7a00 	vldr	s14, [r3]
 8001718:	edd7 7a05 	vldr	s15, [r7, #20]
 800171c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001720:	4b57      	ldr	r3, [pc, #348]	@ (8001880 <Apply_AutoWah+0x350>)
 8001722:	edd3 7a00 	vldr	s15, [r3]
 8001726:	ee77 7a27 	vadd.f32	s15, s14, s15
 800172a:	4b55      	ldr	r3, [pc, #340]	@ (8001880 <Apply_AutoWah+0x350>)
 800172c:	edc3 7a00 	vstr	s15, [r3]
    float high_L = (*sample_L) - svf_low_L - WAH_Q_FACTOR * svf_band_L;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	ed93 7a00 	vldr	s14, [r3]
 8001736:	4b52      	ldr	r3, [pc, #328]	@ (8001880 <Apply_AutoWah+0x350>)
 8001738:	edd3 7a00 	vldr	s15, [r3]
 800173c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001740:	4b4e      	ldr	r3, [pc, #312]	@ (800187c <Apply_AutoWah+0x34c>)
 8001742:	edd3 7a00 	vldr	s15, [r3]
 8001746:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001884 <Apply_AutoWah+0x354>
 800174a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800174e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001752:	edc7 7a03 	vstr	s15, [r7, #12]
    svf_band_L += f_L * high_L;
 8001756:	ed97 7a05 	vldr	s14, [r7, #20]
 800175a:	edd7 7a03 	vldr	s15, [r7, #12]
 800175e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001762:	4b46      	ldr	r3, [pc, #280]	@ (800187c <Apply_AutoWah+0x34c>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	ee77 7a27 	vadd.f32	s15, s14, s15
 800176c:	4b43      	ldr	r3, [pc, #268]	@ (800187c <Apply_AutoWah+0x34c>)
 800176e:	edc3 7a00 	vstr	s15, [r3]
    svf_low_R += f_R * svf_band_R;
 8001772:	4b45      	ldr	r3, [pc, #276]	@ (8001888 <Apply_AutoWah+0x358>)
 8001774:	ed93 7a00 	vldr	s14, [r3]
 8001778:	edd7 7a04 	vldr	s15, [r7, #16]
 800177c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001780:	4b42      	ldr	r3, [pc, #264]	@ (800188c <Apply_AutoWah+0x35c>)
 8001782:	edd3 7a00 	vldr	s15, [r3]
 8001786:	ee77 7a27 	vadd.f32	s15, s14, s15
 800178a:	4b40      	ldr	r3, [pc, #256]	@ (800188c <Apply_AutoWah+0x35c>)
 800178c:	edc3 7a00 	vstr	s15, [r3]
    float high_R = (*sample_R) - svf_low_R - WAH_Q_FACTOR * svf_band_R;
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	ed93 7a00 	vldr	s14, [r3]
 8001796:	4b3d      	ldr	r3, [pc, #244]	@ (800188c <Apply_AutoWah+0x35c>)
 8001798:	edd3 7a00 	vldr	s15, [r3]
 800179c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017a0:	4b39      	ldr	r3, [pc, #228]	@ (8001888 <Apply_AutoWah+0x358>)
 80017a2:	edd3 7a00 	vldr	s15, [r3]
 80017a6:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001884 <Apply_AutoWah+0x354>
 80017aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80017ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017b2:	edc7 7a02 	vstr	s15, [r7, #8]
    svf_band_R += f_R * high_R;
 80017b6:	ed97 7a04 	vldr	s14, [r7, #16]
 80017ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80017be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017c2:	4b31      	ldr	r3, [pc, #196]	@ (8001888 <Apply_AutoWah+0x358>)
 80017c4:	edd3 7a00 	vldr	s15, [r3]
 80017c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001888 <Apply_AutoWah+0x358>)
 80017ce:	edc3 7a00 	vstr	s15, [r3]
    *sample_L = clean_L * (1.0f - current_params.wah_mix) + (svf_band_L * 3.0f) * current_params.wah_mix;
 80017d2:	4b1e      	ldr	r3, [pc, #120]	@ (800184c <Apply_AutoWah+0x31c>)
 80017d4:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80017d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80017dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017e0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80017e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017e8:	4b24      	ldr	r3, [pc, #144]	@ (800187c <Apply_AutoWah+0x34c>)
 80017ea:	edd3 7a00 	vldr	s15, [r3]
 80017ee:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80017f2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80017f6:	4b15      	ldr	r3, [pc, #84]	@ (800184c <Apply_AutoWah+0x31c>)
 80017f8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80017fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001800:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	edc3 7a00 	vstr	s15, [r3]
    *sample_R = clean_R * (1.0f - current_params.wah_mix) + (svf_band_R * 3.0f) * current_params.wah_mix;
 800180a:	4b10      	ldr	r3, [pc, #64]	@ (800184c <Apply_AutoWah+0x31c>)
 800180c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001810:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001814:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001818:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800181c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001820:	4b19      	ldr	r3, [pc, #100]	@ (8001888 <Apply_AutoWah+0x358>)
 8001822:	edd3 7a00 	vldr	s15, [r3]
 8001826:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 800182a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800182e:	4b07      	ldr	r3, [pc, #28]	@ (800184c <Apply_AutoWah+0x31c>)
 8001830:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001834:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001838:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	edc3 7a00 	vstr	s15, [r3]
 8001842:	e000      	b.n	8001846 <Apply_AutoWah+0x316>
    if (!current_params.wah_enable) return;
 8001844:	bf00      	nop
}
 8001846:	3738      	adds	r7, #56	@ 0x38
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	200104d8 	.word	0x200104d8
 8001850:	2001053c 	.word	0x2001053c
 8001854:	3c23d70a 	.word	0x3c23d70a
 8001858:	3f7d70a4 	.word	0x3f7d70a4
 800185c:	3ba3d70a 	.word	0x3ba3d70a
 8001860:	3f7eb852 	.word	0x3f7eb852
 8001864:	20010540 	.word	0x20010540
 8001868:	461c4000 	.word	0x461c4000
 800186c:	451c4000 	.word	0x451c4000
 8001870:	43fa0000 	.word	0x43fa0000
 8001874:	40490fdb 	.word	0x40490fdb
 8001878:	473b8000 	.word	0x473b8000
 800187c:	20010548 	.word	0x20010548
 8001880:	20010544 	.word	0x20010544
 8001884:	3e19999a 	.word	0x3e19999a
 8001888:	20010550 	.word	0x20010550
 800188c:	2001054c 	.word	0x2001054c

08001890 <Apply_Bitcrusher>:
static uint32_t bc_cnt = 0;

// Anti-Aliasing LPF State (Bitcrusher'a ozel)
static float bc_lpf_L = 0, bc_lpf_R = 0;

static void Apply_Bitcrusher(float *sample_L, float *sample_R) {
 8001890:	b480      	push	{r7}
 8001892:	b087      	sub	sp, #28
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
    if (!current_params.bitcrush_enable) return;
 800189a:	4b5c      	ldr	r3, [pc, #368]	@ (8001a0c <Apply_Bitcrusher+0x17c>)
 800189c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	f000 80ad 	beq.w	8001a00 <Apply_Bitcrusher+0x170>

    // 1. DOWNSAMPLING (Sample Rate Reduction)
    // Ne kadar cok örnek atlarsak ses o kadar "lo-fi" olur.
    uint32_t ds_factor = 1 + (uint32_t)(current_params.bitcrush_amount * 16.0f);
 80018a6:	4b59      	ldr	r3, [pc, #356]	@ (8001a0c <Apply_Bitcrusher+0x17c>)
 80018a8:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80018ac:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80018b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018b8:	ee17 3a90 	vmov	r3, s15
 80018bc:	3301      	adds	r3, #1
 80018be:	617b      	str	r3, [r7, #20]

    if (++bc_cnt >= ds_factor) {
 80018c0:	4b53      	ldr	r3, [pc, #332]	@ (8001a10 <Apply_Bitcrusher+0x180>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	3301      	adds	r3, #1
 80018c6:	4a52      	ldr	r2, [pc, #328]	@ (8001a10 <Apply_Bitcrusher+0x180>)
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	4b51      	ldr	r3, [pc, #324]	@ (8001a10 <Apply_Bitcrusher+0x180>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d80b      	bhi.n	80018ec <Apply_Bitcrusher+0x5c>
        bc_cnt = 0;
 80018d4:	4b4e      	ldr	r3, [pc, #312]	@ (8001a10 <Apply_Bitcrusher+0x180>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
        bc_holdL = *sample_L;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a4d      	ldr	r2, [pc, #308]	@ (8001a14 <Apply_Bitcrusher+0x184>)
 80018e0:	6013      	str	r3, [r2, #0]
        bc_holdR = *sample_R;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a4c      	ldr	r2, [pc, #304]	@ (8001a18 <Apply_Bitcrusher+0x188>)
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	e007      	b.n	80018fc <Apply_Bitcrusher+0x6c>
    } else {
        // Eski örneği tutarak o "blocky" sesi yaratıyoruz
        *sample_L = bc_holdL;
 80018ec:	4b49      	ldr	r3, [pc, #292]	@ (8001a14 <Apply_Bitcrusher+0x184>)
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	601a      	str	r2, [r3, #0]
        *sample_R = bc_holdR;
 80018f4:	4b48      	ldr	r3, [pc, #288]	@ (8001a18 <Apply_Bitcrusher+0x188>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	601a      	str	r2, [r3, #0]
    }

    // 2. QUANTIZATION (Bit Depth Reduction)
    // Değerleri basamaklara ayırıyoruz.
    // m değeri basamakların büyüklüğünü belirler.
    float m = 1.0f + (current_params.bitcrush_amount * current_params.bitcrush_amount * 1500.0f);
 80018fc:	4b43      	ldr	r3, [pc, #268]	@ (8001a0c <Apply_Bitcrusher+0x17c>)
 80018fe:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8001902:	4b42      	ldr	r3, [pc, #264]	@ (8001a0c <Apply_Bitcrusher+0x17c>)
 8001904:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001908:	ee67 7a27 	vmul.f32	s15, s14, s15
 800190c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8001a1c <Apply_Bitcrusher+0x18c>
 8001910:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001914:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001918:	ee77 7a87 	vadd.f32	s15, s15, s14
 800191c:	edc7 7a04 	vstr	s15, [r7, #16]
    float inv_m = 1.0f / m;
 8001920:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001924:	ed97 7a04 	vldr	s14, [r7, #16]
 8001928:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800192c:	edc7 7a03 	vstr	s15, [r7, #12]

    *sample_L = (float)((int32_t)(*sample_L * inv_m)) * m;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	ed93 7a00 	vldr	s14, [r3]
 8001936:	edd7 7a03 	vldr	s15, [r7, #12]
 800193a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800193e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001942:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001946:	edd7 7a04 	vldr	s15, [r7, #16]
 800194a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	edc3 7a00 	vstr	s15, [r3]
    *sample_R = (float)((int32_t)(*sample_R * inv_m)) * m;
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	ed93 7a00 	vldr	s14, [r3]
 800195a:	edd7 7a03 	vldr	s15, [r7, #12]
 800195e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001962:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001966:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800196a:	edd7 7a04 	vldr	s15, [r7, #16]
 800196e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	edc3 7a00 	vstr	s15, [r3]
    // 3. ANTI-ALIASING LPF (Kritik Nokta!)
    // O tiz cızırtıları yok eden yumuşatma filtresi.
    // Denklem: y[n] = a * x[n] + (1-a) * y[n-1]
    // Alpha değerini bitcrush miktarına göre dinamik yapıyoruz.
    // Bitcrush arttıkça filtre daha çok kapanmalı.
    float alpha = 1.2f - (current_params.bitcrush_amount * 0.8f);
 8001978:	4b24      	ldr	r3, [pc, #144]	@ (8001a0c <Apply_Bitcrusher+0x17c>)
 800197a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800197e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001a20 <Apply_Bitcrusher+0x190>
 8001982:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001986:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001a24 <Apply_Bitcrusher+0x194>
 800198a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800198e:	edc7 7a02 	vstr	s15, [r7, #8]

    bc_lpf_L = (alpha * (*sample_L)) + ((1.0f - alpha) * bc_lpf_L);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	ed93 7a00 	vldr	s14, [r3]
 8001998:	edd7 7a02 	vldr	s15, [r7, #8]
 800199c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80019a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80019a8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80019ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001a28 <Apply_Bitcrusher+0x198>)
 80019ae:	edd3 7a00 	vldr	s15, [r3]
 80019b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001a28 <Apply_Bitcrusher+0x198>)
 80019bc:	edc3 7a00 	vstr	s15, [r3]
    bc_lpf_R = (alpha * (*sample_R)) + ((1.0f - alpha) * bc_lpf_R);
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	ed93 7a00 	vldr	s14, [r3]
 80019c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80019ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80019d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80019d6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80019da:	4b14      	ldr	r3, [pc, #80]	@ (8001a2c <Apply_Bitcrusher+0x19c>)
 80019dc:	edd3 7a00 	vldr	s15, [r3]
 80019e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019e8:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <Apply_Bitcrusher+0x19c>)
 80019ea:	edc3 7a00 	vstr	s15, [r3]

    *sample_L = bc_lpf_L;
 80019ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001a28 <Apply_Bitcrusher+0x198>)
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	601a      	str	r2, [r3, #0]
    *sample_R = bc_lpf_R;
 80019f6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a2c <Apply_Bitcrusher+0x19c>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	e000      	b.n	8001a02 <Apply_Bitcrusher+0x172>
    if (!current_params.bitcrush_enable) return;
 8001a00:	bf00      	nop
}
 8001a02:	371c      	adds	r7, #28
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	200104d8 	.word	0x200104d8
 8001a10:	2001856c 	.word	0x2001856c
 8001a14:	20018564 	.word	0x20018564
 8001a18:	20018568 	.word	0x20018568
 8001a1c:	44bb8000 	.word	0x44bb8000
 8001a20:	3f4ccccd 	.word	0x3f4ccccd
 8001a24:	3f99999a 	.word	0x3f99999a
 8001a28:	20018570 	.word	0x20018570
 8001a2c:	20018574 	.word	0x20018574

08001a30 <Apply_Delay>:

// --- 6. DELAY (YANKI) FONKSIYONU ---
static void Apply_Delay(float *sample_L, float *sample_R) {
 8001a30:	b480      	push	{r7}
 8001a32:	b087      	sub	sp, #28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
    if (!current_params.delay_enable) return;
 8001a3a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b30 <Apply_Delay+0x100>)
 8001a3c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d06e      	beq.n	8001b22 <Apply_Delay+0xf2>

    // Gecikmis ornegi hattan oku
    float delayed_sample = (float)delay_line[delay_head];
 8001a44:	4b3b      	ldr	r3, [pc, #236]	@ (8001b34 <Apply_Delay+0x104>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a3b      	ldr	r2, [pc, #236]	@ (8001b38 <Apply_Delay+0x108>)
 8001a4a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001a4e:	ee07 3a90 	vmov	s15, r3
 8001a52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a56:	edc7 7a04 	vstr	s15, [r7, #16]

    // Hafiza tasarrufu icin delay'i mono isliyoruz
    float input_mono = (*sample_L + *sample_R) * 0.5f;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	ed93 7a00 	vldr	s14, [r3]
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	edd3 7a00 	vldr	s15, [r3]
 8001a66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a6a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a72:	edc7 7a03 	vstr	s15, [r7, #12]

    // Hatta yeni veriyi yaz (Giris + Feedback * Gecikmis Sinyal)
    float write_val = input_mono + (delayed_sample * current_params.delay_feedback);
 8001a76:	4b2e      	ldr	r3, [pc, #184]	@ (8001b30 <Apply_Delay+0x100>)
 8001a78:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8001a7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a84:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a8c:	edc7 7a05 	vstr	s15, [r7, #20]

    // Soft Clipping koruması
    if (write_val > 32000.0f) write_val = 32000.0f;
 8001a90:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a94:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8001b3c <Apply_Delay+0x10c>
 8001a98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa0:	dd02      	ble.n	8001aa8 <Apply_Delay+0x78>
 8001aa2:	4b27      	ldr	r3, [pc, #156]	@ (8001b40 <Apply_Delay+0x110>)
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	e00a      	b.n	8001abe <Apply_Delay+0x8e>
    else if (write_val < -32000.0f) write_val = -32000.0f;
 8001aa8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001aac:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001b44 <Apply_Delay+0x114>
 8001ab0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab8:	d501      	bpl.n	8001abe <Apply_Delay+0x8e>
 8001aba:	4b23      	ldr	r3, [pc, #140]	@ (8001b48 <Apply_Delay+0x118>)
 8001abc:	617b      	str	r3, [r7, #20]

    delay_line[delay_head] = (int16_t)write_val;
 8001abe:	4b1d      	ldr	r3, [pc, #116]	@ (8001b34 <Apply_Delay+0x104>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ac6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aca:	ee17 2a90 	vmov	r2, s15
 8001ace:	b211      	sxth	r1, r2
 8001ad0:	4a19      	ldr	r2, [pc, #100]	@ (8001b38 <Apply_Delay+0x108>)
 8001ad2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

    // Pointer'ı dairesel olarak ilerlet
    delay_head = (delay_head + 1) % DELAY_BUFFER_SIZE;
 8001ad6:	4b17      	ldr	r3, [pc, #92]	@ (8001b34 <Apply_Delay+0x104>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	3301      	adds	r3, #1
 8001adc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001ae0:	4a14      	ldr	r2, [pc, #80]	@ (8001b34 <Apply_Delay+0x104>)
 8001ae2:	6013      	str	r3, [r2, #0]

    // Mix (Islak sinyali ana kanallara ekle)
    *sample_L += delayed_sample * current_params.delay_mix;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	ed93 7a00 	vldr	s14, [r3]
 8001aea:	4b11      	ldr	r3, [pc, #68]	@ (8001b30 <Apply_Delay+0x100>)
 8001aec:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8001af0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001af4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001af8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	edc3 7a00 	vstr	s15, [r3]
    *sample_R += delayed_sample * current_params.delay_mix;
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	ed93 7a00 	vldr	s14, [r3]
 8001b08:	4b09      	ldr	r3, [pc, #36]	@ (8001b30 <Apply_Delay+0x100>)
 8001b0a:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8001b0e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	edc3 7a00 	vstr	s15, [r3]
 8001b20:	e000      	b.n	8001b24 <Apply_Delay+0xf4>
    if (!current_params.delay_enable) return;
 8001b22:	bf00      	nop
}
 8001b24:	371c      	adds	r7, #28
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	200104d8 	.word	0x200104d8
 8001b34:	20018560 	.word	0x20018560
 8001b38:	20010560 	.word	0x20010560
 8001b3c:	46fa0000 	.word	0x46fa0000
 8001b40:	46fa0000 	.word	0x46fa0000
 8001b44:	c6fa0000 	.word	0xc6fa0000
 8001b48:	c6fa0000 	.word	0xc6fa0000

08001b4c <Apply_MasterVolume_And_Clip>:

static void Apply_MasterVolume_And_Clip(float *sample_L, float *sample_R) {
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
    *sample_L *= current_params.master_volume;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	ed93 7a00 	vldr	s14, [r3]
 8001b5c:	4b28      	ldr	r3, [pc, #160]	@ (8001c00 <Apply_MasterVolume_And_Clip+0xb4>)
 8001b5e:	edd3 7a00 	vldr	s15, [r3]
 8001b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	edc3 7a00 	vstr	s15, [r3]
    *sample_R *= current_params.master_volume;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	ed93 7a00 	vldr	s14, [r3]
 8001b72:	4b23      	ldr	r3, [pc, #140]	@ (8001c00 <Apply_MasterVolume_And_Clip+0xb4>)
 8001b74:	edd3 7a00 	vldr	s15, [r3]
 8001b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	edc3 7a00 	vstr	s15, [r3]
    if (*sample_L > 32767.0f) *sample_L = 32767.0f; else if (*sample_L < -32768.0f) *sample_L = -32768.0f;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	edd3 7a00 	vldr	s15, [r3]
 8001b88:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001c04 <Apply_MasterVolume_And_Clip+0xb8>
 8001b8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b94:	dd03      	ble.n	8001b9e <Apply_MasterVolume_And_Clip+0x52>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a1b      	ldr	r2, [pc, #108]	@ (8001c08 <Apply_MasterVolume_And_Clip+0xbc>)
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	e00d      	b.n	8001bba <Apply_MasterVolume_And_Clip+0x6e>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	edd3 7a00 	vldr	s15, [r3]
 8001ba4:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001c0c <Apply_MasterVolume_And_Clip+0xc0>
 8001ba8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb0:	d503      	bpl.n	8001bba <Apply_MasterVolume_And_Clip+0x6e>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f04f 4247 	mov.w	r2, #3338665984	@ 0xc7000000
 8001bb8:	601a      	str	r2, [r3, #0]
    if (*sample_R > 32767.0f) *sample_R = 32767.0f; else if (*sample_R < -32768.0f) *sample_R = -32768.0f;
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	edd3 7a00 	vldr	s15, [r3]
 8001bc0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001c04 <Apply_MasterVolume_And_Clip+0xb8>
 8001bc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bcc:	dd03      	ble.n	8001bd6 <Apply_MasterVolume_And_Clip+0x8a>
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001c08 <Apply_MasterVolume_And_Clip+0xbc>)
 8001bd2:	601a      	str	r2, [r3, #0]
}
 8001bd4:	e00e      	b.n	8001bf4 <Apply_MasterVolume_And_Clip+0xa8>
    if (*sample_R > 32767.0f) *sample_R = 32767.0f; else if (*sample_R < -32768.0f) *sample_R = -32768.0f;
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	edd3 7a00 	vldr	s15, [r3]
 8001bdc:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001c0c <Apply_MasterVolume_And_Clip+0xc0>
 8001be0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be8:	d400      	bmi.n	8001bec <Apply_MasterVolume_And_Clip+0xa0>
}
 8001bea:	e003      	b.n	8001bf4 <Apply_MasterVolume_And_Clip+0xa8>
    if (*sample_R > 32767.0f) *sample_R = 32767.0f; else if (*sample_R < -32768.0f) *sample_R = -32768.0f;
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	f04f 4247 	mov.w	r2, #3338665984	@ 0xc7000000
 8001bf2:	601a      	str	r2, [r3, #0]
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	200104d8 	.word	0x200104d8
 8001c04:	46fffe00 	.word	0x46fffe00
 8001c08:	46fffe00 	.word	0x46fffe00
 8001c0c:	c7000000 	.word	0xc7000000

08001c10 <Filter_Apply>:

// --- ANA ISLEME FONKSIYONU ---

void Filter_Apply(int16_t *buffer, uint32_t num_samples) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
    float sample_L, sample_R;

    for (uint32_t i = 0; i < num_samples; i += 2) {
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]
 8001c1e:	e06c      	b.n	8001cfa <Filter_Apply+0xea>
        sample_L = (float)buffer[i];
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	687a      	ldr	r2, [r7, #4]
 8001c26:	4413      	add	r3, r2
 8001c28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c2c:	ee07 3a90 	vmov	s15, r3
 8001c30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c34:	edc7 7a04 	vstr	s15, [r7, #16]
        sample_R = (float)buffer[i+1];
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	4413      	add	r3, r2
 8001c42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c46:	ee07 3a90 	vmov	s15, r3
 8001c4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c4e:	edc7 7a03 	vstr	s15, [r7, #12]

        // --- EFEKT ZINCIRI ---
        Apply_RingModulator(&sample_L, &sample_R);
 8001c52:	f107 020c 	add.w	r2, r7, #12
 8001c56:	f107 0310 	add.w	r3, r7, #16
 8001c5a:	4611      	mov	r1, r2
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fb43 	bl	80012e8 <Apply_RingModulator>
        Apply_LPF(&sample_L, &sample_R);
 8001c62:	f107 020c 	add.w	r2, r7, #12
 8001c66:	f107 0310 	add.w	r3, r7, #16
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fbbb 	bl	80013e8 <Apply_LPF>
        Apply_HPF(&sample_L, &sample_R);
 8001c72:	f107 020c 	add.w	r2, r7, #12
 8001c76:	f107 0310 	add.w	r3, r7, #16
 8001c7a:	4611      	mov	r1, r2
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff fbfd 	bl	800147c <Apply_HPF>
        Apply_AutoWah(&sample_L, &sample_R);
 8001c82:	f107 020c 	add.w	r2, r7, #12
 8001c86:	f107 0310 	add.w	r3, r7, #16
 8001c8a:	4611      	mov	r1, r2
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff fc4f 	bl	8001530 <Apply_AutoWah>
        Apply_Bitcrusher(&sample_L, &sample_R);
 8001c92:	f107 020c 	add.w	r2, r7, #12
 8001c96:	f107 0310 	add.w	r3, r7, #16
 8001c9a:	4611      	mov	r1, r2
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff fdf7 	bl	8001890 <Apply_Bitcrusher>
        Apply_Delay(&sample_L, &sample_R); // En son Delay (Eko)
 8001ca2:	f107 020c 	add.w	r2, r7, #12
 8001ca6:	f107 0310 	add.w	r3, r7, #16
 8001caa:	4611      	mov	r1, r2
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff febf 	bl	8001a30 <Apply_Delay>

        // --- CIKIS ---
        Apply_MasterVolume_And_Clip(&sample_L, &sample_R);
 8001cb2:	f107 020c 	add.w	r2, r7, #12
 8001cb6:	f107 0310 	add.w	r3, r7, #16
 8001cba:	4611      	mov	r1, r2
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff45 	bl	8001b4c <Apply_MasterVolume_And_Clip>

        buffer[i]   = (int16_t)sample_L;
 8001cc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	005b      	lsls	r3, r3, #1
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cd2:	ee17 2a90 	vmov	r2, s15
 8001cd6:	b212      	sxth	r2, r2
 8001cd8:	801a      	strh	r2, [r3, #0]
        buffer[i+1] = (int16_t)sample_R;
 8001cda:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cec:	ee17 2a90 	vmov	r2, s15
 8001cf0:	b212      	sxth	r2, r2
 8001cf2:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < num_samples; i += 2) {
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	3302      	adds	r3, #2
 8001cf8:	617b      	str	r3, [r7, #20]
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d38e      	bcc.n	8001c20 <Filter_Apply+0x10>
    }
}
 8001d02:	bf00      	nop
 8001d04:	bf00      	nop
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d10:	f001 fbca 	bl	80034a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d14:	f000 f816 	bl	8001d44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d18:	f000 f9d4 	bl	80020c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d1c:	f000 f9b2 	bl	8002084 <MX_DMA_Init>
  MX_I2C1_Init();
 8001d20:	f000 f91e 	bl	8001f60 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001d24:	f000 f94a 	bl	8001fbc <MX_I2S3_Init>
  MX_USB_DEVICE_Init();
 8001d28:	f00a f818 	bl	800bd5c <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8001d2c:	f000 f974 	bl	8002018 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001d30:	f000 f872 	bl	8001e18 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001d34:	f000 f8c2 	bl	8001ebc <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  App_Init(); // Ses sistemini ve GPIO'ları hazırlar
 8001d38:	f7fe fc90 	bl	800065c <App_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	      App_Loop(); // Melodi ve ADC okuma döngüsü
 8001d3c:	f7fe fcf4 	bl	8000728 <App_Loop>
  {
 8001d40:	bf00      	nop
 8001d42:	e7fb      	b.n	8001d3c <main+0x30>

08001d44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b094      	sub	sp, #80	@ 0x50
 8001d48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d4a:	f107 0320 	add.w	r3, r7, #32
 8001d4e:	2230      	movs	r2, #48	@ 0x30
 8001d50:	2100      	movs	r1, #0
 8001d52:	4618      	mov	r0, r3
 8001d54:	f00a fd18 	bl	800c788 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d58:	f107 030c 	add.w	r3, r7, #12
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d68:	2300      	movs	r3, #0
 8001d6a:	60bb      	str	r3, [r7, #8]
 8001d6c:	4b28      	ldr	r3, [pc, #160]	@ (8001e10 <SystemClock_Config+0xcc>)
 8001d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d70:	4a27      	ldr	r2, [pc, #156]	@ (8001e10 <SystemClock_Config+0xcc>)
 8001d72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d76:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d78:	4b25      	ldr	r3, [pc, #148]	@ (8001e10 <SystemClock_Config+0xcc>)
 8001d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d84:	2300      	movs	r3, #0
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	4b22      	ldr	r3, [pc, #136]	@ (8001e14 <SystemClock_Config+0xd0>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a21      	ldr	r2, [pc, #132]	@ (8001e14 <SystemClock_Config+0xd0>)
 8001d8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d92:	6013      	str	r3, [r2, #0]
 8001d94:	4b1f      	ldr	r3, [pc, #124]	@ (8001e14 <SystemClock_Config+0xd0>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d9c:	607b      	str	r3, [r7, #4]
 8001d9e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001da0:	2301      	movs	r3, #1
 8001da2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001da4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001da8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001daa:	2302      	movs	r3, #2
 8001dac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001dae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001db4:	2304      	movs	r3, #4
 8001db6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001db8:	2390      	movs	r3, #144	@ 0x90
 8001dba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001dc0:	2306      	movs	r3, #6
 8001dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dc4:	f107 0320 	add.w	r3, r7, #32
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f005 fe79 	bl	8007ac0 <HAL_RCC_OscConfig>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001dd4:	f000 fa74 	bl	80022c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dd8:	230f      	movs	r3, #15
 8001dda:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001de4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001de8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001dea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001df0:	f107 030c 	add.w	r3, r7, #12
 8001df4:	2104      	movs	r1, #4
 8001df6:	4618      	mov	r0, r3
 8001df8:	f006 f8da 	bl	8007fb0 <HAL_RCC_ClockConfig>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e02:	f000 fa5d 	bl	80022c0 <Error_Handler>
  }
}
 8001e06:	bf00      	nop
 8001e08:	3750      	adds	r7, #80	@ 0x50
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40023800 	.word	0x40023800
 8001e14:	40007000 	.word	0x40007000

08001e18 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e1e:	463b      	mov	r3, r7
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001e2a:	4b21      	ldr	r3, [pc, #132]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e2c:	4a21      	ldr	r2, [pc, #132]	@ (8001eb4 <MX_ADC1_Init+0x9c>)
 8001e2e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001e30:	4b1f      	ldr	r3, [pc, #124]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e36:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001e3c:	4b1c      	ldr	r3, [pc, #112]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e42:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e48:	4b19      	ldr	r3, [pc, #100]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e50:	4b17      	ldr	r3, [pc, #92]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e56:	4b16      	ldr	r3, [pc, #88]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e58:	4a17      	ldr	r2, [pc, #92]	@ (8001eb8 <MX_ADC1_Init+0xa0>)
 8001e5a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e5c:	4b14      	ldr	r3, [pc, #80]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001e62:	4b13      	ldr	r3, [pc, #76]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e64:	2201      	movs	r2, #1
 8001e66:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e68:	4b11      	ldr	r3, [pc, #68]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e70:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e76:	480e      	ldr	r0, [pc, #56]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e78:	f000 fdf0 	bl	8002a5c <HAL_ADC_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001e82:	f000 fa1d 	bl	80022c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e86:	2301      	movs	r3, #1
 8001e88:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e92:	463b      	mov	r3, r7
 8001e94:	4619      	mov	r1, r3
 8001e96:	4806      	ldr	r0, [pc, #24]	@ (8001eb0 <MX_ADC1_Init+0x98>)
 8001e98:	f000 fe24 	bl	8002ae4 <HAL_ADC_ConfigChannel>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001ea2:	f000 fa0d 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ea6:	bf00      	nop
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20018578 	.word	0x20018578
 8001eb4:	40012000 	.word	0x40012000
 8001eb8:	0f000001 	.word	0x0f000001

08001ebc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ec2:	463b      	mov	r3, r7
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001ece:	4b21      	ldr	r3, [pc, #132]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001ed0:	4a21      	ldr	r2, [pc, #132]	@ (8001f58 <MX_ADC2_Init+0x9c>)
 8001ed2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001eda:	4b1e      	ldr	r3, [pc, #120]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001ee6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001eec:	4b19      	ldr	r3, [pc, #100]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ef4:	4b17      	ldr	r3, [pc, #92]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001efa:	4b16      	ldr	r3, [pc, #88]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001efc:	4a17      	ldr	r2, [pc, #92]	@ (8001f5c <MX_ADC2_Init+0xa0>)
 8001efe:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f00:	4b14      	ldr	r3, [pc, #80]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001f06:	4b13      	ldr	r3, [pc, #76]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001f08:	2201      	movs	r2, #1
 8001f0a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001f0c:	4b11      	ldr	r3, [pc, #68]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f14:	4b0f      	ldr	r3, [pc, #60]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001f16:	2201      	movs	r2, #1
 8001f18:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001f1a:	480e      	ldr	r0, [pc, #56]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001f1c:	f000 fd9e 	bl	8002a5c <HAL_ADC_Init>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001f26:	f000 f9cb 	bl	80022c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001f32:	2300      	movs	r3, #0
 8001f34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001f36:	463b      	mov	r3, r7
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4806      	ldr	r0, [pc, #24]	@ (8001f54 <MX_ADC2_Init+0x98>)
 8001f3c:	f000 fdd2 	bl	8002ae4 <HAL_ADC_ConfigChannel>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001f46:	f000 f9bb 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001f4a:	bf00      	nop
 8001f4c:	3710      	adds	r7, #16
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	200185c0 	.word	0x200185c0
 8001f58:	40012100 	.word	0x40012100
 8001f5c:	0f000001 	.word	0x0f000001

08001f60 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f64:	4b12      	ldr	r3, [pc, #72]	@ (8001fb0 <MX_I2C1_Init+0x50>)
 8001f66:	4a13      	ldr	r2, [pc, #76]	@ (8001fb4 <MX_I2C1_Init+0x54>)
 8001f68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f6a:	4b11      	ldr	r3, [pc, #68]	@ (8001fb0 <MX_I2C1_Init+0x50>)
 8001f6c:	4a12      	ldr	r2, [pc, #72]	@ (8001fb8 <MX_I2C1_Init+0x58>)
 8001f6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f70:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb0 <MX_I2C1_Init+0x50>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f76:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb0 <MX_I2C1_Init+0x50>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb0 <MX_I2C1_Init+0x50>)
 8001f7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f84:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <MX_I2C1_Init+0x50>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f8a:	4b09      	ldr	r3, [pc, #36]	@ (8001fb0 <MX_I2C1_Init+0x50>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f90:	4b07      	ldr	r3, [pc, #28]	@ (8001fb0 <MX_I2C1_Init+0x50>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f96:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <MX_I2C1_Init+0x50>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f9c:	4804      	ldr	r0, [pc, #16]	@ (8001fb0 <MX_I2C1_Init+0x50>)
 8001f9e:	f002 fb33 	bl	8004608 <HAL_I2C_Init>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001fa8:	f000 f98a 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fac:	bf00      	nop
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	20018608 	.word	0x20018608
 8001fb4:	40005400 	.word	0x40005400
 8001fb8:	000186a0 	.word	0x000186a0

08001fbc <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001fc0:	4b13      	ldr	r3, [pc, #76]	@ (8002010 <MX_I2S3_Init+0x54>)
 8001fc2:	4a14      	ldr	r2, [pc, #80]	@ (8002014 <MX_I2S3_Init+0x58>)
 8001fc4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001fc6:	4b12      	ldr	r3, [pc, #72]	@ (8002010 <MX_I2S3_Init+0x54>)
 8001fc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fcc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001fce:	4b10      	ldr	r3, [pc, #64]	@ (8002010 <MX_I2S3_Init+0x54>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <MX_I2S3_Init+0x54>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001fda:	4b0d      	ldr	r3, [pc, #52]	@ (8002010 <MX_I2S3_Init+0x54>)
 8001fdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fe0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <MX_I2S3_Init+0x54>)
 8001fe4:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001fe8:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001fea:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <MX_I2S3_Init+0x54>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001ff0:	4b07      	ldr	r3, [pc, #28]	@ (8002010 <MX_I2S3_Init+0x54>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001ff6:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <MX_I2S3_Init+0x54>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001ffc:	4804      	ldr	r0, [pc, #16]	@ (8002010 <MX_I2S3_Init+0x54>)
 8001ffe:	f003 fb65 	bl	80056cc <HAL_I2S_Init>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8002008:	f000 f95a 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800200c:	bf00      	nop
 800200e:	bd80      	pop	{r7, pc}
 8002010:	2001865c 	.word	0x2001865c
 8002014:	40003c00 	.word	0x40003c00

08002018 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800201c:	4b17      	ldr	r3, [pc, #92]	@ (800207c <MX_SPI1_Init+0x64>)
 800201e:	4a18      	ldr	r2, [pc, #96]	@ (8002080 <MX_SPI1_Init+0x68>)
 8002020:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002022:	4b16      	ldr	r3, [pc, #88]	@ (800207c <MX_SPI1_Init+0x64>)
 8002024:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002028:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800202a:	4b14      	ldr	r3, [pc, #80]	@ (800207c <MX_SPI1_Init+0x64>)
 800202c:	2200      	movs	r2, #0
 800202e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002030:	4b12      	ldr	r3, [pc, #72]	@ (800207c <MX_SPI1_Init+0x64>)
 8002032:	2200      	movs	r2, #0
 8002034:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002036:	4b11      	ldr	r3, [pc, #68]	@ (800207c <MX_SPI1_Init+0x64>)
 8002038:	2200      	movs	r2, #0
 800203a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800203c:	4b0f      	ldr	r3, [pc, #60]	@ (800207c <MX_SPI1_Init+0x64>)
 800203e:	2200      	movs	r2, #0
 8002040:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002042:	4b0e      	ldr	r3, [pc, #56]	@ (800207c <MX_SPI1_Init+0x64>)
 8002044:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002048:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800204a:	4b0c      	ldr	r3, [pc, #48]	@ (800207c <MX_SPI1_Init+0x64>)
 800204c:	2200      	movs	r2, #0
 800204e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002050:	4b0a      	ldr	r3, [pc, #40]	@ (800207c <MX_SPI1_Init+0x64>)
 8002052:	2200      	movs	r2, #0
 8002054:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002056:	4b09      	ldr	r3, [pc, #36]	@ (800207c <MX_SPI1_Init+0x64>)
 8002058:	2200      	movs	r2, #0
 800205a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800205c:	4b07      	ldr	r3, [pc, #28]	@ (800207c <MX_SPI1_Init+0x64>)
 800205e:	2200      	movs	r2, #0
 8002060:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002062:	4b06      	ldr	r3, [pc, #24]	@ (800207c <MX_SPI1_Init+0x64>)
 8002064:	220a      	movs	r2, #10
 8002066:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002068:	4804      	ldr	r0, [pc, #16]	@ (800207c <MX_SPI1_Init+0x64>)
 800206a:	f006 fb1b 	bl	80086a4 <HAL_SPI_Init>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002074:	f000 f924 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002078:	bf00      	nop
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20018704 	.word	0x20018704
 8002080:	40013000 	.word	0x40013000

08002084 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	607b      	str	r3, [r7, #4]
 800208e:	4b0c      	ldr	r3, [pc, #48]	@ (80020c0 <MX_DMA_Init+0x3c>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	4a0b      	ldr	r2, [pc, #44]	@ (80020c0 <MX_DMA_Init+0x3c>)
 8002094:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002098:	6313      	str	r3, [r2, #48]	@ 0x30
 800209a:	4b09      	ldr	r3, [pc, #36]	@ (80020c0 <MX_DMA_Init+0x3c>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020a2:	607b      	str	r3, [r7, #4]
 80020a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80020a6:	2200      	movs	r2, #0
 80020a8:	2100      	movs	r1, #0
 80020aa:	2010      	movs	r0, #16
 80020ac:	f001 fb6d 	bl	800378a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80020b0:	2010      	movs	r0, #16
 80020b2:	f001 fb86 	bl	80037c2 <HAL_NVIC_EnableIRQ>

}
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40023800 	.word	0x40023800

080020c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08c      	sub	sp, #48	@ 0x30
 80020c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ca:	f107 031c 	add.w	r3, r7, #28
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	605a      	str	r2, [r3, #4]
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	60da      	str	r2, [r3, #12]
 80020d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	61bb      	str	r3, [r7, #24]
 80020de:	4b72      	ldr	r3, [pc, #456]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	4a71      	ldr	r2, [pc, #452]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 80020e4:	f043 0310 	orr.w	r3, r3, #16
 80020e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ea:	4b6f      	ldr	r3, [pc, #444]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ee:	f003 0310 	and.w	r3, r3, #16
 80020f2:	61bb      	str	r3, [r7, #24]
 80020f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
 80020fa:	4b6b      	ldr	r3, [pc, #428]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	4a6a      	ldr	r2, [pc, #424]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002100:	f043 0304 	orr.w	r3, r3, #4
 8002104:	6313      	str	r3, [r2, #48]	@ 0x30
 8002106:	4b68      	ldr	r3, [pc, #416]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210a:	f003 0304 	and.w	r3, r3, #4
 800210e:	617b      	str	r3, [r7, #20]
 8002110:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	613b      	str	r3, [r7, #16]
 8002116:	4b64      	ldr	r3, [pc, #400]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211a:	4a63      	ldr	r2, [pc, #396]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 800211c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002120:	6313      	str	r3, [r2, #48]	@ 0x30
 8002122:	4b61      	ldr	r3, [pc, #388]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800212a:	613b      	str	r3, [r7, #16]
 800212c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	60fb      	str	r3, [r7, #12]
 8002132:	4b5d      	ldr	r3, [pc, #372]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002136:	4a5c      	ldr	r2, [pc, #368]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	6313      	str	r3, [r2, #48]	@ 0x30
 800213e:	4b5a      	ldr	r3, [pc, #360]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	4b56      	ldr	r3, [pc, #344]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002152:	4a55      	ldr	r2, [pc, #340]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002154:	f043 0302 	orr.w	r3, r3, #2
 8002158:	6313      	str	r3, [r2, #48]	@ 0x30
 800215a:	4b53      	ldr	r3, [pc, #332]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	60bb      	str	r3, [r7, #8]
 8002164:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	607b      	str	r3, [r7, #4]
 800216a:	4b4f      	ldr	r3, [pc, #316]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216e:	4a4e      	ldr	r2, [pc, #312]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002170:	f043 0308 	orr.w	r3, r3, #8
 8002174:	6313      	str	r3, [r2, #48]	@ 0x30
 8002176:	4b4c      	ldr	r3, [pc, #304]	@ (80022a8 <MX_GPIO_Init+0x1e4>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	f003 0308 	and.w	r3, r3, #8
 800217e:	607b      	str	r3, [r7, #4]
 8002180:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8002182:	2200      	movs	r2, #0
 8002184:	2108      	movs	r1, #8
 8002186:	4849      	ldr	r0, [pc, #292]	@ (80022ac <MX_GPIO_Init+0x1e8>)
 8002188:	f002 fa24 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800218c:	2201      	movs	r2, #1
 800218e:	2101      	movs	r1, #1
 8002190:	4847      	ldr	r0, [pc, #284]	@ (80022b0 <MX_GPIO_Init+0x1ec>)
 8002192:	f002 fa1f 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002196:	2200      	movs	r2, #0
 8002198:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800219c:	4845      	ldr	r0, [pc, #276]	@ (80022b4 <MX_GPIO_Init+0x1f0>)
 800219e:	f002 fa19 	bl	80045d4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80021a2:	2308      	movs	r3, #8
 80021a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021a6:	2301      	movs	r3, #1
 80021a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021aa:	2300      	movs	r3, #0
 80021ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ae:	2300      	movs	r3, #0
 80021b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80021b2:	f107 031c 	add.w	r3, r7, #28
 80021b6:	4619      	mov	r1, r3
 80021b8:	483c      	ldr	r0, [pc, #240]	@ (80022ac <MX_GPIO_Init+0x1e8>)
 80021ba:	f001 ff5b 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80021be:	2301      	movs	r3, #1
 80021c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c2:	2301      	movs	r3, #1
 80021c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ca:	2300      	movs	r3, #0
 80021cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80021ce:	f107 031c 	add.w	r3, r7, #28
 80021d2:	4619      	mov	r1, r3
 80021d4:	4836      	ldr	r0, [pc, #216]	@ (80022b0 <MX_GPIO_Init+0x1ec>)
 80021d6:	f001 ff4d 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80021da:	2308      	movs	r3, #8
 80021dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021de:	2302      	movs	r3, #2
 80021e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e6:	2300      	movs	r3, #0
 80021e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021ea:	2305      	movs	r3, #5
 80021ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80021ee:	f107 031c 	add.w	r3, r7, #28
 80021f2:	4619      	mov	r1, r3
 80021f4:	482e      	ldr	r0, [pc, #184]	@ (80022b0 <MX_GPIO_Init+0x1ec>)
 80021f6:	f001 ff3d 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80021fa:	2301      	movs	r3, #1
 80021fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80021fe:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002202:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002208:	f107 031c 	add.w	r3, r7, #28
 800220c:	4619      	mov	r1, r3
 800220e:	482a      	ldr	r0, [pc, #168]	@ (80022b8 <MX_GPIO_Init+0x1f4>)
 8002210:	f001 ff30 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002214:	2304      	movs	r3, #4
 8002216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002218:	2300      	movs	r3, #0
 800221a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002220:	f107 031c 	add.w	r3, r7, #28
 8002224:	4619      	mov	r1, r3
 8002226:	4825      	ldr	r0, [pc, #148]	@ (80022bc <MX_GPIO_Init+0x1f8>)
 8002228:	f001 ff24 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800222c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002230:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002232:	2302      	movs	r3, #2
 8002234:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002236:	2300      	movs	r3, #0
 8002238:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223a:	2300      	movs	r3, #0
 800223c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800223e:	2305      	movs	r3, #5
 8002240:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002242:	f107 031c 	add.w	r3, r7, #28
 8002246:	4619      	mov	r1, r3
 8002248:	481c      	ldr	r0, [pc, #112]	@ (80022bc <MX_GPIO_Init+0x1f8>)
 800224a:	f001 ff13 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           PD4 */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800224e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8002252:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002254:	2301      	movs	r3, #1
 8002256:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225c:	2300      	movs	r3, #0
 800225e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002260:	f107 031c 	add.w	r3, r7, #28
 8002264:	4619      	mov	r1, r3
 8002266:	4813      	ldr	r0, [pc, #76]	@ (80022b4 <MX_GPIO_Init+0x1f0>)
 8002268:	f001 ff04 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800226c:	2320      	movs	r3, #32
 800226e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002270:	2300      	movs	r3, #0
 8002272:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002274:	2300      	movs	r3, #0
 8002276:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002278:	f107 031c 	add.w	r3, r7, #28
 800227c:	4619      	mov	r1, r3
 800227e:	480d      	ldr	r0, [pc, #52]	@ (80022b4 <MX_GPIO_Init+0x1f0>)
 8002280:	f001 fef8 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002284:	2302      	movs	r3, #2
 8002286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002288:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800228c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	2300      	movs	r3, #0
 8002290:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002292:	f107 031c 	add.w	r3, r7, #28
 8002296:	4619      	mov	r1, r3
 8002298:	4804      	ldr	r0, [pc, #16]	@ (80022ac <MX_GPIO_Init+0x1e8>)
 800229a:	f001 feeb 	bl	8004074 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800229e:	bf00      	nop
 80022a0:	3730      	adds	r7, #48	@ 0x30
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40021000 	.word	0x40021000
 80022b0:	40020800 	.word	0x40020800
 80022b4:	40020c00 	.word	0x40020c00
 80022b8:	40020000 	.word	0x40020000
 80022bc:	40020400 	.word	0x40020400

080022c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80022c4:	b672      	cpsid	i
}
 80022c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022c8:	bf00      	nop
 80022ca:	e7fd      	b.n	80022c8 <Error_Handler+0x8>

080022cc <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80022d0:	480e      	ldr	r0, [pc, #56]	@ (800230c <I2Cx_Init+0x40>)
 80022d2:	f002 fe39 	bl	8004f48 <HAL_I2C_GetState>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d114      	bne.n	8002306 <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 80022dc:	4b0b      	ldr	r3, [pc, #44]	@ (800230c <I2Cx_Init+0x40>)
 80022de:	4a0c      	ldr	r2, [pc, #48]	@ (8002310 <I2Cx_Init+0x44>)
 80022e0:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80022e2:	4b0a      	ldr	r3, [pc, #40]	@ (800230c <I2Cx_Init+0x40>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 80022e8:	4b08      	ldr	r3, [pc, #32]	@ (800230c <I2Cx_Init+0x40>)
 80022ea:	2233      	movs	r2, #51	@ 0x33
 80022ec:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022ee:	4b07      	ldr	r3, [pc, #28]	@ (800230c <I2Cx_Init+0x40>)
 80022f0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80022f4:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80022f6:	4b05      	ldr	r3, [pc, #20]	@ (800230c <I2Cx_Init+0x40>)
 80022f8:	4a06      	ldr	r2, [pc, #24]	@ (8002314 <I2Cx_Init+0x48>)
 80022fa:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 80022fc:	f000 f876 	bl	80023ec <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8002300:	4802      	ldr	r0, [pc, #8]	@ (800230c <I2Cx_Init+0x40>)
 8002302:	f002 f981 	bl	8004608 <HAL_I2C_Init>
  }
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	2001875c 	.word	0x2001875c
 8002310:	000186a0 	.word	0x000186a0
 8002314:	40005400 	.word	0x40005400

08002318 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af04      	add	r7, sp, #16
 800231e:	4603      	mov	r3, r0
 8002320:	71fb      	strb	r3, [r7, #7]
 8002322:	460b      	mov	r3, r1
 8002324:	71bb      	strb	r3, [r7, #6]
 8002326:	4613      	mov	r3, r2
 8002328:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800232a:	2300      	movs	r3, #0
 800232c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	b299      	uxth	r1, r3
 8002332:	79bb      	ldrb	r3, [r7, #6]
 8002334:	b29a      	uxth	r2, r3
 8002336:	4b0c      	ldr	r3, [pc, #48]	@ (8002368 <I2Cx_WriteData+0x50>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	9302      	str	r3, [sp, #8]
 800233c:	2301      	movs	r3, #1
 800233e:	9301      	str	r3, [sp, #4]
 8002340:	1d7b      	adds	r3, r7, #5
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	2301      	movs	r3, #1
 8002346:	4809      	ldr	r0, [pc, #36]	@ (800236c <I2Cx_WriteData+0x54>)
 8002348:	f002 fad2 	bl	80048f0 <HAL_I2C_Mem_Write>
 800234c:	4603      	mov	r3, r0
 800234e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8002350:	7bfb      	ldrb	r3, [r7, #15]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	4618      	mov	r0, r3
 800235a:	f000 f837 	bl	80023cc <I2Cx_Error>
  }
}
 800235e:	bf00      	nop
 8002360:	3710      	adds	r7, #16
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20000038 	.word	0x20000038
 800236c:	2001875c 	.word	0x2001875c

08002370 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af04      	add	r7, sp, #16
 8002376:	4603      	mov	r3, r0
 8002378:	460a      	mov	r2, r1
 800237a:	71fb      	strb	r3, [r7, #7]
 800237c:	4613      	mov	r3, r2
 800237e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002380:	2300      	movs	r3, #0
 8002382:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002384:	2300      	movs	r3, #0
 8002386:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	b299      	uxth	r1, r3
 800238c:	79bb      	ldrb	r3, [r7, #6]
 800238e:	b29a      	uxth	r2, r3
 8002390:	4b0c      	ldr	r3, [pc, #48]	@ (80023c4 <I2Cx_ReadData+0x54>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	9302      	str	r3, [sp, #8]
 8002396:	2301      	movs	r3, #1
 8002398:	9301      	str	r3, [sp, #4]
 800239a:	f107 030e 	add.w	r3, r7, #14
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	2301      	movs	r3, #1
 80023a2:	4809      	ldr	r0, [pc, #36]	@ (80023c8 <I2Cx_ReadData+0x58>)
 80023a4:	f002 fb9e 	bl	8004ae4 <HAL_I2C_Mem_Read>
 80023a8:	4603      	mov	r3, r0
 80023aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80023ac:	7bfb      	ldrb	r3, [r7, #15]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f000 f809 	bl	80023cc <I2Cx_Error>
  }
  return value;
 80023ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3710      	adds	r7, #16
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	20000038 	.word	0x20000038
 80023c8:	2001875c 	.word	0x2001875c

080023cc <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 80023d6:	4804      	ldr	r0, [pc, #16]	@ (80023e8 <I2Cx_Error+0x1c>)
 80023d8:	f002 fa5a 	bl	8004890 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 80023dc:	f7ff ff76 	bl	80022cc <I2Cx_Init>
}
 80023e0:	bf00      	nop
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	2001875c 	.word	0x2001875c

080023ec <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b088      	sub	sp, #32
 80023f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	60bb      	str	r3, [r7, #8]
 80023f6:	4b25      	ldr	r3, [pc, #148]	@ (800248c <I2Cx_MspInit+0xa0>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fa:	4a24      	ldr	r2, [pc, #144]	@ (800248c <I2Cx_MspInit+0xa0>)
 80023fc:	f043 0302 	orr.w	r3, r3, #2
 8002400:	6313      	str	r3, [r2, #48]	@ 0x30
 8002402:	4b22      	ldr	r3, [pc, #136]	@ (800248c <I2Cx_MspInit+0xa0>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 800240e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002412:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002414:	2312      	movs	r3, #18
 8002416:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002418:	2302      	movs	r3, #2
 800241a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002420:	2304      	movs	r3, #4
 8002422:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 8002424:	f107 030c 	add.w	r3, r7, #12
 8002428:	4619      	mov	r1, r3
 800242a:	4819      	ldr	r0, [pc, #100]	@ (8002490 <I2Cx_MspInit+0xa4>)
 800242c:	f001 fe22 	bl	8004074 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8002430:	2300      	movs	r3, #0
 8002432:	607b      	str	r3, [r7, #4]
 8002434:	4b15      	ldr	r3, [pc, #84]	@ (800248c <I2Cx_MspInit+0xa0>)
 8002436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002438:	4a14      	ldr	r2, [pc, #80]	@ (800248c <I2Cx_MspInit+0xa0>)
 800243a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800243e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002440:	4b12      	ldr	r3, [pc, #72]	@ (800248c <I2Cx_MspInit+0xa0>)
 8002442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002444:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002448:	607b      	str	r3, [r7, #4]
 800244a:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800244c:	4b0f      	ldr	r3, [pc, #60]	@ (800248c <I2Cx_MspInit+0xa0>)
 800244e:	6a1b      	ldr	r3, [r3, #32]
 8002450:	4a0e      	ldr	r2, [pc, #56]	@ (800248c <I2Cx_MspInit+0xa0>)
 8002452:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002456:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8002458:	4b0c      	ldr	r3, [pc, #48]	@ (800248c <I2Cx_MspInit+0xa0>)
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	4a0b      	ldr	r2, [pc, #44]	@ (800248c <I2Cx_MspInit+0xa0>)
 800245e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002462:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8002464:	2200      	movs	r2, #0
 8002466:	2100      	movs	r1, #0
 8002468:	201f      	movs	r0, #31
 800246a:	f001 f98e 	bl	800378a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800246e:	201f      	movs	r0, #31
 8002470:	f001 f9a7 	bl	80037c2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8002474:	2200      	movs	r2, #0
 8002476:	2100      	movs	r1, #0
 8002478:	2020      	movs	r0, #32
 800247a:	f001 f986 	bl	800378a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 800247e:	2020      	movs	r0, #32
 8002480:	f001 f99f 	bl	80037c2 <HAL_NVIC_EnableIRQ>
}
 8002484:	bf00      	nop
 8002486:	3720      	adds	r7, #32
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40023800 	.word	0x40023800
 8002490:	40020400 	.word	0x40020400

08002494 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 800249a:	2300      	movs	r3, #0
 800249c:	603b      	str	r3, [r7, #0]
 800249e:	4b17      	ldr	r3, [pc, #92]	@ (80024fc <AUDIO_IO_Init+0x68>)
 80024a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a2:	4a16      	ldr	r2, [pc, #88]	@ (80024fc <AUDIO_IO_Init+0x68>)
 80024a4:	f043 0308 	orr.w	r3, r3, #8
 80024a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024aa:	4b14      	ldr	r3, [pc, #80]	@ (80024fc <AUDIO_IO_Init+0x68>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	f003 0308 	and.w	r3, r3, #8
 80024b2:	603b      	str	r3, [r7, #0]
 80024b4:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 80024b6:	2310      	movs	r3, #16
 80024b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ba:	2301      	movs	r3, #1
 80024bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80024be:	2302      	movs	r3, #2
 80024c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 80024c6:	1d3b      	adds	r3, r7, #4
 80024c8:	4619      	mov	r1, r3
 80024ca:	480d      	ldr	r0, [pc, #52]	@ (8002500 <AUDIO_IO_Init+0x6c>)
 80024cc:	f001 fdd2 	bl	8004074 <HAL_GPIO_Init>
  
  I2Cx_Init();
 80024d0:	f7ff fefc 	bl	80022cc <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 80024d4:	2200      	movs	r2, #0
 80024d6:	2110      	movs	r1, #16
 80024d8:	4809      	ldr	r0, [pc, #36]	@ (8002500 <AUDIO_IO_Init+0x6c>)
 80024da:	f002 f87b 	bl	80045d4 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80024de:	2005      	movs	r0, #5
 80024e0:	f001 f854 	bl	800358c <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 80024e4:	2201      	movs	r2, #1
 80024e6:	2110      	movs	r1, #16
 80024e8:	4805      	ldr	r0, [pc, #20]	@ (8002500 <AUDIO_IO_Init+0x6c>)
 80024ea:	f002 f873 	bl	80045d4 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 80024ee:	2005      	movs	r0, #5
 80024f0:	f001 f84c 	bl	800358c <HAL_Delay>
}
 80024f4:	bf00      	nop
 80024f6:	3718      	adds	r7, #24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40023800 	.word	0x40023800
 8002500:	40020c00 	.word	0x40020c00

08002504 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  
}
 8002508:	bf00      	nop
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr

08002512 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b082      	sub	sp, #8
 8002516:	af00      	add	r7, sp, #0
 8002518:	4603      	mov	r3, r0
 800251a:	71fb      	strb	r3, [r7, #7]
 800251c:	460b      	mov	r3, r1
 800251e:	71bb      	strb	r3, [r7, #6]
 8002520:	4613      	mov	r3, r2
 8002522:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002524:	797a      	ldrb	r2, [r7, #5]
 8002526:	79b9      	ldrb	r1, [r7, #6]
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff fef4 	bl	8002318 <I2Cx_WriteData>
}
 8002530:	bf00      	nop
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	460a      	mov	r2, r1
 8002542:	71fb      	strb	r3, [r7, #7]
 8002544:	4613      	mov	r3, r2
 8002546:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8002548:	79ba      	ldrb	r2, [r7, #6]
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	4611      	mov	r1, r2
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff ff0e 	bl	8002370 <I2Cx_ReadData>
 8002554:	4603      	mov	r3, r0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
	...

08002560 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8002560:	b590      	push	{r4, r7, lr}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	603a      	str	r2, [r7, #0]
 800256a:	80fb      	strh	r3, [r7, #6]
 800256c:	460b      	mov	r3, r1
 800256e:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8002574:	2200      	movs	r2, #0
 8002576:	6839      	ldr	r1, [r7, #0]
 8002578:	481c      	ldr	r0, [pc, #112]	@ (80025ec <BSP_AUDIO_OUT_Init+0x8c>)
 800257a:	f000 f8e3 	bl	8002744 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800257e:	4b1b      	ldr	r3, [pc, #108]	@ (80025ec <BSP_AUDIO_OUT_Init+0x8c>)
 8002580:	4a1b      	ldr	r2, [pc, #108]	@ (80025f0 <BSP_AUDIO_OUT_Init+0x90>)
 8002582:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8002584:	4819      	ldr	r0, [pc, #100]	@ (80025ec <BSP_AUDIO_OUT_Init+0x8c>)
 8002586:	f003 fc6b 	bl	8005e60 <HAL_I2S_GetState>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d103      	bne.n	8002598 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8002590:	2100      	movs	r1, #0
 8002592:	4816      	ldr	r0, [pc, #88]	@ (80025ec <BSP_AUDIO_OUT_Init+0x8c>)
 8002594:	f000 f930 	bl	80027f8 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8002598:	6838      	ldr	r0, [r7, #0]
 800259a:	f000 f9f5 	bl	8002988 <I2S3_Init>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 80025a8:	7bfb      	ldrb	r3, [r7, #15]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10e      	bne.n	80025cc <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retrieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80025ae:	4b11      	ldr	r3, [pc, #68]	@ (80025f4 <BSP_AUDIO_OUT_Init+0x94>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	2094      	movs	r0, #148	@ 0x94
 80025b4:	4798      	blx	r3
 80025b6:	4603      	mov	r3, r0
 80025b8:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 80025bc:	2be0      	cmp	r3, #224	@ 0xe0
 80025be:	d103      	bne.n	80025c8 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80025c0:	4b0d      	ldr	r3, [pc, #52]	@ (80025f8 <BSP_AUDIO_OUT_Init+0x98>)
 80025c2:	4a0c      	ldr	r2, [pc, #48]	@ (80025f4 <BSP_AUDIO_OUT_Init+0x94>)
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	e001      	b.n	80025cc <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d107      	bne.n	80025e2 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80025d2:	4b09      	ldr	r3, [pc, #36]	@ (80025f8 <BSP_AUDIO_OUT_Init+0x98>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681c      	ldr	r4, [r3, #0]
 80025d8:	797a      	ldrb	r2, [r7, #5]
 80025da:	88f9      	ldrh	r1, [r7, #6]
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	2094      	movs	r0, #148	@ 0x94
 80025e0:	47a0      	blx	r4
  }
  
  return ret;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd90      	pop	{r4, r7, pc}
 80025ec:	200187b4 	.word	0x200187b4
 80025f0:	40003c00 	.word	0x40003c00
 80025f4:	20000000 	.word	0x20000000
 80025f8:	200187b0 	.word	0x200187b0

080025fc <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8002606:	4b10      	ldr	r3, [pc, #64]	@ (8002648 <BSP_AUDIO_OUT_Play+0x4c>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	b292      	uxth	r2, r2
 8002610:	6879      	ldr	r1, [r7, #4]
 8002612:	2094      	movs	r0, #148	@ 0x94
 8002614:	4798      	blx	r3
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e00f      	b.n	8002640 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002626:	d203      	bcs.n	8002630 <BSP_AUDIO_OUT_Play+0x34>
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	085b      	lsrs	r3, r3, #1
 800262c:	b29b      	uxth	r3, r3
 800262e:	e001      	b.n	8002634 <BSP_AUDIO_OUT_Play+0x38>
 8002630:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002634:	461a      	mov	r2, r3
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	4804      	ldr	r0, [pc, #16]	@ (800264c <BSP_AUDIO_OUT_Play+0x50>)
 800263a:	f003 f987 	bl	800594c <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800263e:	2300      	movs	r3, #0
  }
}
 8002640:	4618      	mov	r0, r3
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	200187b0 	.word	0x200187b0
 800264c:	200187b4 	.word	0x200187b4

08002650 <BSP_AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Stop(uint32_t Option)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 8002658:	480e      	ldr	r0, [pc, #56]	@ (8002694 <BSP_AUDIO_OUT_Stop+0x44>)
 800265a:	f003 fa1b 	bl	8005a94 <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 800265e:	4b0e      	ldr	r3, [pc, #56]	@ (8002698 <BSP_AUDIO_OUT_Stop+0x48>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	2094      	movs	r0, #148	@ 0x94
 8002668:	4798      	blx	r3
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <BSP_AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e00b      	b.n	800268c <BSP_AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d107      	bne.n	800268a <BSP_AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 800267a:	2001      	movs	r0, #1
 800267c:	f000 ff86 	bl	800358c <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8002680:	2200      	movs	r2, #0
 8002682:	2110      	movs	r1, #16
 8002684:	4805      	ldr	r0, [pc, #20]	@ (800269c <BSP_AUDIO_OUT_Stop+0x4c>)
 8002686:	f001 ffa5 	bl	80045d4 <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800268a:	2300      	movs	r3, #0
  }
}
 800268c:	4618      	mov	r0, r3
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	200187b4 	.word	0x200187b4
 8002698:	200187b0 	.word	0x200187b0
 800269c:	40020c00 	.word	0x40020c00

080026a0 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 80026aa:	4b08      	ldr	r3, [pc, #32]	@ (80026cc <BSP_AUDIO_OUT_SetVolume+0x2c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	79fa      	ldrb	r2, [r7, #7]
 80026b2:	4611      	mov	r1, r2
 80026b4:	2094      	movs	r0, #148	@ 0x94
 80026b6:	4798      	blx	r3
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <BSP_AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80026c2:	2300      	movs	r3, #0
  }
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3708      	adds	r7, #8
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	200187b0 	.word	0x200187b0

080026d0 <BSP_AUDIO_OUT_SetMute>:
  * @param  Cmd: could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to 
  *         unmute the codec and restore previous volume level.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetMute(uint32_t Cmd)
{ 
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* Call the Codec Mute function */
  if(pAudioDrv->SetMute(AUDIO_I2C_ADDRESS, Cmd) != 0)
 80026d8:	4b07      	ldr	r3, [pc, #28]	@ (80026f8 <BSP_AUDIO_OUT_SetMute+0x28>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	2094      	movs	r0, #148	@ 0x94
 80026e2:	4798      	blx	r3
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <BSP_AUDIO_OUT_SetMute+0x1e>
  {
    return AUDIO_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e000      	b.n	80026f0 <BSP_AUDIO_OUT_SetMute+0x20>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80026ee:	2300      	movs	r3, #0
  }
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3708      	adds	r7, #8
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	200187b0 	.word	0x200187b0

080026fc <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a04      	ldr	r2, [pc, #16]	@ (800271c <HAL_I2S_TxCpltCallback+0x20>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d101      	bne.n	8002712 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 800270e:	f009 fbfb 	bl	800bf08 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8002712:	bf00      	nop
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40003c00 	.word	0x40003c00

08002720 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a04      	ldr	r2, [pc, #16]	@ (8002740 <HAL_I2S_TxHalfCpltCallback+0x20>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d101      	bne.n	8002736 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8002732:	f009 fbdb 	bl	800beec <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8002736:	bf00      	nop
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	40003c00 	.word	0x40003c00

08002744 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8002744:	b580      	push	{r7, lr}
 8002746:	b08a      	sub	sp, #40	@ 0x28
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8002750:	2300      	movs	r3, #0
 8002752:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002756:	23ff      	movs	r3, #255	@ 0xff
 8002758:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  
  for(index = 0; index < 8; index++)
 800275c:	2300      	movs	r3, #0
 800275e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002762:	e010      	b.n	8002786 <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8002764:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002768:	4a20      	ldr	r2, [pc, #128]	@ (80027ec <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 800276a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800276e:	68ba      	ldr	r2, [r7, #8]
 8002770:	429a      	cmp	r2, r3
 8002772:	d103      	bne.n	800277c <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8002774:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002778:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  for(index = 0; index < 8; index++)
 800277c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002780:	3301      	adds	r3, #1
 8002782:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002786:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800278a:	2b07      	cmp	r3, #7
 800278c:	d9ea      	bls.n	8002764 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 800278e:	f107 0314 	add.w	r3, r7, #20
 8002792:	4618      	mov	r0, r3
 8002794:	f005 fefa 	bl	800858c <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8002798:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800279c:	f003 0307 	and.w	r3, r3, #7
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d113      	bne.n	80027cc <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80027a4:	2301      	movs	r3, #1
 80027a6:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 80027a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80027ac:	4a10      	ldr	r2, [pc, #64]	@ (80027f0 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 80027ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b2:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 80027b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80027b8:	4a0e      	ldr	r2, [pc, #56]	@ (80027f4 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 80027ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027be:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80027c0:	f107 0314 	add.w	r3, r7, #20
 80027c4:	4618      	mov	r0, r3
 80027c6:	f005 fdff 	bl	80083c8 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 80027ca:	e00b      	b.n	80027e4 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80027cc:	2301      	movs	r3, #1
 80027ce:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 80027d0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80027d4:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 80027d6:	2303      	movs	r3, #3
 80027d8:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80027da:	f107 0314 	add.w	r3, r7, #20
 80027de:	4618      	mov	r0, r3
 80027e0:	f005 fdf2 	bl	80083c8 <HAL_RCCEx_PeriphCLKConfig>
}
 80027e4:	bf00      	nop
 80027e6:	3728      	adds	r7, #40	@ 0x28
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	0800d2a0 	.word	0x0800d2a0
 80027f0:	0800d2c0 	.word	0x0800d2c0
 80027f4:	0800d2e0 	.word	0x0800d2e0

080027f8 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08c      	sub	sp, #48	@ 0x30
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8002802:	2300      	movs	r3, #0
 8002804:	61bb      	str	r3, [r7, #24]
 8002806:	4b56      	ldr	r3, [pc, #344]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280a:	4a55      	ldr	r2, [pc, #340]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 800280c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002810:	6413      	str	r3, [r2, #64]	@ 0x40
 8002812:	4b53      	ldr	r3, [pc, #332]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002816:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800281a:	61bb      	str	r3, [r7, #24]
 800281c:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	4b4f      	ldr	r3, [pc, #316]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	4a4e      	ldr	r2, [pc, #312]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002828:	f043 0304 	orr.w	r3, r3, #4
 800282c:	6313      	str	r3, [r2, #48]	@ 0x30
 800282e:	4b4c      	ldr	r3, [pc, #304]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002832:	f003 0304 	and.w	r3, r3, #4
 8002836:	617b      	str	r3, [r7, #20]
 8002838:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
 800283e:	4b48      	ldr	r3, [pc, #288]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002842:	4a47      	ldr	r2, [pc, #284]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	6313      	str	r3, [r2, #48]	@ 0x30
 800284a:	4b45      	ldr	r3, [pc, #276]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	613b      	str	r3, [r7, #16]
 8002854:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8002856:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800285a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 800285c:	2302      	movs	r3, #2
 800285e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8002860:	2300      	movs	r3, #0
 8002862:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8002864:	2302      	movs	r3, #2
 8002866:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8002868:	2306      	movs	r3, #6
 800286a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 800286c:	f107 031c 	add.w	r3, r7, #28
 8002870:	4619      	mov	r1, r3
 8002872:	483c      	ldr	r0, [pc, #240]	@ (8002964 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8002874:	f001 fbfe 	bl	8004074 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8002878:	2310      	movs	r3, #16
 800287a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 800287c:	f107 031c 	add.w	r3, r7, #28
 8002880:	4619      	mov	r1, r3
 8002882:	4839      	ldr	r0, [pc, #228]	@ (8002968 <BSP_AUDIO_OUT_MspInit+0x170>)
 8002884:	f001 fbf6 	bl	8004074 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8002888:	2300      	movs	r3, #0
 800288a:	60fb      	str	r3, [r7, #12]
 800288c:	4b34      	ldr	r3, [pc, #208]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 800288e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002890:	4a33      	ldr	r2, [pc, #204]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 8002892:	f043 0304 	orr.w	r3, r3, #4
 8002896:	6313      	str	r3, [r2, #48]	@ 0x30
 8002898:	4b31      	ldr	r3, [pc, #196]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	f003 0304 	and.w	r3, r3, #4
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 80028a4:	2380      	movs	r3, #128	@ 0x80
 80028a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 80028a8:	f107 031c 	add.w	r3, r7, #28
 80028ac:	4619      	mov	r1, r3
 80028ae:	482d      	ldr	r0, [pc, #180]	@ (8002964 <BSP_AUDIO_OUT_MspInit+0x16c>)
 80028b0:	f001 fbe0 	bl	8004074 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 80028b4:	2300      	movs	r3, #0
 80028b6:	60bb      	str	r3, [r7, #8]
 80028b8:	4b29      	ldr	r3, [pc, #164]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 80028ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028bc:	4a28      	ldr	r2, [pc, #160]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 80028be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80028c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c4:	4b26      	ldr	r3, [pc, #152]	@ (8002960 <BSP_AUDIO_OUT_MspInit+0x168>)
 80028c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028cc:	60bb      	str	r3, [r7, #8]
 80028ce:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a25      	ldr	r2, [pc, #148]	@ (800296c <BSP_AUDIO_OUT_MspInit+0x174>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d136      	bne.n	8002948 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 80028da:	4b25      	ldr	r3, [pc, #148]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 80028dc:	2200      	movs	r2, #0
 80028de:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80028e0:	4b23      	ldr	r3, [pc, #140]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 80028e2:	2240      	movs	r2, #64	@ 0x40
 80028e4:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80028e6:	4b22      	ldr	r3, [pc, #136]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 80028ec:	4b20      	ldr	r3, [pc, #128]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 80028ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028f2:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 80028f4:	4b1e      	ldr	r3, [pc, #120]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 80028f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028fa:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 80028fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 80028fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002902:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8002904:	4b1a      	ldr	r3, [pc, #104]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002906:	2200      	movs	r2, #0
 8002908:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 800290a:	4b19      	ldr	r3, [pc, #100]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 800290c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002910:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8002912:	4b17      	ldr	r3, [pc, #92]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002914:	2204      	movs	r2, #4
 8002916:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002918:	4b15      	ldr	r3, [pc, #84]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 800291a:	2203      	movs	r2, #3
 800291c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800291e:	4b14      	ldr	r3, [pc, #80]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002920:	2200      	movs	r2, #0
 8002922:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8002924:	4b12      	ldr	r3, [pc, #72]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002926:	2200      	movs	r2, #0
 8002928:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 800292a:	4b11      	ldr	r3, [pc, #68]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 800292c:	4a11      	ldr	r2, [pc, #68]	@ (8002974 <BSP_AUDIO_OUT_MspInit+0x17c>)
 800292e:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a0f      	ldr	r2, [pc, #60]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002934:	639a      	str	r2, [r3, #56]	@ 0x38
 8002936:	4a0e      	ldr	r2, [pc, #56]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 800293c:	480c      	ldr	r0, [pc, #48]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 800293e:	f001 f809 	bl	8003954 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8002942:	480b      	ldr	r0, [pc, #44]	@ (8002970 <BSP_AUDIO_OUT_MspInit+0x178>)
 8002944:	f000 ff58 	bl	80037f8 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8002948:	2200      	movs	r2, #0
 800294a:	210e      	movs	r1, #14
 800294c:	202f      	movs	r0, #47	@ 0x2f
 800294e:	f000 ff1c 	bl	800378a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8002952:	202f      	movs	r0, #47	@ 0x2f
 8002954:	f000 ff35 	bl	80037c2 <HAL_NVIC_EnableIRQ>
}
 8002958:	bf00      	nop
 800295a:	3730      	adds	r7, #48	@ 0x30
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40023800 	.word	0x40023800
 8002964:	40020800 	.word	0x40020800
 8002968:	40020000 	.word	0x40020000
 800296c:	40003c00 	.word	0x40003c00
 8002970:	200187fc 	.word	0x200187fc
 8002974:	400260b8 	.word	0x400260b8

08002978 <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
}
 800297c:	bf00      	nop
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
	...

08002988 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8002990:	4b17      	ldr	r3, [pc, #92]	@ (80029f0 <I2S3_Init+0x68>)
 8002992:	4a18      	ldr	r2, [pc, #96]	@ (80029f4 <I2S3_Init+0x6c>)
 8002994:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8002996:	4b16      	ldr	r3, [pc, #88]	@ (80029f0 <I2S3_Init+0x68>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	69da      	ldr	r2, [r3, #28]
 800299c:	4b14      	ldr	r3, [pc, #80]	@ (80029f0 <I2S3_Init+0x68>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029a4:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 80029a6:	4a12      	ldr	r2, [pc, #72]	@ (80029f0 <I2S3_Init+0x68>)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 80029ac:	4b10      	ldr	r3, [pc, #64]	@ (80029f0 <I2S3_Init+0x68>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 80029b2:	4b0f      	ldr	r3, [pc, #60]	@ (80029f0 <I2S3_Init+0x68>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 80029b8:	4b0d      	ldr	r3, [pc, #52]	@ (80029f0 <I2S3_Init+0x68>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 80029be:	4b0c      	ldr	r3, [pc, #48]	@ (80029f0 <I2S3_Init+0x68>)
 80029c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029c4:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 80029c6:	4b0a      	ldr	r3, [pc, #40]	@ (80029f0 <I2S3_Init+0x68>)
 80029c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029cc:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 80029ce:	4b08      	ldr	r3, [pc, #32]	@ (80029f0 <I2S3_Init+0x68>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 80029d4:	4806      	ldr	r0, [pc, #24]	@ (80029f0 <I2S3_Init+0x68>)
 80029d6:	f002 fe79 	bl	80056cc <HAL_I2S_Init>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e000      	b.n	80029e6 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 80029e4:	2300      	movs	r3, #0
  }
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	200187b4 	.word	0x200187b4
 80029f4:	40003c00 	.word	0x40003c00

080029f8 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8002a00:	f000 f804 	bl	8002a0c <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8002a04:	bf00      	nop
 8002a06:	3708      	adds	r7, #8
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8002a10:	bf00      	nop
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8002a1a:	b480      	push	{r7}
 8002a1c:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8002a1e:	bf00      	nop
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a07      	ldr	r2, [pc, #28]	@ (8002a54 <HAL_I2S_ErrorCallback+0x2c>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d101      	bne.n	8002a3e <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8002a3a:	f7ff ff9d 	bl	8002978 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a05      	ldr	r2, [pc, #20]	@ (8002a58 <HAL_I2S_ErrorCallback+0x30>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d101      	bne.n	8002a4c <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8002a48:	f7ff ffe7 	bl	8002a1a <BSP_AUDIO_IN_Error_Callback>
  }
}
 8002a4c:	bf00      	nop
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40003c00 	.word	0x40003c00
 8002a58:	40003800 	.word	0x40003800

08002a5c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e033      	b.n	8002ada <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d109      	bne.n	8002a8e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 fa78 	bl	8002f70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a92:	f003 0310 	and.w	r3, r3, #16
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d118      	bne.n	8002acc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002aa2:	f023 0302 	bic.w	r3, r3, #2
 8002aa6:	f043 0202 	orr.w	r2, r3, #2
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f93a 	bl	8002d28 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	f023 0303 	bic.w	r3, r3, #3
 8002ac2:	f043 0201 	orr.w	r2, r3, #1
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	641a      	str	r2, [r3, #64]	@ 0x40
 8002aca:	e001      	b.n	8002ad0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
	...

08002ae4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <HAL_ADC_ConfigChannel+0x1c>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e105      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x228>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b09      	cmp	r3, #9
 8002b0e:	d925      	bls.n	8002b5c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68d9      	ldr	r1, [r3, #12]
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	4613      	mov	r3, r2
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	4413      	add	r3, r2
 8002b24:	3b1e      	subs	r3, #30
 8002b26:	2207      	movs	r2, #7
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	43da      	mvns	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	400a      	ands	r2, r1
 8002b34:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68d9      	ldr	r1, [r3, #12]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	4618      	mov	r0, r3
 8002b48:	4603      	mov	r3, r0
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4403      	add	r3, r0
 8002b4e:	3b1e      	subs	r3, #30
 8002b50:	409a      	lsls	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	60da      	str	r2, [r3, #12]
 8002b5a:	e022      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6919      	ldr	r1, [r3, #16]
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	4413      	add	r3, r2
 8002b70:	2207      	movs	r2, #7
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	43da      	mvns	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	400a      	ands	r2, r1
 8002b7e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6919      	ldr	r1, [r3, #16]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	4618      	mov	r0, r3
 8002b92:	4603      	mov	r3, r0
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	4403      	add	r3, r0
 8002b98:	409a      	lsls	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b06      	cmp	r3, #6
 8002ba8:	d824      	bhi.n	8002bf4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	3b05      	subs	r3, #5
 8002bbc:	221f      	movs	r2, #31
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43da      	mvns	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	400a      	ands	r2, r1
 8002bca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	4618      	mov	r0, r3
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	3b05      	subs	r3, #5
 8002be6:	fa00 f203 	lsl.w	r2, r0, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bf2:	e04c      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b0c      	cmp	r3, #12
 8002bfa:	d824      	bhi.n	8002c46 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	4413      	add	r3, r2
 8002c0c:	3b23      	subs	r3, #35	@ 0x23
 8002c0e:	221f      	movs	r2, #31
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	43da      	mvns	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	400a      	ands	r2, r1
 8002c1c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685a      	ldr	r2, [r3, #4]
 8002c30:	4613      	mov	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	3b23      	subs	r3, #35	@ 0x23
 8002c38:	fa00 f203 	lsl.w	r2, r0, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	430a      	orrs	r2, r1
 8002c42:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c44:	e023      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	4613      	mov	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4413      	add	r3, r2
 8002c56:	3b41      	subs	r3, #65	@ 0x41
 8002c58:	221f      	movs	r2, #31
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	400a      	ands	r2, r1
 8002c66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	4618      	mov	r0, r3
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	3b41      	subs	r3, #65	@ 0x41
 8002c82:	fa00 f203 	lsl.w	r2, r0, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c8e:	4b22      	ldr	r3, [pc, #136]	@ (8002d18 <HAL_ADC_ConfigChannel+0x234>)
 8002c90:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a21      	ldr	r2, [pc, #132]	@ (8002d1c <HAL_ADC_ConfigChannel+0x238>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d109      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1cc>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2b12      	cmp	r3, #18
 8002ca2:	d105      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a19      	ldr	r2, [pc, #100]	@ (8002d1c <HAL_ADC_ConfigChannel+0x238>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d123      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2b10      	cmp	r3, #16
 8002cc0:	d003      	beq.n	8002cca <HAL_ADC_ConfigChannel+0x1e6>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2b11      	cmp	r3, #17
 8002cc8:	d11b      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b10      	cmp	r3, #16
 8002cdc:	d111      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cde:	4b10      	ldr	r3, [pc, #64]	@ (8002d20 <HAL_ADC_ConfigChannel+0x23c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a10      	ldr	r2, [pc, #64]	@ (8002d24 <HAL_ADC_ConfigChannel+0x240>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	0c9a      	lsrs	r2, r3, #18
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002cf4:	e002      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f9      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3714      	adds	r7, #20
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	40012300 	.word	0x40012300
 8002d1c:	40012000 	.word	0x40012000
 8002d20:	2000003c 	.word	0x2000003c
 8002d24:	431bde83 	.word	0x431bde83

08002d28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b085      	sub	sp, #20
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d30:	4b79      	ldr	r3, [pc, #484]	@ (8002f18 <ADC_Init+0x1f0>)
 8002d32:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6859      	ldr	r1, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	021a      	lsls	r2, r3, #8
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002d80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689a      	ldr	r2, [r3, #8]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002da2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6899      	ldr	r1, [r3, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68da      	ldr	r2, [r3, #12]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dba:	4a58      	ldr	r2, [pc, #352]	@ (8002f1c <ADC_Init+0x1f4>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d022      	beq.n	8002e06 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002dce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6899      	ldr	r1, [r3, #8]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002df0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6899      	ldr	r1, [r3, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	609a      	str	r2, [r3, #8]
 8002e04:	e00f      	b.n	8002e26 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e24:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0202 	bic.w	r2, r2, #2
 8002e34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	6899      	ldr	r1, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	7e1b      	ldrb	r3, [r3, #24]
 8002e40:	005a      	lsls	r2, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	430a      	orrs	r2, r1
 8002e48:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01b      	beq.n	8002e8c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e62:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e72:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6859      	ldr	r1, [r3, #4]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	035a      	lsls	r2, r3, #13
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	e007      	b.n	8002e9c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e9a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002eaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	051a      	lsls	r2, r3, #20
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ed0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6899      	ldr	r1, [r3, #8]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ede:	025a      	lsls	r2, r3, #9
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ef6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6899      	ldr	r1, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	029a      	lsls	r2, r3, #10
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	609a      	str	r2, [r3, #8]
}
 8002f0c:	bf00      	nop
 8002f0e:	3714      	adds	r7, #20
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	40012300 	.word	0x40012300
 8002f1c:	0f000001 	.word	0x0f000001

08002f20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f26:	2300      	movs	r3, #0
 8002f28:	607b      	str	r3, [r7, #4]
 8002f2a:	4b10      	ldr	r3, [pc, #64]	@ (8002f6c <HAL_MspInit+0x4c>)
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2e:	4a0f      	ldr	r2, [pc, #60]	@ (8002f6c <HAL_MspInit+0x4c>)
 8002f30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f36:	4b0d      	ldr	r3, [pc, #52]	@ (8002f6c <HAL_MspInit+0x4c>)
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f3e:	607b      	str	r3, [r7, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	603b      	str	r3, [r7, #0]
 8002f46:	4b09      	ldr	r3, [pc, #36]	@ (8002f6c <HAL_MspInit+0x4c>)
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4a:	4a08      	ldr	r2, [pc, #32]	@ (8002f6c <HAL_MspInit+0x4c>)
 8002f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f52:	4b06      	ldr	r3, [pc, #24]	@ (8002f6c <HAL_MspInit+0x4c>)
 8002f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f5a:	603b      	str	r3, [r7, #0]
 8002f5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002f5e:	2007      	movs	r0, #7
 8002f60:	f000 fc08 	bl	8003774 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f64:	bf00      	nop
 8002f66:	3708      	adds	r7, #8
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40023800 	.word	0x40023800

08002f70 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08c      	sub	sp, #48	@ 0x30
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f78:	f107 031c 	add.w	r3, r7, #28
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	60da      	str	r2, [r3, #12]
 8002f86:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a3b      	ldr	r2, [pc, #236]	@ (800307c <HAL_ADC_MspInit+0x10c>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d142      	bne.n	8003018 <HAL_ADC_MspInit+0xa8>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	61bb      	str	r3, [r7, #24]
 8002f96:	4b3a      	ldr	r3, [pc, #232]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8002f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9a:	4a39      	ldr	r2, [pc, #228]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8002f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fa0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fa2:	4b37      	ldr	r3, [pc, #220]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002faa:	61bb      	str	r3, [r7, #24]
 8002fac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	617b      	str	r3, [r7, #20]
 8002fb2:	4b33      	ldr	r3, [pc, #204]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	4a32      	ldr	r2, [pc, #200]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8002fb8:	f043 0304 	orr.w	r3, r3, #4
 8002fbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fbe:	4b30      	ldr	r3, [pc, #192]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	617b      	str	r3, [r7, #20]
 8002fc8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fca:	2300      	movs	r3, #0
 8002fcc:	613b      	str	r3, [r7, #16]
 8002fce:	4b2c      	ldr	r3, [pc, #176]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd2:	4a2b      	ldr	r2, [pc, #172]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8002fd4:	f043 0301 	orr.w	r3, r3, #1
 8002fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fda:	4b29      	ldr	r3, [pc, #164]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	613b      	str	r3, [r7, #16]
 8002fe4:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fea:	2303      	movs	r3, #3
 8002fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ff2:	f107 031c 	add.w	r3, r7, #28
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	4822      	ldr	r0, [pc, #136]	@ (8003084 <HAL_ADC_MspInit+0x114>)
 8002ffa:	f001 f83b 	bl	8004074 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002ffe:	2302      	movs	r3, #2
 8003000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003002:	2303      	movs	r3, #3
 8003004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800300a:	f107 031c 	add.w	r3, r7, #28
 800300e:	4619      	mov	r1, r3
 8003010:	481d      	ldr	r0, [pc, #116]	@ (8003088 <HAL_ADC_MspInit+0x118>)
 8003012:	f001 f82f 	bl	8004074 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003016:	e02c      	b.n	8003072 <HAL_ADC_MspInit+0x102>
  else if(hadc->Instance==ADC2)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a1b      	ldr	r2, [pc, #108]	@ (800308c <HAL_ADC_MspInit+0x11c>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d127      	bne.n	8003072 <HAL_ADC_MspInit+0x102>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	60fb      	str	r3, [r7, #12]
 8003026:	4b16      	ldr	r3, [pc, #88]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8003028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302a:	4a15      	ldr	r2, [pc, #84]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 800302c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003030:	6453      	str	r3, [r2, #68]	@ 0x44
 8003032:	4b13      	ldr	r3, [pc, #76]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8003034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003036:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800303a:	60fb      	str	r3, [r7, #12]
 800303c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60bb      	str	r3, [r7, #8]
 8003042:	4b0f      	ldr	r3, [pc, #60]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003046:	4a0e      	ldr	r2, [pc, #56]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	6313      	str	r3, [r2, #48]	@ 0x30
 800304e:	4b0c      	ldr	r3, [pc, #48]	@ (8003080 <HAL_ADC_MspInit+0x110>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	60bb      	str	r3, [r7, #8]
 8003058:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800305a:	2304      	movs	r3, #4
 800305c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800305e:	2303      	movs	r3, #3
 8003060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003062:	2300      	movs	r3, #0
 8003064:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003066:	f107 031c 	add.w	r3, r7, #28
 800306a:	4619      	mov	r1, r3
 800306c:	4806      	ldr	r0, [pc, #24]	@ (8003088 <HAL_ADC_MspInit+0x118>)
 800306e:	f001 f801 	bl	8004074 <HAL_GPIO_Init>
}
 8003072:	bf00      	nop
 8003074:	3730      	adds	r7, #48	@ 0x30
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40012000 	.word	0x40012000
 8003080:	40023800 	.word	0x40023800
 8003084:	40020800 	.word	0x40020800
 8003088:	40020000 	.word	0x40020000
 800308c:	40012100 	.word	0x40012100

08003090 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b08a      	sub	sp, #40	@ 0x28
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003098:	f107 0314 	add.w	r3, r7, #20
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]
 80030a0:	605a      	str	r2, [r3, #4]
 80030a2:	609a      	str	r2, [r3, #8]
 80030a4:	60da      	str	r2, [r3, #12]
 80030a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a19      	ldr	r2, [pc, #100]	@ (8003114 <HAL_I2C_MspInit+0x84>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d12c      	bne.n	800310c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030b2:	2300      	movs	r3, #0
 80030b4:	613b      	str	r3, [r7, #16]
 80030b6:	4b18      	ldr	r3, [pc, #96]	@ (8003118 <HAL_I2C_MspInit+0x88>)
 80030b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ba:	4a17      	ldr	r2, [pc, #92]	@ (8003118 <HAL_I2C_MspInit+0x88>)
 80030bc:	f043 0302 	orr.w	r3, r3, #2
 80030c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030c2:	4b15      	ldr	r3, [pc, #84]	@ (8003118 <HAL_I2C_MspInit+0x88>)
 80030c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	613b      	str	r3, [r7, #16]
 80030cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80030ce:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80030d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030d4:	2312      	movs	r3, #18
 80030d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030d8:	2301      	movs	r3, #1
 80030da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030dc:	2300      	movs	r3, #0
 80030de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80030e0:	2304      	movs	r3, #4
 80030e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e4:	f107 0314 	add.w	r3, r7, #20
 80030e8:	4619      	mov	r1, r3
 80030ea:	480c      	ldr	r0, [pc, #48]	@ (800311c <HAL_I2C_MspInit+0x8c>)
 80030ec:	f000 ffc2 	bl	8004074 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80030f0:	2300      	movs	r3, #0
 80030f2:	60fb      	str	r3, [r7, #12]
 80030f4:	4b08      	ldr	r3, [pc, #32]	@ (8003118 <HAL_I2C_MspInit+0x88>)
 80030f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f8:	4a07      	ldr	r2, [pc, #28]	@ (8003118 <HAL_I2C_MspInit+0x88>)
 80030fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80030fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8003100:	4b05      	ldr	r3, [pc, #20]	@ (8003118 <HAL_I2C_MspInit+0x88>)
 8003102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003104:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003108:	60fb      	str	r3, [r7, #12]
 800310a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800310c:	bf00      	nop
 800310e:	3728      	adds	r7, #40	@ 0x28
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40005400 	.word	0x40005400
 8003118:	40023800 	.word	0x40023800
 800311c:	40020400 	.word	0x40020400

08003120 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a0a      	ldr	r2, [pc, #40]	@ (8003158 <HAL_I2C_MspDeInit+0x38>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d10e      	bne.n	8003150 <HAL_I2C_MspDeInit+0x30>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003132:	4b0a      	ldr	r3, [pc, #40]	@ (800315c <HAL_I2C_MspDeInit+0x3c>)
 8003134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003136:	4a09      	ldr	r2, [pc, #36]	@ (800315c <HAL_I2C_MspDeInit+0x3c>)
 8003138:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800313c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 800313e:	2140      	movs	r1, #64	@ 0x40
 8003140:	4807      	ldr	r0, [pc, #28]	@ (8003160 <HAL_I2C_MspDeInit+0x40>)
 8003142:	f001 f933 	bl	80043ac <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8003146:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800314a:	4805      	ldr	r0, [pc, #20]	@ (8003160 <HAL_I2C_MspDeInit+0x40>)
 800314c:	f001 f92e 	bl	80043ac <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8003150:	bf00      	nop
 8003152:	3708      	adds	r7, #8
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40005400 	.word	0x40005400
 800315c:	40023800 	.word	0x40023800
 8003160:	40020400 	.word	0x40020400

08003164 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b08e      	sub	sp, #56	@ 0x38
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800316c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003170:	2200      	movs	r2, #0
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	605a      	str	r2, [r3, #4]
 8003176:	609a      	str	r2, [r3, #8]
 8003178:	60da      	str	r2, [r3, #12]
 800317a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800317c:	f107 0314 	add.w	r3, r7, #20
 8003180:	2200      	movs	r2, #0
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	605a      	str	r2, [r3, #4]
 8003186:	609a      	str	r2, [r3, #8]
 8003188:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a52      	ldr	r2, [pc, #328]	@ (80032d8 <HAL_I2S_MspInit+0x174>)
 8003190:	4293      	cmp	r3, r2
 8003192:	f040 809d 	bne.w	80032d0 <HAL_I2S_MspInit+0x16c>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003196:	2301      	movs	r3, #1
 8003198:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 800319a:	2381      	movs	r3, #129	@ 0x81
 800319c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 800319e:	2303      	movs	r3, #3
 80031a0:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031a2:	f107 0314 	add.w	r3, r7, #20
 80031a6:	4618      	mov	r0, r3
 80031a8:	f005 f90e 	bl	80083c8 <HAL_RCCEx_PeriphCLKConfig>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d001      	beq.n	80031b6 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80031b2:	f7ff f885 	bl	80022c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80031b6:	2300      	movs	r3, #0
 80031b8:	613b      	str	r3, [r7, #16]
 80031ba:	4b48      	ldr	r3, [pc, #288]	@ (80032dc <HAL_I2S_MspInit+0x178>)
 80031bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031be:	4a47      	ldr	r2, [pc, #284]	@ (80032dc <HAL_I2S_MspInit+0x178>)
 80031c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80031c6:	4b45      	ldr	r3, [pc, #276]	@ (80032dc <HAL_I2S_MspInit+0x178>)
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031ce:	613b      	str	r3, [r7, #16]
 80031d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	4b41      	ldr	r3, [pc, #260]	@ (80032dc <HAL_I2S_MspInit+0x178>)
 80031d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031da:	4a40      	ldr	r2, [pc, #256]	@ (80032dc <HAL_I2S_MspInit+0x178>)
 80031dc:	f043 0301 	orr.w	r3, r3, #1
 80031e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031e2:	4b3e      	ldr	r3, [pc, #248]	@ (80032dc <HAL_I2S_MspInit+0x178>)
 80031e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	60fb      	str	r3, [r7, #12]
 80031ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031ee:	2300      	movs	r3, #0
 80031f0:	60bb      	str	r3, [r7, #8]
 80031f2:	4b3a      	ldr	r3, [pc, #232]	@ (80032dc <HAL_I2S_MspInit+0x178>)
 80031f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f6:	4a39      	ldr	r2, [pc, #228]	@ (80032dc <HAL_I2S_MspInit+0x178>)
 80031f8:	f043 0304 	orr.w	r3, r3, #4
 80031fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80031fe:	4b37      	ldr	r3, [pc, #220]	@ (80032dc <HAL_I2S_MspInit+0x178>)
 8003200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003202:	f003 0304 	and.w	r3, r3, #4
 8003206:	60bb      	str	r3, [r7, #8]
 8003208:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800320a:	2310      	movs	r3, #16
 800320c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800320e:	2302      	movs	r3, #2
 8003210:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003212:	2300      	movs	r3, #0
 8003214:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003216:	2300      	movs	r3, #0
 8003218:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800321a:	2306      	movs	r3, #6
 800321c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800321e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003222:	4619      	mov	r1, r3
 8003224:	482e      	ldr	r0, [pc, #184]	@ (80032e0 <HAL_I2S_MspInit+0x17c>)
 8003226:	f000 ff25 	bl	8004074 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800322a:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800322e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003230:	2302      	movs	r3, #2
 8003232:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003234:	2300      	movs	r3, #0
 8003236:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003238:	2300      	movs	r3, #0
 800323a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800323c:	2306      	movs	r3, #6
 800323e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003240:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003244:	4619      	mov	r1, r3
 8003246:	4827      	ldr	r0, [pc, #156]	@ (80032e4 <HAL_I2S_MspInit+0x180>)
 8003248:	f000 ff14 	bl	8004074 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800324c:	4b26      	ldr	r3, [pc, #152]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 800324e:	4a27      	ldr	r2, [pc, #156]	@ (80032ec <HAL_I2S_MspInit+0x188>)
 8003250:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8003252:	4b25      	ldr	r3, [pc, #148]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 8003254:	2200      	movs	r2, #0
 8003256:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003258:	4b23      	ldr	r3, [pc, #140]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 800325a:	2240      	movs	r2, #64	@ 0x40
 800325c:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800325e:	4b22      	ldr	r3, [pc, #136]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 8003260:	2200      	movs	r2, #0
 8003262:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003264:	4b20      	ldr	r3, [pc, #128]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 8003266:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800326a:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800326c:	4b1e      	ldr	r3, [pc, #120]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 800326e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003272:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003274:	4b1c      	ldr	r3, [pc, #112]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 8003276:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800327a:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 800327c:	4b1a      	ldr	r3, [pc, #104]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 800327e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003282:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003284:	4b18      	ldr	r3, [pc, #96]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 8003286:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800328a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800328c:	4b16      	ldr	r3, [pc, #88]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 800328e:	2204      	movs	r2, #4
 8003290:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003292:	4b15      	ldr	r3, [pc, #84]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 8003294:	2203      	movs	r2, #3
 8003296:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003298:	4b13      	ldr	r3, [pc, #76]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 800329a:	2200      	movs	r2, #0
 800329c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800329e:	4b12      	ldr	r3, [pc, #72]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80032a4:	4810      	ldr	r0, [pc, #64]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 80032a6:	f000 faa7 	bl	80037f8 <HAL_DMA_Init>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d001      	beq.n	80032b4 <HAL_I2S_MspInit+0x150>
    {
      Error_Handler();
 80032b0:	f7ff f806 	bl	80022c0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	4a0c      	ldr	r2, [pc, #48]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 80032b8:	639a      	str	r2, [r3, #56]	@ 0x38
 80032ba:	4a0b      	ldr	r2, [pc, #44]	@ (80032e8 <HAL_I2S_MspInit+0x184>)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80032c0:	2200      	movs	r2, #0
 80032c2:	2100      	movs	r1, #0
 80032c4:	2033      	movs	r0, #51	@ 0x33
 80032c6:	f000 fa60 	bl	800378a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80032ca:	2033      	movs	r0, #51	@ 0x33
 80032cc:	f000 fa79 	bl	80037c2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80032d0:	bf00      	nop
 80032d2:	3738      	adds	r7, #56	@ 0x38
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	40003c00 	.word	0x40003c00
 80032dc:	40023800 	.word	0x40023800
 80032e0:	40020000 	.word	0x40020000
 80032e4:	40020800 	.word	0x40020800
 80032e8:	200186a4 	.word	0x200186a4
 80032ec:	40026088 	.word	0x40026088

080032f0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08a      	sub	sp, #40	@ 0x28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f8:	f107 0314 	add.w	r3, r7, #20
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]
 8003300:	605a      	str	r2, [r3, #4]
 8003302:	609a      	str	r2, [r3, #8]
 8003304:	60da      	str	r2, [r3, #12]
 8003306:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a19      	ldr	r2, [pc, #100]	@ (8003374 <HAL_SPI_MspInit+0x84>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d12b      	bne.n	800336a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003312:	2300      	movs	r3, #0
 8003314:	613b      	str	r3, [r7, #16]
 8003316:	4b18      	ldr	r3, [pc, #96]	@ (8003378 <HAL_SPI_MspInit+0x88>)
 8003318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331a:	4a17      	ldr	r2, [pc, #92]	@ (8003378 <HAL_SPI_MspInit+0x88>)
 800331c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003320:	6453      	str	r3, [r2, #68]	@ 0x44
 8003322:	4b15      	ldr	r3, [pc, #84]	@ (8003378 <HAL_SPI_MspInit+0x88>)
 8003324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003326:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800332a:	613b      	str	r3, [r7, #16]
 800332c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800332e:	2300      	movs	r3, #0
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	4b11      	ldr	r3, [pc, #68]	@ (8003378 <HAL_SPI_MspInit+0x88>)
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	4a10      	ldr	r2, [pc, #64]	@ (8003378 <HAL_SPI_MspInit+0x88>)
 8003338:	f043 0301 	orr.w	r3, r3, #1
 800333c:	6313      	str	r3, [r2, #48]	@ 0x30
 800333e:	4b0e      	ldr	r3, [pc, #56]	@ (8003378 <HAL_SPI_MspInit+0x88>)
 8003340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	60fb      	str	r3, [r7, #12]
 8003348:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800334a:	23e0      	movs	r3, #224	@ 0xe0
 800334c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800334e:	2302      	movs	r3, #2
 8003350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003356:	2300      	movs	r3, #0
 8003358:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800335a:	2305      	movs	r3, #5
 800335c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800335e:	f107 0314 	add.w	r3, r7, #20
 8003362:	4619      	mov	r1, r3
 8003364:	4805      	ldr	r0, [pc, #20]	@ (800337c <HAL_SPI_MspInit+0x8c>)
 8003366:	f000 fe85 	bl	8004074 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800336a:	bf00      	nop
 800336c:	3728      	adds	r7, #40	@ 0x28
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40013000 	.word	0x40013000
 8003378:	40023800 	.word	0x40023800
 800337c:	40020000 	.word	0x40020000

08003380 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003384:	bf00      	nop
 8003386:	e7fd      	b.n	8003384 <NMI_Handler+0x4>

08003388 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800338c:	bf00      	nop
 800338e:	e7fd      	b.n	800338c <HardFault_Handler+0x4>

08003390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003394:	bf00      	nop
 8003396:	e7fd      	b.n	8003394 <MemManage_Handler+0x4>

08003398 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800339c:	bf00      	nop
 800339e:	e7fd      	b.n	800339c <BusFault_Handler+0x4>

080033a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033a4:	bf00      	nop
 80033a6:	e7fd      	b.n	80033a4 <UsageFault_Handler+0x4>

080033a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033ac:	bf00      	nop
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033b6:	b480      	push	{r7}
 80033b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033ba:	bf00      	nop
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033c8:	bf00      	nop
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033d6:	f000 f8b9 	bl	800354c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033da:	bf00      	nop
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80033e4:	4802      	ldr	r0, [pc, #8]	@ (80033f0 <DMA1_Stream5_IRQHandler+0x10>)
 80033e6:	f000 fbdb 	bl	8003ba0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80033ea:	bf00      	nop
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	200186a4 	.word	0x200186a4

080033f4 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 80033f8:	4802      	ldr	r0, [pc, #8]	@ (8003404 <SPI3_IRQHandler+0x10>)
 80033fa:	f002 fd25 	bl	8005e48 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80033fe:	bf00      	nop
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	2001865c 	.word	0x2001865c

08003408 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800340c:	4802      	ldr	r0, [pc, #8]	@ (8003418 <OTG_FS_IRQHandler+0x10>)
 800340e:	f003 fa49 	bl	80068a4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	20018d44 	.word	0x20018d44

0800341c <DMA1_Stream7_IRQHandler>:
/* stm32f4xx_it.c dosyasının EN ALTINA ekle */

extern DMA_HandleTypeDef hdma_spi3_tx; // main.c'deki dma handle ismin neyse o olmalı

void DMA1_Stream7_IRQHandler(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8003420:	4802      	ldr	r0, [pc, #8]	@ (800342c <DMA1_Stream7_IRQHandler+0x10>)
 8003422:	f000 fbbd 	bl	8003ba0 <HAL_DMA_IRQHandler>
}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	200186a4 	.word	0x200186a4

08003430 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003434:	4b06      	ldr	r3, [pc, #24]	@ (8003450 <SystemInit+0x20>)
 8003436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343a:	4a05      	ldr	r2, [pc, #20]	@ (8003450 <SystemInit+0x20>)
 800343c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003440:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003444:	bf00      	nop
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	e000ed00 	.word	0xe000ed00

08003454 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003454:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800348c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003458:	f7ff ffea 	bl	8003430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800345c:	480c      	ldr	r0, [pc, #48]	@ (8003490 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800345e:	490d      	ldr	r1, [pc, #52]	@ (8003494 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003460:	4a0d      	ldr	r2, [pc, #52]	@ (8003498 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003464:	e002      	b.n	800346c <LoopCopyDataInit>

08003466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800346a:	3304      	adds	r3, #4

0800346c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800346c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800346e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003470:	d3f9      	bcc.n	8003466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003472:	4a0a      	ldr	r2, [pc, #40]	@ (800349c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003474:	4c0a      	ldr	r4, [pc, #40]	@ (80034a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003478:	e001      	b.n	800347e <LoopFillZerobss>

0800347a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800347a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800347c:	3204      	adds	r2, #4

0800347e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800347e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003480:	d3fb      	bcc.n	800347a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003482:	f009 f989 	bl	800c798 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003486:	f7fe fc41 	bl	8001d0c <main>
  bx  lr    
 800348a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800348c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003494:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8003498:	0800d700 	.word	0x0800d700
  ldr r2, =_sbss
 800349c:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 80034a0:	2001ce7c 	.word	0x2001ce7c

080034a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034a4:	e7fe      	b.n	80034a4 <ADC_IRQHandler>
	...

080034a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034ac:	4b0e      	ldr	r3, [pc, #56]	@ (80034e8 <HAL_Init+0x40>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a0d      	ldr	r2, [pc, #52]	@ (80034e8 <HAL_Init+0x40>)
 80034b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034b8:	4b0b      	ldr	r3, [pc, #44]	@ (80034e8 <HAL_Init+0x40>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a0a      	ldr	r2, [pc, #40]	@ (80034e8 <HAL_Init+0x40>)
 80034be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80034c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034c4:	4b08      	ldr	r3, [pc, #32]	@ (80034e8 <HAL_Init+0x40>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a07      	ldr	r2, [pc, #28]	@ (80034e8 <HAL_Init+0x40>)
 80034ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034d0:	2003      	movs	r0, #3
 80034d2:	f000 f94f 	bl	8003774 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034d6:	2000      	movs	r0, #0
 80034d8:	f000 f808 	bl	80034ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034dc:	f7ff fd20 	bl	8002f20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	40023c00 	.word	0x40023c00

080034ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034f4:	4b12      	ldr	r3, [pc, #72]	@ (8003540 <HAL_InitTick+0x54>)
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	4b12      	ldr	r3, [pc, #72]	@ (8003544 <HAL_InitTick+0x58>)
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	4619      	mov	r1, r3
 80034fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003502:	fbb3 f3f1 	udiv	r3, r3, r1
 8003506:	fbb2 f3f3 	udiv	r3, r2, r3
 800350a:	4618      	mov	r0, r3
 800350c:	f000 f967 	bl	80037de <HAL_SYSTICK_Config>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e00e      	b.n	8003538 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2b0f      	cmp	r3, #15
 800351e:	d80a      	bhi.n	8003536 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003520:	2200      	movs	r2, #0
 8003522:	6879      	ldr	r1, [r7, #4]
 8003524:	f04f 30ff 	mov.w	r0, #4294967295
 8003528:	f000 f92f 	bl	800378a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800352c:	4a06      	ldr	r2, [pc, #24]	@ (8003548 <HAL_InitTick+0x5c>)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003532:	2300      	movs	r3, #0
 8003534:	e000      	b.n	8003538 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
}
 8003538:	4618      	mov	r0, r3
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	2000003c 	.word	0x2000003c
 8003544:	20000044 	.word	0x20000044
 8003548:	20000040 	.word	0x20000040

0800354c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003550:	4b06      	ldr	r3, [pc, #24]	@ (800356c <HAL_IncTick+0x20>)
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	461a      	mov	r2, r3
 8003556:	4b06      	ldr	r3, [pc, #24]	@ (8003570 <HAL_IncTick+0x24>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4413      	add	r3, r2
 800355c:	4a04      	ldr	r2, [pc, #16]	@ (8003570 <HAL_IncTick+0x24>)
 800355e:	6013      	str	r3, [r2, #0]
}
 8003560:	bf00      	nop
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	20000044 	.word	0x20000044
 8003570:	2001885c 	.word	0x2001885c

08003574 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0
  return uwTick;
 8003578:	4b03      	ldr	r3, [pc, #12]	@ (8003588 <HAL_GetTick+0x14>)
 800357a:	681b      	ldr	r3, [r3, #0]
}
 800357c:	4618      	mov	r0, r3
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	2001885c 	.word	0x2001885c

0800358c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003594:	f7ff ffee 	bl	8003574 <HAL_GetTick>
 8003598:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a4:	d005      	beq.n	80035b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035a6:	4b0a      	ldr	r3, [pc, #40]	@ (80035d0 <HAL_Delay+0x44>)
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	461a      	mov	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	4413      	add	r3, r2
 80035b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035b2:	bf00      	nop
 80035b4:	f7ff ffde 	bl	8003574 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d8f7      	bhi.n	80035b4 <HAL_Delay+0x28>
  {
  }
}
 80035c4:	bf00      	nop
 80035c6:	bf00      	nop
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	20000044 	.word	0x20000044

080035d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b085      	sub	sp, #20
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003618 <__NVIC_SetPriorityGrouping+0x44>)
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035f0:	4013      	ands	r3, r2
 80035f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003600:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003604:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003606:	4a04      	ldr	r2, [pc, #16]	@ (8003618 <__NVIC_SetPriorityGrouping+0x44>)
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	60d3      	str	r3, [r2, #12]
}
 800360c:	bf00      	nop
 800360e:	3714      	adds	r7, #20
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr
 8003618:	e000ed00 	.word	0xe000ed00

0800361c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003620:	4b04      	ldr	r3, [pc, #16]	@ (8003634 <__NVIC_GetPriorityGrouping+0x18>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	0a1b      	lsrs	r3, r3, #8
 8003626:	f003 0307 	and.w	r3, r3, #7
}
 800362a:	4618      	mov	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	e000ed00 	.word	0xe000ed00

08003638 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	4603      	mov	r3, r0
 8003640:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003646:	2b00      	cmp	r3, #0
 8003648:	db0b      	blt.n	8003662 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800364a:	79fb      	ldrb	r3, [r7, #7]
 800364c:	f003 021f 	and.w	r2, r3, #31
 8003650:	4907      	ldr	r1, [pc, #28]	@ (8003670 <__NVIC_EnableIRQ+0x38>)
 8003652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003656:	095b      	lsrs	r3, r3, #5
 8003658:	2001      	movs	r0, #1
 800365a:	fa00 f202 	lsl.w	r2, r0, r2
 800365e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	e000e100 	.word	0xe000e100

08003674 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	6039      	str	r1, [r7, #0]
 800367e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003684:	2b00      	cmp	r3, #0
 8003686:	db0a      	blt.n	800369e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	b2da      	uxtb	r2, r3
 800368c:	490c      	ldr	r1, [pc, #48]	@ (80036c0 <__NVIC_SetPriority+0x4c>)
 800368e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003692:	0112      	lsls	r2, r2, #4
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	440b      	add	r3, r1
 8003698:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800369c:	e00a      	b.n	80036b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	b2da      	uxtb	r2, r3
 80036a2:	4908      	ldr	r1, [pc, #32]	@ (80036c4 <__NVIC_SetPriority+0x50>)
 80036a4:	79fb      	ldrb	r3, [r7, #7]
 80036a6:	f003 030f 	and.w	r3, r3, #15
 80036aa:	3b04      	subs	r3, #4
 80036ac:	0112      	lsls	r2, r2, #4
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	440b      	add	r3, r1
 80036b2:	761a      	strb	r2, [r3, #24]
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	e000e100 	.word	0xe000e100
 80036c4:	e000ed00 	.word	0xe000ed00

080036c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b089      	sub	sp, #36	@ 0x24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f003 0307 	and.w	r3, r3, #7
 80036da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	f1c3 0307 	rsb	r3, r3, #7
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	bf28      	it	cs
 80036e6:	2304      	movcs	r3, #4
 80036e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	3304      	adds	r3, #4
 80036ee:	2b06      	cmp	r3, #6
 80036f0:	d902      	bls.n	80036f8 <NVIC_EncodePriority+0x30>
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	3b03      	subs	r3, #3
 80036f6:	e000      	b.n	80036fa <NVIC_EncodePriority+0x32>
 80036f8:	2300      	movs	r3, #0
 80036fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036fc:	f04f 32ff 	mov.w	r2, #4294967295
 8003700:	69bb      	ldr	r3, [r7, #24]
 8003702:	fa02 f303 	lsl.w	r3, r2, r3
 8003706:	43da      	mvns	r2, r3
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	401a      	ands	r2, r3
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003710:	f04f 31ff 	mov.w	r1, #4294967295
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	fa01 f303 	lsl.w	r3, r1, r3
 800371a:	43d9      	mvns	r1, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003720:	4313      	orrs	r3, r2
         );
}
 8003722:	4618      	mov	r0, r3
 8003724:	3724      	adds	r7, #36	@ 0x24
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
	...

08003730 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3b01      	subs	r3, #1
 800373c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003740:	d301      	bcc.n	8003746 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003742:	2301      	movs	r3, #1
 8003744:	e00f      	b.n	8003766 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003746:	4a0a      	ldr	r2, [pc, #40]	@ (8003770 <SysTick_Config+0x40>)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	3b01      	subs	r3, #1
 800374c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800374e:	210f      	movs	r1, #15
 8003750:	f04f 30ff 	mov.w	r0, #4294967295
 8003754:	f7ff ff8e 	bl	8003674 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003758:	4b05      	ldr	r3, [pc, #20]	@ (8003770 <SysTick_Config+0x40>)
 800375a:	2200      	movs	r2, #0
 800375c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800375e:	4b04      	ldr	r3, [pc, #16]	@ (8003770 <SysTick_Config+0x40>)
 8003760:	2207      	movs	r2, #7
 8003762:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	e000e010 	.word	0xe000e010

08003774 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f7ff ff29 	bl	80035d4 <__NVIC_SetPriorityGrouping>
}
 8003782:	bf00      	nop
 8003784:	3708      	adds	r7, #8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}

0800378a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800378a:	b580      	push	{r7, lr}
 800378c:	b086      	sub	sp, #24
 800378e:	af00      	add	r7, sp, #0
 8003790:	4603      	mov	r3, r0
 8003792:	60b9      	str	r1, [r7, #8]
 8003794:	607a      	str	r2, [r7, #4]
 8003796:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003798:	2300      	movs	r3, #0
 800379a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800379c:	f7ff ff3e 	bl	800361c <__NVIC_GetPriorityGrouping>
 80037a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	68b9      	ldr	r1, [r7, #8]
 80037a6:	6978      	ldr	r0, [r7, #20]
 80037a8:	f7ff ff8e 	bl	80036c8 <NVIC_EncodePriority>
 80037ac:	4602      	mov	r2, r0
 80037ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037b2:	4611      	mov	r1, r2
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff ff5d 	bl	8003674 <__NVIC_SetPriority>
}
 80037ba:	bf00      	nop
 80037bc:	3718      	adds	r7, #24
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b082      	sub	sp, #8
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	4603      	mov	r3, r0
 80037ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7ff ff31 	bl	8003638 <__NVIC_EnableIRQ>
}
 80037d6:	bf00      	nop
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b082      	sub	sp, #8
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f7ff ffa2 	bl	8003730 <SysTick_Config>
 80037ec:	4603      	mov	r3, r0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
	...

080037f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003800:	2300      	movs	r3, #0
 8003802:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003804:	f7ff feb6 	bl	8003574 <HAL_GetTick>
 8003808:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d101      	bne.n	8003814 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e099      	b.n	8003948 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2202      	movs	r2, #2
 8003818:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f022 0201 	bic.w	r2, r2, #1
 8003832:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003834:	e00f      	b.n	8003856 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003836:	f7ff fe9d 	bl	8003574 <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b05      	cmp	r3, #5
 8003842:	d908      	bls.n	8003856 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2220      	movs	r2, #32
 8003848:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2203      	movs	r2, #3
 800384e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e078      	b.n	8003948 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	2b00      	cmp	r3, #0
 8003862:	d1e8      	bne.n	8003836 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800386c:	697a      	ldr	r2, [r7, #20]
 800386e:	4b38      	ldr	r3, [pc, #224]	@ (8003950 <HAL_DMA_Init+0x158>)
 8003870:	4013      	ands	r3, r2
 8003872:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003882:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	691b      	ldr	r3, [r3, #16]
 8003888:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800388e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800389a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038a2:	697a      	ldr	r2, [r7, #20]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ac:	2b04      	cmp	r3, #4
 80038ae:	d107      	bne.n	80038c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b8:	4313      	orrs	r3, r2
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	4313      	orrs	r3, r2
 80038be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	f023 0307 	bic.w	r3, r3, #7
 80038d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	697a      	ldr	r2, [r7, #20]
 80038de:	4313      	orrs	r3, r2
 80038e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d117      	bne.n	800391a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ee:	697a      	ldr	r2, [r7, #20]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00e      	beq.n	800391a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 fb3d 	bl	8003f7c <DMA_CheckFifoParam>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d008      	beq.n	800391a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2240      	movs	r2, #64	@ 0x40
 800390c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003916:	2301      	movs	r3, #1
 8003918:	e016      	b.n	8003948 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 faf4 	bl	8003f10 <DMA_CalcBaseAndBitshift>
 8003928:	4603      	mov	r3, r0
 800392a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003930:	223f      	movs	r2, #63	@ 0x3f
 8003932:	409a      	lsls	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3718      	adds	r7, #24
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	f010803f 	.word	0xf010803f

08003954 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d101      	bne.n	8003966 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e050      	b.n	8003a08 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d101      	bne.n	8003976 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003972:	2302      	movs	r3, #2
 8003974:	e048      	b.n	8003a08 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0201 	bic.w	r2, r2, #1
 8003984:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2200      	movs	r2, #0
 800398c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2200      	movs	r2, #0
 8003994:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2200      	movs	r2, #0
 800399c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2200      	movs	r2, #0
 80039a4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2200      	movs	r2, #0
 80039ac:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2221      	movs	r2, #33	@ 0x21
 80039b4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 faaa 	bl	8003f10 <DMA_CalcBaseAndBitshift>
 80039bc:	4603      	mov	r3, r0
 80039be:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e8:	223f      	movs	r2, #63	@ 0x3f
 80039ea:	409a      	lsls	r2, r3
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b086      	sub	sp, #24
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	607a      	str	r2, [r7, #4]
 8003a1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a26:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_DMA_Start_IT+0x26>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e040      	b.n	8003ab8 <HAL_DMA_Start_IT+0xa8>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d12f      	bne.n	8003aaa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	68b9      	ldr	r1, [r7, #8]
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 fa28 	bl	8003eb4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a68:	223f      	movs	r2, #63	@ 0x3f
 8003a6a:	409a      	lsls	r2, r3
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f042 0216 	orr.w	r2, r2, #22
 8003a7e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d007      	beq.n	8003a98 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f042 0208 	orr.w	r2, r2, #8
 8003a96:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f042 0201 	orr.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]
 8003aa8:	e005      	b.n	8003ab6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003ab6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003acc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ace:	f7ff fd51 	bl	8003574 <HAL_GetTick>
 8003ad2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d008      	beq.n	8003af2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2280      	movs	r2, #128	@ 0x80
 8003ae4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e052      	b.n	8003b98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 0216 	bic.w	r2, r2, #22
 8003b00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	695a      	ldr	r2, [r3, #20]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d103      	bne.n	8003b22 <HAL_DMA_Abort+0x62>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d007      	beq.n	8003b32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0208 	bic.w	r2, r2, #8
 8003b30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 0201 	bic.w	r2, r2, #1
 8003b40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b42:	e013      	b.n	8003b6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b44:	f7ff fd16 	bl	8003574 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b05      	cmp	r3, #5
 8003b50:	d90c      	bls.n	8003b6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2220      	movs	r2, #32
 8003b56:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2203      	movs	r2, #3
 8003b5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e015      	b.n	8003b98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1e4      	bne.n	8003b44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7e:	223f      	movs	r2, #63	@ 0x3f
 8003b80:	409a      	lsls	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003bac:	4b8e      	ldr	r3, [pc, #568]	@ (8003de8 <HAL_DMA_IRQHandler+0x248>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a8e      	ldr	r2, [pc, #568]	@ (8003dec <HAL_DMA_IRQHandler+0x24c>)
 8003bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb6:	0a9b      	lsrs	r3, r3, #10
 8003bb8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bbe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bca:	2208      	movs	r2, #8
 8003bcc:	409a      	lsls	r2, r3
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d01a      	beq.n	8003c0c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0304 	and.w	r3, r3, #4
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d013      	beq.n	8003c0c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 0204 	bic.w	r2, r2, #4
 8003bf2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf8:	2208      	movs	r2, #8
 8003bfa:	409a      	lsls	r2, r3
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c04:	f043 0201 	orr.w	r2, r3, #1
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c10:	2201      	movs	r2, #1
 8003c12:	409a      	lsls	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	4013      	ands	r3, r2
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d012      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	695b      	ldr	r3, [r3, #20]
 8003c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00b      	beq.n	8003c42 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c2e:	2201      	movs	r2, #1
 8003c30:	409a      	lsls	r2, r3
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c3a:	f043 0202 	orr.w	r2, r3, #2
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c46:	2204      	movs	r2, #4
 8003c48:	409a      	lsls	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d012      	beq.n	8003c78 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00b      	beq.n	8003c78 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c64:	2204      	movs	r2, #4
 8003c66:	409a      	lsls	r2, r3
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c70:	f043 0204 	orr.w	r2, r3, #4
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c7c:	2210      	movs	r2, #16
 8003c7e:	409a      	lsls	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	4013      	ands	r3, r2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d043      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0308 	and.w	r3, r3, #8
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d03c      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c9a:	2210      	movs	r2, #16
 8003c9c:	409a      	lsls	r2, r3
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d018      	beq.n	8003ce2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d108      	bne.n	8003cd0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d024      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	4798      	blx	r3
 8003cce:	e01f      	b.n	8003d10 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d01b      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	4798      	blx	r3
 8003ce0:	e016      	b.n	8003d10 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d107      	bne.n	8003d00 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0208 	bic.w	r2, r2, #8
 8003cfe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d003      	beq.n	8003d10 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d14:	2220      	movs	r2, #32
 8003d16:	409a      	lsls	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 808f 	beq.w	8003e40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0310 	and.w	r3, r3, #16
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f000 8087 	beq.w	8003e40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d36:	2220      	movs	r2, #32
 8003d38:	409a      	lsls	r2, r3
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b05      	cmp	r3, #5
 8003d48:	d136      	bne.n	8003db8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0216 	bic.w	r2, r2, #22
 8003d58:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	695a      	ldr	r2, [r3, #20]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d68:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d103      	bne.n	8003d7a <HAL_DMA_IRQHandler+0x1da>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d007      	beq.n	8003d8a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 0208 	bic.w	r2, r2, #8
 8003d88:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d8e:	223f      	movs	r2, #63	@ 0x3f
 8003d90:	409a      	lsls	r2, r3
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d07e      	beq.n	8003eac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	4798      	blx	r3
        }
        return;
 8003db6:	e079      	b.n	8003eac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d01d      	beq.n	8003e02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d10d      	bne.n	8003df0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d031      	beq.n	8003e40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	4798      	blx	r3
 8003de4:	e02c      	b.n	8003e40 <HAL_DMA_IRQHandler+0x2a0>
 8003de6:	bf00      	nop
 8003de8:	2000003c 	.word	0x2000003c
 8003dec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d023      	beq.n	8003e40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	4798      	blx	r3
 8003e00:	e01e      	b.n	8003e40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10f      	bne.n	8003e30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0210 	bic.w	r2, r2, #16
 8003e1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d003      	beq.n	8003e40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d032      	beq.n	8003eae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4c:	f003 0301 	and.w	r3, r3, #1
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d022      	beq.n	8003e9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2205      	movs	r2, #5
 8003e58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 0201 	bic.w	r2, r2, #1
 8003e6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	3301      	adds	r3, #1
 8003e70:	60bb      	str	r3, [r7, #8]
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d307      	bcc.n	8003e88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1f2      	bne.n	8003e6c <HAL_DMA_IRQHandler+0x2cc>
 8003e86:	e000      	b.n	8003e8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	4798      	blx	r3
 8003eaa:	e000      	b.n	8003eae <HAL_DMA_IRQHandler+0x30e>
        return;
 8003eac:	bf00      	nop
    }
  }
}
 8003eae:	3718      	adds	r7, #24
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b085      	sub	sp, #20
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]
 8003ec0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003ed0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	683a      	ldr	r2, [r7, #0]
 8003ed8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	2b40      	cmp	r3, #64	@ 0x40
 8003ee0:	d108      	bne.n	8003ef4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ef2:	e007      	b.n	8003f04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	60da      	str	r2, [r3, #12]
}
 8003f04:	bf00      	nop
 8003f06:	3714      	adds	r7, #20
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b085      	sub	sp, #20
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	3b10      	subs	r3, #16
 8003f20:	4a14      	ldr	r2, [pc, #80]	@ (8003f74 <DMA_CalcBaseAndBitshift+0x64>)
 8003f22:	fba2 2303 	umull	r2, r3, r2, r3
 8003f26:	091b      	lsrs	r3, r3, #4
 8003f28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003f2a:	4a13      	ldr	r2, [pc, #76]	@ (8003f78 <DMA_CalcBaseAndBitshift+0x68>)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4413      	add	r3, r2
 8003f30:	781b      	ldrb	r3, [r3, #0]
 8003f32:	461a      	mov	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2b03      	cmp	r3, #3
 8003f3c:	d909      	bls.n	8003f52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003f46:	f023 0303 	bic.w	r3, r3, #3
 8003f4a:	1d1a      	adds	r2, r3, #4
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003f50:	e007      	b.n	8003f62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003f5a:	f023 0303 	bic.w	r3, r3, #3
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	aaaaaaab 	.word	0xaaaaaaab
 8003f78:	0800d318 	.word	0x0800d318

08003f7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f84:	2300      	movs	r3, #0
 8003f86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d11f      	bne.n	8003fd6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	2b03      	cmp	r3, #3
 8003f9a:	d856      	bhi.n	800404a <DMA_CheckFifoParam+0xce>
 8003f9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003fa4 <DMA_CheckFifoParam+0x28>)
 8003f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa2:	bf00      	nop
 8003fa4:	08003fb5 	.word	0x08003fb5
 8003fa8:	08003fc7 	.word	0x08003fc7
 8003fac:	08003fb5 	.word	0x08003fb5
 8003fb0:	0800404b 	.word	0x0800404b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d046      	beq.n	800404e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fc4:	e043      	b.n	800404e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003fce:	d140      	bne.n	8004052 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fd4:	e03d      	b.n	8004052 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fde:	d121      	bne.n	8004024 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	2b03      	cmp	r3, #3
 8003fe4:	d837      	bhi.n	8004056 <DMA_CheckFifoParam+0xda>
 8003fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8003fec <DMA_CheckFifoParam+0x70>)
 8003fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fec:	08003ffd 	.word	0x08003ffd
 8003ff0:	08004003 	.word	0x08004003
 8003ff4:	08003ffd 	.word	0x08003ffd
 8003ff8:	08004015 	.word	0x08004015
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	73fb      	strb	r3, [r7, #15]
      break;
 8004000:	e030      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004006:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d025      	beq.n	800405a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004012:	e022      	b.n	800405a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004018:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800401c:	d11f      	bne.n	800405e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004022:	e01c      	b.n	800405e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	2b02      	cmp	r3, #2
 8004028:	d903      	bls.n	8004032 <DMA_CheckFifoParam+0xb6>
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2b03      	cmp	r3, #3
 800402e:	d003      	beq.n	8004038 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004030:	e018      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	73fb      	strb	r3, [r7, #15]
      break;
 8004036:	e015      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800403c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00e      	beq.n	8004062 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	73fb      	strb	r3, [r7, #15]
      break;
 8004048:	e00b      	b.n	8004062 <DMA_CheckFifoParam+0xe6>
      break;
 800404a:	bf00      	nop
 800404c:	e00a      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;
 800404e:	bf00      	nop
 8004050:	e008      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;
 8004052:	bf00      	nop
 8004054:	e006      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;
 8004056:	bf00      	nop
 8004058:	e004      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;
 800405a:	bf00      	nop
 800405c:	e002      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;   
 800405e:	bf00      	nop
 8004060:	e000      	b.n	8004064 <DMA_CheckFifoParam+0xe8>
      break;
 8004062:	bf00      	nop
    }
  } 
  
  return status; 
 8004064:	7bfb      	ldrb	r3, [r7, #15]
}
 8004066:	4618      	mov	r0, r3
 8004068:	3714      	adds	r7, #20
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop

08004074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004074:	b480      	push	{r7}
 8004076:	b089      	sub	sp, #36	@ 0x24
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800407e:	2300      	movs	r3, #0
 8004080:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004082:	2300      	movs	r3, #0
 8004084:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004086:	2300      	movs	r3, #0
 8004088:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800408a:	2300      	movs	r3, #0
 800408c:	61fb      	str	r3, [r7, #28]
 800408e:	e16b      	b.n	8004368 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004090:	2201      	movs	r2, #1
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	4013      	ands	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	f040 815a 	bne.w	8004362 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f003 0303 	and.w	r3, r3, #3
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d005      	beq.n	80040c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d130      	bne.n	8004128 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	2203      	movs	r2, #3
 80040d2:	fa02 f303 	lsl.w	r3, r2, r3
 80040d6:	43db      	mvns	r3, r3
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	4013      	ands	r3, r2
 80040dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	68da      	ldr	r2, [r3, #12]
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ea:	69ba      	ldr	r2, [r7, #24]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040fc:	2201      	movs	r2, #1
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	fa02 f303 	lsl.w	r3, r2, r3
 8004104:	43db      	mvns	r3, r3
 8004106:	69ba      	ldr	r2, [r7, #24]
 8004108:	4013      	ands	r3, r2
 800410a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	091b      	lsrs	r3, r3, #4
 8004112:	f003 0201 	and.w	r2, r3, #1
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	fa02 f303 	lsl.w	r3, r2, r3
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	4313      	orrs	r3, r2
 8004120:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f003 0303 	and.w	r3, r3, #3
 8004130:	2b03      	cmp	r3, #3
 8004132:	d017      	beq.n	8004164 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	005b      	lsls	r3, r3, #1
 800413e:	2203      	movs	r2, #3
 8004140:	fa02 f303 	lsl.w	r3, r2, r3
 8004144:	43db      	mvns	r3, r3
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	4013      	ands	r3, r2
 800414a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	4313      	orrs	r3, r2
 800415c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69ba      	ldr	r2, [r7, #24]
 8004162:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f003 0303 	and.w	r3, r3, #3
 800416c:	2b02      	cmp	r3, #2
 800416e:	d123      	bne.n	80041b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	08da      	lsrs	r2, r3, #3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	3208      	adds	r2, #8
 8004178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800417c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	220f      	movs	r2, #15
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	43db      	mvns	r3, r3
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	4013      	ands	r3, r2
 8004192:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	691a      	ldr	r2, [r3, #16]
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f003 0307 	and.w	r3, r3, #7
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	fa02 f303 	lsl.w	r3, r2, r3
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	08da      	lsrs	r2, r3, #3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	3208      	adds	r2, #8
 80041b2:	69b9      	ldr	r1, [r7, #24]
 80041b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	2203      	movs	r2, #3
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	4013      	ands	r3, r2
 80041ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f003 0203 	and.w	r2, r3, #3
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	005b      	lsls	r3, r3, #1
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f000 80b4 	beq.w	8004362 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041fa:	2300      	movs	r3, #0
 80041fc:	60fb      	str	r3, [r7, #12]
 80041fe:	4b60      	ldr	r3, [pc, #384]	@ (8004380 <HAL_GPIO_Init+0x30c>)
 8004200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004202:	4a5f      	ldr	r2, [pc, #380]	@ (8004380 <HAL_GPIO_Init+0x30c>)
 8004204:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004208:	6453      	str	r3, [r2, #68]	@ 0x44
 800420a:	4b5d      	ldr	r3, [pc, #372]	@ (8004380 <HAL_GPIO_Init+0x30c>)
 800420c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004216:	4a5b      	ldr	r2, [pc, #364]	@ (8004384 <HAL_GPIO_Init+0x310>)
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	089b      	lsrs	r3, r3, #2
 800421c:	3302      	adds	r3, #2
 800421e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004222:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	f003 0303 	and.w	r3, r3, #3
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	220f      	movs	r2, #15
 800422e:	fa02 f303 	lsl.w	r3, r2, r3
 8004232:	43db      	mvns	r3, r3
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	4013      	ands	r3, r2
 8004238:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a52      	ldr	r2, [pc, #328]	@ (8004388 <HAL_GPIO_Init+0x314>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d02b      	beq.n	800429a <HAL_GPIO_Init+0x226>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a51      	ldr	r2, [pc, #324]	@ (800438c <HAL_GPIO_Init+0x318>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d025      	beq.n	8004296 <HAL_GPIO_Init+0x222>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a50      	ldr	r2, [pc, #320]	@ (8004390 <HAL_GPIO_Init+0x31c>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d01f      	beq.n	8004292 <HAL_GPIO_Init+0x21e>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a4f      	ldr	r2, [pc, #316]	@ (8004394 <HAL_GPIO_Init+0x320>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d019      	beq.n	800428e <HAL_GPIO_Init+0x21a>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a4e      	ldr	r2, [pc, #312]	@ (8004398 <HAL_GPIO_Init+0x324>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d013      	beq.n	800428a <HAL_GPIO_Init+0x216>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a4d      	ldr	r2, [pc, #308]	@ (800439c <HAL_GPIO_Init+0x328>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d00d      	beq.n	8004286 <HAL_GPIO_Init+0x212>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a4c      	ldr	r2, [pc, #304]	@ (80043a0 <HAL_GPIO_Init+0x32c>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d007      	beq.n	8004282 <HAL_GPIO_Init+0x20e>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a4b      	ldr	r2, [pc, #300]	@ (80043a4 <HAL_GPIO_Init+0x330>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d101      	bne.n	800427e <HAL_GPIO_Init+0x20a>
 800427a:	2307      	movs	r3, #7
 800427c:	e00e      	b.n	800429c <HAL_GPIO_Init+0x228>
 800427e:	2308      	movs	r3, #8
 8004280:	e00c      	b.n	800429c <HAL_GPIO_Init+0x228>
 8004282:	2306      	movs	r3, #6
 8004284:	e00a      	b.n	800429c <HAL_GPIO_Init+0x228>
 8004286:	2305      	movs	r3, #5
 8004288:	e008      	b.n	800429c <HAL_GPIO_Init+0x228>
 800428a:	2304      	movs	r3, #4
 800428c:	e006      	b.n	800429c <HAL_GPIO_Init+0x228>
 800428e:	2303      	movs	r3, #3
 8004290:	e004      	b.n	800429c <HAL_GPIO_Init+0x228>
 8004292:	2302      	movs	r3, #2
 8004294:	e002      	b.n	800429c <HAL_GPIO_Init+0x228>
 8004296:	2301      	movs	r3, #1
 8004298:	e000      	b.n	800429c <HAL_GPIO_Init+0x228>
 800429a:	2300      	movs	r3, #0
 800429c:	69fa      	ldr	r2, [r7, #28]
 800429e:	f002 0203 	and.w	r2, r2, #3
 80042a2:	0092      	lsls	r2, r2, #2
 80042a4:	4093      	lsls	r3, r2
 80042a6:	69ba      	ldr	r2, [r7, #24]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80042ac:	4935      	ldr	r1, [pc, #212]	@ (8004384 <HAL_GPIO_Init+0x310>)
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	089b      	lsrs	r3, r3, #2
 80042b2:	3302      	adds	r3, #2
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042ba:	4b3b      	ldr	r3, [pc, #236]	@ (80043a8 <HAL_GPIO_Init+0x334>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	43db      	mvns	r3, r3
 80042c4:	69ba      	ldr	r2, [r7, #24]
 80042c6:	4013      	ands	r3, r2
 80042c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d003      	beq.n	80042de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	4313      	orrs	r3, r2
 80042dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80042de:	4a32      	ldr	r2, [pc, #200]	@ (80043a8 <HAL_GPIO_Init+0x334>)
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80042e4:	4b30      	ldr	r3, [pc, #192]	@ (80043a8 <HAL_GPIO_Init+0x334>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	43db      	mvns	r3, r3
 80042ee:	69ba      	ldr	r2, [r7, #24]
 80042f0:	4013      	ands	r3, r2
 80042f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d003      	beq.n	8004308 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004300:	69ba      	ldr	r2, [r7, #24]
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	4313      	orrs	r3, r2
 8004306:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004308:	4a27      	ldr	r2, [pc, #156]	@ (80043a8 <HAL_GPIO_Init+0x334>)
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800430e:	4b26      	ldr	r3, [pc, #152]	@ (80043a8 <HAL_GPIO_Init+0x334>)
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	43db      	mvns	r3, r3
 8004318:	69ba      	ldr	r2, [r7, #24]
 800431a:	4013      	ands	r3, r2
 800431c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d003      	beq.n	8004332 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800432a:	69ba      	ldr	r2, [r7, #24]
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	4313      	orrs	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004332:	4a1d      	ldr	r2, [pc, #116]	@ (80043a8 <HAL_GPIO_Init+0x334>)
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004338:	4b1b      	ldr	r3, [pc, #108]	@ (80043a8 <HAL_GPIO_Init+0x334>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	43db      	mvns	r3, r3
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	4013      	ands	r3, r2
 8004346:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d003      	beq.n	800435c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	4313      	orrs	r3, r2
 800435a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800435c:	4a12      	ldr	r2, [pc, #72]	@ (80043a8 <HAL_GPIO_Init+0x334>)
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	3301      	adds	r3, #1
 8004366:	61fb      	str	r3, [r7, #28]
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	2b0f      	cmp	r3, #15
 800436c:	f67f ae90 	bls.w	8004090 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004370:	bf00      	nop
 8004372:	bf00      	nop
 8004374:	3724      	adds	r7, #36	@ 0x24
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	40023800 	.word	0x40023800
 8004384:	40013800 	.word	0x40013800
 8004388:	40020000 	.word	0x40020000
 800438c:	40020400 	.word	0x40020400
 8004390:	40020800 	.word	0x40020800
 8004394:	40020c00 	.word	0x40020c00
 8004398:	40021000 	.word	0x40021000
 800439c:	40021400 	.word	0x40021400
 80043a0:	40021800 	.word	0x40021800
 80043a4:	40021c00 	.word	0x40021c00
 80043a8:	40013c00 	.word	0x40013c00

080043ac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b087      	sub	sp, #28
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043b6:	2300      	movs	r3, #0
 80043b8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80043ba:	2300      	movs	r3, #0
 80043bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80043be:	2300      	movs	r3, #0
 80043c0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043c2:	2300      	movs	r3, #0
 80043c4:	617b      	str	r3, [r7, #20]
 80043c6:	e0cd      	b.n	8004564 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043c8:	2201      	movs	r2, #1
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	fa02 f303 	lsl.w	r3, r2, r3
 80043d0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80043d2:	683a      	ldr	r2, [r7, #0]
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	4013      	ands	r3, r2
 80043d8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	429a      	cmp	r2, r3
 80043e0:	f040 80bd 	bne.w	800455e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80043e4:	4a65      	ldr	r2, [pc, #404]	@ (800457c <HAL_GPIO_DeInit+0x1d0>)
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	089b      	lsrs	r3, r3, #2
 80043ea:	3302      	adds	r3, #2
 80043ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043f0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	f003 0303 	and.w	r3, r3, #3
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	220f      	movs	r2, #15
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	68ba      	ldr	r2, [r7, #8]
 8004402:	4013      	ands	r3, r2
 8004404:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a5d      	ldr	r2, [pc, #372]	@ (8004580 <HAL_GPIO_DeInit+0x1d4>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d02b      	beq.n	8004466 <HAL_GPIO_DeInit+0xba>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a5c      	ldr	r2, [pc, #368]	@ (8004584 <HAL_GPIO_DeInit+0x1d8>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d025      	beq.n	8004462 <HAL_GPIO_DeInit+0xb6>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a5b      	ldr	r2, [pc, #364]	@ (8004588 <HAL_GPIO_DeInit+0x1dc>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d01f      	beq.n	800445e <HAL_GPIO_DeInit+0xb2>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a5a      	ldr	r2, [pc, #360]	@ (800458c <HAL_GPIO_DeInit+0x1e0>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d019      	beq.n	800445a <HAL_GPIO_DeInit+0xae>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a59      	ldr	r2, [pc, #356]	@ (8004590 <HAL_GPIO_DeInit+0x1e4>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d013      	beq.n	8004456 <HAL_GPIO_DeInit+0xaa>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a58      	ldr	r2, [pc, #352]	@ (8004594 <HAL_GPIO_DeInit+0x1e8>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d00d      	beq.n	8004452 <HAL_GPIO_DeInit+0xa6>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a57      	ldr	r2, [pc, #348]	@ (8004598 <HAL_GPIO_DeInit+0x1ec>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d007      	beq.n	800444e <HAL_GPIO_DeInit+0xa2>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a56      	ldr	r2, [pc, #344]	@ (800459c <HAL_GPIO_DeInit+0x1f0>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d101      	bne.n	800444a <HAL_GPIO_DeInit+0x9e>
 8004446:	2307      	movs	r3, #7
 8004448:	e00e      	b.n	8004468 <HAL_GPIO_DeInit+0xbc>
 800444a:	2308      	movs	r3, #8
 800444c:	e00c      	b.n	8004468 <HAL_GPIO_DeInit+0xbc>
 800444e:	2306      	movs	r3, #6
 8004450:	e00a      	b.n	8004468 <HAL_GPIO_DeInit+0xbc>
 8004452:	2305      	movs	r3, #5
 8004454:	e008      	b.n	8004468 <HAL_GPIO_DeInit+0xbc>
 8004456:	2304      	movs	r3, #4
 8004458:	e006      	b.n	8004468 <HAL_GPIO_DeInit+0xbc>
 800445a:	2303      	movs	r3, #3
 800445c:	e004      	b.n	8004468 <HAL_GPIO_DeInit+0xbc>
 800445e:	2302      	movs	r3, #2
 8004460:	e002      	b.n	8004468 <HAL_GPIO_DeInit+0xbc>
 8004462:	2301      	movs	r3, #1
 8004464:	e000      	b.n	8004468 <HAL_GPIO_DeInit+0xbc>
 8004466:	2300      	movs	r3, #0
 8004468:	697a      	ldr	r2, [r7, #20]
 800446a:	f002 0203 	and.w	r2, r2, #3
 800446e:	0092      	lsls	r2, r2, #2
 8004470:	4093      	lsls	r3, r2
 8004472:	68ba      	ldr	r2, [r7, #8]
 8004474:	429a      	cmp	r2, r3
 8004476:	d132      	bne.n	80044de <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004478:	4b49      	ldr	r3, [pc, #292]	@ (80045a0 <HAL_GPIO_DeInit+0x1f4>)
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	43db      	mvns	r3, r3
 8004480:	4947      	ldr	r1, [pc, #284]	@ (80045a0 <HAL_GPIO_DeInit+0x1f4>)
 8004482:	4013      	ands	r3, r2
 8004484:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004486:	4b46      	ldr	r3, [pc, #280]	@ (80045a0 <HAL_GPIO_DeInit+0x1f4>)
 8004488:	685a      	ldr	r2, [r3, #4]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	43db      	mvns	r3, r3
 800448e:	4944      	ldr	r1, [pc, #272]	@ (80045a0 <HAL_GPIO_DeInit+0x1f4>)
 8004490:	4013      	ands	r3, r2
 8004492:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004494:	4b42      	ldr	r3, [pc, #264]	@ (80045a0 <HAL_GPIO_DeInit+0x1f4>)
 8004496:	68da      	ldr	r2, [r3, #12]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	43db      	mvns	r3, r3
 800449c:	4940      	ldr	r1, [pc, #256]	@ (80045a0 <HAL_GPIO_DeInit+0x1f4>)
 800449e:	4013      	ands	r3, r2
 80044a0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80044a2:	4b3f      	ldr	r3, [pc, #252]	@ (80045a0 <HAL_GPIO_DeInit+0x1f4>)
 80044a4:	689a      	ldr	r2, [r3, #8]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	43db      	mvns	r3, r3
 80044aa:	493d      	ldr	r1, [pc, #244]	@ (80045a0 <HAL_GPIO_DeInit+0x1f4>)
 80044ac:	4013      	ands	r3, r2
 80044ae:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f003 0303 	and.w	r3, r3, #3
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	220f      	movs	r2, #15
 80044ba:	fa02 f303 	lsl.w	r3, r2, r3
 80044be:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80044c0:	4a2e      	ldr	r2, [pc, #184]	@ (800457c <HAL_GPIO_DeInit+0x1d0>)
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	089b      	lsrs	r3, r3, #2
 80044c6:	3302      	adds	r3, #2
 80044c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	43da      	mvns	r2, r3
 80044d0:	482a      	ldr	r0, [pc, #168]	@ (800457c <HAL_GPIO_DeInit+0x1d0>)
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	089b      	lsrs	r3, r3, #2
 80044d6:	400a      	ands	r2, r1
 80044d8:	3302      	adds	r3, #2
 80044da:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	005b      	lsls	r3, r3, #1
 80044e6:	2103      	movs	r1, #3
 80044e8:	fa01 f303 	lsl.w	r3, r1, r3
 80044ec:	43db      	mvns	r3, r3
 80044ee:	401a      	ands	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	08da      	lsrs	r2, r3, #3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3208      	adds	r2, #8
 80044fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	220f      	movs	r2, #15
 800450a:	fa02 f303 	lsl.w	r3, r2, r3
 800450e:	43db      	mvns	r3, r3
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	08d2      	lsrs	r2, r2, #3
 8004514:	4019      	ands	r1, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	3208      	adds	r2, #8
 800451a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68da      	ldr	r2, [r3, #12]
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	2103      	movs	r1, #3
 8004528:	fa01 f303 	lsl.w	r3, r1, r3
 800452c:	43db      	mvns	r3, r3
 800452e:	401a      	ands	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	2101      	movs	r1, #1
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	fa01 f303 	lsl.w	r3, r1, r3
 8004540:	43db      	mvns	r3, r3
 8004542:	401a      	ands	r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689a      	ldr	r2, [r3, #8]
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	2103      	movs	r1, #3
 8004552:	fa01 f303 	lsl.w	r3, r1, r3
 8004556:	43db      	mvns	r3, r3
 8004558:	401a      	ands	r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	3301      	adds	r3, #1
 8004562:	617b      	str	r3, [r7, #20]
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	2b0f      	cmp	r3, #15
 8004568:	f67f af2e 	bls.w	80043c8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800456c:	bf00      	nop
 800456e:	bf00      	nop
 8004570:	371c      	adds	r7, #28
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	40013800 	.word	0x40013800
 8004580:	40020000 	.word	0x40020000
 8004584:	40020400 	.word	0x40020400
 8004588:	40020800 	.word	0x40020800
 800458c:	40020c00 	.word	0x40020c00
 8004590:	40021000 	.word	0x40021000
 8004594:	40021400 	.word	0x40021400
 8004598:	40021800 	.word	0x40021800
 800459c:	40021c00 	.word	0x40021c00
 80045a0:	40013c00 	.word	0x40013c00

080045a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	460b      	mov	r3, r1
 80045ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	691a      	ldr	r2, [r3, #16]
 80045b4:	887b      	ldrh	r3, [r7, #2]
 80045b6:	4013      	ands	r3, r2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d002      	beq.n	80045c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80045bc:	2301      	movs	r3, #1
 80045be:	73fb      	strb	r3, [r7, #15]
 80045c0:	e001      	b.n	80045c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045c2:	2300      	movs	r3, #0
 80045c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80045c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	460b      	mov	r3, r1
 80045de:	807b      	strh	r3, [r7, #2]
 80045e0:	4613      	mov	r3, r2
 80045e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045e4:	787b      	ldrb	r3, [r7, #1]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045ea:	887a      	ldrh	r2, [r7, #2]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045f0:	e003      	b.n	80045fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045f2:	887b      	ldrh	r3, [r7, #2]
 80045f4:	041a      	lsls	r2, r3, #16
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	619a      	str	r2, [r3, #24]
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
	...

08004608 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d101      	bne.n	800461a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e12b      	b.n	8004872 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d106      	bne.n	8004634 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f7fe fd2e 	bl	8003090 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2224      	movs	r2, #36	@ 0x24
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0201 	bic.w	r2, r2, #1
 800464a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800465a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800466a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800466c:	f003 fe98 	bl	80083a0 <HAL_RCC_GetPCLK1Freq>
 8004670:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	4a81      	ldr	r2, [pc, #516]	@ (800487c <HAL_I2C_Init+0x274>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d807      	bhi.n	800468c <HAL_I2C_Init+0x84>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	4a80      	ldr	r2, [pc, #512]	@ (8004880 <HAL_I2C_Init+0x278>)
 8004680:	4293      	cmp	r3, r2
 8004682:	bf94      	ite	ls
 8004684:	2301      	movls	r3, #1
 8004686:	2300      	movhi	r3, #0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	e006      	b.n	800469a <HAL_I2C_Init+0x92>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4a7d      	ldr	r2, [pc, #500]	@ (8004884 <HAL_I2C_Init+0x27c>)
 8004690:	4293      	cmp	r3, r2
 8004692:	bf94      	ite	ls
 8004694:	2301      	movls	r3, #1
 8004696:	2300      	movhi	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e0e7      	b.n	8004872 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	4a78      	ldr	r2, [pc, #480]	@ (8004888 <HAL_I2C_Init+0x280>)
 80046a6:	fba2 2303 	umull	r2, r3, r2, r3
 80046aa:	0c9b      	lsrs	r3, r3, #18
 80046ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	430a      	orrs	r2, r1
 80046c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	4a6a      	ldr	r2, [pc, #424]	@ (800487c <HAL_I2C_Init+0x274>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d802      	bhi.n	80046dc <HAL_I2C_Init+0xd4>
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	3301      	adds	r3, #1
 80046da:	e009      	b.n	80046f0 <HAL_I2C_Init+0xe8>
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80046e2:	fb02 f303 	mul.w	r3, r2, r3
 80046e6:	4a69      	ldr	r2, [pc, #420]	@ (800488c <HAL_I2C_Init+0x284>)
 80046e8:	fba2 2303 	umull	r2, r3, r2, r3
 80046ec:	099b      	lsrs	r3, r3, #6
 80046ee:	3301      	adds	r3, #1
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6812      	ldr	r2, [r2, #0]
 80046f4:	430b      	orrs	r3, r1
 80046f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	69db      	ldr	r3, [r3, #28]
 80046fe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004702:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	495c      	ldr	r1, [pc, #368]	@ (800487c <HAL_I2C_Init+0x274>)
 800470c:	428b      	cmp	r3, r1
 800470e:	d819      	bhi.n	8004744 <HAL_I2C_Init+0x13c>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	1e59      	subs	r1, r3, #1
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	005b      	lsls	r3, r3, #1
 800471a:	fbb1 f3f3 	udiv	r3, r1, r3
 800471e:	1c59      	adds	r1, r3, #1
 8004720:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004724:	400b      	ands	r3, r1
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00a      	beq.n	8004740 <HAL_I2C_Init+0x138>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	1e59      	subs	r1, r3, #1
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	005b      	lsls	r3, r3, #1
 8004734:	fbb1 f3f3 	udiv	r3, r1, r3
 8004738:	3301      	adds	r3, #1
 800473a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800473e:	e051      	b.n	80047e4 <HAL_I2C_Init+0x1dc>
 8004740:	2304      	movs	r3, #4
 8004742:	e04f      	b.n	80047e4 <HAL_I2C_Init+0x1dc>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d111      	bne.n	8004770 <HAL_I2C_Init+0x168>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	1e58      	subs	r0, r3, #1
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6859      	ldr	r1, [r3, #4]
 8004754:	460b      	mov	r3, r1
 8004756:	005b      	lsls	r3, r3, #1
 8004758:	440b      	add	r3, r1
 800475a:	fbb0 f3f3 	udiv	r3, r0, r3
 800475e:	3301      	adds	r3, #1
 8004760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004764:	2b00      	cmp	r3, #0
 8004766:	bf0c      	ite	eq
 8004768:	2301      	moveq	r3, #1
 800476a:	2300      	movne	r3, #0
 800476c:	b2db      	uxtb	r3, r3
 800476e:	e012      	b.n	8004796 <HAL_I2C_Init+0x18e>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	1e58      	subs	r0, r3, #1
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6859      	ldr	r1, [r3, #4]
 8004778:	460b      	mov	r3, r1
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	440b      	add	r3, r1
 800477e:	0099      	lsls	r1, r3, #2
 8004780:	440b      	add	r3, r1
 8004782:	fbb0 f3f3 	udiv	r3, r0, r3
 8004786:	3301      	adds	r3, #1
 8004788:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800478c:	2b00      	cmp	r3, #0
 800478e:	bf0c      	ite	eq
 8004790:	2301      	moveq	r3, #1
 8004792:	2300      	movne	r3, #0
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <HAL_I2C_Init+0x196>
 800479a:	2301      	movs	r3, #1
 800479c:	e022      	b.n	80047e4 <HAL_I2C_Init+0x1dc>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10e      	bne.n	80047c4 <HAL_I2C_Init+0x1bc>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	1e58      	subs	r0, r3, #1
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6859      	ldr	r1, [r3, #4]
 80047ae:	460b      	mov	r3, r1
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	440b      	add	r3, r1
 80047b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80047b8:	3301      	adds	r3, #1
 80047ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047c2:	e00f      	b.n	80047e4 <HAL_I2C_Init+0x1dc>
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	1e58      	subs	r0, r3, #1
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6859      	ldr	r1, [r3, #4]
 80047cc:	460b      	mov	r3, r1
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	440b      	add	r3, r1
 80047d2:	0099      	lsls	r1, r3, #2
 80047d4:	440b      	add	r3, r1
 80047d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80047da:	3301      	adds	r3, #1
 80047dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047e4:	6879      	ldr	r1, [r7, #4]
 80047e6:	6809      	ldr	r1, [r1, #0]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	69da      	ldr	r2, [r3, #28]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a1b      	ldr	r3, [r3, #32]
 80047fe:	431a      	orrs	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	430a      	orrs	r2, r1
 8004806:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004812:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6911      	ldr	r1, [r2, #16]
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	68d2      	ldr	r2, [r2, #12]
 800481e:	4311      	orrs	r1, r2
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	6812      	ldr	r2, [r2, #0]
 8004824:	430b      	orrs	r3, r1
 8004826:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	695a      	ldr	r2, [r3, #20]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	430a      	orrs	r2, r1
 8004842:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f042 0201 	orr.w	r2, r2, #1
 8004852:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2220      	movs	r2, #32
 800485e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	000186a0 	.word	0x000186a0
 8004880:	001e847f 	.word	0x001e847f
 8004884:	003d08ff 	.word	0x003d08ff
 8004888:	431bde83 	.word	0x431bde83
 800488c:	10624dd3 	.word	0x10624dd3

08004890 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d101      	bne.n	80048a2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e021      	b.n	80048e6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2224      	movs	r2, #36	@ 0x24
 80048a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f022 0201 	bic.w	r2, r2, #1
 80048b8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f7fe fc30 	bl	8003120 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3708      	adds	r7, #8
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
	...

080048f0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b088      	sub	sp, #32
 80048f4:	af02      	add	r7, sp, #8
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	4608      	mov	r0, r1
 80048fa:	4611      	mov	r1, r2
 80048fc:	461a      	mov	r2, r3
 80048fe:	4603      	mov	r3, r0
 8004900:	817b      	strh	r3, [r7, #10]
 8004902:	460b      	mov	r3, r1
 8004904:	813b      	strh	r3, [r7, #8]
 8004906:	4613      	mov	r3, r2
 8004908:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800490a:	f7fe fe33 	bl	8003574 <HAL_GetTick>
 800490e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b20      	cmp	r3, #32
 800491a:	f040 80d9 	bne.w	8004ad0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	2319      	movs	r3, #25
 8004924:	2201      	movs	r2, #1
 8004926:	496d      	ldr	r1, [pc, #436]	@ (8004adc <HAL_I2C_Mem_Write+0x1ec>)
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f000 fc99 	bl	8005260 <I2C_WaitOnFlagUntilTimeout>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d001      	beq.n	8004938 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004934:	2302      	movs	r3, #2
 8004936:	e0cc      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800493e:	2b01      	cmp	r3, #1
 8004940:	d101      	bne.n	8004946 <HAL_I2C_Mem_Write+0x56>
 8004942:	2302      	movs	r3, #2
 8004944:	e0c5      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2201      	movs	r2, #1
 800494a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	2b01      	cmp	r3, #1
 800495a:	d007      	beq.n	800496c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f042 0201 	orr.w	r2, r2, #1
 800496a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800497a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2221      	movs	r2, #33	@ 0x21
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2240      	movs	r2, #64	@ 0x40
 8004988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6a3a      	ldr	r2, [r7, #32]
 8004996:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800499c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	4a4d      	ldr	r2, [pc, #308]	@ (8004ae0 <HAL_I2C_Mem_Write+0x1f0>)
 80049ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049ae:	88f8      	ldrh	r0, [r7, #6]
 80049b0:	893a      	ldrh	r2, [r7, #8]
 80049b2:	8979      	ldrh	r1, [r7, #10]
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	9301      	str	r3, [sp, #4]
 80049b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ba:	9300      	str	r3, [sp, #0]
 80049bc:	4603      	mov	r3, r0
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f000 fad0 	bl	8004f64 <I2C_RequestMemoryWrite>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d052      	beq.n	8004a70 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e081      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f000 fd5e 	bl	8005494 <I2C_WaitOnTXEFlagUntilTimeout>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00d      	beq.n	80049fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d107      	bne.n	80049f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e06b      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049fe:	781a      	ldrb	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0a:	1c5a      	adds	r2, r3, #1
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a14:	3b01      	subs	r3, #1
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	695b      	ldr	r3, [r3, #20]
 8004a30:	f003 0304 	and.w	r3, r3, #4
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d11b      	bne.n	8004a70 <HAL_I2C_Mem_Write+0x180>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d017      	beq.n	8004a70 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a44:	781a      	ldrb	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	b29a      	uxth	r2, r3
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1aa      	bne.n	80049ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a7c:	68f8      	ldr	r0, [r7, #12]
 8004a7e:	f000 fd51 	bl	8005524 <I2C_WaitOnBTFFlagUntilTimeout>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00d      	beq.n	8004aa4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d107      	bne.n	8004aa0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a9e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e016      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ab2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004acc:	2300      	movs	r3, #0
 8004ace:	e000      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004ad0:	2302      	movs	r3, #2
  }
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3718      	adds	r7, #24
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	00100002 	.word	0x00100002
 8004ae0:	ffff0000 	.word	0xffff0000

08004ae4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b08c      	sub	sp, #48	@ 0x30
 8004ae8:	af02      	add	r7, sp, #8
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	4608      	mov	r0, r1
 8004aee:	4611      	mov	r1, r2
 8004af0:	461a      	mov	r2, r3
 8004af2:	4603      	mov	r3, r0
 8004af4:	817b      	strh	r3, [r7, #10]
 8004af6:	460b      	mov	r3, r1
 8004af8:	813b      	strh	r3, [r7, #8]
 8004afa:	4613      	mov	r3, r2
 8004afc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004afe:	f7fe fd39 	bl	8003574 <HAL_GetTick>
 8004b02:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b20      	cmp	r3, #32
 8004b0e:	f040 8214 	bne.w	8004f3a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b14:	9300      	str	r3, [sp, #0]
 8004b16:	2319      	movs	r3, #25
 8004b18:	2201      	movs	r2, #1
 8004b1a:	497b      	ldr	r1, [pc, #492]	@ (8004d08 <HAL_I2C_Mem_Read+0x224>)
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f000 fb9f 	bl	8005260 <I2C_WaitOnFlagUntilTimeout>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d001      	beq.n	8004b2c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e207      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d101      	bne.n	8004b3a <HAL_I2C_Mem_Read+0x56>
 8004b36:	2302      	movs	r3, #2
 8004b38:	e200      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d007      	beq.n	8004b60 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2222      	movs	r2, #34	@ 0x22
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2240      	movs	r2, #64	@ 0x40
 8004b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004b90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4a5b      	ldr	r2, [pc, #364]	@ (8004d0c <HAL_I2C_Mem_Read+0x228>)
 8004ba0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ba2:	88f8      	ldrh	r0, [r7, #6]
 8004ba4:	893a      	ldrh	r2, [r7, #8]
 8004ba6:	8979      	ldrh	r1, [r7, #10]
 8004ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004baa:	9301      	str	r3, [sp, #4]
 8004bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bae:	9300      	str	r3, [sp, #0]
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 fa6c 	bl	8005090 <I2C_RequestMemoryRead>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e1bc      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d113      	bne.n	8004bf2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bca:	2300      	movs	r3, #0
 8004bcc:	623b      	str	r3, [r7, #32]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	623b      	str	r3, [r7, #32]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	623b      	str	r3, [r7, #32]
 8004bde:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	e190      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d11b      	bne.n	8004c32 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	61fb      	str	r3, [r7, #28]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	61fb      	str	r3, [r7, #28]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	61fb      	str	r3, [r7, #28]
 8004c1e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c2e:	601a      	str	r2, [r3, #0]
 8004c30:	e170      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d11b      	bne.n	8004c72 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c48:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	61bb      	str	r3, [r7, #24]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	61bb      	str	r3, [r7, #24]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	61bb      	str	r3, [r7, #24]
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	e150      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c72:	2300      	movs	r3, #0
 8004c74:	617b      	str	r3, [r7, #20]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	617b      	str	r3, [r7, #20]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	617b      	str	r3, [r7, #20]
 8004c86:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004c88:	e144      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c8e:	2b03      	cmp	r3, #3
 8004c90:	f200 80f1 	bhi.w	8004e76 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d123      	bne.n	8004ce4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c9e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f000 fc87 	bl	80055b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d001      	beq.n	8004cb0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e145      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	691a      	ldr	r2, [r3, #16]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	b29a      	uxth	r2, r3
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ce2:	e117      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d14e      	bne.n	8004d8a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	4906      	ldr	r1, [pc, #24]	@ (8004d10 <HAL_I2C_Mem_Read+0x22c>)
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f000 fab2 	bl	8005260 <I2C_WaitOnFlagUntilTimeout>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d008      	beq.n	8004d14 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e11a      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
 8004d06:	bf00      	nop
 8004d08:	00100002 	.word	0x00100002
 8004d0c:	ffff0000 	.word	0xffff0000
 8004d10:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	691a      	ldr	r2, [r3, #16]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2e:	b2d2      	uxtb	r2, r2
 8004d30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d36:	1c5a      	adds	r2, r3, #1
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d40:	3b01      	subs	r3, #1
 8004d42:	b29a      	uxth	r2, r3
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	b29a      	uxth	r2, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	691a      	ldr	r2, [r3, #16]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d60:	b2d2      	uxtb	r2, r2
 8004d62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d68:	1c5a      	adds	r2, r3, #1
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d72:	3b01      	subs	r3, #1
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	3b01      	subs	r3, #1
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004d88:	e0c4      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8c:	9300      	str	r3, [sp, #0]
 8004d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d90:	2200      	movs	r2, #0
 8004d92:	496c      	ldr	r1, [pc, #432]	@ (8004f44 <HAL_I2C_Mem_Read+0x460>)
 8004d94:	68f8      	ldr	r0, [r7, #12]
 8004d96:	f000 fa63 	bl	8005260 <I2C_WaitOnFlagUntilTimeout>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d001      	beq.n	8004da4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e0cb      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004db2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691a      	ldr	r2, [r3, #16]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbe:	b2d2      	uxtb	r2, r2
 8004dc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc6:	1c5a      	adds	r2, r3, #1
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	3b01      	subs	r3, #1
 8004de0:	b29a      	uxth	r2, r3
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de8:	9300      	str	r3, [sp, #0]
 8004dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dec:	2200      	movs	r2, #0
 8004dee:	4955      	ldr	r1, [pc, #340]	@ (8004f44 <HAL_I2C_Mem_Read+0x460>)
 8004df0:	68f8      	ldr	r0, [r7, #12]
 8004df2:	f000 fa35 	bl	8005260 <I2C_WaitOnFlagUntilTimeout>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d001      	beq.n	8004e00 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e09d      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	691a      	ldr	r2, [r3, #16]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1a:	b2d2      	uxtb	r2, r2
 8004e1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e22:	1c5a      	adds	r2, r3, #1
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	691a      	ldr	r2, [r3, #16]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4c:	b2d2      	uxtb	r2, r2
 8004e4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e54:	1c5a      	adds	r2, r3, #1
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e74:	e04e      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e78:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 fb9a 	bl	80055b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e058      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	691a      	ldr	r2, [r3, #16]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e94:	b2d2      	uxtb	r2, r2
 8004e96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9c:	1c5a      	adds	r2, r3, #1
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	f003 0304 	and.w	r3, r3, #4
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	d124      	bne.n	8004f14 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ece:	2b03      	cmp	r3, #3
 8004ed0:	d107      	bne.n	8004ee2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ee0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eec:	b2d2      	uxtb	r2, r2
 8004eee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004efe:	3b01      	subs	r3, #1
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	b29a      	uxth	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f47f aeb6 	bne.w	8004c8a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2220      	movs	r2, #32
 8004f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f36:	2300      	movs	r3, #0
 8004f38:	e000      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004f3a:	2302      	movs	r3, #2
  }
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3728      	adds	r7, #40	@ 0x28
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	00010004 	.word	0x00010004

08004f48 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f56:	b2db      	uxtb	r3, r3
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b088      	sub	sp, #32
 8004f68:	af02      	add	r7, sp, #8
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	4608      	mov	r0, r1
 8004f6e:	4611      	mov	r1, r2
 8004f70:	461a      	mov	r2, r3
 8004f72:	4603      	mov	r3, r0
 8004f74:	817b      	strh	r3, [r7, #10]
 8004f76:	460b      	mov	r3, r1
 8004f78:	813b      	strh	r3, [r7, #8]
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	6a3b      	ldr	r3, [r7, #32]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f000 f960 	bl	8005260 <I2C_WaitOnFlagUntilTimeout>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00d      	beq.n	8004fc2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fb4:	d103      	bne.n	8004fbe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fbc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e05f      	b.n	8005082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004fc2:	897b      	ldrh	r3, [r7, #10]
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004fd0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd4:	6a3a      	ldr	r2, [r7, #32]
 8004fd6:	492d      	ldr	r1, [pc, #180]	@ (800508c <I2C_RequestMemoryWrite+0x128>)
 8004fd8:	68f8      	ldr	r0, [r7, #12]
 8004fda:	f000 f9bb 	bl	8005354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d001      	beq.n	8004fe8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e04c      	b.n	8005082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fe8:	2300      	movs	r3, #0
 8004fea:	617b      	str	r3, [r7, #20]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	617b      	str	r3, [r7, #20]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	617b      	str	r3, [r7, #20]
 8004ffc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005000:	6a39      	ldr	r1, [r7, #32]
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f000 fa46 	bl	8005494 <I2C_WaitOnTXEFlagUntilTimeout>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00d      	beq.n	800502a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005012:	2b04      	cmp	r3, #4
 8005014:	d107      	bne.n	8005026 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005024:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e02b      	b.n	8005082 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800502a:	88fb      	ldrh	r3, [r7, #6]
 800502c:	2b01      	cmp	r3, #1
 800502e:	d105      	bne.n	800503c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005030:	893b      	ldrh	r3, [r7, #8]
 8005032:	b2da      	uxtb	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	611a      	str	r2, [r3, #16]
 800503a:	e021      	b.n	8005080 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800503c:	893b      	ldrh	r3, [r7, #8]
 800503e:	0a1b      	lsrs	r3, r3, #8
 8005040:	b29b      	uxth	r3, r3
 8005042:	b2da      	uxtb	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800504a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800504c:	6a39      	ldr	r1, [r7, #32]
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	f000 fa20 	bl	8005494 <I2C_WaitOnTXEFlagUntilTimeout>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00d      	beq.n	8005076 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505e:	2b04      	cmp	r3, #4
 8005060:	d107      	bne.n	8005072 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005070:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e005      	b.n	8005082 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005076:	893b      	ldrh	r3, [r7, #8]
 8005078:	b2da      	uxtb	r2, r3
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3718      	adds	r7, #24
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	00010002 	.word	0x00010002

08005090 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b088      	sub	sp, #32
 8005094:	af02      	add	r7, sp, #8
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	4608      	mov	r0, r1
 800509a:	4611      	mov	r1, r2
 800509c:	461a      	mov	r2, r3
 800509e:	4603      	mov	r3, r0
 80050a0:	817b      	strh	r3, [r7, #10]
 80050a2:	460b      	mov	r3, r1
 80050a4:	813b      	strh	r3, [r7, #8]
 80050a6:	4613      	mov	r3, r2
 80050a8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80050b8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	6a3b      	ldr	r3, [r7, #32]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f000 f8c2 	bl	8005260 <I2C_WaitOnFlagUntilTimeout>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d00d      	beq.n	80050fe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050f0:	d103      	bne.n	80050fa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e0aa      	b.n	8005254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050fe:	897b      	ldrh	r3, [r7, #10]
 8005100:	b2db      	uxtb	r3, r3
 8005102:	461a      	mov	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800510c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800510e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005110:	6a3a      	ldr	r2, [r7, #32]
 8005112:	4952      	ldr	r1, [pc, #328]	@ (800525c <I2C_RequestMemoryRead+0x1cc>)
 8005114:	68f8      	ldr	r0, [r7, #12]
 8005116:	f000 f91d 	bl	8005354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d001      	beq.n	8005124 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e097      	b.n	8005254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005124:	2300      	movs	r3, #0
 8005126:	617b      	str	r3, [r7, #20]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	617b      	str	r3, [r7, #20]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	617b      	str	r3, [r7, #20]
 8005138:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800513a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800513c:	6a39      	ldr	r1, [r7, #32]
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 f9a8 	bl	8005494 <I2C_WaitOnTXEFlagUntilTimeout>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00d      	beq.n	8005166 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514e:	2b04      	cmp	r3, #4
 8005150:	d107      	bne.n	8005162 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005160:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e076      	b.n	8005254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005166:	88fb      	ldrh	r3, [r7, #6]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d105      	bne.n	8005178 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800516c:	893b      	ldrh	r3, [r7, #8]
 800516e:	b2da      	uxtb	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	611a      	str	r2, [r3, #16]
 8005176:	e021      	b.n	80051bc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005178:	893b      	ldrh	r3, [r7, #8]
 800517a:	0a1b      	lsrs	r3, r3, #8
 800517c:	b29b      	uxth	r3, r3
 800517e:	b2da      	uxtb	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005186:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005188:	6a39      	ldr	r1, [r7, #32]
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f982 	bl	8005494 <I2C_WaitOnTXEFlagUntilTimeout>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00d      	beq.n	80051b2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519a:	2b04      	cmp	r3, #4
 800519c:	d107      	bne.n	80051ae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e050      	b.n	8005254 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80051b2:	893b      	ldrh	r3, [r7, #8]
 80051b4:	b2da      	uxtb	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051be:	6a39      	ldr	r1, [r7, #32]
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f000 f967 	bl	8005494 <I2C_WaitOnTXEFlagUntilTimeout>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00d      	beq.n	80051e8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d0:	2b04      	cmp	r3, #4
 80051d2:	d107      	bne.n	80051e4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e035      	b.n	8005254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051f6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fa:	9300      	str	r3, [sp, #0]
 80051fc:	6a3b      	ldr	r3, [r7, #32]
 80051fe:	2200      	movs	r2, #0
 8005200:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 f82b 	bl	8005260 <I2C_WaitOnFlagUntilTimeout>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d00d      	beq.n	800522c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800521a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800521e:	d103      	bne.n	8005228 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005226:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	e013      	b.n	8005254 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800522c:	897b      	ldrh	r3, [r7, #10]
 800522e:	b2db      	uxtb	r3, r3
 8005230:	f043 0301 	orr.w	r3, r3, #1
 8005234:	b2da      	uxtb	r2, r3
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800523c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523e:	6a3a      	ldr	r2, [r7, #32]
 8005240:	4906      	ldr	r1, [pc, #24]	@ (800525c <I2C_RequestMemoryRead+0x1cc>)
 8005242:	68f8      	ldr	r0, [r7, #12]
 8005244:	f000 f886 	bl	8005354 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e000      	b.n	8005254 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005252:	2300      	movs	r3, #0
}
 8005254:	4618      	mov	r0, r3
 8005256:	3718      	adds	r7, #24
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}
 800525c:	00010002 	.word	0x00010002

08005260 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	603b      	str	r3, [r7, #0]
 800526c:	4613      	mov	r3, r2
 800526e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005270:	e048      	b.n	8005304 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005278:	d044      	beq.n	8005304 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800527a:	f7fe f97b 	bl	8003574 <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	683a      	ldr	r2, [r7, #0]
 8005286:	429a      	cmp	r2, r3
 8005288:	d302      	bcc.n	8005290 <I2C_WaitOnFlagUntilTimeout+0x30>
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d139      	bne.n	8005304 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	0c1b      	lsrs	r3, r3, #16
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b01      	cmp	r3, #1
 8005298:	d10d      	bne.n	80052b6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	43da      	mvns	r2, r3
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	4013      	ands	r3, r2
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	bf0c      	ite	eq
 80052ac:	2301      	moveq	r3, #1
 80052ae:	2300      	movne	r3, #0
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	461a      	mov	r2, r3
 80052b4:	e00c      	b.n	80052d0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	43da      	mvns	r2, r3
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	4013      	ands	r3, r2
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	bf0c      	ite	eq
 80052c8:	2301      	moveq	r3, #1
 80052ca:	2300      	movne	r3, #0
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	461a      	mov	r2, r3
 80052d0:	79fb      	ldrb	r3, [r7, #7]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d116      	bne.n	8005304 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f0:	f043 0220 	orr.w	r2, r3, #32
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e023      	b.n	800534c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	0c1b      	lsrs	r3, r3, #16
 8005308:	b2db      	uxtb	r3, r3
 800530a:	2b01      	cmp	r3, #1
 800530c:	d10d      	bne.n	800532a <I2C_WaitOnFlagUntilTimeout+0xca>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	695b      	ldr	r3, [r3, #20]
 8005314:	43da      	mvns	r2, r3
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	4013      	ands	r3, r2
 800531a:	b29b      	uxth	r3, r3
 800531c:	2b00      	cmp	r3, #0
 800531e:	bf0c      	ite	eq
 8005320:	2301      	moveq	r3, #1
 8005322:	2300      	movne	r3, #0
 8005324:	b2db      	uxtb	r3, r3
 8005326:	461a      	mov	r2, r3
 8005328:	e00c      	b.n	8005344 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	699b      	ldr	r3, [r3, #24]
 8005330:	43da      	mvns	r2, r3
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	4013      	ands	r3, r2
 8005336:	b29b      	uxth	r3, r3
 8005338:	2b00      	cmp	r3, #0
 800533a:	bf0c      	ite	eq
 800533c:	2301      	moveq	r3, #1
 800533e:	2300      	movne	r3, #0
 8005340:	b2db      	uxtb	r3, r3
 8005342:	461a      	mov	r2, r3
 8005344:	79fb      	ldrb	r3, [r7, #7]
 8005346:	429a      	cmp	r2, r3
 8005348:	d093      	beq.n	8005272 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	3710      	adds	r7, #16
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]
 8005360:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005362:	e071      	b.n	8005448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800536e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005372:	d123      	bne.n	80053bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005382:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800538c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2220      	movs	r2, #32
 8005398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a8:	f043 0204 	orr.w	r2, r3, #4
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e067      	b.n	800548c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c2:	d041      	beq.n	8005448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053c4:	f7fe f8d6 	bl	8003574 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d302      	bcc.n	80053da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d136      	bne.n	8005448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	0c1b      	lsrs	r3, r3, #16
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d10c      	bne.n	80053fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	43da      	mvns	r2, r3
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	4013      	ands	r3, r2
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	bf14      	ite	ne
 80053f6:	2301      	movne	r3, #1
 80053f8:	2300      	moveq	r3, #0
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	e00b      	b.n	8005416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	43da      	mvns	r2, r3
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	4013      	ands	r3, r2
 800540a:	b29b      	uxth	r3, r3
 800540c:	2b00      	cmp	r3, #0
 800540e:	bf14      	ite	ne
 8005410:	2301      	movne	r3, #1
 8005412:	2300      	moveq	r3, #0
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d016      	beq.n	8005448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2220      	movs	r2, #32
 8005424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2200      	movs	r2, #0
 800542c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005434:	f043 0220 	orr.w	r2, r3, #32
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e021      	b.n	800548c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	0c1b      	lsrs	r3, r3, #16
 800544c:	b2db      	uxtb	r3, r3
 800544e:	2b01      	cmp	r3, #1
 8005450:	d10c      	bne.n	800546c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	695b      	ldr	r3, [r3, #20]
 8005458:	43da      	mvns	r2, r3
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	4013      	ands	r3, r2
 800545e:	b29b      	uxth	r3, r3
 8005460:	2b00      	cmp	r3, #0
 8005462:	bf14      	ite	ne
 8005464:	2301      	movne	r3, #1
 8005466:	2300      	moveq	r3, #0
 8005468:	b2db      	uxtb	r3, r3
 800546a:	e00b      	b.n	8005484 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	43da      	mvns	r2, r3
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	4013      	ands	r3, r2
 8005478:	b29b      	uxth	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	bf14      	ite	ne
 800547e:	2301      	movne	r3, #1
 8005480:	2300      	moveq	r3, #0
 8005482:	b2db      	uxtb	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	f47f af6d 	bne.w	8005364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800548a:	2300      	movs	r3, #0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3710      	adds	r7, #16
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054a0:	e034      	b.n	800550c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f000 f8e3 	bl	800566e <I2C_IsAcknowledgeFailed>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d001      	beq.n	80054b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e034      	b.n	800551c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b8:	d028      	beq.n	800550c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ba:	f7fe f85b 	bl	8003574 <HAL_GetTick>
 80054be:	4602      	mov	r2, r0
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d302      	bcc.n	80054d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d11d      	bne.n	800550c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054da:	2b80      	cmp	r3, #128	@ 0x80
 80054dc:	d016      	beq.n	800550c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2220      	movs	r2, #32
 80054e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f8:	f043 0220 	orr.w	r2, r3, #32
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e007      	b.n	800551c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005516:	2b80      	cmp	r3, #128	@ 0x80
 8005518:	d1c3      	bne.n	80054a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800551a:	2300      	movs	r3, #0
}
 800551c:	4618      	mov	r0, r3
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005530:	e034      	b.n	800559c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	f000 f89b 	bl	800566e <I2C_IsAcknowledgeFailed>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d001      	beq.n	8005542 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e034      	b.n	80055ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005548:	d028      	beq.n	800559c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800554a:	f7fe f813 	bl	8003574 <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	68ba      	ldr	r2, [r7, #8]
 8005556:	429a      	cmp	r2, r3
 8005558:	d302      	bcc.n	8005560 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d11d      	bne.n	800559c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	f003 0304 	and.w	r3, r3, #4
 800556a:	2b04      	cmp	r3, #4
 800556c:	d016      	beq.n	800559c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2220      	movs	r2, #32
 8005578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005588:	f043 0220 	orr.w	r2, r3, #32
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e007      	b.n	80055ac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	f003 0304 	and.w	r3, r3, #4
 80055a6:	2b04      	cmp	r3, #4
 80055a8:	d1c3      	bne.n	8005532 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3710      	adds	r7, #16
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055c0:	e049      	b.n	8005656 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	f003 0310 	and.w	r3, r3, #16
 80055cc:	2b10      	cmp	r3, #16
 80055ce:	d119      	bne.n	8005604 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f06f 0210 	mvn.w	r2, #16
 80055d8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2220      	movs	r2, #32
 80055e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e030      	b.n	8005666 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005604:	f7fd ffb6 	bl	8003574 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	68ba      	ldr	r2, [r7, #8]
 8005610:	429a      	cmp	r2, r3
 8005612:	d302      	bcc.n	800561a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d11d      	bne.n	8005656 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	695b      	ldr	r3, [r3, #20]
 8005620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005624:	2b40      	cmp	r3, #64	@ 0x40
 8005626:	d016      	beq.n	8005656 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2200      	movs	r2, #0
 800562c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2220      	movs	r2, #32
 8005632:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005642:	f043 0220 	orr.w	r2, r3, #32
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e007      	b.n	8005666 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005660:	2b40      	cmp	r3, #64	@ 0x40
 8005662:	d1ae      	bne.n	80055c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3710      	adds	r7, #16
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}

0800566e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800566e:	b480      	push	{r7}
 8005670:	b083      	sub	sp, #12
 8005672:	af00      	add	r7, sp, #0
 8005674:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	695b      	ldr	r3, [r3, #20]
 800567c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005680:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005684:	d11b      	bne.n	80056be <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800568e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2220      	movs	r2, #32
 800569a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056aa:	f043 0204 	orr.w	r2, r3, #4
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b088      	sub	sp, #32
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e128      	b.n	8005930 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d109      	bne.n	80056fe <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a90      	ldr	r2, [pc, #576]	@ (8005938 <HAL_I2S_Init+0x26c>)
 80056f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f7fd fd33 	bl	8003164 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2202      	movs	r2, #2
 8005702:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	69db      	ldr	r3, [r3, #28]
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	6812      	ldr	r2, [r2, #0]
 8005710:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005714:	f023 030f 	bic.w	r3, r3, #15
 8005718:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2202      	movs	r2, #2
 8005720:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	695b      	ldr	r3, [r3, #20]
 8005726:	2b02      	cmp	r3, #2
 8005728:	d060      	beq.n	80057ec <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d102      	bne.n	8005738 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005732:	2310      	movs	r3, #16
 8005734:	617b      	str	r3, [r7, #20]
 8005736:	e001      	b.n	800573c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005738:	2320      	movs	r3, #32
 800573a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	2b20      	cmp	r3, #32
 8005742:	d802      	bhi.n	800574a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	005b      	lsls	r3, r3, #1
 8005748:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800574a:	2001      	movs	r0, #1
 800574c:	f002 ff4a 	bl	80085e4 <HAL_RCCEx_GetPeriphCLKFreq>
 8005750:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800575a:	d125      	bne.n	80057a8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d010      	beq.n	8005786 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	68fa      	ldr	r2, [r7, #12]
 800576a:	fbb2 f2f3 	udiv	r2, r2, r3
 800576e:	4613      	mov	r3, r2
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	4413      	add	r3, r2
 8005774:	005b      	lsls	r3, r3, #1
 8005776:	461a      	mov	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	695b      	ldr	r3, [r3, #20]
 800577c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005780:	3305      	adds	r3, #5
 8005782:	613b      	str	r3, [r7, #16]
 8005784:	e01f      	b.n	80057c6 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	00db      	lsls	r3, r3, #3
 800578a:	68fa      	ldr	r2, [r7, #12]
 800578c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005790:	4613      	mov	r3, r2
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4413      	add	r3, r2
 8005796:	005b      	lsls	r3, r3, #1
 8005798:	461a      	mov	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	fbb2 f3f3 	udiv	r3, r2, r3
 80057a2:	3305      	adds	r3, #5
 80057a4:	613b      	str	r3, [r7, #16]
 80057a6:	e00e      	b.n	80057c6 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80057b0:	4613      	mov	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	461a      	mov	r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	fbb2 f3f3 	udiv	r3, r2, r3
 80057c2:	3305      	adds	r3, #5
 80057c4:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	4a5c      	ldr	r2, [pc, #368]	@ (800593c <HAL_I2S_Init+0x270>)
 80057ca:	fba2 2303 	umull	r2, r3, r2, r3
 80057ce:	08db      	lsrs	r3, r3, #3
 80057d0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80057da:	693a      	ldr	r2, [r7, #16]
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	1ad3      	subs	r3, r2, r3
 80057e0:	085b      	lsrs	r3, r3, #1
 80057e2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	021b      	lsls	r3, r3, #8
 80057e8:	61bb      	str	r3, [r7, #24]
 80057ea:	e003      	b.n	80057f4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80057ec:	2302      	movs	r3, #2
 80057ee:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80057f0:	2300      	movs	r3, #0
 80057f2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d902      	bls.n	8005800 <HAL_I2S_Init+0x134>
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	2bff      	cmp	r3, #255	@ 0xff
 80057fe:	d907      	bls.n	8005810 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005804:	f043 0210 	orr.w	r2, r3, #16
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e08f      	b.n	8005930 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	691a      	ldr	r2, [r3, #16]
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	ea42 0103 	orr.w	r1, r2, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	69fa      	ldr	r2, [r7, #28]
 8005820:	430a      	orrs	r2, r1
 8005822:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	69db      	ldr	r3, [r3, #28]
 800582a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800582e:	f023 030f 	bic.w	r3, r3, #15
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	6851      	ldr	r1, [r2, #4]
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	6892      	ldr	r2, [r2, #8]
 800583a:	4311      	orrs	r1, r2
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	68d2      	ldr	r2, [r2, #12]
 8005840:	4311      	orrs	r1, r2
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	6992      	ldr	r2, [r2, #24]
 8005846:	430a      	orrs	r2, r1
 8005848:	431a      	orrs	r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005852:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a1b      	ldr	r3, [r3, #32]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d161      	bne.n	8005920 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a38      	ldr	r2, [pc, #224]	@ (8005940 <HAL_I2S_Init+0x274>)
 8005860:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a37      	ldr	r2, [pc, #220]	@ (8005944 <HAL_I2S_Init+0x278>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d101      	bne.n	8005870 <HAL_I2S_Init+0x1a4>
 800586c:	4b36      	ldr	r3, [pc, #216]	@ (8005948 <HAL_I2S_Init+0x27c>)
 800586e:	e001      	b.n	8005874 <HAL_I2S_Init+0x1a8>
 8005870:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005874:	69db      	ldr	r3, [r3, #28]
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	6812      	ldr	r2, [r2, #0]
 800587a:	4932      	ldr	r1, [pc, #200]	@ (8005944 <HAL_I2S_Init+0x278>)
 800587c:	428a      	cmp	r2, r1
 800587e:	d101      	bne.n	8005884 <HAL_I2S_Init+0x1b8>
 8005880:	4a31      	ldr	r2, [pc, #196]	@ (8005948 <HAL_I2S_Init+0x27c>)
 8005882:	e001      	b.n	8005888 <HAL_I2S_Init+0x1bc>
 8005884:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005888:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800588c:	f023 030f 	bic.w	r3, r3, #15
 8005890:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a2b      	ldr	r2, [pc, #172]	@ (8005944 <HAL_I2S_Init+0x278>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d101      	bne.n	80058a0 <HAL_I2S_Init+0x1d4>
 800589c:	4b2a      	ldr	r3, [pc, #168]	@ (8005948 <HAL_I2S_Init+0x27c>)
 800589e:	e001      	b.n	80058a4 <HAL_I2S_Init+0x1d8>
 80058a0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058a4:	2202      	movs	r2, #2
 80058a6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a25      	ldr	r2, [pc, #148]	@ (8005944 <HAL_I2S_Init+0x278>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d101      	bne.n	80058b6 <HAL_I2S_Init+0x1ea>
 80058b2:	4b25      	ldr	r3, [pc, #148]	@ (8005948 <HAL_I2S_Init+0x27c>)
 80058b4:	e001      	b.n	80058ba <HAL_I2S_Init+0x1ee>
 80058b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80058ba:	69db      	ldr	r3, [r3, #28]
 80058bc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058c6:	d003      	beq.n	80058d0 <HAL_I2S_Init+0x204>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d103      	bne.n	80058d8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80058d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058d4:	613b      	str	r3, [r7, #16]
 80058d6:	e001      	b.n	80058dc <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80058d8:	2300      	movs	r3, #0
 80058da:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80058e6:	4313      	orrs	r3, r2
 80058e8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80058f0:	4313      	orrs	r3, r2
 80058f2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80058fa:	4313      	orrs	r3, r2
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	897b      	ldrh	r3, [r7, #10]
 8005900:	4313      	orrs	r3, r2
 8005902:	b29b      	uxth	r3, r3
 8005904:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005908:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a0d      	ldr	r2, [pc, #52]	@ (8005944 <HAL_I2S_Init+0x278>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d101      	bne.n	8005918 <HAL_I2S_Init+0x24c>
 8005914:	4b0c      	ldr	r3, [pc, #48]	@ (8005948 <HAL_I2S_Init+0x27c>)
 8005916:	e001      	b.n	800591c <HAL_I2S_Init+0x250>
 8005918:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800591c:	897a      	ldrh	r2, [r7, #10]
 800591e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	3720      	adds	r7, #32
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}
 8005938:	08005fe1 	.word	0x08005fe1
 800593c:	cccccccd 	.word	0xcccccccd
 8005940:	08006169 	.word	0x08006169
 8005944:	40003800 	.word	0x40003800
 8005948:	40003400 	.word	0x40003400

0800594c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b086      	sub	sp, #24
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	4613      	mov	r3, r2
 8005958:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <HAL_I2S_Transmit_DMA+0x1a>
 8005960:	88fb      	ldrh	r3, [r7, #6]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e08a      	b.n	8005a80 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b01      	cmp	r3, #1
 8005974:	d001      	beq.n	800597a <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8005976:	2302      	movs	r3, #2
 8005978:	e082      	b.n	8005a80 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005980:	b2db      	uxtb	r3, r3
 8005982:	2b01      	cmp	r3, #1
 8005984:	d101      	bne.n	800598a <HAL_I2S_Transmit_DMA+0x3e>
 8005986:	2302      	movs	r3, #2
 8005988:	e07a      	b.n	8005a80 <HAL_I2S_Transmit_DMA+0x134>
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2203      	movs	r2, #3
 8005996:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2200      	movs	r2, #0
 800599e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	68ba      	ldr	r2, [r7, #8]
 80059a4:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	69db      	ldr	r3, [r3, #28]
 80059ac:	f003 0307 	and.w	r3, r3, #7
 80059b0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	2b03      	cmp	r3, #3
 80059b6:	d002      	beq.n	80059be <HAL_I2S_Transmit_DMA+0x72>
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	2b05      	cmp	r3, #5
 80059bc:	d10a      	bne.n	80059d4 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 80059be:	88fb      	ldrh	r3, [r7, #6]
 80059c0:	005b      	lsls	r3, r3, #1
 80059c2:	b29a      	uxth	r2, r3
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 80059c8:	88fb      	ldrh	r3, [r7, #6]
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80059d2:	e005      	b.n	80059e0 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	88fa      	ldrh	r2, [r7, #6]
 80059d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	88fa      	ldrh	r2, [r7, #6]
 80059de:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059e4:	4a28      	ldr	r2, [pc, #160]	@ (8005a88 <HAL_I2S_Transmit_DMA+0x13c>)
 80059e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ec:	4a27      	ldr	r2, [pc, #156]	@ (8005a8c <HAL_I2S_Transmit_DMA+0x140>)
 80059ee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059f4:	4a26      	ldr	r2, [pc, #152]	@ (8005a90 <HAL_I2S_Transmit_DMA+0x144>)
 80059f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005a00:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005a08:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a0e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005a10:	f7fd fffe 	bl	8003a10 <HAL_DMA_Start_IT>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00f      	beq.n	8005a3a <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a1e:	f043 0208 	orr.w	r2, r3, #8
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e022      	b.n	8005a80 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d107      	bne.n	8005a60 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685a      	ldr	r2, [r3, #4]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f042 0202 	orr.w	r2, r2, #2
 8005a5e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	69db      	ldr	r3, [r3, #28]
 8005a66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d107      	bne.n	8005a7e <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	69da      	ldr	r2, [r3, #28]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005a7c:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3718      	adds	r7, #24
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	08005ebf 	.word	0x08005ebf
 8005a8c:	08005e7d 	.word	0x08005e7d
 8005a90:	08005edb 	.word	0x08005edb

08005a94 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b088      	sub	sp, #32
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aa8:	d004      	beq.n	8005ab4 <HAL_I2S_DMAStop+0x20>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	f040 80d1 	bne.w	8005c56 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00f      	beq.n	8005adc <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f7fd fffd 	bl	8003ac0 <HAL_DMA_Abort>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d007      	beq.n	8005adc <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ad0:	f043 0208 	orr.w	r2, r3, #8
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8005adc:	2364      	movs	r3, #100	@ 0x64
 8005ade:	2201      	movs	r2, #1
 8005ae0:	2102      	movs	r1, #2
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f000 fb06 	bl	80060f4 <I2S_WaitFlagStateUntilTimeout>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00b      	beq.n	8005b06 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005af2:	f043 0201 	orr.w	r2, r3, #1
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8005b06:	2364      	movs	r3, #100	@ 0x64
 8005b08:	2200      	movs	r2, #0
 8005b0a:	2180      	movs	r1, #128	@ 0x80
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	f000 faf1 	bl	80060f4 <I2S_WaitFlagStateUntilTimeout>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00b      	beq.n	8005b30 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b1c:	f043 0201 	orr.w	r2, r3, #1
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	69da      	ldr	r2, [r3, #28]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b3e:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005b40:	2300      	movs	r3, #0
 8005b42:	617b      	str	r3, [r7, #20]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	617b      	str	r3, [r7, #20]
 8005b4c:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f022 0202 	bic.w	r2, r2, #2
 8005b5c:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b05      	cmp	r3, #5
 8005b68:	f040 8165 	bne.w	8005e36 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00f      	beq.n	8005b94 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f7fd ffa1 	bl	8003ac0 <HAL_DMA_Abort>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d007      	beq.n	8005b94 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b88:	f043 0208 	orr.w	r2, r3, #8
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a8a      	ldr	r2, [pc, #552]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d101      	bne.n	8005ba2 <HAL_I2S_DMAStop+0x10e>
 8005b9e:	4b8a      	ldr	r3, [pc, #552]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005ba0:	e001      	b.n	8005ba6 <HAL_I2S_DMAStop+0x112>
 8005ba2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ba6:	69da      	ldr	r2, [r3, #28]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4985      	ldr	r1, [pc, #532]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005bae:	428b      	cmp	r3, r1
 8005bb0:	d101      	bne.n	8005bb6 <HAL_I2S_DMAStop+0x122>
 8005bb2:	4b85      	ldr	r3, [pc, #532]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005bb4:	e001      	b.n	8005bba <HAL_I2S_DMAStop+0x126>
 8005bb6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bbe:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	613b      	str	r3, [r7, #16]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a7e      	ldr	r2, [pc, #504]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d101      	bne.n	8005bd2 <HAL_I2S_DMAStop+0x13e>
 8005bce:	4b7e      	ldr	r3, [pc, #504]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005bd0:	e001      	b.n	8005bd6 <HAL_I2S_DMAStop+0x142>
 8005bd2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	613b      	str	r3, [r7, #16]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a79      	ldr	r2, [pc, #484]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d101      	bne.n	8005be8 <HAL_I2S_DMAStop+0x154>
 8005be4:	4b78      	ldr	r3, [pc, #480]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005be6:	e001      	b.n	8005bec <HAL_I2S_DMAStop+0x158>
 8005be8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	613b      	str	r3, [r7, #16]
 8005bf0:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a73      	ldr	r2, [pc, #460]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d101      	bne.n	8005c00 <HAL_I2S_DMAStop+0x16c>
 8005bfc:	4b72      	ldr	r3, [pc, #456]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005bfe:	e001      	b.n	8005c04 <HAL_I2S_DMAStop+0x170>
 8005c00:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	496e      	ldr	r1, [pc, #440]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005c0c:	428b      	cmp	r3, r1
 8005c0e:	d101      	bne.n	8005c14 <HAL_I2S_DMAStop+0x180>
 8005c10:	4b6d      	ldr	r3, [pc, #436]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005c12:	e001      	b.n	8005c18 <HAL_I2S_DMAStop+0x184>
 8005c14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c18:	f022 0201 	bic.w	r2, r2, #1
 8005c1c:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d10c      	bne.n	8005c40 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005c3e:	e0fa      	b.n	8005e36 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a5f      	ldr	r2, [pc, #380]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d101      	bne.n	8005c4e <HAL_I2S_DMAStop+0x1ba>
 8005c4a:	4b5f      	ldr	r3, [pc, #380]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005c4c:	e001      	b.n	8005c52 <HAL_I2S_DMAStop+0x1be>
 8005c4e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c52:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005c54:	e0ef      	b.n	8005e36 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c5e:	d005      	beq.n	8005c6c <HAL_I2S_DMAStop+0x1d8>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c68:	f040 80e5 	bne.w	8005e36 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00f      	beq.n	8005c94 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f7fd ff21 	bl	8003ac0 <HAL_DMA_Abort>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d007      	beq.n	8005c94 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c88:	f043 0208 	orr.w	r2, r3, #8
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	2b05      	cmp	r3, #5
 8005c9e:	f040 809a 	bne.w	8005dd6 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00f      	beq.n	8005cca <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7fd ff06 	bl	8003ac0 <HAL_DMA_Abort>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d007      	beq.n	8005cca <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cbe:	f043 0208 	orr.w	r2, r3, #8
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8005cca:	f7fd fc53 	bl	8003574 <HAL_GetTick>
 8005cce:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8005cd0:	e012      	b.n	8005cf8 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8005cd2:	f7fd fc4f 	bl	8003574 <HAL_GetTick>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	69bb      	ldr	r3, [r7, #24]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	2b64      	cmp	r3, #100	@ 0x64
 8005cde:	d90b      	bls.n	8005cf8 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ce4:	f043 0201 	orr.w	r2, r3, #1
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2201      	movs	r2, #1
 8005cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a31      	ldr	r2, [pc, #196]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d101      	bne.n	8005d06 <HAL_I2S_DMAStop+0x272>
 8005d02:	4b31      	ldr	r3, [pc, #196]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005d04:	e001      	b.n	8005d0a <HAL_I2S_DMAStop+0x276>
 8005d06:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	f003 0302 	and.w	r3, r3, #2
 8005d10:	2b02      	cmp	r3, #2
 8005d12:	d1de      	bne.n	8005cd2 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8005d14:	e012      	b.n	8005d3c <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8005d16:	f7fd fc2d 	bl	8003574 <HAL_GetTick>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	2b64      	cmp	r3, #100	@ 0x64
 8005d22:	d90b      	bls.n	8005d3c <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d28:	f043 0201 	orr.w	r2, r3, #1
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a20      	ldr	r2, [pc, #128]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d101      	bne.n	8005d4a <HAL_I2S_DMAStop+0x2b6>
 8005d46:	4b20      	ldr	r3, [pc, #128]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005d48:	e001      	b.n	8005d4e <HAL_I2S_DMAStop+0x2ba>
 8005d4a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d54:	2b80      	cmp	r3, #128	@ 0x80
 8005d56:	d0de      	beq.n	8005d16 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a19      	ldr	r2, [pc, #100]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d101      	bne.n	8005d66 <HAL_I2S_DMAStop+0x2d2>
 8005d62:	4b19      	ldr	r3, [pc, #100]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005d64:	e001      	b.n	8005d6a <HAL_I2S_DMAStop+0x2d6>
 8005d66:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d6a:	69da      	ldr	r2, [r3, #28]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4914      	ldr	r1, [pc, #80]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005d72:	428b      	cmp	r3, r1
 8005d74:	d101      	bne.n	8005d7a <HAL_I2S_DMAStop+0x2e6>
 8005d76:	4b14      	ldr	r3, [pc, #80]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005d78:	e001      	b.n	8005d7e <HAL_I2S_DMAStop+0x2ea>
 8005d7a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d82:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8005d84:	2300      	movs	r3, #0
 8005d86:	60fb      	str	r3, [r7, #12]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d101      	bne.n	8005d96 <HAL_I2S_DMAStop+0x302>
 8005d92:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005d94:	e001      	b.n	8005d9a <HAL_I2S_DMAStop+0x306>
 8005d96:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	60fb      	str	r3, [r7, #12]
 8005d9e:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a07      	ldr	r2, [pc, #28]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d101      	bne.n	8005dae <HAL_I2S_DMAStop+0x31a>
 8005daa:	4b07      	ldr	r3, [pc, #28]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005dac:	e001      	b.n	8005db2 <HAL_I2S_DMAStop+0x31e>
 8005dae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4902      	ldr	r1, [pc, #8]	@ (8005dc4 <HAL_I2S_DMAStop+0x330>)
 8005dba:	428b      	cmp	r3, r1
 8005dbc:	d106      	bne.n	8005dcc <HAL_I2S_DMAStop+0x338>
 8005dbe:	4b02      	ldr	r3, [pc, #8]	@ (8005dc8 <HAL_I2S_DMAStop+0x334>)
 8005dc0:	e006      	b.n	8005dd0 <HAL_I2S_DMAStop+0x33c>
 8005dc2:	bf00      	nop
 8005dc4:	40003800 	.word	0x40003800
 8005dc8:	40003400 	.word	0x40003400
 8005dcc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005dd0:	f022 0202 	bic.w	r2, r2, #2
 8005dd4:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	69da      	ldr	r2, [r3, #28]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005de4:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005de6:	2300      	movs	r3, #0
 8005de8:	60bb      	str	r3, [r7, #8]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	60bb      	str	r3, [r7, #8]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	60bb      	str	r3, [r7, #8]
 8005dfa:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	685a      	ldr	r2, [r3, #4]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f022 0201 	bic.w	r2, r2, #1
 8005e0a:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e14:	d10c      	bne.n	8005e30 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	77fb      	strb	r3, [r7, #31]
 8005e2e:	e002      	b.n	8005e36 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 8005e3e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3720      	adds	r7, #32
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b082      	sub	sp, #8
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	4798      	blx	r3
}
 8005e58:	bf00      	nop
 8005e5a:	3708      	adds	r7, #8
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(const I2S_HandleTypeDef *hi2s)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e6e:	b2db      	uxtb	r3, r3
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e88:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	69db      	ldr	r3, [r3, #28]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d10e      	bne.n	8005eb0 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	685a      	ldr	r2, [r3, #4]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f022 0202 	bic.w	r2, r2, #2
 8005ea0:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f7fc fc23 	bl	80026fc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005eb6:	bf00      	nop
 8005eb8:	3710      	adds	r7, #16
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b084      	sub	sp, #16
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005ecc:	68f8      	ldr	r0, [r7, #12]
 8005ece:	f7fc fc27 	bl	8002720 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005ed2:	bf00      	nop
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b084      	sub	sp, #16
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee6:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685a      	ldr	r2, [r3, #4]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 0203 	bic.w	r2, r2, #3
 8005ef6:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f10:	f043 0208 	orr.w	r2, r3, #8
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f7fc fd85 	bl	8002a28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005f1e:	bf00      	nop
 8005f20:	3710      	adds	r7, #16
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}

08005f26 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005f26:	b580      	push	{r7, lr}
 8005f28:	b082      	sub	sp, #8
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f32:	881a      	ldrh	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3e:	1c9a      	adds	r2, r3, #2
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d10e      	bne.n	8005f7a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005f6a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005f74:	6878      	ldr	r0, [r7, #4]
 8005f76:	f7fc fbc1 	bl	80026fc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005f7a:	bf00      	nop
 8005f7c:	3708      	adds	r7, #8
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b082      	sub	sp, #8
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68da      	ldr	r2, [r3, #12]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f94:	b292      	uxth	r2, r2
 8005f96:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f9c:	1c9a      	adds	r2, r3, #2
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	b29a      	uxth	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d10e      	bne.n	8005fd8 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	685a      	ldr	r2, [r3, #4]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005fc8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f7fc fd10 	bl	80029f8 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005fd8:	bf00      	nop
 8005fda:	3708      	adds	r7, #8
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b086      	sub	sp, #24
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	2b04      	cmp	r3, #4
 8005ffa:	d13a      	bne.n	8006072 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	f003 0301 	and.w	r3, r3, #1
 8006002:	2b01      	cmp	r3, #1
 8006004:	d109      	bne.n	800601a <I2S_IRQHandler+0x3a>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006010:	2b40      	cmp	r3, #64	@ 0x40
 8006012:	d102      	bne.n	800601a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f7ff ffb4 	bl	8005f82 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006020:	2b40      	cmp	r3, #64	@ 0x40
 8006022:	d126      	bne.n	8006072 <I2S_IRQHandler+0x92>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	f003 0320 	and.w	r3, r3, #32
 800602e:	2b20      	cmp	r3, #32
 8006030:	d11f      	bne.n	8006072 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	685a      	ldr	r2, [r3, #4]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006040:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006042:	2300      	movs	r3, #0
 8006044:	613b      	str	r3, [r7, #16]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	613b      	str	r3, [r7, #16]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	613b      	str	r3, [r7, #16]
 8006056:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006064:	f043 0202 	orr.w	r2, r3, #2
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f7fc fcdb 	bl	8002a28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b03      	cmp	r3, #3
 800607c:	d136      	bne.n	80060ec <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	f003 0302 	and.w	r3, r3, #2
 8006084:	2b02      	cmp	r3, #2
 8006086:	d109      	bne.n	800609c <I2S_IRQHandler+0xbc>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006092:	2b80      	cmp	r3, #128	@ 0x80
 8006094:	d102      	bne.n	800609c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f7ff ff45 	bl	8005f26 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	f003 0308 	and.w	r3, r3, #8
 80060a2:	2b08      	cmp	r3, #8
 80060a4:	d122      	bne.n	80060ec <I2S_IRQHandler+0x10c>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f003 0320 	and.w	r3, r3, #32
 80060b0:	2b20      	cmp	r3, #32
 80060b2:	d11b      	bne.n	80060ec <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80060c2:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80060c4:	2300      	movs	r3, #0
 80060c6:	60fb      	str	r3, [r7, #12]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	60fb      	str	r3, [r7, #12]
 80060d0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060de:	f043 0204 	orr.w	r2, r3, #4
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f7fc fc9e 	bl	8002a28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80060ec:	bf00      	nop
 80060ee:	3718      	adds	r7, #24
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b086      	sub	sp, #24
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	603b      	str	r3, [r7, #0]
 8006100:	4613      	mov	r3, r2
 8006102:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8006104:	f7fd fa36 	bl	8003574 <HAL_GetTick>
 8006108:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800610a:	e018      	b.n	800613e <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006112:	d014      	beq.n	800613e <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8006114:	f7fd fa2e 	bl	8003574 <HAL_GetTick>
 8006118:	4602      	mov	r2, r0
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	683a      	ldr	r2, [r7, #0]
 8006120:	429a      	cmp	r2, r3
 8006122:	d902      	bls.n	800612a <I2S_WaitFlagStateUntilTimeout+0x36>
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d109      	bne.n	800613e <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e00f      	b.n	800615e <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	689a      	ldr	r2, [r3, #8]
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	4013      	ands	r3, r2
 8006148:	68ba      	ldr	r2, [r7, #8]
 800614a:	429a      	cmp	r2, r3
 800614c:	bf0c      	ite	eq
 800614e:	2301      	moveq	r3, #1
 8006150:	2300      	movne	r3, #0
 8006152:	b2db      	uxtb	r3, r3
 8006154:	461a      	mov	r2, r3
 8006156:	79fb      	ldrb	r3, [r7, #7]
 8006158:	429a      	cmp	r2, r3
 800615a:	d1d7      	bne.n	800610c <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	3718      	adds	r7, #24
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
	...

08006168 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b088      	sub	sp, #32
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a92      	ldr	r2, [pc, #584]	@ (80063c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d101      	bne.n	8006186 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006182:	4b92      	ldr	r3, [pc, #584]	@ (80063cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006184:	e001      	b.n	800618a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006186:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a8b      	ldr	r2, [pc, #556]	@ (80063c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d101      	bne.n	80061a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80061a0:	4b8a      	ldr	r3, [pc, #552]	@ (80063cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80061a2:	e001      	b.n	80061a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80061a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061b4:	d004      	beq.n	80061c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	f040 8099 	bne.w	80062f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d107      	bne.n	80061da <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d002      	beq.n	80061da <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 f925 	bl	8006424 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	f003 0301 	and.w	r3, r3, #1
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d107      	bne.n	80061f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d002      	beq.n	80061f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f000 f9c8 	bl	8006584 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061fa:	2b40      	cmp	r3, #64	@ 0x40
 80061fc:	d13a      	bne.n	8006274 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	f003 0320 	and.w	r3, r3, #32
 8006204:	2b00      	cmp	r3, #0
 8006206:	d035      	beq.n	8006274 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a6e      	ldr	r2, [pc, #440]	@ (80063c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d101      	bne.n	8006216 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006212:	4b6e      	ldr	r3, [pc, #440]	@ (80063cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006214:	e001      	b.n	800621a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006216:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800621a:	685a      	ldr	r2, [r3, #4]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4969      	ldr	r1, [pc, #420]	@ (80063c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006222:	428b      	cmp	r3, r1
 8006224:	d101      	bne.n	800622a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006226:	4b69      	ldr	r3, [pc, #420]	@ (80063cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006228:	e001      	b.n	800622e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800622a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800622e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006232:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	685a      	ldr	r2, [r3, #4]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006242:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006244:	2300      	movs	r3, #0
 8006246:	60fb      	str	r3, [r7, #12]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	60fb      	str	r3, [r7, #12]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	60fb      	str	r3, [r7, #12]
 8006258:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2201      	movs	r2, #1
 800625e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006266:	f043 0202 	orr.w	r2, r3, #2
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7fc fbda 	bl	8002a28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	f003 0308 	and.w	r3, r3, #8
 800627a:	2b08      	cmp	r3, #8
 800627c:	f040 80c3 	bne.w	8006406 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	f003 0320 	and.w	r3, r3, #32
 8006286:	2b00      	cmp	r3, #0
 8006288:	f000 80bd 	beq.w	8006406 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	685a      	ldr	r2, [r3, #4]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800629a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a49      	ldr	r2, [pc, #292]	@ (80063c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d101      	bne.n	80062aa <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80062a6:	4b49      	ldr	r3, [pc, #292]	@ (80063cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80062a8:	e001      	b.n	80062ae <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80062aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062ae:	685a      	ldr	r2, [r3, #4]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4944      	ldr	r1, [pc, #272]	@ (80063c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80062b6:	428b      	cmp	r3, r1
 80062b8:	d101      	bne.n	80062be <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80062ba:	4b44      	ldr	r3, [pc, #272]	@ (80063cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80062bc:	e001      	b.n	80062c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80062be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062c2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80062c6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80062c8:	2300      	movs	r3, #0
 80062ca:	60bb      	str	r3, [r7, #8]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	60bb      	str	r3, [r7, #8]
 80062d4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2201      	movs	r2, #1
 80062da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062e2:	f043 0204 	orr.w	r2, r3, #4
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f7fc fb9c 	bl	8002a28 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80062f0:	e089      	b.n	8006406 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	f003 0302 	and.w	r3, r3, #2
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d107      	bne.n	800630c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006302:	2b00      	cmp	r3, #0
 8006304:	d002      	beq.n	800630c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 f8be 	bl	8006488 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b01      	cmp	r3, #1
 8006314:	d107      	bne.n	8006326 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800631c:	2b00      	cmp	r3, #0
 800631e:	d002      	beq.n	8006326 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 f8fd 	bl	8006520 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800632c:	2b40      	cmp	r3, #64	@ 0x40
 800632e:	d12f      	bne.n	8006390 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	f003 0320 	and.w	r3, r3, #32
 8006336:	2b00      	cmp	r3, #0
 8006338:	d02a      	beq.n	8006390 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006348:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a1e      	ldr	r2, [pc, #120]	@ (80063c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d101      	bne.n	8006358 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006354:	4b1d      	ldr	r3, [pc, #116]	@ (80063cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006356:	e001      	b.n	800635c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006358:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800635c:	685a      	ldr	r2, [r3, #4]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4919      	ldr	r1, [pc, #100]	@ (80063c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006364:	428b      	cmp	r3, r1
 8006366:	d101      	bne.n	800636c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006368:	4b18      	ldr	r3, [pc, #96]	@ (80063cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800636a:	e001      	b.n	8006370 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800636c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006370:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006374:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2201      	movs	r2, #1
 800637a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006382:	f043 0202 	orr.w	r2, r3, #2
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7fc fb4c 	bl	8002a28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	f003 0308 	and.w	r3, r3, #8
 8006396:	2b08      	cmp	r3, #8
 8006398:	d136      	bne.n	8006408 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	f003 0320 	and.w	r3, r3, #32
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d031      	beq.n	8006408 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a07      	ldr	r2, [pc, #28]	@ (80063c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d101      	bne.n	80063b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80063ae:	4b07      	ldr	r3, [pc, #28]	@ (80063cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80063b0:	e001      	b.n	80063b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80063b2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063b6:	685a      	ldr	r2, [r3, #4]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4902      	ldr	r1, [pc, #8]	@ (80063c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80063be:	428b      	cmp	r3, r1
 80063c0:	d106      	bne.n	80063d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80063c2:	4b02      	ldr	r3, [pc, #8]	@ (80063cc <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80063c4:	e006      	b.n	80063d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80063c6:	bf00      	nop
 80063c8:	40003800 	.word	0x40003800
 80063cc:	40003400 	.word	0x40003400
 80063d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063d4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80063d8:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	685a      	ldr	r2, [r3, #4]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80063e8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2201      	movs	r2, #1
 80063ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063f6:	f043 0204 	orr.w	r2, r3, #4
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f7fc fb12 	bl	8002a28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006404:	e000      	b.n	8006408 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006406:	bf00      	nop
}
 8006408:	bf00      	nop
 800640a:	3720      	adds	r7, #32
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006418:	bf00      	nop
 800641a:	370c      	adds	r7, #12
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006430:	1c99      	adds	r1, r3, #2
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	6251      	str	r1, [r2, #36]	@ 0x24
 8006436:	881a      	ldrh	r2, [r3, #0]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006442:	b29b      	uxth	r3, r3
 8006444:	3b01      	subs	r3, #1
 8006446:	b29a      	uxth	r2, r3
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006450:	b29b      	uxth	r3, r3
 8006452:	2b00      	cmp	r3, #0
 8006454:	d113      	bne.n	800647e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006464:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800646a:	b29b      	uxth	r3, r3
 800646c:	2b00      	cmp	r3, #0
 800646e:	d106      	bne.n	800647e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f7ff ffc9 	bl	8006410 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800647e:	bf00      	nop
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
	...

08006488 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006494:	1c99      	adds	r1, r3, #2
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	6251      	str	r1, [r2, #36]	@ 0x24
 800649a:	8819      	ldrh	r1, [r3, #0]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006518 <I2SEx_TxISR_I2SExt+0x90>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d101      	bne.n	80064aa <I2SEx_TxISR_I2SExt+0x22>
 80064a6:	4b1d      	ldr	r3, [pc, #116]	@ (800651c <I2SEx_TxISR_I2SExt+0x94>)
 80064a8:	e001      	b.n	80064ae <I2SEx_TxISR_I2SExt+0x26>
 80064aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064ae:	460a      	mov	r2, r1
 80064b0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	3b01      	subs	r3, #1
 80064ba:	b29a      	uxth	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d121      	bne.n	800650e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a12      	ldr	r2, [pc, #72]	@ (8006518 <I2SEx_TxISR_I2SExt+0x90>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d101      	bne.n	80064d8 <I2SEx_TxISR_I2SExt+0x50>
 80064d4:	4b11      	ldr	r3, [pc, #68]	@ (800651c <I2SEx_TxISR_I2SExt+0x94>)
 80064d6:	e001      	b.n	80064dc <I2SEx_TxISR_I2SExt+0x54>
 80064d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064dc:	685a      	ldr	r2, [r3, #4]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	490d      	ldr	r1, [pc, #52]	@ (8006518 <I2SEx_TxISR_I2SExt+0x90>)
 80064e4:	428b      	cmp	r3, r1
 80064e6:	d101      	bne.n	80064ec <I2SEx_TxISR_I2SExt+0x64>
 80064e8:	4b0c      	ldr	r3, [pc, #48]	@ (800651c <I2SEx_TxISR_I2SExt+0x94>)
 80064ea:	e001      	b.n	80064f0 <I2SEx_TxISR_I2SExt+0x68>
 80064ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064f0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80064f4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d106      	bne.n	800650e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f7ff ff81 	bl	8006410 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800650e:	bf00      	nop
 8006510:	3708      	adds	r7, #8
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	40003800 	.word	0x40003800
 800651c:	40003400 	.word	0x40003400

08006520 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	68d8      	ldr	r0, [r3, #12]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006532:	1c99      	adds	r1, r3, #2
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006538:	b282      	uxth	r2, r0
 800653a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006540:	b29b      	uxth	r3, r3
 8006542:	3b01      	subs	r3, #1
 8006544:	b29a      	uxth	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800654e:	b29b      	uxth	r3, r3
 8006550:	2b00      	cmp	r3, #0
 8006552:	d113      	bne.n	800657c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	685a      	ldr	r2, [r3, #4]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006562:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006568:	b29b      	uxth	r3, r3
 800656a:	2b00      	cmp	r3, #0
 800656c:	d106      	bne.n	800657c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2201      	movs	r2, #1
 8006572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f7ff ff4a 	bl	8006410 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800657c:	bf00      	nop
 800657e:	3708      	adds	r7, #8
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b082      	sub	sp, #8
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a20      	ldr	r2, [pc, #128]	@ (8006614 <I2SEx_RxISR_I2SExt+0x90>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d101      	bne.n	800659a <I2SEx_RxISR_I2SExt+0x16>
 8006596:	4b20      	ldr	r3, [pc, #128]	@ (8006618 <I2SEx_RxISR_I2SExt+0x94>)
 8006598:	e001      	b.n	800659e <I2SEx_RxISR_I2SExt+0x1a>
 800659a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800659e:	68d8      	ldr	r0, [r3, #12]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a4:	1c99      	adds	r1, r3, #2
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80065aa:	b282      	uxth	r2, r0
 80065ac:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	3b01      	subs	r3, #1
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d121      	bne.n	800660a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a12      	ldr	r2, [pc, #72]	@ (8006614 <I2SEx_RxISR_I2SExt+0x90>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d101      	bne.n	80065d4 <I2SEx_RxISR_I2SExt+0x50>
 80065d0:	4b11      	ldr	r3, [pc, #68]	@ (8006618 <I2SEx_RxISR_I2SExt+0x94>)
 80065d2:	e001      	b.n	80065d8 <I2SEx_RxISR_I2SExt+0x54>
 80065d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	490d      	ldr	r1, [pc, #52]	@ (8006614 <I2SEx_RxISR_I2SExt+0x90>)
 80065e0:	428b      	cmp	r3, r1
 80065e2:	d101      	bne.n	80065e8 <I2SEx_RxISR_I2SExt+0x64>
 80065e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006618 <I2SEx_RxISR_I2SExt+0x94>)
 80065e6:	e001      	b.n	80065ec <I2SEx_RxISR_I2SExt+0x68>
 80065e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80065ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80065f0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d106      	bne.n	800660a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f7ff ff03 	bl	8006410 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800660a:	bf00      	nop
 800660c:	3708      	adds	r7, #8
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	40003800 	.word	0x40003800
 8006618:	40003400 	.word	0x40003400

0800661c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af02      	add	r7, sp, #8
 8006622:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d101      	bne.n	800662e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e101      	b.n	8006832 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800663a:	b2db      	uxtb	r3, r3
 800663c:	2b00      	cmp	r3, #0
 800663e:	d106      	bne.n	800664e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f005 fd7b 	bl	800c144 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2203      	movs	r2, #3
 8006652:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800665c:	d102      	bne.n	8006664 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4618      	mov	r0, r3
 800666a:	f002 f9bc 	bl	80089e6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6818      	ldr	r0, [r3, #0]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	7c1a      	ldrb	r2, [r3, #16]
 8006676:	f88d 2000 	strb.w	r2, [sp]
 800667a:	3304      	adds	r3, #4
 800667c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800667e:	f002 f89a 	bl	80087b6 <USB_CoreInit>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d005      	beq.n	8006694 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2202      	movs	r2, #2
 800668c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	e0ce      	b.n	8006832 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2100      	movs	r1, #0
 800669a:	4618      	mov	r0, r3
 800669c:	f002 f9b4 	bl	8008a08 <USB_SetCurrentMode>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d005      	beq.n	80066b2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2202      	movs	r2, #2
 80066aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e0bf      	b.n	8006832 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066b2:	2300      	movs	r3, #0
 80066b4:	73fb      	strb	r3, [r7, #15]
 80066b6:	e04a      	b.n	800674e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80066b8:	7bfa      	ldrb	r2, [r7, #15]
 80066ba:	6879      	ldr	r1, [r7, #4]
 80066bc:	4613      	mov	r3, r2
 80066be:	00db      	lsls	r3, r3, #3
 80066c0:	4413      	add	r3, r2
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	440b      	add	r3, r1
 80066c6:	3315      	adds	r3, #21
 80066c8:	2201      	movs	r2, #1
 80066ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80066cc:	7bfa      	ldrb	r2, [r7, #15]
 80066ce:	6879      	ldr	r1, [r7, #4]
 80066d0:	4613      	mov	r3, r2
 80066d2:	00db      	lsls	r3, r3, #3
 80066d4:	4413      	add	r3, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	440b      	add	r3, r1
 80066da:	3314      	adds	r3, #20
 80066dc:	7bfa      	ldrb	r2, [r7, #15]
 80066de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80066e0:	7bfa      	ldrb	r2, [r7, #15]
 80066e2:	7bfb      	ldrb	r3, [r7, #15]
 80066e4:	b298      	uxth	r0, r3
 80066e6:	6879      	ldr	r1, [r7, #4]
 80066e8:	4613      	mov	r3, r2
 80066ea:	00db      	lsls	r3, r3, #3
 80066ec:	4413      	add	r3, r2
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	440b      	add	r3, r1
 80066f2:	332e      	adds	r3, #46	@ 0x2e
 80066f4:	4602      	mov	r2, r0
 80066f6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80066f8:	7bfa      	ldrb	r2, [r7, #15]
 80066fa:	6879      	ldr	r1, [r7, #4]
 80066fc:	4613      	mov	r3, r2
 80066fe:	00db      	lsls	r3, r3, #3
 8006700:	4413      	add	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	440b      	add	r3, r1
 8006706:	3318      	adds	r3, #24
 8006708:	2200      	movs	r2, #0
 800670a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800670c:	7bfa      	ldrb	r2, [r7, #15]
 800670e:	6879      	ldr	r1, [r7, #4]
 8006710:	4613      	mov	r3, r2
 8006712:	00db      	lsls	r3, r3, #3
 8006714:	4413      	add	r3, r2
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	440b      	add	r3, r1
 800671a:	331c      	adds	r3, #28
 800671c:	2200      	movs	r2, #0
 800671e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006720:	7bfa      	ldrb	r2, [r7, #15]
 8006722:	6879      	ldr	r1, [r7, #4]
 8006724:	4613      	mov	r3, r2
 8006726:	00db      	lsls	r3, r3, #3
 8006728:	4413      	add	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	440b      	add	r3, r1
 800672e:	3320      	adds	r3, #32
 8006730:	2200      	movs	r2, #0
 8006732:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006734:	7bfa      	ldrb	r2, [r7, #15]
 8006736:	6879      	ldr	r1, [r7, #4]
 8006738:	4613      	mov	r3, r2
 800673a:	00db      	lsls	r3, r3, #3
 800673c:	4413      	add	r3, r2
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	440b      	add	r3, r1
 8006742:	3324      	adds	r3, #36	@ 0x24
 8006744:	2200      	movs	r2, #0
 8006746:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006748:	7bfb      	ldrb	r3, [r7, #15]
 800674a:	3301      	adds	r3, #1
 800674c:	73fb      	strb	r3, [r7, #15]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	791b      	ldrb	r3, [r3, #4]
 8006752:	7bfa      	ldrb	r2, [r7, #15]
 8006754:	429a      	cmp	r2, r3
 8006756:	d3af      	bcc.n	80066b8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006758:	2300      	movs	r3, #0
 800675a:	73fb      	strb	r3, [r7, #15]
 800675c:	e044      	b.n	80067e8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800675e:	7bfa      	ldrb	r2, [r7, #15]
 8006760:	6879      	ldr	r1, [r7, #4]
 8006762:	4613      	mov	r3, r2
 8006764:	00db      	lsls	r3, r3, #3
 8006766:	4413      	add	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	440b      	add	r3, r1
 800676c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006770:	2200      	movs	r2, #0
 8006772:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006774:	7bfa      	ldrb	r2, [r7, #15]
 8006776:	6879      	ldr	r1, [r7, #4]
 8006778:	4613      	mov	r3, r2
 800677a:	00db      	lsls	r3, r3, #3
 800677c:	4413      	add	r3, r2
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	440b      	add	r3, r1
 8006782:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006786:	7bfa      	ldrb	r2, [r7, #15]
 8006788:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800678a:	7bfa      	ldrb	r2, [r7, #15]
 800678c:	6879      	ldr	r1, [r7, #4]
 800678e:	4613      	mov	r3, r2
 8006790:	00db      	lsls	r3, r3, #3
 8006792:	4413      	add	r3, r2
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	440b      	add	r3, r1
 8006798:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800679c:	2200      	movs	r2, #0
 800679e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80067a0:	7bfa      	ldrb	r2, [r7, #15]
 80067a2:	6879      	ldr	r1, [r7, #4]
 80067a4:	4613      	mov	r3, r2
 80067a6:	00db      	lsls	r3, r3, #3
 80067a8:	4413      	add	r3, r2
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	440b      	add	r3, r1
 80067ae:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80067b6:	7bfa      	ldrb	r2, [r7, #15]
 80067b8:	6879      	ldr	r1, [r7, #4]
 80067ba:	4613      	mov	r3, r2
 80067bc:	00db      	lsls	r3, r3, #3
 80067be:	4413      	add	r3, r2
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	440b      	add	r3, r1
 80067c4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80067c8:	2200      	movs	r2, #0
 80067ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80067cc:	7bfa      	ldrb	r2, [r7, #15]
 80067ce:	6879      	ldr	r1, [r7, #4]
 80067d0:	4613      	mov	r3, r2
 80067d2:	00db      	lsls	r3, r3, #3
 80067d4:	4413      	add	r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	440b      	add	r3, r1
 80067da:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80067de:	2200      	movs	r2, #0
 80067e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067e2:	7bfb      	ldrb	r3, [r7, #15]
 80067e4:	3301      	adds	r3, #1
 80067e6:	73fb      	strb	r3, [r7, #15]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	791b      	ldrb	r3, [r3, #4]
 80067ec:	7bfa      	ldrb	r2, [r7, #15]
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d3b5      	bcc.n	800675e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6818      	ldr	r0, [r3, #0]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	7c1a      	ldrb	r2, [r3, #16]
 80067fa:	f88d 2000 	strb.w	r2, [sp]
 80067fe:	3304      	adds	r3, #4
 8006800:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006802:	f002 f94d 	bl	8008aa0 <USB_DevInit>
 8006806:	4603      	mov	r3, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d005      	beq.n	8006818 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2202      	movs	r2, #2
 8006810:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e00c      	b.n	8006832 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4618      	mov	r0, r3
 800682c:	f003 f997 	bl	8009b5e <USB_DevDisconnect>

  return HAL_OK;
 8006830:	2300      	movs	r3, #0
}
 8006832:	4618      	mov	r0, r3
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}

0800683a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800683a:	b580      	push	{r7, lr}
 800683c:	b084      	sub	sp, #16
 800683e:	af00      	add	r7, sp, #0
 8006840:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800684e:	2b01      	cmp	r3, #1
 8006850:	d101      	bne.n	8006856 <HAL_PCD_Start+0x1c>
 8006852:	2302      	movs	r3, #2
 8006854:	e022      	b.n	800689c <HAL_PCD_Start+0x62>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006866:	2b00      	cmp	r3, #0
 8006868:	d009      	beq.n	800687e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800686e:	2b01      	cmp	r3, #1
 8006870:	d105      	bne.n	800687e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006876:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4618      	mov	r0, r3
 8006884:	f002 f89e 	bl	80089c4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4618      	mov	r0, r3
 800688e:	f003 f945 	bl	8009b1c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800689a:	2300      	movs	r3, #0
}
 800689c:	4618      	mov	r0, r3
 800689e:	3710      	adds	r7, #16
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80068a4:	b590      	push	{r4, r7, lr}
 80068a6:	b08d      	sub	sp, #52	@ 0x34
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068b2:	6a3b      	ldr	r3, [r7, #32]
 80068b4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4618      	mov	r0, r3
 80068bc:	f003 fa03 	bl	8009cc6 <USB_GetMode>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f040 848c 	bne.w	80071e0 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4618      	mov	r0, r3
 80068ce:	f003 f967 	bl	8009ba0 <USB_ReadInterrupts>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f000 8482 	beq.w	80071de <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	0a1b      	lsrs	r3, r3, #8
 80068e4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4618      	mov	r0, r3
 80068f4:	f003 f954 	bl	8009ba0 <USB_ReadInterrupts>
 80068f8:	4603      	mov	r3, r0
 80068fa:	f003 0302 	and.w	r3, r3, #2
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d107      	bne.n	8006912 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	695a      	ldr	r2, [r3, #20]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f002 0202 	and.w	r2, r2, #2
 8006910:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4618      	mov	r0, r3
 8006918:	f003 f942 	bl	8009ba0 <USB_ReadInterrupts>
 800691c:	4603      	mov	r3, r0
 800691e:	f003 0310 	and.w	r3, r3, #16
 8006922:	2b10      	cmp	r3, #16
 8006924:	d161      	bne.n	80069ea <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	699a      	ldr	r2, [r3, #24]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f022 0210 	bic.w	r2, r2, #16
 8006934:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006936:	6a3b      	ldr	r3, [r7, #32]
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	f003 020f 	and.w	r2, r3, #15
 8006942:	4613      	mov	r3, r2
 8006944:	00db      	lsls	r3, r3, #3
 8006946:	4413      	add	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	4413      	add	r3, r2
 8006952:	3304      	adds	r3, #4
 8006954:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800695c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006960:	d124      	bne.n	80069ac <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006962:	69ba      	ldr	r2, [r7, #24]
 8006964:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006968:	4013      	ands	r3, r2
 800696a:	2b00      	cmp	r3, #0
 800696c:	d035      	beq.n	80069da <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	091b      	lsrs	r3, r3, #4
 8006976:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006978:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800697c:	b29b      	uxth	r3, r3
 800697e:	461a      	mov	r2, r3
 8006980:	6a38      	ldr	r0, [r7, #32]
 8006982:	f002 ff79 	bl	8009878 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	68da      	ldr	r2, [r3, #12]
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	091b      	lsrs	r3, r3, #4
 800698e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006992:	441a      	add	r2, r3
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	695a      	ldr	r2, [r3, #20]
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	091b      	lsrs	r3, r3, #4
 80069a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069a4:	441a      	add	r2, r3
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	615a      	str	r2, [r3, #20]
 80069aa:	e016      	b.n	80069da <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80069ac:	69bb      	ldr	r3, [r7, #24]
 80069ae:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80069b2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80069b6:	d110      	bne.n	80069da <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80069be:	2208      	movs	r2, #8
 80069c0:	4619      	mov	r1, r3
 80069c2:	6a38      	ldr	r0, [r7, #32]
 80069c4:	f002 ff58 	bl	8009878 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	695a      	ldr	r2, [r3, #20]
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	091b      	lsrs	r3, r3, #4
 80069d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069d4:	441a      	add	r2, r3
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	699a      	ldr	r2, [r3, #24]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f042 0210 	orr.w	r2, r2, #16
 80069e8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4618      	mov	r0, r3
 80069f0:	f003 f8d6 	bl	8009ba0 <USB_ReadInterrupts>
 80069f4:	4603      	mov	r3, r0
 80069f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069fa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80069fe:	f040 80a7 	bne.w	8006b50 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006a02:	2300      	movs	r3, #0
 8006a04:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f003 f8db 	bl	8009bc6 <USB_ReadDevAllOutEpInterrupt>
 8006a10:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006a12:	e099      	b.n	8006b48 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a16:	f003 0301 	and.w	r3, r3, #1
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f000 808e 	beq.w	8006b3c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a26:	b2d2      	uxtb	r2, r2
 8006a28:	4611      	mov	r1, r2
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f003 f8ff 	bl	8009c2e <USB_ReadDevOutEPInterrupt>
 8006a30:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f003 0301 	and.w	r3, r3, #1
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d00c      	beq.n	8006a56 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3e:	015a      	lsls	r2, r3, #5
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	4413      	add	r3, r2
 8006a44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a48:	461a      	mov	r2, r3
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006a4e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 fea3 	bl	800779c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	f003 0308 	and.w	r3, r3, #8
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d00c      	beq.n	8006a7a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a62:	015a      	lsls	r2, r3, #5
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	4413      	add	r3, r2
 8006a68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	2308      	movs	r3, #8
 8006a70:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006a72:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f000 ff79 	bl	800796c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	f003 0310 	and.w	r3, r3, #16
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d008      	beq.n	8006a96 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a86:	015a      	lsls	r2, r3, #5
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	4413      	add	r3, r2
 8006a8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a90:	461a      	mov	r2, r3
 8006a92:	2310      	movs	r3, #16
 8006a94:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	f003 0302 	and.w	r3, r3, #2
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d030      	beq.n	8006b02 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006aa0:	6a3b      	ldr	r3, [r7, #32]
 8006aa2:	695b      	ldr	r3, [r3, #20]
 8006aa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aa8:	2b80      	cmp	r3, #128	@ 0x80
 8006aaa:	d109      	bne.n	8006ac0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	69fa      	ldr	r2, [r7, #28]
 8006ab6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006aba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006abe:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006ac0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	00db      	lsls	r3, r3, #3
 8006ac6:	4413      	add	r3, r2
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	4413      	add	r3, r2
 8006ad2:	3304      	adds	r3, #4
 8006ad4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	78db      	ldrb	r3, [r3, #3]
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d108      	bne.n	8006af0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	4619      	mov	r1, r3
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f005 fc3e 	bl	800c36c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af2:	015a      	lsls	r2, r3, #5
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	4413      	add	r3, r2
 8006af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006afc:	461a      	mov	r2, r3
 8006afe:	2302      	movs	r3, #2
 8006b00:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	f003 0320 	and.w	r3, r3, #32
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d008      	beq.n	8006b1e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0e:	015a      	lsls	r2, r3, #5
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	4413      	add	r3, r2
 8006b14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b18:	461a      	mov	r2, r3
 8006b1a:	2320      	movs	r3, #32
 8006b1c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d009      	beq.n	8006b3c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2a:	015a      	lsls	r2, r3, #5
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	4413      	add	r3, r2
 8006b30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b34:	461a      	mov	r2, r3
 8006b36:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006b3a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3e:	3301      	adds	r3, #1
 8006b40:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b44:	085b      	lsrs	r3, r3, #1
 8006b46:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	f47f af62 	bne.w	8006a14 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4618      	mov	r0, r3
 8006b56:	f003 f823 	bl	8009ba0 <USB_ReadInterrupts>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b60:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006b64:	f040 80db 	bne.w	8006d1e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f003 f844 	bl	8009bfa <USB_ReadDevAllInEpInterrupt>
 8006b72:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006b74:	2300      	movs	r3, #0
 8006b76:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8006b78:	e0cd      	b.n	8006d16 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	f000 80c2 	beq.w	8006d0a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b8c:	b2d2      	uxtb	r2, r2
 8006b8e:	4611      	mov	r1, r2
 8006b90:	4618      	mov	r0, r3
 8006b92:	f003 f86a 	bl	8009c6a <USB_ReadDevInEPInterrupt>
 8006b96:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	f003 0301 	and.w	r3, r3, #1
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d057      	beq.n	8006c52 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba4:	f003 030f 	and.w	r3, r3, #15
 8006ba8:	2201      	movs	r2, #1
 8006baa:	fa02 f303 	lsl.w	r3, r2, r3
 8006bae:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	43db      	mvns	r3, r3
 8006bbc:	69f9      	ldr	r1, [r7, #28]
 8006bbe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc8:	015a      	lsls	r2, r3, #5
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	4413      	add	r3, r2
 8006bce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	799b      	ldrb	r3, [r3, #6]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d132      	bne.n	8006c46 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006be0:	6879      	ldr	r1, [r7, #4]
 8006be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006be4:	4613      	mov	r3, r2
 8006be6:	00db      	lsls	r3, r3, #3
 8006be8:	4413      	add	r3, r2
 8006bea:	009b      	lsls	r3, r3, #2
 8006bec:	440b      	add	r3, r1
 8006bee:	3320      	adds	r3, #32
 8006bf0:	6819      	ldr	r1, [r3, #0]
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	00db      	lsls	r3, r3, #3
 8006bfa:	4413      	add	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4403      	add	r3, r0
 8006c00:	331c      	adds	r3, #28
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4419      	add	r1, r3
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c0a:	4613      	mov	r3, r2
 8006c0c:	00db      	lsls	r3, r3, #3
 8006c0e:	4413      	add	r3, r2
 8006c10:	009b      	lsls	r3, r3, #2
 8006c12:	4403      	add	r3, r0
 8006c14:	3320      	adds	r3, #32
 8006c16:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d113      	bne.n	8006c46 <HAL_PCD_IRQHandler+0x3a2>
 8006c1e:	6879      	ldr	r1, [r7, #4]
 8006c20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c22:	4613      	mov	r3, r2
 8006c24:	00db      	lsls	r3, r3, #3
 8006c26:	4413      	add	r3, r2
 8006c28:	009b      	lsls	r3, r3, #2
 8006c2a:	440b      	add	r3, r1
 8006c2c:	3324      	adds	r3, #36	@ 0x24
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d108      	bne.n	8006c46 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6818      	ldr	r0, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006c3e:	461a      	mov	r2, r3
 8006c40:	2101      	movs	r1, #1
 8006c42:	f003 f871 	bl	8009d28 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f005 fb08 	bl	800c262 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	f003 0308 	and.w	r3, r3, #8
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d008      	beq.n	8006c6e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5e:	015a      	lsls	r2, r3, #5
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	4413      	add	r3, r2
 8006c64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c68:	461a      	mov	r2, r3
 8006c6a:	2308      	movs	r3, #8
 8006c6c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	f003 0310 	and.w	r3, r3, #16
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d008      	beq.n	8006c8a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c84:	461a      	mov	r2, r3
 8006c86:	2310      	movs	r3, #16
 8006c88:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d008      	beq.n	8006ca6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c96:	015a      	lsls	r2, r3, #5
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	4413      	add	r3, r2
 8006c9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	2340      	movs	r3, #64	@ 0x40
 8006ca4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	f003 0302 	and.w	r3, r3, #2
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d023      	beq.n	8006cf8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006cb0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006cb2:	6a38      	ldr	r0, [r7, #32]
 8006cb4:	f002 f858 	bl	8008d68 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cba:	4613      	mov	r3, r2
 8006cbc:	00db      	lsls	r3, r3, #3
 8006cbe:	4413      	add	r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	3310      	adds	r3, #16
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	4413      	add	r3, r2
 8006cc8:	3304      	adds	r3, #4
 8006cca:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	78db      	ldrb	r3, [r3, #3]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d108      	bne.n	8006ce6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	4619      	mov	r1, r3
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f005 fb55 	bl	800c390 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce8:	015a      	lsls	r2, r3, #5
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	4413      	add	r3, r2
 8006cee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d003      	beq.n	8006d0a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006d02:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f000 fcbd 	bl	8007684 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d12:	085b      	lsrs	r3, r3, #1
 8006d14:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	f47f af2e 	bne.w	8006b7a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4618      	mov	r0, r3
 8006d24:	f002 ff3c 	bl	8009ba0 <USB_ReadInterrupts>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d2e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d32:	d122      	bne.n	8006d7a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d3a:	685b      	ldr	r3, [r3, #4]
 8006d3c:	69fa      	ldr	r2, [r7, #28]
 8006d3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d42:	f023 0301 	bic.w	r3, r3, #1
 8006d46:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d108      	bne.n	8006d64 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006d5a:	2100      	movs	r1, #0
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 fea3 	bl	8007aa8 <HAL_PCDEx_LPM_Callback>
 8006d62:	e002      	b.n	8006d6a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f005 faf3 	bl	800c350 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	695a      	ldr	r2, [r3, #20]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006d78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f002 ff0e 	bl	8009ba0 <USB_ReadInterrupts>
 8006d84:	4603      	mov	r3, r0
 8006d86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d8e:	d112      	bne.n	8006db6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	f003 0301 	and.w	r3, r3, #1
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d102      	bne.n	8006da6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f005 faaf 	bl	800c304 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	695a      	ldr	r2, [r3, #20]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006db4:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f002 fef0 	bl	8009ba0 <USB_ReadInterrupts>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006dc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006dca:	f040 80b7 	bne.w	8006f3c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	69fa      	ldr	r2, [r7, #28]
 8006dd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ddc:	f023 0301 	bic.w	r3, r3, #1
 8006de0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	2110      	movs	r1, #16
 8006de8:	4618      	mov	r0, r3
 8006dea:	f001 ffbd 	bl	8008d68 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006dee:	2300      	movs	r3, #0
 8006df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006df2:	e046      	b.n	8006e82 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006df6:	015a      	lsls	r2, r3, #5
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	4413      	add	r3, r2
 8006dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e00:	461a      	mov	r2, r3
 8006e02:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006e06:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e0a:	015a      	lsls	r2, r3, #5
 8006e0c:	69fb      	ldr	r3, [r7, #28]
 8006e0e:	4413      	add	r3, r2
 8006e10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e18:	0151      	lsls	r1, r2, #5
 8006e1a:	69fa      	ldr	r2, [r7, #28]
 8006e1c:	440a      	add	r2, r1
 8006e1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006e26:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e2a:	015a      	lsls	r2, r3, #5
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	4413      	add	r3, r2
 8006e30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e34:	461a      	mov	r2, r3
 8006e36:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006e3a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e3e:	015a      	lsls	r2, r3, #5
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	4413      	add	r3, r2
 8006e44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e4c:	0151      	lsls	r1, r2, #5
 8006e4e:	69fa      	ldr	r2, [r7, #28]
 8006e50:	440a      	add	r2, r1
 8006e52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006e5a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e5e:	015a      	lsls	r2, r3, #5
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	4413      	add	r3, r2
 8006e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e6c:	0151      	lsls	r1, r2, #5
 8006e6e:	69fa      	ldr	r2, [r7, #28]
 8006e70:	440a      	add	r2, r1
 8006e72:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e76:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006e7a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e7e:	3301      	adds	r3, #1
 8006e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	791b      	ldrb	r3, [r3, #4]
 8006e86:	461a      	mov	r2, r3
 8006e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d3b2      	bcc.n	8006df4 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e94:	69db      	ldr	r3, [r3, #28]
 8006e96:	69fa      	ldr	r2, [r7, #28]
 8006e98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e9c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006ea0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	7bdb      	ldrb	r3, [r3, #15]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d016      	beq.n	8006ed8 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006eb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006eb4:	69fa      	ldr	r2, [r7, #28]
 8006eb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006eba:	f043 030b 	orr.w	r3, r3, #11
 8006ebe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006ec2:	69fb      	ldr	r3, [r7, #28]
 8006ec4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eca:	69fa      	ldr	r2, [r7, #28]
 8006ecc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ed0:	f043 030b 	orr.w	r3, r3, #11
 8006ed4:	6453      	str	r3, [r2, #68]	@ 0x44
 8006ed6:	e015      	b.n	8006f04 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	69fa      	ldr	r2, [r7, #28]
 8006ee2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ee6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006eea:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006eee:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006ef0:	69fb      	ldr	r3, [r7, #28]
 8006ef2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	69fa      	ldr	r2, [r7, #28]
 8006efa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006efe:	f043 030b 	orr.w	r3, r3, #11
 8006f02:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006f04:	69fb      	ldr	r3, [r7, #28]
 8006f06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	69fa      	ldr	r2, [r7, #28]
 8006f0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f12:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006f16:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6818      	ldr	r0, [r3, #0]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006f26:	461a      	mov	r2, r3
 8006f28:	f002 fefe 	bl	8009d28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	695a      	ldr	r2, [r3, #20]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006f3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4618      	mov	r0, r3
 8006f42:	f002 fe2d 	bl	8009ba0 <USB_ReadInterrupts>
 8006f46:	4603      	mov	r3, r0
 8006f48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f50:	d123      	bne.n	8006f9a <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4618      	mov	r0, r3
 8006f58:	f002 fec3 	bl	8009ce2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4618      	mov	r0, r3
 8006f62:	f001 ff7a 	bl	8008e5a <USB_GetDevSpeed>
 8006f66:	4603      	mov	r3, r0
 8006f68:	461a      	mov	r2, r3
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681c      	ldr	r4, [r3, #0]
 8006f72:	f001 fa09 	bl	8008388 <HAL_RCC_GetHCLKFreq>
 8006f76:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	4620      	mov	r0, r4
 8006f80:	f001 fc7e 	bl	8008880 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f005 f994 	bl	800c2b2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	695a      	ldr	r2, [r3, #20]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006f98:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f002 fdfe 	bl	8009ba0 <USB_ReadInterrupts>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	f003 0308 	and.w	r3, r3, #8
 8006faa:	2b08      	cmp	r3, #8
 8006fac:	d10a      	bne.n	8006fc4 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f005 f971 	bl	800c296 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	695a      	ldr	r2, [r3, #20]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f002 0208 	and.w	r2, r2, #8
 8006fc2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f002 fde9 	bl	8009ba0 <USB_ReadInterrupts>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fd4:	2b80      	cmp	r3, #128	@ 0x80
 8006fd6:	d123      	bne.n	8007020 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006fd8:	6a3b      	ldr	r3, [r7, #32]
 8006fda:	699b      	ldr	r3, [r3, #24]
 8006fdc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006fe0:	6a3b      	ldr	r3, [r7, #32]
 8006fe2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fe8:	e014      	b.n	8007014 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006fea:	6879      	ldr	r1, [r7, #4]
 8006fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fee:	4613      	mov	r3, r2
 8006ff0:	00db      	lsls	r3, r3, #3
 8006ff2:	4413      	add	r3, r2
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	440b      	add	r3, r1
 8006ff8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006ffc:	781b      	ldrb	r3, [r3, #0]
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d105      	bne.n	800700e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8007002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007004:	b2db      	uxtb	r3, r3
 8007006:	4619      	mov	r1, r3
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 fb0a 	bl	8007622 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800700e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007010:	3301      	adds	r3, #1
 8007012:	627b      	str	r3, [r7, #36]	@ 0x24
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	791b      	ldrb	r3, [r3, #4]
 8007018:	461a      	mov	r2, r3
 800701a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701c:	4293      	cmp	r3, r2
 800701e:	d3e4      	bcc.n	8006fea <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4618      	mov	r0, r3
 8007026:	f002 fdbb 	bl	8009ba0 <USB_ReadInterrupts>
 800702a:	4603      	mov	r3, r0
 800702c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007030:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007034:	d13c      	bne.n	80070b0 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007036:	2301      	movs	r3, #1
 8007038:	627b      	str	r3, [r7, #36]	@ 0x24
 800703a:	e02b      	b.n	8007094 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800703c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703e:	015a      	lsls	r2, r3, #5
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	4413      	add	r3, r2
 8007044:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800704c:	6879      	ldr	r1, [r7, #4]
 800704e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007050:	4613      	mov	r3, r2
 8007052:	00db      	lsls	r3, r3, #3
 8007054:	4413      	add	r3, r2
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	440b      	add	r3, r1
 800705a:	3318      	adds	r3, #24
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	2b01      	cmp	r3, #1
 8007060:	d115      	bne.n	800708e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8007062:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007064:	2b00      	cmp	r3, #0
 8007066:	da12      	bge.n	800708e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8007068:	6879      	ldr	r1, [r7, #4]
 800706a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800706c:	4613      	mov	r3, r2
 800706e:	00db      	lsls	r3, r3, #3
 8007070:	4413      	add	r3, r2
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	440b      	add	r3, r1
 8007076:	3317      	adds	r3, #23
 8007078:	2201      	movs	r2, #1
 800707a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800707c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707e:	b2db      	uxtb	r3, r3
 8007080:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007084:	b2db      	uxtb	r3, r3
 8007086:	4619      	mov	r1, r3
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f000 faca 	bl	8007622 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800708e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007090:	3301      	adds	r3, #1
 8007092:	627b      	str	r3, [r7, #36]	@ 0x24
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	791b      	ldrb	r3, [r3, #4]
 8007098:	461a      	mov	r2, r3
 800709a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800709c:	4293      	cmp	r3, r2
 800709e:	d3cd      	bcc.n	800703c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	695a      	ldr	r2, [r3, #20]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80070ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4618      	mov	r0, r3
 80070b6:	f002 fd73 	bl	8009ba0 <USB_ReadInterrupts>
 80070ba:	4603      	mov	r3, r0
 80070bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80070c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070c4:	d156      	bne.n	8007174 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80070c6:	2301      	movs	r3, #1
 80070c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80070ca:	e045      	b.n	8007158 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80070cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ce:	015a      	lsls	r2, r3, #5
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80070dc:	6879      	ldr	r1, [r7, #4]
 80070de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070e0:	4613      	mov	r3, r2
 80070e2:	00db      	lsls	r3, r3, #3
 80070e4:	4413      	add	r3, r2
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	440b      	add	r3, r1
 80070ea:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d12e      	bne.n	8007152 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80070f4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	da2b      	bge.n	8007152 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80070fa:	69bb      	ldr	r3, [r7, #24]
 80070fc:	0c1a      	lsrs	r2, r3, #16
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8007104:	4053      	eors	r3, r2
 8007106:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800710a:	2b00      	cmp	r3, #0
 800710c:	d121      	bne.n	8007152 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800710e:	6879      	ldr	r1, [r7, #4]
 8007110:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007112:	4613      	mov	r3, r2
 8007114:	00db      	lsls	r3, r3, #3
 8007116:	4413      	add	r3, r2
 8007118:	009b      	lsls	r3, r3, #2
 800711a:	440b      	add	r3, r1
 800711c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007120:	2201      	movs	r2, #1
 8007122:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8007124:	6a3b      	ldr	r3, [r7, #32]
 8007126:	699b      	ldr	r3, [r3, #24]
 8007128:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800712c:	6a3b      	ldr	r3, [r7, #32]
 800712e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007130:	6a3b      	ldr	r3, [r7, #32]
 8007132:	695b      	ldr	r3, [r3, #20]
 8007134:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007138:	2b00      	cmp	r3, #0
 800713a:	d10a      	bne.n	8007152 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	69fa      	ldr	r2, [r7, #28]
 8007146:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800714a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800714e:	6053      	str	r3, [r2, #4]
            break;
 8007150:	e008      	b.n	8007164 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007154:	3301      	adds	r3, #1
 8007156:	627b      	str	r3, [r7, #36]	@ 0x24
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	791b      	ldrb	r3, [r3, #4]
 800715c:	461a      	mov	r2, r3
 800715e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007160:	4293      	cmp	r3, r2
 8007162:	d3b3      	bcc.n	80070cc <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	695a      	ldr	r2, [r3, #20]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8007172:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4618      	mov	r0, r3
 800717a:	f002 fd11 	bl	8009ba0 <USB_ReadInterrupts>
 800717e:	4603      	mov	r3, r0
 8007180:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007188:	d10a      	bne.n	80071a0 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f005 f912 	bl	800c3b4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	695a      	ldr	r2, [r3, #20]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800719e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4618      	mov	r0, r3
 80071a6:	f002 fcfb 	bl	8009ba0 <USB_ReadInterrupts>
 80071aa:	4603      	mov	r3, r0
 80071ac:	f003 0304 	and.w	r3, r3, #4
 80071b0:	2b04      	cmp	r3, #4
 80071b2:	d115      	bne.n	80071e0 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	f003 0304 	and.w	r3, r3, #4
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d002      	beq.n	80071cc <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f005 f902 	bl	800c3d0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	6859      	ldr	r1, [r3, #4]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	69ba      	ldr	r2, [r7, #24]
 80071d8:	430a      	orrs	r2, r1
 80071da:	605a      	str	r2, [r3, #4]
 80071dc:	e000      	b.n	80071e0 <HAL_PCD_IRQHandler+0x93c>
      return;
 80071de:	bf00      	nop
    }
  }
}
 80071e0:	3734      	adds	r7, #52	@ 0x34
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd90      	pop	{r4, r7, pc}

080071e6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b082      	sub	sp, #8
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
 80071ee:	460b      	mov	r3, r1
 80071f0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d101      	bne.n	8007200 <HAL_PCD_SetAddress+0x1a>
 80071fc:	2302      	movs	r3, #2
 80071fe:	e012      	b.n	8007226 <HAL_PCD_SetAddress+0x40>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	78fa      	ldrb	r2, [r7, #3]
 800720c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	78fa      	ldrb	r2, [r7, #3]
 8007214:	4611      	mov	r1, r2
 8007216:	4618      	mov	r0, r3
 8007218:	f002 fc5a 	bl	8009ad0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007224:	2300      	movs	r3, #0
}
 8007226:	4618      	mov	r0, r3
 8007228:	3708      	adds	r7, #8
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}

0800722e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800722e:	b580      	push	{r7, lr}
 8007230:	b084      	sub	sp, #16
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
 8007236:	4608      	mov	r0, r1
 8007238:	4611      	mov	r1, r2
 800723a:	461a      	mov	r2, r3
 800723c:	4603      	mov	r3, r0
 800723e:	70fb      	strb	r3, [r7, #3]
 8007240:	460b      	mov	r3, r1
 8007242:	803b      	strh	r3, [r7, #0]
 8007244:	4613      	mov	r3, r2
 8007246:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007248:	2300      	movs	r3, #0
 800724a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800724c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007250:	2b00      	cmp	r3, #0
 8007252:	da0f      	bge.n	8007274 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007254:	78fb      	ldrb	r3, [r7, #3]
 8007256:	f003 020f 	and.w	r2, r3, #15
 800725a:	4613      	mov	r3, r2
 800725c:	00db      	lsls	r3, r3, #3
 800725e:	4413      	add	r3, r2
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	3310      	adds	r3, #16
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	4413      	add	r3, r2
 8007268:	3304      	adds	r3, #4
 800726a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2201      	movs	r2, #1
 8007270:	705a      	strb	r2, [r3, #1]
 8007272:	e00f      	b.n	8007294 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007274:	78fb      	ldrb	r3, [r7, #3]
 8007276:	f003 020f 	and.w	r2, r3, #15
 800727a:	4613      	mov	r3, r2
 800727c:	00db      	lsls	r3, r3, #3
 800727e:	4413      	add	r3, r2
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	4413      	add	r3, r2
 800728a:	3304      	adds	r3, #4
 800728c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007294:	78fb      	ldrb	r3, [r7, #3]
 8007296:	f003 030f 	and.w	r3, r3, #15
 800729a:	b2da      	uxtb	r2, r3
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80072a0:	883b      	ldrh	r3, [r7, #0]
 80072a2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	78ba      	ldrb	r2, [r7, #2]
 80072ae:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	785b      	ldrb	r3, [r3, #1]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d004      	beq.n	80072c2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	461a      	mov	r2, r3
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80072c2:	78bb      	ldrb	r3, [r7, #2]
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	d102      	bne.n	80072ce <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2200      	movs	r2, #0
 80072cc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d101      	bne.n	80072dc <HAL_PCD_EP_Open+0xae>
 80072d8:	2302      	movs	r3, #2
 80072da:	e00e      	b.n	80072fa <HAL_PCD_EP_Open+0xcc>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	68f9      	ldr	r1, [r7, #12]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f001 fdda 	bl	8008ea4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80072f8:	7afb      	ldrb	r3, [r7, #11]
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3710      	adds	r7, #16
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}

08007302 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007302:	b580      	push	{r7, lr}
 8007304:	b084      	sub	sp, #16
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	460b      	mov	r3, r1
 800730c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800730e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007312:	2b00      	cmp	r3, #0
 8007314:	da0f      	bge.n	8007336 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007316:	78fb      	ldrb	r3, [r7, #3]
 8007318:	f003 020f 	and.w	r2, r3, #15
 800731c:	4613      	mov	r3, r2
 800731e:	00db      	lsls	r3, r3, #3
 8007320:	4413      	add	r3, r2
 8007322:	009b      	lsls	r3, r3, #2
 8007324:	3310      	adds	r3, #16
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	4413      	add	r3, r2
 800732a:	3304      	adds	r3, #4
 800732c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2201      	movs	r2, #1
 8007332:	705a      	strb	r2, [r3, #1]
 8007334:	e00f      	b.n	8007356 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007336:	78fb      	ldrb	r3, [r7, #3]
 8007338:	f003 020f 	and.w	r2, r3, #15
 800733c:	4613      	mov	r3, r2
 800733e:	00db      	lsls	r3, r3, #3
 8007340:	4413      	add	r3, r2
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	4413      	add	r3, r2
 800734c:	3304      	adds	r3, #4
 800734e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2200      	movs	r2, #0
 8007354:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007356:	78fb      	ldrb	r3, [r7, #3]
 8007358:	f003 030f 	and.w	r3, r3, #15
 800735c:	b2da      	uxtb	r2, r3
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007368:	2b01      	cmp	r3, #1
 800736a:	d101      	bne.n	8007370 <HAL_PCD_EP_Close+0x6e>
 800736c:	2302      	movs	r3, #2
 800736e:	e00e      	b.n	800738e <HAL_PCD_EP_Close+0x8c>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68f9      	ldr	r1, [r7, #12]
 800737e:	4618      	mov	r0, r3
 8007380:	f001 fe18 	bl	8008fb4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2200      	movs	r2, #0
 8007388:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800738c:	2300      	movs	r3, #0
}
 800738e:	4618      	mov	r0, r3
 8007390:	3710      	adds	r7, #16
 8007392:	46bd      	mov	sp, r7
 8007394:	bd80      	pop	{r7, pc}

08007396 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007396:	b580      	push	{r7, lr}
 8007398:	b086      	sub	sp, #24
 800739a:	af00      	add	r7, sp, #0
 800739c:	60f8      	str	r0, [r7, #12]
 800739e:	607a      	str	r2, [r7, #4]
 80073a0:	603b      	str	r3, [r7, #0]
 80073a2:	460b      	mov	r3, r1
 80073a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80073a6:	7afb      	ldrb	r3, [r7, #11]
 80073a8:	f003 020f 	and.w	r2, r3, #15
 80073ac:	4613      	mov	r3, r2
 80073ae:	00db      	lsls	r3, r3, #3
 80073b0:	4413      	add	r3, r2
 80073b2:	009b      	lsls	r3, r3, #2
 80073b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80073b8:	68fa      	ldr	r2, [r7, #12]
 80073ba:	4413      	add	r3, r2
 80073bc:	3304      	adds	r3, #4
 80073be:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	687a      	ldr	r2, [r7, #4]
 80073c4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	683a      	ldr	r2, [r7, #0]
 80073ca:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	2200      	movs	r2, #0
 80073d0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	2200      	movs	r2, #0
 80073d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80073d8:	7afb      	ldrb	r3, [r7, #11]
 80073da:	f003 030f 	and.w	r3, r3, #15
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	799b      	ldrb	r3, [r3, #6]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d102      	bne.n	80073f2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6818      	ldr	r0, [r3, #0]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	799b      	ldrb	r3, [r3, #6]
 80073fa:	461a      	mov	r2, r3
 80073fc:	6979      	ldr	r1, [r7, #20]
 80073fe:	f001 feb5 	bl	800916c <USB_EPStartXfer>

  return HAL_OK;
 8007402:	2300      	movs	r3, #0
}
 8007404:	4618      	mov	r0, r3
 8007406:	3718      	adds	r7, #24
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	460b      	mov	r3, r1
 8007416:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007418:	78fb      	ldrb	r3, [r7, #3]
 800741a:	f003 020f 	and.w	r2, r3, #15
 800741e:	6879      	ldr	r1, [r7, #4]
 8007420:	4613      	mov	r3, r2
 8007422:	00db      	lsls	r3, r3, #3
 8007424:	4413      	add	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	440b      	add	r3, r1
 800742a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800742e:	681b      	ldr	r3, [r3, #0]
}
 8007430:	4618      	mov	r0, r3
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b086      	sub	sp, #24
 8007440:	af00      	add	r7, sp, #0
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	607a      	str	r2, [r7, #4]
 8007446:	603b      	str	r3, [r7, #0]
 8007448:	460b      	mov	r3, r1
 800744a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800744c:	7afb      	ldrb	r3, [r7, #11]
 800744e:	f003 020f 	and.w	r2, r3, #15
 8007452:	4613      	mov	r3, r2
 8007454:	00db      	lsls	r3, r3, #3
 8007456:	4413      	add	r3, r2
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	3310      	adds	r3, #16
 800745c:	68fa      	ldr	r2, [r7, #12]
 800745e:	4413      	add	r3, r2
 8007460:	3304      	adds	r3, #4
 8007462:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	683a      	ldr	r2, [r7, #0]
 800746e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	2200      	movs	r2, #0
 8007474:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	2201      	movs	r2, #1
 800747a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800747c:	7afb      	ldrb	r3, [r7, #11]
 800747e:	f003 030f 	and.w	r3, r3, #15
 8007482:	b2da      	uxtb	r2, r3
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	799b      	ldrb	r3, [r3, #6]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d102      	bne.n	8007496 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007490:	687a      	ldr	r2, [r7, #4]
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	6818      	ldr	r0, [r3, #0]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	799b      	ldrb	r3, [r3, #6]
 800749e:	461a      	mov	r2, r3
 80074a0:	6979      	ldr	r1, [r7, #20]
 80074a2:	f001 fe63 	bl	800916c <USB_EPStartXfer>

  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3718      	adds	r7, #24
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	460b      	mov	r3, r1
 80074ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80074bc:	78fb      	ldrb	r3, [r7, #3]
 80074be:	f003 030f 	and.w	r3, r3, #15
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	7912      	ldrb	r2, [r2, #4]
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d901      	bls.n	80074ce <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e04f      	b.n	800756e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80074ce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	da0f      	bge.n	80074f6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074d6:	78fb      	ldrb	r3, [r7, #3]
 80074d8:	f003 020f 	and.w	r2, r3, #15
 80074dc:	4613      	mov	r3, r2
 80074de:	00db      	lsls	r3, r3, #3
 80074e0:	4413      	add	r3, r2
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	3310      	adds	r3, #16
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	4413      	add	r3, r2
 80074ea:	3304      	adds	r3, #4
 80074ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2201      	movs	r2, #1
 80074f2:	705a      	strb	r2, [r3, #1]
 80074f4:	e00d      	b.n	8007512 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80074f6:	78fa      	ldrb	r2, [r7, #3]
 80074f8:	4613      	mov	r3, r2
 80074fa:	00db      	lsls	r3, r3, #3
 80074fc:	4413      	add	r3, r2
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	4413      	add	r3, r2
 8007508:	3304      	adds	r3, #4
 800750a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2200      	movs	r2, #0
 8007510:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2201      	movs	r2, #1
 8007516:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007518:	78fb      	ldrb	r3, [r7, #3]
 800751a:	f003 030f 	and.w	r3, r3, #15
 800751e:	b2da      	uxtb	r2, r3
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800752a:	2b01      	cmp	r3, #1
 800752c:	d101      	bne.n	8007532 <HAL_PCD_EP_SetStall+0x82>
 800752e:	2302      	movs	r3, #2
 8007530:	e01d      	b.n	800756e <HAL_PCD_EP_SetStall+0xbe>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	68f9      	ldr	r1, [r7, #12]
 8007540:	4618      	mov	r0, r3
 8007542:	f002 f9f1 	bl	8009928 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007546:	78fb      	ldrb	r3, [r7, #3]
 8007548:	f003 030f 	and.w	r3, r3, #15
 800754c:	2b00      	cmp	r3, #0
 800754e:	d109      	bne.n	8007564 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6818      	ldr	r0, [r3, #0]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	7999      	ldrb	r1, [r3, #6]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800755e:	461a      	mov	r2, r3
 8007560:	f002 fbe2 	bl	8009d28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3710      	adds	r7, #16
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}

08007576 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b084      	sub	sp, #16
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
 800757e:	460b      	mov	r3, r1
 8007580:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007582:	78fb      	ldrb	r3, [r7, #3]
 8007584:	f003 030f 	and.w	r3, r3, #15
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	7912      	ldrb	r2, [r2, #4]
 800758c:	4293      	cmp	r3, r2
 800758e:	d901      	bls.n	8007594 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e042      	b.n	800761a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007594:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007598:	2b00      	cmp	r3, #0
 800759a:	da0f      	bge.n	80075bc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800759c:	78fb      	ldrb	r3, [r7, #3]
 800759e:	f003 020f 	and.w	r2, r3, #15
 80075a2:	4613      	mov	r3, r2
 80075a4:	00db      	lsls	r3, r3, #3
 80075a6:	4413      	add	r3, r2
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	3310      	adds	r3, #16
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	4413      	add	r3, r2
 80075b0:	3304      	adds	r3, #4
 80075b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2201      	movs	r2, #1
 80075b8:	705a      	strb	r2, [r3, #1]
 80075ba:	e00f      	b.n	80075dc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80075bc:	78fb      	ldrb	r3, [r7, #3]
 80075be:	f003 020f 	and.w	r2, r3, #15
 80075c2:	4613      	mov	r3, r2
 80075c4:	00db      	lsls	r3, r3, #3
 80075c6:	4413      	add	r3, r2
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	4413      	add	r3, r2
 80075d2:	3304      	adds	r3, #4
 80075d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2200      	movs	r2, #0
 80075da:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2200      	movs	r2, #0
 80075e0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80075e2:	78fb      	ldrb	r3, [r7, #3]
 80075e4:	f003 030f 	and.w	r3, r3, #15
 80075e8:	b2da      	uxtb	r2, r3
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d101      	bne.n	80075fc <HAL_PCD_EP_ClrStall+0x86>
 80075f8:	2302      	movs	r3, #2
 80075fa:	e00e      	b.n	800761a <HAL_PCD_EP_ClrStall+0xa4>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	68f9      	ldr	r1, [r7, #12]
 800760a:	4618      	mov	r0, r3
 800760c:	f002 f9fa 	bl	8009a04 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3710      	adds	r7, #16
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}

08007622 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007622:	b580      	push	{r7, lr}
 8007624:	b084      	sub	sp, #16
 8007626:	af00      	add	r7, sp, #0
 8007628:	6078      	str	r0, [r7, #4]
 800762a:	460b      	mov	r3, r1
 800762c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800762e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007632:	2b00      	cmp	r3, #0
 8007634:	da0c      	bge.n	8007650 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007636:	78fb      	ldrb	r3, [r7, #3]
 8007638:	f003 020f 	and.w	r2, r3, #15
 800763c:	4613      	mov	r3, r2
 800763e:	00db      	lsls	r3, r3, #3
 8007640:	4413      	add	r3, r2
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	3310      	adds	r3, #16
 8007646:	687a      	ldr	r2, [r7, #4]
 8007648:	4413      	add	r3, r2
 800764a:	3304      	adds	r3, #4
 800764c:	60fb      	str	r3, [r7, #12]
 800764e:	e00c      	b.n	800766a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007650:	78fb      	ldrb	r3, [r7, #3]
 8007652:	f003 020f 	and.w	r2, r3, #15
 8007656:	4613      	mov	r3, r2
 8007658:	00db      	lsls	r3, r3, #3
 800765a:	4413      	add	r3, r2
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	4413      	add	r3, r2
 8007666:	3304      	adds	r3, #4
 8007668:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68f9      	ldr	r1, [r7, #12]
 8007670:	4618      	mov	r0, r3
 8007672:	f002 f819 	bl	80096a8 <USB_EPStopXfer>
 8007676:	4603      	mov	r3, r0
 8007678:	72fb      	strb	r3, [r7, #11]

  return ret;
 800767a:	7afb      	ldrb	r3, [r7, #11]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3710      	adds	r7, #16
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}

08007684 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b08a      	sub	sp, #40	@ 0x28
 8007688:	af02      	add	r7, sp, #8
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007698:	683a      	ldr	r2, [r7, #0]
 800769a:	4613      	mov	r3, r2
 800769c:	00db      	lsls	r3, r3, #3
 800769e:	4413      	add	r3, r2
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	3310      	adds	r3, #16
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	4413      	add	r3, r2
 80076a8:	3304      	adds	r3, #4
 80076aa:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	695a      	ldr	r2, [r3, #20]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	691b      	ldr	r3, [r3, #16]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d901      	bls.n	80076bc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e06b      	b.n	8007794 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	691a      	ldr	r2, [r3, #16]
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	695b      	ldr	r3, [r3, #20]
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	69fa      	ldr	r2, [r7, #28]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d902      	bls.n	80076d8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	3303      	adds	r3, #3
 80076dc:	089b      	lsrs	r3, r3, #2
 80076de:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80076e0:	e02a      	b.n	8007738 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	691a      	ldr	r2, [r3, #16]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	695b      	ldr	r3, [r3, #20]
 80076ea:	1ad3      	subs	r3, r2, r3
 80076ec:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	69fa      	ldr	r2, [r7, #28]
 80076f4:	429a      	cmp	r2, r3
 80076f6:	d902      	bls.n	80076fe <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	3303      	adds	r3, #3
 8007702:	089b      	lsrs	r3, r3, #2
 8007704:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	68d9      	ldr	r1, [r3, #12]
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	b2da      	uxtb	r2, r3
 800770e:	69fb      	ldr	r3, [r7, #28]
 8007710:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007716:	9300      	str	r3, [sp, #0]
 8007718:	4603      	mov	r3, r0
 800771a:	6978      	ldr	r0, [r7, #20]
 800771c:	f002 f86e 	bl	80097fc <USB_WritePacket>

    ep->xfer_buff  += len;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	68da      	ldr	r2, [r3, #12]
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	441a      	add	r2, r3
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	695a      	ldr	r2, [r3, #20]
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	441a      	add	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	015a      	lsls	r2, r3, #5
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	4413      	add	r3, r2
 8007740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007744:	699b      	ldr	r3, [r3, #24]
 8007746:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007748:	69ba      	ldr	r2, [r7, #24]
 800774a:	429a      	cmp	r2, r3
 800774c:	d809      	bhi.n	8007762 <PCD_WriteEmptyTxFifo+0xde>
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	695a      	ldr	r2, [r3, #20]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007756:	429a      	cmp	r2, r3
 8007758:	d203      	bcs.n	8007762 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d1bf      	bne.n	80076e2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	691a      	ldr	r2, [r3, #16]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	695b      	ldr	r3, [r3, #20]
 800776a:	429a      	cmp	r2, r3
 800776c:	d811      	bhi.n	8007792 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	f003 030f 	and.w	r3, r3, #15
 8007774:	2201      	movs	r2, #1
 8007776:	fa02 f303 	lsl.w	r3, r2, r3
 800777a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007782:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	43db      	mvns	r3, r3
 8007788:	6939      	ldr	r1, [r7, #16]
 800778a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800778e:	4013      	ands	r3, r2
 8007790:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007792:	2300      	movs	r3, #0
}
 8007794:	4618      	mov	r0, r3
 8007796:	3720      	adds	r7, #32
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b088      	sub	sp, #32
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077ac:	69fb      	ldr	r3, [r7, #28]
 80077ae:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	333c      	adds	r3, #60	@ 0x3c
 80077b4:	3304      	adds	r3, #4
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	015a      	lsls	r2, r3, #5
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	4413      	add	r3, r2
 80077c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	799b      	ldrb	r3, [r3, #6]
 80077ce:	2b01      	cmp	r3, #1
 80077d0:	d17b      	bne.n	80078ca <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	f003 0308 	and.w	r3, r3, #8
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d015      	beq.n	8007808 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	4a61      	ldr	r2, [pc, #388]	@ (8007964 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	f240 80b9 	bls.w	8007958 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f000 80b3 	beq.w	8007958 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	015a      	lsls	r2, r3, #5
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	4413      	add	r3, r2
 80077fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077fe:	461a      	mov	r2, r3
 8007800:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007804:	6093      	str	r3, [r2, #8]
 8007806:	e0a7      	b.n	8007958 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	f003 0320 	and.w	r3, r3, #32
 800780e:	2b00      	cmp	r3, #0
 8007810:	d009      	beq.n	8007826 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	015a      	lsls	r2, r3, #5
 8007816:	69bb      	ldr	r3, [r7, #24]
 8007818:	4413      	add	r3, r2
 800781a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800781e:	461a      	mov	r2, r3
 8007820:	2320      	movs	r3, #32
 8007822:	6093      	str	r3, [r2, #8]
 8007824:	e098      	b.n	8007958 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800782c:	2b00      	cmp	r3, #0
 800782e:	f040 8093 	bne.w	8007958 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	4a4b      	ldr	r2, [pc, #300]	@ (8007964 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d90f      	bls.n	800785a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007840:	2b00      	cmp	r3, #0
 8007842:	d00a      	beq.n	800785a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	015a      	lsls	r2, r3, #5
 8007848:	69bb      	ldr	r3, [r7, #24]
 800784a:	4413      	add	r3, r2
 800784c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007850:	461a      	mov	r2, r3
 8007852:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007856:	6093      	str	r3, [r2, #8]
 8007858:	e07e      	b.n	8007958 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800785a:	683a      	ldr	r2, [r7, #0]
 800785c:	4613      	mov	r3, r2
 800785e:	00db      	lsls	r3, r3, #3
 8007860:	4413      	add	r3, r2
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	4413      	add	r3, r2
 800786c:	3304      	adds	r3, #4
 800786e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6a1a      	ldr	r2, [r3, #32]
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	0159      	lsls	r1, r3, #5
 8007878:	69bb      	ldr	r3, [r7, #24]
 800787a:	440b      	add	r3, r1
 800787c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007886:	1ad2      	subs	r2, r2, r3
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d114      	bne.n	80078bc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	691b      	ldr	r3, [r3, #16]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d109      	bne.n	80078ae <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6818      	ldr	r0, [r3, #0]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80078a4:	461a      	mov	r2, r3
 80078a6:	2101      	movs	r1, #1
 80078a8:	f002 fa3e 	bl	8009d28 <USB_EP0_OutStart>
 80078ac:	e006      	b.n	80078bc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	68da      	ldr	r2, [r3, #12]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	441a      	add	r2, r3
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	4619      	mov	r1, r3
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f004 fcb2 	bl	800c22c <HAL_PCD_DataOutStageCallback>
 80078c8:	e046      	b.n	8007958 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	4a26      	ldr	r2, [pc, #152]	@ (8007968 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d124      	bne.n	800791c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d00a      	beq.n	80078f2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	015a      	lsls	r2, r3, #5
 80078e0:	69bb      	ldr	r3, [r7, #24]
 80078e2:	4413      	add	r3, r2
 80078e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078e8:	461a      	mov	r2, r3
 80078ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078ee:	6093      	str	r3, [r2, #8]
 80078f0:	e032      	b.n	8007958 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	f003 0320 	and.w	r3, r3, #32
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d008      	beq.n	800790e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	015a      	lsls	r2, r3, #5
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	4413      	add	r3, r2
 8007904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007908:	461a      	mov	r2, r3
 800790a:	2320      	movs	r3, #32
 800790c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	b2db      	uxtb	r3, r3
 8007912:	4619      	mov	r1, r3
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f004 fc89 	bl	800c22c <HAL_PCD_DataOutStageCallback>
 800791a:	e01d      	b.n	8007958 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d114      	bne.n	800794c <PCD_EP_OutXfrComplete_int+0x1b0>
 8007922:	6879      	ldr	r1, [r7, #4]
 8007924:	683a      	ldr	r2, [r7, #0]
 8007926:	4613      	mov	r3, r2
 8007928:	00db      	lsls	r3, r3, #3
 800792a:	4413      	add	r3, r2
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	440b      	add	r3, r1
 8007930:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d108      	bne.n	800794c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6818      	ldr	r0, [r3, #0]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007944:	461a      	mov	r2, r3
 8007946:	2100      	movs	r1, #0
 8007948:	f002 f9ee 	bl	8009d28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	b2db      	uxtb	r3, r3
 8007950:	4619      	mov	r1, r3
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f004 fc6a 	bl	800c22c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007958:	2300      	movs	r3, #0
}
 800795a:	4618      	mov	r0, r3
 800795c:	3720      	adds	r7, #32
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	4f54300a 	.word	0x4f54300a
 8007968:	4f54310a 	.word	0x4f54310a

0800796c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b086      	sub	sp, #24
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	333c      	adds	r3, #60	@ 0x3c
 8007984:	3304      	adds	r3, #4
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	015a      	lsls	r2, r3, #5
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	4413      	add	r3, r2
 8007992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	4a15      	ldr	r2, [pc, #84]	@ (80079f4 <PCD_EP_OutSetupPacket_int+0x88>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d90e      	bls.n	80079c0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d009      	beq.n	80079c0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	015a      	lsls	r2, r3, #5
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	4413      	add	r3, r2
 80079b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079b8:	461a      	mov	r2, r3
 80079ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079be:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f004 fc21 	bl	800c208 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	4a0a      	ldr	r2, [pc, #40]	@ (80079f4 <PCD_EP_OutSetupPacket_int+0x88>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d90c      	bls.n	80079e8 <PCD_EP_OutSetupPacket_int+0x7c>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	799b      	ldrb	r3, [r3, #6]
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d108      	bne.n	80079e8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6818      	ldr	r0, [r3, #0]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80079e0:	461a      	mov	r2, r3
 80079e2:	2101      	movs	r1, #1
 80079e4:	f002 f9a0 	bl	8009d28 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	4f54300a 	.word	0x4f54300a

080079f8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b085      	sub	sp, #20
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	460b      	mov	r3, r1
 8007a02:	70fb      	strb	r3, [r7, #3]
 8007a04:	4613      	mov	r3, r2
 8007a06:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a0e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007a10:	78fb      	ldrb	r3, [r7, #3]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d107      	bne.n	8007a26 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007a16:	883b      	ldrh	r3, [r7, #0]
 8007a18:	0419      	lsls	r1, r3, #16
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68ba      	ldr	r2, [r7, #8]
 8007a20:	430a      	orrs	r2, r1
 8007a22:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a24:	e028      	b.n	8007a78 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a2c:	0c1b      	lsrs	r3, r3, #16
 8007a2e:	68ba      	ldr	r2, [r7, #8]
 8007a30:	4413      	add	r3, r2
 8007a32:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007a34:	2300      	movs	r3, #0
 8007a36:	73fb      	strb	r3, [r7, #15]
 8007a38:	e00d      	b.n	8007a56 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681a      	ldr	r2, [r3, #0]
 8007a3e:	7bfb      	ldrb	r3, [r7, #15]
 8007a40:	3340      	adds	r3, #64	@ 0x40
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	4413      	add	r3, r2
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	0c1b      	lsrs	r3, r3, #16
 8007a4a:	68ba      	ldr	r2, [r7, #8]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007a50:	7bfb      	ldrb	r3, [r7, #15]
 8007a52:	3301      	adds	r3, #1
 8007a54:	73fb      	strb	r3, [r7, #15]
 8007a56:	7bfa      	ldrb	r2, [r7, #15]
 8007a58:	78fb      	ldrb	r3, [r7, #3]
 8007a5a:	3b01      	subs	r3, #1
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d3ec      	bcc.n	8007a3a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007a60:	883b      	ldrh	r3, [r7, #0]
 8007a62:	0418      	lsls	r0, r3, #16
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6819      	ldr	r1, [r3, #0]
 8007a68:	78fb      	ldrb	r3, [r7, #3]
 8007a6a:	3b01      	subs	r3, #1
 8007a6c:	68ba      	ldr	r2, [r7, #8]
 8007a6e:	4302      	orrs	r2, r0
 8007a70:	3340      	adds	r3, #64	@ 0x40
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	440b      	add	r3, r1
 8007a76:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007a78:	2300      	movs	r3, #0
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3714      	adds	r7, #20
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr

08007a86 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007a86:	b480      	push	{r7}
 8007a88:	b083      	sub	sp, #12
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
 8007a8e:	460b      	mov	r3, r1
 8007a90:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	887a      	ldrh	r2, [r7, #2]
 8007a98:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007ab4:	bf00      	nop
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr

08007ac0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b086      	sub	sp, #24
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d101      	bne.n	8007ad2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e267      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 0301 	and.w	r3, r3, #1
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d075      	beq.n	8007bca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007ade:	4b88      	ldr	r3, [pc, #544]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007ae0:	689b      	ldr	r3, [r3, #8]
 8007ae2:	f003 030c 	and.w	r3, r3, #12
 8007ae6:	2b04      	cmp	r3, #4
 8007ae8:	d00c      	beq.n	8007b04 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007aea:	4b85      	ldr	r3, [pc, #532]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007af2:	2b08      	cmp	r3, #8
 8007af4:	d112      	bne.n	8007b1c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007af6:	4b82      	ldr	r3, [pc, #520]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007afe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b02:	d10b      	bne.n	8007b1c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b04:	4b7e      	ldr	r3, [pc, #504]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d05b      	beq.n	8007bc8 <HAL_RCC_OscConfig+0x108>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d157      	bne.n	8007bc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e242      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b24:	d106      	bne.n	8007b34 <HAL_RCC_OscConfig+0x74>
 8007b26:	4b76      	ldr	r3, [pc, #472]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a75      	ldr	r2, [pc, #468]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b30:	6013      	str	r3, [r2, #0]
 8007b32:	e01d      	b.n	8007b70 <HAL_RCC_OscConfig+0xb0>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007b3c:	d10c      	bne.n	8007b58 <HAL_RCC_OscConfig+0x98>
 8007b3e:	4b70      	ldr	r3, [pc, #448]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a6f      	ldr	r2, [pc, #444]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007b48:	6013      	str	r3, [r2, #0]
 8007b4a:	4b6d      	ldr	r3, [pc, #436]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a6c      	ldr	r2, [pc, #432]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b54:	6013      	str	r3, [r2, #0]
 8007b56:	e00b      	b.n	8007b70 <HAL_RCC_OscConfig+0xb0>
 8007b58:	4b69      	ldr	r3, [pc, #420]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a68      	ldr	r2, [pc, #416]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b62:	6013      	str	r3, [r2, #0]
 8007b64:	4b66      	ldr	r3, [pc, #408]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a65      	ldr	r2, [pc, #404]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007b6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d013      	beq.n	8007ba0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b78:	f7fb fcfc 	bl	8003574 <HAL_GetTick>
 8007b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b7e:	e008      	b.n	8007b92 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b80:	f7fb fcf8 	bl	8003574 <HAL_GetTick>
 8007b84:	4602      	mov	r2, r0
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	1ad3      	subs	r3, r2, r3
 8007b8a:	2b64      	cmp	r3, #100	@ 0x64
 8007b8c:	d901      	bls.n	8007b92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007b8e:	2303      	movs	r3, #3
 8007b90:	e207      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b92:	4b5b      	ldr	r3, [pc, #364]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d0f0      	beq.n	8007b80 <HAL_RCC_OscConfig+0xc0>
 8007b9e:	e014      	b.n	8007bca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ba0:	f7fb fce8 	bl	8003574 <HAL_GetTick>
 8007ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ba6:	e008      	b.n	8007bba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ba8:	f7fb fce4 	bl	8003574 <HAL_GetTick>
 8007bac:	4602      	mov	r2, r0
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	1ad3      	subs	r3, r2, r3
 8007bb2:	2b64      	cmp	r3, #100	@ 0x64
 8007bb4:	d901      	bls.n	8007bba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007bb6:	2303      	movs	r3, #3
 8007bb8:	e1f3      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007bba:	4b51      	ldr	r3, [pc, #324]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d1f0      	bne.n	8007ba8 <HAL_RCC_OscConfig+0xe8>
 8007bc6:	e000      	b.n	8007bca <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007bc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f003 0302 	and.w	r3, r3, #2
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d063      	beq.n	8007c9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007bd6:	4b4a      	ldr	r3, [pc, #296]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	f003 030c 	and.w	r3, r3, #12
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d00b      	beq.n	8007bfa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007be2:	4b47      	ldr	r3, [pc, #284]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007bea:	2b08      	cmp	r3, #8
 8007bec:	d11c      	bne.n	8007c28 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007bee:	4b44      	ldr	r3, [pc, #272]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d116      	bne.n	8007c28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007bfa:	4b41      	ldr	r3, [pc, #260]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	f003 0302 	and.w	r3, r3, #2
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d005      	beq.n	8007c12 <HAL_RCC_OscConfig+0x152>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d001      	beq.n	8007c12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e1c7      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c12:	4b3b      	ldr	r3, [pc, #236]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	691b      	ldr	r3, [r3, #16]
 8007c1e:	00db      	lsls	r3, r3, #3
 8007c20:	4937      	ldr	r1, [pc, #220]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007c22:	4313      	orrs	r3, r2
 8007c24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c26:	e03a      	b.n	8007c9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d020      	beq.n	8007c72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c30:	4b34      	ldr	r3, [pc, #208]	@ (8007d04 <HAL_RCC_OscConfig+0x244>)
 8007c32:	2201      	movs	r2, #1
 8007c34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c36:	f7fb fc9d 	bl	8003574 <HAL_GetTick>
 8007c3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c3c:	e008      	b.n	8007c50 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c3e:	f7fb fc99 	bl	8003574 <HAL_GetTick>
 8007c42:	4602      	mov	r2, r0
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	1ad3      	subs	r3, r2, r3
 8007c48:	2b02      	cmp	r3, #2
 8007c4a:	d901      	bls.n	8007c50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007c4c:	2303      	movs	r3, #3
 8007c4e:	e1a8      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c50:	4b2b      	ldr	r3, [pc, #172]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f003 0302 	and.w	r3, r3, #2
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d0f0      	beq.n	8007c3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c5c:	4b28      	ldr	r3, [pc, #160]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	691b      	ldr	r3, [r3, #16]
 8007c68:	00db      	lsls	r3, r3, #3
 8007c6a:	4925      	ldr	r1, [pc, #148]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	600b      	str	r3, [r1, #0]
 8007c70:	e015      	b.n	8007c9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c72:	4b24      	ldr	r3, [pc, #144]	@ (8007d04 <HAL_RCC_OscConfig+0x244>)
 8007c74:	2200      	movs	r2, #0
 8007c76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c78:	f7fb fc7c 	bl	8003574 <HAL_GetTick>
 8007c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c7e:	e008      	b.n	8007c92 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c80:	f7fb fc78 	bl	8003574 <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	d901      	bls.n	8007c92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e187      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c92:	4b1b      	ldr	r3, [pc, #108]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f003 0302 	and.w	r3, r3, #2
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d1f0      	bne.n	8007c80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f003 0308 	and.w	r3, r3, #8
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d036      	beq.n	8007d18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	695b      	ldr	r3, [r3, #20]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d016      	beq.n	8007ce0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cb2:	4b15      	ldr	r3, [pc, #84]	@ (8007d08 <HAL_RCC_OscConfig+0x248>)
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cb8:	f7fb fc5c 	bl	8003574 <HAL_GetTick>
 8007cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cbe:	e008      	b.n	8007cd2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007cc0:	f7fb fc58 	bl	8003574 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	2b02      	cmp	r3, #2
 8007ccc:	d901      	bls.n	8007cd2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e167      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8007d00 <HAL_RCC_OscConfig+0x240>)
 8007cd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cd6:	f003 0302 	and.w	r3, r3, #2
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d0f0      	beq.n	8007cc0 <HAL_RCC_OscConfig+0x200>
 8007cde:	e01b      	b.n	8007d18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ce0:	4b09      	ldr	r3, [pc, #36]	@ (8007d08 <HAL_RCC_OscConfig+0x248>)
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ce6:	f7fb fc45 	bl	8003574 <HAL_GetTick>
 8007cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007cec:	e00e      	b.n	8007d0c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007cee:	f7fb fc41 	bl	8003574 <HAL_GetTick>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	1ad3      	subs	r3, r2, r3
 8007cf8:	2b02      	cmp	r3, #2
 8007cfa:	d907      	bls.n	8007d0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	e150      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
 8007d00:	40023800 	.word	0x40023800
 8007d04:	42470000 	.word	0x42470000
 8007d08:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d0c:	4b88      	ldr	r3, [pc, #544]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007d0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d10:	f003 0302 	and.w	r3, r3, #2
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d1ea      	bne.n	8007cee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f003 0304 	and.w	r3, r3, #4
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	f000 8097 	beq.w	8007e54 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d26:	2300      	movs	r3, #0
 8007d28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d2a:	4b81      	ldr	r3, [pc, #516]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d10f      	bne.n	8007d56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d36:	2300      	movs	r3, #0
 8007d38:	60bb      	str	r3, [r7, #8]
 8007d3a:	4b7d      	ldr	r3, [pc, #500]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d3e:	4a7c      	ldr	r2, [pc, #496]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007d40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d44:	6413      	str	r3, [r2, #64]	@ 0x40
 8007d46:	4b7a      	ldr	r3, [pc, #488]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d4e:	60bb      	str	r3, [r7, #8]
 8007d50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d52:	2301      	movs	r3, #1
 8007d54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d56:	4b77      	ldr	r3, [pc, #476]	@ (8007f34 <HAL_RCC_OscConfig+0x474>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d118      	bne.n	8007d94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d62:	4b74      	ldr	r3, [pc, #464]	@ (8007f34 <HAL_RCC_OscConfig+0x474>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a73      	ldr	r2, [pc, #460]	@ (8007f34 <HAL_RCC_OscConfig+0x474>)
 8007d68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d6e:	f7fb fc01 	bl	8003574 <HAL_GetTick>
 8007d72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d74:	e008      	b.n	8007d88 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d76:	f7fb fbfd 	bl	8003574 <HAL_GetTick>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	1ad3      	subs	r3, r2, r3
 8007d80:	2b02      	cmp	r3, #2
 8007d82:	d901      	bls.n	8007d88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007d84:	2303      	movs	r3, #3
 8007d86:	e10c      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d88:	4b6a      	ldr	r3, [pc, #424]	@ (8007f34 <HAL_RCC_OscConfig+0x474>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d0f0      	beq.n	8007d76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d106      	bne.n	8007daa <HAL_RCC_OscConfig+0x2ea>
 8007d9c:	4b64      	ldr	r3, [pc, #400]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007da0:	4a63      	ldr	r2, [pc, #396]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007da2:	f043 0301 	orr.w	r3, r3, #1
 8007da6:	6713      	str	r3, [r2, #112]	@ 0x70
 8007da8:	e01c      	b.n	8007de4 <HAL_RCC_OscConfig+0x324>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	2b05      	cmp	r3, #5
 8007db0:	d10c      	bne.n	8007dcc <HAL_RCC_OscConfig+0x30c>
 8007db2:	4b5f      	ldr	r3, [pc, #380]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007db6:	4a5e      	ldr	r2, [pc, #376]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007db8:	f043 0304 	orr.w	r3, r3, #4
 8007dbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8007dbe:	4b5c      	ldr	r3, [pc, #368]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dc2:	4a5b      	ldr	r2, [pc, #364]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007dc4:	f043 0301 	orr.w	r3, r3, #1
 8007dc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8007dca:	e00b      	b.n	8007de4 <HAL_RCC_OscConfig+0x324>
 8007dcc:	4b58      	ldr	r3, [pc, #352]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007dce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dd0:	4a57      	ldr	r2, [pc, #348]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007dd2:	f023 0301 	bic.w	r3, r3, #1
 8007dd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8007dd8:	4b55      	ldr	r3, [pc, #340]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007dda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ddc:	4a54      	ldr	r2, [pc, #336]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007dde:	f023 0304 	bic.w	r3, r3, #4
 8007de2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d015      	beq.n	8007e18 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007dec:	f7fb fbc2 	bl	8003574 <HAL_GetTick>
 8007df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007df2:	e00a      	b.n	8007e0a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007df4:	f7fb fbbe 	bl	8003574 <HAL_GetTick>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d901      	bls.n	8007e0a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007e06:	2303      	movs	r3, #3
 8007e08:	e0cb      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e0a:	4b49      	ldr	r3, [pc, #292]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e0e:	f003 0302 	and.w	r3, r3, #2
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d0ee      	beq.n	8007df4 <HAL_RCC_OscConfig+0x334>
 8007e16:	e014      	b.n	8007e42 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e18:	f7fb fbac 	bl	8003574 <HAL_GetTick>
 8007e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e1e:	e00a      	b.n	8007e36 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e20:	f7fb fba8 	bl	8003574 <HAL_GetTick>
 8007e24:	4602      	mov	r2, r0
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d901      	bls.n	8007e36 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007e32:	2303      	movs	r3, #3
 8007e34:	e0b5      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e36:	4b3e      	ldr	r3, [pc, #248]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e3a:	f003 0302 	and.w	r3, r3, #2
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d1ee      	bne.n	8007e20 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007e42:	7dfb      	ldrb	r3, [r7, #23]
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d105      	bne.n	8007e54 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e48:	4b39      	ldr	r3, [pc, #228]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e4c:	4a38      	ldr	r2, [pc, #224]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007e4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e52:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	699b      	ldr	r3, [r3, #24]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	f000 80a1 	beq.w	8007fa0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e5e:	4b34      	ldr	r3, [pc, #208]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	f003 030c 	and.w	r3, r3, #12
 8007e66:	2b08      	cmp	r3, #8
 8007e68:	d05c      	beq.n	8007f24 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	699b      	ldr	r3, [r3, #24]
 8007e6e:	2b02      	cmp	r3, #2
 8007e70:	d141      	bne.n	8007ef6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e72:	4b31      	ldr	r3, [pc, #196]	@ (8007f38 <HAL_RCC_OscConfig+0x478>)
 8007e74:	2200      	movs	r2, #0
 8007e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e78:	f7fb fb7c 	bl	8003574 <HAL_GetTick>
 8007e7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e7e:	e008      	b.n	8007e92 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e80:	f7fb fb78 	bl	8003574 <HAL_GetTick>
 8007e84:	4602      	mov	r2, r0
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	1ad3      	subs	r3, r2, r3
 8007e8a:	2b02      	cmp	r3, #2
 8007e8c:	d901      	bls.n	8007e92 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007e8e:	2303      	movs	r3, #3
 8007e90:	e087      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e92:	4b27      	ldr	r3, [pc, #156]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d1f0      	bne.n	8007e80 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	69da      	ldr	r2, [r3, #28]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a1b      	ldr	r3, [r3, #32]
 8007ea6:	431a      	orrs	r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eac:	019b      	lsls	r3, r3, #6
 8007eae:	431a      	orrs	r2, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eb4:	085b      	lsrs	r3, r3, #1
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	041b      	lsls	r3, r3, #16
 8007eba:	431a      	orrs	r2, r3
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ec0:	061b      	lsls	r3, r3, #24
 8007ec2:	491b      	ldr	r1, [pc, #108]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f38 <HAL_RCC_OscConfig+0x478>)
 8007eca:	2201      	movs	r2, #1
 8007ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ece:	f7fb fb51 	bl	8003574 <HAL_GetTick>
 8007ed2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ed4:	e008      	b.n	8007ee8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ed6:	f7fb fb4d 	bl	8003574 <HAL_GetTick>
 8007eda:	4602      	mov	r2, r0
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	2b02      	cmp	r3, #2
 8007ee2:	d901      	bls.n	8007ee8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	e05c      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ee8:	4b11      	ldr	r3, [pc, #68]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d0f0      	beq.n	8007ed6 <HAL_RCC_OscConfig+0x416>
 8007ef4:	e054      	b.n	8007fa0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ef6:	4b10      	ldr	r3, [pc, #64]	@ (8007f38 <HAL_RCC_OscConfig+0x478>)
 8007ef8:	2200      	movs	r2, #0
 8007efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007efc:	f7fb fb3a 	bl	8003574 <HAL_GetTick>
 8007f00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f02:	e008      	b.n	8007f16 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f04:	f7fb fb36 	bl	8003574 <HAL_GetTick>
 8007f08:	4602      	mov	r2, r0
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	1ad3      	subs	r3, r2, r3
 8007f0e:	2b02      	cmp	r3, #2
 8007f10:	d901      	bls.n	8007f16 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007f12:	2303      	movs	r3, #3
 8007f14:	e045      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f16:	4b06      	ldr	r3, [pc, #24]	@ (8007f30 <HAL_RCC_OscConfig+0x470>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d1f0      	bne.n	8007f04 <HAL_RCC_OscConfig+0x444>
 8007f22:	e03d      	b.n	8007fa0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	699b      	ldr	r3, [r3, #24]
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	d107      	bne.n	8007f3c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e038      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
 8007f30:	40023800 	.word	0x40023800
 8007f34:	40007000 	.word	0x40007000
 8007f38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8007fac <HAL_RCC_OscConfig+0x4ec>)
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	699b      	ldr	r3, [r3, #24]
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d028      	beq.n	8007f9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f54:	429a      	cmp	r2, r3
 8007f56:	d121      	bne.n	8007f9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d11a      	bne.n	8007f9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f66:	68fa      	ldr	r2, [r7, #12]
 8007f68:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007f72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d111      	bne.n	8007f9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f82:	085b      	lsrs	r3, r3, #1
 8007f84:	3b01      	subs	r3, #1
 8007f86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d107      	bne.n	8007f9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d001      	beq.n	8007fa0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	e000      	b.n	8007fa2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3718      	adds	r7, #24
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	40023800 	.word	0x40023800

08007fb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
 8007fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d101      	bne.n	8007fc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e0cc      	b.n	800815e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007fc4:	4b68      	ldr	r3, [pc, #416]	@ (8008168 <HAL_RCC_ClockConfig+0x1b8>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f003 0307 	and.w	r3, r3, #7
 8007fcc:	683a      	ldr	r2, [r7, #0]
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d90c      	bls.n	8007fec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fd2:	4b65      	ldr	r3, [pc, #404]	@ (8008168 <HAL_RCC_ClockConfig+0x1b8>)
 8007fd4:	683a      	ldr	r2, [r7, #0]
 8007fd6:	b2d2      	uxtb	r2, r2
 8007fd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fda:	4b63      	ldr	r3, [pc, #396]	@ (8008168 <HAL_RCC_ClockConfig+0x1b8>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f003 0307 	and.w	r3, r3, #7
 8007fe2:	683a      	ldr	r2, [r7, #0]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d001      	beq.n	8007fec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	e0b8      	b.n	800815e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 0302 	and.w	r3, r3, #2
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d020      	beq.n	800803a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f003 0304 	and.w	r3, r3, #4
 8008000:	2b00      	cmp	r3, #0
 8008002:	d005      	beq.n	8008010 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008004:	4b59      	ldr	r3, [pc, #356]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008006:	689b      	ldr	r3, [r3, #8]
 8008008:	4a58      	ldr	r2, [pc, #352]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 800800a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800800e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f003 0308 	and.w	r3, r3, #8
 8008018:	2b00      	cmp	r3, #0
 800801a:	d005      	beq.n	8008028 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800801c:	4b53      	ldr	r3, [pc, #332]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 800801e:	689b      	ldr	r3, [r3, #8]
 8008020:	4a52      	ldr	r2, [pc, #328]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008022:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008026:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008028:	4b50      	ldr	r3, [pc, #320]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	494d      	ldr	r1, [pc, #308]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008036:	4313      	orrs	r3, r2
 8008038:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f003 0301 	and.w	r3, r3, #1
 8008042:	2b00      	cmp	r3, #0
 8008044:	d044      	beq.n	80080d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	2b01      	cmp	r3, #1
 800804c:	d107      	bne.n	800805e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800804e:	4b47      	ldr	r3, [pc, #284]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008056:	2b00      	cmp	r3, #0
 8008058:	d119      	bne.n	800808e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	e07f      	b.n	800815e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	2b02      	cmp	r3, #2
 8008064:	d003      	beq.n	800806e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800806a:	2b03      	cmp	r3, #3
 800806c:	d107      	bne.n	800807e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800806e:	4b3f      	ldr	r3, [pc, #252]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008076:	2b00      	cmp	r3, #0
 8008078:	d109      	bne.n	800808e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800807a:	2301      	movs	r3, #1
 800807c:	e06f      	b.n	800815e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800807e:	4b3b      	ldr	r3, [pc, #236]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f003 0302 	and.w	r3, r3, #2
 8008086:	2b00      	cmp	r3, #0
 8008088:	d101      	bne.n	800808e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	e067      	b.n	800815e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800808e:	4b37      	ldr	r3, [pc, #220]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	f023 0203 	bic.w	r2, r3, #3
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	4934      	ldr	r1, [pc, #208]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 800809c:	4313      	orrs	r3, r2
 800809e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80080a0:	f7fb fa68 	bl	8003574 <HAL_GetTick>
 80080a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080a6:	e00a      	b.n	80080be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080a8:	f7fb fa64 	bl	8003574 <HAL_GetTick>
 80080ac:	4602      	mov	r2, r0
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d901      	bls.n	80080be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80080ba:	2303      	movs	r3, #3
 80080bc:	e04f      	b.n	800815e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080be:	4b2b      	ldr	r3, [pc, #172]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	f003 020c 	and.w	r2, r3, #12
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d1eb      	bne.n	80080a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80080d0:	4b25      	ldr	r3, [pc, #148]	@ (8008168 <HAL_RCC_ClockConfig+0x1b8>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f003 0307 	and.w	r3, r3, #7
 80080d8:	683a      	ldr	r2, [r7, #0]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d20c      	bcs.n	80080f8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080de:	4b22      	ldr	r3, [pc, #136]	@ (8008168 <HAL_RCC_ClockConfig+0x1b8>)
 80080e0:	683a      	ldr	r2, [r7, #0]
 80080e2:	b2d2      	uxtb	r2, r2
 80080e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80080e6:	4b20      	ldr	r3, [pc, #128]	@ (8008168 <HAL_RCC_ClockConfig+0x1b8>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 0307 	and.w	r3, r3, #7
 80080ee:	683a      	ldr	r2, [r7, #0]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d001      	beq.n	80080f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	e032      	b.n	800815e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f003 0304 	and.w	r3, r3, #4
 8008100:	2b00      	cmp	r3, #0
 8008102:	d008      	beq.n	8008116 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008104:	4b19      	ldr	r3, [pc, #100]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	68db      	ldr	r3, [r3, #12]
 8008110:	4916      	ldr	r1, [pc, #88]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008112:	4313      	orrs	r3, r2
 8008114:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 0308 	and.w	r3, r3, #8
 800811e:	2b00      	cmp	r3, #0
 8008120:	d009      	beq.n	8008136 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008122:	4b12      	ldr	r3, [pc, #72]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	00db      	lsls	r3, r3, #3
 8008130:	490e      	ldr	r1, [pc, #56]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 8008132:	4313      	orrs	r3, r2
 8008134:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008136:	f000 f821 	bl	800817c <HAL_RCC_GetSysClockFreq>
 800813a:	4602      	mov	r2, r0
 800813c:	4b0b      	ldr	r3, [pc, #44]	@ (800816c <HAL_RCC_ClockConfig+0x1bc>)
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	091b      	lsrs	r3, r3, #4
 8008142:	f003 030f 	and.w	r3, r3, #15
 8008146:	490a      	ldr	r1, [pc, #40]	@ (8008170 <HAL_RCC_ClockConfig+0x1c0>)
 8008148:	5ccb      	ldrb	r3, [r1, r3]
 800814a:	fa22 f303 	lsr.w	r3, r2, r3
 800814e:	4a09      	ldr	r2, [pc, #36]	@ (8008174 <HAL_RCC_ClockConfig+0x1c4>)
 8008150:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008152:	4b09      	ldr	r3, [pc, #36]	@ (8008178 <HAL_RCC_ClockConfig+0x1c8>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4618      	mov	r0, r3
 8008158:	f7fb f9c8 	bl	80034ec <HAL_InitTick>

  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3710      	adds	r7, #16
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}
 8008166:	bf00      	nop
 8008168:	40023c00 	.word	0x40023c00
 800816c:	40023800 	.word	0x40023800
 8008170:	0800d300 	.word	0x0800d300
 8008174:	2000003c 	.word	0x2000003c
 8008178:	20000040 	.word	0x20000040

0800817c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800817c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008180:	b094      	sub	sp, #80	@ 0x50
 8008182:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008184:	2300      	movs	r3, #0
 8008186:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8008188:	2300      	movs	r3, #0
 800818a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800818c:	2300      	movs	r3, #0
 800818e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8008190:	2300      	movs	r3, #0
 8008192:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008194:	4b79      	ldr	r3, [pc, #484]	@ (800837c <HAL_RCC_GetSysClockFreq+0x200>)
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	f003 030c 	and.w	r3, r3, #12
 800819c:	2b08      	cmp	r3, #8
 800819e:	d00d      	beq.n	80081bc <HAL_RCC_GetSysClockFreq+0x40>
 80081a0:	2b08      	cmp	r3, #8
 80081a2:	f200 80e1 	bhi.w	8008368 <HAL_RCC_GetSysClockFreq+0x1ec>
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d002      	beq.n	80081b0 <HAL_RCC_GetSysClockFreq+0x34>
 80081aa:	2b04      	cmp	r3, #4
 80081ac:	d003      	beq.n	80081b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80081ae:	e0db      	b.n	8008368 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80081b0:	4b73      	ldr	r3, [pc, #460]	@ (8008380 <HAL_RCC_GetSysClockFreq+0x204>)
 80081b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80081b4:	e0db      	b.n	800836e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80081b6:	4b73      	ldr	r3, [pc, #460]	@ (8008384 <HAL_RCC_GetSysClockFreq+0x208>)
 80081b8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80081ba:	e0d8      	b.n	800836e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80081bc:	4b6f      	ldr	r3, [pc, #444]	@ (800837c <HAL_RCC_GetSysClockFreq+0x200>)
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80081c4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80081c6:	4b6d      	ldr	r3, [pc, #436]	@ (800837c <HAL_RCC_GetSysClockFreq+0x200>)
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d063      	beq.n	800829a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081d2:	4b6a      	ldr	r3, [pc, #424]	@ (800837c <HAL_RCC_GetSysClockFreq+0x200>)
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	099b      	lsrs	r3, r3, #6
 80081d8:	2200      	movs	r2, #0
 80081da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80081dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80081de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80081e6:	2300      	movs	r3, #0
 80081e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80081ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80081ee:	4622      	mov	r2, r4
 80081f0:	462b      	mov	r3, r5
 80081f2:	f04f 0000 	mov.w	r0, #0
 80081f6:	f04f 0100 	mov.w	r1, #0
 80081fa:	0159      	lsls	r1, r3, #5
 80081fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008200:	0150      	lsls	r0, r2, #5
 8008202:	4602      	mov	r2, r0
 8008204:	460b      	mov	r3, r1
 8008206:	4621      	mov	r1, r4
 8008208:	1a51      	subs	r1, r2, r1
 800820a:	6139      	str	r1, [r7, #16]
 800820c:	4629      	mov	r1, r5
 800820e:	eb63 0301 	sbc.w	r3, r3, r1
 8008212:	617b      	str	r3, [r7, #20]
 8008214:	f04f 0200 	mov.w	r2, #0
 8008218:	f04f 0300 	mov.w	r3, #0
 800821c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008220:	4659      	mov	r1, fp
 8008222:	018b      	lsls	r3, r1, #6
 8008224:	4651      	mov	r1, sl
 8008226:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800822a:	4651      	mov	r1, sl
 800822c:	018a      	lsls	r2, r1, #6
 800822e:	4651      	mov	r1, sl
 8008230:	ebb2 0801 	subs.w	r8, r2, r1
 8008234:	4659      	mov	r1, fp
 8008236:	eb63 0901 	sbc.w	r9, r3, r1
 800823a:	f04f 0200 	mov.w	r2, #0
 800823e:	f04f 0300 	mov.w	r3, #0
 8008242:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008246:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800824a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800824e:	4690      	mov	r8, r2
 8008250:	4699      	mov	r9, r3
 8008252:	4623      	mov	r3, r4
 8008254:	eb18 0303 	adds.w	r3, r8, r3
 8008258:	60bb      	str	r3, [r7, #8]
 800825a:	462b      	mov	r3, r5
 800825c:	eb49 0303 	adc.w	r3, r9, r3
 8008260:	60fb      	str	r3, [r7, #12]
 8008262:	f04f 0200 	mov.w	r2, #0
 8008266:	f04f 0300 	mov.w	r3, #0
 800826a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800826e:	4629      	mov	r1, r5
 8008270:	024b      	lsls	r3, r1, #9
 8008272:	4621      	mov	r1, r4
 8008274:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008278:	4621      	mov	r1, r4
 800827a:	024a      	lsls	r2, r1, #9
 800827c:	4610      	mov	r0, r2
 800827e:	4619      	mov	r1, r3
 8008280:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008282:	2200      	movs	r2, #0
 8008284:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008286:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008288:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800828c:	f7f7 ff9c 	bl	80001c8 <__aeabi_uldivmod>
 8008290:	4602      	mov	r2, r0
 8008292:	460b      	mov	r3, r1
 8008294:	4613      	mov	r3, r2
 8008296:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008298:	e058      	b.n	800834c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800829a:	4b38      	ldr	r3, [pc, #224]	@ (800837c <HAL_RCC_GetSysClockFreq+0x200>)
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	099b      	lsrs	r3, r3, #6
 80082a0:	2200      	movs	r2, #0
 80082a2:	4618      	mov	r0, r3
 80082a4:	4611      	mov	r1, r2
 80082a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80082aa:	623b      	str	r3, [r7, #32]
 80082ac:	2300      	movs	r3, #0
 80082ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80082b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80082b4:	4642      	mov	r2, r8
 80082b6:	464b      	mov	r3, r9
 80082b8:	f04f 0000 	mov.w	r0, #0
 80082bc:	f04f 0100 	mov.w	r1, #0
 80082c0:	0159      	lsls	r1, r3, #5
 80082c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80082c6:	0150      	lsls	r0, r2, #5
 80082c8:	4602      	mov	r2, r0
 80082ca:	460b      	mov	r3, r1
 80082cc:	4641      	mov	r1, r8
 80082ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80082d2:	4649      	mov	r1, r9
 80082d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80082d8:	f04f 0200 	mov.w	r2, #0
 80082dc:	f04f 0300 	mov.w	r3, #0
 80082e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80082e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80082e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80082ec:	ebb2 040a 	subs.w	r4, r2, sl
 80082f0:	eb63 050b 	sbc.w	r5, r3, fp
 80082f4:	f04f 0200 	mov.w	r2, #0
 80082f8:	f04f 0300 	mov.w	r3, #0
 80082fc:	00eb      	lsls	r3, r5, #3
 80082fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008302:	00e2      	lsls	r2, r4, #3
 8008304:	4614      	mov	r4, r2
 8008306:	461d      	mov	r5, r3
 8008308:	4643      	mov	r3, r8
 800830a:	18e3      	adds	r3, r4, r3
 800830c:	603b      	str	r3, [r7, #0]
 800830e:	464b      	mov	r3, r9
 8008310:	eb45 0303 	adc.w	r3, r5, r3
 8008314:	607b      	str	r3, [r7, #4]
 8008316:	f04f 0200 	mov.w	r2, #0
 800831a:	f04f 0300 	mov.w	r3, #0
 800831e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008322:	4629      	mov	r1, r5
 8008324:	028b      	lsls	r3, r1, #10
 8008326:	4621      	mov	r1, r4
 8008328:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800832c:	4621      	mov	r1, r4
 800832e:	028a      	lsls	r2, r1, #10
 8008330:	4610      	mov	r0, r2
 8008332:	4619      	mov	r1, r3
 8008334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008336:	2200      	movs	r2, #0
 8008338:	61bb      	str	r3, [r7, #24]
 800833a:	61fa      	str	r2, [r7, #28]
 800833c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008340:	f7f7 ff42 	bl	80001c8 <__aeabi_uldivmod>
 8008344:	4602      	mov	r2, r0
 8008346:	460b      	mov	r3, r1
 8008348:	4613      	mov	r3, r2
 800834a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800834c:	4b0b      	ldr	r3, [pc, #44]	@ (800837c <HAL_RCC_GetSysClockFreq+0x200>)
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	0c1b      	lsrs	r3, r3, #16
 8008352:	f003 0303 	and.w	r3, r3, #3
 8008356:	3301      	adds	r3, #1
 8008358:	005b      	lsls	r3, r3, #1
 800835a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800835c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800835e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008360:	fbb2 f3f3 	udiv	r3, r2, r3
 8008364:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008366:	e002      	b.n	800836e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008368:	4b05      	ldr	r3, [pc, #20]	@ (8008380 <HAL_RCC_GetSysClockFreq+0x204>)
 800836a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800836c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800836e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008370:	4618      	mov	r0, r3
 8008372:	3750      	adds	r7, #80	@ 0x50
 8008374:	46bd      	mov	sp, r7
 8008376:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800837a:	bf00      	nop
 800837c:	40023800 	.word	0x40023800
 8008380:	00f42400 	.word	0x00f42400
 8008384:	007a1200 	.word	0x007a1200

08008388 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008388:	b480      	push	{r7}
 800838a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800838c:	4b03      	ldr	r3, [pc, #12]	@ (800839c <HAL_RCC_GetHCLKFreq+0x14>)
 800838e:	681b      	ldr	r3, [r3, #0]
}
 8008390:	4618      	mov	r0, r3
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr
 800839a:	bf00      	nop
 800839c:	2000003c 	.word	0x2000003c

080083a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80083a4:	f7ff fff0 	bl	8008388 <HAL_RCC_GetHCLKFreq>
 80083a8:	4602      	mov	r2, r0
 80083aa:	4b05      	ldr	r3, [pc, #20]	@ (80083c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80083ac:	689b      	ldr	r3, [r3, #8]
 80083ae:	0a9b      	lsrs	r3, r3, #10
 80083b0:	f003 0307 	and.w	r3, r3, #7
 80083b4:	4903      	ldr	r1, [pc, #12]	@ (80083c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80083b6:	5ccb      	ldrb	r3, [r1, r3]
 80083b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083bc:	4618      	mov	r0, r3
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	40023800 	.word	0x40023800
 80083c4:	0800d310 	.word	0x0800d310

080083c8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b086      	sub	sp, #24
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80083d0:	2300      	movs	r3, #0
 80083d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80083d4:	2300      	movs	r3, #0
 80083d6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f003 0301 	and.w	r3, r3, #1
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d105      	bne.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d035      	beq.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80083f0:	4b62      	ldr	r3, [pc, #392]	@ (800857c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80083f2:	2200      	movs	r2, #0
 80083f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80083f6:	f7fb f8bd 	bl	8003574 <HAL_GetTick>
 80083fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80083fc:	e008      	b.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80083fe:	f7fb f8b9 	bl	8003574 <HAL_GetTick>
 8008402:	4602      	mov	r2, r0
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	2b02      	cmp	r3, #2
 800840a:	d901      	bls.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800840c:	2303      	movs	r3, #3
 800840e:	e0b0      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008410:	4b5b      	ldr	r3, [pc, #364]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1f0      	bne.n	80083fe <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	019a      	lsls	r2, r3, #6
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	071b      	lsls	r3, r3, #28
 8008428:	4955      	ldr	r1, [pc, #340]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800842a:	4313      	orrs	r3, r2
 800842c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008430:	4b52      	ldr	r3, [pc, #328]	@ (800857c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008432:	2201      	movs	r2, #1
 8008434:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008436:	f7fb f89d 	bl	8003574 <HAL_GetTick>
 800843a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800843c:	e008      	b.n	8008450 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800843e:	f7fb f899 	bl	8003574 <HAL_GetTick>
 8008442:	4602      	mov	r2, r0
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	1ad3      	subs	r3, r2, r3
 8008448:	2b02      	cmp	r3, #2
 800844a:	d901      	bls.n	8008450 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800844c:	2303      	movs	r3, #3
 800844e:	e090      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008450:	4b4b      	ldr	r3, [pc, #300]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008458:	2b00      	cmp	r3, #0
 800845a:	d0f0      	beq.n	800843e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f003 0302 	and.w	r3, r3, #2
 8008464:	2b00      	cmp	r3, #0
 8008466:	f000 8083 	beq.w	8008570 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800846a:	2300      	movs	r3, #0
 800846c:	60fb      	str	r3, [r7, #12]
 800846e:	4b44      	ldr	r3, [pc, #272]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008472:	4a43      	ldr	r2, [pc, #268]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008474:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008478:	6413      	str	r3, [r2, #64]	@ 0x40
 800847a:	4b41      	ldr	r3, [pc, #260]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800847c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800847e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008482:	60fb      	str	r3, [r7, #12]
 8008484:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008486:	4b3f      	ldr	r3, [pc, #252]	@ (8008584 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a3e      	ldr	r2, [pc, #248]	@ (8008584 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800848c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008490:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008492:	f7fb f86f 	bl	8003574 <HAL_GetTick>
 8008496:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008498:	e008      	b.n	80084ac <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800849a:	f7fb f86b 	bl	8003574 <HAL_GetTick>
 800849e:	4602      	mov	r2, r0
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	1ad3      	subs	r3, r2, r3
 80084a4:	2b02      	cmp	r3, #2
 80084a6:	d901      	bls.n	80084ac <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80084a8:	2303      	movs	r3, #3
 80084aa:	e062      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80084ac:	4b35      	ldr	r3, [pc, #212]	@ (8008584 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d0f0      	beq.n	800849a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80084b8:	4b31      	ldr	r3, [pc, #196]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80084ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084c0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d02f      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	68db      	ldr	r3, [r3, #12]
 80084cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084d0:	693a      	ldr	r2, [r7, #16]
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d028      	beq.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80084d6:	4b2a      	ldr	r3, [pc, #168]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80084d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084de:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80084e0:	4b29      	ldr	r3, [pc, #164]	@ (8008588 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80084e2:	2201      	movs	r2, #1
 80084e4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80084e6:	4b28      	ldr	r3, [pc, #160]	@ (8008588 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80084e8:	2200      	movs	r2, #0
 80084ea:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80084ec:	4a24      	ldr	r2, [pc, #144]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80084f2:	4b23      	ldr	r3, [pc, #140]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80084f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084f6:	f003 0301 	and.w	r3, r3, #1
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d114      	bne.n	8008528 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80084fe:	f7fb f839 	bl	8003574 <HAL_GetTick>
 8008502:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008504:	e00a      	b.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008506:	f7fb f835 	bl	8003574 <HAL_GetTick>
 800850a:	4602      	mov	r2, r0
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	1ad3      	subs	r3, r2, r3
 8008510:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008514:	4293      	cmp	r3, r2
 8008516:	d901      	bls.n	800851c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8008518:	2303      	movs	r3, #3
 800851a:	e02a      	b.n	8008572 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800851c:	4b18      	ldr	r3, [pc, #96]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800851e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008520:	f003 0302 	and.w	r3, r3, #2
 8008524:	2b00      	cmp	r3, #0
 8008526:	d0ee      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	68db      	ldr	r3, [r3, #12]
 800852c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008530:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008534:	d10d      	bne.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8008536:	4b12      	ldr	r3, [pc, #72]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	68db      	ldr	r3, [r3, #12]
 8008542:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008546:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800854a:	490d      	ldr	r1, [pc, #52]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800854c:	4313      	orrs	r3, r2
 800854e:	608b      	str	r3, [r1, #8]
 8008550:	e005      	b.n	800855e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008552:	4b0b      	ldr	r3, [pc, #44]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	4a0a      	ldr	r2, [pc, #40]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008558:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800855c:	6093      	str	r3, [r2, #8]
 800855e:	4b08      	ldr	r3, [pc, #32]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008560:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	68db      	ldr	r3, [r3, #12]
 8008566:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800856a:	4905      	ldr	r1, [pc, #20]	@ (8008580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800856c:	4313      	orrs	r3, r2
 800856e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008570:	2300      	movs	r3, #0
}
 8008572:	4618      	mov	r0, r3
 8008574:	3718      	adds	r7, #24
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}
 800857a:	bf00      	nop
 800857c:	42470068 	.word	0x42470068
 8008580:	40023800 	.word	0x40023800
 8008584:	40007000 	.word	0x40007000
 8008588:	42470e40 	.word	0x42470e40

0800858c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800858c:	b480      	push	{r7}
 800858e:	b085      	sub	sp, #20
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2203      	movs	r2, #3
 8008598:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800859a:	4b11      	ldr	r3, [pc, #68]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800859c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085a0:	099b      	lsrs	r3, r3, #6
 80085a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80085aa:	4b0d      	ldr	r3, [pc, #52]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80085ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085b0:	0f1b      	lsrs	r3, r3, #28
 80085b2:	f003 0207 	and.w	r2, r3, #7
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80085ba:	4b09      	ldr	r3, [pc, #36]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80085c2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80085c4:	4b06      	ldr	r3, [pc, #24]	@ (80085e0 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80085c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085c8:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	431a      	orrs	r2, r3
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80085d4:	bf00      	nop
 80085d6:	3714      	adds	r7, #20
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr
 80085e0:	40023800 	.word	0x40023800

080085e4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b087      	sub	sp, #28
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80085ec:	2300      	movs	r3, #0
 80085ee:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80085f0:	2300      	movs	r3, #0
 80085f2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80085f4:	2300      	movs	r3, #0
 80085f6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80085f8:	2300      	movs	r3, #0
 80085fa:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d13f      	bne.n	8008682 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8008602:	4b24      	ldr	r3, [pc, #144]	@ (8008694 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800860a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d006      	beq.n	8008620 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008618:	d12f      	bne.n	800867a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800861a:	4b1f      	ldr	r3, [pc, #124]	@ (8008698 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800861c:	617b      	str	r3, [r7, #20]
          break;
 800861e:	e02f      	b.n	8008680 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8008620:	4b1c      	ldr	r3, [pc, #112]	@ (8008694 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008628:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800862c:	d108      	bne.n	8008640 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800862e:	4b19      	ldr	r3, [pc, #100]	@ (8008694 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008630:	685b      	ldr	r3, [r3, #4]
 8008632:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008636:	4a19      	ldr	r2, [pc, #100]	@ (800869c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8008638:	fbb2 f3f3 	udiv	r3, r2, r3
 800863c:	613b      	str	r3, [r7, #16]
 800863e:	e007      	b.n	8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008640:	4b14      	ldr	r3, [pc, #80]	@ (8008694 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008648:	4a15      	ldr	r2, [pc, #84]	@ (80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800864a:	fbb2 f3f3 	udiv	r3, r2, r3
 800864e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008650:	4b10      	ldr	r3, [pc, #64]	@ (8008694 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008652:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008656:	099b      	lsrs	r3, r3, #6
 8008658:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800865c:	693b      	ldr	r3, [r7, #16]
 800865e:	fb02 f303 	mul.w	r3, r2, r3
 8008662:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8008664:	4b0b      	ldr	r3, [pc, #44]	@ (8008694 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8008666:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800866a:	0f1b      	lsrs	r3, r3, #28
 800866c:	f003 0307 	and.w	r3, r3, #7
 8008670:	68ba      	ldr	r2, [r7, #8]
 8008672:	fbb2 f3f3 	udiv	r3, r2, r3
 8008676:	617b      	str	r3, [r7, #20]
          break;
 8008678:	e002      	b.n	8008680 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800867a:	2300      	movs	r3, #0
 800867c:	617b      	str	r3, [r7, #20]
          break;
 800867e:	bf00      	nop
        }
      }
      break;
 8008680:	e000      	b.n	8008684 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8008682:	bf00      	nop
    }
  }
  return frequency;
 8008684:	697b      	ldr	r3, [r7, #20]
}
 8008686:	4618      	mov	r0, r3
 8008688:	371c      	adds	r7, #28
 800868a:	46bd      	mov	sp, r7
 800868c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008690:	4770      	bx	lr
 8008692:	bf00      	nop
 8008694:	40023800 	.word	0x40023800
 8008698:	00bb8000 	.word	0x00bb8000
 800869c:	007a1200 	.word	0x007a1200
 80086a0:	00f42400 	.word	0x00f42400

080086a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b082      	sub	sp, #8
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d101      	bne.n	80086b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80086b2:	2301      	movs	r3, #1
 80086b4:	e07b      	b.n	80087ae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d108      	bne.n	80086d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80086c6:	d009      	beq.n	80086dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2200      	movs	r2, #0
 80086cc:	61da      	str	r2, [r3, #28]
 80086ce:	e005      	b.n	80086dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2200      	movs	r2, #0
 80086da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d106      	bne.n	80086fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f7fa fdfa 	bl	80032f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2202      	movs	r2, #2
 8008700:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008712:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008724:	431a      	orrs	r2, r3
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	68db      	ldr	r3, [r3, #12]
 800872a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800872e:	431a      	orrs	r2, r3
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	691b      	ldr	r3, [r3, #16]
 8008734:	f003 0302 	and.w	r3, r3, #2
 8008738:	431a      	orrs	r2, r3
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	695b      	ldr	r3, [r3, #20]
 800873e:	f003 0301 	and.w	r3, r3, #1
 8008742:	431a      	orrs	r2, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	699b      	ldr	r3, [r3, #24]
 8008748:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800874c:	431a      	orrs	r2, r3
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	69db      	ldr	r3, [r3, #28]
 8008752:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008756:	431a      	orrs	r2, r3
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6a1b      	ldr	r3, [r3, #32]
 800875c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008760:	ea42 0103 	orr.w	r1, r2, r3
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008768:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	430a      	orrs	r2, r1
 8008772:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	699b      	ldr	r3, [r3, #24]
 8008778:	0c1b      	lsrs	r3, r3, #16
 800877a:	f003 0104 	and.w	r1, r3, #4
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008782:	f003 0210 	and.w	r2, r3, #16
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	430a      	orrs	r2, r1
 800878c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	69da      	ldr	r2, [r3, #28]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800879c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2200      	movs	r2, #0
 80087a2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2201      	movs	r2, #1
 80087a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3708      	adds	r7, #8
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}

080087b6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80087b6:	b084      	sub	sp, #16
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b084      	sub	sp, #16
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	f107 001c 	add.w	r0, r7, #28
 80087c4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80087c8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d123      	bne.n	8008818 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087d4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	68db      	ldr	r3, [r3, #12]
 80087e0:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80087e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	68db      	ldr	r3, [r3, #12]
 80087f0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80087f8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80087fc:	2b01      	cmp	r3, #1
 80087fe:	d105      	bne.n	800880c <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f001 fae9 	bl	8009de4 <USB_CoreReset>
 8008812:	4603      	mov	r3, r0
 8008814:	73fb      	strb	r3, [r7, #15]
 8008816:	e01b      	b.n	8008850 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	68db      	ldr	r3, [r3, #12]
 800881c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f001 fadd 	bl	8009de4 <USB_CoreReset>
 800882a:	4603      	mov	r3, r0
 800882c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800882e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008832:	2b00      	cmp	r3, #0
 8008834:	d106      	bne.n	8008844 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800883a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	639a      	str	r2, [r3, #56]	@ 0x38
 8008842:	e005      	b.n	8008850 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008848:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008850:	7fbb      	ldrb	r3, [r7, #30]
 8008852:	2b01      	cmp	r3, #1
 8008854:	d10b      	bne.n	800886e <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	689b      	ldr	r3, [r3, #8]
 800885a:	f043 0206 	orr.w	r2, r3, #6
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	689b      	ldr	r3, [r3, #8]
 8008866:	f043 0220 	orr.w	r2, r3, #32
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800886e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008870:	4618      	mov	r0, r3
 8008872:	3710      	adds	r7, #16
 8008874:	46bd      	mov	sp, r7
 8008876:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800887a:	b004      	add	sp, #16
 800887c:	4770      	bx	lr
	...

08008880 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008880:	b480      	push	{r7}
 8008882:	b087      	sub	sp, #28
 8008884:	af00      	add	r7, sp, #0
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	4613      	mov	r3, r2
 800888c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800888e:	79fb      	ldrb	r3, [r7, #7]
 8008890:	2b02      	cmp	r3, #2
 8008892:	d165      	bne.n	8008960 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	4a41      	ldr	r2, [pc, #260]	@ (800899c <USB_SetTurnaroundTime+0x11c>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d906      	bls.n	80088aa <USB_SetTurnaroundTime+0x2a>
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	4a40      	ldr	r2, [pc, #256]	@ (80089a0 <USB_SetTurnaroundTime+0x120>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d202      	bcs.n	80088aa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80088a4:	230f      	movs	r3, #15
 80088a6:	617b      	str	r3, [r7, #20]
 80088a8:	e062      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	4a3c      	ldr	r2, [pc, #240]	@ (80089a0 <USB_SetTurnaroundTime+0x120>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d306      	bcc.n	80088c0 <USB_SetTurnaroundTime+0x40>
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	4a3b      	ldr	r2, [pc, #236]	@ (80089a4 <USB_SetTurnaroundTime+0x124>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d202      	bcs.n	80088c0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80088ba:	230e      	movs	r3, #14
 80088bc:	617b      	str	r3, [r7, #20]
 80088be:	e057      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	4a38      	ldr	r2, [pc, #224]	@ (80089a4 <USB_SetTurnaroundTime+0x124>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d306      	bcc.n	80088d6 <USB_SetTurnaroundTime+0x56>
 80088c8:	68bb      	ldr	r3, [r7, #8]
 80088ca:	4a37      	ldr	r2, [pc, #220]	@ (80089a8 <USB_SetTurnaroundTime+0x128>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d202      	bcs.n	80088d6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80088d0:	230d      	movs	r3, #13
 80088d2:	617b      	str	r3, [r7, #20]
 80088d4:	e04c      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	4a33      	ldr	r2, [pc, #204]	@ (80089a8 <USB_SetTurnaroundTime+0x128>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d306      	bcc.n	80088ec <USB_SetTurnaroundTime+0x6c>
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	4a32      	ldr	r2, [pc, #200]	@ (80089ac <USB_SetTurnaroundTime+0x12c>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d802      	bhi.n	80088ec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80088e6:	230c      	movs	r3, #12
 80088e8:	617b      	str	r3, [r7, #20]
 80088ea:	e041      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	4a2f      	ldr	r2, [pc, #188]	@ (80089ac <USB_SetTurnaroundTime+0x12c>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d906      	bls.n	8008902 <USB_SetTurnaroundTime+0x82>
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	4a2e      	ldr	r2, [pc, #184]	@ (80089b0 <USB_SetTurnaroundTime+0x130>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d802      	bhi.n	8008902 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80088fc:	230b      	movs	r3, #11
 80088fe:	617b      	str	r3, [r7, #20]
 8008900:	e036      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	4a2a      	ldr	r2, [pc, #168]	@ (80089b0 <USB_SetTurnaroundTime+0x130>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d906      	bls.n	8008918 <USB_SetTurnaroundTime+0x98>
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	4a29      	ldr	r2, [pc, #164]	@ (80089b4 <USB_SetTurnaroundTime+0x134>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d802      	bhi.n	8008918 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008912:	230a      	movs	r3, #10
 8008914:	617b      	str	r3, [r7, #20]
 8008916:	e02b      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	4a26      	ldr	r2, [pc, #152]	@ (80089b4 <USB_SetTurnaroundTime+0x134>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d906      	bls.n	800892e <USB_SetTurnaroundTime+0xae>
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	4a25      	ldr	r2, [pc, #148]	@ (80089b8 <USB_SetTurnaroundTime+0x138>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d202      	bcs.n	800892e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008928:	2309      	movs	r3, #9
 800892a:	617b      	str	r3, [r7, #20]
 800892c:	e020      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	4a21      	ldr	r2, [pc, #132]	@ (80089b8 <USB_SetTurnaroundTime+0x138>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d306      	bcc.n	8008944 <USB_SetTurnaroundTime+0xc4>
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	4a20      	ldr	r2, [pc, #128]	@ (80089bc <USB_SetTurnaroundTime+0x13c>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d802      	bhi.n	8008944 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800893e:	2308      	movs	r3, #8
 8008940:	617b      	str	r3, [r7, #20]
 8008942:	e015      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	4a1d      	ldr	r2, [pc, #116]	@ (80089bc <USB_SetTurnaroundTime+0x13c>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d906      	bls.n	800895a <USB_SetTurnaroundTime+0xda>
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	4a1c      	ldr	r2, [pc, #112]	@ (80089c0 <USB_SetTurnaroundTime+0x140>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d202      	bcs.n	800895a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008954:	2307      	movs	r3, #7
 8008956:	617b      	str	r3, [r7, #20]
 8008958:	e00a      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800895a:	2306      	movs	r3, #6
 800895c:	617b      	str	r3, [r7, #20]
 800895e:	e007      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008960:	79fb      	ldrb	r3, [r7, #7]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d102      	bne.n	800896c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008966:	2309      	movs	r3, #9
 8008968:	617b      	str	r3, [r7, #20]
 800896a:	e001      	b.n	8008970 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800896c:	2309      	movs	r3, #9
 800896e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	68da      	ldr	r2, [r3, #12]
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	029b      	lsls	r3, r3, #10
 8008984:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008988:	431a      	orrs	r2, r3
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800898e:	2300      	movs	r3, #0
}
 8008990:	4618      	mov	r0, r3
 8008992:	371c      	adds	r7, #28
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr
 800899c:	00d8acbf 	.word	0x00d8acbf
 80089a0:	00e4e1c0 	.word	0x00e4e1c0
 80089a4:	00f42400 	.word	0x00f42400
 80089a8:	01067380 	.word	0x01067380
 80089ac:	011a499f 	.word	0x011a499f
 80089b0:	01312cff 	.word	0x01312cff
 80089b4:	014ca43f 	.word	0x014ca43f
 80089b8:	016e3600 	.word	0x016e3600
 80089bc:	01a6ab1f 	.word	0x01a6ab1f
 80089c0:	01e84800 	.word	0x01e84800

080089c4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b083      	sub	sp, #12
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	689b      	ldr	r3, [r3, #8]
 80089d0:	f043 0201 	orr.w	r2, r3, #1
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80089d8:	2300      	movs	r3, #0
}
 80089da:	4618      	mov	r0, r3
 80089dc:	370c      	adds	r7, #12
 80089de:	46bd      	mov	sp, r7
 80089e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e4:	4770      	bx	lr

080089e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80089e6:	b480      	push	{r7}
 80089e8:	b083      	sub	sp, #12
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	689b      	ldr	r3, [r3, #8]
 80089f2:	f023 0201 	bic.w	r2, r3, #1
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80089fa:	2300      	movs	r3, #0
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	370c      	adds	r7, #12
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr

08008a08 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b084      	sub	sp, #16
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	460b      	mov	r3, r1
 8008a12:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008a14:	2300      	movs	r3, #0
 8008a16:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	68db      	ldr	r3, [r3, #12]
 8008a1c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008a24:	78fb      	ldrb	r3, [r7, #3]
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d115      	bne.n	8008a56 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	68db      	ldr	r3, [r3, #12]
 8008a2e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008a36:	200a      	movs	r0, #10
 8008a38:	f7fa fda8 	bl	800358c <HAL_Delay>
      ms += 10U;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	330a      	adds	r3, #10
 8008a40:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f001 f93f 	bl	8009cc6 <USB_GetMode>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b01      	cmp	r3, #1
 8008a4c:	d01e      	beq.n	8008a8c <USB_SetCurrentMode+0x84>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2bc7      	cmp	r3, #199	@ 0xc7
 8008a52:	d9f0      	bls.n	8008a36 <USB_SetCurrentMode+0x2e>
 8008a54:	e01a      	b.n	8008a8c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008a56:	78fb      	ldrb	r3, [r7, #3]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d115      	bne.n	8008a88 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008a68:	200a      	movs	r0, #10
 8008a6a:	f7fa fd8f 	bl	800358c <HAL_Delay>
      ms += 10U;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	330a      	adds	r3, #10
 8008a72:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f001 f926 	bl	8009cc6 <USB_GetMode>
 8008a7a:	4603      	mov	r3, r0
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d005      	beq.n	8008a8c <USB_SetCurrentMode+0x84>
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2bc7      	cmp	r3, #199	@ 0xc7
 8008a84:	d9f0      	bls.n	8008a68 <USB_SetCurrentMode+0x60>
 8008a86:	e001      	b.n	8008a8c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	e005      	b.n	8008a98 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2bc8      	cmp	r3, #200	@ 0xc8
 8008a90:	d101      	bne.n	8008a96 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	e000      	b.n	8008a98 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008a96:	2300      	movs	r3, #0
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3710      	adds	r7, #16
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008aa0:	b084      	sub	sp, #16
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b086      	sub	sp, #24
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
 8008aaa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008aae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008aba:	2300      	movs	r3, #0
 8008abc:	613b      	str	r3, [r7, #16]
 8008abe:	e009      	b.n	8008ad4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008ac0:	687a      	ldr	r2, [r7, #4]
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	3340      	adds	r3, #64	@ 0x40
 8008ac6:	009b      	lsls	r3, r3, #2
 8008ac8:	4413      	add	r3, r2
 8008aca:	2200      	movs	r2, #0
 8008acc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	613b      	str	r3, [r7, #16]
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	2b0e      	cmp	r3, #14
 8008ad8:	d9f2      	bls.n	8008ac0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008ada:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d11c      	bne.n	8008b1c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	68fa      	ldr	r2, [r7, #12]
 8008aec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008af0:	f043 0302 	orr.w	r3, r3, #2
 8008af4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008afa:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b06:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b12:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	639a      	str	r2, [r3, #56]	@ 0x38
 8008b1a:	e00b      	b.n	8008b34 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b20:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b2c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008b3a:	461a      	mov	r2, r3
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008b40:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d10d      	bne.n	8008b64 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008b48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d104      	bne.n	8008b5a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008b50:	2100      	movs	r1, #0
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f000 f968 	bl	8008e28 <USB_SetDevSpeed>
 8008b58:	e008      	b.n	8008b6c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008b5a:	2101      	movs	r1, #1
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 f963 	bl	8008e28 <USB_SetDevSpeed>
 8008b62:	e003      	b.n	8008b6c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008b64:	2103      	movs	r1, #3
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 f95e 	bl	8008e28 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008b6c:	2110      	movs	r1, #16
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 f8fa 	bl	8008d68 <USB_FlushTxFifo>
 8008b74:	4603      	mov	r3, r0
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d001      	beq.n	8008b7e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 f924 	bl	8008dcc <USB_FlushRxFifo>
 8008b84:	4603      	mov	r3, r0
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d001      	beq.n	8008b8e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b94:	461a      	mov	r2, r3
 8008b96:	2300      	movs	r3, #0
 8008b98:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bac:	461a      	mov	r2, r3
 8008bae:	2300      	movs	r3, #0
 8008bb0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	613b      	str	r3, [r7, #16]
 8008bb6:	e043      	b.n	8008c40 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	015a      	lsls	r2, r3, #5
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008bca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008bce:	d118      	bne.n	8008c02 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008bd0:	693b      	ldr	r3, [r7, #16]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d10a      	bne.n	8008bec <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	015a      	lsls	r2, r3, #5
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	4413      	add	r3, r2
 8008bde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008be2:	461a      	mov	r2, r3
 8008be4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008be8:	6013      	str	r3, [r2, #0]
 8008bea:	e013      	b.n	8008c14 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	015a      	lsls	r2, r3, #5
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	4413      	add	r3, r2
 8008bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bf8:	461a      	mov	r2, r3
 8008bfa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008bfe:	6013      	str	r3, [r2, #0]
 8008c00:	e008      	b.n	8008c14 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	015a      	lsls	r2, r3, #5
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	4413      	add	r3, r2
 8008c0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c0e:	461a      	mov	r2, r3
 8008c10:	2300      	movs	r3, #0
 8008c12:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	015a      	lsls	r2, r3, #5
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	4413      	add	r3, r2
 8008c1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c20:	461a      	mov	r2, r3
 8008c22:	2300      	movs	r3, #0
 8008c24:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	015a      	lsls	r2, r3, #5
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	4413      	add	r3, r2
 8008c2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c32:	461a      	mov	r2, r3
 8008c34:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008c38:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	3301      	adds	r3, #1
 8008c3e:	613b      	str	r3, [r7, #16]
 8008c40:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008c44:	461a      	mov	r2, r3
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d3b5      	bcc.n	8008bb8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	613b      	str	r3, [r7, #16]
 8008c50:	e043      	b.n	8008cda <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	015a      	lsls	r2, r3, #5
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	4413      	add	r3, r2
 8008c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008c64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008c68:	d118      	bne.n	8008c9c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d10a      	bne.n	8008c86 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	015a      	lsls	r2, r3, #5
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	4413      	add	r3, r2
 8008c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008c82:	6013      	str	r3, [r2, #0]
 8008c84:	e013      	b.n	8008cae <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	015a      	lsls	r2, r3, #5
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	4413      	add	r3, r2
 8008c8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c92:	461a      	mov	r2, r3
 8008c94:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008c98:	6013      	str	r3, [r2, #0]
 8008c9a:	e008      	b.n	8008cae <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	015a      	lsls	r2, r3, #5
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ca8:	461a      	mov	r2, r3
 8008caa:	2300      	movs	r3, #0
 8008cac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	015a      	lsls	r2, r3, #5
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cba:	461a      	mov	r2, r3
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	015a      	lsls	r2, r3, #5
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ccc:	461a      	mov	r2, r3
 8008cce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008cd2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	613b      	str	r3, [r7, #16]
 8008cda:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008cde:	461a      	mov	r2, r3
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d3b5      	bcc.n	8008c52 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008cec:	691b      	ldr	r3, [r3, #16]
 8008cee:	68fa      	ldr	r2, [r7, #12]
 8008cf0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008cf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008cf8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008d06:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008d08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d105      	bne.n	8008d1c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	699b      	ldr	r3, [r3, #24]
 8008d14:	f043 0210 	orr.w	r2, r3, #16
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	699a      	ldr	r2, [r3, #24]
 8008d20:	4b10      	ldr	r3, [pc, #64]	@ (8008d64 <USB_DevInit+0x2c4>)
 8008d22:	4313      	orrs	r3, r2
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008d28:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d005      	beq.n	8008d3c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	699b      	ldr	r3, [r3, #24]
 8008d34:	f043 0208 	orr.w	r2, r3, #8
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008d3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	d107      	bne.n	8008d54 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	699b      	ldr	r3, [r3, #24]
 8008d48:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d4c:	f043 0304 	orr.w	r3, r3, #4
 8008d50:	687a      	ldr	r2, [r7, #4]
 8008d52:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008d54:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3718      	adds	r7, #24
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d60:	b004      	add	sp, #16
 8008d62:	4770      	bx	lr
 8008d64:	803c3800 	.word	0x803c3800

08008d68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b085      	sub	sp, #20
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008d72:	2300      	movs	r3, #0
 8008d74:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	3301      	adds	r3, #1
 8008d7a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008d82:	d901      	bls.n	8008d88 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008d84:	2303      	movs	r3, #3
 8008d86:	e01b      	b.n	8008dc0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	691b      	ldr	r3, [r3, #16]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	daf2      	bge.n	8008d76 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008d90:	2300      	movs	r3, #0
 8008d92:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008d94:	683b      	ldr	r3, [r7, #0]
 8008d96:	019b      	lsls	r3, r3, #6
 8008d98:	f043 0220 	orr.w	r2, r3, #32
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	3301      	adds	r3, #1
 8008da4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008dac:	d901      	bls.n	8008db2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008dae:	2303      	movs	r3, #3
 8008db0:	e006      	b.n	8008dc0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	691b      	ldr	r3, [r3, #16]
 8008db6:	f003 0320 	and.w	r3, r3, #32
 8008dba:	2b20      	cmp	r3, #32
 8008dbc:	d0f0      	beq.n	8008da0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008dbe:	2300      	movs	r3, #0
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3714      	adds	r7, #20
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	3301      	adds	r3, #1
 8008ddc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008de4:	d901      	bls.n	8008dea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008de6:	2303      	movs	r3, #3
 8008de8:	e018      	b.n	8008e1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	691b      	ldr	r3, [r3, #16]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	daf2      	bge.n	8008dd8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008df2:	2300      	movs	r3, #0
 8008df4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2210      	movs	r2, #16
 8008dfa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	3301      	adds	r3, #1
 8008e00:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008e08:	d901      	bls.n	8008e0e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008e0a:	2303      	movs	r3, #3
 8008e0c:	e006      	b.n	8008e1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	f003 0310 	and.w	r3, r3, #16
 8008e16:	2b10      	cmp	r3, #16
 8008e18:	d0f0      	beq.n	8008dfc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008e1a:	2300      	movs	r3, #0
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3714      	adds	r7, #20
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr

08008e28 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b085      	sub	sp, #20
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	460b      	mov	r3, r1
 8008e32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	78fb      	ldrb	r3, [r7, #3]
 8008e42:	68f9      	ldr	r1, [r7, #12]
 8008e44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008e4c:	2300      	movs	r3, #0
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3714      	adds	r7, #20
 8008e52:	46bd      	mov	sp, r7
 8008e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e58:	4770      	bx	lr

08008e5a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e5a:	b480      	push	{r7}
 8008e5c:	b087      	sub	sp, #28
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	f003 0306 	and.w	r3, r3, #6
 8008e72:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d102      	bne.n	8008e80 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	75fb      	strb	r3, [r7, #23]
 8008e7e:	e00a      	b.n	8008e96 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	2b02      	cmp	r3, #2
 8008e84:	d002      	beq.n	8008e8c <USB_GetDevSpeed+0x32>
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2b06      	cmp	r3, #6
 8008e8a:	d102      	bne.n	8008e92 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008e8c:	2302      	movs	r3, #2
 8008e8e:	75fb      	strb	r3, [r7, #23]
 8008e90:	e001      	b.n	8008e96 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008e92:	230f      	movs	r3, #15
 8008e94:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008e96:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	371c      	adds	r7, #28
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	785b      	ldrb	r3, [r3, #1]
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d13a      	bne.n	8008f36 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ec6:	69da      	ldr	r2, [r3, #28]
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	781b      	ldrb	r3, [r3, #0]
 8008ecc:	f003 030f 	and.w	r3, r3, #15
 8008ed0:	2101      	movs	r1, #1
 8008ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	68f9      	ldr	r1, [r7, #12]
 8008eda:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	015a      	lsls	r2, r3, #5
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	4413      	add	r3, r2
 8008eea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d155      	bne.n	8008fa4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	015a      	lsls	r2, r3, #5
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	4413      	add	r3, r2
 8008f00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	689b      	ldr	r3, [r3, #8]
 8008f0a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	791b      	ldrb	r3, [r3, #4]
 8008f12:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008f14:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	059b      	lsls	r3, r3, #22
 8008f1a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	68ba      	ldr	r2, [r7, #8]
 8008f20:	0151      	lsls	r1, r2, #5
 8008f22:	68fa      	ldr	r2, [r7, #12]
 8008f24:	440a      	add	r2, r1
 8008f26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f32:	6013      	str	r3, [r2, #0]
 8008f34:	e036      	b.n	8008fa4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f3c:	69da      	ldr	r2, [r3, #28]
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	781b      	ldrb	r3, [r3, #0]
 8008f42:	f003 030f 	and.w	r3, r3, #15
 8008f46:	2101      	movs	r1, #1
 8008f48:	fa01 f303 	lsl.w	r3, r1, r3
 8008f4c:	041b      	lsls	r3, r3, #16
 8008f4e:	68f9      	ldr	r1, [r7, #12]
 8008f50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f54:	4313      	orrs	r3, r2
 8008f56:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	015a      	lsls	r2, r3, #5
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	4413      	add	r3, r2
 8008f60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d11a      	bne.n	8008fa4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	015a      	lsls	r2, r3, #5
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	4413      	add	r3, r2
 8008f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	689b      	ldr	r3, [r3, #8]
 8008f80:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	791b      	ldrb	r3, [r3, #4]
 8008f88:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008f8a:	430b      	orrs	r3, r1
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	68ba      	ldr	r2, [r7, #8]
 8008f90:	0151      	lsls	r1, r2, #5
 8008f92:	68fa      	ldr	r2, [r7, #12]
 8008f94:	440a      	add	r2, r1
 8008f96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008fa2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008fa4:	2300      	movs	r3, #0
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3714      	adds	r7, #20
 8008faa:	46bd      	mov	sp, r7
 8008fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb0:	4770      	bx	lr
	...

08008fb4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b085      	sub	sp, #20
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
 8008fbc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	781b      	ldrb	r3, [r3, #0]
 8008fc6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	785b      	ldrb	r3, [r3, #1]
 8008fcc:	2b01      	cmp	r3, #1
 8008fce:	d161      	bne.n	8009094 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	015a      	lsls	r2, r3, #5
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	4413      	add	r3, r2
 8008fd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008fe2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fe6:	d11f      	bne.n	8009028 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	015a      	lsls	r2, r3, #5
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	4413      	add	r3, r2
 8008ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	68ba      	ldr	r2, [r7, #8]
 8008ff8:	0151      	lsls	r1, r2, #5
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	440a      	add	r2, r1
 8008ffe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009002:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009006:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	015a      	lsls	r2, r3, #5
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	4413      	add	r3, r2
 8009010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	68ba      	ldr	r2, [r7, #8]
 8009018:	0151      	lsls	r1, r2, #5
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	440a      	add	r2, r1
 800901e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009022:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009026:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800902e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	f003 030f 	and.w	r3, r3, #15
 8009038:	2101      	movs	r1, #1
 800903a:	fa01 f303 	lsl.w	r3, r1, r3
 800903e:	b29b      	uxth	r3, r3
 8009040:	43db      	mvns	r3, r3
 8009042:	68f9      	ldr	r1, [r7, #12]
 8009044:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009048:	4013      	ands	r3, r2
 800904a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009052:	69da      	ldr	r2, [r3, #28]
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	f003 030f 	and.w	r3, r3, #15
 800905c:	2101      	movs	r1, #1
 800905e:	fa01 f303 	lsl.w	r3, r1, r3
 8009062:	b29b      	uxth	r3, r3
 8009064:	43db      	mvns	r3, r3
 8009066:	68f9      	ldr	r1, [r7, #12]
 8009068:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800906c:	4013      	ands	r3, r2
 800906e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	015a      	lsls	r2, r3, #5
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	4413      	add	r3, r2
 8009078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	0159      	lsls	r1, r3, #5
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	440b      	add	r3, r1
 8009086:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800908a:	4619      	mov	r1, r3
 800908c:	4b35      	ldr	r3, [pc, #212]	@ (8009164 <USB_DeactivateEndpoint+0x1b0>)
 800908e:	4013      	ands	r3, r2
 8009090:	600b      	str	r3, [r1, #0]
 8009092:	e060      	b.n	8009156 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	015a      	lsls	r2, r3, #5
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	4413      	add	r3, r2
 800909c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090aa:	d11f      	bne.n	80090ec <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	015a      	lsls	r2, r3, #5
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	4413      	add	r3, r2
 80090b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	68ba      	ldr	r2, [r7, #8]
 80090bc:	0151      	lsls	r1, r2, #5
 80090be:	68fa      	ldr	r2, [r7, #12]
 80090c0:	440a      	add	r2, r1
 80090c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80090ca:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	015a      	lsls	r2, r3, #5
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	4413      	add	r3, r2
 80090d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	68ba      	ldr	r2, [r7, #8]
 80090dc:	0151      	lsls	r1, r2, #5
 80090de:	68fa      	ldr	r2, [r7, #12]
 80090e0:	440a      	add	r2, r1
 80090e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	f003 030f 	and.w	r3, r3, #15
 80090fc:	2101      	movs	r1, #1
 80090fe:	fa01 f303 	lsl.w	r3, r1, r3
 8009102:	041b      	lsls	r3, r3, #16
 8009104:	43db      	mvns	r3, r3
 8009106:	68f9      	ldr	r1, [r7, #12]
 8009108:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800910c:	4013      	ands	r3, r2
 800910e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009116:	69da      	ldr	r2, [r3, #28]
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	f003 030f 	and.w	r3, r3, #15
 8009120:	2101      	movs	r1, #1
 8009122:	fa01 f303 	lsl.w	r3, r1, r3
 8009126:	041b      	lsls	r3, r3, #16
 8009128:	43db      	mvns	r3, r3
 800912a:	68f9      	ldr	r1, [r7, #12]
 800912c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009130:	4013      	ands	r3, r2
 8009132:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	015a      	lsls	r2, r3, #5
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	4413      	add	r3, r2
 800913c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009140:	681a      	ldr	r2, [r3, #0]
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	0159      	lsls	r1, r3, #5
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	440b      	add	r3, r1
 800914a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800914e:	4619      	mov	r1, r3
 8009150:	4b05      	ldr	r3, [pc, #20]	@ (8009168 <USB_DeactivateEndpoint+0x1b4>)
 8009152:	4013      	ands	r3, r2
 8009154:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009156:	2300      	movs	r3, #0
}
 8009158:	4618      	mov	r0, r3
 800915a:	3714      	adds	r7, #20
 800915c:	46bd      	mov	sp, r7
 800915e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009162:	4770      	bx	lr
 8009164:	ec337800 	.word	0xec337800
 8009168:	eff37800 	.word	0xeff37800

0800916c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b08a      	sub	sp, #40	@ 0x28
 8009170:	af02      	add	r7, sp, #8
 8009172:	60f8      	str	r0, [r7, #12]
 8009174:	60b9      	str	r1, [r7, #8]
 8009176:	4613      	mov	r3, r2
 8009178:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	785b      	ldrb	r3, [r3, #1]
 8009188:	2b01      	cmp	r3, #1
 800918a:	f040 817f 	bne.w	800948c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	691b      	ldr	r3, [r3, #16]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d132      	bne.n	80091fc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009196:	69bb      	ldr	r3, [r7, #24]
 8009198:	015a      	lsls	r2, r3, #5
 800919a:	69fb      	ldr	r3, [r7, #28]
 800919c:	4413      	add	r3, r2
 800919e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091a2:	691b      	ldr	r3, [r3, #16]
 80091a4:	69ba      	ldr	r2, [r7, #24]
 80091a6:	0151      	lsls	r1, r2, #5
 80091a8:	69fa      	ldr	r2, [r7, #28]
 80091aa:	440a      	add	r2, r1
 80091ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091b0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80091b4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80091b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80091ba:	69bb      	ldr	r3, [r7, #24]
 80091bc:	015a      	lsls	r2, r3, #5
 80091be:	69fb      	ldr	r3, [r7, #28]
 80091c0:	4413      	add	r3, r2
 80091c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091c6:	691b      	ldr	r3, [r3, #16]
 80091c8:	69ba      	ldr	r2, [r7, #24]
 80091ca:	0151      	lsls	r1, r2, #5
 80091cc:	69fa      	ldr	r2, [r7, #28]
 80091ce:	440a      	add	r2, r1
 80091d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80091d8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80091da:	69bb      	ldr	r3, [r7, #24]
 80091dc:	015a      	lsls	r2, r3, #5
 80091de:	69fb      	ldr	r3, [r7, #28]
 80091e0:	4413      	add	r3, r2
 80091e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091e6:	691b      	ldr	r3, [r3, #16]
 80091e8:	69ba      	ldr	r2, [r7, #24]
 80091ea:	0151      	lsls	r1, r2, #5
 80091ec:	69fa      	ldr	r2, [r7, #28]
 80091ee:	440a      	add	r2, r1
 80091f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091f4:	0cdb      	lsrs	r3, r3, #19
 80091f6:	04db      	lsls	r3, r3, #19
 80091f8:	6113      	str	r3, [r2, #16]
 80091fa:	e097      	b.n	800932c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	015a      	lsls	r2, r3, #5
 8009200:	69fb      	ldr	r3, [r7, #28]
 8009202:	4413      	add	r3, r2
 8009204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009208:	691b      	ldr	r3, [r3, #16]
 800920a:	69ba      	ldr	r2, [r7, #24]
 800920c:	0151      	lsls	r1, r2, #5
 800920e:	69fa      	ldr	r2, [r7, #28]
 8009210:	440a      	add	r2, r1
 8009212:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009216:	0cdb      	lsrs	r3, r3, #19
 8009218:	04db      	lsls	r3, r3, #19
 800921a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800921c:	69bb      	ldr	r3, [r7, #24]
 800921e:	015a      	lsls	r2, r3, #5
 8009220:	69fb      	ldr	r3, [r7, #28]
 8009222:	4413      	add	r3, r2
 8009224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009228:	691b      	ldr	r3, [r3, #16]
 800922a:	69ba      	ldr	r2, [r7, #24]
 800922c:	0151      	lsls	r1, r2, #5
 800922e:	69fa      	ldr	r2, [r7, #28]
 8009230:	440a      	add	r2, r1
 8009232:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009236:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800923a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800923e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009240:	69bb      	ldr	r3, [r7, #24]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d11a      	bne.n	800927c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	691a      	ldr	r2, [r3, #16]
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	429a      	cmp	r2, r3
 8009250:	d903      	bls.n	800925a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	689a      	ldr	r2, [r3, #8]
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800925a:	69bb      	ldr	r3, [r7, #24]
 800925c:	015a      	lsls	r2, r3, #5
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	4413      	add	r3, r2
 8009262:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009266:	691b      	ldr	r3, [r3, #16]
 8009268:	69ba      	ldr	r2, [r7, #24]
 800926a:	0151      	lsls	r1, r2, #5
 800926c:	69fa      	ldr	r2, [r7, #28]
 800926e:	440a      	add	r2, r1
 8009270:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009274:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009278:	6113      	str	r3, [r2, #16]
 800927a:	e044      	b.n	8009306 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	691a      	ldr	r2, [r3, #16]
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	4413      	add	r3, r2
 8009286:	1e5a      	subs	r2, r3, #1
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	689b      	ldr	r3, [r3, #8]
 800928c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009290:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	015a      	lsls	r2, r3, #5
 8009296:	69fb      	ldr	r3, [r7, #28]
 8009298:	4413      	add	r3, r2
 800929a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800929e:	691a      	ldr	r2, [r3, #16]
 80092a0:	8afb      	ldrh	r3, [r7, #22]
 80092a2:	04d9      	lsls	r1, r3, #19
 80092a4:	4ba4      	ldr	r3, [pc, #656]	@ (8009538 <USB_EPStartXfer+0x3cc>)
 80092a6:	400b      	ands	r3, r1
 80092a8:	69b9      	ldr	r1, [r7, #24]
 80092aa:	0148      	lsls	r0, r1, #5
 80092ac:	69f9      	ldr	r1, [r7, #28]
 80092ae:	4401      	add	r1, r0
 80092b0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80092b4:	4313      	orrs	r3, r2
 80092b6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	791b      	ldrb	r3, [r3, #4]
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d122      	bne.n	8009306 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80092c0:	69bb      	ldr	r3, [r7, #24]
 80092c2:	015a      	lsls	r2, r3, #5
 80092c4:	69fb      	ldr	r3, [r7, #28]
 80092c6:	4413      	add	r3, r2
 80092c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092cc:	691b      	ldr	r3, [r3, #16]
 80092ce:	69ba      	ldr	r2, [r7, #24]
 80092d0:	0151      	lsls	r1, r2, #5
 80092d2:	69fa      	ldr	r2, [r7, #28]
 80092d4:	440a      	add	r2, r1
 80092d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80092da:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80092de:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	015a      	lsls	r2, r3, #5
 80092e4:	69fb      	ldr	r3, [r7, #28]
 80092e6:	4413      	add	r3, r2
 80092e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80092ec:	691a      	ldr	r2, [r3, #16]
 80092ee:	8afb      	ldrh	r3, [r7, #22]
 80092f0:	075b      	lsls	r3, r3, #29
 80092f2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80092f6:	69b9      	ldr	r1, [r7, #24]
 80092f8:	0148      	lsls	r0, r1, #5
 80092fa:	69f9      	ldr	r1, [r7, #28]
 80092fc:	4401      	add	r1, r0
 80092fe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009302:	4313      	orrs	r3, r2
 8009304:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009306:	69bb      	ldr	r3, [r7, #24]
 8009308:	015a      	lsls	r2, r3, #5
 800930a:	69fb      	ldr	r3, [r7, #28]
 800930c:	4413      	add	r3, r2
 800930e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009312:	691a      	ldr	r2, [r3, #16]
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	691b      	ldr	r3, [r3, #16]
 8009318:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800931c:	69b9      	ldr	r1, [r7, #24]
 800931e:	0148      	lsls	r0, r1, #5
 8009320:	69f9      	ldr	r1, [r7, #28]
 8009322:	4401      	add	r1, r0
 8009324:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009328:	4313      	orrs	r3, r2
 800932a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800932c:	79fb      	ldrb	r3, [r7, #7]
 800932e:	2b01      	cmp	r3, #1
 8009330:	d14b      	bne.n	80093ca <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	69db      	ldr	r3, [r3, #28]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d009      	beq.n	800934e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800933a:	69bb      	ldr	r3, [r7, #24]
 800933c:	015a      	lsls	r2, r3, #5
 800933e:	69fb      	ldr	r3, [r7, #28]
 8009340:	4413      	add	r3, r2
 8009342:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009346:	461a      	mov	r2, r3
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	69db      	ldr	r3, [r3, #28]
 800934c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	791b      	ldrb	r3, [r3, #4]
 8009352:	2b01      	cmp	r3, #1
 8009354:	d128      	bne.n	80093a8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009356:	69fb      	ldr	r3, [r7, #28]
 8009358:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800935c:	689b      	ldr	r3, [r3, #8]
 800935e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009362:	2b00      	cmp	r3, #0
 8009364:	d110      	bne.n	8009388 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009366:	69bb      	ldr	r3, [r7, #24]
 8009368:	015a      	lsls	r2, r3, #5
 800936a:	69fb      	ldr	r3, [r7, #28]
 800936c:	4413      	add	r3, r2
 800936e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	69ba      	ldr	r2, [r7, #24]
 8009376:	0151      	lsls	r1, r2, #5
 8009378:	69fa      	ldr	r2, [r7, #28]
 800937a:	440a      	add	r2, r1
 800937c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009380:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009384:	6013      	str	r3, [r2, #0]
 8009386:	e00f      	b.n	80093a8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009388:	69bb      	ldr	r3, [r7, #24]
 800938a:	015a      	lsls	r2, r3, #5
 800938c:	69fb      	ldr	r3, [r7, #28]
 800938e:	4413      	add	r3, r2
 8009390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	69ba      	ldr	r2, [r7, #24]
 8009398:	0151      	lsls	r1, r2, #5
 800939a:	69fa      	ldr	r2, [r7, #28]
 800939c:	440a      	add	r2, r1
 800939e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80093a6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80093a8:	69bb      	ldr	r3, [r7, #24]
 80093aa:	015a      	lsls	r2, r3, #5
 80093ac:	69fb      	ldr	r3, [r7, #28]
 80093ae:	4413      	add	r3, r2
 80093b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	69ba      	ldr	r2, [r7, #24]
 80093b8:	0151      	lsls	r1, r2, #5
 80093ba:	69fa      	ldr	r2, [r7, #28]
 80093bc:	440a      	add	r2, r1
 80093be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093c2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80093c6:	6013      	str	r3, [r2, #0]
 80093c8:	e166      	b.n	8009698 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	015a      	lsls	r2, r3, #5
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	4413      	add	r3, r2
 80093d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	69ba      	ldr	r2, [r7, #24]
 80093da:	0151      	lsls	r1, r2, #5
 80093dc:	69fa      	ldr	r2, [r7, #28]
 80093de:	440a      	add	r2, r1
 80093e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093e4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80093e8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	791b      	ldrb	r3, [r3, #4]
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d015      	beq.n	800941e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f000 814e 	beq.w	8009698 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80093fc:	69fb      	ldr	r3, [r7, #28]
 80093fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009402:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	781b      	ldrb	r3, [r3, #0]
 8009408:	f003 030f 	and.w	r3, r3, #15
 800940c:	2101      	movs	r1, #1
 800940e:	fa01 f303 	lsl.w	r3, r1, r3
 8009412:	69f9      	ldr	r1, [r7, #28]
 8009414:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009418:	4313      	orrs	r3, r2
 800941a:	634b      	str	r3, [r1, #52]	@ 0x34
 800941c:	e13c      	b.n	8009698 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800941e:	69fb      	ldr	r3, [r7, #28]
 8009420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009424:	689b      	ldr	r3, [r3, #8]
 8009426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800942a:	2b00      	cmp	r3, #0
 800942c:	d110      	bne.n	8009450 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800942e:	69bb      	ldr	r3, [r7, #24]
 8009430:	015a      	lsls	r2, r3, #5
 8009432:	69fb      	ldr	r3, [r7, #28]
 8009434:	4413      	add	r3, r2
 8009436:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	69ba      	ldr	r2, [r7, #24]
 800943e:	0151      	lsls	r1, r2, #5
 8009440:	69fa      	ldr	r2, [r7, #28]
 8009442:	440a      	add	r2, r1
 8009444:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009448:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800944c:	6013      	str	r3, [r2, #0]
 800944e:	e00f      	b.n	8009470 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009450:	69bb      	ldr	r3, [r7, #24]
 8009452:	015a      	lsls	r2, r3, #5
 8009454:	69fb      	ldr	r3, [r7, #28]
 8009456:	4413      	add	r3, r2
 8009458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	69ba      	ldr	r2, [r7, #24]
 8009460:	0151      	lsls	r1, r2, #5
 8009462:	69fa      	ldr	r2, [r7, #28]
 8009464:	440a      	add	r2, r1
 8009466:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800946a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800946e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	68d9      	ldr	r1, [r3, #12]
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	781a      	ldrb	r2, [r3, #0]
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	691b      	ldr	r3, [r3, #16]
 800947c:	b298      	uxth	r0, r3
 800947e:	79fb      	ldrb	r3, [r7, #7]
 8009480:	9300      	str	r3, [sp, #0]
 8009482:	4603      	mov	r3, r0
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f000 f9b9 	bl	80097fc <USB_WritePacket>
 800948a:	e105      	b.n	8009698 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800948c:	69bb      	ldr	r3, [r7, #24]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	69fb      	ldr	r3, [r7, #28]
 8009492:	4413      	add	r3, r2
 8009494:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009498:	691b      	ldr	r3, [r3, #16]
 800949a:	69ba      	ldr	r2, [r7, #24]
 800949c:	0151      	lsls	r1, r2, #5
 800949e:	69fa      	ldr	r2, [r7, #28]
 80094a0:	440a      	add	r2, r1
 80094a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094a6:	0cdb      	lsrs	r3, r3, #19
 80094a8:	04db      	lsls	r3, r3, #19
 80094aa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	015a      	lsls	r2, r3, #5
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	4413      	add	r3, r2
 80094b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	69ba      	ldr	r2, [r7, #24]
 80094bc:	0151      	lsls	r1, r2, #5
 80094be:	69fa      	ldr	r2, [r7, #28]
 80094c0:	440a      	add	r2, r1
 80094c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094c6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80094ca:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80094ce:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80094d0:	69bb      	ldr	r3, [r7, #24]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d132      	bne.n	800953c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	691b      	ldr	r3, [r3, #16]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d003      	beq.n	80094e6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	689a      	ldr	r2, [r3, #8]
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	689a      	ldr	r2, [r3, #8]
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80094ee:	69bb      	ldr	r3, [r7, #24]
 80094f0:	015a      	lsls	r2, r3, #5
 80094f2:	69fb      	ldr	r3, [r7, #28]
 80094f4:	4413      	add	r3, r2
 80094f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094fa:	691a      	ldr	r2, [r3, #16]
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	6a1b      	ldr	r3, [r3, #32]
 8009500:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009504:	69b9      	ldr	r1, [r7, #24]
 8009506:	0148      	lsls	r0, r1, #5
 8009508:	69f9      	ldr	r1, [r7, #28]
 800950a:	4401      	add	r1, r0
 800950c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009510:	4313      	orrs	r3, r2
 8009512:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009514:	69bb      	ldr	r3, [r7, #24]
 8009516:	015a      	lsls	r2, r3, #5
 8009518:	69fb      	ldr	r3, [r7, #28]
 800951a:	4413      	add	r3, r2
 800951c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	69ba      	ldr	r2, [r7, #24]
 8009524:	0151      	lsls	r1, r2, #5
 8009526:	69fa      	ldr	r2, [r7, #28]
 8009528:	440a      	add	r2, r1
 800952a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800952e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009532:	6113      	str	r3, [r2, #16]
 8009534:	e062      	b.n	80095fc <USB_EPStartXfer+0x490>
 8009536:	bf00      	nop
 8009538:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	691b      	ldr	r3, [r3, #16]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d123      	bne.n	800958c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009544:	69bb      	ldr	r3, [r7, #24]
 8009546:	015a      	lsls	r2, r3, #5
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	4413      	add	r3, r2
 800954c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009550:	691a      	ldr	r2, [r3, #16]
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800955a:	69b9      	ldr	r1, [r7, #24]
 800955c:	0148      	lsls	r0, r1, #5
 800955e:	69f9      	ldr	r1, [r7, #28]
 8009560:	4401      	add	r1, r0
 8009562:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009566:	4313      	orrs	r3, r2
 8009568:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800956a:	69bb      	ldr	r3, [r7, #24]
 800956c:	015a      	lsls	r2, r3, #5
 800956e:	69fb      	ldr	r3, [r7, #28]
 8009570:	4413      	add	r3, r2
 8009572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009576:	691b      	ldr	r3, [r3, #16]
 8009578:	69ba      	ldr	r2, [r7, #24]
 800957a:	0151      	lsls	r1, r2, #5
 800957c:	69fa      	ldr	r2, [r7, #28]
 800957e:	440a      	add	r2, r1
 8009580:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009584:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009588:	6113      	str	r3, [r2, #16]
 800958a:	e037      	b.n	80095fc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	691a      	ldr	r2, [r3, #16]
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	4413      	add	r3, r2
 8009596:	1e5a      	subs	r2, r3, #1
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	fbb2 f3f3 	udiv	r3, r2, r3
 80095a0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	689b      	ldr	r3, [r3, #8]
 80095a6:	8afa      	ldrh	r2, [r7, #22]
 80095a8:	fb03 f202 	mul.w	r2, r3, r2
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80095b0:	69bb      	ldr	r3, [r7, #24]
 80095b2:	015a      	lsls	r2, r3, #5
 80095b4:	69fb      	ldr	r3, [r7, #28]
 80095b6:	4413      	add	r3, r2
 80095b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095bc:	691a      	ldr	r2, [r3, #16]
 80095be:	8afb      	ldrh	r3, [r7, #22]
 80095c0:	04d9      	lsls	r1, r3, #19
 80095c2:	4b38      	ldr	r3, [pc, #224]	@ (80096a4 <USB_EPStartXfer+0x538>)
 80095c4:	400b      	ands	r3, r1
 80095c6:	69b9      	ldr	r1, [r7, #24]
 80095c8:	0148      	lsls	r0, r1, #5
 80095ca:	69f9      	ldr	r1, [r7, #28]
 80095cc:	4401      	add	r1, r0
 80095ce:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80095d2:	4313      	orrs	r3, r2
 80095d4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80095d6:	69bb      	ldr	r3, [r7, #24]
 80095d8:	015a      	lsls	r2, r3, #5
 80095da:	69fb      	ldr	r3, [r7, #28]
 80095dc:	4413      	add	r3, r2
 80095de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095e2:	691a      	ldr	r2, [r3, #16]
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	6a1b      	ldr	r3, [r3, #32]
 80095e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095ec:	69b9      	ldr	r1, [r7, #24]
 80095ee:	0148      	lsls	r0, r1, #5
 80095f0:	69f9      	ldr	r1, [r7, #28]
 80095f2:	4401      	add	r1, r0
 80095f4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80095f8:	4313      	orrs	r3, r2
 80095fa:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80095fc:	79fb      	ldrb	r3, [r7, #7]
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d10d      	bne.n	800961e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	68db      	ldr	r3, [r3, #12]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d009      	beq.n	800961e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	68d9      	ldr	r1, [r3, #12]
 800960e:	69bb      	ldr	r3, [r7, #24]
 8009610:	015a      	lsls	r2, r3, #5
 8009612:	69fb      	ldr	r3, [r7, #28]
 8009614:	4413      	add	r3, r2
 8009616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800961a:	460a      	mov	r2, r1
 800961c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	791b      	ldrb	r3, [r3, #4]
 8009622:	2b01      	cmp	r3, #1
 8009624:	d128      	bne.n	8009678 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009626:	69fb      	ldr	r3, [r7, #28]
 8009628:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800962c:	689b      	ldr	r3, [r3, #8]
 800962e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009632:	2b00      	cmp	r3, #0
 8009634:	d110      	bne.n	8009658 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	015a      	lsls	r2, r3, #5
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	4413      	add	r3, r2
 800963e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	69ba      	ldr	r2, [r7, #24]
 8009646:	0151      	lsls	r1, r2, #5
 8009648:	69fa      	ldr	r2, [r7, #28]
 800964a:	440a      	add	r2, r1
 800964c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009650:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009654:	6013      	str	r3, [r2, #0]
 8009656:	e00f      	b.n	8009678 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	015a      	lsls	r2, r3, #5
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	4413      	add	r3, r2
 8009660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	69ba      	ldr	r2, [r7, #24]
 8009668:	0151      	lsls	r1, r2, #5
 800966a:	69fa      	ldr	r2, [r7, #28]
 800966c:	440a      	add	r2, r1
 800966e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009672:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009676:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009678:	69bb      	ldr	r3, [r7, #24]
 800967a:	015a      	lsls	r2, r3, #5
 800967c:	69fb      	ldr	r3, [r7, #28]
 800967e:	4413      	add	r3, r2
 8009680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	69ba      	ldr	r2, [r7, #24]
 8009688:	0151      	lsls	r1, r2, #5
 800968a:	69fa      	ldr	r2, [r7, #28]
 800968c:	440a      	add	r2, r1
 800968e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009692:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009696:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009698:	2300      	movs	r3, #0
}
 800969a:	4618      	mov	r0, r3
 800969c:	3720      	adds	r7, #32
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
 80096a2:	bf00      	nop
 80096a4:	1ff80000 	.word	0x1ff80000

080096a8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b087      	sub	sp, #28
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80096b2:	2300      	movs	r3, #0
 80096b4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80096b6:	2300      	movs	r3, #0
 80096b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	785b      	ldrb	r3, [r3, #1]
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	d14a      	bne.n	800975c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	781b      	ldrb	r3, [r3, #0]
 80096ca:	015a      	lsls	r2, r3, #5
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	4413      	add	r3, r2
 80096d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80096da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80096de:	f040 8086 	bne.w	80097ee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	015a      	lsls	r2, r3, #5
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	4413      	add	r3, r2
 80096ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	683a      	ldr	r2, [r7, #0]
 80096f4:	7812      	ldrb	r2, [r2, #0]
 80096f6:	0151      	lsls	r1, r2, #5
 80096f8:	693a      	ldr	r2, [r7, #16]
 80096fa:	440a      	add	r2, r1
 80096fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009700:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009704:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	781b      	ldrb	r3, [r3, #0]
 800970a:	015a      	lsls	r2, r3, #5
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	4413      	add	r3, r2
 8009710:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	683a      	ldr	r2, [r7, #0]
 8009718:	7812      	ldrb	r2, [r2, #0]
 800971a:	0151      	lsls	r1, r2, #5
 800971c:	693a      	ldr	r2, [r7, #16]
 800971e:	440a      	add	r2, r1
 8009720:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009724:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009728:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	3301      	adds	r3, #1
 800972e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009736:	4293      	cmp	r3, r2
 8009738:	d902      	bls.n	8009740 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800973a:	2301      	movs	r3, #1
 800973c:	75fb      	strb	r3, [r7, #23]
          break;
 800973e:	e056      	b.n	80097ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	015a      	lsls	r2, r3, #5
 8009746:	693b      	ldr	r3, [r7, #16]
 8009748:	4413      	add	r3, r2
 800974a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009754:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009758:	d0e7      	beq.n	800972a <USB_EPStopXfer+0x82>
 800975a:	e048      	b.n	80097ee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	781b      	ldrb	r3, [r3, #0]
 8009760:	015a      	lsls	r2, r3, #5
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	4413      	add	r3, r2
 8009766:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009770:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009774:	d13b      	bne.n	80097ee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	781b      	ldrb	r3, [r3, #0]
 800977a:	015a      	lsls	r2, r3, #5
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	4413      	add	r3, r2
 8009780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	683a      	ldr	r2, [r7, #0]
 8009788:	7812      	ldrb	r2, [r2, #0]
 800978a:	0151      	lsls	r1, r2, #5
 800978c:	693a      	ldr	r2, [r7, #16]
 800978e:	440a      	add	r2, r1
 8009790:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009794:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009798:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	015a      	lsls	r2, r3, #5
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	4413      	add	r3, r2
 80097a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	683a      	ldr	r2, [r7, #0]
 80097ac:	7812      	ldrb	r2, [r2, #0]
 80097ae:	0151      	lsls	r1, r2, #5
 80097b0:	693a      	ldr	r2, [r7, #16]
 80097b2:	440a      	add	r2, r1
 80097b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80097bc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	3301      	adds	r3, #1
 80097c2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d902      	bls.n	80097d4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80097ce:	2301      	movs	r3, #1
 80097d0:	75fb      	strb	r3, [r7, #23]
          break;
 80097d2:	e00c      	b.n	80097ee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	781b      	ldrb	r3, [r3, #0]
 80097d8:	015a      	lsls	r2, r3, #5
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	4413      	add	r3, r2
 80097de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80097e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80097ec:	d0e7      	beq.n	80097be <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80097ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	371c      	adds	r7, #28
 80097f4:	46bd      	mov	sp, r7
 80097f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fa:	4770      	bx	lr

080097fc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b089      	sub	sp, #36	@ 0x24
 8009800:	af00      	add	r7, sp, #0
 8009802:	60f8      	str	r0, [r7, #12]
 8009804:	60b9      	str	r1, [r7, #8]
 8009806:	4611      	mov	r1, r2
 8009808:	461a      	mov	r2, r3
 800980a:	460b      	mov	r3, r1
 800980c:	71fb      	strb	r3, [r7, #7]
 800980e:	4613      	mov	r3, r2
 8009810:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800981a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800981e:	2b00      	cmp	r3, #0
 8009820:	d123      	bne.n	800986a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009822:	88bb      	ldrh	r3, [r7, #4]
 8009824:	3303      	adds	r3, #3
 8009826:	089b      	lsrs	r3, r3, #2
 8009828:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800982a:	2300      	movs	r3, #0
 800982c:	61bb      	str	r3, [r7, #24]
 800982e:	e018      	b.n	8009862 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009830:	79fb      	ldrb	r3, [r7, #7]
 8009832:	031a      	lsls	r2, r3, #12
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	4413      	add	r3, r2
 8009838:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800983c:	461a      	mov	r2, r3
 800983e:	69fb      	ldr	r3, [r7, #28]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009844:	69fb      	ldr	r3, [r7, #28]
 8009846:	3301      	adds	r3, #1
 8009848:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800984a:	69fb      	ldr	r3, [r7, #28]
 800984c:	3301      	adds	r3, #1
 800984e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009850:	69fb      	ldr	r3, [r7, #28]
 8009852:	3301      	adds	r3, #1
 8009854:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009856:	69fb      	ldr	r3, [r7, #28]
 8009858:	3301      	adds	r3, #1
 800985a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800985c:	69bb      	ldr	r3, [r7, #24]
 800985e:	3301      	adds	r3, #1
 8009860:	61bb      	str	r3, [r7, #24]
 8009862:	69ba      	ldr	r2, [r7, #24]
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	429a      	cmp	r2, r3
 8009868:	d3e2      	bcc.n	8009830 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800986a:	2300      	movs	r3, #0
}
 800986c:	4618      	mov	r0, r3
 800986e:	3724      	adds	r7, #36	@ 0x24
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr

08009878 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009878:	b480      	push	{r7}
 800987a:	b08b      	sub	sp, #44	@ 0x2c
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	4613      	mov	r3, r2
 8009884:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800988e:	88fb      	ldrh	r3, [r7, #6]
 8009890:	089b      	lsrs	r3, r3, #2
 8009892:	b29b      	uxth	r3, r3
 8009894:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009896:	88fb      	ldrh	r3, [r7, #6]
 8009898:	f003 0303 	and.w	r3, r3, #3
 800989c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800989e:	2300      	movs	r3, #0
 80098a0:	623b      	str	r3, [r7, #32]
 80098a2:	e014      	b.n	80098ce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80098aa:	681a      	ldr	r2, [r3, #0]
 80098ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ae:	601a      	str	r2, [r3, #0]
    pDest++;
 80098b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b2:	3301      	adds	r3, #1
 80098b4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80098b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b8:	3301      	adds	r3, #1
 80098ba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80098bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098be:	3301      	adds	r3, #1
 80098c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80098c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c4:	3301      	adds	r3, #1
 80098c6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80098c8:	6a3b      	ldr	r3, [r7, #32]
 80098ca:	3301      	adds	r3, #1
 80098cc:	623b      	str	r3, [r7, #32]
 80098ce:	6a3a      	ldr	r2, [r7, #32]
 80098d0:	697b      	ldr	r3, [r7, #20]
 80098d2:	429a      	cmp	r2, r3
 80098d4:	d3e6      	bcc.n	80098a4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80098d6:	8bfb      	ldrh	r3, [r7, #30]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d01e      	beq.n	800991a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80098dc:	2300      	movs	r3, #0
 80098de:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80098e6:	461a      	mov	r2, r3
 80098e8:	f107 0310 	add.w	r3, r7, #16
 80098ec:	6812      	ldr	r2, [r2, #0]
 80098ee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80098f0:	693a      	ldr	r2, [r7, #16]
 80098f2:	6a3b      	ldr	r3, [r7, #32]
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	00db      	lsls	r3, r3, #3
 80098f8:	fa22 f303 	lsr.w	r3, r2, r3
 80098fc:	b2da      	uxtb	r2, r3
 80098fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009900:	701a      	strb	r2, [r3, #0]
      i++;
 8009902:	6a3b      	ldr	r3, [r7, #32]
 8009904:	3301      	adds	r3, #1
 8009906:	623b      	str	r3, [r7, #32]
      pDest++;
 8009908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800990a:	3301      	adds	r3, #1
 800990c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800990e:	8bfb      	ldrh	r3, [r7, #30]
 8009910:	3b01      	subs	r3, #1
 8009912:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009914:	8bfb      	ldrh	r3, [r7, #30]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d1ea      	bne.n	80098f0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800991a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800991c:	4618      	mov	r0, r3
 800991e:	372c      	adds	r7, #44	@ 0x2c
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr

08009928 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009928:	b480      	push	{r7}
 800992a:	b085      	sub	sp, #20
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	781b      	ldrb	r3, [r3, #0]
 800993a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	785b      	ldrb	r3, [r3, #1]
 8009940:	2b01      	cmp	r3, #1
 8009942:	d12c      	bne.n	800999e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	015a      	lsls	r2, r3, #5
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	4413      	add	r3, r2
 800994c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	2b00      	cmp	r3, #0
 8009954:	db12      	blt.n	800997c <USB_EPSetStall+0x54>
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d00f      	beq.n	800997c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	015a      	lsls	r2, r3, #5
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	4413      	add	r3, r2
 8009964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	68ba      	ldr	r2, [r7, #8]
 800996c:	0151      	lsls	r1, r2, #5
 800996e:	68fa      	ldr	r2, [r7, #12]
 8009970:	440a      	add	r2, r1
 8009972:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009976:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800997a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	015a      	lsls	r2, r3, #5
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	4413      	add	r3, r2
 8009984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	68ba      	ldr	r2, [r7, #8]
 800998c:	0151      	lsls	r1, r2, #5
 800998e:	68fa      	ldr	r2, [r7, #12]
 8009990:	440a      	add	r2, r1
 8009992:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009996:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800999a:	6013      	str	r3, [r2, #0]
 800999c:	e02b      	b.n	80099f6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	015a      	lsls	r2, r3, #5
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	4413      	add	r3, r2
 80099a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	db12      	blt.n	80099d6 <USB_EPSetStall+0xae>
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d00f      	beq.n	80099d6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	015a      	lsls	r2, r3, #5
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	4413      	add	r3, r2
 80099be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	0151      	lsls	r1, r2, #5
 80099c8:	68fa      	ldr	r2, [r7, #12]
 80099ca:	440a      	add	r2, r1
 80099cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80099d4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	015a      	lsls	r2, r3, #5
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	4413      	add	r3, r2
 80099de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	68ba      	ldr	r2, [r7, #8]
 80099e6:	0151      	lsls	r1, r2, #5
 80099e8:	68fa      	ldr	r2, [r7, #12]
 80099ea:	440a      	add	r2, r1
 80099ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80099f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80099f6:	2300      	movs	r3, #0
}
 80099f8:	4618      	mov	r0, r3
 80099fa:	3714      	adds	r7, #20
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr

08009a04 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b085      	sub	sp, #20
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	781b      	ldrb	r3, [r3, #0]
 8009a16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	785b      	ldrb	r3, [r3, #1]
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d128      	bne.n	8009a72 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	015a      	lsls	r2, r3, #5
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	4413      	add	r3, r2
 8009a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	68ba      	ldr	r2, [r7, #8]
 8009a30:	0151      	lsls	r1, r2, #5
 8009a32:	68fa      	ldr	r2, [r7, #12]
 8009a34:	440a      	add	r2, r1
 8009a36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a3a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009a3e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	791b      	ldrb	r3, [r3, #4]
 8009a44:	2b03      	cmp	r3, #3
 8009a46:	d003      	beq.n	8009a50 <USB_EPClearStall+0x4c>
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	791b      	ldrb	r3, [r3, #4]
 8009a4c:	2b02      	cmp	r3, #2
 8009a4e:	d138      	bne.n	8009ac2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	015a      	lsls	r2, r3, #5
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	4413      	add	r3, r2
 8009a58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	68ba      	ldr	r2, [r7, #8]
 8009a60:	0151      	lsls	r1, r2, #5
 8009a62:	68fa      	ldr	r2, [r7, #12]
 8009a64:	440a      	add	r2, r1
 8009a66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a6e:	6013      	str	r3, [r2, #0]
 8009a70:	e027      	b.n	8009ac2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	015a      	lsls	r2, r3, #5
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	4413      	add	r3, r2
 8009a7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	68ba      	ldr	r2, [r7, #8]
 8009a82:	0151      	lsls	r1, r2, #5
 8009a84:	68fa      	ldr	r2, [r7, #12]
 8009a86:	440a      	add	r2, r1
 8009a88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a8c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009a90:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	791b      	ldrb	r3, [r3, #4]
 8009a96:	2b03      	cmp	r3, #3
 8009a98:	d003      	beq.n	8009aa2 <USB_EPClearStall+0x9e>
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	791b      	ldrb	r3, [r3, #4]
 8009a9e:	2b02      	cmp	r3, #2
 8009aa0:	d10f      	bne.n	8009ac2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	015a      	lsls	r2, r3, #5
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	4413      	add	r3, r2
 8009aaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	68ba      	ldr	r2, [r7, #8]
 8009ab2:	0151      	lsls	r1, r2, #5
 8009ab4:	68fa      	ldr	r2, [r7, #12]
 8009ab6:	440a      	add	r2, r1
 8009ab8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ac0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009ac2:	2300      	movs	r3, #0
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3714      	adds	r7, #20
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ace:	4770      	bx	lr

08009ad0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
 8009ad8:	460b      	mov	r3, r1
 8009ada:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	68fa      	ldr	r2, [r7, #12]
 8009aea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009aee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009af2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009afa:	681a      	ldr	r2, [r3, #0]
 8009afc:	78fb      	ldrb	r3, [r7, #3]
 8009afe:	011b      	lsls	r3, r3, #4
 8009b00:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009b04:	68f9      	ldr	r1, [r7, #12]
 8009b06:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009b0e:	2300      	movs	r3, #0
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3714      	adds	r7, #20
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr

08009b1c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	b085      	sub	sp, #20
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	68fa      	ldr	r2, [r7, #12]
 8009b32:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009b36:	f023 0303 	bic.w	r3, r3, #3
 8009b3a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	68fa      	ldr	r2, [r7, #12]
 8009b46:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b4a:	f023 0302 	bic.w	r3, r3, #2
 8009b4e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009b50:	2300      	movs	r3, #0
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3714      	adds	r7, #20
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr

08009b5e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009b5e:	b480      	push	{r7}
 8009b60:	b085      	sub	sp, #20
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	68fa      	ldr	r2, [r7, #12]
 8009b74:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009b78:	f023 0303 	bic.w	r3, r3, #3
 8009b7c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b84:	685b      	ldr	r3, [r3, #4]
 8009b86:	68fa      	ldr	r2, [r7, #12]
 8009b88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b8c:	f043 0302 	orr.w	r3, r3, #2
 8009b90:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009b92:	2300      	movs	r3, #0
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3714      	adds	r7, #20
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr

08009ba0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b085      	sub	sp, #20
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	695b      	ldr	r3, [r3, #20]
 8009bac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	699b      	ldr	r3, [r3, #24]
 8009bb2:	68fa      	ldr	r2, [r7, #12]
 8009bb4:	4013      	ands	r3, r2
 8009bb6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3714      	adds	r7, #20
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr

08009bc6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009bc6:	b480      	push	{r7}
 8009bc8:	b085      	sub	sp, #20
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bd8:	699b      	ldr	r3, [r3, #24]
 8009bda:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009be2:	69db      	ldr	r3, [r3, #28]
 8009be4:	68ba      	ldr	r2, [r7, #8]
 8009be6:	4013      	ands	r3, r2
 8009be8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	0c1b      	lsrs	r3, r3, #16
}
 8009bee:	4618      	mov	r0, r3
 8009bf0:	3714      	adds	r7, #20
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf8:	4770      	bx	lr

08009bfa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009bfa:	b480      	push	{r7}
 8009bfc:	b085      	sub	sp, #20
 8009bfe:	af00      	add	r7, sp, #0
 8009c00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c0c:	699b      	ldr	r3, [r3, #24]
 8009c0e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c16:	69db      	ldr	r3, [r3, #28]
 8009c18:	68ba      	ldr	r2, [r7, #8]
 8009c1a:	4013      	ands	r3, r2
 8009c1c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	b29b      	uxth	r3, r3
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3714      	adds	r7, #20
 8009c26:	46bd      	mov	sp, r7
 8009c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2c:	4770      	bx	lr

08009c2e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009c2e:	b480      	push	{r7}
 8009c30:	b085      	sub	sp, #20
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	6078      	str	r0, [r7, #4]
 8009c36:	460b      	mov	r3, r1
 8009c38:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009c3e:	78fb      	ldrb	r3, [r7, #3]
 8009c40:	015a      	lsls	r2, r3, #5
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	4413      	add	r3, r2
 8009c46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c54:	695b      	ldr	r3, [r3, #20]
 8009c56:	68ba      	ldr	r2, [r7, #8]
 8009c58:	4013      	ands	r3, r2
 8009c5a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009c5c:	68bb      	ldr	r3, [r7, #8]
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3714      	adds	r7, #20
 8009c62:	46bd      	mov	sp, r7
 8009c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c68:	4770      	bx	lr

08009c6a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009c6a:	b480      	push	{r7}
 8009c6c:	b087      	sub	sp, #28
 8009c6e:	af00      	add	r7, sp, #0
 8009c70:	6078      	str	r0, [r7, #4]
 8009c72:	460b      	mov	r3, r1
 8009c74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c80:	691b      	ldr	r3, [r3, #16]
 8009c82:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c8c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009c8e:	78fb      	ldrb	r3, [r7, #3]
 8009c90:	f003 030f 	and.w	r3, r3, #15
 8009c94:	68fa      	ldr	r2, [r7, #12]
 8009c96:	fa22 f303 	lsr.w	r3, r2, r3
 8009c9a:	01db      	lsls	r3, r3, #7
 8009c9c:	b2db      	uxtb	r3, r3
 8009c9e:	693a      	ldr	r2, [r7, #16]
 8009ca0:	4313      	orrs	r3, r2
 8009ca2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009ca4:	78fb      	ldrb	r3, [r7, #3]
 8009ca6:	015a      	lsls	r2, r3, #5
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	4413      	add	r3, r2
 8009cac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cb0:	689b      	ldr	r3, [r3, #8]
 8009cb2:	693a      	ldr	r2, [r7, #16]
 8009cb4:	4013      	ands	r3, r2
 8009cb6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009cb8:	68bb      	ldr	r3, [r7, #8]
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	371c      	adds	r7, #28
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr

08009cc6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009cc6:	b480      	push	{r7}
 8009cc8:	b083      	sub	sp, #12
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	695b      	ldr	r3, [r3, #20]
 8009cd2:	f003 0301 	and.w	r3, r3, #1
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	370c      	adds	r7, #12
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce0:	4770      	bx	lr

08009ce2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009ce2:	b480      	push	{r7}
 8009ce4:	b085      	sub	sp, #20
 8009ce6:	af00      	add	r7, sp, #0
 8009ce8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	68fa      	ldr	r2, [r7, #12]
 8009cf8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009cfc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009d00:	f023 0307 	bic.w	r3, r3, #7
 8009d04:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d0c:	685b      	ldr	r3, [r3, #4]
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d18:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009d1a:	2300      	movs	r3, #0
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3714      	adds	r7, #20
 8009d20:	46bd      	mov	sp, r7
 8009d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d26:	4770      	bx	lr

08009d28 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b087      	sub	sp, #28
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	60f8      	str	r0, [r7, #12]
 8009d30:	460b      	mov	r3, r1
 8009d32:	607a      	str	r2, [r7, #4]
 8009d34:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	333c      	adds	r3, #60	@ 0x3c
 8009d3e:	3304      	adds	r3, #4
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	4a26      	ldr	r2, [pc, #152]	@ (8009de0 <USB_EP0_OutStart+0xb8>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d90a      	bls.n	8009d62 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009d4c:	697b      	ldr	r3, [r7, #20]
 8009d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d5c:	d101      	bne.n	8009d62 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009d5e:	2300      	movs	r3, #0
 8009d60:	e037      	b.n	8009dd2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d68:	461a      	mov	r2, r3
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d74:	691b      	ldr	r3, [r3, #16]
 8009d76:	697a      	ldr	r2, [r7, #20]
 8009d78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d7c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009d80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d88:	691b      	ldr	r3, [r3, #16]
 8009d8a:	697a      	ldr	r2, [r7, #20]
 8009d8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d90:	f043 0318 	orr.w	r3, r3, #24
 8009d94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d9c:	691b      	ldr	r3, [r3, #16]
 8009d9e:	697a      	ldr	r2, [r7, #20]
 8009da0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009da4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009da8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009daa:	7afb      	ldrb	r3, [r7, #11]
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d10f      	bne.n	8009dd0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009db6:	461a      	mov	r2, r3
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	697a      	ldr	r2, [r7, #20]
 8009dc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009dca:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009dce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009dd0:	2300      	movs	r3, #0
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	371c      	adds	r7, #28
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ddc:	4770      	bx	lr
 8009dde:	bf00      	nop
 8009de0:	4f54300a 	.word	0x4f54300a

08009de4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009de4:	b480      	push	{r7}
 8009de6:	b085      	sub	sp, #20
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009dec:	2300      	movs	r3, #0
 8009dee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	3301      	adds	r3, #1
 8009df4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009dfc:	d901      	bls.n	8009e02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009dfe:	2303      	movs	r3, #3
 8009e00:	e022      	b.n	8009e48 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	691b      	ldr	r3, [r3, #16]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	daf2      	bge.n	8009df0 <USB_CoreReset+0xc>

  count = 10U;
 8009e0a:	230a      	movs	r3, #10
 8009e0c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009e0e:	e002      	b.n	8009e16 <USB_CoreReset+0x32>
  {
    count--;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	3b01      	subs	r3, #1
 8009e14:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d1f9      	bne.n	8009e10 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	691b      	ldr	r3, [r3, #16]
 8009e20:	f043 0201 	orr.w	r2, r3, #1
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009e34:	d901      	bls.n	8009e3a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009e36:	2303      	movs	r3, #3
 8009e38:	e006      	b.n	8009e48 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	691b      	ldr	r3, [r3, #16]
 8009e3e:	f003 0301 	and.w	r3, r3, #1
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d0f0      	beq.n	8009e28 <USB_CoreReset+0x44>

  return HAL_OK;
 8009e46:	2300      	movs	r3, #0
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3714      	adds	r7, #20
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr

08009e54 <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 8009e60:	f643 4050 	movw	r0, #15440	@ 0x3c50
 8009e64:	f002 fc4c 	bl	800c700 <USBD_static_malloc>
 8009e68:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d109      	bne.n	8009e84 <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	32b0      	adds	r2, #176	@ 0xb0
 8009e7a:	2100      	movs	r1, #0
 8009e7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009e80:	2302      	movs	r3, #2
 8009e82:	e07e      	b.n	8009f82 <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	32b0      	adds	r2, #176	@ 0xb0
 8009e8e:	68f9      	ldr	r1, [r7, #12]
 8009e90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	32b0      	adds	r2, #176	@ 0xb0
 8009e9e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	7c1b      	ldrb	r3, [r3, #16]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d10e      	bne.n	8009ece <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 8009eb0:	4b36      	ldr	r3, [pc, #216]	@ (8009f8c <USBD_AUDIO_Init+0x138>)
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	f003 020f 	and.w	r2, r3, #15
 8009eb8:	6879      	ldr	r1, [r7, #4]
 8009eba:	4613      	mov	r3, r2
 8009ebc:	009b      	lsls	r3, r3, #2
 8009ebe:	4413      	add	r3, r2
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	440b      	add	r3, r1
 8009ec4:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009ec8:	2201      	movs	r2, #1
 8009eca:	601a      	str	r2, [r3, #0]
 8009ecc:	e00d      	b.n	8009eea <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 8009ece:	4b2f      	ldr	r3, [pc, #188]	@ (8009f8c <USBD_AUDIO_Init+0x138>)
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	f003 020f 	and.w	r2, r3, #15
 8009ed6:	6879      	ldr	r1, [r7, #4]
 8009ed8:	4613      	mov	r3, r2
 8009eda:	009b      	lsls	r3, r3, #2
 8009edc:	4413      	add	r3, r2
 8009ede:	009b      	lsls	r3, r3, #2
 8009ee0:	440b      	add	r3, r1
 8009ee2:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	601a      	str	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 8009eea:	4b28      	ldr	r3, [pc, #160]	@ (8009f8c <USBD_AUDIO_Init+0x138>)
 8009eec:	7819      	ldrb	r1, [r3, #0]
 8009eee:	23c0      	movs	r3, #192	@ 0xc0
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f002 fae1 	bl	800c4ba <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 8009ef8:	4b24      	ldr	r3, [pc, #144]	@ (8009f8c <USBD_AUDIO_Init+0x138>)
 8009efa:	781b      	ldrb	r3, [r3, #0]
 8009efc:	f003 020f 	and.w	r2, r3, #15
 8009f00:	6879      	ldr	r1, [r7, #4]
 8009f02:	4613      	mov	r3, r2
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	4413      	add	r3, r2
 8009f08:	009b      	lsls	r3, r3, #2
 8009f0a:	440b      	add	r3, r1
 8009f0c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009f10:	2201      	movs	r2, #1
 8009f12:	701a      	strb	r2, [r3, #0]

  haudio->alt_setting = 0U;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2200      	movs	r2, #0
 8009f18:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009f20:	2203      	movs	r2, #3
 8009f22:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8009f44:	2200      	movs	r2, #0
 8009f46:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	33b0      	adds	r3, #176	@ 0xb0
 8009f54:	009b      	lsls	r3, r3, #2
 8009f56:	4413      	add	r3, r2
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	2146      	movs	r1, #70	@ 0x46
 8009f60:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 8009f64:	4798      	blx	r3
 8009f66:	4603      	mov	r3, r0
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d001      	beq.n	8009f70 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 8009f6c:	2303      	movs	r3, #3
 8009f6e:	e008      	b.n	8009f82 <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 8009f70:	4b06      	ldr	r3, [pc, #24]	@ (8009f8c <USBD_AUDIO_Init+0x138>)
 8009f72:	7819      	ldrb	r1, [r3, #0]
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	1d1a      	adds	r2, r3, #4
 8009f78:	23c0      	movs	r3, #192	@ 0xc0
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f002 fb8c 	bl	800c698 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8009f80:	2300      	movs	r3, #0
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	3710      	adds	r7, #16
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bd80      	pop	{r7, pc}
 8009f8a:	bf00      	nop
 8009f8c:	200000fa 	.word	0x200000fa

08009f90 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	460b      	mov	r3, r1
 8009f9a:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 8009f9c:	4b28      	ldr	r3, [pc, #160]	@ (800a040 <USBD_AUDIO_DeInit+0xb0>)
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	f002 faaf 	bl	800c506 <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 8009fa8:	4b25      	ldr	r3, [pc, #148]	@ (800a040 <USBD_AUDIO_DeInit+0xb0>)
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	f003 020f 	and.w	r2, r3, #15
 8009fb0:	6879      	ldr	r1, [r7, #4]
 8009fb2:	4613      	mov	r3, r2
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	4413      	add	r3, r2
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	440b      	add	r3, r1
 8009fbc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 8009fc4:	4b1e      	ldr	r3, [pc, #120]	@ (800a040 <USBD_AUDIO_DeInit+0xb0>)
 8009fc6:	781b      	ldrb	r3, [r3, #0]
 8009fc8:	f003 020f 	and.w	r2, r3, #15
 8009fcc:	6879      	ldr	r1, [r7, #4]
 8009fce:	4613      	mov	r3, r2
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	4413      	add	r3, r2
 8009fd4:	009b      	lsls	r3, r3, #2
 8009fd6:	440b      	add	r3, r1
 8009fd8:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8009fdc:	2200      	movs	r2, #0
 8009fde:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	32b0      	adds	r2, #176	@ 0xb0
 8009fea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d020      	beq.n	800a034 <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	33b0      	adds	r3, #176	@ 0xb0
 8009ffc:	009b      	lsls	r3, r3, #2
 8009ffe:	4413      	add	r3, r2
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	685b      	ldr	r3, [r3, #4]
 800a004:	2000      	movs	r0, #0
 800a006:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	32b0      	adds	r2, #176	@ 0xb0
 800a012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a016:	4618      	mov	r0, r3
 800a018:	f002 fb80 	bl	800c71c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	32b0      	adds	r2, #176	@ 0xb0
 800a026:	2100      	movs	r1, #0
 800a028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2200      	movs	r2, #0
 800a030:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3708      	adds	r7, #8
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
 800a03e:	bf00      	nop
 800a040:	200000fa 	.word	0x200000fa

0800a044 <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b086      	sub	sp, #24
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800a04e:	2300      	movs	r3, #0
 800a050:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 800a052:	2300      	movs	r3, #0
 800a054:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	32b0      	adds	r2, #176	@ 0xb0
 800a060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a064:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 800a066:	693b      	ldr	r3, [r7, #16]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d101      	bne.n	800a070 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800a06c:	2303      	movs	r3, #3
 800a06e:	e0c1      	b.n	800a1f4 <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	781b      	ldrb	r3, [r3, #0]
 800a074:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d01a      	beq.n	800a0b2 <USBD_AUDIO_Setup+0x6e>
 800a07c:	2b20      	cmp	r3, #32
 800a07e:	f040 80b1 	bne.w	800a1e4 <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	785b      	ldrb	r3, [r3, #1]
 800a086:	2b01      	cmp	r3, #1
 800a088:	d006      	beq.n	800a098 <USBD_AUDIO_Setup+0x54>
 800a08a:	2b81      	cmp	r3, #129	@ 0x81
 800a08c:	d109      	bne.n	800a0a2 <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 800a08e:	6839      	ldr	r1, [r7, #0]
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 faaf 	bl	800a5f4 <AUDIO_REQ_GetCurrent>
          break;
 800a096:	e00b      	b.n	800a0b0 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 800a098:	6839      	ldr	r1, [r7, #0]
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f000 fad6 	bl	800a64c <AUDIO_REQ_SetCurrent>
          break;
 800a0a0:	e006      	b.n	800a0b0 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 800a0a2:	6839      	ldr	r1, [r7, #0]
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f001 fd54 	bl	800bb52 <USBD_CtlError>
          ret = USBD_FAIL;
 800a0aa:	2303      	movs	r3, #3
 800a0ac:	75fb      	strb	r3, [r7, #23]
          break;
 800a0ae:	bf00      	nop
      }
      break;
 800a0b0:	e09f      	b.n	800a1f2 <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	785b      	ldrb	r3, [r3, #1]
 800a0b6:	2b0b      	cmp	r3, #11
 800a0b8:	f200 8089 	bhi.w	800a1ce <USBD_AUDIO_Setup+0x18a>
 800a0bc:	a201      	add	r2, pc, #4	@ (adr r2, 800a0c4 <USBD_AUDIO_Setup+0x80>)
 800a0be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0c2:	bf00      	nop
 800a0c4:	0800a0f5 	.word	0x0800a0f5
 800a0c8:	0800a1dd 	.word	0x0800a1dd
 800a0cc:	0800a1cf 	.word	0x0800a1cf
 800a0d0:	0800a1cf 	.word	0x0800a1cf
 800a0d4:	0800a1cf 	.word	0x0800a1cf
 800a0d8:	0800a1cf 	.word	0x0800a1cf
 800a0dc:	0800a11f 	.word	0x0800a11f
 800a0e0:	0800a1cf 	.word	0x0800a1cf
 800a0e4:	0800a1cf 	.word	0x0800a1cf
 800a0e8:	0800a1cf 	.word	0x0800a1cf
 800a0ec:	0800a167 	.word	0x0800a167
 800a0f0:	0800a18f 	.word	0x0800a18f
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	2b03      	cmp	r3, #3
 800a0fe:	d107      	bne.n	800a110 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a100:	f107 0308 	add.w	r3, r7, #8
 800a104:	2202      	movs	r2, #2
 800a106:	4619      	mov	r1, r3
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f001 fd9f 	bl	800bc4c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a10e:	e068      	b.n	800a1e2 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a110:	6839      	ldr	r1, [r7, #0]
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f001 fd1d 	bl	800bb52 <USBD_CtlError>
            ret = USBD_FAIL;
 800a118:	2303      	movs	r3, #3
 800a11a:	75fb      	strb	r3, [r7, #23]
          break;
 800a11c:	e061      	b.n	800a1e2 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	885b      	ldrh	r3, [r3, #2]
 800a122:	0a1b      	lsrs	r3, r3, #8
 800a124:	b29b      	uxth	r3, r3
 800a126:	2b21      	cmp	r3, #33	@ 0x21
 800a128:	d15a      	bne.n	800a1e0 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a130:	4618      	mov	r0, r3
 800a132:	f000 faf9 	bl	800a728 <USBD_AUDIO_GetAudioHeaderDesc>
 800a136:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d00c      	beq.n	800a158 <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	88db      	ldrh	r3, [r3, #6]
 800a142:	2b09      	cmp	r3, #9
 800a144:	bf28      	it	cs
 800a146:	2309      	movcs	r3, #9
 800a148:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 800a14a:	897b      	ldrh	r3, [r7, #10]
 800a14c:	461a      	mov	r2, r3
 800a14e:	68f9      	ldr	r1, [r7, #12]
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f001 fd7b 	bl	800bc4c <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 800a156:	e043      	b.n	800a1e0 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 800a158:	6839      	ldr	r1, [r7, #0]
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f001 fcf9 	bl	800bb52 <USBD_CtlError>
              ret = USBD_FAIL;
 800a160:	2303      	movs	r3, #3
 800a162:	75fb      	strb	r3, [r7, #23]
          break;
 800a164:	e03c      	b.n	800a1e0 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	2b03      	cmp	r3, #3
 800a170:	d106      	bne.n	800a180 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	2201      	movs	r2, #1
 800a176:	4619      	mov	r1, r3
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f001 fd67 	bl	800bc4c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a17e:	e030      	b.n	800a1e2 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a180:	6839      	ldr	r1, [r7, #0]
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f001 fce5 	bl	800bb52 <USBD_CtlError>
            ret = USBD_FAIL;
 800a188:	2303      	movs	r3, #3
 800a18a:	75fb      	strb	r3, [r7, #23]
          break;
 800a18c:	e029      	b.n	800a1e2 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a194:	b2db      	uxtb	r3, r3
 800a196:	2b03      	cmp	r3, #3
 800a198:	d112      	bne.n	800a1c0 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	885b      	ldrh	r3, [r3, #2]
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	d806      	bhi.n	800a1b2 <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	885b      	ldrh	r3, [r3, #2]
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	693b      	ldr	r3, [r7, #16]
 800a1ae:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a1b0:	e017      	b.n	800a1e2 <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 800a1b2:	6839      	ldr	r1, [r7, #0]
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	f001 fccc 	bl	800bb52 <USBD_CtlError>
              ret = USBD_FAIL;
 800a1ba:	2303      	movs	r3, #3
 800a1bc:	75fb      	strb	r3, [r7, #23]
          break;
 800a1be:	e010      	b.n	800a1e2 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a1c0:	6839      	ldr	r1, [r7, #0]
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f001 fcc5 	bl	800bb52 <USBD_CtlError>
            ret = USBD_FAIL;
 800a1c8:	2303      	movs	r3, #3
 800a1ca:	75fb      	strb	r3, [r7, #23]
          break;
 800a1cc:	e009      	b.n	800a1e2 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a1ce:	6839      	ldr	r1, [r7, #0]
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f001 fcbe 	bl	800bb52 <USBD_CtlError>
          ret = USBD_FAIL;
 800a1d6:	2303      	movs	r3, #3
 800a1d8:	75fb      	strb	r3, [r7, #23]
          break;
 800a1da:	e002      	b.n	800a1e2 <USBD_AUDIO_Setup+0x19e>
          break;
 800a1dc:	bf00      	nop
 800a1de:	e008      	b.n	800a1f2 <USBD_AUDIO_Setup+0x1ae>
          break;
 800a1e0:	bf00      	nop
      }
      break;
 800a1e2:	e006      	b.n	800a1f2 <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 800a1e4:	6839      	ldr	r1, [r7, #0]
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f001 fcb3 	bl	800bb52 <USBD_CtlError>
      ret = USBD_FAIL;
 800a1ec:	2303      	movs	r3, #3
 800a1ee:	75fb      	strb	r3, [r7, #23]
      break;
 800a1f0:	bf00      	nop
  }

  return (uint8_t)ret;
 800a1f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3718      	adds	r7, #24
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	226d      	movs	r2, #109	@ 0x6d
 800a208:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 800a20a:	4b03      	ldr	r3, [pc, #12]	@ (800a218 <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	370c      	adds	r7, #12
 800a210:	46bd      	mov	sp, r7
 800a212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a216:	4770      	bx	lr
 800a218:	20000080 	.word	0x20000080

0800a21c <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	460b      	mov	r3, r1
 800a226:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	370c      	adds	r7, #12
 800a22e:	46bd      	mov	sp, r7
 800a230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a234:	4770      	bx	lr

0800a236 <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a236:	b580      	push	{r7, lr}
 800a238:	b084      	sub	sp, #16
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	32b0      	adds	r2, #176	@ 0xb0
 800a248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a24c:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d101      	bne.n	800a258 <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a254:	2303      	movs	r3, #3
 800a256:	e02a      	b.n	800a2ae <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a25e:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 800a262:	2b01      	cmp	r3, #1
 800a264:	d122      	bne.n	800a2ac <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a26c:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 800a270:	2b02      	cmp	r3, #2
 800a272:	d11b      	bne.n	800a2ac <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a27a:	687a      	ldr	r2, [r7, #4]
 800a27c:	33b0      	adds	r3, #176	@ 0xb0
 800a27e:	009b      	lsls	r3, r3, #2
 800a280:	4413      	add	r3, r2
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	691b      	ldr	r3, [r3, #16]
 800a286:	68fa      	ldr	r2, [r7, #12]
 800a288:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800a28c:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 800a290:	4610      	mov	r0, r2
 800a292:	4798      	blx	r3
      haudio->control.cmd = 0U;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a29a:	2200      	movs	r2, #0
 800a29c:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 800a2ac:	2300      	movs	r3, #0
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3710      	adds	r7, #16
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}

0800a2b6 <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 800a2b6:	b480      	push	{r7}
 800a2b8:	b083      	sub	sp, #12
 800a2ba:	af00      	add	r7, sp, #0
 800a2bc:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 800a2be:	2300      	movs	r3, #0
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	370c      	adds	r7, #12
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ca:	4770      	bx	lr

0800a2cc <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b083      	sub	sp, #12
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 800a2d4:	2300      	movs	r3, #0
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	370c      	adds	r7, #12
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e0:	4770      	bx	lr

0800a2e2 <USBD_AUDIO_Sync>:
  * @param  pdev: device instance
  * @param  offset: audio offset
  * @retval status
  */
void USBD_AUDIO_Sync(USBD_HandleTypeDef *pdev, AUDIO_OffsetTypeDef offset)
{
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b084      	sub	sp, #16
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
 800a2ea:	460b      	mov	r3, r1
 800a2ec:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint32_t BufferSize = AUDIO_TOTAL_BUF_SIZE / 2U;
 800a2ee:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 800a2f2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	32b0      	adds	r2, #176	@ 0xb0
 800a2fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a302:	2b00      	cmp	r3, #0
 800a304:	f000 80a3 	beq.w	800a44e <USBD_AUDIO_Sync+0x16c>
  {
    return;
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	32b0      	adds	r2, #176	@ 0xb0
 800a312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a316:	60bb      	str	r3, [r7, #8]

  haudio->offset = offset;
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a31e:	461a      	mov	r2, r3
 800a320:	78fb      	ldrb	r3, [r7, #3]
 800a322:	f882 3c04 	strb.w	r3, [r2, #3076]	@ 0xc04

  if (haudio->rd_enable == 1U)
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a32c:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 800a330:	2b01      	cmp	r3, #1
 800a332:	d11b      	bne.n	800a36c <USBD_AUDIO_Sync+0x8a>
  {
    haudio->rd_ptr += (uint16_t)BufferSize;
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a33a:	f8b3 2c06 	ldrh.w	r2, [r3, #3078]	@ 0xc06
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	b29b      	uxth	r3, r3
 800a342:	4413      	add	r3, r2
 800a344:	b29a      	uxth	r2, r3
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a34c:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06

    if (haudio->rd_ptr == AUDIO_TOTAL_BUF_SIZE)
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a356:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 800a35a:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 800a35e:	d105      	bne.n	800a36c <USBD_AUDIO_Sync+0x8a>
    {
      /* roll back */
      haudio->rd_ptr = 0U;
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a366:	2200      	movs	r2, #0
 800a368:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
    }
  }

  if (haudio->rd_ptr > haudio->wr_ptr)
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a372:	f8b3 2c06 	ldrh.w	r2, [r3, #3078]	@ 0xc06
 800a376:	68bb      	ldr	r3, [r7, #8]
 800a378:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a37c:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a380:	429a      	cmp	r2, r3
 800a382:	d924      	bls.n	800a3ce <USBD_AUDIO_Sync+0xec>
  {
    if ((haudio->rd_ptr - haudio->wr_ptr) < AUDIO_OUT_PACKET)
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a38a:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 800a38e:	461a      	mov	r2, r3
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a396:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a39a:	1ad3      	subs	r3, r2, r3
 800a39c:	2bbf      	cmp	r3, #191	@ 0xbf
 800a39e:	dc03      	bgt.n	800a3a8 <USBD_AUDIO_Sync+0xc6>
    {
      BufferSize += 4U;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	3304      	adds	r3, #4
 800a3a4:	60fb      	str	r3, [r7, #12]
 800a3a6:	e036      	b.n	800a416 <USBD_AUDIO_Sync+0x134>
    }
    else
    {
      if ((haudio->rd_ptr - haudio->wr_ptr) > (AUDIO_TOTAL_BUF_SIZE - AUDIO_OUT_PACKET))
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a3ae:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a3ba:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a3be:	1ad3      	subs	r3, r2, r3
 800a3c0:	f5b3 5f6d 	cmp.w	r3, #15168	@ 0x3b40
 800a3c4:	dd27      	ble.n	800a416 <USBD_AUDIO_Sync+0x134>
      {
        BufferSize -= 4U;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	3b04      	subs	r3, #4
 800a3ca:	60fb      	str	r3, [r7, #12]
 800a3cc:	e023      	b.n	800a416 <USBD_AUDIO_Sync+0x134>
      }
    }
  }
  else
  {
    if ((haudio->wr_ptr - haudio->rd_ptr) < AUDIO_OUT_PACKET)
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a3d4:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a3d8:	461a      	mov	r2, r3
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a3e0:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 800a3e4:	1ad3      	subs	r3, r2, r3
 800a3e6:	2bbf      	cmp	r3, #191	@ 0xbf
 800a3e8:	dc03      	bgt.n	800a3f2 <USBD_AUDIO_Sync+0x110>
    {
      BufferSize -= 4U;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	3b04      	subs	r3, #4
 800a3ee:	60fb      	str	r3, [r7, #12]
 800a3f0:	e011      	b.n	800a416 <USBD_AUDIO_Sync+0x134>
    }
    else
    {
      if ((haudio->wr_ptr - haudio->rd_ptr) > (AUDIO_TOTAL_BUF_SIZE - AUDIO_OUT_PACKET))
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a3f8:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a3fc:	461a      	mov	r2, r3
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a404:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 800a408:	1ad3      	subs	r3, r2, r3
 800a40a:	f5b3 5f6d 	cmp.w	r3, #15168	@ 0x3b40
 800a40e:	dd02      	ble.n	800a416 <USBD_AUDIO_Sync+0x134>
      {
        BufferSize += 4U;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	3304      	adds	r3, #4
 800a414:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  if (haudio->offset == AUDIO_OFFSET_FULL)
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a41c:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 800a420:	2b02      	cmp	r3, #2
 800a422:	d115      	bne.n	800a450 <USBD_AUDIO_Sync+0x16e>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a42a:	687a      	ldr	r2, [r7, #4]
 800a42c:	33b0      	adds	r3, #176	@ 0xb0
 800a42e:	009b      	lsls	r3, r3, #2
 800a430:	4413      	add	r3, r2
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	689b      	ldr	r3, [r3, #8]
 800a436:	68ba      	ldr	r2, [r7, #8]
 800a438:	1d10      	adds	r0, r2, #4
 800a43a:	2202      	movs	r2, #2
 800a43c:	68f9      	ldr	r1, [r7, #12]
 800a43e:	4798      	blx	r3
                                                                        BufferSize, AUDIO_CMD_PLAY);
    haudio->offset = AUDIO_OFFSET_NONE;
 800a440:	68bb      	ldr	r3, [r7, #8]
 800a442:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a446:	2200      	movs	r2, #0
 800a448:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
 800a44c:	e000      	b.n	800a450 <USBD_AUDIO_Sync+0x16e>
    return;
 800a44e:	bf00      	nop
  }
}
 800a450:	3710      	adds	r7, #16
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}

0800a456 <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a456:	b480      	push	{r7}
 800a458:	b083      	sub	sp, #12
 800a45a:	af00      	add	r7, sp, #0
 800a45c:	6078      	str	r0, [r7, #4]
 800a45e:	460b      	mov	r3, r1
 800a460:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 800a462:	2300      	movs	r3, #0
}
 800a464:	4618      	mov	r0, r3
 800a466:	370c      	adds	r7, #12
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr

0800a470 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b084      	sub	sp, #16
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
 800a478:	460b      	mov	r3, r1
 800a47a:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	32b0      	adds	r2, #176	@ 0xb0
 800a486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d101      	bne.n	800a492 <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a48e:	2303      	movs	r3, #3
 800a490:	e016      	b.n	800a4c0 <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	32b0      	adds	r2, #176	@ 0xb0
 800a49c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4a0:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a4a8:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a4ac:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	4413      	add	r3, r2
 800a4b2:	1d1a      	adds	r2, r3, #4
 800a4b4:	78f9      	ldrb	r1, [r7, #3]
 800a4b6:	23c0      	movs	r3, #192	@ 0xc0
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f002 f8ed 	bl	800c698 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 800a4be:	2300      	movs	r3, #0
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3710      	adds	r7, #16
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b084      	sub	sp, #16
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	460b      	mov	r3, r1
 800a4d2:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	32b0      	adds	r2, #176	@ 0xb0
 800a4de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4e2:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d101      	bne.n	800a4ee <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a4ea:	2303      	movs	r3, #3
 800a4ec:	e07c      	b.n	800a5e8 <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 800a4ee:	4b40      	ldr	r3, [pc, #256]	@ (800a5f0 <USBD_AUDIO_DataOut+0x128>)
 800a4f0:	781b      	ldrb	r3, [r3, #0]
 800a4f2:	78fa      	ldrb	r2, [r7, #3]
 800a4f4:	429a      	cmp	r2, r3
 800a4f6:	d176      	bne.n	800a5e6 <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 800a4f8:	78fb      	ldrb	r3, [r7, #3]
 800a4fa:	4619      	mov	r1, r3
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f002 f8ec 	bl	800c6da <USBD_LL_GetRxDataSize>
 800a502:	4603      	mov	r3, r0
 800a504:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a50c:	687a      	ldr	r2, [r7, #4]
 800a50e:	33b0      	adds	r3, #176	@ 0xb0
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	4413      	add	r3, r2
 800a514:	685b      	ldr	r3, [r3, #4]
 800a516:	695b      	ldr	r3, [r3, #20]
 800a518:	68fa      	ldr	r2, [r7, #12]
 800a51a:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800a51e:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 800a522:	4611      	mov	r1, r2
 800a524:	68fa      	ldr	r2, [r7, #12]
 800a526:	440a      	add	r2, r1
 800a528:	1d10      	adds	r0, r2, #4
 800a52a:	8979      	ldrh	r1, [r7, #10]
 800a52c:	2201      	movs	r2, #1
 800a52e:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a536:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 800a53a:	897b      	ldrh	r3, [r7, #10]
 800a53c:	4413      	add	r3, r2
 800a53e:	b29a      	uxth	r2, r3
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a546:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a550:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a554:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 800a558:	d321      	bcc.n	800a59e <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a560:	2200      	movs	r2, #0
 800a562:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a56c:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 800a570:	2b03      	cmp	r3, #3
 800a572:	d114      	bne.n	800a59e <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	33b0      	adds	r3, #176	@ 0xb0
 800a57e:	009b      	lsls	r3, r3, #2
 800a580:	4413      	add	r3, r2
 800a582:	685b      	ldr	r3, [r3, #4]
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	68fa      	ldr	r2, [r7, #12]
 800a588:	1d10      	adds	r0, r2, #4
 800a58a:	2201      	movs	r2, #1
 800a58c:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 800a590:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a598:	2200      	movs	r2, #0
 800a59a:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a5a4:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d10d      	bne.n	800a5c8 <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a5b2:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a5b6:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 800a5ba:	d105      	bne.n	800a5c8 <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a5c2:	2201      	movs	r2, #1
 800a5c4:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 800a5c8:	4b09      	ldr	r3, [pc, #36]	@ (800a5f0 <USBD_AUDIO_DataOut+0x128>)
 800a5ca:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a5d2:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800a5d6:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	4413      	add	r3, r2
 800a5dc:	1d1a      	adds	r2, r3, #4
 800a5de:	23c0      	movs	r3, #192	@ 0xc0
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f002 f859 	bl	800c698 <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 800a5e6:	2300      	movs	r3, #0
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3710      	adds	r7, #16
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}
 800a5f0:	200000fa 	.word	0x200000fa

0800a5f4 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b084      	sub	sp, #16
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
 800a5fc:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	32b0      	adds	r2, #176	@ 0xb0
 800a608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a60c:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d017      	beq.n	800a644 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 800a61a:	330b      	adds	r3, #11
 800a61c:	2240      	movs	r2, #64	@ 0x40
 800a61e:	2100      	movs	r1, #0
 800a620:	4618      	mov	r0, r3
 800a622:	f002 f8b1 	bl	800c788 <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 800a62c:	330b      	adds	r3, #11
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 800a62e:	683a      	ldr	r2, [r7, #0]
 800a630:	88d2      	ldrh	r2, [r2, #6]
 800a632:	2a40      	cmp	r2, #64	@ 0x40
 800a634:	bf28      	it	cs
 800a636:	2240      	movcs	r2, #64	@ 0x40
 800a638:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800a63a:	4619      	mov	r1, r3
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f001 fb05 	bl	800bc4c <USBD_CtlSendData>
 800a642:	e000      	b.n	800a646 <AUDIO_REQ_GetCurrent+0x52>
    return;
 800a644:	bf00      	nop
}
 800a646:	3710      	adds	r7, #16
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b084      	sub	sp, #16
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	32b0      	adds	r2, #176	@ 0xb0
 800a660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a664:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d02f      	beq.n	800a6cc <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	88db      	ldrh	r3, [r3, #6]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d02c      	beq.n	800a6ce <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a67a:	2201      	movs	r2, #1
 800a67c:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	88db      	ldrh	r3, [r3, #6]
 800a684:	2b3f      	cmp	r3, #63	@ 0x3f
 800a686:	d803      	bhi.n	800a690 <AUDIO_REQ_SetCurrent+0x44>
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	88db      	ldrh	r3, [r3, #6]
 800a68c:	b2da      	uxtb	r2, r3
 800a68e:	e000      	b.n	800a692 <AUDIO_REQ_SetCurrent+0x46>
 800a690:	2240      	movs	r2, #64	@ 0x40
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a698:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	889b      	ldrh	r3, [r3, #4]
 800a6a0:	0a1b      	lsrs	r3, r3, #8
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	b2da      	uxtb	r2, r3
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800a6ac:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 800a6b6:	330b      	adds	r3, #11
 800a6b8:	68fa      	ldr	r2, [r7, #12]
 800a6ba:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800a6be:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 800a6c2:	4619      	mov	r1, r3
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f001 faf0 	bl	800bcaa <USBD_CtlPrepareRx>
 800a6ca:	e000      	b.n	800a6ce <AUDIO_REQ_SetCurrent+0x82>
    return;
 800a6cc:	bf00      	nop
  }
}
 800a6ce:	3710      	adds	r7, #16
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b083      	sub	sp, #12
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	220a      	movs	r2, #10
 800a6e0:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 800a6e2:	4b03      	ldr	r3, [pc, #12]	@ (800a6f0 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	370c      	adds	r7, #12
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr
 800a6f0:	200000f0 	.word	0x200000f0

0800a6f4 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b083      	sub	sp, #12
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d101      	bne.n	800a708 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a704:	2303      	movs	r3, #3
 800a706:	e009      	b.n	800a71c <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a70e:	687a      	ldr	r2, [r7, #4]
 800a710:	33b0      	adds	r3, #176	@ 0xb0
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	4413      	add	r3, r2
 800a716:	683a      	ldr	r2, [r7, #0]
 800a718:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a71a:	2300      	movs	r3, #0
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	370c      	adds	r7, #12
 800a720:	46bd      	mov	sp, r7
 800a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a726:	4770      	bx	lr

0800a728 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b086      	sub	sp, #24
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 800a738:	2300      	movs	r3, #0
 800a73a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	885b      	ldrh	r3, [r3, #2]
 800a740:	b29b      	uxth	r3, r3
 800a742:	68fa      	ldr	r2, [r7, #12]
 800a744:	7812      	ldrb	r2, [r2, #0]
 800a746:	4293      	cmp	r3, r2
 800a748:	d91b      	bls.n	800a782 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	781b      	ldrb	r3, [r3, #0]
 800a74e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a750:	e011      	b.n	800a776 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a752:	f107 030a 	add.w	r3, r7, #10
 800a756:	4619      	mov	r1, r3
 800a758:	6978      	ldr	r0, [r7, #20]
 800a75a:	f000 fbf9 	bl	800af50 <USBD_GetNextDesc>
 800a75e:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	785b      	ldrb	r3, [r3, #1]
 800a764:	2b24      	cmp	r3, #36	@ 0x24
 800a766:	d106      	bne.n	800a776 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800a76c:	2b01      	cmp	r3, #1
 800a76e:	d102      	bne.n	800a776 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	613b      	str	r3, [r7, #16]
        break;
 800a774:	e005      	b.n	800a782 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	885b      	ldrh	r3, [r3, #2]
 800a77a:	b29a      	uxth	r2, r3
 800a77c:	897b      	ldrh	r3, [r7, #10]
 800a77e:	429a      	cmp	r2, r3
 800a780:	d8e7      	bhi.n	800a752 <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 800a782:	693b      	ldr	r3, [r7, #16]
}
 800a784:	4618      	mov	r0, r3
 800a786:	3718      	adds	r7, #24
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}

0800a78c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b086      	sub	sp, #24
 800a790:	af00      	add	r7, sp, #0
 800a792:	60f8      	str	r0, [r7, #12]
 800a794:	60b9      	str	r1, [r7, #8]
 800a796:	4613      	mov	r3, r2
 800a798:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d101      	bne.n	800a7a4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a7a0:	2303      	movs	r3, #3
 800a7a2:	e01f      	b.n	800a7e4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d003      	beq.n	800a7ca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	68ba      	ldr	r2, [r7, #8]
 800a7c6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	2201      	movs	r2, #1
 800a7ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	79fa      	ldrb	r2, [r7, #7]
 800a7d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a7d8:	68f8      	ldr	r0, [r7, #12]
 800a7da:	f001 fe07 	bl	800c3ec <USBD_LL_Init>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a7e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3718      	adds	r7, #24
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b084      	sub	sp, #16
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
 800a7f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d101      	bne.n	800a804 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a800:	2303      	movs	r3, #3
 800a802:	e025      	b.n	800a850 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	683a      	ldr	r2, [r7, #0]
 800a808:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	32ae      	adds	r2, #174	@ 0xae
 800a816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a81a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d00f      	beq.n	800a840 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	32ae      	adds	r2, #174	@ 0xae
 800a82a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a82e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a830:	f107 020e 	add.w	r2, r7, #14
 800a834:	4610      	mov	r0, r2
 800a836:	4798      	blx	r3
 800a838:	4602      	mov	r2, r0
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a846:	1c5a      	adds	r2, r3, #1
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a84e:	2300      	movs	r3, #0
}
 800a850:	4618      	mov	r0, r3
 800a852:	3710      	adds	r7, #16
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}

0800a858 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b082      	sub	sp, #8
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f001 fe0f 	bl	800c484 <USBD_LL_Start>
 800a866:	4603      	mov	r3, r0
}
 800a868:	4618      	mov	r0, r3
 800a86a:	3708      	adds	r7, #8
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}

0800a870 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a870:	b480      	push	{r7}
 800a872:	b083      	sub	sp, #12
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a878:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	370c      	adds	r7, #12
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr

0800a886 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a886:	b580      	push	{r7, lr}
 800a888:	b084      	sub	sp, #16
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	6078      	str	r0, [r7, #4]
 800a88e:	460b      	mov	r3, r1
 800a890:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a892:	2300      	movs	r3, #0
 800a894:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d009      	beq.n	800a8b4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	78fa      	ldrb	r2, [r7, #3]
 800a8aa:	4611      	mov	r1, r2
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	4798      	blx	r3
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a8b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3710      	adds	r7, #16
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}

0800a8be <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a8be:	b580      	push	{r7, lr}
 800a8c0:	b084      	sub	sp, #16
 800a8c2:	af00      	add	r7, sp, #0
 800a8c4:	6078      	str	r0, [r7, #4]
 800a8c6:	460b      	mov	r3, r1
 800a8c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8d4:	685b      	ldr	r3, [r3, #4]
 800a8d6:	78fa      	ldrb	r2, [r7, #3]
 800a8d8:	4611      	mov	r1, r2
 800a8da:	6878      	ldr	r0, [r7, #4]
 800a8dc:	4798      	blx	r3
 800a8de:	4603      	mov	r3, r0
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d001      	beq.n	800a8e8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a8e4:	2303      	movs	r3, #3
 800a8e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a8e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3710      	adds	r7, #16
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}

0800a8f2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a8f2:	b580      	push	{r7, lr}
 800a8f4:	b084      	sub	sp, #16
 800a8f6:	af00      	add	r7, sp, #0
 800a8f8:	6078      	str	r0, [r7, #4]
 800a8fa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a902:	6839      	ldr	r1, [r7, #0]
 800a904:	4618      	mov	r0, r3
 800a906:	f001 f8ea 	bl	800bade <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2201      	movs	r2, #1
 800a90e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a918:	461a      	mov	r2, r3
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a926:	f003 031f 	and.w	r3, r3, #31
 800a92a:	2b02      	cmp	r3, #2
 800a92c:	d01a      	beq.n	800a964 <USBD_LL_SetupStage+0x72>
 800a92e:	2b02      	cmp	r3, #2
 800a930:	d822      	bhi.n	800a978 <USBD_LL_SetupStage+0x86>
 800a932:	2b00      	cmp	r3, #0
 800a934:	d002      	beq.n	800a93c <USBD_LL_SetupStage+0x4a>
 800a936:	2b01      	cmp	r3, #1
 800a938:	d00a      	beq.n	800a950 <USBD_LL_SetupStage+0x5e>
 800a93a:	e01d      	b.n	800a978 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a942:	4619      	mov	r1, r3
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 fb3f 	bl	800afc8 <USBD_StdDevReq>
 800a94a:	4603      	mov	r3, r0
 800a94c:	73fb      	strb	r3, [r7, #15]
      break;
 800a94e:	e020      	b.n	800a992 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a956:	4619      	mov	r1, r3
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f000 fba7 	bl	800b0ac <USBD_StdItfReq>
 800a95e:	4603      	mov	r3, r0
 800a960:	73fb      	strb	r3, [r7, #15]
      break;
 800a962:	e016      	b.n	800a992 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a96a:	4619      	mov	r1, r3
 800a96c:	6878      	ldr	r0, [r7, #4]
 800a96e:	f000 fc09 	bl	800b184 <USBD_StdEPReq>
 800a972:	4603      	mov	r3, r0
 800a974:	73fb      	strb	r3, [r7, #15]
      break;
 800a976:	e00c      	b.n	800a992 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a97e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a982:	b2db      	uxtb	r3, r3
 800a984:	4619      	mov	r1, r3
 800a986:	6878      	ldr	r0, [r7, #4]
 800a988:	f001 fddc 	bl	800c544 <USBD_LL_StallEP>
 800a98c:	4603      	mov	r3, r0
 800a98e:	73fb      	strb	r3, [r7, #15]
      break;
 800a990:	bf00      	nop
  }

  return ret;
 800a992:	7bfb      	ldrb	r3, [r7, #15]
}
 800a994:	4618      	mov	r0, r3
 800a996:	3710      	adds	r7, #16
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}

0800a99c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b086      	sub	sp, #24
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	460b      	mov	r3, r1
 800a9a6:	607a      	str	r2, [r7, #4]
 800a9a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800a9ae:	7afb      	ldrb	r3, [r7, #11]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d177      	bne.n	800aaa4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a9ba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a9c2:	2b03      	cmp	r3, #3
 800a9c4:	f040 80a1 	bne.w	800ab0a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800a9c8:	693b      	ldr	r3, [r7, #16]
 800a9ca:	685b      	ldr	r3, [r3, #4]
 800a9cc:	693a      	ldr	r2, [r7, #16]
 800a9ce:	8992      	ldrh	r2, [r2, #12]
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d91c      	bls.n	800aa0e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800a9d4:	693b      	ldr	r3, [r7, #16]
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	693a      	ldr	r2, [r7, #16]
 800a9da:	8992      	ldrh	r2, [r2, #12]
 800a9dc:	1a9a      	subs	r2, r3, r2
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800a9e2:	693b      	ldr	r3, [r7, #16]
 800a9e4:	691b      	ldr	r3, [r3, #16]
 800a9e6:	693a      	ldr	r2, [r7, #16]
 800a9e8:	8992      	ldrh	r2, [r2, #12]
 800a9ea:	441a      	add	r2, r3
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800a9f0:	693b      	ldr	r3, [r7, #16]
 800a9f2:	6919      	ldr	r1, [r3, #16]
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	899b      	ldrh	r3, [r3, #12]
 800a9f8:	461a      	mov	r2, r3
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	685b      	ldr	r3, [r3, #4]
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	bf38      	it	cc
 800aa02:	4613      	movcc	r3, r2
 800aa04:	461a      	mov	r2, r3
 800aa06:	68f8      	ldr	r0, [r7, #12]
 800aa08:	f001 f970 	bl	800bcec <USBD_CtlContinueRx>
 800aa0c:	e07d      	b.n	800ab0a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800aa14:	f003 031f 	and.w	r3, r3, #31
 800aa18:	2b02      	cmp	r3, #2
 800aa1a:	d014      	beq.n	800aa46 <USBD_LL_DataOutStage+0xaa>
 800aa1c:	2b02      	cmp	r3, #2
 800aa1e:	d81d      	bhi.n	800aa5c <USBD_LL_DataOutStage+0xc0>
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d002      	beq.n	800aa2a <USBD_LL_DataOutStage+0x8e>
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d003      	beq.n	800aa30 <USBD_LL_DataOutStage+0x94>
 800aa28:	e018      	b.n	800aa5c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	75bb      	strb	r3, [r7, #22]
            break;
 800aa2e:	e018      	b.n	800aa62 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	4619      	mov	r1, r3
 800aa3a:	68f8      	ldr	r0, [r7, #12]
 800aa3c:	f000 fa6e 	bl	800af1c <USBD_CoreFindIF>
 800aa40:	4603      	mov	r3, r0
 800aa42:	75bb      	strb	r3, [r7, #22]
            break;
 800aa44:	e00d      	b.n	800aa62 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800aa4c:	b2db      	uxtb	r3, r3
 800aa4e:	4619      	mov	r1, r3
 800aa50:	68f8      	ldr	r0, [r7, #12]
 800aa52:	f000 fa70 	bl	800af36 <USBD_CoreFindEP>
 800aa56:	4603      	mov	r3, r0
 800aa58:	75bb      	strb	r3, [r7, #22]
            break;
 800aa5a:	e002      	b.n	800aa62 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	75bb      	strb	r3, [r7, #22]
            break;
 800aa60:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800aa62:	7dbb      	ldrb	r3, [r7, #22]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d119      	bne.n	800aa9c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa6e:	b2db      	uxtb	r3, r3
 800aa70:	2b03      	cmp	r3, #3
 800aa72:	d113      	bne.n	800aa9c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800aa74:	7dba      	ldrb	r2, [r7, #22]
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	32ae      	adds	r2, #174	@ 0xae
 800aa7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa7e:	691b      	ldr	r3, [r3, #16]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d00b      	beq.n	800aa9c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800aa84:	7dba      	ldrb	r2, [r7, #22]
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800aa8c:	7dba      	ldrb	r2, [r7, #22]
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	32ae      	adds	r2, #174	@ 0xae
 800aa92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa96:	691b      	ldr	r3, [r3, #16]
 800aa98:	68f8      	ldr	r0, [r7, #12]
 800aa9a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800aa9c:	68f8      	ldr	r0, [r7, #12]
 800aa9e:	f001 f936 	bl	800bd0e <USBD_CtlSendStatus>
 800aaa2:	e032      	b.n	800ab0a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800aaa4:	7afb      	ldrb	r3, [r7, #11]
 800aaa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aaaa:	b2db      	uxtb	r3, r3
 800aaac:	4619      	mov	r1, r3
 800aaae:	68f8      	ldr	r0, [r7, #12]
 800aab0:	f000 fa41 	bl	800af36 <USBD_CoreFindEP>
 800aab4:	4603      	mov	r3, r0
 800aab6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aab8:	7dbb      	ldrb	r3, [r7, #22]
 800aaba:	2bff      	cmp	r3, #255	@ 0xff
 800aabc:	d025      	beq.n	800ab0a <USBD_LL_DataOutStage+0x16e>
 800aabe:	7dbb      	ldrb	r3, [r7, #22]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d122      	bne.n	800ab0a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aaca:	b2db      	uxtb	r3, r3
 800aacc:	2b03      	cmp	r3, #3
 800aace:	d117      	bne.n	800ab00 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800aad0:	7dba      	ldrb	r2, [r7, #22]
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	32ae      	adds	r2, #174	@ 0xae
 800aad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aada:	699b      	ldr	r3, [r3, #24]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d00f      	beq.n	800ab00 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800aae0:	7dba      	ldrb	r2, [r7, #22]
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800aae8:	7dba      	ldrb	r2, [r7, #22]
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	32ae      	adds	r2, #174	@ 0xae
 800aaee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aaf2:	699b      	ldr	r3, [r3, #24]
 800aaf4:	7afa      	ldrb	r2, [r7, #11]
 800aaf6:	4611      	mov	r1, r2
 800aaf8:	68f8      	ldr	r0, [r7, #12]
 800aafa:	4798      	blx	r3
 800aafc:	4603      	mov	r3, r0
 800aafe:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800ab00:	7dfb      	ldrb	r3, [r7, #23]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d001      	beq.n	800ab0a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800ab06:	7dfb      	ldrb	r3, [r7, #23]
 800ab08:	e000      	b.n	800ab0c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800ab0a:	2300      	movs	r3, #0
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	3718      	adds	r7, #24
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}

0800ab14 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b086      	sub	sp, #24
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	60f8      	str	r0, [r7, #12]
 800ab1c:	460b      	mov	r3, r1
 800ab1e:	607a      	str	r2, [r7, #4]
 800ab20:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800ab22:	7afb      	ldrb	r3, [r7, #11]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d178      	bne.n	800ac1a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	3314      	adds	r3, #20
 800ab2c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ab34:	2b02      	cmp	r3, #2
 800ab36:	d163      	bne.n	800ac00 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800ab38:	693b      	ldr	r3, [r7, #16]
 800ab3a:	685b      	ldr	r3, [r3, #4]
 800ab3c:	693a      	ldr	r2, [r7, #16]
 800ab3e:	8992      	ldrh	r2, [r2, #12]
 800ab40:	4293      	cmp	r3, r2
 800ab42:	d91c      	bls.n	800ab7e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800ab44:	693b      	ldr	r3, [r7, #16]
 800ab46:	685b      	ldr	r3, [r3, #4]
 800ab48:	693a      	ldr	r2, [r7, #16]
 800ab4a:	8992      	ldrh	r2, [r2, #12]
 800ab4c:	1a9a      	subs	r2, r3, r2
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	691b      	ldr	r3, [r3, #16]
 800ab56:	693a      	ldr	r2, [r7, #16]
 800ab58:	8992      	ldrh	r2, [r2, #12]
 800ab5a:	441a      	add	r2, r3
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800ab60:	693b      	ldr	r3, [r7, #16]
 800ab62:	6919      	ldr	r1, [r3, #16]
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	685b      	ldr	r3, [r3, #4]
 800ab68:	461a      	mov	r2, r3
 800ab6a:	68f8      	ldr	r0, [r7, #12]
 800ab6c:	f001 f88c 	bl	800bc88 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab70:	2300      	movs	r3, #0
 800ab72:	2200      	movs	r2, #0
 800ab74:	2100      	movs	r1, #0
 800ab76:	68f8      	ldr	r0, [r7, #12]
 800ab78:	f001 fd8e 	bl	800c698 <USBD_LL_PrepareReceive>
 800ab7c:	e040      	b.n	800ac00 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ab7e:	693b      	ldr	r3, [r7, #16]
 800ab80:	899b      	ldrh	r3, [r3, #12]
 800ab82:	461a      	mov	r2, r3
 800ab84:	693b      	ldr	r3, [r7, #16]
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	429a      	cmp	r2, r3
 800ab8a:	d11c      	bne.n	800abc6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800ab8c:	693b      	ldr	r3, [r7, #16]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	693a      	ldr	r2, [r7, #16]
 800ab92:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d316      	bcc.n	800abc6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800ab98:	693b      	ldr	r3, [r7, #16]
 800ab9a:	681a      	ldr	r2, [r3, #0]
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800aba2:	429a      	cmp	r2, r3
 800aba4:	d20f      	bcs.n	800abc6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800aba6:	2200      	movs	r2, #0
 800aba8:	2100      	movs	r1, #0
 800abaa:	68f8      	ldr	r0, [r7, #12]
 800abac:	f001 f86c 	bl	800bc88 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2200      	movs	r2, #0
 800abb4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abb8:	2300      	movs	r3, #0
 800abba:	2200      	movs	r2, #0
 800abbc:	2100      	movs	r1, #0
 800abbe:	68f8      	ldr	r0, [r7, #12]
 800abc0:	f001 fd6a 	bl	800c698 <USBD_LL_PrepareReceive>
 800abc4:	e01c      	b.n	800ac00 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abcc:	b2db      	uxtb	r3, r3
 800abce:	2b03      	cmp	r3, #3
 800abd0:	d10f      	bne.n	800abf2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abd8:	68db      	ldr	r3, [r3, #12]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d009      	beq.n	800abf2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	2200      	movs	r2, #0
 800abe2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	68f8      	ldr	r0, [r7, #12]
 800abf0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800abf2:	2180      	movs	r1, #128	@ 0x80
 800abf4:	68f8      	ldr	r0, [r7, #12]
 800abf6:	f001 fca5 	bl	800c544 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800abfa:	68f8      	ldr	r0, [r7, #12]
 800abfc:	f001 f89a 	bl	800bd34 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d03a      	beq.n	800ac80 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800ac0a:	68f8      	ldr	r0, [r7, #12]
 800ac0c:	f7ff fe30 	bl	800a870 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	2200      	movs	r2, #0
 800ac14:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ac18:	e032      	b.n	800ac80 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ac1a:	7afb      	ldrb	r3, [r7, #11]
 800ac1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ac20:	b2db      	uxtb	r3, r3
 800ac22:	4619      	mov	r1, r3
 800ac24:	68f8      	ldr	r0, [r7, #12]
 800ac26:	f000 f986 	bl	800af36 <USBD_CoreFindEP>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac2e:	7dfb      	ldrb	r3, [r7, #23]
 800ac30:	2bff      	cmp	r3, #255	@ 0xff
 800ac32:	d025      	beq.n	800ac80 <USBD_LL_DataInStage+0x16c>
 800ac34:	7dfb      	ldrb	r3, [r7, #23]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d122      	bne.n	800ac80 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ac40:	b2db      	uxtb	r3, r3
 800ac42:	2b03      	cmp	r3, #3
 800ac44:	d11c      	bne.n	800ac80 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ac46:	7dfa      	ldrb	r2, [r7, #23]
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	32ae      	adds	r2, #174	@ 0xae
 800ac4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac50:	695b      	ldr	r3, [r3, #20]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d014      	beq.n	800ac80 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800ac56:	7dfa      	ldrb	r2, [r7, #23]
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ac5e:	7dfa      	ldrb	r2, [r7, #23]
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	32ae      	adds	r2, #174	@ 0xae
 800ac64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac68:	695b      	ldr	r3, [r3, #20]
 800ac6a:	7afa      	ldrb	r2, [r7, #11]
 800ac6c:	4611      	mov	r1, r2
 800ac6e:	68f8      	ldr	r0, [r7, #12]
 800ac70:	4798      	blx	r3
 800ac72:	4603      	mov	r3, r0
 800ac74:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ac76:	7dbb      	ldrb	r3, [r7, #22]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d001      	beq.n	800ac80 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800ac7c:	7dbb      	ldrb	r3, [r7, #22]
 800ac7e:	e000      	b.n	800ac82 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800ac80:	2300      	movs	r3, #0
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	3718      	adds	r7, #24
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bd80      	pop	{r7, pc}

0800ac8a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ac8a:	b580      	push	{r7, lr}
 800ac8c:	b084      	sub	sp, #16
 800ac8e:	af00      	add	r7, sp, #0
 800ac90:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac92:	2300      	movs	r3, #0
 800ac94:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2201      	movs	r2, #1
 800ac9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2200      	movs	r2, #0
 800aca2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2200      	movs	r2, #0
 800acaa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2200      	movs	r2, #0
 800acb0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2200      	movs	r2, #0
 800acb8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d014      	beq.n	800acf0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d00e      	beq.n	800acf0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800acd8:	685b      	ldr	r3, [r3, #4]
 800acda:	687a      	ldr	r2, [r7, #4]
 800acdc:	6852      	ldr	r2, [r2, #4]
 800acde:	b2d2      	uxtb	r2, r2
 800ace0:	4611      	mov	r1, r2
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	4798      	blx	r3
 800ace6:	4603      	mov	r3, r0
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d001      	beq.n	800acf0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800acec:	2303      	movs	r3, #3
 800acee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800acf0:	2340      	movs	r3, #64	@ 0x40
 800acf2:	2200      	movs	r2, #0
 800acf4:	2100      	movs	r1, #0
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f001 fbdf 	bl	800c4ba <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2201      	movs	r2, #1
 800ad00:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2240      	movs	r2, #64	@ 0x40
 800ad08:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ad0c:	2340      	movs	r3, #64	@ 0x40
 800ad0e:	2200      	movs	r2, #0
 800ad10:	2180      	movs	r1, #128	@ 0x80
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f001 fbd1 	bl	800c4ba <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2240      	movs	r2, #64	@ 0x40
 800ad24:	841a      	strh	r2, [r3, #32]

  return ret;
 800ad26:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3710      	adds	r7, #16
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}

0800ad30 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	460b      	mov	r3, r1
 800ad3a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	78fa      	ldrb	r2, [r7, #3]
 800ad40:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ad42:	2300      	movs	r3, #0
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	370c      	adds	r7, #12
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4e:	4770      	bx	lr

0800ad50 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b083      	sub	sp, #12
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad5e:	b2db      	uxtb	r3, r3
 800ad60:	2b04      	cmp	r3, #4
 800ad62:	d006      	beq.n	800ad72 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad6a:	b2da      	uxtb	r2, r3
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	2204      	movs	r2, #4
 800ad76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ad7a:	2300      	movs	r3, #0
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	370c      	adds	r7, #12
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr

0800ad88 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b083      	sub	sp, #12
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	2b04      	cmp	r3, #4
 800ad9a:	d106      	bne.n	800adaa <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ada2:	b2da      	uxtb	r2, r3
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800adaa:	2300      	movs	r3, #0
}
 800adac:	4618      	mov	r0, r3
 800adae:	370c      	adds	r7, #12
 800adb0:	46bd      	mov	sp, r7
 800adb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb6:	4770      	bx	lr

0800adb8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b082      	sub	sp, #8
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adc6:	b2db      	uxtb	r3, r3
 800adc8:	2b03      	cmp	r3, #3
 800adca:	d110      	bne.n	800adee <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800add2:	2b00      	cmp	r3, #0
 800add4:	d00b      	beq.n	800adee <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800addc:	69db      	ldr	r3, [r3, #28]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d005      	beq.n	800adee <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ade8:	69db      	ldr	r3, [r3, #28]
 800adea:	6878      	ldr	r0, [r7, #4]
 800adec:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800adee:	2300      	movs	r3, #0
}
 800adf0:	4618      	mov	r0, r3
 800adf2:	3708      	adds	r7, #8
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}

0800adf8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b082      	sub	sp, #8
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
 800ae00:	460b      	mov	r3, r1
 800ae02:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	32ae      	adds	r2, #174	@ 0xae
 800ae0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d101      	bne.n	800ae1a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ae16:	2303      	movs	r3, #3
 800ae18:	e01c      	b.n	800ae54 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae20:	b2db      	uxtb	r3, r3
 800ae22:	2b03      	cmp	r3, #3
 800ae24:	d115      	bne.n	800ae52 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	32ae      	adds	r2, #174	@ 0xae
 800ae30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae34:	6a1b      	ldr	r3, [r3, #32]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d00b      	beq.n	800ae52 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	32ae      	adds	r2, #174	@ 0xae
 800ae44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae48:	6a1b      	ldr	r3, [r3, #32]
 800ae4a:	78fa      	ldrb	r2, [r7, #3]
 800ae4c:	4611      	mov	r1, r2
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ae52:	2300      	movs	r3, #0
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	3708      	adds	r7, #8
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}

0800ae5c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b082      	sub	sp, #8
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
 800ae64:	460b      	mov	r3, r1
 800ae66:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	32ae      	adds	r2, #174	@ 0xae
 800ae72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d101      	bne.n	800ae7e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ae7a:	2303      	movs	r3, #3
 800ae7c:	e01c      	b.n	800aeb8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	2b03      	cmp	r3, #3
 800ae88:	d115      	bne.n	800aeb6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	32ae      	adds	r2, #174	@ 0xae
 800ae94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d00b      	beq.n	800aeb6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	32ae      	adds	r2, #174	@ 0xae
 800aea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aeac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeae:	78fa      	ldrb	r2, [r7, #3]
 800aeb0:	4611      	mov	r1, r2
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aeb6:	2300      	movs	r3, #0
}
 800aeb8:	4618      	mov	r0, r3
 800aeba:	3708      	adds	r7, #8
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}

0800aec0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800aec0:	b480      	push	{r7}
 800aec2:	b083      	sub	sp, #12
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aec8:	2300      	movs	r3, #0
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	370c      	adds	r7, #12
 800aece:	46bd      	mov	sp, r7
 800aed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed4:	4770      	bx	lr

0800aed6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800aed6:	b580      	push	{r7, lr}
 800aed8:	b084      	sub	sp, #16
 800aeda:	af00      	add	r7, sp, #0
 800aedc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800aede:	2300      	movs	r3, #0
 800aee0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2201      	movs	r2, #1
 800aee6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d00e      	beq.n	800af12 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aefa:	685b      	ldr	r3, [r3, #4]
 800aefc:	687a      	ldr	r2, [r7, #4]
 800aefe:	6852      	ldr	r2, [r2, #4]
 800af00:	b2d2      	uxtb	r2, r2
 800af02:	4611      	mov	r1, r2
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	4798      	blx	r3
 800af08:	4603      	mov	r3, r0
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d001      	beq.n	800af12 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800af0e:	2303      	movs	r3, #3
 800af10:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800af12:	7bfb      	ldrb	r3, [r7, #15]
}
 800af14:	4618      	mov	r0, r3
 800af16:	3710      	adds	r7, #16
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b083      	sub	sp, #12
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
 800af24:	460b      	mov	r3, r1
 800af26:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800af28:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	370c      	adds	r7, #12
 800af2e:	46bd      	mov	sp, r7
 800af30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af34:	4770      	bx	lr

0800af36 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800af36:	b480      	push	{r7}
 800af38:	b083      	sub	sp, #12
 800af3a:	af00      	add	r7, sp, #0
 800af3c:	6078      	str	r0, [r7, #4]
 800af3e:	460b      	mov	r3, r1
 800af40:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800af42:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800af44:	4618      	mov	r0, r3
 800af46:	370c      	adds	r7, #12
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr

0800af50 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800af50:	b480      	push	{r7}
 800af52:	b085      	sub	sp, #20
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	881b      	ldrh	r3, [r3, #0]
 800af62:	68fa      	ldr	r2, [r7, #12]
 800af64:	7812      	ldrb	r2, [r2, #0]
 800af66:	4413      	add	r3, r2
 800af68:	b29a      	uxth	r2, r3
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	781b      	ldrb	r3, [r3, #0]
 800af72:	461a      	mov	r2, r3
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4413      	add	r3, r2
 800af78:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800af7a:	68fb      	ldr	r3, [r7, #12]
}
 800af7c:	4618      	mov	r0, r3
 800af7e:	3714      	adds	r7, #20
 800af80:	46bd      	mov	sp, r7
 800af82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af86:	4770      	bx	lr

0800af88 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800af88:	b480      	push	{r7}
 800af8a:	b087      	sub	sp, #28
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	781b      	ldrb	r3, [r3, #0]
 800af98:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	3301      	adds	r3, #1
 800af9e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	781b      	ldrb	r3, [r3, #0]
 800afa4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800afa6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800afaa:	021b      	lsls	r3, r3, #8
 800afac:	b21a      	sxth	r2, r3
 800afae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800afb2:	4313      	orrs	r3, r2
 800afb4:	b21b      	sxth	r3, r3
 800afb6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800afb8:	89fb      	ldrh	r3, [r7, #14]
}
 800afba:	4618      	mov	r0, r3
 800afbc:	371c      	adds	r7, #28
 800afbe:	46bd      	mov	sp, r7
 800afc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc4:	4770      	bx	lr
	...

0800afc8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b084      	sub	sp, #16
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800afd2:	2300      	movs	r3, #0
 800afd4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	781b      	ldrb	r3, [r3, #0]
 800afda:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800afde:	2b40      	cmp	r3, #64	@ 0x40
 800afe0:	d005      	beq.n	800afee <USBD_StdDevReq+0x26>
 800afe2:	2b40      	cmp	r3, #64	@ 0x40
 800afe4:	d857      	bhi.n	800b096 <USBD_StdDevReq+0xce>
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d00f      	beq.n	800b00a <USBD_StdDevReq+0x42>
 800afea:	2b20      	cmp	r3, #32
 800afec:	d153      	bne.n	800b096 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	32ae      	adds	r2, #174	@ 0xae
 800aff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800affc:	689b      	ldr	r3, [r3, #8]
 800affe:	6839      	ldr	r1, [r7, #0]
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	4798      	blx	r3
 800b004:	4603      	mov	r3, r0
 800b006:	73fb      	strb	r3, [r7, #15]
      break;
 800b008:	e04a      	b.n	800b0a0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	785b      	ldrb	r3, [r3, #1]
 800b00e:	2b09      	cmp	r3, #9
 800b010:	d83b      	bhi.n	800b08a <USBD_StdDevReq+0xc2>
 800b012:	a201      	add	r2, pc, #4	@ (adr r2, 800b018 <USBD_StdDevReq+0x50>)
 800b014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b018:	0800b06d 	.word	0x0800b06d
 800b01c:	0800b081 	.word	0x0800b081
 800b020:	0800b08b 	.word	0x0800b08b
 800b024:	0800b077 	.word	0x0800b077
 800b028:	0800b08b 	.word	0x0800b08b
 800b02c:	0800b04b 	.word	0x0800b04b
 800b030:	0800b041 	.word	0x0800b041
 800b034:	0800b08b 	.word	0x0800b08b
 800b038:	0800b063 	.word	0x0800b063
 800b03c:	0800b055 	.word	0x0800b055
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b040:	6839      	ldr	r1, [r7, #0]
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f000 fa3e 	bl	800b4c4 <USBD_GetDescriptor>
          break;
 800b048:	e024      	b.n	800b094 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b04a:	6839      	ldr	r1, [r7, #0]
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f000 fba3 	bl	800b798 <USBD_SetAddress>
          break;
 800b052:	e01f      	b.n	800b094 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b054:	6839      	ldr	r1, [r7, #0]
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f000 fbe2 	bl	800b820 <USBD_SetConfig>
 800b05c:	4603      	mov	r3, r0
 800b05e:	73fb      	strb	r3, [r7, #15]
          break;
 800b060:	e018      	b.n	800b094 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b062:	6839      	ldr	r1, [r7, #0]
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f000 fc85 	bl	800b974 <USBD_GetConfig>
          break;
 800b06a:	e013      	b.n	800b094 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b06c:	6839      	ldr	r1, [r7, #0]
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f000 fcb6 	bl	800b9e0 <USBD_GetStatus>
          break;
 800b074:	e00e      	b.n	800b094 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b076:	6839      	ldr	r1, [r7, #0]
 800b078:	6878      	ldr	r0, [r7, #4]
 800b07a:	f000 fce5 	bl	800ba48 <USBD_SetFeature>
          break;
 800b07e:	e009      	b.n	800b094 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b080:	6839      	ldr	r1, [r7, #0]
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f000 fd09 	bl	800ba9a <USBD_ClrFeature>
          break;
 800b088:	e004      	b.n	800b094 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b08a:	6839      	ldr	r1, [r7, #0]
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f000 fd60 	bl	800bb52 <USBD_CtlError>
          break;
 800b092:	bf00      	nop
      }
      break;
 800b094:	e004      	b.n	800b0a0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b096:	6839      	ldr	r1, [r7, #0]
 800b098:	6878      	ldr	r0, [r7, #4]
 800b09a:	f000 fd5a 	bl	800bb52 <USBD_CtlError>
      break;
 800b09e:	bf00      	nop
  }

  return ret;
 800b0a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3710      	adds	r7, #16
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
 800b0aa:	bf00      	nop

0800b0ac <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b084      	sub	sp, #16
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
 800b0b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	781b      	ldrb	r3, [r3, #0]
 800b0be:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b0c2:	2b40      	cmp	r3, #64	@ 0x40
 800b0c4:	d005      	beq.n	800b0d2 <USBD_StdItfReq+0x26>
 800b0c6:	2b40      	cmp	r3, #64	@ 0x40
 800b0c8:	d852      	bhi.n	800b170 <USBD_StdItfReq+0xc4>
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d001      	beq.n	800b0d2 <USBD_StdItfReq+0x26>
 800b0ce:	2b20      	cmp	r3, #32
 800b0d0:	d14e      	bne.n	800b170 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0d8:	b2db      	uxtb	r3, r3
 800b0da:	3b01      	subs	r3, #1
 800b0dc:	2b02      	cmp	r3, #2
 800b0de:	d840      	bhi.n	800b162 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	889b      	ldrh	r3, [r3, #4]
 800b0e4:	b2db      	uxtb	r3, r3
 800b0e6:	2b01      	cmp	r3, #1
 800b0e8:	d836      	bhi.n	800b158 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	889b      	ldrh	r3, [r3, #4]
 800b0ee:	b2db      	uxtb	r3, r3
 800b0f0:	4619      	mov	r1, r3
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f7ff ff12 	bl	800af1c <USBD_CoreFindIF>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b0fc:	7bbb      	ldrb	r3, [r7, #14]
 800b0fe:	2bff      	cmp	r3, #255	@ 0xff
 800b100:	d01d      	beq.n	800b13e <USBD_StdItfReq+0x92>
 800b102:	7bbb      	ldrb	r3, [r7, #14]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d11a      	bne.n	800b13e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b108:	7bba      	ldrb	r2, [r7, #14]
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	32ae      	adds	r2, #174	@ 0xae
 800b10e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b112:	689b      	ldr	r3, [r3, #8]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d00f      	beq.n	800b138 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b118:	7bba      	ldrb	r2, [r7, #14]
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b120:	7bba      	ldrb	r2, [r7, #14]
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	32ae      	adds	r2, #174	@ 0xae
 800b126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b12a:	689b      	ldr	r3, [r3, #8]
 800b12c:	6839      	ldr	r1, [r7, #0]
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	4798      	blx	r3
 800b132:	4603      	mov	r3, r0
 800b134:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b136:	e004      	b.n	800b142 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b138:	2303      	movs	r3, #3
 800b13a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b13c:	e001      	b.n	800b142 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b13e:	2303      	movs	r3, #3
 800b140:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	88db      	ldrh	r3, [r3, #6]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d110      	bne.n	800b16c <USBD_StdItfReq+0xc0>
 800b14a:	7bfb      	ldrb	r3, [r7, #15]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d10d      	bne.n	800b16c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b150:	6878      	ldr	r0, [r7, #4]
 800b152:	f000 fddc 	bl	800bd0e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b156:	e009      	b.n	800b16c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b158:	6839      	ldr	r1, [r7, #0]
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f000 fcf9 	bl	800bb52 <USBD_CtlError>
          break;
 800b160:	e004      	b.n	800b16c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b162:	6839      	ldr	r1, [r7, #0]
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f000 fcf4 	bl	800bb52 <USBD_CtlError>
          break;
 800b16a:	e000      	b.n	800b16e <USBD_StdItfReq+0xc2>
          break;
 800b16c:	bf00      	nop
      }
      break;
 800b16e:	e004      	b.n	800b17a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b170:	6839      	ldr	r1, [r7, #0]
 800b172:	6878      	ldr	r0, [r7, #4]
 800b174:	f000 fced 	bl	800bb52 <USBD_CtlError>
      break;
 800b178:	bf00      	nop
  }

  return ret;
 800b17a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3710      	adds	r7, #16
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}

0800b184 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b084      	sub	sp, #16
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
 800b18c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b18e:	2300      	movs	r3, #0
 800b190:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	889b      	ldrh	r3, [r3, #4]
 800b196:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	781b      	ldrb	r3, [r3, #0]
 800b19c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b1a0:	2b40      	cmp	r3, #64	@ 0x40
 800b1a2:	d007      	beq.n	800b1b4 <USBD_StdEPReq+0x30>
 800b1a4:	2b40      	cmp	r3, #64	@ 0x40
 800b1a6:	f200 8181 	bhi.w	800b4ac <USBD_StdEPReq+0x328>
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d02a      	beq.n	800b204 <USBD_StdEPReq+0x80>
 800b1ae:	2b20      	cmp	r3, #32
 800b1b0:	f040 817c 	bne.w	800b4ac <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b1b4:	7bbb      	ldrb	r3, [r7, #14]
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f7ff febc 	bl	800af36 <USBD_CoreFindEP>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b1c2:	7b7b      	ldrb	r3, [r7, #13]
 800b1c4:	2bff      	cmp	r3, #255	@ 0xff
 800b1c6:	f000 8176 	beq.w	800b4b6 <USBD_StdEPReq+0x332>
 800b1ca:	7b7b      	ldrb	r3, [r7, #13]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	f040 8172 	bne.w	800b4b6 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800b1d2:	7b7a      	ldrb	r2, [r7, #13]
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b1da:	7b7a      	ldrb	r2, [r7, #13]
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	32ae      	adds	r2, #174	@ 0xae
 800b1e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1e4:	689b      	ldr	r3, [r3, #8]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	f000 8165 	beq.w	800b4b6 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b1ec:	7b7a      	ldrb	r2, [r7, #13]
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	32ae      	adds	r2, #174	@ 0xae
 800b1f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1f6:	689b      	ldr	r3, [r3, #8]
 800b1f8:	6839      	ldr	r1, [r7, #0]
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	4798      	blx	r3
 800b1fe:	4603      	mov	r3, r0
 800b200:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b202:	e158      	b.n	800b4b6 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	785b      	ldrb	r3, [r3, #1]
 800b208:	2b03      	cmp	r3, #3
 800b20a:	d008      	beq.n	800b21e <USBD_StdEPReq+0x9a>
 800b20c:	2b03      	cmp	r3, #3
 800b20e:	f300 8147 	bgt.w	800b4a0 <USBD_StdEPReq+0x31c>
 800b212:	2b00      	cmp	r3, #0
 800b214:	f000 809b 	beq.w	800b34e <USBD_StdEPReq+0x1ca>
 800b218:	2b01      	cmp	r3, #1
 800b21a:	d03c      	beq.n	800b296 <USBD_StdEPReq+0x112>
 800b21c:	e140      	b.n	800b4a0 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b224:	b2db      	uxtb	r3, r3
 800b226:	2b02      	cmp	r3, #2
 800b228:	d002      	beq.n	800b230 <USBD_StdEPReq+0xac>
 800b22a:	2b03      	cmp	r3, #3
 800b22c:	d016      	beq.n	800b25c <USBD_StdEPReq+0xd8>
 800b22e:	e02c      	b.n	800b28a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b230:	7bbb      	ldrb	r3, [r7, #14]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d00d      	beq.n	800b252 <USBD_StdEPReq+0xce>
 800b236:	7bbb      	ldrb	r3, [r7, #14]
 800b238:	2b80      	cmp	r3, #128	@ 0x80
 800b23a:	d00a      	beq.n	800b252 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b23c:	7bbb      	ldrb	r3, [r7, #14]
 800b23e:	4619      	mov	r1, r3
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f001 f97f 	bl	800c544 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b246:	2180      	movs	r1, #128	@ 0x80
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f001 f97b 	bl	800c544 <USBD_LL_StallEP>
 800b24e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b250:	e020      	b.n	800b294 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b252:	6839      	ldr	r1, [r7, #0]
 800b254:	6878      	ldr	r0, [r7, #4]
 800b256:	f000 fc7c 	bl	800bb52 <USBD_CtlError>
              break;
 800b25a:	e01b      	b.n	800b294 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	885b      	ldrh	r3, [r3, #2]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d10e      	bne.n	800b282 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b264:	7bbb      	ldrb	r3, [r7, #14]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d00b      	beq.n	800b282 <USBD_StdEPReq+0xfe>
 800b26a:	7bbb      	ldrb	r3, [r7, #14]
 800b26c:	2b80      	cmp	r3, #128	@ 0x80
 800b26e:	d008      	beq.n	800b282 <USBD_StdEPReq+0xfe>
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	88db      	ldrh	r3, [r3, #6]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d104      	bne.n	800b282 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b278:	7bbb      	ldrb	r3, [r7, #14]
 800b27a:	4619      	mov	r1, r3
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f001 f961 	bl	800c544 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f000 fd43 	bl	800bd0e <USBD_CtlSendStatus>

              break;
 800b288:	e004      	b.n	800b294 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b28a:	6839      	ldr	r1, [r7, #0]
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f000 fc60 	bl	800bb52 <USBD_CtlError>
              break;
 800b292:	bf00      	nop
          }
          break;
 800b294:	e109      	b.n	800b4aa <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b29c:	b2db      	uxtb	r3, r3
 800b29e:	2b02      	cmp	r3, #2
 800b2a0:	d002      	beq.n	800b2a8 <USBD_StdEPReq+0x124>
 800b2a2:	2b03      	cmp	r3, #3
 800b2a4:	d016      	beq.n	800b2d4 <USBD_StdEPReq+0x150>
 800b2a6:	e04b      	b.n	800b340 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b2a8:	7bbb      	ldrb	r3, [r7, #14]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d00d      	beq.n	800b2ca <USBD_StdEPReq+0x146>
 800b2ae:	7bbb      	ldrb	r3, [r7, #14]
 800b2b0:	2b80      	cmp	r3, #128	@ 0x80
 800b2b2:	d00a      	beq.n	800b2ca <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b2b4:	7bbb      	ldrb	r3, [r7, #14]
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f001 f943 	bl	800c544 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b2be:	2180      	movs	r1, #128	@ 0x80
 800b2c0:	6878      	ldr	r0, [r7, #4]
 800b2c2:	f001 f93f 	bl	800c544 <USBD_LL_StallEP>
 800b2c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b2c8:	e040      	b.n	800b34c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b2ca:	6839      	ldr	r1, [r7, #0]
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f000 fc40 	bl	800bb52 <USBD_CtlError>
              break;
 800b2d2:	e03b      	b.n	800b34c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	885b      	ldrh	r3, [r3, #2]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d136      	bne.n	800b34a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b2dc:	7bbb      	ldrb	r3, [r7, #14]
 800b2de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d004      	beq.n	800b2f0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b2e6:	7bbb      	ldrb	r3, [r7, #14]
 800b2e8:	4619      	mov	r1, r3
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f001 f949 	bl	800c582 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f000 fd0c 	bl	800bd0e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b2f6:	7bbb      	ldrb	r3, [r7, #14]
 800b2f8:	4619      	mov	r1, r3
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f7ff fe1b 	bl	800af36 <USBD_CoreFindEP>
 800b300:	4603      	mov	r3, r0
 800b302:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b304:	7b7b      	ldrb	r3, [r7, #13]
 800b306:	2bff      	cmp	r3, #255	@ 0xff
 800b308:	d01f      	beq.n	800b34a <USBD_StdEPReq+0x1c6>
 800b30a:	7b7b      	ldrb	r3, [r7, #13]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d11c      	bne.n	800b34a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b310:	7b7a      	ldrb	r2, [r7, #13]
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b318:	7b7a      	ldrb	r2, [r7, #13]
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	32ae      	adds	r2, #174	@ 0xae
 800b31e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b322:	689b      	ldr	r3, [r3, #8]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d010      	beq.n	800b34a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b328:	7b7a      	ldrb	r2, [r7, #13]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	32ae      	adds	r2, #174	@ 0xae
 800b32e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b332:	689b      	ldr	r3, [r3, #8]
 800b334:	6839      	ldr	r1, [r7, #0]
 800b336:	6878      	ldr	r0, [r7, #4]
 800b338:	4798      	blx	r3
 800b33a:	4603      	mov	r3, r0
 800b33c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b33e:	e004      	b.n	800b34a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b340:	6839      	ldr	r1, [r7, #0]
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f000 fc05 	bl	800bb52 <USBD_CtlError>
              break;
 800b348:	e000      	b.n	800b34c <USBD_StdEPReq+0x1c8>
              break;
 800b34a:	bf00      	nop
          }
          break;
 800b34c:	e0ad      	b.n	800b4aa <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b354:	b2db      	uxtb	r3, r3
 800b356:	2b02      	cmp	r3, #2
 800b358:	d002      	beq.n	800b360 <USBD_StdEPReq+0x1dc>
 800b35a:	2b03      	cmp	r3, #3
 800b35c:	d033      	beq.n	800b3c6 <USBD_StdEPReq+0x242>
 800b35e:	e099      	b.n	800b494 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b360:	7bbb      	ldrb	r3, [r7, #14]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d007      	beq.n	800b376 <USBD_StdEPReq+0x1f2>
 800b366:	7bbb      	ldrb	r3, [r7, #14]
 800b368:	2b80      	cmp	r3, #128	@ 0x80
 800b36a:	d004      	beq.n	800b376 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b36c:	6839      	ldr	r1, [r7, #0]
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 fbef 	bl	800bb52 <USBD_CtlError>
                break;
 800b374:	e093      	b.n	800b49e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b376:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	da0b      	bge.n	800b396 <USBD_StdEPReq+0x212>
 800b37e:	7bbb      	ldrb	r3, [r7, #14]
 800b380:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b384:	4613      	mov	r3, r2
 800b386:	009b      	lsls	r3, r3, #2
 800b388:	4413      	add	r3, r2
 800b38a:	009b      	lsls	r3, r3, #2
 800b38c:	3310      	adds	r3, #16
 800b38e:	687a      	ldr	r2, [r7, #4]
 800b390:	4413      	add	r3, r2
 800b392:	3304      	adds	r3, #4
 800b394:	e00b      	b.n	800b3ae <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b396:	7bbb      	ldrb	r3, [r7, #14]
 800b398:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b39c:	4613      	mov	r3, r2
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	4413      	add	r3, r2
 800b3a2:	009b      	lsls	r3, r3, #2
 800b3a4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	4413      	add	r3, r2
 800b3ac:	3304      	adds	r3, #4
 800b3ae:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	2200      	movs	r2, #0
 800b3b4:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	330e      	adds	r3, #14
 800b3ba:	2202      	movs	r2, #2
 800b3bc:	4619      	mov	r1, r3
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f000 fc44 	bl	800bc4c <USBD_CtlSendData>
              break;
 800b3c4:	e06b      	b.n	800b49e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b3c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	da11      	bge.n	800b3f2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b3ce:	7bbb      	ldrb	r3, [r7, #14]
 800b3d0:	f003 020f 	and.w	r2, r3, #15
 800b3d4:	6879      	ldr	r1, [r7, #4]
 800b3d6:	4613      	mov	r3, r2
 800b3d8:	009b      	lsls	r3, r3, #2
 800b3da:	4413      	add	r3, r2
 800b3dc:	009b      	lsls	r3, r3, #2
 800b3de:	440b      	add	r3, r1
 800b3e0:	3323      	adds	r3, #35	@ 0x23
 800b3e2:	781b      	ldrb	r3, [r3, #0]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d117      	bne.n	800b418 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b3e8:	6839      	ldr	r1, [r7, #0]
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f000 fbb1 	bl	800bb52 <USBD_CtlError>
                  break;
 800b3f0:	e055      	b.n	800b49e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b3f2:	7bbb      	ldrb	r3, [r7, #14]
 800b3f4:	f003 020f 	and.w	r2, r3, #15
 800b3f8:	6879      	ldr	r1, [r7, #4]
 800b3fa:	4613      	mov	r3, r2
 800b3fc:	009b      	lsls	r3, r3, #2
 800b3fe:	4413      	add	r3, r2
 800b400:	009b      	lsls	r3, r3, #2
 800b402:	440b      	add	r3, r1
 800b404:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b408:	781b      	ldrb	r3, [r3, #0]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d104      	bne.n	800b418 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800b40e:	6839      	ldr	r1, [r7, #0]
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f000 fb9e 	bl	800bb52 <USBD_CtlError>
                  break;
 800b416:	e042      	b.n	800b49e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b418:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	da0b      	bge.n	800b438 <USBD_StdEPReq+0x2b4>
 800b420:	7bbb      	ldrb	r3, [r7, #14]
 800b422:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b426:	4613      	mov	r3, r2
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	4413      	add	r3, r2
 800b42c:	009b      	lsls	r3, r3, #2
 800b42e:	3310      	adds	r3, #16
 800b430:	687a      	ldr	r2, [r7, #4]
 800b432:	4413      	add	r3, r2
 800b434:	3304      	adds	r3, #4
 800b436:	e00b      	b.n	800b450 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b438:	7bbb      	ldrb	r3, [r7, #14]
 800b43a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b43e:	4613      	mov	r3, r2
 800b440:	009b      	lsls	r3, r3, #2
 800b442:	4413      	add	r3, r2
 800b444:	009b      	lsls	r3, r3, #2
 800b446:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	4413      	add	r3, r2
 800b44e:	3304      	adds	r3, #4
 800b450:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b452:	7bbb      	ldrb	r3, [r7, #14]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d002      	beq.n	800b45e <USBD_StdEPReq+0x2da>
 800b458:	7bbb      	ldrb	r3, [r7, #14]
 800b45a:	2b80      	cmp	r3, #128	@ 0x80
 800b45c:	d103      	bne.n	800b466 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	2200      	movs	r2, #0
 800b462:	739a      	strb	r2, [r3, #14]
 800b464:	e00e      	b.n	800b484 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b466:	7bbb      	ldrb	r3, [r7, #14]
 800b468:	4619      	mov	r1, r3
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	f001 f8a8 	bl	800c5c0 <USBD_LL_IsStallEP>
 800b470:	4603      	mov	r3, r0
 800b472:	2b00      	cmp	r3, #0
 800b474:	d003      	beq.n	800b47e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	2201      	movs	r2, #1
 800b47a:	739a      	strb	r2, [r3, #14]
 800b47c:	e002      	b.n	800b484 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	2200      	movs	r2, #0
 800b482:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	330e      	adds	r3, #14
 800b488:	2202      	movs	r2, #2
 800b48a:	4619      	mov	r1, r3
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f000 fbdd 	bl	800bc4c <USBD_CtlSendData>
              break;
 800b492:	e004      	b.n	800b49e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800b494:	6839      	ldr	r1, [r7, #0]
 800b496:	6878      	ldr	r0, [r7, #4]
 800b498:	f000 fb5b 	bl	800bb52 <USBD_CtlError>
              break;
 800b49c:	bf00      	nop
          }
          break;
 800b49e:	e004      	b.n	800b4aa <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800b4a0:	6839      	ldr	r1, [r7, #0]
 800b4a2:	6878      	ldr	r0, [r7, #4]
 800b4a4:	f000 fb55 	bl	800bb52 <USBD_CtlError>
          break;
 800b4a8:	bf00      	nop
      }
      break;
 800b4aa:	e005      	b.n	800b4b8 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800b4ac:	6839      	ldr	r1, [r7, #0]
 800b4ae:	6878      	ldr	r0, [r7, #4]
 800b4b0:	f000 fb4f 	bl	800bb52 <USBD_CtlError>
      break;
 800b4b4:	e000      	b.n	800b4b8 <USBD_StdEPReq+0x334>
      break;
 800b4b6:	bf00      	nop
  }

  return ret;
 800b4b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3710      	adds	r7, #16
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}
	...

0800b4c4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b084      	sub	sp, #16
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
 800b4cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b4da:	683b      	ldr	r3, [r7, #0]
 800b4dc:	885b      	ldrh	r3, [r3, #2]
 800b4de:	0a1b      	lsrs	r3, r3, #8
 800b4e0:	b29b      	uxth	r3, r3
 800b4e2:	3b01      	subs	r3, #1
 800b4e4:	2b06      	cmp	r3, #6
 800b4e6:	f200 8128 	bhi.w	800b73a <USBD_GetDescriptor+0x276>
 800b4ea:	a201      	add	r2, pc, #4	@ (adr r2, 800b4f0 <USBD_GetDescriptor+0x2c>)
 800b4ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4f0:	0800b50d 	.word	0x0800b50d
 800b4f4:	0800b525 	.word	0x0800b525
 800b4f8:	0800b565 	.word	0x0800b565
 800b4fc:	0800b73b 	.word	0x0800b73b
 800b500:	0800b73b 	.word	0x0800b73b
 800b504:	0800b6db 	.word	0x0800b6db
 800b508:	0800b707 	.word	0x0800b707
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	7c12      	ldrb	r2, [r2, #16]
 800b518:	f107 0108 	add.w	r1, r7, #8
 800b51c:	4610      	mov	r0, r2
 800b51e:	4798      	blx	r3
 800b520:	60f8      	str	r0, [r7, #12]
      break;
 800b522:	e112      	b.n	800b74a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	7c1b      	ldrb	r3, [r3, #16]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d10d      	bne.n	800b548 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b534:	f107 0208 	add.w	r2, r7, #8
 800b538:	4610      	mov	r0, r2
 800b53a:	4798      	blx	r3
 800b53c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	3301      	adds	r3, #1
 800b542:	2202      	movs	r2, #2
 800b544:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b546:	e100      	b.n	800b74a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b54e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b550:	f107 0208 	add.w	r2, r7, #8
 800b554:	4610      	mov	r0, r2
 800b556:	4798      	blx	r3
 800b558:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	3301      	adds	r3, #1
 800b55e:	2202      	movs	r2, #2
 800b560:	701a      	strb	r2, [r3, #0]
      break;
 800b562:	e0f2      	b.n	800b74a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	885b      	ldrh	r3, [r3, #2]
 800b568:	b2db      	uxtb	r3, r3
 800b56a:	2b05      	cmp	r3, #5
 800b56c:	f200 80ac 	bhi.w	800b6c8 <USBD_GetDescriptor+0x204>
 800b570:	a201      	add	r2, pc, #4	@ (adr r2, 800b578 <USBD_GetDescriptor+0xb4>)
 800b572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b576:	bf00      	nop
 800b578:	0800b591 	.word	0x0800b591
 800b57c:	0800b5c5 	.word	0x0800b5c5
 800b580:	0800b5f9 	.word	0x0800b5f9
 800b584:	0800b62d 	.word	0x0800b62d
 800b588:	0800b661 	.word	0x0800b661
 800b58c:	0800b695 	.word	0x0800b695
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b596:	685b      	ldr	r3, [r3, #4]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d00b      	beq.n	800b5b4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5a2:	685b      	ldr	r3, [r3, #4]
 800b5a4:	687a      	ldr	r2, [r7, #4]
 800b5a6:	7c12      	ldrb	r2, [r2, #16]
 800b5a8:	f107 0108 	add.w	r1, r7, #8
 800b5ac:	4610      	mov	r0, r2
 800b5ae:	4798      	blx	r3
 800b5b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5b2:	e091      	b.n	800b6d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b5b4:	6839      	ldr	r1, [r7, #0]
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f000 facb 	bl	800bb52 <USBD_CtlError>
            err++;
 800b5bc:	7afb      	ldrb	r3, [r7, #11]
 800b5be:	3301      	adds	r3, #1
 800b5c0:	72fb      	strb	r3, [r7, #11]
          break;
 800b5c2:	e089      	b.n	800b6d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5ca:	689b      	ldr	r3, [r3, #8]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d00b      	beq.n	800b5e8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5d6:	689b      	ldr	r3, [r3, #8]
 800b5d8:	687a      	ldr	r2, [r7, #4]
 800b5da:	7c12      	ldrb	r2, [r2, #16]
 800b5dc:	f107 0108 	add.w	r1, r7, #8
 800b5e0:	4610      	mov	r0, r2
 800b5e2:	4798      	blx	r3
 800b5e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5e6:	e077      	b.n	800b6d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b5e8:	6839      	ldr	r1, [r7, #0]
 800b5ea:	6878      	ldr	r0, [r7, #4]
 800b5ec:	f000 fab1 	bl	800bb52 <USBD_CtlError>
            err++;
 800b5f0:	7afb      	ldrb	r3, [r7, #11]
 800b5f2:	3301      	adds	r3, #1
 800b5f4:	72fb      	strb	r3, [r7, #11]
          break;
 800b5f6:	e06f      	b.n	800b6d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b5fe:	68db      	ldr	r3, [r3, #12]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d00b      	beq.n	800b61c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b60a:	68db      	ldr	r3, [r3, #12]
 800b60c:	687a      	ldr	r2, [r7, #4]
 800b60e:	7c12      	ldrb	r2, [r2, #16]
 800b610:	f107 0108 	add.w	r1, r7, #8
 800b614:	4610      	mov	r0, r2
 800b616:	4798      	blx	r3
 800b618:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b61a:	e05d      	b.n	800b6d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b61c:	6839      	ldr	r1, [r7, #0]
 800b61e:	6878      	ldr	r0, [r7, #4]
 800b620:	f000 fa97 	bl	800bb52 <USBD_CtlError>
            err++;
 800b624:	7afb      	ldrb	r3, [r7, #11]
 800b626:	3301      	adds	r3, #1
 800b628:	72fb      	strb	r3, [r7, #11]
          break;
 800b62a:	e055      	b.n	800b6d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b632:	691b      	ldr	r3, [r3, #16]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d00b      	beq.n	800b650 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b63e:	691b      	ldr	r3, [r3, #16]
 800b640:	687a      	ldr	r2, [r7, #4]
 800b642:	7c12      	ldrb	r2, [r2, #16]
 800b644:	f107 0108 	add.w	r1, r7, #8
 800b648:	4610      	mov	r0, r2
 800b64a:	4798      	blx	r3
 800b64c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b64e:	e043      	b.n	800b6d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b650:	6839      	ldr	r1, [r7, #0]
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f000 fa7d 	bl	800bb52 <USBD_CtlError>
            err++;
 800b658:	7afb      	ldrb	r3, [r7, #11]
 800b65a:	3301      	adds	r3, #1
 800b65c:	72fb      	strb	r3, [r7, #11]
          break;
 800b65e:	e03b      	b.n	800b6d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b666:	695b      	ldr	r3, [r3, #20]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d00b      	beq.n	800b684 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b672:	695b      	ldr	r3, [r3, #20]
 800b674:	687a      	ldr	r2, [r7, #4]
 800b676:	7c12      	ldrb	r2, [r2, #16]
 800b678:	f107 0108 	add.w	r1, r7, #8
 800b67c:	4610      	mov	r0, r2
 800b67e:	4798      	blx	r3
 800b680:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b682:	e029      	b.n	800b6d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b684:	6839      	ldr	r1, [r7, #0]
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f000 fa63 	bl	800bb52 <USBD_CtlError>
            err++;
 800b68c:	7afb      	ldrb	r3, [r7, #11]
 800b68e:	3301      	adds	r3, #1
 800b690:	72fb      	strb	r3, [r7, #11]
          break;
 800b692:	e021      	b.n	800b6d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b69a:	699b      	ldr	r3, [r3, #24]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d00b      	beq.n	800b6b8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b6a6:	699b      	ldr	r3, [r3, #24]
 800b6a8:	687a      	ldr	r2, [r7, #4]
 800b6aa:	7c12      	ldrb	r2, [r2, #16]
 800b6ac:	f107 0108 	add.w	r1, r7, #8
 800b6b0:	4610      	mov	r0, r2
 800b6b2:	4798      	blx	r3
 800b6b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b6b6:	e00f      	b.n	800b6d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b6b8:	6839      	ldr	r1, [r7, #0]
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f000 fa49 	bl	800bb52 <USBD_CtlError>
            err++;
 800b6c0:	7afb      	ldrb	r3, [r7, #11]
 800b6c2:	3301      	adds	r3, #1
 800b6c4:	72fb      	strb	r3, [r7, #11]
          break;
 800b6c6:	e007      	b.n	800b6d8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b6c8:	6839      	ldr	r1, [r7, #0]
 800b6ca:	6878      	ldr	r0, [r7, #4]
 800b6cc:	f000 fa41 	bl	800bb52 <USBD_CtlError>
          err++;
 800b6d0:	7afb      	ldrb	r3, [r7, #11]
 800b6d2:	3301      	adds	r3, #1
 800b6d4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b6d6:	bf00      	nop
      }
      break;
 800b6d8:	e037      	b.n	800b74a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	7c1b      	ldrb	r3, [r3, #16]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d109      	bne.n	800b6f6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b6e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6ea:	f107 0208 	add.w	r2, r7, #8
 800b6ee:	4610      	mov	r0, r2
 800b6f0:	4798      	blx	r3
 800b6f2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b6f4:	e029      	b.n	800b74a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b6f6:	6839      	ldr	r1, [r7, #0]
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 fa2a 	bl	800bb52 <USBD_CtlError>
        err++;
 800b6fe:	7afb      	ldrb	r3, [r7, #11]
 800b700:	3301      	adds	r3, #1
 800b702:	72fb      	strb	r3, [r7, #11]
      break;
 800b704:	e021      	b.n	800b74a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	7c1b      	ldrb	r3, [r3, #16]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d10d      	bne.n	800b72a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b716:	f107 0208 	add.w	r2, r7, #8
 800b71a:	4610      	mov	r0, r2
 800b71c:	4798      	blx	r3
 800b71e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	3301      	adds	r3, #1
 800b724:	2207      	movs	r2, #7
 800b726:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b728:	e00f      	b.n	800b74a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b72a:	6839      	ldr	r1, [r7, #0]
 800b72c:	6878      	ldr	r0, [r7, #4]
 800b72e:	f000 fa10 	bl	800bb52 <USBD_CtlError>
        err++;
 800b732:	7afb      	ldrb	r3, [r7, #11]
 800b734:	3301      	adds	r3, #1
 800b736:	72fb      	strb	r3, [r7, #11]
      break;
 800b738:	e007      	b.n	800b74a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b73a:	6839      	ldr	r1, [r7, #0]
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f000 fa08 	bl	800bb52 <USBD_CtlError>
      err++;
 800b742:	7afb      	ldrb	r3, [r7, #11]
 800b744:	3301      	adds	r3, #1
 800b746:	72fb      	strb	r3, [r7, #11]
      break;
 800b748:	bf00      	nop
  }

  if (err != 0U)
 800b74a:	7afb      	ldrb	r3, [r7, #11]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d11e      	bne.n	800b78e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	88db      	ldrh	r3, [r3, #6]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d016      	beq.n	800b786 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b758:	893b      	ldrh	r3, [r7, #8]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d00e      	beq.n	800b77c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	88da      	ldrh	r2, [r3, #6]
 800b762:	893b      	ldrh	r3, [r7, #8]
 800b764:	4293      	cmp	r3, r2
 800b766:	bf28      	it	cs
 800b768:	4613      	movcs	r3, r2
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b76e:	893b      	ldrh	r3, [r7, #8]
 800b770:	461a      	mov	r2, r3
 800b772:	68f9      	ldr	r1, [r7, #12]
 800b774:	6878      	ldr	r0, [r7, #4]
 800b776:	f000 fa69 	bl	800bc4c <USBD_CtlSendData>
 800b77a:	e009      	b.n	800b790 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b77c:	6839      	ldr	r1, [r7, #0]
 800b77e:	6878      	ldr	r0, [r7, #4]
 800b780:	f000 f9e7 	bl	800bb52 <USBD_CtlError>
 800b784:	e004      	b.n	800b790 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f000 fac1 	bl	800bd0e <USBD_CtlSendStatus>
 800b78c:	e000      	b.n	800b790 <USBD_GetDescriptor+0x2cc>
    return;
 800b78e:	bf00      	nop
  }
}
 800b790:	3710      	adds	r7, #16
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}
 800b796:	bf00      	nop

0800b798 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b084      	sub	sp, #16
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
 800b7a0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	889b      	ldrh	r3, [r3, #4]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d131      	bne.n	800b80e <USBD_SetAddress+0x76>
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	88db      	ldrh	r3, [r3, #6]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d12d      	bne.n	800b80e <USBD_SetAddress+0x76>
 800b7b2:	683b      	ldr	r3, [r7, #0]
 800b7b4:	885b      	ldrh	r3, [r3, #2]
 800b7b6:	2b7f      	cmp	r3, #127	@ 0x7f
 800b7b8:	d829      	bhi.n	800b80e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	885b      	ldrh	r3, [r3, #2]
 800b7be:	b2db      	uxtb	r3, r3
 800b7c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b7c4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7cc:	b2db      	uxtb	r3, r3
 800b7ce:	2b03      	cmp	r3, #3
 800b7d0:	d104      	bne.n	800b7dc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b7d2:	6839      	ldr	r1, [r7, #0]
 800b7d4:	6878      	ldr	r0, [r7, #4]
 800b7d6:	f000 f9bc 	bl	800bb52 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7da:	e01d      	b.n	800b818 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	7bfa      	ldrb	r2, [r7, #15]
 800b7e0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b7e4:	7bfb      	ldrb	r3, [r7, #15]
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f000 ff15 	bl	800c618 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f000 fa8d 	bl	800bd0e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b7f4:	7bfb      	ldrb	r3, [r7, #15]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d004      	beq.n	800b804 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	2202      	movs	r2, #2
 800b7fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b802:	e009      	b.n	800b818 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2201      	movs	r2, #1
 800b808:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b80c:	e004      	b.n	800b818 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b80e:	6839      	ldr	r1, [r7, #0]
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f000 f99e 	bl	800bb52 <USBD_CtlError>
  }
}
 800b816:	bf00      	nop
 800b818:	bf00      	nop
 800b81a:	3710      	adds	r7, #16
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}

0800b820 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b084      	sub	sp, #16
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b82a:	2300      	movs	r3, #0
 800b82c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b82e:	683b      	ldr	r3, [r7, #0]
 800b830:	885b      	ldrh	r3, [r3, #2]
 800b832:	b2da      	uxtb	r2, r3
 800b834:	4b4e      	ldr	r3, [pc, #312]	@ (800b970 <USBD_SetConfig+0x150>)
 800b836:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b838:	4b4d      	ldr	r3, [pc, #308]	@ (800b970 <USBD_SetConfig+0x150>)
 800b83a:	781b      	ldrb	r3, [r3, #0]
 800b83c:	2b01      	cmp	r3, #1
 800b83e:	d905      	bls.n	800b84c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b840:	6839      	ldr	r1, [r7, #0]
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f000 f985 	bl	800bb52 <USBD_CtlError>
    return USBD_FAIL;
 800b848:	2303      	movs	r3, #3
 800b84a:	e08c      	b.n	800b966 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b852:	b2db      	uxtb	r3, r3
 800b854:	2b02      	cmp	r3, #2
 800b856:	d002      	beq.n	800b85e <USBD_SetConfig+0x3e>
 800b858:	2b03      	cmp	r3, #3
 800b85a:	d029      	beq.n	800b8b0 <USBD_SetConfig+0x90>
 800b85c:	e075      	b.n	800b94a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b85e:	4b44      	ldr	r3, [pc, #272]	@ (800b970 <USBD_SetConfig+0x150>)
 800b860:	781b      	ldrb	r3, [r3, #0]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d020      	beq.n	800b8a8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b866:	4b42      	ldr	r3, [pc, #264]	@ (800b970 <USBD_SetConfig+0x150>)
 800b868:	781b      	ldrb	r3, [r3, #0]
 800b86a:	461a      	mov	r2, r3
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b870:	4b3f      	ldr	r3, [pc, #252]	@ (800b970 <USBD_SetConfig+0x150>)
 800b872:	781b      	ldrb	r3, [r3, #0]
 800b874:	4619      	mov	r1, r3
 800b876:	6878      	ldr	r0, [r7, #4]
 800b878:	f7ff f805 	bl	800a886 <USBD_SetClassConfig>
 800b87c:	4603      	mov	r3, r0
 800b87e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b880:	7bfb      	ldrb	r3, [r7, #15]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d008      	beq.n	800b898 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b886:	6839      	ldr	r1, [r7, #0]
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f000 f962 	bl	800bb52 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	2202      	movs	r2, #2
 800b892:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b896:	e065      	b.n	800b964 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 fa38 	bl	800bd0e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2203      	movs	r2, #3
 800b8a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b8a6:	e05d      	b.n	800b964 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b8a8:	6878      	ldr	r0, [r7, #4]
 800b8aa:	f000 fa30 	bl	800bd0e <USBD_CtlSendStatus>
      break;
 800b8ae:	e059      	b.n	800b964 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b8b0:	4b2f      	ldr	r3, [pc, #188]	@ (800b970 <USBD_SetConfig+0x150>)
 800b8b2:	781b      	ldrb	r3, [r3, #0]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d112      	bne.n	800b8de <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2202      	movs	r2, #2
 800b8bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b8c0:	4b2b      	ldr	r3, [pc, #172]	@ (800b970 <USBD_SetConfig+0x150>)
 800b8c2:	781b      	ldrb	r3, [r3, #0]
 800b8c4:	461a      	mov	r2, r3
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b8ca:	4b29      	ldr	r3, [pc, #164]	@ (800b970 <USBD_SetConfig+0x150>)
 800b8cc:	781b      	ldrb	r3, [r3, #0]
 800b8ce:	4619      	mov	r1, r3
 800b8d0:	6878      	ldr	r0, [r7, #4]
 800b8d2:	f7fe fff4 	bl	800a8be <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f000 fa19 	bl	800bd0e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b8dc:	e042      	b.n	800b964 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b8de:	4b24      	ldr	r3, [pc, #144]	@ (800b970 <USBD_SetConfig+0x150>)
 800b8e0:	781b      	ldrb	r3, [r3, #0]
 800b8e2:	461a      	mov	r2, r3
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	685b      	ldr	r3, [r3, #4]
 800b8e8:	429a      	cmp	r2, r3
 800b8ea:	d02a      	beq.n	800b942 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	685b      	ldr	r3, [r3, #4]
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	4619      	mov	r1, r3
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f7fe ffe2 	bl	800a8be <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b8fa:	4b1d      	ldr	r3, [pc, #116]	@ (800b970 <USBD_SetConfig+0x150>)
 800b8fc:	781b      	ldrb	r3, [r3, #0]
 800b8fe:	461a      	mov	r2, r3
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b904:	4b1a      	ldr	r3, [pc, #104]	@ (800b970 <USBD_SetConfig+0x150>)
 800b906:	781b      	ldrb	r3, [r3, #0]
 800b908:	4619      	mov	r1, r3
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	f7fe ffbb 	bl	800a886 <USBD_SetClassConfig>
 800b910:	4603      	mov	r3, r0
 800b912:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b914:	7bfb      	ldrb	r3, [r7, #15]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d00f      	beq.n	800b93a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b91a:	6839      	ldr	r1, [r7, #0]
 800b91c:	6878      	ldr	r0, [r7, #4]
 800b91e:	f000 f918 	bl	800bb52 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	685b      	ldr	r3, [r3, #4]
 800b926:	b2db      	uxtb	r3, r3
 800b928:	4619      	mov	r1, r3
 800b92a:	6878      	ldr	r0, [r7, #4]
 800b92c:	f7fe ffc7 	bl	800a8be <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2202      	movs	r2, #2
 800b934:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b938:	e014      	b.n	800b964 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	f000 f9e7 	bl	800bd0e <USBD_CtlSendStatus>
      break;
 800b940:	e010      	b.n	800b964 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f000 f9e3 	bl	800bd0e <USBD_CtlSendStatus>
      break;
 800b948:	e00c      	b.n	800b964 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b94a:	6839      	ldr	r1, [r7, #0]
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f000 f900 	bl	800bb52 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b952:	4b07      	ldr	r3, [pc, #28]	@ (800b970 <USBD_SetConfig+0x150>)
 800b954:	781b      	ldrb	r3, [r3, #0]
 800b956:	4619      	mov	r1, r3
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f7fe ffb0 	bl	800a8be <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b95e:	2303      	movs	r3, #3
 800b960:	73fb      	strb	r3, [r7, #15]
      break;
 800b962:	bf00      	nop
  }

  return ret;
 800b964:	7bfb      	ldrb	r3, [r7, #15]
}
 800b966:	4618      	mov	r0, r3
 800b968:	3710      	adds	r7, #16
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}
 800b96e:	bf00      	nop
 800b970:	20018860 	.word	0x20018860

0800b974 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b082      	sub	sp, #8
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
 800b97c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	88db      	ldrh	r3, [r3, #6]
 800b982:	2b01      	cmp	r3, #1
 800b984:	d004      	beq.n	800b990 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b986:	6839      	ldr	r1, [r7, #0]
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f000 f8e2 	bl	800bb52 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b98e:	e023      	b.n	800b9d8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b996:	b2db      	uxtb	r3, r3
 800b998:	2b02      	cmp	r3, #2
 800b99a:	dc02      	bgt.n	800b9a2 <USBD_GetConfig+0x2e>
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	dc03      	bgt.n	800b9a8 <USBD_GetConfig+0x34>
 800b9a0:	e015      	b.n	800b9ce <USBD_GetConfig+0x5a>
 800b9a2:	2b03      	cmp	r3, #3
 800b9a4:	d00b      	beq.n	800b9be <USBD_GetConfig+0x4a>
 800b9a6:	e012      	b.n	800b9ce <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	3308      	adds	r3, #8
 800b9b2:	2201      	movs	r2, #1
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f000 f948 	bl	800bc4c <USBD_CtlSendData>
        break;
 800b9bc:	e00c      	b.n	800b9d8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	3304      	adds	r3, #4
 800b9c2:	2201      	movs	r2, #1
 800b9c4:	4619      	mov	r1, r3
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	f000 f940 	bl	800bc4c <USBD_CtlSendData>
        break;
 800b9cc:	e004      	b.n	800b9d8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b9ce:	6839      	ldr	r1, [r7, #0]
 800b9d0:	6878      	ldr	r0, [r7, #4]
 800b9d2:	f000 f8be 	bl	800bb52 <USBD_CtlError>
        break;
 800b9d6:	bf00      	nop
}
 800b9d8:	bf00      	nop
 800b9da:	3708      	adds	r7, #8
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}

0800b9e0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b082      	sub	sp, #8
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
 800b9e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9f0:	b2db      	uxtb	r3, r3
 800b9f2:	3b01      	subs	r3, #1
 800b9f4:	2b02      	cmp	r3, #2
 800b9f6:	d81e      	bhi.n	800ba36 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	88db      	ldrh	r3, [r3, #6]
 800b9fc:	2b02      	cmp	r3, #2
 800b9fe:	d004      	beq.n	800ba0a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ba00:	6839      	ldr	r1, [r7, #0]
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	f000 f8a5 	bl	800bb52 <USBD_CtlError>
        break;
 800ba08:	e01a      	b.n	800ba40 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	2201      	movs	r2, #1
 800ba0e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d005      	beq.n	800ba26 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	68db      	ldr	r3, [r3, #12]
 800ba1e:	f043 0202 	orr.w	r2, r3, #2
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	330c      	adds	r3, #12
 800ba2a:	2202      	movs	r2, #2
 800ba2c:	4619      	mov	r1, r3
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f000 f90c 	bl	800bc4c <USBD_CtlSendData>
      break;
 800ba34:	e004      	b.n	800ba40 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ba36:	6839      	ldr	r1, [r7, #0]
 800ba38:	6878      	ldr	r0, [r7, #4]
 800ba3a:	f000 f88a 	bl	800bb52 <USBD_CtlError>
      break;
 800ba3e:	bf00      	nop
  }
}
 800ba40:	bf00      	nop
 800ba42:	3708      	adds	r7, #8
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b082      	sub	sp, #8
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	885b      	ldrh	r3, [r3, #2]
 800ba56:	2b01      	cmp	r3, #1
 800ba58:	d107      	bne.n	800ba6a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2201      	movs	r2, #1
 800ba5e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ba62:	6878      	ldr	r0, [r7, #4]
 800ba64:	f000 f953 	bl	800bd0e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ba68:	e013      	b.n	800ba92 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	885b      	ldrh	r3, [r3, #2]
 800ba6e:	2b02      	cmp	r3, #2
 800ba70:	d10b      	bne.n	800ba8a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	889b      	ldrh	r3, [r3, #4]
 800ba76:	0a1b      	lsrs	r3, r3, #8
 800ba78:	b29b      	uxth	r3, r3
 800ba7a:	b2da      	uxtb	r2, r3
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ba82:	6878      	ldr	r0, [r7, #4]
 800ba84:	f000 f943 	bl	800bd0e <USBD_CtlSendStatus>
}
 800ba88:	e003      	b.n	800ba92 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ba8a:	6839      	ldr	r1, [r7, #0]
 800ba8c:	6878      	ldr	r0, [r7, #4]
 800ba8e:	f000 f860 	bl	800bb52 <USBD_CtlError>
}
 800ba92:	bf00      	nop
 800ba94:	3708      	adds	r7, #8
 800ba96:	46bd      	mov	sp, r7
 800ba98:	bd80      	pop	{r7, pc}

0800ba9a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba9a:	b580      	push	{r7, lr}
 800ba9c:	b082      	sub	sp, #8
 800ba9e:	af00      	add	r7, sp, #0
 800baa0:	6078      	str	r0, [r7, #4]
 800baa2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800baaa:	b2db      	uxtb	r3, r3
 800baac:	3b01      	subs	r3, #1
 800baae:	2b02      	cmp	r3, #2
 800bab0:	d80b      	bhi.n	800baca <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	885b      	ldrh	r3, [r3, #2]
 800bab6:	2b01      	cmp	r3, #1
 800bab8:	d10c      	bne.n	800bad4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	2200      	movs	r2, #0
 800babe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bac2:	6878      	ldr	r0, [r7, #4]
 800bac4:	f000 f923 	bl	800bd0e <USBD_CtlSendStatus>
      }
      break;
 800bac8:	e004      	b.n	800bad4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800baca:	6839      	ldr	r1, [r7, #0]
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	f000 f840 	bl	800bb52 <USBD_CtlError>
      break;
 800bad2:	e000      	b.n	800bad6 <USBD_ClrFeature+0x3c>
      break;
 800bad4:	bf00      	nop
  }
}
 800bad6:	bf00      	nop
 800bad8:	3708      	adds	r7, #8
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}

0800bade <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bade:	b580      	push	{r7, lr}
 800bae0:	b084      	sub	sp, #16
 800bae2:	af00      	add	r7, sp, #0
 800bae4:	6078      	str	r0, [r7, #4]
 800bae6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bae8:	683b      	ldr	r3, [r7, #0]
 800baea:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	781a      	ldrb	r2, [r3, #0]
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	3301      	adds	r3, #1
 800baf8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	781a      	ldrb	r2, [r3, #0]
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	3301      	adds	r3, #1
 800bb06:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bb08:	68f8      	ldr	r0, [r7, #12]
 800bb0a:	f7ff fa3d 	bl	800af88 <SWAPBYTE>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	461a      	mov	r2, r3
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	3301      	adds	r3, #1
 800bb1a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	3301      	adds	r3, #1
 800bb20:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bb22:	68f8      	ldr	r0, [r7, #12]
 800bb24:	f7ff fa30 	bl	800af88 <SWAPBYTE>
 800bb28:	4603      	mov	r3, r0
 800bb2a:	461a      	mov	r2, r3
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	3301      	adds	r3, #1
 800bb34:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	3301      	adds	r3, #1
 800bb3a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bb3c:	68f8      	ldr	r0, [r7, #12]
 800bb3e:	f7ff fa23 	bl	800af88 <SWAPBYTE>
 800bb42:	4603      	mov	r3, r0
 800bb44:	461a      	mov	r2, r3
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	80da      	strh	r2, [r3, #6]
}
 800bb4a:	bf00      	nop
 800bb4c:	3710      	adds	r7, #16
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	bd80      	pop	{r7, pc}

0800bb52 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb52:	b580      	push	{r7, lr}
 800bb54:	b082      	sub	sp, #8
 800bb56:	af00      	add	r7, sp, #0
 800bb58:	6078      	str	r0, [r7, #4]
 800bb5a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bb5c:	2180      	movs	r1, #128	@ 0x80
 800bb5e:	6878      	ldr	r0, [r7, #4]
 800bb60:	f000 fcf0 	bl	800c544 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bb64:	2100      	movs	r1, #0
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f000 fcec 	bl	800c544 <USBD_LL_StallEP>
}
 800bb6c:	bf00      	nop
 800bb6e:	3708      	adds	r7, #8
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b086      	sub	sp, #24
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	60f8      	str	r0, [r7, #12]
 800bb7c:	60b9      	str	r1, [r7, #8]
 800bb7e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bb80:	2300      	movs	r3, #0
 800bb82:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d042      	beq.n	800bc10 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800bb8e:	6938      	ldr	r0, [r7, #16]
 800bb90:	f000 f842 	bl	800bc18 <USBD_GetLen>
 800bb94:	4603      	mov	r3, r0
 800bb96:	3301      	adds	r3, #1
 800bb98:	005b      	lsls	r3, r3, #1
 800bb9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb9e:	d808      	bhi.n	800bbb2 <USBD_GetString+0x3e>
 800bba0:	6938      	ldr	r0, [r7, #16]
 800bba2:	f000 f839 	bl	800bc18 <USBD_GetLen>
 800bba6:	4603      	mov	r3, r0
 800bba8:	3301      	adds	r3, #1
 800bbaa:	b29b      	uxth	r3, r3
 800bbac:	005b      	lsls	r3, r3, #1
 800bbae:	b29a      	uxth	r2, r3
 800bbb0:	e001      	b.n	800bbb6 <USBD_GetString+0x42>
 800bbb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bbba:	7dfb      	ldrb	r3, [r7, #23]
 800bbbc:	68ba      	ldr	r2, [r7, #8]
 800bbbe:	4413      	add	r3, r2
 800bbc0:	687a      	ldr	r2, [r7, #4]
 800bbc2:	7812      	ldrb	r2, [r2, #0]
 800bbc4:	701a      	strb	r2, [r3, #0]
  idx++;
 800bbc6:	7dfb      	ldrb	r3, [r7, #23]
 800bbc8:	3301      	adds	r3, #1
 800bbca:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bbcc:	7dfb      	ldrb	r3, [r7, #23]
 800bbce:	68ba      	ldr	r2, [r7, #8]
 800bbd0:	4413      	add	r3, r2
 800bbd2:	2203      	movs	r2, #3
 800bbd4:	701a      	strb	r2, [r3, #0]
  idx++;
 800bbd6:	7dfb      	ldrb	r3, [r7, #23]
 800bbd8:	3301      	adds	r3, #1
 800bbda:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bbdc:	e013      	b.n	800bc06 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800bbde:	7dfb      	ldrb	r3, [r7, #23]
 800bbe0:	68ba      	ldr	r2, [r7, #8]
 800bbe2:	4413      	add	r3, r2
 800bbe4:	693a      	ldr	r2, [r7, #16]
 800bbe6:	7812      	ldrb	r2, [r2, #0]
 800bbe8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	3301      	adds	r3, #1
 800bbee:	613b      	str	r3, [r7, #16]
    idx++;
 800bbf0:	7dfb      	ldrb	r3, [r7, #23]
 800bbf2:	3301      	adds	r3, #1
 800bbf4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bbf6:	7dfb      	ldrb	r3, [r7, #23]
 800bbf8:	68ba      	ldr	r2, [r7, #8]
 800bbfa:	4413      	add	r3, r2
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	701a      	strb	r2, [r3, #0]
    idx++;
 800bc00:	7dfb      	ldrb	r3, [r7, #23]
 800bc02:	3301      	adds	r3, #1
 800bc04:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d1e7      	bne.n	800bbde <USBD_GetString+0x6a>
 800bc0e:	e000      	b.n	800bc12 <USBD_GetString+0x9e>
    return;
 800bc10:	bf00      	nop
  }
}
 800bc12:	3718      	adds	r7, #24
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b085      	sub	sp, #20
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bc20:	2300      	movs	r3, #0
 800bc22:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bc28:	e005      	b.n	800bc36 <USBD_GetLen+0x1e>
  {
    len++;
 800bc2a:	7bfb      	ldrb	r3, [r7, #15]
 800bc2c:	3301      	adds	r3, #1
 800bc2e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bc30:	68bb      	ldr	r3, [r7, #8]
 800bc32:	3301      	adds	r3, #1
 800bc34:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	781b      	ldrb	r3, [r3, #0]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d1f5      	bne.n	800bc2a <USBD_GetLen+0x12>
  }

  return len;
 800bc3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc40:	4618      	mov	r0, r3
 800bc42:	3714      	adds	r7, #20
 800bc44:	46bd      	mov	sp, r7
 800bc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4a:	4770      	bx	lr

0800bc4c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b084      	sub	sp, #16
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	60f8      	str	r0, [r7, #12]
 800bc54:	60b9      	str	r1, [r7, #8]
 800bc56:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2202      	movs	r2, #2
 800bc5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	687a      	ldr	r2, [r7, #4]
 800bc64:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	68ba      	ldr	r2, [r7, #8]
 800bc6a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	687a      	ldr	r2, [r7, #4]
 800bc70:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	68ba      	ldr	r2, [r7, #8]
 800bc76:	2100      	movs	r1, #0
 800bc78:	68f8      	ldr	r0, [r7, #12]
 800bc7a:	f000 fcec 	bl	800c656 <USBD_LL_Transmit>

  return USBD_OK;
 800bc7e:	2300      	movs	r3, #0
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	3710      	adds	r7, #16
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}

0800bc88 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b084      	sub	sp, #16
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	60f8      	str	r0, [r7, #12]
 800bc90:	60b9      	str	r1, [r7, #8]
 800bc92:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	68ba      	ldr	r2, [r7, #8]
 800bc98:	2100      	movs	r1, #0
 800bc9a:	68f8      	ldr	r0, [r7, #12]
 800bc9c:	f000 fcdb 	bl	800c656 <USBD_LL_Transmit>

  return USBD_OK;
 800bca0:	2300      	movs	r3, #0
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3710      	adds	r7, #16
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}

0800bcaa <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bcaa:	b580      	push	{r7, lr}
 800bcac:	b084      	sub	sp, #16
 800bcae:	af00      	add	r7, sp, #0
 800bcb0:	60f8      	str	r0, [r7, #12]
 800bcb2:	60b9      	str	r1, [r7, #8]
 800bcb4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	2203      	movs	r2, #3
 800bcba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	687a      	ldr	r2, [r7, #4]
 800bcc2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	68ba      	ldr	r2, [r7, #8]
 800bcca:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	687a      	ldr	r2, [r7, #4]
 800bcd2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	68ba      	ldr	r2, [r7, #8]
 800bcda:	2100      	movs	r1, #0
 800bcdc:	68f8      	ldr	r0, [r7, #12]
 800bcde:	f000 fcdb 	bl	800c698 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bce2:	2300      	movs	r3, #0
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3710      	adds	r7, #16
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b084      	sub	sp, #16
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	60f8      	str	r0, [r7, #12]
 800bcf4:	60b9      	str	r1, [r7, #8]
 800bcf6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	68ba      	ldr	r2, [r7, #8]
 800bcfc:	2100      	movs	r1, #0
 800bcfe:	68f8      	ldr	r0, [r7, #12]
 800bd00:	f000 fcca 	bl	800c698 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bd04:	2300      	movs	r3, #0
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3710      	adds	r7, #16
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}

0800bd0e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bd0e:	b580      	push	{r7, lr}
 800bd10:	b082      	sub	sp, #8
 800bd12:	af00      	add	r7, sp, #0
 800bd14:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2204      	movs	r2, #4
 800bd1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bd1e:	2300      	movs	r3, #0
 800bd20:	2200      	movs	r2, #0
 800bd22:	2100      	movs	r1, #0
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f000 fc96 	bl	800c656 <USBD_LL_Transmit>

  return USBD_OK;
 800bd2a:	2300      	movs	r3, #0
}
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	3708      	adds	r7, #8
 800bd30:	46bd      	mov	sp, r7
 800bd32:	bd80      	pop	{r7, pc}

0800bd34 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b082      	sub	sp, #8
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	2205      	movs	r2, #5
 800bd40:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bd44:	2300      	movs	r3, #0
 800bd46:	2200      	movs	r2, #0
 800bd48:	2100      	movs	r1, #0
 800bd4a:	6878      	ldr	r0, [r7, #4]
 800bd4c:	f000 fca4 	bl	800c698 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bd50:	2300      	movs	r3, #0
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	3708      	adds	r7, #8
 800bd56:	46bd      	mov	sp, r7
 800bd58:	bd80      	pop	{r7, pc}
	...

0800bd5c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bd60:	2200      	movs	r2, #0
 800bd62:	4912      	ldr	r1, [pc, #72]	@ (800bdac <MX_USB_DEVICE_Init+0x50>)
 800bd64:	4812      	ldr	r0, [pc, #72]	@ (800bdb0 <MX_USB_DEVICE_Init+0x54>)
 800bd66:	f7fe fd11 	bl	800a78c <USBD_Init>
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d001      	beq.n	800bd74 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bd70:	f7f6 faa6 	bl	80022c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 800bd74:	490f      	ldr	r1, [pc, #60]	@ (800bdb4 <MX_USB_DEVICE_Init+0x58>)
 800bd76:	480e      	ldr	r0, [pc, #56]	@ (800bdb0 <MX_USB_DEVICE_Init+0x54>)
 800bd78:	f7fe fd38 	bl	800a7ec <USBD_RegisterClass>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d001      	beq.n	800bd86 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800bd82:	f7f6 fa9d 	bl	80022c0 <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800bd86:	490c      	ldr	r1, [pc, #48]	@ (800bdb8 <MX_USB_DEVICE_Init+0x5c>)
 800bd88:	4809      	ldr	r0, [pc, #36]	@ (800bdb0 <MX_USB_DEVICE_Init+0x54>)
 800bd8a:	f7fe fcb3 	bl	800a6f4 <USBD_AUDIO_RegisterInterface>
 800bd8e:	4603      	mov	r3, r0
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d001      	beq.n	800bd98 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800bd94:	f7f6 fa94 	bl	80022c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bd98:	4805      	ldr	r0, [pc, #20]	@ (800bdb0 <MX_USB_DEVICE_Init+0x54>)
 800bd9a:	f7fe fd5d 	bl	800a858 <USBD_Start>
 800bd9e:	4603      	mov	r3, r0
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d001      	beq.n	800bda8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800bda4:	f7f6 fa8c 	bl	80022c0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bda8:	bf00      	nop
 800bdaa:	bd80      	pop	{r7, pc}
 800bdac:	20000118 	.word	0x20000118
 800bdb0:	20018864 	.word	0x20018864
 800bdb4:	20000048 	.word	0x20000048
 800bdb8:	200000fc 	.word	0x200000fc

0800bdbc <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (0..100)
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b084      	sub	sp, #16
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	60f8      	str	r0, [r7, #12]
 800bdc4:	60b9      	str	r1, [r7, #8]
 800bdc6:	607a      	str	r2, [r7, #4]
  AudioStream_Init();
 800bdc8:	f7f4 fcb7 	bl	800073a <AudioStream_Init>

  current_audio_state = AUDIO_STATE_STOPPED;
 800bdcc:	4b03      	ldr	r3, [pc, #12]	@ (800bddc <AUDIO_Init_FS+0x20>)
 800bdce:	2200      	movs	r2, #0
 800bdd0:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
 800bdd2:	2300      	movs	r3, #0
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3710      	adds	r7, #16
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}
 800bddc:	20018b40 	.word	0x20018b40

0800bde0 <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 800bde0:	b580      	push	{r7, lr}
 800bde2:	b082      	sub	sp, #8
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
 800bde8:	2002      	movs	r0, #2
 800bdea:	f7f6 fc31 	bl	8002650 <BSP_AUDIO_OUT_Stop>
  current_audio_state = AUDIO_STATE_STOPPED;
 800bdee:	4b04      	ldr	r3, [pc, #16]	@ (800be00 <AUDIO_DeInit_FS+0x20>)
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	701a      	strb	r2, [r3, #0]
  return (USBD_OK);
 800bdf4:	2300      	movs	r3, #0
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3708      	adds	r7, #8
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}
 800bdfe:	bf00      	nop
 800be00:	20018b40 	.word	0x20018b40

0800be04 <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b084      	sub	sp, #16
 800be08:	af00      	add	r7, sp, #0
 800be0a:	60f8      	str	r0, [r7, #12]
 800be0c:	60b9      	str	r1, [r7, #8]
 800be0e:	4613      	mov	r3, r2
 800be10:	71fb      	strb	r3, [r7, #7]
  switch(cmd)
 800be12:	79fb      	ldrb	r3, [r7, #7]
 800be14:	2b01      	cmp	r3, #1
 800be16:	d002      	beq.n	800be1e <AUDIO_AudioCmd_FS+0x1a>
 800be18:	2b03      	cmp	r3, #3
 800be1a:	d006      	beq.n	800be2a <AUDIO_AudioCmd_FS+0x26>
 800be1c:	e00c      	b.n	800be38 <AUDIO_AudioCmd_FS+0x34>
  {
    case AUDIO_CMD_START:
      // Stream motorunu sifirla
      AudioStream_Reset();
 800be1e:	f7f4 fc93 	bl	8000748 <AudioStream_Reset>
      // Durumu "Tampon Doluyor"a getir. Hemen calmiyoruz!
      current_audio_state = AUDIO_STATE_BUFFERING;
 800be22:	4b08      	ldr	r3, [pc, #32]	@ (800be44 <AUDIO_AudioCmd_FS+0x40>)
 800be24:	2201      	movs	r2, #1
 800be26:	701a      	strb	r2, [r3, #0]
      break;
 800be28:	e006      	b.n	800be38 <AUDIO_AudioCmd_FS+0x34>

    case AUDIO_CMD_STOP:
      current_audio_state = AUDIO_STATE_STOPPED;
 800be2a:	4b06      	ldr	r3, [pc, #24]	@ (800be44 <AUDIO_AudioCmd_FS+0x40>)
 800be2c:	2200      	movs	r2, #0
 800be2e:	701a      	strb	r2, [r3, #0]
      BSP_AUDIO_OUT_Stop(CODEC_PDWN_SW);
 800be30:	2002      	movs	r0, #2
 800be32:	f7f6 fc0d 	bl	8002650 <BSP_AUDIO_OUT_Stop>
      break;
 800be36:	bf00      	nop
  }
  return (USBD_OK);
 800be38:	2300      	movs	r3, #0
}
 800be3a:	4618      	mov	r0, r3
 800be3c:	3710      	adds	r7, #16
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}
 800be42:	bf00      	nop
 800be44:	20018b40 	.word	0x20018b40

0800be48 <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: Volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b082      	sub	sp, #8
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	4603      	mov	r3, r0
 800be50:	71fb      	strb	r3, [r7, #7]
  BSP_AUDIO_OUT_SetVolume(vol);
 800be52:	79fb      	ldrb	r3, [r7, #7]
 800be54:	4618      	mov	r0, r3
 800be56:	f7f6 fc23 	bl	80026a0 <BSP_AUDIO_OUT_SetVolume>
  return (USBD_OK);
 800be5a:	2300      	movs	r3, #0
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	3708      	adds	r7, #8
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b082      	sub	sp, #8
 800be68:	af00      	add	r7, sp, #0
 800be6a:	4603      	mov	r3, r0
 800be6c:	71fb      	strb	r3, [r7, #7]
  BSP_AUDIO_OUT_SetMute(cmd);
 800be6e:	79fb      	ldrb	r3, [r7, #7]
 800be70:	4618      	mov	r0, r3
 800be72:	f7f6 fc2d 	bl	80026d0 <BSP_AUDIO_OUT_SetMute>
  return (USBD_OK);
 800be76:	2300      	movs	r3, #0
}
 800be78:	4618      	mov	r0, r3
 800be7a:	3708      	adds	r7, #8
 800be7c:	46bd      	mov	sp, r7
 800be7e:	bd80      	pop	{r7, pc}

0800be80 <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicTC_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b084      	sub	sp, #16
 800be84:	af00      	add	r7, sp, #0
 800be86:	60f8      	str	r0, [r7, #12]
 800be88:	60b9      	str	r1, [r7, #8]
 800be8a:	4613      	mov	r3, r2
 800be8c:	71fb      	strb	r3, [r7, #7]
  // Eger durmussak hicbir sey yapma
  if (current_audio_state == AUDIO_STATE_STOPPED) {
 800be8e:	4b11      	ldr	r3, [pc, #68]	@ (800bed4 <AUDIO_PeriodicTC_FS+0x54>)
 800be90:	781b      	ldrb	r3, [r3, #0]
 800be92:	b2db      	uxtb	r3, r3
 800be94:	2b00      	cmp	r3, #0
 800be96:	d101      	bne.n	800be9c <AUDIO_PeriodicTC_FS+0x1c>
      return (USBD_OK);
 800be98:	2300      	movs	r3, #0
 800be9a:	e016      	b.n	800beca <AUDIO_PeriodicTC_FS+0x4a>
  }

  // 1. Gelen Paketi Motora Teslim Et (Ring Buffer'a Yaz)
  AudioStream_Write_USB_Packet(pbuf, size);
 800be9c:	68b9      	ldr	r1, [r7, #8]
 800be9e:	68f8      	ldr	r0, [r7, #12]
 800bea0:	f7f4 fc76 	bl	8000790 <AudioStream_Write_USB_Packet>

  // 2. Durum Kontrolu: Eger Buffer Doluyorsa ve Yeterli Seviyeye Geldiyse
  if (current_audio_state == AUDIO_STATE_BUFFERING)
 800bea4:	4b0b      	ldr	r3, [pc, #44]	@ (800bed4 <AUDIO_PeriodicTC_FS+0x54>)
 800bea6:	781b      	ldrb	r3, [r3, #0]
 800bea8:	b2db      	uxtb	r3, r3
 800beaa:	2b01      	cmp	r3, #1
 800beac:	d10c      	bne.n	800bec8 <AUDIO_PeriodicTC_FS+0x48>
  {
      if (AudioStream_Is_Ready_To_Play())
 800beae:	f7f4 fcad 	bl	800080c <AudioStream_Is_Ready_To_Play>
 800beb2:	4603      	mov	r3, r0
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d007      	beq.n	800bec8 <AUDIO_PeriodicTC_FS+0x48>
      {
          current_audio_state = AUDIO_STATE_PLAYING;
 800beb8:	4b06      	ldr	r3, [pc, #24]	@ (800bed4 <AUDIO_PeriodicTC_FS+0x54>)
 800beba:	2202      	movs	r2, #2
 800bebc:	701a      	strb	r2, [r3, #0]
          BSP_AUDIO_OUT_Play((uint16_t*)Audio_Tx_Buffer, TX_FULL_SAMPLES * 2);
 800bebe:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800bec2:	4805      	ldr	r0, [pc, #20]	@ (800bed8 <AUDIO_PeriodicTC_FS+0x58>)
 800bec4:	f7f6 fb9a 	bl	80025fc <BSP_AUDIO_OUT_Play>
      }
  }

  return (USBD_OK);
 800bec8:	2300      	movs	r3, #0
}
 800beca:	4618      	mov	r0, r3
 800becc:	3710      	adds	r7, #16
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}
 800bed2:	bf00      	nop
 800bed4:	20018b40 	.word	0x20018b40
 800bed8:	200101d4 	.word	0x200101d4

0800bedc <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 800bedc:	b480      	push	{r7}
 800bede:	af00      	add	r7, sp, #0
  return (USBD_OK);
 800bee0:	2300      	movs	r3, #0
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	46bd      	mov	sp, r7
 800bee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beea:	4770      	bx	lr

0800beec <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

/* --- BSP CALLBACK BRIDGE (DONANIM KOPRUSU) --- */
/* DMA Kesmeleri Tetiklendiginde Burasi Calisir */

void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	af00      	add	r7, sp, #0
  // Eger calmiyorsak bosuna islem yapma
  if (current_audio_state == AUDIO_STATE_PLAYING) {
 800bef0:	4b04      	ldr	r3, [pc, #16]	@ (800bf04 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x18>)
 800bef2:	781b      	ldrb	r3, [r3, #0]
 800bef4:	b2db      	uxtb	r3, r3
 800bef6:	2b02      	cmp	r3, #2
 800bef8:	d101      	bne.n	800befe <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x12>
      AudioStream_Process_Half_Transfer();
 800befa:	f7f4 fd07 	bl	800090c <AudioStream_Process_Half_Transfer>
  }
}
 800befe:	bf00      	nop
 800bf00:	bd80      	pop	{r7, pc}
 800bf02:	bf00      	nop
 800bf04:	20018b40 	.word	0x20018b40

0800bf08 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	af00      	add	r7, sp, #0
  // Eger calmiyorsak bosuna islem yapma
  if (current_audio_state == AUDIO_STATE_PLAYING) {
 800bf0c:	4b04      	ldr	r3, [pc, #16]	@ (800bf20 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x18>)
 800bf0e:	781b      	ldrb	r3, [r3, #0]
 800bf10:	b2db      	uxtb	r3, r3
 800bf12:	2b02      	cmp	r3, #2
 800bf14:	d101      	bne.n	800bf1a <BSP_AUDIO_OUT_TransferComplete_CallBack+0x12>
      AudioStream_Process_Full_Transfer();
 800bf16:	f7f4 fd13 	bl	8000940 <AudioStream_Process_Full_Transfer>
  }
}
 800bf1a:	bf00      	nop
 800bf1c:	bd80      	pop	{r7, pc}
 800bf1e:	bf00      	nop
 800bf20:	20018b40 	.word	0x20018b40

0800bf24 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b083      	sub	sp, #12
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	6039      	str	r1, [r7, #0]
 800bf2e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	2212      	movs	r2, #18
 800bf34:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800bf36:	4b03      	ldr	r3, [pc, #12]	@ (800bf44 <USBD_FS_DeviceDescriptor+0x20>)
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	370c      	adds	r7, #12
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf42:	4770      	bx	lr
 800bf44:	20000134 	.word	0x20000134

0800bf48 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf48:	b480      	push	{r7}
 800bf4a:	b083      	sub	sp, #12
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	4603      	mov	r3, r0
 800bf50:	6039      	str	r1, [r7, #0]
 800bf52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bf54:	683b      	ldr	r3, [r7, #0]
 800bf56:	2204      	movs	r2, #4
 800bf58:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bf5a:	4b03      	ldr	r3, [pc, #12]	@ (800bf68 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	370c      	adds	r7, #12
 800bf60:	46bd      	mov	sp, r7
 800bf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf66:	4770      	bx	lr
 800bf68:	20000148 	.word	0x20000148

0800bf6c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf6c:	b580      	push	{r7, lr}
 800bf6e:	b082      	sub	sp, #8
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	4603      	mov	r3, r0
 800bf74:	6039      	str	r1, [r7, #0]
 800bf76:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bf78:	79fb      	ldrb	r3, [r7, #7]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d105      	bne.n	800bf8a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bf7e:	683a      	ldr	r2, [r7, #0]
 800bf80:	4907      	ldr	r1, [pc, #28]	@ (800bfa0 <USBD_FS_ProductStrDescriptor+0x34>)
 800bf82:	4808      	ldr	r0, [pc, #32]	@ (800bfa4 <USBD_FS_ProductStrDescriptor+0x38>)
 800bf84:	f7ff fdf6 	bl	800bb74 <USBD_GetString>
 800bf88:	e004      	b.n	800bf94 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bf8a:	683a      	ldr	r2, [r7, #0]
 800bf8c:	4904      	ldr	r1, [pc, #16]	@ (800bfa0 <USBD_FS_ProductStrDescriptor+0x34>)
 800bf8e:	4805      	ldr	r0, [pc, #20]	@ (800bfa4 <USBD_FS_ProductStrDescriptor+0x38>)
 800bf90:	f7ff fdf0 	bl	800bb74 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bf94:	4b02      	ldr	r3, [pc, #8]	@ (800bfa0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bf96:	4618      	mov	r0, r3
 800bf98:	3708      	adds	r7, #8
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}
 800bf9e:	bf00      	nop
 800bfa0:	20018b44 	.word	0x20018b44
 800bfa4:	0800d258 	.word	0x0800d258

0800bfa8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b082      	sub	sp, #8
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	4603      	mov	r3, r0
 800bfb0:	6039      	str	r1, [r7, #0]
 800bfb2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bfb4:	683a      	ldr	r2, [r7, #0]
 800bfb6:	4904      	ldr	r1, [pc, #16]	@ (800bfc8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bfb8:	4804      	ldr	r0, [pc, #16]	@ (800bfcc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bfba:	f7ff fddb 	bl	800bb74 <USBD_GetString>
  return USBD_StrDesc;
 800bfbe:	4b02      	ldr	r3, [pc, #8]	@ (800bfc8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	3708      	adds	r7, #8
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}
 800bfc8:	20018b44 	.word	0x20018b44
 800bfcc:	0800d26c 	.word	0x0800d26c

0800bfd0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b082      	sub	sp, #8
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	6039      	str	r1, [r7, #0]
 800bfda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bfdc:	683b      	ldr	r3, [r7, #0]
 800bfde:	221a      	movs	r2, #26
 800bfe0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bfe2:	f000 f843 	bl	800c06c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bfe6:	4b02      	ldr	r3, [pc, #8]	@ (800bff0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bfe8:	4618      	mov	r0, r3
 800bfea:	3708      	adds	r7, #8
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}
 800bff0:	2000014c 	.word	0x2000014c

0800bff4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b082      	sub	sp, #8
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	4603      	mov	r3, r0
 800bffc:	6039      	str	r1, [r7, #0]
 800bffe:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c000:	79fb      	ldrb	r3, [r7, #7]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d105      	bne.n	800c012 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c006:	683a      	ldr	r2, [r7, #0]
 800c008:	4907      	ldr	r1, [pc, #28]	@ (800c028 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c00a:	4808      	ldr	r0, [pc, #32]	@ (800c02c <USBD_FS_ConfigStrDescriptor+0x38>)
 800c00c:	f7ff fdb2 	bl	800bb74 <USBD_GetString>
 800c010:	e004      	b.n	800c01c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c012:	683a      	ldr	r2, [r7, #0]
 800c014:	4904      	ldr	r1, [pc, #16]	@ (800c028 <USBD_FS_ConfigStrDescriptor+0x34>)
 800c016:	4805      	ldr	r0, [pc, #20]	@ (800c02c <USBD_FS_ConfigStrDescriptor+0x38>)
 800c018:	f7ff fdac 	bl	800bb74 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c01c:	4b02      	ldr	r3, [pc, #8]	@ (800c028 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c01e:	4618      	mov	r0, r3
 800c020:	3708      	adds	r7, #8
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}
 800c026:	bf00      	nop
 800c028:	20018b44 	.word	0x20018b44
 800c02c:	0800d280 	.word	0x0800d280

0800c030 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b082      	sub	sp, #8
 800c034:	af00      	add	r7, sp, #0
 800c036:	4603      	mov	r3, r0
 800c038:	6039      	str	r1, [r7, #0]
 800c03a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c03c:	79fb      	ldrb	r3, [r7, #7]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d105      	bne.n	800c04e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c042:	683a      	ldr	r2, [r7, #0]
 800c044:	4907      	ldr	r1, [pc, #28]	@ (800c064 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c046:	4808      	ldr	r0, [pc, #32]	@ (800c068 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c048:	f7ff fd94 	bl	800bb74 <USBD_GetString>
 800c04c:	e004      	b.n	800c058 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c04e:	683a      	ldr	r2, [r7, #0]
 800c050:	4904      	ldr	r1, [pc, #16]	@ (800c064 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c052:	4805      	ldr	r0, [pc, #20]	@ (800c068 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c054:	f7ff fd8e 	bl	800bb74 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c058:	4b02      	ldr	r3, [pc, #8]	@ (800c064 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c05a:	4618      	mov	r0, r3
 800c05c:	3708      	adds	r7, #8
 800c05e:	46bd      	mov	sp, r7
 800c060:	bd80      	pop	{r7, pc}
 800c062:	bf00      	nop
 800c064:	20018b44 	.word	0x20018b44
 800c068:	0800d290 	.word	0x0800d290

0800c06c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b084      	sub	sp, #16
 800c070:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c072:	4b0f      	ldr	r3, [pc, #60]	@ (800c0b0 <Get_SerialNum+0x44>)
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c078:	4b0e      	ldr	r3, [pc, #56]	@ (800c0b4 <Get_SerialNum+0x48>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c07e:	4b0e      	ldr	r3, [pc, #56]	@ (800c0b8 <Get_SerialNum+0x4c>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c084:	68fa      	ldr	r2, [r7, #12]
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	4413      	add	r3, r2
 800c08a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d009      	beq.n	800c0a6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c092:	2208      	movs	r2, #8
 800c094:	4909      	ldr	r1, [pc, #36]	@ (800c0bc <Get_SerialNum+0x50>)
 800c096:	68f8      	ldr	r0, [r7, #12]
 800c098:	f000 f814 	bl	800c0c4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c09c:	2204      	movs	r2, #4
 800c09e:	4908      	ldr	r1, [pc, #32]	@ (800c0c0 <Get_SerialNum+0x54>)
 800c0a0:	68b8      	ldr	r0, [r7, #8]
 800c0a2:	f000 f80f 	bl	800c0c4 <IntToUnicode>
  }
}
 800c0a6:	bf00      	nop
 800c0a8:	3710      	adds	r7, #16
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
 800c0ae:	bf00      	nop
 800c0b0:	1fff7a10 	.word	0x1fff7a10
 800c0b4:	1fff7a14 	.word	0x1fff7a14
 800c0b8:	1fff7a18 	.word	0x1fff7a18
 800c0bc:	2000014e 	.word	0x2000014e
 800c0c0:	2000015e 	.word	0x2000015e

0800c0c4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b087      	sub	sp, #28
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	60f8      	str	r0, [r7, #12]
 800c0cc:	60b9      	str	r1, [r7, #8]
 800c0ce:	4613      	mov	r3, r2
 800c0d0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	75fb      	strb	r3, [r7, #23]
 800c0da:	e027      	b.n	800c12c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	0f1b      	lsrs	r3, r3, #28
 800c0e0:	2b09      	cmp	r3, #9
 800c0e2:	d80b      	bhi.n	800c0fc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	0f1b      	lsrs	r3, r3, #28
 800c0e8:	b2da      	uxtb	r2, r3
 800c0ea:	7dfb      	ldrb	r3, [r7, #23]
 800c0ec:	005b      	lsls	r3, r3, #1
 800c0ee:	4619      	mov	r1, r3
 800c0f0:	68bb      	ldr	r3, [r7, #8]
 800c0f2:	440b      	add	r3, r1
 800c0f4:	3230      	adds	r2, #48	@ 0x30
 800c0f6:	b2d2      	uxtb	r2, r2
 800c0f8:	701a      	strb	r2, [r3, #0]
 800c0fa:	e00a      	b.n	800c112 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	0f1b      	lsrs	r3, r3, #28
 800c100:	b2da      	uxtb	r2, r3
 800c102:	7dfb      	ldrb	r3, [r7, #23]
 800c104:	005b      	lsls	r3, r3, #1
 800c106:	4619      	mov	r1, r3
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	440b      	add	r3, r1
 800c10c:	3237      	adds	r2, #55	@ 0x37
 800c10e:	b2d2      	uxtb	r2, r2
 800c110:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	011b      	lsls	r3, r3, #4
 800c116:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c118:	7dfb      	ldrb	r3, [r7, #23]
 800c11a:	005b      	lsls	r3, r3, #1
 800c11c:	3301      	adds	r3, #1
 800c11e:	68ba      	ldr	r2, [r7, #8]
 800c120:	4413      	add	r3, r2
 800c122:	2200      	movs	r2, #0
 800c124:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c126:	7dfb      	ldrb	r3, [r7, #23]
 800c128:	3301      	adds	r3, #1
 800c12a:	75fb      	strb	r3, [r7, #23]
 800c12c:	7dfa      	ldrb	r2, [r7, #23]
 800c12e:	79fb      	ldrb	r3, [r7, #7]
 800c130:	429a      	cmp	r2, r3
 800c132:	d3d3      	bcc.n	800c0dc <IntToUnicode+0x18>
  }
}
 800c134:	bf00      	nop
 800c136:	bf00      	nop
 800c138:	371c      	adds	r7, #28
 800c13a:	46bd      	mov	sp, r7
 800c13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c140:	4770      	bx	lr
	...

0800c144 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b08a      	sub	sp, #40	@ 0x28
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c14c:	f107 0314 	add.w	r3, r7, #20
 800c150:	2200      	movs	r2, #0
 800c152:	601a      	str	r2, [r3, #0]
 800c154:	605a      	str	r2, [r3, #4]
 800c156:	609a      	str	r2, [r3, #8]
 800c158:	60da      	str	r2, [r3, #12]
 800c15a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c164:	d147      	bne.n	800c1f6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c166:	2300      	movs	r3, #0
 800c168:	613b      	str	r3, [r7, #16]
 800c16a:	4b25      	ldr	r3, [pc, #148]	@ (800c200 <HAL_PCD_MspInit+0xbc>)
 800c16c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c16e:	4a24      	ldr	r2, [pc, #144]	@ (800c200 <HAL_PCD_MspInit+0xbc>)
 800c170:	f043 0301 	orr.w	r3, r3, #1
 800c174:	6313      	str	r3, [r2, #48]	@ 0x30
 800c176:	4b22      	ldr	r3, [pc, #136]	@ (800c200 <HAL_PCD_MspInit+0xbc>)
 800c178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c17a:	f003 0301 	and.w	r3, r3, #1
 800c17e:	613b      	str	r3, [r7, #16]
 800c180:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800c182:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c186:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c188:	2300      	movs	r3, #0
 800c18a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c18c:	2300      	movs	r3, #0
 800c18e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800c190:	f107 0314 	add.w	r3, r7, #20
 800c194:	4619      	mov	r1, r3
 800c196:	481b      	ldr	r0, [pc, #108]	@ (800c204 <HAL_PCD_MspInit+0xc0>)
 800c198:	f7f7 ff6c 	bl	8004074 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c19c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800c1a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c1a2:	2302      	movs	r3, #2
 800c1a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c1ae:	230a      	movs	r3, #10
 800c1b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c1b2:	f107 0314 	add.w	r3, r7, #20
 800c1b6:	4619      	mov	r1, r3
 800c1b8:	4812      	ldr	r0, [pc, #72]	@ (800c204 <HAL_PCD_MspInit+0xc0>)
 800c1ba:	f7f7 ff5b 	bl	8004074 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c1be:	4b10      	ldr	r3, [pc, #64]	@ (800c200 <HAL_PCD_MspInit+0xbc>)
 800c1c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1c2:	4a0f      	ldr	r2, [pc, #60]	@ (800c200 <HAL_PCD_MspInit+0xbc>)
 800c1c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1c8:	6353      	str	r3, [r2, #52]	@ 0x34
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	60fb      	str	r3, [r7, #12]
 800c1ce:	4b0c      	ldr	r3, [pc, #48]	@ (800c200 <HAL_PCD_MspInit+0xbc>)
 800c1d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1d2:	4a0b      	ldr	r2, [pc, #44]	@ (800c200 <HAL_PCD_MspInit+0xbc>)
 800c1d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c1d8:	6453      	str	r3, [r2, #68]	@ 0x44
 800c1da:	4b09      	ldr	r3, [pc, #36]	@ (800c200 <HAL_PCD_MspInit+0xbc>)
 800c1dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c1e2:	60fb      	str	r3, [r7, #12]
 800c1e4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	2100      	movs	r1, #0
 800c1ea:	2043      	movs	r0, #67	@ 0x43
 800c1ec:	f7f7 facd 	bl	800378a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c1f0:	2043      	movs	r0, #67	@ 0x43
 800c1f2:	f7f7 fae6 	bl	80037c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c1f6:	bf00      	nop
 800c1f8:	3728      	adds	r7, #40	@ 0x28
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	bd80      	pop	{r7, pc}
 800c1fe:	bf00      	nop
 800c200:	40023800 	.word	0x40023800
 800c204:	40020000 	.word	0x40020000

0800c208 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	b082      	sub	sp, #8
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c21c:	4619      	mov	r1, r3
 800c21e:	4610      	mov	r0, r2
 800c220:	f7fe fb67 	bl	800a8f2 <USBD_LL_SetupStage>
}
 800c224:	bf00      	nop
 800c226:	3708      	adds	r7, #8
 800c228:	46bd      	mov	sp, r7
 800c22a:	bd80      	pop	{r7, pc}

0800c22c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b082      	sub	sp, #8
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]
 800c234:	460b      	mov	r3, r1
 800c236:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c23e:	78fa      	ldrb	r2, [r7, #3]
 800c240:	6879      	ldr	r1, [r7, #4]
 800c242:	4613      	mov	r3, r2
 800c244:	00db      	lsls	r3, r3, #3
 800c246:	4413      	add	r3, r2
 800c248:	009b      	lsls	r3, r3, #2
 800c24a:	440b      	add	r3, r1
 800c24c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c250:	681a      	ldr	r2, [r3, #0]
 800c252:	78fb      	ldrb	r3, [r7, #3]
 800c254:	4619      	mov	r1, r3
 800c256:	f7fe fba1 	bl	800a99c <USBD_LL_DataOutStage>
}
 800c25a:	bf00      	nop
 800c25c:	3708      	adds	r7, #8
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}

0800c262 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c262:	b580      	push	{r7, lr}
 800c264:	b082      	sub	sp, #8
 800c266:	af00      	add	r7, sp, #0
 800c268:	6078      	str	r0, [r7, #4]
 800c26a:	460b      	mov	r3, r1
 800c26c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c274:	78fa      	ldrb	r2, [r7, #3]
 800c276:	6879      	ldr	r1, [r7, #4]
 800c278:	4613      	mov	r3, r2
 800c27a:	00db      	lsls	r3, r3, #3
 800c27c:	4413      	add	r3, r2
 800c27e:	009b      	lsls	r3, r3, #2
 800c280:	440b      	add	r3, r1
 800c282:	3320      	adds	r3, #32
 800c284:	681a      	ldr	r2, [r3, #0]
 800c286:	78fb      	ldrb	r3, [r7, #3]
 800c288:	4619      	mov	r1, r3
 800c28a:	f7fe fc43 	bl	800ab14 <USBD_LL_DataInStage>
}
 800c28e:	bf00      	nop
 800c290:	3708      	adds	r7, #8
 800c292:	46bd      	mov	sp, r7
 800c294:	bd80      	pop	{r7, pc}

0800c296 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c296:	b580      	push	{r7, lr}
 800c298:	b082      	sub	sp, #8
 800c29a:	af00      	add	r7, sp, #0
 800c29c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	f7fe fd87 	bl	800adb8 <USBD_LL_SOF>
}
 800c2aa:	bf00      	nop
 800c2ac:	3708      	adds	r7, #8
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}

0800c2b2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c2b2:	b580      	push	{r7, lr}
 800c2b4:	b084      	sub	sp, #16
 800c2b6:	af00      	add	r7, sp, #0
 800c2b8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	79db      	ldrb	r3, [r3, #7]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d102      	bne.n	800c2cc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	73fb      	strb	r3, [r7, #15]
 800c2ca:	e008      	b.n	800c2de <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	79db      	ldrb	r3, [r3, #7]
 800c2d0:	2b02      	cmp	r3, #2
 800c2d2:	d102      	bne.n	800c2da <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c2d4:	2301      	movs	r3, #1
 800c2d6:	73fb      	strb	r3, [r7, #15]
 800c2d8:	e001      	b.n	800c2de <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c2da:	f7f5 fff1 	bl	80022c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c2e4:	7bfa      	ldrb	r2, [r7, #15]
 800c2e6:	4611      	mov	r1, r2
 800c2e8:	4618      	mov	r0, r3
 800c2ea:	f7fe fd21 	bl	800ad30 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	f7fe fcc8 	bl	800ac8a <USBD_LL_Reset>
}
 800c2fa:	bf00      	nop
 800c2fc:	3710      	adds	r7, #16
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}
	...

0800c304 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b082      	sub	sp, #8
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c312:	4618      	mov	r0, r3
 800c314:	f7fe fd1c 	bl	800ad50 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	6812      	ldr	r2, [r2, #0]
 800c326:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c32a:	f043 0301 	orr.w	r3, r3, #1
 800c32e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	7adb      	ldrb	r3, [r3, #11]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d005      	beq.n	800c344 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c338:	4b04      	ldr	r3, [pc, #16]	@ (800c34c <HAL_PCD_SuspendCallback+0x48>)
 800c33a:	691b      	ldr	r3, [r3, #16]
 800c33c:	4a03      	ldr	r2, [pc, #12]	@ (800c34c <HAL_PCD_SuspendCallback+0x48>)
 800c33e:	f043 0306 	orr.w	r3, r3, #6
 800c342:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c344:	bf00      	nop
 800c346:	3708      	adds	r7, #8
 800c348:	46bd      	mov	sp, r7
 800c34a:	bd80      	pop	{r7, pc}
 800c34c:	e000ed00 	.word	0xe000ed00

0800c350 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c350:	b580      	push	{r7, lr}
 800c352:	b082      	sub	sp, #8
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c35e:	4618      	mov	r0, r3
 800c360:	f7fe fd12 	bl	800ad88 <USBD_LL_Resume>
}
 800c364:	bf00      	nop
 800c366:	3708      	adds	r7, #8
 800c368:	46bd      	mov	sp, r7
 800c36a:	bd80      	pop	{r7, pc}

0800c36c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b082      	sub	sp, #8
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	460b      	mov	r3, r1
 800c376:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c37e:	78fa      	ldrb	r2, [r7, #3]
 800c380:	4611      	mov	r1, r2
 800c382:	4618      	mov	r0, r3
 800c384:	f7fe fd6a 	bl	800ae5c <USBD_LL_IsoOUTIncomplete>
}
 800c388:	bf00      	nop
 800c38a:	3708      	adds	r7, #8
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd80      	pop	{r7, pc}

0800c390 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b082      	sub	sp, #8
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
 800c398:	460b      	mov	r3, r1
 800c39a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c3a2:	78fa      	ldrb	r2, [r7, #3]
 800c3a4:	4611      	mov	r1, r2
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	f7fe fd26 	bl	800adf8 <USBD_LL_IsoINIncomplete>
}
 800c3ac:	bf00      	nop
 800c3ae:	3708      	adds	r7, #8
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	bd80      	pop	{r7, pc}

0800c3b4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b082      	sub	sp, #8
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f7fe fd7c 	bl	800aec0 <USBD_LL_DevConnected>
}
 800c3c8:	bf00      	nop
 800c3ca:	3708      	adds	r7, #8
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	bd80      	pop	{r7, pc}

0800c3d0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b082      	sub	sp, #8
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c3de:	4618      	mov	r0, r3
 800c3e0:	f7fe fd79 	bl	800aed6 <USBD_LL_DevDisconnected>
}
 800c3e4:	bf00      	nop
 800c3e6:	3708      	adds	r7, #8
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	bd80      	pop	{r7, pc}

0800c3ec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b082      	sub	sp, #8
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	781b      	ldrb	r3, [r3, #0]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d13c      	bne.n	800c476 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c3fc:	4a20      	ldr	r2, [pc, #128]	@ (800c480 <USBD_LL_Init+0x94>)
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	4a1e      	ldr	r2, [pc, #120]	@ (800c480 <USBD_LL_Init+0x94>)
 800c408:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c40c:	4b1c      	ldr	r3, [pc, #112]	@ (800c480 <USBD_LL_Init+0x94>)
 800c40e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c412:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c414:	4b1a      	ldr	r3, [pc, #104]	@ (800c480 <USBD_LL_Init+0x94>)
 800c416:	2204      	movs	r2, #4
 800c418:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c41a:	4b19      	ldr	r3, [pc, #100]	@ (800c480 <USBD_LL_Init+0x94>)
 800c41c:	2202      	movs	r2, #2
 800c41e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c420:	4b17      	ldr	r3, [pc, #92]	@ (800c480 <USBD_LL_Init+0x94>)
 800c422:	2200      	movs	r2, #0
 800c424:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c426:	4b16      	ldr	r3, [pc, #88]	@ (800c480 <USBD_LL_Init+0x94>)
 800c428:	2202      	movs	r2, #2
 800c42a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c42c:	4b14      	ldr	r3, [pc, #80]	@ (800c480 <USBD_LL_Init+0x94>)
 800c42e:	2200      	movs	r2, #0
 800c430:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c432:	4b13      	ldr	r3, [pc, #76]	@ (800c480 <USBD_LL_Init+0x94>)
 800c434:	2200      	movs	r2, #0
 800c436:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c438:	4b11      	ldr	r3, [pc, #68]	@ (800c480 <USBD_LL_Init+0x94>)
 800c43a:	2200      	movs	r2, #0
 800c43c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800c43e:	4b10      	ldr	r3, [pc, #64]	@ (800c480 <USBD_LL_Init+0x94>)
 800c440:	2201      	movs	r2, #1
 800c442:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c444:	4b0e      	ldr	r3, [pc, #56]	@ (800c480 <USBD_LL_Init+0x94>)
 800c446:	2200      	movs	r2, #0
 800c448:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c44a:	480d      	ldr	r0, [pc, #52]	@ (800c480 <USBD_LL_Init+0x94>)
 800c44c:	f7fa f8e6 	bl	800661c <HAL_PCD_Init>
 800c450:	4603      	mov	r3, r0
 800c452:	2b00      	cmp	r3, #0
 800c454:	d001      	beq.n	800c45a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c456:	f7f5 ff33 	bl	80022c0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c45a:	2180      	movs	r1, #128	@ 0x80
 800c45c:	4808      	ldr	r0, [pc, #32]	@ (800c480 <USBD_LL_Init+0x94>)
 800c45e:	f7fb fb12 	bl	8007a86 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c462:	2240      	movs	r2, #64	@ 0x40
 800c464:	2100      	movs	r1, #0
 800c466:	4806      	ldr	r0, [pc, #24]	@ (800c480 <USBD_LL_Init+0x94>)
 800c468:	f7fb fac6 	bl	80079f8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c46c:	2280      	movs	r2, #128	@ 0x80
 800c46e:	2101      	movs	r1, #1
 800c470:	4803      	ldr	r0, [pc, #12]	@ (800c480 <USBD_LL_Init+0x94>)
 800c472:	f7fb fac1 	bl	80079f8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c476:	2300      	movs	r3, #0
}
 800c478:	4618      	mov	r0, r3
 800c47a:	3708      	adds	r7, #8
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}
 800c480:	20018d44 	.word	0x20018d44

0800c484 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b084      	sub	sp, #16
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c48c:	2300      	movs	r3, #0
 800c48e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c490:	2300      	movs	r3, #0
 800c492:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c49a:	4618      	mov	r0, r3
 800c49c:	f7fa f9cd 	bl	800683a <HAL_PCD_Start>
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4a4:	7bfb      	ldrb	r3, [r7, #15]
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	f000 f942 	bl	800c730 <USBD_Get_USB_Status>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c4b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	3710      	adds	r7, #16
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bd80      	pop	{r7, pc}

0800c4ba <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c4ba:	b580      	push	{r7, lr}
 800c4bc:	b084      	sub	sp, #16
 800c4be:	af00      	add	r7, sp, #0
 800c4c0:	6078      	str	r0, [r7, #4]
 800c4c2:	4608      	mov	r0, r1
 800c4c4:	4611      	mov	r1, r2
 800c4c6:	461a      	mov	r2, r3
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	70fb      	strb	r3, [r7, #3]
 800c4cc:	460b      	mov	r3, r1
 800c4ce:	70bb      	strb	r3, [r7, #2]
 800c4d0:	4613      	mov	r3, r2
 800c4d2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4d4:	2300      	movs	r3, #0
 800c4d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c4e2:	78bb      	ldrb	r3, [r7, #2]
 800c4e4:	883a      	ldrh	r2, [r7, #0]
 800c4e6:	78f9      	ldrb	r1, [r7, #3]
 800c4e8:	f7fa fea1 	bl	800722e <HAL_PCD_EP_Open>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4f0:	7bfb      	ldrb	r3, [r7, #15]
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	f000 f91c 	bl	800c730 <USBD_Get_USB_Status>
 800c4f8:	4603      	mov	r3, r0
 800c4fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c4fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800c4fe:	4618      	mov	r0, r3
 800c500:	3710      	adds	r7, #16
 800c502:	46bd      	mov	sp, r7
 800c504:	bd80      	pop	{r7, pc}

0800c506 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c506:	b580      	push	{r7, lr}
 800c508:	b084      	sub	sp, #16
 800c50a:	af00      	add	r7, sp, #0
 800c50c:	6078      	str	r0, [r7, #4]
 800c50e:	460b      	mov	r3, r1
 800c510:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c512:	2300      	movs	r3, #0
 800c514:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c516:	2300      	movs	r3, #0
 800c518:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c520:	78fa      	ldrb	r2, [r7, #3]
 800c522:	4611      	mov	r1, r2
 800c524:	4618      	mov	r0, r3
 800c526:	f7fa feec 	bl	8007302 <HAL_PCD_EP_Close>
 800c52a:	4603      	mov	r3, r0
 800c52c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c52e:	7bfb      	ldrb	r3, [r7, #15]
 800c530:	4618      	mov	r0, r3
 800c532:	f000 f8fd 	bl	800c730 <USBD_Get_USB_Status>
 800c536:	4603      	mov	r3, r0
 800c538:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c53a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c53c:	4618      	mov	r0, r3
 800c53e:	3710      	adds	r7, #16
 800c540:	46bd      	mov	sp, r7
 800c542:	bd80      	pop	{r7, pc}

0800c544 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b084      	sub	sp, #16
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
 800c54c:	460b      	mov	r3, r1
 800c54e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c550:	2300      	movs	r3, #0
 800c552:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c554:	2300      	movs	r3, #0
 800c556:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c55e:	78fa      	ldrb	r2, [r7, #3]
 800c560:	4611      	mov	r1, r2
 800c562:	4618      	mov	r0, r3
 800c564:	f7fa ffa4 	bl	80074b0 <HAL_PCD_EP_SetStall>
 800c568:	4603      	mov	r3, r0
 800c56a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c56c:	7bfb      	ldrb	r3, [r7, #15]
 800c56e:	4618      	mov	r0, r3
 800c570:	f000 f8de 	bl	800c730 <USBD_Get_USB_Status>
 800c574:	4603      	mov	r3, r0
 800c576:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c578:	7bbb      	ldrb	r3, [r7, #14]
}
 800c57a:	4618      	mov	r0, r3
 800c57c:	3710      	adds	r7, #16
 800c57e:	46bd      	mov	sp, r7
 800c580:	bd80      	pop	{r7, pc}

0800c582 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c582:	b580      	push	{r7, lr}
 800c584:	b084      	sub	sp, #16
 800c586:	af00      	add	r7, sp, #0
 800c588:	6078      	str	r0, [r7, #4]
 800c58a:	460b      	mov	r3, r1
 800c58c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c58e:	2300      	movs	r3, #0
 800c590:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c592:	2300      	movs	r3, #0
 800c594:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c59c:	78fa      	ldrb	r2, [r7, #3]
 800c59e:	4611      	mov	r1, r2
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f7fa ffe8 	bl	8007576 <HAL_PCD_EP_ClrStall>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c5aa:	7bfb      	ldrb	r3, [r7, #15]
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	f000 f8bf 	bl	800c730 <USBD_Get_USB_Status>
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c5b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	3710      	adds	r7, #16
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bd80      	pop	{r7, pc}

0800c5c0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	b085      	sub	sp, #20
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
 800c5c8:	460b      	mov	r3, r1
 800c5ca:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c5d2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c5d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	da0b      	bge.n	800c5f4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c5dc:	78fb      	ldrb	r3, [r7, #3]
 800c5de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c5e2:	68f9      	ldr	r1, [r7, #12]
 800c5e4:	4613      	mov	r3, r2
 800c5e6:	00db      	lsls	r3, r3, #3
 800c5e8:	4413      	add	r3, r2
 800c5ea:	009b      	lsls	r3, r3, #2
 800c5ec:	440b      	add	r3, r1
 800c5ee:	3316      	adds	r3, #22
 800c5f0:	781b      	ldrb	r3, [r3, #0]
 800c5f2:	e00b      	b.n	800c60c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c5f4:	78fb      	ldrb	r3, [r7, #3]
 800c5f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c5fa:	68f9      	ldr	r1, [r7, #12]
 800c5fc:	4613      	mov	r3, r2
 800c5fe:	00db      	lsls	r3, r3, #3
 800c600:	4413      	add	r3, r2
 800c602:	009b      	lsls	r3, r3, #2
 800c604:	440b      	add	r3, r1
 800c606:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c60a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c60c:	4618      	mov	r0, r3
 800c60e:	3714      	adds	r7, #20
 800c610:	46bd      	mov	sp, r7
 800c612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c616:	4770      	bx	lr

0800c618 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b084      	sub	sp, #16
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	6078      	str	r0, [r7, #4]
 800c620:	460b      	mov	r3, r1
 800c622:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c624:	2300      	movs	r3, #0
 800c626:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c628:	2300      	movs	r3, #0
 800c62a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c632:	78fa      	ldrb	r2, [r7, #3]
 800c634:	4611      	mov	r1, r2
 800c636:	4618      	mov	r0, r3
 800c638:	f7fa fdd5 	bl	80071e6 <HAL_PCD_SetAddress>
 800c63c:	4603      	mov	r3, r0
 800c63e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c640:	7bfb      	ldrb	r3, [r7, #15]
 800c642:	4618      	mov	r0, r3
 800c644:	f000 f874 	bl	800c730 <USBD_Get_USB_Status>
 800c648:	4603      	mov	r3, r0
 800c64a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c64c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3710      	adds	r7, #16
 800c652:	46bd      	mov	sp, r7
 800c654:	bd80      	pop	{r7, pc}

0800c656 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c656:	b580      	push	{r7, lr}
 800c658:	b086      	sub	sp, #24
 800c65a:	af00      	add	r7, sp, #0
 800c65c:	60f8      	str	r0, [r7, #12]
 800c65e:	607a      	str	r2, [r7, #4]
 800c660:	603b      	str	r3, [r7, #0]
 800c662:	460b      	mov	r3, r1
 800c664:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c666:	2300      	movs	r3, #0
 800c668:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c66a:	2300      	movs	r3, #0
 800c66c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c674:	7af9      	ldrb	r1, [r7, #11]
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	687a      	ldr	r2, [r7, #4]
 800c67a:	f7fa fedf 	bl	800743c <HAL_PCD_EP_Transmit>
 800c67e:	4603      	mov	r3, r0
 800c680:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c682:	7dfb      	ldrb	r3, [r7, #23]
 800c684:	4618      	mov	r0, r3
 800c686:	f000 f853 	bl	800c730 <USBD_Get_USB_Status>
 800c68a:	4603      	mov	r3, r0
 800c68c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c68e:	7dbb      	ldrb	r3, [r7, #22]
}
 800c690:	4618      	mov	r0, r3
 800c692:	3718      	adds	r7, #24
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}

0800c698 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b086      	sub	sp, #24
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	60f8      	str	r0, [r7, #12]
 800c6a0:	607a      	str	r2, [r7, #4]
 800c6a2:	603b      	str	r3, [r7, #0]
 800c6a4:	460b      	mov	r3, r1
 800c6a6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c6b6:	7af9      	ldrb	r1, [r7, #11]
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	687a      	ldr	r2, [r7, #4]
 800c6bc:	f7fa fe6b 	bl	8007396 <HAL_PCD_EP_Receive>
 800c6c0:	4603      	mov	r3, r0
 800c6c2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c6c4:	7dfb      	ldrb	r3, [r7, #23]
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f000 f832 	bl	800c730 <USBD_Get_USB_Status>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c6d0:	7dbb      	ldrb	r3, [r7, #22]
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3718      	adds	r7, #24
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}

0800c6da <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c6da:	b580      	push	{r7, lr}
 800c6dc:	b082      	sub	sp, #8
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	6078      	str	r0, [r7, #4]
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c6ec:	78fa      	ldrb	r2, [r7, #3]
 800c6ee:	4611      	mov	r1, r2
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	f7fa fe8b 	bl	800740c <HAL_PCD_EP_GetRxCount>
 800c6f6:	4603      	mov	r3, r0
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3708      	adds	r7, #8
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}

0800c700 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c700:	b480      	push	{r7}
 800c702:	b083      	sub	sp, #12
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c708:	4b03      	ldr	r3, [pc, #12]	@ (800c718 <USBD_static_malloc+0x18>)
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	370c      	adds	r7, #12
 800c70e:	46bd      	mov	sp, r7
 800c710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c714:	4770      	bx	lr
 800c716:	bf00      	nop
 800c718:	20019228 	.word	0x20019228

0800c71c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b083      	sub	sp, #12
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]

}
 800c724:	bf00      	nop
 800c726:	370c      	adds	r7, #12
 800c728:	46bd      	mov	sp, r7
 800c72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72e:	4770      	bx	lr

0800c730 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c730:	b480      	push	{r7}
 800c732:	b085      	sub	sp, #20
 800c734:	af00      	add	r7, sp, #0
 800c736:	4603      	mov	r3, r0
 800c738:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c73a:	2300      	movs	r3, #0
 800c73c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c73e:	79fb      	ldrb	r3, [r7, #7]
 800c740:	2b03      	cmp	r3, #3
 800c742:	d817      	bhi.n	800c774 <USBD_Get_USB_Status+0x44>
 800c744:	a201      	add	r2, pc, #4	@ (adr r2, 800c74c <USBD_Get_USB_Status+0x1c>)
 800c746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c74a:	bf00      	nop
 800c74c:	0800c75d 	.word	0x0800c75d
 800c750:	0800c763 	.word	0x0800c763
 800c754:	0800c769 	.word	0x0800c769
 800c758:	0800c76f 	.word	0x0800c76f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c75c:	2300      	movs	r3, #0
 800c75e:	73fb      	strb	r3, [r7, #15]
    break;
 800c760:	e00b      	b.n	800c77a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c762:	2303      	movs	r3, #3
 800c764:	73fb      	strb	r3, [r7, #15]
    break;
 800c766:	e008      	b.n	800c77a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c768:	2301      	movs	r3, #1
 800c76a:	73fb      	strb	r3, [r7, #15]
    break;
 800c76c:	e005      	b.n	800c77a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c76e:	2303      	movs	r3, #3
 800c770:	73fb      	strb	r3, [r7, #15]
    break;
 800c772:	e002      	b.n	800c77a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c774:	2303      	movs	r3, #3
 800c776:	73fb      	strb	r3, [r7, #15]
    break;
 800c778:	bf00      	nop
  }
  return usb_status;
 800c77a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c77c:	4618      	mov	r0, r3
 800c77e:	3714      	adds	r7, #20
 800c780:	46bd      	mov	sp, r7
 800c782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c786:	4770      	bx	lr

0800c788 <memset>:
 800c788:	4402      	add	r2, r0
 800c78a:	4603      	mov	r3, r0
 800c78c:	4293      	cmp	r3, r2
 800c78e:	d100      	bne.n	800c792 <memset+0xa>
 800c790:	4770      	bx	lr
 800c792:	f803 1b01 	strb.w	r1, [r3], #1
 800c796:	e7f9      	b.n	800c78c <memset+0x4>

0800c798 <__libc_init_array>:
 800c798:	b570      	push	{r4, r5, r6, lr}
 800c79a:	4d0d      	ldr	r5, [pc, #52]	@ (800c7d0 <__libc_init_array+0x38>)
 800c79c:	4c0d      	ldr	r4, [pc, #52]	@ (800c7d4 <__libc_init_array+0x3c>)
 800c79e:	1b64      	subs	r4, r4, r5
 800c7a0:	10a4      	asrs	r4, r4, #2
 800c7a2:	2600      	movs	r6, #0
 800c7a4:	42a6      	cmp	r6, r4
 800c7a6:	d109      	bne.n	800c7bc <__libc_init_array+0x24>
 800c7a8:	4d0b      	ldr	r5, [pc, #44]	@ (800c7d8 <__libc_init_array+0x40>)
 800c7aa:	4c0c      	ldr	r4, [pc, #48]	@ (800c7dc <__libc_init_array+0x44>)
 800c7ac:	f000 fd48 	bl	800d240 <_init>
 800c7b0:	1b64      	subs	r4, r4, r5
 800c7b2:	10a4      	asrs	r4, r4, #2
 800c7b4:	2600      	movs	r6, #0
 800c7b6:	42a6      	cmp	r6, r4
 800c7b8:	d105      	bne.n	800c7c6 <__libc_init_array+0x2e>
 800c7ba:	bd70      	pop	{r4, r5, r6, pc}
 800c7bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7c0:	4798      	blx	r3
 800c7c2:	3601      	adds	r6, #1
 800c7c4:	e7ee      	b.n	800c7a4 <__libc_init_array+0xc>
 800c7c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7ca:	4798      	blx	r3
 800c7cc:	3601      	adds	r6, #1
 800c7ce:	e7f2      	b.n	800c7b6 <__libc_init_array+0x1e>
 800c7d0:	0800d6f8 	.word	0x0800d6f8
 800c7d4:	0800d6f8 	.word	0x0800d6f8
 800c7d8:	0800d6f8 	.word	0x0800d6f8
 800c7dc:	0800d6fc 	.word	0x0800d6fc

0800c7e0 <sinf>:
 800c7e0:	ee10 3a10 	vmov	r3, s0
 800c7e4:	b507      	push	{r0, r1, r2, lr}
 800c7e6:	4a1f      	ldr	r2, [pc, #124]	@ (800c864 <sinf+0x84>)
 800c7e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c7ec:	4293      	cmp	r3, r2
 800c7ee:	d807      	bhi.n	800c800 <sinf+0x20>
 800c7f0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800c868 <sinf+0x88>
 800c7f4:	2000      	movs	r0, #0
 800c7f6:	b003      	add	sp, #12
 800c7f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7fc:	f000 b88e 	b.w	800c91c <__kernel_sinf>
 800c800:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c804:	d304      	bcc.n	800c810 <sinf+0x30>
 800c806:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c80a:	b003      	add	sp, #12
 800c80c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c810:	4668      	mov	r0, sp
 800c812:	f000 f8cb 	bl	800c9ac <__ieee754_rem_pio2f>
 800c816:	f000 0003 	and.w	r0, r0, #3
 800c81a:	2801      	cmp	r0, #1
 800c81c:	d00a      	beq.n	800c834 <sinf+0x54>
 800c81e:	2802      	cmp	r0, #2
 800c820:	d00f      	beq.n	800c842 <sinf+0x62>
 800c822:	b9c0      	cbnz	r0, 800c856 <sinf+0x76>
 800c824:	eddd 0a01 	vldr	s1, [sp, #4]
 800c828:	ed9d 0a00 	vldr	s0, [sp]
 800c82c:	2001      	movs	r0, #1
 800c82e:	f000 f875 	bl	800c91c <__kernel_sinf>
 800c832:	e7ea      	b.n	800c80a <sinf+0x2a>
 800c834:	eddd 0a01 	vldr	s1, [sp, #4]
 800c838:	ed9d 0a00 	vldr	s0, [sp]
 800c83c:	f000 f816 	bl	800c86c <__kernel_cosf>
 800c840:	e7e3      	b.n	800c80a <sinf+0x2a>
 800c842:	eddd 0a01 	vldr	s1, [sp, #4]
 800c846:	ed9d 0a00 	vldr	s0, [sp]
 800c84a:	2001      	movs	r0, #1
 800c84c:	f000 f866 	bl	800c91c <__kernel_sinf>
 800c850:	eeb1 0a40 	vneg.f32	s0, s0
 800c854:	e7d9      	b.n	800c80a <sinf+0x2a>
 800c856:	eddd 0a01 	vldr	s1, [sp, #4]
 800c85a:	ed9d 0a00 	vldr	s0, [sp]
 800c85e:	f000 f805 	bl	800c86c <__kernel_cosf>
 800c862:	e7f5      	b.n	800c850 <sinf+0x70>
 800c864:	3f490fd8 	.word	0x3f490fd8
 800c868:	00000000 	.word	0x00000000

0800c86c <__kernel_cosf>:
 800c86c:	ee10 3a10 	vmov	r3, s0
 800c870:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c874:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800c878:	eef0 6a40 	vmov.f32	s13, s0
 800c87c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800c880:	d204      	bcs.n	800c88c <__kernel_cosf+0x20>
 800c882:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800c886:	ee17 2a90 	vmov	r2, s15
 800c88a:	b342      	cbz	r2, 800c8de <__kernel_cosf+0x72>
 800c88c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800c890:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800c8fc <__kernel_cosf+0x90>
 800c894:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800c900 <__kernel_cosf+0x94>
 800c898:	4a1a      	ldr	r2, [pc, #104]	@ (800c904 <__kernel_cosf+0x98>)
 800c89a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c89e:	4293      	cmp	r3, r2
 800c8a0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800c908 <__kernel_cosf+0x9c>
 800c8a4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c8a8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800c90c <__kernel_cosf+0xa0>
 800c8ac:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c8b0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800c910 <__kernel_cosf+0xa4>
 800c8b4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c8b8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800c914 <__kernel_cosf+0xa8>
 800c8bc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c8c0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800c8c4:	ee26 6a07 	vmul.f32	s12, s12, s14
 800c8c8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c8cc:	eee7 0a06 	vfma.f32	s1, s14, s12
 800c8d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8d4:	d804      	bhi.n	800c8e0 <__kernel_cosf+0x74>
 800c8d6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c8da:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c8de:	4770      	bx	lr
 800c8e0:	4a0d      	ldr	r2, [pc, #52]	@ (800c918 <__kernel_cosf+0xac>)
 800c8e2:	4293      	cmp	r3, r2
 800c8e4:	bf9a      	itte	ls
 800c8e6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800c8ea:	ee07 3a10 	vmovls	s14, r3
 800c8ee:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800c8f2:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c8f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c8fa:	e7ec      	b.n	800c8d6 <__kernel_cosf+0x6a>
 800c8fc:	ad47d74e 	.word	0xad47d74e
 800c900:	310f74f6 	.word	0x310f74f6
 800c904:	3e999999 	.word	0x3e999999
 800c908:	b493f27c 	.word	0xb493f27c
 800c90c:	37d00d01 	.word	0x37d00d01
 800c910:	bab60b61 	.word	0xbab60b61
 800c914:	3d2aaaab 	.word	0x3d2aaaab
 800c918:	3f480000 	.word	0x3f480000

0800c91c <__kernel_sinf>:
 800c91c:	ee10 3a10 	vmov	r3, s0
 800c920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c924:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800c928:	d204      	bcs.n	800c934 <__kernel_sinf+0x18>
 800c92a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c92e:	ee17 3a90 	vmov	r3, s15
 800c932:	b35b      	cbz	r3, 800c98c <__kernel_sinf+0x70>
 800c934:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c938:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c990 <__kernel_sinf+0x74>
 800c93c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800c994 <__kernel_sinf+0x78>
 800c940:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c944:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800c998 <__kernel_sinf+0x7c>
 800c948:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c94c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800c99c <__kernel_sinf+0x80>
 800c950:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c954:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800c9a0 <__kernel_sinf+0x84>
 800c958:	ee60 6a07 	vmul.f32	s13, s0, s14
 800c95c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c960:	b930      	cbnz	r0, 800c970 <__kernel_sinf+0x54>
 800c962:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800c9a4 <__kernel_sinf+0x88>
 800c966:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c96a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800c96e:	4770      	bx	lr
 800c970:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c974:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800c978:	eee0 7a86 	vfma.f32	s15, s1, s12
 800c97c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800c980:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800c9a8 <__kernel_sinf+0x8c>
 800c984:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800c988:	ee30 0a60 	vsub.f32	s0, s0, s1
 800c98c:	4770      	bx	lr
 800c98e:	bf00      	nop
 800c990:	2f2ec9d3 	.word	0x2f2ec9d3
 800c994:	b2d72f34 	.word	0xb2d72f34
 800c998:	3638ef1b 	.word	0x3638ef1b
 800c99c:	b9500d01 	.word	0xb9500d01
 800c9a0:	3c088889 	.word	0x3c088889
 800c9a4:	be2aaaab 	.word	0xbe2aaaab
 800c9a8:	3e2aaaab 	.word	0x3e2aaaab

0800c9ac <__ieee754_rem_pio2f>:
 800c9ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9ae:	ee10 6a10 	vmov	r6, s0
 800c9b2:	4b88      	ldr	r3, [pc, #544]	@ (800cbd4 <__ieee754_rem_pio2f+0x228>)
 800c9b4:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800c9b8:	429d      	cmp	r5, r3
 800c9ba:	b087      	sub	sp, #28
 800c9bc:	4604      	mov	r4, r0
 800c9be:	d805      	bhi.n	800c9cc <__ieee754_rem_pio2f+0x20>
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	ed80 0a00 	vstr	s0, [r0]
 800c9c6:	6043      	str	r3, [r0, #4]
 800c9c8:	2000      	movs	r0, #0
 800c9ca:	e022      	b.n	800ca12 <__ieee754_rem_pio2f+0x66>
 800c9cc:	4b82      	ldr	r3, [pc, #520]	@ (800cbd8 <__ieee754_rem_pio2f+0x22c>)
 800c9ce:	429d      	cmp	r5, r3
 800c9d0:	d83a      	bhi.n	800ca48 <__ieee754_rem_pio2f+0x9c>
 800c9d2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800c9d6:	2e00      	cmp	r6, #0
 800c9d8:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800cbdc <__ieee754_rem_pio2f+0x230>
 800c9dc:	4a80      	ldr	r2, [pc, #512]	@ (800cbe0 <__ieee754_rem_pio2f+0x234>)
 800c9de:	f023 030f 	bic.w	r3, r3, #15
 800c9e2:	dd18      	ble.n	800ca16 <__ieee754_rem_pio2f+0x6a>
 800c9e4:	4293      	cmp	r3, r2
 800c9e6:	ee70 7a47 	vsub.f32	s15, s0, s14
 800c9ea:	bf09      	itett	eq
 800c9ec:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800cbe4 <__ieee754_rem_pio2f+0x238>
 800c9f0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800cbe8 <__ieee754_rem_pio2f+0x23c>
 800c9f4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800cbec <__ieee754_rem_pio2f+0x240>
 800c9f8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800c9fc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800ca00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ca04:	ed80 7a00 	vstr	s14, [r0]
 800ca08:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ca0c:	edc0 7a01 	vstr	s15, [r0, #4]
 800ca10:	2001      	movs	r0, #1
 800ca12:	b007      	add	sp, #28
 800ca14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca16:	4293      	cmp	r3, r2
 800ca18:	ee70 7a07 	vadd.f32	s15, s0, s14
 800ca1c:	bf09      	itett	eq
 800ca1e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800cbe4 <__ieee754_rem_pio2f+0x238>
 800ca22:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800cbe8 <__ieee754_rem_pio2f+0x23c>
 800ca26:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800cbec <__ieee754_rem_pio2f+0x240>
 800ca2a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800ca2e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ca32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ca36:	ed80 7a00 	vstr	s14, [r0]
 800ca3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca3e:	edc0 7a01 	vstr	s15, [r0, #4]
 800ca42:	f04f 30ff 	mov.w	r0, #4294967295
 800ca46:	e7e4      	b.n	800ca12 <__ieee754_rem_pio2f+0x66>
 800ca48:	4b69      	ldr	r3, [pc, #420]	@ (800cbf0 <__ieee754_rem_pio2f+0x244>)
 800ca4a:	429d      	cmp	r5, r3
 800ca4c:	d873      	bhi.n	800cb36 <__ieee754_rem_pio2f+0x18a>
 800ca4e:	f000 f8dd 	bl	800cc0c <fabsf>
 800ca52:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800cbf4 <__ieee754_rem_pio2f+0x248>
 800ca56:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ca5a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ca5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ca62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ca66:	ee17 0a90 	vmov	r0, s15
 800ca6a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800cbdc <__ieee754_rem_pio2f+0x230>
 800ca6e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800ca72:	281f      	cmp	r0, #31
 800ca74:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800cbe8 <__ieee754_rem_pio2f+0x23c>
 800ca78:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca7c:	eeb1 6a47 	vneg.f32	s12, s14
 800ca80:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ca84:	ee16 1a90 	vmov	r1, s13
 800ca88:	dc09      	bgt.n	800ca9e <__ieee754_rem_pio2f+0xf2>
 800ca8a:	4a5b      	ldr	r2, [pc, #364]	@ (800cbf8 <__ieee754_rem_pio2f+0x24c>)
 800ca8c:	1e47      	subs	r7, r0, #1
 800ca8e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ca92:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800ca96:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ca9a:	4293      	cmp	r3, r2
 800ca9c:	d107      	bne.n	800caae <__ieee754_rem_pio2f+0x102>
 800ca9e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800caa2:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800caa6:	2a08      	cmp	r2, #8
 800caa8:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800caac:	dc14      	bgt.n	800cad8 <__ieee754_rem_pio2f+0x12c>
 800caae:	6021      	str	r1, [r4, #0]
 800cab0:	ed94 7a00 	vldr	s14, [r4]
 800cab4:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cab8:	2e00      	cmp	r6, #0
 800caba:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cabe:	ed84 0a01 	vstr	s0, [r4, #4]
 800cac2:	daa6      	bge.n	800ca12 <__ieee754_rem_pio2f+0x66>
 800cac4:	eeb1 7a47 	vneg.f32	s14, s14
 800cac8:	eeb1 0a40 	vneg.f32	s0, s0
 800cacc:	ed84 7a00 	vstr	s14, [r4]
 800cad0:	ed84 0a01 	vstr	s0, [r4, #4]
 800cad4:	4240      	negs	r0, r0
 800cad6:	e79c      	b.n	800ca12 <__ieee754_rem_pio2f+0x66>
 800cad8:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800cbe4 <__ieee754_rem_pio2f+0x238>
 800cadc:	eef0 6a40 	vmov.f32	s13, s0
 800cae0:	eee6 6a25 	vfma.f32	s13, s12, s11
 800cae4:	ee70 7a66 	vsub.f32	s15, s0, s13
 800cae8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800caec:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800cbec <__ieee754_rem_pio2f+0x240>
 800caf0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800caf4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800caf8:	ee15 2a90 	vmov	r2, s11
 800cafc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800cb00:	1a5b      	subs	r3, r3, r1
 800cb02:	2b19      	cmp	r3, #25
 800cb04:	dc04      	bgt.n	800cb10 <__ieee754_rem_pio2f+0x164>
 800cb06:	edc4 5a00 	vstr	s11, [r4]
 800cb0a:	eeb0 0a66 	vmov.f32	s0, s13
 800cb0e:	e7cf      	b.n	800cab0 <__ieee754_rem_pio2f+0x104>
 800cb10:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800cbfc <__ieee754_rem_pio2f+0x250>
 800cb14:	eeb0 0a66 	vmov.f32	s0, s13
 800cb18:	eea6 0a25 	vfma.f32	s0, s12, s11
 800cb1c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800cb20:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800cc00 <__ieee754_rem_pio2f+0x254>
 800cb24:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cb28:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800cb2c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cb30:	ed84 7a00 	vstr	s14, [r4]
 800cb34:	e7bc      	b.n	800cab0 <__ieee754_rem_pio2f+0x104>
 800cb36:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800cb3a:	d306      	bcc.n	800cb4a <__ieee754_rem_pio2f+0x19e>
 800cb3c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800cb40:	edc0 7a01 	vstr	s15, [r0, #4]
 800cb44:	edc0 7a00 	vstr	s15, [r0]
 800cb48:	e73e      	b.n	800c9c8 <__ieee754_rem_pio2f+0x1c>
 800cb4a:	15ea      	asrs	r2, r5, #23
 800cb4c:	3a86      	subs	r2, #134	@ 0x86
 800cb4e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800cb52:	ee07 3a90 	vmov	s15, r3
 800cb56:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800cb5a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800cc04 <__ieee754_rem_pio2f+0x258>
 800cb5e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cb62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb66:	ed8d 7a03 	vstr	s14, [sp, #12]
 800cb6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cb6e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800cb72:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cb76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb7a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800cb7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cb82:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cb86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb8a:	edcd 7a05 	vstr	s15, [sp, #20]
 800cb8e:	d11e      	bne.n	800cbce <__ieee754_rem_pio2f+0x222>
 800cb90:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800cb94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb98:	bf0c      	ite	eq
 800cb9a:	2301      	moveq	r3, #1
 800cb9c:	2302      	movne	r3, #2
 800cb9e:	491a      	ldr	r1, [pc, #104]	@ (800cc08 <__ieee754_rem_pio2f+0x25c>)
 800cba0:	9101      	str	r1, [sp, #4]
 800cba2:	2102      	movs	r1, #2
 800cba4:	9100      	str	r1, [sp, #0]
 800cba6:	a803      	add	r0, sp, #12
 800cba8:	4621      	mov	r1, r4
 800cbaa:	f000 f837 	bl	800cc1c <__kernel_rem_pio2f>
 800cbae:	2e00      	cmp	r6, #0
 800cbb0:	f6bf af2f 	bge.w	800ca12 <__ieee754_rem_pio2f+0x66>
 800cbb4:	edd4 7a00 	vldr	s15, [r4]
 800cbb8:	eef1 7a67 	vneg.f32	s15, s15
 800cbbc:	edc4 7a00 	vstr	s15, [r4]
 800cbc0:	edd4 7a01 	vldr	s15, [r4, #4]
 800cbc4:	eef1 7a67 	vneg.f32	s15, s15
 800cbc8:	edc4 7a01 	vstr	s15, [r4, #4]
 800cbcc:	e782      	b.n	800cad4 <__ieee754_rem_pio2f+0x128>
 800cbce:	2303      	movs	r3, #3
 800cbd0:	e7e5      	b.n	800cb9e <__ieee754_rem_pio2f+0x1f2>
 800cbd2:	bf00      	nop
 800cbd4:	3f490fd8 	.word	0x3f490fd8
 800cbd8:	4016cbe3 	.word	0x4016cbe3
 800cbdc:	3fc90f80 	.word	0x3fc90f80
 800cbe0:	3fc90fd0 	.word	0x3fc90fd0
 800cbe4:	37354400 	.word	0x37354400
 800cbe8:	37354443 	.word	0x37354443
 800cbec:	2e85a308 	.word	0x2e85a308
 800cbf0:	43490f80 	.word	0x43490f80
 800cbf4:	3f22f984 	.word	0x3f22f984
 800cbf8:	0800d320 	.word	0x0800d320
 800cbfc:	2e85a300 	.word	0x2e85a300
 800cc00:	248d3132 	.word	0x248d3132
 800cc04:	43800000 	.word	0x43800000
 800cc08:	0800d3a0 	.word	0x0800d3a0

0800cc0c <fabsf>:
 800cc0c:	ee10 3a10 	vmov	r3, s0
 800cc10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cc14:	ee00 3a10 	vmov	s0, r3
 800cc18:	4770      	bx	lr
	...

0800cc1c <__kernel_rem_pio2f>:
 800cc1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc20:	ed2d 8b04 	vpush	{d8-d9}
 800cc24:	b0d9      	sub	sp, #356	@ 0x164
 800cc26:	4690      	mov	r8, r2
 800cc28:	9001      	str	r0, [sp, #4]
 800cc2a:	4ab6      	ldr	r2, [pc, #728]	@ (800cf04 <__kernel_rem_pio2f+0x2e8>)
 800cc2c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800cc2e:	f118 0f04 	cmn.w	r8, #4
 800cc32:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800cc36:	460f      	mov	r7, r1
 800cc38:	f103 3bff 	add.w	fp, r3, #4294967295
 800cc3c:	db26      	blt.n	800cc8c <__kernel_rem_pio2f+0x70>
 800cc3e:	f1b8 0203 	subs.w	r2, r8, #3
 800cc42:	bf48      	it	mi
 800cc44:	f108 0204 	addmi.w	r2, r8, #4
 800cc48:	10d2      	asrs	r2, r2, #3
 800cc4a:	1c55      	adds	r5, r2, #1
 800cc4c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800cc4e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800cf14 <__kernel_rem_pio2f+0x2f8>
 800cc52:	00e8      	lsls	r0, r5, #3
 800cc54:	eba2 060b 	sub.w	r6, r2, fp
 800cc58:	9002      	str	r0, [sp, #8]
 800cc5a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800cc5e:	eb0a 0c0b 	add.w	ip, sl, fp
 800cc62:	ac1c      	add	r4, sp, #112	@ 0x70
 800cc64:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800cc68:	2000      	movs	r0, #0
 800cc6a:	4560      	cmp	r0, ip
 800cc6c:	dd10      	ble.n	800cc90 <__kernel_rem_pio2f+0x74>
 800cc6e:	a91c      	add	r1, sp, #112	@ 0x70
 800cc70:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800cc74:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800cc78:	2600      	movs	r6, #0
 800cc7a:	4556      	cmp	r6, sl
 800cc7c:	dc24      	bgt.n	800ccc8 <__kernel_rem_pio2f+0xac>
 800cc7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800cc82:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800cf14 <__kernel_rem_pio2f+0x2f8>
 800cc86:	4684      	mov	ip, r0
 800cc88:	2400      	movs	r4, #0
 800cc8a:	e016      	b.n	800ccba <__kernel_rem_pio2f+0x9e>
 800cc8c:	2200      	movs	r2, #0
 800cc8e:	e7dc      	b.n	800cc4a <__kernel_rem_pio2f+0x2e>
 800cc90:	42c6      	cmn	r6, r0
 800cc92:	bf5d      	ittte	pl
 800cc94:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800cc98:	ee07 1a90 	vmovpl	s15, r1
 800cc9c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800cca0:	eef0 7a47 	vmovmi.f32	s15, s14
 800cca4:	ece4 7a01 	vstmia	r4!, {s15}
 800cca8:	3001      	adds	r0, #1
 800ccaa:	e7de      	b.n	800cc6a <__kernel_rem_pio2f+0x4e>
 800ccac:	ecfe 6a01 	vldmia	lr!, {s13}
 800ccb0:	ed3c 7a01 	vldmdb	ip!, {s14}
 800ccb4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ccb8:	3401      	adds	r4, #1
 800ccba:	455c      	cmp	r4, fp
 800ccbc:	ddf6      	ble.n	800ccac <__kernel_rem_pio2f+0x90>
 800ccbe:	ece9 7a01 	vstmia	r9!, {s15}
 800ccc2:	3601      	adds	r6, #1
 800ccc4:	3004      	adds	r0, #4
 800ccc6:	e7d8      	b.n	800cc7a <__kernel_rem_pio2f+0x5e>
 800ccc8:	a908      	add	r1, sp, #32
 800ccca:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ccce:	9104      	str	r1, [sp, #16]
 800ccd0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ccd2:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800cf10 <__kernel_rem_pio2f+0x2f4>
 800ccd6:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800cf0c <__kernel_rem_pio2f+0x2f0>
 800ccda:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ccde:	9203      	str	r2, [sp, #12]
 800cce0:	4654      	mov	r4, sl
 800cce2:	00a2      	lsls	r2, r4, #2
 800cce4:	9205      	str	r2, [sp, #20]
 800cce6:	aa58      	add	r2, sp, #352	@ 0x160
 800cce8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800ccec:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800ccf0:	a944      	add	r1, sp, #272	@ 0x110
 800ccf2:	aa08      	add	r2, sp, #32
 800ccf4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800ccf8:	4694      	mov	ip, r2
 800ccfa:	4626      	mov	r6, r4
 800ccfc:	2e00      	cmp	r6, #0
 800ccfe:	dc4c      	bgt.n	800cd9a <__kernel_rem_pio2f+0x17e>
 800cd00:	4628      	mov	r0, r5
 800cd02:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cd06:	f000 f9f1 	bl	800d0ec <scalbnf>
 800cd0a:	eeb0 8a40 	vmov.f32	s16, s0
 800cd0e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800cd12:	ee28 0a00 	vmul.f32	s0, s16, s0
 800cd16:	f000 fa4f 	bl	800d1b8 <floorf>
 800cd1a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800cd1e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800cd22:	2d00      	cmp	r5, #0
 800cd24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cd28:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800cd2c:	ee17 9a90 	vmov	r9, s15
 800cd30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd34:	ee38 8a67 	vsub.f32	s16, s16, s15
 800cd38:	dd41      	ble.n	800cdbe <__kernel_rem_pio2f+0x1a2>
 800cd3a:	f104 3cff 	add.w	ip, r4, #4294967295
 800cd3e:	a908      	add	r1, sp, #32
 800cd40:	f1c5 0e08 	rsb	lr, r5, #8
 800cd44:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800cd48:	fa46 f00e 	asr.w	r0, r6, lr
 800cd4c:	4481      	add	r9, r0
 800cd4e:	fa00 f00e 	lsl.w	r0, r0, lr
 800cd52:	1a36      	subs	r6, r6, r0
 800cd54:	f1c5 0007 	rsb	r0, r5, #7
 800cd58:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800cd5c:	4106      	asrs	r6, r0
 800cd5e:	2e00      	cmp	r6, #0
 800cd60:	dd3c      	ble.n	800cddc <__kernel_rem_pio2f+0x1c0>
 800cd62:	f04f 0e00 	mov.w	lr, #0
 800cd66:	f109 0901 	add.w	r9, r9, #1
 800cd6a:	4670      	mov	r0, lr
 800cd6c:	4574      	cmp	r4, lr
 800cd6e:	dc68      	bgt.n	800ce42 <__kernel_rem_pio2f+0x226>
 800cd70:	2d00      	cmp	r5, #0
 800cd72:	dd03      	ble.n	800cd7c <__kernel_rem_pio2f+0x160>
 800cd74:	2d01      	cmp	r5, #1
 800cd76:	d074      	beq.n	800ce62 <__kernel_rem_pio2f+0x246>
 800cd78:	2d02      	cmp	r5, #2
 800cd7a:	d07d      	beq.n	800ce78 <__kernel_rem_pio2f+0x25c>
 800cd7c:	2e02      	cmp	r6, #2
 800cd7e:	d12d      	bne.n	800cddc <__kernel_rem_pio2f+0x1c0>
 800cd80:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800cd84:	ee30 8a48 	vsub.f32	s16, s0, s16
 800cd88:	b340      	cbz	r0, 800cddc <__kernel_rem_pio2f+0x1c0>
 800cd8a:	4628      	mov	r0, r5
 800cd8c:	9306      	str	r3, [sp, #24]
 800cd8e:	f000 f9ad 	bl	800d0ec <scalbnf>
 800cd92:	9b06      	ldr	r3, [sp, #24]
 800cd94:	ee38 8a40 	vsub.f32	s16, s16, s0
 800cd98:	e020      	b.n	800cddc <__kernel_rem_pio2f+0x1c0>
 800cd9a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800cd9e:	3e01      	subs	r6, #1
 800cda0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cda4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cda8:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800cdac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cdb0:	ecac 0a01 	vstmia	ip!, {s0}
 800cdb4:	ed30 0a01 	vldmdb	r0!, {s0}
 800cdb8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800cdbc:	e79e      	b.n	800ccfc <__kernel_rem_pio2f+0xe0>
 800cdbe:	d105      	bne.n	800cdcc <__kernel_rem_pio2f+0x1b0>
 800cdc0:	1e60      	subs	r0, r4, #1
 800cdc2:	a908      	add	r1, sp, #32
 800cdc4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800cdc8:	11f6      	asrs	r6, r6, #7
 800cdca:	e7c8      	b.n	800cd5e <__kernel_rem_pio2f+0x142>
 800cdcc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cdd0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800cdd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdd8:	da31      	bge.n	800ce3e <__kernel_rem_pio2f+0x222>
 800cdda:	2600      	movs	r6, #0
 800cddc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800cde0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cde4:	f040 8098 	bne.w	800cf18 <__kernel_rem_pio2f+0x2fc>
 800cde8:	1e60      	subs	r0, r4, #1
 800cdea:	2200      	movs	r2, #0
 800cdec:	4550      	cmp	r0, sl
 800cdee:	da4b      	bge.n	800ce88 <__kernel_rem_pio2f+0x26c>
 800cdf0:	2a00      	cmp	r2, #0
 800cdf2:	d065      	beq.n	800cec0 <__kernel_rem_pio2f+0x2a4>
 800cdf4:	3c01      	subs	r4, #1
 800cdf6:	ab08      	add	r3, sp, #32
 800cdf8:	3d08      	subs	r5, #8
 800cdfa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d0f8      	beq.n	800cdf4 <__kernel_rem_pio2f+0x1d8>
 800ce02:	4628      	mov	r0, r5
 800ce04:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ce08:	f000 f970 	bl	800d0ec <scalbnf>
 800ce0c:	1c63      	adds	r3, r4, #1
 800ce0e:	aa44      	add	r2, sp, #272	@ 0x110
 800ce10:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800cf10 <__kernel_rem_pio2f+0x2f4>
 800ce14:	0099      	lsls	r1, r3, #2
 800ce16:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ce1a:	4623      	mov	r3, r4
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	f280 80a9 	bge.w	800cf74 <__kernel_rem_pio2f+0x358>
 800ce22:	4623      	mov	r3, r4
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	f2c0 80c7 	blt.w	800cfb8 <__kernel_rem_pio2f+0x39c>
 800ce2a:	aa44      	add	r2, sp, #272	@ 0x110
 800ce2c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800ce30:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800cf08 <__kernel_rem_pio2f+0x2ec>
 800ce34:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800cf14 <__kernel_rem_pio2f+0x2f8>
 800ce38:	2000      	movs	r0, #0
 800ce3a:	1ae2      	subs	r2, r4, r3
 800ce3c:	e0b1      	b.n	800cfa2 <__kernel_rem_pio2f+0x386>
 800ce3e:	2602      	movs	r6, #2
 800ce40:	e78f      	b.n	800cd62 <__kernel_rem_pio2f+0x146>
 800ce42:	f852 1b04 	ldr.w	r1, [r2], #4
 800ce46:	b948      	cbnz	r0, 800ce5c <__kernel_rem_pio2f+0x240>
 800ce48:	b121      	cbz	r1, 800ce54 <__kernel_rem_pio2f+0x238>
 800ce4a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800ce4e:	f842 1c04 	str.w	r1, [r2, #-4]
 800ce52:	2101      	movs	r1, #1
 800ce54:	f10e 0e01 	add.w	lr, lr, #1
 800ce58:	4608      	mov	r0, r1
 800ce5a:	e787      	b.n	800cd6c <__kernel_rem_pio2f+0x150>
 800ce5c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800ce60:	e7f5      	b.n	800ce4e <__kernel_rem_pio2f+0x232>
 800ce62:	f104 3cff 	add.w	ip, r4, #4294967295
 800ce66:	aa08      	add	r2, sp, #32
 800ce68:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800ce6c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800ce70:	a908      	add	r1, sp, #32
 800ce72:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800ce76:	e781      	b.n	800cd7c <__kernel_rem_pio2f+0x160>
 800ce78:	f104 3cff 	add.w	ip, r4, #4294967295
 800ce7c:	aa08      	add	r2, sp, #32
 800ce7e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800ce82:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800ce86:	e7f3      	b.n	800ce70 <__kernel_rem_pio2f+0x254>
 800ce88:	a908      	add	r1, sp, #32
 800ce8a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ce8e:	3801      	subs	r0, #1
 800ce90:	430a      	orrs	r2, r1
 800ce92:	e7ab      	b.n	800cdec <__kernel_rem_pio2f+0x1d0>
 800ce94:	3201      	adds	r2, #1
 800ce96:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800ce9a:	2e00      	cmp	r6, #0
 800ce9c:	d0fa      	beq.n	800ce94 <__kernel_rem_pio2f+0x278>
 800ce9e:	9905      	ldr	r1, [sp, #20]
 800cea0:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800cea4:	eb0d 0001 	add.w	r0, sp, r1
 800cea8:	18e6      	adds	r6, r4, r3
 800ceaa:	a91c      	add	r1, sp, #112	@ 0x70
 800ceac:	f104 0c01 	add.w	ip, r4, #1
 800ceb0:	384c      	subs	r0, #76	@ 0x4c
 800ceb2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800ceb6:	4422      	add	r2, r4
 800ceb8:	4562      	cmp	r2, ip
 800ceba:	da04      	bge.n	800cec6 <__kernel_rem_pio2f+0x2aa>
 800cebc:	4614      	mov	r4, r2
 800cebe:	e710      	b.n	800cce2 <__kernel_rem_pio2f+0xc6>
 800cec0:	9804      	ldr	r0, [sp, #16]
 800cec2:	2201      	movs	r2, #1
 800cec4:	e7e7      	b.n	800ce96 <__kernel_rem_pio2f+0x27a>
 800cec6:	9903      	ldr	r1, [sp, #12]
 800cec8:	f8dd e004 	ldr.w	lr, [sp, #4]
 800cecc:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800ced0:	9105      	str	r1, [sp, #20]
 800ced2:	ee07 1a90 	vmov	s15, r1
 800ced6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ceda:	2400      	movs	r4, #0
 800cedc:	ece6 7a01 	vstmia	r6!, {s15}
 800cee0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800cf14 <__kernel_rem_pio2f+0x2f8>
 800cee4:	46b1      	mov	r9, r6
 800cee6:	455c      	cmp	r4, fp
 800cee8:	dd04      	ble.n	800cef4 <__kernel_rem_pio2f+0x2d8>
 800ceea:	ece0 7a01 	vstmia	r0!, {s15}
 800ceee:	f10c 0c01 	add.w	ip, ip, #1
 800cef2:	e7e1      	b.n	800ceb8 <__kernel_rem_pio2f+0x29c>
 800cef4:	ecfe 6a01 	vldmia	lr!, {s13}
 800cef8:	ed39 7a01 	vldmdb	r9!, {s14}
 800cefc:	3401      	adds	r4, #1
 800cefe:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cf02:	e7f0      	b.n	800cee6 <__kernel_rem_pio2f+0x2ca>
 800cf04:	0800d6e4 	.word	0x0800d6e4
 800cf08:	0800d6b8 	.word	0x0800d6b8
 800cf0c:	43800000 	.word	0x43800000
 800cf10:	3b800000 	.word	0x3b800000
 800cf14:	00000000 	.word	0x00000000
 800cf18:	9b02      	ldr	r3, [sp, #8]
 800cf1a:	eeb0 0a48 	vmov.f32	s0, s16
 800cf1e:	eba3 0008 	sub.w	r0, r3, r8
 800cf22:	f000 f8e3 	bl	800d0ec <scalbnf>
 800cf26:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800cf0c <__kernel_rem_pio2f+0x2f0>
 800cf2a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800cf2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf32:	db19      	blt.n	800cf68 <__kernel_rem_pio2f+0x34c>
 800cf34:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800cf10 <__kernel_rem_pio2f+0x2f4>
 800cf38:	ee60 7a27 	vmul.f32	s15, s0, s15
 800cf3c:	aa08      	add	r2, sp, #32
 800cf3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cf42:	3508      	adds	r5, #8
 800cf44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf48:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800cf4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cf50:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cf54:	ee10 3a10 	vmov	r3, s0
 800cf58:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cf5c:	ee17 3a90 	vmov	r3, s15
 800cf60:	3401      	adds	r4, #1
 800cf62:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cf66:	e74c      	b.n	800ce02 <__kernel_rem_pio2f+0x1e6>
 800cf68:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800cf6c:	aa08      	add	r2, sp, #32
 800cf6e:	ee10 3a10 	vmov	r3, s0
 800cf72:	e7f6      	b.n	800cf62 <__kernel_rem_pio2f+0x346>
 800cf74:	a808      	add	r0, sp, #32
 800cf76:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800cf7a:	9001      	str	r0, [sp, #4]
 800cf7c:	ee07 0a90 	vmov	s15, r0
 800cf80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cf84:	3b01      	subs	r3, #1
 800cf86:	ee67 7a80 	vmul.f32	s15, s15, s0
 800cf8a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800cf8e:	ed62 7a01 	vstmdb	r2!, {s15}
 800cf92:	e743      	b.n	800ce1c <__kernel_rem_pio2f+0x200>
 800cf94:	ecfc 6a01 	vldmia	ip!, {s13}
 800cf98:	ecb5 7a01 	vldmia	r5!, {s14}
 800cf9c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800cfa0:	3001      	adds	r0, #1
 800cfa2:	4550      	cmp	r0, sl
 800cfa4:	dc01      	bgt.n	800cfaa <__kernel_rem_pio2f+0x38e>
 800cfa6:	4290      	cmp	r0, r2
 800cfa8:	ddf4      	ble.n	800cf94 <__kernel_rem_pio2f+0x378>
 800cfaa:	a858      	add	r0, sp, #352	@ 0x160
 800cfac:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800cfb0:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800cfb4:	3b01      	subs	r3, #1
 800cfb6:	e735      	b.n	800ce24 <__kernel_rem_pio2f+0x208>
 800cfb8:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800cfba:	2b02      	cmp	r3, #2
 800cfbc:	dc09      	bgt.n	800cfd2 <__kernel_rem_pio2f+0x3b6>
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	dc27      	bgt.n	800d012 <__kernel_rem_pio2f+0x3f6>
 800cfc2:	d040      	beq.n	800d046 <__kernel_rem_pio2f+0x42a>
 800cfc4:	f009 0007 	and.w	r0, r9, #7
 800cfc8:	b059      	add	sp, #356	@ 0x164
 800cfca:	ecbd 8b04 	vpop	{d8-d9}
 800cfce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfd2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800cfd4:	2b03      	cmp	r3, #3
 800cfd6:	d1f5      	bne.n	800cfc4 <__kernel_rem_pio2f+0x3a8>
 800cfd8:	aa30      	add	r2, sp, #192	@ 0xc0
 800cfda:	1f0b      	subs	r3, r1, #4
 800cfdc:	4413      	add	r3, r2
 800cfde:	461a      	mov	r2, r3
 800cfe0:	4620      	mov	r0, r4
 800cfe2:	2800      	cmp	r0, #0
 800cfe4:	dc50      	bgt.n	800d088 <__kernel_rem_pio2f+0x46c>
 800cfe6:	4622      	mov	r2, r4
 800cfe8:	2a01      	cmp	r2, #1
 800cfea:	dc5d      	bgt.n	800d0a8 <__kernel_rem_pio2f+0x48c>
 800cfec:	ab30      	add	r3, sp, #192	@ 0xc0
 800cfee:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800cf14 <__kernel_rem_pio2f+0x2f8>
 800cff2:	440b      	add	r3, r1
 800cff4:	2c01      	cmp	r4, #1
 800cff6:	dc67      	bgt.n	800d0c8 <__kernel_rem_pio2f+0x4ac>
 800cff8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800cffc:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800d000:	2e00      	cmp	r6, #0
 800d002:	d167      	bne.n	800d0d4 <__kernel_rem_pio2f+0x4b8>
 800d004:	edc7 6a00 	vstr	s13, [r7]
 800d008:	ed87 7a01 	vstr	s14, [r7, #4]
 800d00c:	edc7 7a02 	vstr	s15, [r7, #8]
 800d010:	e7d8      	b.n	800cfc4 <__kernel_rem_pio2f+0x3a8>
 800d012:	ab30      	add	r3, sp, #192	@ 0xc0
 800d014:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800cf14 <__kernel_rem_pio2f+0x2f8>
 800d018:	440b      	add	r3, r1
 800d01a:	4622      	mov	r2, r4
 800d01c:	2a00      	cmp	r2, #0
 800d01e:	da24      	bge.n	800d06a <__kernel_rem_pio2f+0x44e>
 800d020:	b34e      	cbz	r6, 800d076 <__kernel_rem_pio2f+0x45a>
 800d022:	eef1 7a47 	vneg.f32	s15, s14
 800d026:	edc7 7a00 	vstr	s15, [r7]
 800d02a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800d02e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d032:	aa31      	add	r2, sp, #196	@ 0xc4
 800d034:	2301      	movs	r3, #1
 800d036:	429c      	cmp	r4, r3
 800d038:	da20      	bge.n	800d07c <__kernel_rem_pio2f+0x460>
 800d03a:	b10e      	cbz	r6, 800d040 <__kernel_rem_pio2f+0x424>
 800d03c:	eef1 7a67 	vneg.f32	s15, s15
 800d040:	edc7 7a01 	vstr	s15, [r7, #4]
 800d044:	e7be      	b.n	800cfc4 <__kernel_rem_pio2f+0x3a8>
 800d046:	ab30      	add	r3, sp, #192	@ 0xc0
 800d048:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800cf14 <__kernel_rem_pio2f+0x2f8>
 800d04c:	440b      	add	r3, r1
 800d04e:	2c00      	cmp	r4, #0
 800d050:	da05      	bge.n	800d05e <__kernel_rem_pio2f+0x442>
 800d052:	b10e      	cbz	r6, 800d058 <__kernel_rem_pio2f+0x43c>
 800d054:	eef1 7a67 	vneg.f32	s15, s15
 800d058:	edc7 7a00 	vstr	s15, [r7]
 800d05c:	e7b2      	b.n	800cfc4 <__kernel_rem_pio2f+0x3a8>
 800d05e:	ed33 7a01 	vldmdb	r3!, {s14}
 800d062:	3c01      	subs	r4, #1
 800d064:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d068:	e7f1      	b.n	800d04e <__kernel_rem_pio2f+0x432>
 800d06a:	ed73 7a01 	vldmdb	r3!, {s15}
 800d06e:	3a01      	subs	r2, #1
 800d070:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d074:	e7d2      	b.n	800d01c <__kernel_rem_pio2f+0x400>
 800d076:	eef0 7a47 	vmov.f32	s15, s14
 800d07a:	e7d4      	b.n	800d026 <__kernel_rem_pio2f+0x40a>
 800d07c:	ecb2 7a01 	vldmia	r2!, {s14}
 800d080:	3301      	adds	r3, #1
 800d082:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d086:	e7d6      	b.n	800d036 <__kernel_rem_pio2f+0x41a>
 800d088:	ed72 7a01 	vldmdb	r2!, {s15}
 800d08c:	edd2 6a01 	vldr	s13, [r2, #4]
 800d090:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d094:	3801      	subs	r0, #1
 800d096:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d09a:	ed82 7a00 	vstr	s14, [r2]
 800d09e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d0a2:	edc2 7a01 	vstr	s15, [r2, #4]
 800d0a6:	e79c      	b.n	800cfe2 <__kernel_rem_pio2f+0x3c6>
 800d0a8:	ed73 7a01 	vldmdb	r3!, {s15}
 800d0ac:	edd3 6a01 	vldr	s13, [r3, #4]
 800d0b0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d0b4:	3a01      	subs	r2, #1
 800d0b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d0ba:	ed83 7a00 	vstr	s14, [r3]
 800d0be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d0c2:	edc3 7a01 	vstr	s15, [r3, #4]
 800d0c6:	e78f      	b.n	800cfe8 <__kernel_rem_pio2f+0x3cc>
 800d0c8:	ed33 7a01 	vldmdb	r3!, {s14}
 800d0cc:	3c01      	subs	r4, #1
 800d0ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d0d2:	e78f      	b.n	800cff4 <__kernel_rem_pio2f+0x3d8>
 800d0d4:	eef1 6a66 	vneg.f32	s13, s13
 800d0d8:	eeb1 7a47 	vneg.f32	s14, s14
 800d0dc:	edc7 6a00 	vstr	s13, [r7]
 800d0e0:	ed87 7a01 	vstr	s14, [r7, #4]
 800d0e4:	eef1 7a67 	vneg.f32	s15, s15
 800d0e8:	e790      	b.n	800d00c <__kernel_rem_pio2f+0x3f0>
 800d0ea:	bf00      	nop

0800d0ec <scalbnf>:
 800d0ec:	ee10 3a10 	vmov	r3, s0
 800d0f0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800d0f4:	d02b      	beq.n	800d14e <scalbnf+0x62>
 800d0f6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800d0fa:	d302      	bcc.n	800d102 <scalbnf+0x16>
 800d0fc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d100:	4770      	bx	lr
 800d102:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800d106:	d123      	bne.n	800d150 <scalbnf+0x64>
 800d108:	4b24      	ldr	r3, [pc, #144]	@ (800d19c <scalbnf+0xb0>)
 800d10a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800d1a0 <scalbnf+0xb4>
 800d10e:	4298      	cmp	r0, r3
 800d110:	ee20 0a27 	vmul.f32	s0, s0, s15
 800d114:	db17      	blt.n	800d146 <scalbnf+0x5a>
 800d116:	ee10 3a10 	vmov	r3, s0
 800d11a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d11e:	3a19      	subs	r2, #25
 800d120:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800d124:	4288      	cmp	r0, r1
 800d126:	dd15      	ble.n	800d154 <scalbnf+0x68>
 800d128:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800d1a4 <scalbnf+0xb8>
 800d12c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800d1a8 <scalbnf+0xbc>
 800d130:	ee10 3a10 	vmov	r3, s0
 800d134:	eeb0 7a67 	vmov.f32	s14, s15
 800d138:	2b00      	cmp	r3, #0
 800d13a:	bfb8      	it	lt
 800d13c:	eef0 7a66 	vmovlt.f32	s15, s13
 800d140:	ee27 0a87 	vmul.f32	s0, s15, s14
 800d144:	4770      	bx	lr
 800d146:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d1ac <scalbnf+0xc0>
 800d14a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800d14e:	4770      	bx	lr
 800d150:	0dd2      	lsrs	r2, r2, #23
 800d152:	e7e5      	b.n	800d120 <scalbnf+0x34>
 800d154:	4410      	add	r0, r2
 800d156:	28fe      	cmp	r0, #254	@ 0xfe
 800d158:	dce6      	bgt.n	800d128 <scalbnf+0x3c>
 800d15a:	2800      	cmp	r0, #0
 800d15c:	dd06      	ble.n	800d16c <scalbnf+0x80>
 800d15e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d162:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d166:	ee00 3a10 	vmov	s0, r3
 800d16a:	4770      	bx	lr
 800d16c:	f110 0f16 	cmn.w	r0, #22
 800d170:	da09      	bge.n	800d186 <scalbnf+0x9a>
 800d172:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800d1ac <scalbnf+0xc0>
 800d176:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800d1b0 <scalbnf+0xc4>
 800d17a:	ee10 3a10 	vmov	r3, s0
 800d17e:	eeb0 7a67 	vmov.f32	s14, s15
 800d182:	2b00      	cmp	r3, #0
 800d184:	e7d9      	b.n	800d13a <scalbnf+0x4e>
 800d186:	3019      	adds	r0, #25
 800d188:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800d18c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800d190:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d1b4 <scalbnf+0xc8>
 800d194:	ee07 3a90 	vmov	s15, r3
 800d198:	e7d7      	b.n	800d14a <scalbnf+0x5e>
 800d19a:	bf00      	nop
 800d19c:	ffff3cb0 	.word	0xffff3cb0
 800d1a0:	4c000000 	.word	0x4c000000
 800d1a4:	7149f2ca 	.word	0x7149f2ca
 800d1a8:	f149f2ca 	.word	0xf149f2ca
 800d1ac:	0da24260 	.word	0x0da24260
 800d1b0:	8da24260 	.word	0x8da24260
 800d1b4:	33000000 	.word	0x33000000

0800d1b8 <floorf>:
 800d1b8:	ee10 3a10 	vmov	r3, s0
 800d1bc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d1c0:	3a7f      	subs	r2, #127	@ 0x7f
 800d1c2:	2a16      	cmp	r2, #22
 800d1c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d1c8:	dc2b      	bgt.n	800d222 <floorf+0x6a>
 800d1ca:	2a00      	cmp	r2, #0
 800d1cc:	da12      	bge.n	800d1f4 <floorf+0x3c>
 800d1ce:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d234 <floorf+0x7c>
 800d1d2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d1d6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d1da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1de:	dd06      	ble.n	800d1ee <floorf+0x36>
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	da24      	bge.n	800d22e <floorf+0x76>
 800d1e4:	2900      	cmp	r1, #0
 800d1e6:	4b14      	ldr	r3, [pc, #80]	@ (800d238 <floorf+0x80>)
 800d1e8:	bf08      	it	eq
 800d1ea:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800d1ee:	ee00 3a10 	vmov	s0, r3
 800d1f2:	4770      	bx	lr
 800d1f4:	4911      	ldr	r1, [pc, #68]	@ (800d23c <floorf+0x84>)
 800d1f6:	4111      	asrs	r1, r2
 800d1f8:	420b      	tst	r3, r1
 800d1fa:	d0fa      	beq.n	800d1f2 <floorf+0x3a>
 800d1fc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800d234 <floorf+0x7c>
 800d200:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d204:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d20c:	ddef      	ble.n	800d1ee <floorf+0x36>
 800d20e:	2b00      	cmp	r3, #0
 800d210:	bfbe      	ittt	lt
 800d212:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800d216:	fa40 f202 	asrlt.w	r2, r0, r2
 800d21a:	189b      	addlt	r3, r3, r2
 800d21c:	ea23 0301 	bic.w	r3, r3, r1
 800d220:	e7e5      	b.n	800d1ee <floorf+0x36>
 800d222:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d226:	d3e4      	bcc.n	800d1f2 <floorf+0x3a>
 800d228:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d22c:	4770      	bx	lr
 800d22e:	2300      	movs	r3, #0
 800d230:	e7dd      	b.n	800d1ee <floorf+0x36>
 800d232:	bf00      	nop
 800d234:	7149f2ca 	.word	0x7149f2ca
 800d238:	bf800000 	.word	0xbf800000
 800d23c:	007fffff 	.word	0x007fffff

0800d240 <_init>:
 800d240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d242:	bf00      	nop
 800d244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d246:	bc08      	pop	{r3}
 800d248:	469e      	mov	lr, r3
 800d24a:	4770      	bx	lr

0800d24c <_fini>:
 800d24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d24e:	bf00      	nop
 800d250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d252:	bc08      	pop	{r3}
 800d254:	469e      	mov	lr, r3
 800d256:	4770      	bx	lr
