/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [6:0] _04_;
  wire [9:0] _05_;
  wire [15:0] _06_;
  wire [42:0] celloutsig_0_0z;
  wire [29:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [21:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [5:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z[9] ? celloutsig_0_2z : celloutsig_0_0z[19];
  assign celloutsig_1_7z = celloutsig_1_3z[10] ? celloutsig_1_3z[1] : 1'h0;
  assign celloutsig_0_25z = celloutsig_0_9z ? celloutsig_0_9z : celloutsig_0_24z;
  assign celloutsig_0_34z = ~(celloutsig_0_4z & celloutsig_0_2z);
  assign celloutsig_1_10z = ~(_00_ & in_data[171]);
  assign celloutsig_1_11z = ~(celloutsig_1_7z & celloutsig_1_10z);
  assign celloutsig_0_44z = !(celloutsig_0_32z ? celloutsig_0_33z : celloutsig_0_25z);
  assign celloutsig_1_12z = !(celloutsig_1_5z ? celloutsig_1_7z : celloutsig_1_10z);
  assign celloutsig_0_41z = ~((celloutsig_0_15z | celloutsig_0_15z) & (_01_ | celloutsig_0_23z[3]));
  assign celloutsig_1_18z = ~((celloutsig_1_10z | celloutsig_1_3z[7]) & (celloutsig_1_11z | celloutsig_1_5z));
  assign celloutsig_0_17z = ~((celloutsig_0_10z[15] | celloutsig_0_15z) & (celloutsig_0_3z[7] | celloutsig_0_14z));
  assign celloutsig_0_20z = ~((_02_ | celloutsig_0_16z[4]) & (celloutsig_0_17z | celloutsig_0_0z[33]));
  assign celloutsig_0_6z = celloutsig_0_0z[8] | ~(celloutsig_0_0z[32]);
  assign celloutsig_1_19z = celloutsig_1_12z | ~(_03_);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_22z[9:5], celloutsig_0_2z, celloutsig_0_6z };
  reg [15:0] _22_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 16'h0000;
    else _22_ <= in_data[170:155];
  assign { _06_[15:3], _03_, _06_[1], _00_ } = _22_;
  reg [5:0] _23_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _23_ <= 6'h00;
    else _23_ <= in_data[12:7];
  assign { _02_, _05_[5:2], _01_ } = _23_;
  assign celloutsig_0_31z = { celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_19z } && celloutsig_0_8z;
  assign celloutsig_0_33z = { celloutsig_0_12z[9], celloutsig_0_22z, celloutsig_0_16z } && { in_data[94], celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_0_69z = { celloutsig_0_52z, celloutsig_0_59z, celloutsig_0_29z } && { celloutsig_0_29z, celloutsig_0_57z, celloutsig_0_46z, celloutsig_0_28z, _02_, _05_[5:2], _01_, celloutsig_0_58z, celloutsig_0_24z };
  assign celloutsig_0_14z = celloutsig_0_12z[4:1] && { celloutsig_0_12z[5:3], celloutsig_0_2z };
  assign celloutsig_0_2z = celloutsig_0_0z[29:5] && { in_data[40:34], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_8z[2:0], celloutsig_0_23z } && { celloutsig_0_16z[0], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_54z = ! { celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_1z = celloutsig_0_0z[17:0] % { 1'h1, celloutsig_0_0z[39:23] };
  assign celloutsig_0_16z = { celloutsig_0_1z[12:9], celloutsig_0_6z } % { 1'h1, celloutsig_0_12z[8:5] };
  assign celloutsig_0_23z = celloutsig_0_11z[8:5] % { 1'h1, celloutsig_0_12z[7:5] };
  assign celloutsig_0_21z = celloutsig_0_3z[11:5] % { 1'h1, celloutsig_0_10z[6:1] };
  assign celloutsig_0_36z = { celloutsig_0_21z[4], celloutsig_0_8z, _02_, _05_[5:2], _01_, celloutsig_0_32z } != { celloutsig_0_23z[1:0], celloutsig_0_23z, _02_, _05_[5:2], _01_ };
  assign celloutsig_0_37z = - { celloutsig_0_0z[19:17], celloutsig_0_14z };
  assign celloutsig_0_10z = - { in_data[89:86], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[80:38] | in_data[80:38];
  assign celloutsig_0_52z = { celloutsig_0_11z[8:7], celloutsig_0_8z, celloutsig_0_14z } | { celloutsig_0_10z[6], celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_32z };
  assign celloutsig_1_0z = in_data[158:156] | in_data[146:144];
  assign celloutsig_0_22z = { celloutsig_0_11z[7:1], celloutsig_0_16z } | { celloutsig_0_3z[19:16], celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_46z = | celloutsig_0_10z[10:1];
  assign celloutsig_0_5z = | celloutsig_0_3z[13:11];
  assign celloutsig_0_58z = | { celloutsig_0_41z, celloutsig_0_39z, celloutsig_0_29z, celloutsig_0_10z[28:2] };
  assign celloutsig_0_81z = | { celloutsig_0_37z[3:1], celloutsig_0_36z, celloutsig_0_8z };
  assign celloutsig_0_15z = | celloutsig_0_0z[30:18];
  assign celloutsig_0_55z = ^ { _04_, celloutsig_0_44z };
  assign celloutsig_0_7z = ^ celloutsig_0_0z[23:18];
  assign celloutsig_0_9z = ^ { celloutsig_0_1z[9:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_26z = ^ { celloutsig_0_1z[17:9], celloutsig_0_14z };
  assign celloutsig_0_29z = ^ celloutsig_0_21z[5:2];
  assign celloutsig_1_3z = { in_data[127:121], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } <<< in_data[134:123];
  assign celloutsig_0_28z = celloutsig_0_21z[6:4] <<< celloutsig_0_12z[7:5];
  assign celloutsig_0_3z = { in_data[79:78], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } ~^ in_data[33:12];
  assign celloutsig_0_11z = { celloutsig_0_10z[7:0], celloutsig_0_4z } ~^ in_data[94:86];
  assign celloutsig_0_59z = { celloutsig_0_0z[12:9], celloutsig_0_34z, celloutsig_0_54z } ^ celloutsig_0_10z[29:24];
  assign celloutsig_0_8z = in_data[90:87] ^ celloutsig_0_0z[17:14];
  assign celloutsig_0_12z = { celloutsig_0_1z[13:1], celloutsig_0_5z } ^ { celloutsig_0_3z[9:3], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_30z = { celloutsig_0_10z[12], celloutsig_0_29z, celloutsig_0_25z } ^ celloutsig_0_12z[4:2];
  assign celloutsig_0_43z = ~((celloutsig_0_12z[0] & celloutsig_0_11z[2]) | celloutsig_0_14z);
  assign celloutsig_0_27z = ~((celloutsig_0_14z & celloutsig_0_19z) | celloutsig_0_15z);
  assign celloutsig_0_32z = ~((celloutsig_0_0z[24] & celloutsig_0_23z[1]) | (celloutsig_0_20z & celloutsig_0_25z));
  assign celloutsig_0_39z = ~((celloutsig_0_32z & celloutsig_0_31z) | (celloutsig_0_3z[12] & celloutsig_0_14z));
  assign celloutsig_0_57z = ~((celloutsig_0_27z & celloutsig_0_19z) | (celloutsig_0_55z & _04_[2]));
  assign celloutsig_0_80z = ~((celloutsig_0_43z & celloutsig_0_34z) | (celloutsig_0_39z & celloutsig_0_69z));
  assign celloutsig_1_2z = ~((in_data[187] & in_data[96]) | (in_data[123] & 1'h0));
  assign celloutsig_1_5z = ~((celloutsig_1_0z[2] & celloutsig_1_0z[2]) | (1'h0 & 1'h0));
  assign celloutsig_0_18z = ~((celloutsig_0_16z[4] & celloutsig_0_10z[21]) | (celloutsig_0_1z[8] & celloutsig_0_8z[2]));
  assign celloutsig_0_19z = ~((celloutsig_0_3z[8] & celloutsig_0_2z) | (celloutsig_0_5z & celloutsig_0_4z));
  assign { _05_[9:8], _05_[6], _05_[1] } = { in_data[87:86], _02_, _01_ };
  assign { _06_[2], _06_[0] } = { _03_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
