Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 23:13:31 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_43/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.012       -0.032                      3                  958       -0.032       -0.179                      8                  958        1.725        0.000                       0                   959  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.012       -0.032                      3                  958       -0.032       -0.179                      8                  958        1.725        0.000                       0                   959  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            3  Failing Endpoints,  Worst Slack       -0.012ns,  Total Violation       -0.032ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.032ns,  Total Violation       -0.179ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.012ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.601ns (40.552%)  route 2.347ns (59.448%))
  Logic Levels:           13  (CARRY8=7 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 5.339 - 4.000 ) 
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.795ns (routing 0.000ns, distribution 0.795ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.000ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=958, estimated)      0.795     1.756    demux/CLK
    SLICE_X120Y503       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y503       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.835 r  demux/sel_reg[1]/Q
                         net (fo=23, estimated)       0.347     2.182    demux/sel[1]
    SLICE_X120Y495       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     2.386 r  demux/sel_reg[7]_i_6/O[4]
                         net (fo=26, estimated)       0.227     2.613    demux/O[4]
    SLICE_X120Y497       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     2.703 r  demux/sel[7]_i_174/O
                         net (fo=1, routed)           0.009     2.712    demux/sel[7]_i_174_n_0
    SLICE_X120Y497       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.214     2.926 r  demux/sel_reg[7]_i_88/CO[4]
                         net (fo=41, estimated)       0.232     3.158    demux_n_7
    SLICE_X120Y499       LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     3.254 f  sel[7]_i_96/O
                         net (fo=2, estimated)        0.210     3.464    demux/sel_reg[7]_i_55_0[0]
    SLICE_X120Y500       CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[4])
                                                      0.183     3.647 f  demux/sel_reg[7]_i_55/CO[4]
                         net (fo=8, estimated)        0.199     3.846    demux_n_45
    SLICE_X121Y500       LUT4 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.099     3.945 r  sel[7]_i_22/O
                         net (fo=7, estimated)        0.204     4.149    sel[7]_i_22_n_0
    SLICE_X121Y500       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     4.297 r  sel[7]_i_30/O
                         net (fo=1, routed)           0.022     4.319    demux/sel[7]_i_20_0[0]
    SLICE_X121Y500       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     4.450 r  demux/sel_reg[7]_i_18/O[6]
                         net (fo=1, estimated)        0.328     4.778    demux_n_49
    SLICE_X119Y501       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     4.874 r  sel_reg[7]_i_17/O[1]
                         net (fo=1, estimated)        0.272     5.146    sel_reg[7]_i_17_n_14
    SLICE_X121Y502       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.185 r  sel[7]_i_8/O
                         net (fo=1, routed)           0.015     5.200    demux/sel_reg[7]_0[6]
    SLICE_X121Y502       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.317 r  demux/sel_reg[7]_i_3/CO[7]
                         net (fo=1, estimated)        0.026     5.343    demux/sel_reg[7]_i_3_n_0
    SLICE_X121Y503       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.399 r  demux/sel_reg[7]_i_4/O[0]
                         net (fo=8, estimated)        0.205     5.604    demux/sel_reg[7]_i_4_n_15
    SLICE_X120Y502       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     5.653 r  demux/sel[7]_i_2/O
                         net (fo=1, routed)           0.051     5.704    demux/sel20_in[7]
    SLICE_X120Y502       FDSE                                         r  demux/sel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=958, estimated)      0.669     5.339    demux/CLK
    SLICE_X120Y502       FDSE                                         r  demux/sel_reg[7]/C
                         clock pessimism              0.364     5.703    
                         clock uncertainty           -0.035     5.667    
    SLICE_X120Y502       FDSE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.692    demux/sel_reg[7]
  -------------------------------------------------------------------
                         required time                          5.692    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                 -0.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (arrival time - required time)
  Source:                 demux/genblk1[84].z_reg[84][4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[84].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.429%)  route 0.082ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      0.697ns (routing 0.000ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.000ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=958, estimated)      0.697     1.367    demux/CLK
    SLICE_X122Y485       FDRE                                         r  demux/genblk1[84].z_reg[84][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y485       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.425 r  demux/genblk1[84].z_reg[84][4]/Q
                         net (fo=1, estimated)        0.082     1.507    genblk1[84].reg_in/D[4]
    SLICE_X123Y485       FDRE                                         r  genblk1[84].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=958, estimated)      0.839     1.800    genblk1[84].reg_in/CLK
    SLICE_X123Y485       FDRE                                         r  genblk1[84].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.323     1.477    
    SLICE_X123Y485       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.539    genblk1[84].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                 -0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X127Y495  genblk1[110].reg_in/reg_out_reg[6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X127Y506  demux/genblk1[0].z_reg[0][4]/C



