{
  "module_name": "he.h",
  "hash_id": "4247d9be4cf3f92dcd821e5ff58997ca34720eb0377d6ebcea1573b750e304de",
  "original_prompt": "Ingested from linux-6.6.14/drivers/atm/he.h",
  "human_readable_source": " \n\n \n\n#ifndef _HE_H_\n#define _HE_H_\n\n#define DEV_LABEL       \"he\"\n\n#define CONFIG_DEFAULT_VCIBITS\t12\n#define CONFIG_DEFAULT_VPIBITS\t0\n\n#define CONFIG_IRQ_SIZE\t\t128\n#define CONFIG_IRQ_THRESH\t(CONFIG_IRQ_SIZE/2)\n\n#define CONFIG_TPDRQ_SIZE\t512\n#define TPDRQ_MASK(x)\t\t(((unsigned long)(x))&((CONFIG_TPDRQ_SIZE<<3)-1))\n\n#define CONFIG_RBRQ_SIZE\t512\n#define CONFIG_RBRQ_THRESH\t400\n#define RBRQ_MASK(x)\t\t(((unsigned long)(x))&((CONFIG_RBRQ_SIZE<<3)-1))\n\n#define CONFIG_TBRQ_SIZE\t512\n#define CONFIG_TBRQ_THRESH\t400\n#define TBRQ_MASK(x)\t\t(((unsigned long)(x))&((CONFIG_TBRQ_SIZE<<2)-1))\n\n#define CONFIG_RBPL_SIZE\t512\n#define CONFIG_RBPL_THRESH\t64\n#define CONFIG_RBPL_BUFSIZE\t4096\n#define RBPL_MASK(x)\t\t(((unsigned long)(x))&((CONFIG_RBPL_SIZE<<3)-1))\n\n \n\n#define CONFIG_RSRA\t\t0x00000\n#define CONFIG_RCMLBM\t\t0x08000\n#define CONFIG_RCMABR\t\t0x0d800\n#define CONFIG_RSRB\t\t0x0e000\n\n#define CONFIG_TSRA\t\t0x00000\n#define CONFIG_TSRB\t\t0x08000\n#define CONFIG_TSRC\t\t0x0c000\n#define CONFIG_TSRD\t\t0x0e000\n#define CONFIG_TMABR\t\t0x0f000\n#define CONFIG_TPDBA\t\t0x10000\n\n#define HE_MAXCIDBITS\t\t12\n\n \n\nstruct he_irq {\n\tvolatile u32 isw;\n};\n\n#define IRQ_ALIGNMENT\t\t0x1000\n\n#define NEXT_ENTRY(base, tail, mask) \\\n\t\t\t\t(((unsigned long)base)|(((unsigned long)(tail+1))&mask))\n\n#define ITYPE_INVALID\t\t0xffffffff\n#define ITYPE_TBRQ_THRESH\t(0<<3)\n#define ITYPE_TPD_COMPLETE\t(1<<3)\n#define ITYPE_RBPS_THRESH\t(2<<3)\n#define ITYPE_RBPL_THRESH\t(3<<3)\n#define ITYPE_RBRQ_THRESH\t(4<<3)\n#define ITYPE_RBRQ_TIMER\t(5<<3)\n#define ITYPE_PHY\t\t(6<<3)\n#define ITYPE_OTHER\t\t0x80\n#define ITYPE_PARITY\t\t0x81\n#define ITYPE_ABORT\t\t0x82\n\n#define ITYPE_GROUP(x)\t\t(x & 0x7)\n#define ITYPE_TYPE(x)\t\t(x & 0xf8)\n\n#define HE_NUM_GROUPS 8\n\n \n\nstruct he_tpd {\n\n\t \n\n\tvolatile u32 status;\n\tvolatile u32 reserved;\n\n#define TPD_MAXIOV\t3\n\tstruct {\n\t\tu32 addr, len;\n\t} iovec[TPD_MAXIOV];\n\n#define address0 iovec[0].addr\n#define length0 iovec[0].len\n\n\t \n\n\tstruct sk_buff *skb;\n\tstruct atm_vcc *vcc;\n\n\tstruct list_head entry;\n};\n\n#define TPD_ALIGNMENT\t64\n#define TPD_LEN_MASK\t0xffff\n\n#define TPD_ADDR_SHIFT  6\n#define TPD_MASK\t0xffffffc0\n#define TPD_ADDR(x)\t((x) & TPD_MASK)\n#define TPD_INDEX(x)\t(TPD_ADDR(x) >> TPD_ADDR_SHIFT)\n\n\n \n\nstruct he_tbrq {\n\tvolatile u32 tbre;\n};\n\n#define TBRQ_ALIGNMENT\tCONFIG_TBRQ_SIZE\n\n#define TBRQ_TPD(tbrq)\t\t((tbrq)->tbre & 0xffffffc0)\n#define TBRQ_EOS(tbrq)\t\t((tbrq)->tbre & (1<<3))\n#define TBRQ_MULTIPLE(tbrq)\t((tbrq)->tbre & (1))\n\n \n\nstruct he_rbrq {\n\tvolatile u32 addr;\n\tvolatile u32 cidlen;\n};\n\n#define RBRQ_ALIGNMENT\tCONFIG_RBRQ_SIZE\n\n#define RBRQ_ADDR(rbrq)\t\t((rbrq)->addr & 0xffffffc0)\n#define RBRQ_CRC_ERR(rbrq)\t((rbrq)->addr & (1<<5))\n#define RBRQ_LEN_ERR(rbrq)\t((rbrq)->addr & (1<<4))\n#define RBRQ_END_PDU(rbrq)\t((rbrq)->addr & (1<<3))\n#define RBRQ_AAL5_PROT(rbrq)\t((rbrq)->addr & (1<<2))\n#define RBRQ_CON_CLOSED(rbrq)\t((rbrq)->addr & (1<<1))\n#define RBRQ_HBUF_ERR(rbrq)\t((rbrq)->addr & 1)\n#define RBRQ_CID(rbrq)\t\t(((rbrq)->cidlen >> 16) & 0x1fff)\n#define RBRQ_BUFLEN(rbrq)\t((rbrq)->cidlen & 0xffff)\n\n \n\nstruct he_tpdrq {\n\tvolatile u32 tpd;\n\tvolatile u32 cid;\n};\n\n#define TPDRQ_ALIGNMENT CONFIG_TPDRQ_SIZE\n\n \n\n#define HSP_ALIGNMENT\t0x400\t\t \n\nstruct he_hsp {\n\tstruct he_hsp_entry {\n\t\tvolatile u32 tbrq_tail; \n\t\tvolatile u32 reserved1[15];\n\t\tvolatile u32 rbrq_tail; \n\t\tvolatile u32 reserved2[15];\n\t} group[HE_NUM_GROUPS];\n};\n\n \n\nstruct he_rbp {\n\tvolatile u32 phys;\n\tvolatile u32 idx;\t \n};\n\n#define RBP_IDX_OFFSET 6\n\n \n\n#define RBPL_TABLE_SIZE (CONFIG_RBPL_SIZE + 16 + 2)\n\nstruct he_buff {\n\tstruct list_head entry;\n\tdma_addr_t mapping;\n\tunsigned long len;\n\tu8 data[];\n};\n\n#ifdef notyet\nstruct he_group {\n\tu32 rpbl_size, rpbl_qsize;\n\tstruct he_rpb_entry *rbpl_ba;\n};\n#endif\n\n#define HE_LOOKUP_VCC(dev, cid) ((dev)->he_vcc_table[(cid)].vcc)\n\nstruct he_vcc_table \n{\n\tstruct atm_vcc *vcc;\n};\n\nstruct he_cs_stper\n{\n\tlong pcr;\n\tint inuse;\n};\n\n#define HE_NUM_CS_STPER\t\t16\n\nstruct he_dev {\n\tunsigned int number;\n\tunsigned int irq;\n\tvoid __iomem *membase;\n\n\tchar prod_id[30];\n\tchar mac_addr[6];\n\tint media;\n\n\tunsigned int vcibits, vpibits;\n\tunsigned int cells_per_row;\n\tunsigned int bytes_per_row;\n\tunsigned int cells_per_lbuf;\n\tunsigned int r0_numrows, r0_startrow, r0_numbuffs;\n\tunsigned int r1_numrows, r1_startrow, r1_numbuffs;\n\tunsigned int tx_numrows, tx_startrow, tx_numbuffs;\n\tunsigned int buffer_limit;\n\n\tstruct he_vcc_table *he_vcc_table;\n\n#ifdef notyet\n\tstruct he_group group[HE_NUM_GROUPS];\n#endif\n\tstruct he_cs_stper cs_stper[HE_NUM_CS_STPER];\n\tunsigned total_bw;\n\n\tdma_addr_t irq_phys;\n\tstruct he_irq *irq_base, *irq_head, *irq_tail;\n\tvolatile unsigned *irq_tailoffset;\n\tint irq_peak;\n\n\tstruct tasklet_struct tasklet;\n\tstruct dma_pool *tpd_pool;\n\tstruct list_head outstanding_tpds;\n\n\tdma_addr_t tpdrq_phys;\n\tstruct he_tpdrq *tpdrq_base, *tpdrq_tail, *tpdrq_head;\n\n\tspinlock_t global_lock;\t\t \n\tdma_addr_t rbrq_phys;\n\tstruct he_rbrq *rbrq_base, *rbrq_head;\n\tint rbrq_peak;\n\n\tstruct he_buff **rbpl_virt;\n\tunsigned long *rbpl_table;\n\tunsigned long rbpl_hint;\n\tstruct dma_pool *rbpl_pool;\n\tdma_addr_t rbpl_phys;\n\tstruct he_rbp *rbpl_base, *rbpl_tail;\n\tstruct list_head rbpl_outstanding;\n\tint rbpl_peak;\n\n\tdma_addr_t tbrq_phys;\n\tstruct he_tbrq *tbrq_base, *tbrq_head;\n\tint tbrq_peak;\n\n\tdma_addr_t hsp_phys;\n\tstruct he_hsp *hsp;\n\n\tstruct pci_dev *pci_dev;\n\tstruct atm_dev *atm_dev;\n\tstruct he_dev *next;\n};\n\n#define HE_MAXIOV 20\n\nstruct he_vcc\n{\n\tstruct list_head buffers;\n\tint pdu_len;\n\tint rc_index;\n\n\twait_queue_head_t rx_waitq;\n\twait_queue_head_t tx_waitq;\n};\n\n#define HE_VCC(vcc)\t((struct he_vcc *)(vcc->dev_data))\n\n#define PCI_VENDOR_ID_FORE\t0x1127\n#define PCI_DEVICE_ID_FORE_HE\t0x400\n\n#define GEN_CNTL_0\t\t\t\t0x40\n#define  INT_PROC_ENBL\t\t(1<<25)\n#define  SLAVE_ENDIAN_MODE\t(1<<16)\n#define  MRL_ENB\t\t(1<<5)\n#define  MRM_ENB\t\t(1<<4)\n#define  INIT_ENB\t\t(1<<2)\n#define  IGNORE_TIMEOUT\t\t(1<<1)\n#define  ENBL_64\t\t(1<<0)\n\n#define MIN_PCI_LATENCY\t\t32\t \n\n#define HE_DEV(dev) ((struct he_dev *) (dev)->dev_data)\n\n#define he_is622(dev)\t((dev)->media & 0x1)\n#define he_isMM(dev)\t((dev)->media & 0x20)\n\n#define HE_REGMAP_SIZE\t0x100000\n\n#define RESET_CNTL\t0x80000\n#define  BOARD_RST_STATUS\t(1<<6)\n\n#define HOST_CNTL\t0x80004\n#define  PCI_BUS_SIZE64\t\t\t(1<<27)\n#define  DESC_RD_STATIC_64\t\t(1<<26)\n#define  DATA_RD_STATIC_64\t\t(1<<25)\n#define  DATA_WR_STATIC_64\t\t(1<<24)\n#define  ID_CS\t\t\t\t(1<<12)\n#define  ID_WREN\t\t\t(1<<11)\n#define  ID_DOUT\t\t\t(1<<10)\n#define   ID_DOFFSET\t\t\t10\n#define  ID_DIN\t\t\t\t(1<<9)\n#define  ID_CLOCK\t\t\t(1<<8)\n#define  QUICK_RD_RETRY\t\t\t(1<<7)\n#define  QUICK_WR_RETRY\t\t\t(1<<6)\n#define  OUTFF_ENB\t\t\t(1<<5)\n#define  CMDFF_ENB\t\t\t(1<<4)\n#define  PERR_INT_ENB\t\t\t(1<<2)\n#define  IGNORE_INTR\t\t\t(1<<0)\n\n#define LB_SWAP\t\t0x80008\n#define  SWAP_RNUM_MAX(x)\t(x<<27)\n#define  DATA_WR_SWAP\t\t(1<<20)\n#define  DESC_RD_SWAP\t\t(1<<19)\n#define  DATA_RD_SWAP\t\t(1<<18)\n#define  INTR_SWAP\t\t(1<<17)\n#define  DESC_WR_SWAP\t\t(1<<16)\n#define  SDRAM_INIT\t\t(1<<15)\n#define  BIG_ENDIAN_HOST\t(1<<14)\n#define  XFER_SIZE\t\t(1<<7)\n\n#define LB_MEM_ADDR\t0x8000c\n#define LB_MEM_DATA\t0x80010\n\n#define LB_MEM_ACCESS\t0x80014\n#define  LB_MEM_HNDSHK\t\t(1<<30)\n#define  LM_MEM_WRITE\t\t(0x7)\n#define  LM_MEM_READ\t\t(0x3)\n\n#define SDRAM_CTL\t0x80018\n#define  LB_64_ENB\t\t(1<<3)\n#define  LB_TWR\t\t\t(1<<2)\n#define  LB_TRP\t\t\t(1<<1)\n#define  LB_TRAS\t\t(1<<0)\n\n#define INT_FIFO\t0x8001c\n#define  INT_MASK_D\t\t(1<<15)\n#define  INT_MASK_C\t\t(1<<14)\n#define  INT_MASK_B\t\t(1<<13)\n#define  INT_MASK_A\t\t(1<<12)\n#define  INT_CLEAR_D\t\t(1<<11)\n#define  INT_CLEAR_C\t\t(1<<10)\n#define  INT_CLEAR_B\t\t(1<<9)\n#define  INT_CLEAR_A\t\t(1<<8)\n\n#define ABORT_ADDR\t0x80020\n\n#define IRQ0_BASE\t0x80080\n#define  IRQ_BASE(x)\t\t(x<<12)\n#define  IRQ_MASK\t\t((CONFIG_IRQ_SIZE<<2)-1)\t \n#define  IRQ_TAIL(x)\t\t(((unsigned long)(x)) & IRQ_MASK)\n#define IRQ0_HEAD\t0x80084\n#define  IRQ_SIZE(x)\t\t(x<<22)\n#define  IRQ_THRESH(x)\t\t(x<<12)\n#define  IRQ_HEAD(x)\t\t(x<<2)\n \n#define IRQ0_CNTL\t0x80088\n#define  IRQ_ADDRSEL(x)\t\t(x<<2)\n#define  IRQ_INT_A\t\t(0<<2)\n#define  IRQ_INT_B\t\t(1<<2)\n#define  IRQ_INT_C\t\t(2<<2)\n#define  IRQ_INT_D\t\t(3<<2)\n#define  IRQ_TYPE_ADDR\t\t0x1\n#define  IRQ_TYPE_LINE\t\t0x0\n#define IRQ0_DATA\t0x8008c\n\n#define IRQ1_BASE\t0x80090\n#define IRQ1_HEAD\t0x80094\n#define IRQ1_CNTL\t0x80098\n#define IRQ1_DATA\t0x8009c\n\n#define IRQ2_BASE\t0x800a0\n#define IRQ2_HEAD\t0x800a4\n#define IRQ2_CNTL\t0x800a8\n#define IRQ2_DATA\t0x800ac\n\n#define IRQ3_BASE\t0x800b0\n#define IRQ3_HEAD\t0x800b4\n#define IRQ3_CNTL\t0x800b8\n#define IRQ3_DATA\t0x800bc\n\n#define GRP_10_MAP\t0x800c0\n#define GRP_32_MAP\t0x800c4\n#define GRP_54_MAP\t0x800c8\n#define GRP_76_MAP\t0x800cc\n\n#define\tG0_RBPS_S\t0x80400\n#define G0_RBPS_T\t0x80404\n#define  RBP_TAIL(x)\t\t((x)<<3)\n#define  RBP_MASK(x)\t\t((x)|0x1fff)\n#define G0_RBPS_QI\t0x80408\n#define  RBP_QSIZE(x)\t\t((x)<<14)\n#define  RBP_INT_ENB\t\t(1<<13)\n#define  RBP_THRESH(x)\t\t(x)\n#define G0_RBPS_BS\t0x8040c\n#define G0_RBPL_S\t0x80410\n#define G0_RBPL_T\t0x80414\n#define G0_RBPL_QI\t0x80418 \n#define G0_RBPL_BS\t0x8041c\n\n#define\tG1_RBPS_S\t0x80420\n#define G1_RBPS_T\t0x80424\n#define G1_RBPS_QI\t0x80428\n#define G1_RBPS_BS\t0x8042c\n#define G1_RBPL_S\t0x80430\n#define G1_RBPL_T\t0x80434\n#define G1_RBPL_QI\t0x80438\n#define G1_RBPL_BS\t0x8043c\n\n#define\tG2_RBPS_S\t0x80440\n#define G2_RBPS_T\t0x80444\n#define G2_RBPS_QI\t0x80448\n#define G2_RBPS_BS\t0x8044c\n#define G2_RBPL_S\t0x80450\n#define G2_RBPL_T\t0x80454\n#define G2_RBPL_QI\t0x80458\n#define G2_RBPL_BS\t0x8045c\n\n#define\tG3_RBPS_S\t0x80460\n#define G3_RBPS_T\t0x80464\n#define G3_RBPS_QI\t0x80468\n#define G3_RBPS_BS\t0x8046c\n#define G3_RBPL_S\t0x80470\n#define G3_RBPL_T\t0x80474\n#define G3_RBPL_QI\t0x80478\n#define G3_RBPL_BS\t0x8047c\n\n#define\tG4_RBPS_S\t0x80480\n#define G4_RBPS_T\t0x80484\n#define G4_RBPS_QI\t0x80488\n#define G4_RBPS_BS\t0x8048c\n#define G4_RBPL_S\t0x80490\n#define G4_RBPL_T\t0x80494\n#define G4_RBPL_QI\t0x80498\n#define G4_RBPL_BS\t0x8049c\n\n#define\tG5_RBPS_S\t0x804a0\n#define G5_RBPS_T\t0x804a4\n#define G5_RBPS_QI\t0x804a8\n#define G5_RBPS_BS\t0x804ac\n#define G5_RBPL_S\t0x804b0\n#define G5_RBPL_T\t0x804b4\n#define G5_RBPL_QI\t0x804b8\n#define G5_RBPL_BS\t0x804bc\n\n#define\tG6_RBPS_S\t0x804c0\n#define G6_RBPS_T\t0x804c4\n#define G6_RBPS_QI\t0x804c8\n#define G6_RBPS_BS\t0x804cc\n#define G6_RBPL_S\t0x804d0\n#define G6_RBPL_T\t0x804d4\n#define G6_RBPL_QI\t0x804d8\n#define G6_RBPL_BS\t0x804dc\n\n#define\tG7_RBPS_S\t0x804e0\n#define G7_RBPS_T\t0x804e4\n#define G7_RBPS_QI\t0x804e8\n#define G7_RBPS_BS\t0x804ec\n\n#define G7_RBPL_S\t0x804f0\n#define G7_RBPL_T\t0x804f4\n#define G7_RBPL_QI\t0x804f8\n#define G7_RBPL_BS\t0x804fc\n\n#define G0_RBRQ_ST\t0x80500\n#define G0_RBRQ_H\t0x80504\n#define G0_RBRQ_Q\t0x80508\n#define  RBRQ_THRESH(x)\t\t((x)<<13)\n#define  RBRQ_SIZE(x)\t\t(x)\n#define G0_RBRQ_I\t0x8050c\n#define  RBRQ_TIME(x)\t\t((x)<<8)\n#define  RBRQ_COUNT(x)\t\t(x)\n\n \n\n#define G0_TBRQ_B_T\t0x80600\n#define G0_TBRQ_H\t0x80604\n#define G0_TBRQ_S\t0x80608\n#define G0_TBRQ_THRESH\t0x8060c\n#define  TBRQ_THRESH(x)\t\t(x)\n\n \n\n#define RH_CONFIG\t0x805c0\n#define  PHY_INT_ENB\t(1<<10)\n#define  OAM_GID(x)\t(x<<7)\n#define  PTMR_PRE(x)\t(x)\n\n#define G0_INMQ_S\t0x80580\n#define G0_INMQ_L\t0x80584\n#define G1_INMQ_S\t0x80588\n#define G1_INMQ_L\t0x8058c\n#define G2_INMQ_S\t0x80590\n#define G2_INMQ_L\t0x80594\n#define G3_INMQ_S\t0x80598\n#define G3_INMQ_L\t0x8059c\n#define G4_INMQ_S\t0x805a0\n#define G4_INMQ_L\t0x805a4\n#define G5_INMQ_S\t0x805a8\n#define G5_INMQ_L\t0x805ac\n#define G6_INMQ_S\t0x805b0\n#define G6_INMQ_L\t0x805b4\n#define G7_INMQ_S\t0x805b8\n#define G7_INMQ_L\t0x805bc\n\n#define TPDRQ_B_H\t0x80680\n#define TPDRQ_T\t\t0x80684\n#define TPDRQ_S\t\t0x80688\n\n#define UBUFF_BA\t0x8068c\n\n#define RLBF0_H\t\t0x806c0\n#define RLBF0_T\t\t0x806c4\n#define RLBF1_H\t\t0x806c8\n#define RLBF1_T\t\t0x806cc\n#define RLBC_H\t\t0x806d0\n#define RLBC_T\t\t0x806d4\n#define RLBC_H2\t\t0x806d8\n#define TLBF_H\t\t0x806e0\n#define TLBF_T\t\t0x806e4\n#define RLBF0_C\t\t0x806e8\n#define RLBF1_C\t\t0x806ec\n#define RXTHRSH\t\t0x806f0\n#define LITHRSH\t\t0x806f4\n\n#define LBARB\t\t0x80700\n#define  SLICE_X(x)\t\t (x<<28)\n#define  ARB_RNUM_MAX(x)\t (x<<23)\n#define  TH_PRTY(x)\t\t (x<<21)\n#define  RH_PRTY(x)\t\t (x<<19)\n#define  TL_PRTY(x)\t\t (x<<17)\n#define  RL_PRTY(x)\t\t (x<<15)\n#define  BUS_MULTI(x)\t\t (x<<8)\n#define  NET_PREF(x)\t\t (x)\n\n#define SDRAMCON\t0x80704\n#define\t BANK_ON\t\t(1<<14)\n#define\t WIDE_DATA\t\t(1<<13)\n#define\t TWR_WAIT\t\t(1<<12)\n#define\t TRP_WAIT\t\t(1<<11)\n#define\t TRAS_WAIT\t\t(1<<10)\n#define\t REF_RATE(x)\t\t(x)\n\n#define LBSTAT\t\t0x80708\n\n#define RCC_STAT\t0x8070c\n#define  RCC_BUSY\t\t(1)\n\n#define TCMCONFIG\t0x80740\n#define  TM_DESL2\t\t(1<<10)\n#define\t TM_BANK_WAIT(x)\t(x<<6)\n#define\t TM_ADD_BANK4(x)\t(x<<4)\n#define  TM_PAR_CHECK(x)\t(x<<3)\n#define  TM_RW_WAIT(x)\t\t(x<<2)\n#define  TM_SRAM_TYPE(x)\t(x)\n\n#define TSRB_BA\t\t0x80744\t\n#define TSRC_BA\t\t0x80748\t\n#define TMABR_BA\t0x8074c\t\n#define TPD_BA\t\t0x80750\t\n#define TSRD_BA\t\t0x80758\t\n\n#define TX_CONFIG\t0x80760\n#define  DRF_THRESH(x)\t\t(x<<22)\n#define  TX_UT_MODE(x)\t\t(x<<21)\n#define  TX_VCI_MASK(x)\t\t(x<<17)\n#define  LBFREE_CNT(x)\t\t(x)\n\n#define TXAAL5_PROTO\t0x80764\n#define  CPCS_UU(x)\t\t(x<<8)\n#define  CPI(x)\t\t\t(x)\n\n#define RCMCONFIG\t0x80780\n#define  RM_DESL2(x)\t\t(x<<10)\n#define  RM_BANK_WAIT(x)\t(x<<6)\n#define  RM_ADD_BANK(x)\t\t(x<<4)\n#define  RM_PAR_CHECK(x)\t(x<<3)\n#define  RM_RW_WAIT(x)\t\t(x<<2)\n#define  RM_SRAM_TYPE(x)\t(x)\n\n#define RCMRSRB_BA\t0x80784\n#define RCMLBM_BA\t0x80788\n#define RCMABR_BA\t0x8078c\n\n#define RC_CONFIG\t0x807c0\n#define  UT_RD_DELAY(x)\t\t(x<<11)\n#define  WRAP_MODE(x)\t\t(x<<10)\n#define  RC_UT_MODE(x)\t\t(x<<9)\n#define  RX_ENABLE\t\t(1<<8)\n#define  RX_VALVP(x)\t\t(x<<4)\n#define  RX_VALVC(x)\t\t(x)\n\n#define MCC\t\t0x807c4\n#define OEC\t\t0x807c8\n#define DCC\t\t0x807cc\n#define CEC\t\t0x807d0\n\n#define HSP_BA\t\t0x807f0\n\n#define LB_CONFIG\t0x807f4\n#define  LB_SIZE(x)\t\t(x)\n\n#define CON_DAT\t\t0x807f8\n#define CON_CTL\t\t0x807fc\n#define  CON_CTL_MBOX\t\t(2<<30)\n#define  CON_CTL_TCM\t\t(1<<30)\n#define  CON_CTL_RCM\t\t(0<<30)\n#define  CON_CTL_WRITE\t\t(1<<29)\n#define  CON_CTL_READ\t\t(0<<29)\n#define  CON_CTL_BUSY\t\t(1<<28)\n#define  CON_BYTE_DISABLE_3\t(1<<22)\t\t \n#define  CON_BYTE_DISABLE_2\t(1<<21)\t\t \n#define  CON_BYTE_DISABLE_1\t(1<<20)\t\t \n#define  CON_BYTE_DISABLE_0\t(1<<19)\t\t \n#define  CON_CTL_ADDR(x)\t(x)\n\n#define FRAMER\t\t0x80800\t\t \n\n \n\n#define CS_STPER0\t0x0\n\t \n#define CS_STPER31\t0x01f\n\n#define CS_STTIM0\t0x020\n\t \n#define CS_STTIM31\t0x03f\n\n#define CS_TGRLD0\t0x040\n\t \n#define CS_TGRLD15\t0x04f\n\n#define CS_ERTHR0\t0x050\n#define CS_ERTHR1\t0x051\n#define CS_ERTHR2\t0x052\n#define CS_ERTHR3\t0x053\n#define CS_ERTHR4\t0x054\n#define CS_ERCTL0\t0x055\n#define  TX_ENABLE\t\t(1<<28)\n#define  ER_ENABLE\t\t(1<<27)\n#define CS_ERCTL1\t0x056\n#define CS_ERCTL2\t0x057\n#define CS_ERSTAT0\t0x058\n#define CS_ERSTAT1\t0x059\n\n#define CS_RTCCT\t0x060\n#define CS_RTFWC\t0x061\n#define CS_RTFWR\t0x062\n#define CS_RTFTC\t0x063\n#define CS_RTATR\t0x064\n\n#define CS_TFBSET\t0x070\n#define CS_TFBADD\t0x071\n#define CS_TFBSUB\t0x072\n#define CS_WCRMAX\t0x073\n#define CS_WCRMIN\t0x074\n#define CS_WCRINC\t0x075\n#define CS_WCRDEC\t0x076\n#define CS_WCRCEIL\t0x077\n#define CS_BWDCNT\t0x078\n\n#define CS_OTPPER\t0x080\n#define CS_OTWPER\t0x081\n#define CS_OTTLIM\t0x082\n#define CS_OTTCNT\t0x083\n\n#define CS_HGRRT0\t0x090\n\t \n#define CS_HGRRT7\t0x097\n\n#define CS_ORPTRS\t0x0a0\n\n#define RXCON_CLOSE\t0x100\n\n\n#define RCM_MEM_SIZE\t0x10000\t\t \n#define TCM_MEM_SIZE\t0x20000\t\t \n\n \n\n#define TSR0_CONN_STATE(x)\t((x>>28) & 0x7)\n#define TSR0_USE_WMIN\t\t(1<<23)\n#define TSR0_GROUP(x)\t\t((x & 0x7)<<18)\n#define TSR0_ABR\t\t(2<<16)\n#define TSR0_UBR\t\t(1<<16)\n#define TSR0_CBR\t\t(0<<16)\n#define TSR0_PROT\t\t(1<<15)\n#define TSR0_AAL0_SDU\t\t(2<<12)\n#define TSR0_AAL0\t\t(1<<12)\n#define TSR0_AAL5\t\t(0<<12)\n#define TSR0_HALT_ER\t\t(1<<11)\n#define TSR0_MARK_CI\t\t(1<<10)\n#define TSR0_MARK_ER\t\t(1<<9)\n#define TSR0_UPDATE_GER\t\t(1<<8)\n#define TSR0_RC_INDEX(x)\t(x & 0x1F)\n\n#define TSR1_PCR(x)\t\t((x & 0x7FFF)<<16)\n#define TSR1_MCR(x)\t\t(x & 0x7FFF)\n\n#define TSR2_ACR(x)\t\t((x & 0x7FFF)<<16)\n\n#define TSR3_NRM_CNT(x)\t\t((x & 0xFF)<<24)\n#define TSR3_CRM_CNT(x)\t\t(x & 0xFFFF)\n\n#define TSR4_FLUSH_CONN\t\t(1<<31)\n#define TSR4_SESSION_ENDED\t(1<<30)\n#define TSR4_CRC10\t\t(1<<28)\n#define TSR4_NULL_CRC10\t\t(1<<27)\n#define TSR4_PROT\t\t(1<<26)\n#define TSR4_AAL0_SDU\t\t(2<<23)\n#define TSR4_AAL0\t\t(1<<23)\n#define TSR4_AAL5\t\t(0<<23)\n\n#define TSR9_OPEN_CONN\t\t(1<<20)\n\n#define TSR11_ICR(x)\t\t((x & 0x7FFF)<<16)\n#define TSR11_TRM(x)\t\t((x & 0x7)<<13)\n#define TSR11_NRM(x)\t\t((x & 0x7)<<10)\n#define TSR11_ADTF(x)\t\t(x & 0x3FF)\n\n#define TSR13_RDF(x)\t\t((x & 0xF)<<23)\n#define TSR13_RIF(x)\t\t((x & 0xF)<<19)\n#define TSR13_CDF(x)\t\t((x & 0x7)<<16)\n#define TSR13_CRM(x)\t\t(x & 0xFFFF)\n\n#define TSR14_DELETE\t\t(1<<31)\n#define TSR14_ABR_CLOSE\t\t(1<<16)\n\n \n\n#define RSR0_START_PDU\t(1<<10)\n#define RSR0_OPEN_CONN\t(1<<6)\n#define RSR0_CLOSE_CONN\t(0<<6)\n#define RSR0_PPD_ENABLE\t(1<<5)\n#define RSR0_EPD_ENABLE\t(1<<4)\n#define RSR0_TCP_CKSUM\t(1<<3)\n#define RSR0_AAL5\t\t(0)\n#define RSR0_AAL0\t\t(1)\n#define RSR0_AAL0_SDU\t\t(2)\n#define RSR0_RAWCELL\t\t(3)\n#define RSR0_RAWCELL_CRC10\t(4)\n\n#define RSR1_AQI_ENABLE\t(1<<20)\n#define RSR1_RBPL_ONLY\t(1<<19)\n#define RSR1_GROUP(x)\t((x)<<16)\n\n#define RSR4_AQI_ENABLE (1<<30)\n#define RSR4_GROUP(x)\t((x)<<27)\n#define RSR4_RBPL_ONLY\t(1<<26)\n\n \n\n#define\tTPD_USERCELL\t\t0x0\n#define\tTPD_SEGMENT_OAMF5\t0x4\n#define\tTPD_END2END_OAMF5\t0x5\n#define\tTPD_RMCELL\t\t0x6\n#define TPD_CELLTYPE(x)\t\t(x<<3)\n#define TPD_EOS\t\t\t(1<<2)\n#define TPD_CLP\t\t\t(1<<1)\n#define TPD_INT\t\t\t(1<<0)\n#define TPD_LST\t\t(1<<31)\n\n \n\n#define PROD_ID\t\t0x08\t \n#define  PROD_ID_LEN\t30\n#define HW_REV\t\t0x26\t \n#define M_SN\t\t0x3a\t \n#define MEDIA\t\t0x3e\t \n#define  HE155MM\t0x26\n#define  HE622MM\t0x27\n#define  HE155SM\t0x46\n#define  HE622SM\t0x47\n#define MAC_ADDR\t0x42\t \n\n#define CS_LOW\t\t0x0\n#define CS_HIGH\t\tID_CS  \n#define CLK_LOW\t\t0x0\n#define CLK_HIGH\tID_CLOCK  \n#define SI_HIGH\t\tID_DIN  \n#define EEPROM_DELAY\t400  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}