Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 13 22:19:50 2020
| Host         : DESKTOP-39FN3EH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.508        0.000                      0                78511        0.048        0.000                      0                78511        3.750        0.000                       0                  9360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.508        0.000                      0                78511        0.048        0.000                      0                78511        3.750        0.000                       0                  9360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 3.793ns (45.690%)  route 4.509ns (54.310%))
  Logic Levels:           5  (LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.615     5.166    ram0/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  ram0/RAM_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.038 r  ram0/RAM_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.104    ram0/RAM_reg_0_3_n_0
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.529 r  ram0/RAM_reg_1_3/DOADO[0]
                         net (fo=3, routed)           2.208    10.737    ram0/RAM_reg_1_3_n_35
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.124    10.861 r  ram0/rgb_reg[3]_i_14/O
                         net (fo=8, routed)           1.050    11.911    vs0/data_o[3]
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.124    12.035 f  vs0/rgb_reg[3]_i_11/O
                         net (fo=1, routed)           0.650    12.686    vs0/rgb_reg[3]_i_11_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.810 f  vs0/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.534    13.344    vs0/rgb_reg[3]_i_3_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.124    13.468 r  vs0/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.468    vs0_n_29
    SLICE_X37Y57         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.431    14.802    clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)        0.029    14.976    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 ram3/RAM_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 3.074ns (37.546%)  route 5.113ns (62.454%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.583     5.135    ram3/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ram3/RAM_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.589 f  ram3/RAM_reg_0_5/DOADO[0]
                         net (fo=5, routed)           1.998     9.587    ram3/RAM_reg_0_11_0[5]
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124     9.711 r  ram3/rgb_reg[11]_i_35/O
                         net (fo=14, routed)          0.508    10.219    ram3/rgb_reg[11]_i_35_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  ram3/rgb_reg[11]_i_27/O
                         net (fo=49, routed)          0.921    11.264    ram3/rgb_next2
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124    11.388 r  ram3/rgb_reg[11]_i_22/O
                         net (fo=12, routed)          0.897    12.285    ram3/rgb_reg[11]_i_22_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124    12.409 f  ram3/rgb_reg[5]_i_4/O
                         net (fo=1, routed)           0.789    13.198    vs0/rgb_reg_reg[5]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.322 r  vs0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.322    vs0_n_27
    SLICE_X41Y52         FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.188    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.031    14.990    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 3.793ns (46.722%)  route 4.325ns (53.278%))
  Logic Levels:           5  (LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.610     5.161    ram0/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  ram0/RAM_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.033 r  ram0/RAM_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.099    ram0/RAM_reg_0_4_n_0
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.524 r  ram0/RAM_reg_1_4/DOADO[0]
                         net (fo=3, routed)           1.802    10.326    ram0/RAM_reg_1_4_n_35
    SLICE_X43Y51         LUT4 (Prop_lut4_I3_O)        0.124    10.450 r  ram0/rgb_reg[4]_i_14/O
                         net (fo=8, routed)           1.053    11.503    vs0/data_o[4]
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.627 f  vs0/rgb_reg[4]_i_11/O
                         net (fo=1, routed)           0.599    12.226    vs0/rgb_reg[4]_i_11_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I2_O)        0.124    12.350 f  vs0/rgb_reg[4]_i_3/O
                         net (fo=1, routed)           0.806    13.156    vs0/rgb_reg[4]_i_3_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.280 r  vs0/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.280    vs0_n_28
    SLICE_X41Y52         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.029    14.980    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -13.280    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.042ns  (logic 3.793ns (47.167%)  route 4.249ns (52.833%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.615     5.166    ram0/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  ram0/RAM_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.038 r  ram0/RAM_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.104    ram0/RAM_reg_0_2_n_0
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.529 r  ram0/RAM_reg_1_2/DOADO[0]
                         net (fo=3, routed)           2.110    10.639    ram0/RAM_reg_1_2_n_35
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    10.763 r  ram0/rgb_reg[2]_i_14/O
                         net (fo=8, routed)           0.867    11.630    ram5/data_o[2]
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.754 r  ram5/rgb_reg[2]_i_7/O
                         net (fo=1, routed)           0.573    12.327    vs0/data3[2]
    SLICE_X39Y54         LUT6 (Prop_lut6_I3_O)        0.124    12.451 f  vs0/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.633    13.084    vs0/rgb_reg[2]_i_2_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.208 r  vs0/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.208    vs0_n_30
    SLICE_X39Y55         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.432    14.803    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.029    14.977    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -13.208    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 pixel_addr_fish2_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 1.966ns (24.250%)  route 6.141ns (75.750%))
  Logic Levels:           7  (LUT6=2 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.619     5.170    clk_IBUF_BUFG
    SLICE_X7Y59          FDRE                                         r  pixel_addr_fish2_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  pixel_addr_fish2_reg[0]_rep__0/Q
                         net (fo=128, routed)         4.193     9.819    ram2/RAM_reg_3840_4095_9_9/A0
    SLICE_X12Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.943 r  ram2/RAM_reg_3840_4095_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.943    ram2/RAM_reg_3840_4095_9_9/OD
    SLICE_X12Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    10.184 r  ram2/RAM_reg_3840_4095_9_9/F7.B/O
                         net (fo=1, routed)           0.000    10.184    ram2/RAM_reg_3840_4095_9_9/O0
    SLICE_X12Y94         MUXF8 (Prop_muxf8_I0_O)      0.098    10.282 r  ram2/RAM_reg_3840_4095_9_9/F8/O
                         net (fo=1, routed)           0.810    11.092    ram2/RAM_reg_3840_4095_9_9_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I0_O)        0.319    11.411 r  ram2/data_o[9]_i_13__1/O
                         net (fo=1, routed)           0.000    11.411    ram2/data_o[9]_i_13__1_n_0
    SLICE_X13Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    11.628 r  ram2/data_o_reg[9]_i_6__1/O
                         net (fo=1, routed)           1.138    12.767    ram2/data_o_reg[9]_i_6__1_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I3_O)        0.299    13.066 r  ram2/data_o[9]_i_2/O
                         net (fo=1, routed)           0.000    13.066    ram2/data_o[9]_i_2_n_0
    SLICE_X13Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    13.278 r  ram2/data_o_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.278    ram2/data_o_reg[9]_i_1_n_0
    SLICE_X13Y83         FDRE                                         r  ram2/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.430    14.801    ram2/clk_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  ram2/data_o_reg[9]/C
                         clock pessimism              0.259    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.064    15.089    ram2/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 3.793ns (47.380%)  route 4.213ns (52.620%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.605     5.156    ram0/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  ram0/RAM_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.028 r  ram0/RAM_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.094    ram0/RAM_reg_0_1_n_0
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.519 r  ram0/RAM_reg_1_1/DOADO[0]
                         net (fo=3, routed)           2.127    10.645    ram0/RAM_reg_1_1_n_35
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    10.769 r  ram0/rgb_reg[1]_i_14/O
                         net (fo=8, routed)           0.768    11.538    ram5/data_o[1]
    SLICE_X37Y56         LUT5 (Prop_lut5_I4_O)        0.124    11.662 r  ram5/rgb_reg[1]_i_7/O
                         net (fo=1, routed)           0.667    12.329    vs0/data3[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.124    12.453 f  vs0/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.585    13.038    vs0/rgb_reg[1]_i_2_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.162 r  vs0/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.162    vs0_n_31
    SLICE_X36Y55         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.432    14.803    clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.029    14.977    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 pixel_addr_fish1d_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram5/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 2.021ns (25.656%)  route 5.856ns (74.344%))
  Logic Levels:           7  (LUT5=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.641     5.193    clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  pixel_addr_fish1d_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  pixel_addr_fish1d_reg[1]_rep__3/Q
                         net (fo=192, routed)         3.388     9.037    ram5/RAM_reg_7424_7679_6_6/A1
    SLICE_X2Y121         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     9.354 r  ram5/RAM_reg_7424_7679_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.354    ram5/RAM_reg_7424_7679_6_6/OA
    SLICE_X2Y121         MUXF7 (Prop_muxf7_I1_O)      0.214     9.568 r  ram5/RAM_reg_7424_7679_6_6/F7.A/O
                         net (fo=1, routed)           0.000     9.568    ram5/RAM_reg_7424_7679_6_6/O1
    SLICE_X2Y121         MUXF8 (Prop_muxf8_I1_O)      0.088     9.656 r  ram5/RAM_reg_7424_7679_6_6/F8/O
                         net (fo=1, routed)           1.295    10.951    ram5/RAM_reg_7424_7679_6_6_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.319    11.270 r  ram5/data_o[6]_i_18__1/O
                         net (fo=1, routed)           0.000    11.270    ram5/data_o[6]_i_18__1_n_0
    SLICE_X7Y92          MUXF7 (Prop_muxf7_I1_O)      0.217    11.487 r  ram5/data_o_reg[6]_i_8__1/O
                         net (fo=1, routed)           0.000    11.487    ram5/data_o_reg[6]_i_8__1_n_0
    SLICE_X7Y92          MUXF8 (Prop_muxf8_I1_O)      0.094    11.581 r  ram5/data_o_reg[6]_i_3__1/O
                         net (fo=1, routed)           1.173    12.754    ram5/data_o_reg[6]_i_3__1_n_0
    SLICE_X13Y75         LUT5 (Prop_lut5_I2_O)        0.316    13.070 r  ram5/data_o[6]_i_1__1/O
                         net (fo=1, routed)           0.000    13.070    ram5/data_o[6]_i_1__1_n_0
    SLICE_X13Y75         FDRE                                         r  ram5/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.420    14.791    ram5/clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  ram5/data_o_reg[6]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X13Y75         FDRE (Setup_fdre_C_D)        0.031    14.967    ram5/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -13.070    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 ram0/RAM_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 3.793ns (47.986%)  route 4.111ns (52.014%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.603     5.154    ram0/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  ram0/RAM_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.026 r  ram0/RAM_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.092    ram0/RAM_reg_0_7_n_0
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.517 r  ram0/RAM_reg_1_7/DOADO[0]
                         net (fo=3, routed)           1.904    10.421    ram0/RAM_reg_1_7_n_35
    SLICE_X33Y51         LUT4 (Prop_lut4_I3_O)        0.124    10.545 r  ram0/rgb_reg[7]_i_14/O
                         net (fo=8, routed)           0.863    11.408    ram5/data_o[7]
    SLICE_X32Y53         LUT4 (Prop_lut4_I1_O)        0.124    11.532 f  ram5/rgb_reg[7]_i_10/O
                         net (fo=1, routed)           0.853    12.385    vs0/rgb_reg_reg[7]_2
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124    12.509 f  vs0/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.426    12.935    vs0/rgb_reg[7]_i_3_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.124    13.059 r  vs0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.059    vs0_n_25
    SLICE_X32Y53         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.432    14.803    clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X32Y53         FDRE (Setup_fdre_C_D)        0.029    14.977    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 ram3/RAM_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 3.074ns (38.814%)  route 4.846ns (61.186%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.583     5.135    ram3/clk_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ram3/RAM_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.589 f  ram3/RAM_reg_0_5/DOADO[0]
                         net (fo=5, routed)           1.998     9.587    ram3/RAM_reg_0_11_0[5]
    SLICE_X40Y56         LUT4 (Prop_lut4_I0_O)        0.124     9.711 r  ram3/rgb_reg[11]_i_35/O
                         net (fo=14, routed)          0.508    10.219    ram3/rgb_reg[11]_i_35_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  ram3/rgb_reg[11]_i_27/O
                         net (fo=49, routed)          0.921    11.264    ram3/rgb_next2
    SLICE_X35Y57         LUT3 (Prop_lut3_I0_O)        0.124    11.388 r  ram3/rgb_reg[11]_i_22/O
                         net (fo=12, routed)          0.834    12.222    ram3/rgb_reg[11]_i_22_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124    12.346 f  ram3/rgb_reg[8]_i_4/O
                         net (fo=1, routed)           0.585    12.931    vs0/rgb_reg_reg[8]
    SLICE_X36Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.055 r  vs0/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    13.055    vs0_n_24
    SLICE_X36Y52         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.433    14.804    clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.188    14.992    
                         clock uncertainty           -0.035    14.957    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.029    14.986    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 pixel_addr_fish2_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.344ns (28.929%)  route 5.759ns (71.071%))
  Logic Levels:           7  (LUT6=2 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.608     5.159    clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  pixel_addr_fish2_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pixel_addr_fish2_reg[1]_rep__2/Q
                         net (fo=128, routed)         3.195     8.811    ram2/RAM_reg_3840_4095_7_7/A1
    SLICE_X2Y132         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.512     9.323 r  ram2/RAM_reg_3840_4095_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.323    ram2/RAM_reg_3840_4095_7_7/OA
    SLICE_X2Y132         MUXF7 (Prop_muxf7_I1_O)      0.214     9.537 r  ram2/RAM_reg_3840_4095_7_7/F7.A/O
                         net (fo=1, routed)           0.000     9.537    ram2/RAM_reg_3840_4095_7_7/O1
    SLICE_X2Y132         MUXF8 (Prop_muxf8_I1_O)      0.088     9.625 r  ram2/RAM_reg_3840_4095_7_7/F8/O
                         net (fo=1, routed)           1.451    11.076    ram2/RAM_reg_3840_4095_7_7_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I0_O)        0.319    11.395 r  ram2/data_o[7]_i_13__1/O
                         net (fo=1, routed)           0.000    11.395    ram2/data_o[7]_i_13__1_n_0
    SLICE_X3Y112         MUXF7 (Prop_muxf7_I1_O)      0.245    11.640 r  ram2/data_o_reg[7]_i_6__1/O
                         net (fo=1, routed)           1.113    12.753    ram2/data_o_reg[7]_i_6__1_n_0
    SLICE_X15Y100        LUT6 (Prop_lut6_I3_O)        0.298    13.051 r  ram2/data_o[7]_i_2/O
                         net (fo=1, routed)           0.000    13.051    ram2/data_o[7]_i_2_n_0
    SLICE_X15Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    13.263 r  ram2/data_o_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.263    ram2/data_o_reg[7]_i_1_n_0
    SLICE_X15Y100        FDRE                                         r  ram2/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        1.613    14.984    ram2/clk_IBUF_BUFG
    SLICE_X15Y100        FDRE                                         r  ram2/data_o_reg[7]/C
                         clock pessimism              0.188    15.173    
                         clock uncertainty           -0.035    15.137    
    SLICE_X15Y100        FDRE (Setup_fdre_C_D)        0.064    15.201    ram2/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_fish1d_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram5/RAM_reg_3840_4095_6_6/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  pixel_addr_fish1d_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pixel_addr_fish1d_reg[0]_rep__3/Q
                         net (fo=192, routed)         0.230     1.853    ram5/RAM_reg_3840_4095_6_6/A0
    SLICE_X12Y49         RAMS64E                                      r  ram5/RAM_reg_3840_4095_6_6/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.839     1.997    ram5/RAM_reg_3840_4095_6_6/WCLK
    SLICE_X12Y49         RAMS64E                                      r  ram5/RAM_reg_3840_4095_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X12Y49         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.805    ram5/RAM_reg_3840_4095_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_fish1d_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram5/RAM_reg_3840_4095_6_6/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  pixel_addr_fish1d_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pixel_addr_fish1d_reg[0]_rep__3/Q
                         net (fo=192, routed)         0.230     1.853    ram5/RAM_reg_3840_4095_6_6/A0
    SLICE_X12Y49         RAMS64E                                      r  ram5/RAM_reg_3840_4095_6_6/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.839     1.997    ram5/RAM_reg_3840_4095_6_6/WCLK
    SLICE_X12Y49         RAMS64E                                      r  ram5/RAM_reg_3840_4095_6_6/RAMS64E_B/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X12Y49         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.805    ram5/RAM_reg_3840_4095_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_fish1d_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram5/RAM_reg_3840_4095_6_6/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  pixel_addr_fish1d_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pixel_addr_fish1d_reg[0]_rep__3/Q
                         net (fo=192, routed)         0.230     1.853    ram5/RAM_reg_3840_4095_6_6/A0
    SLICE_X12Y49         RAMS64E                                      r  ram5/RAM_reg_3840_4095_6_6/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.839     1.997    ram5/RAM_reg_3840_4095_6_6/WCLK
    SLICE_X12Y49         RAMS64E                                      r  ram5/RAM_reg_3840_4095_6_6/RAMS64E_C/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X12Y49         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.805    ram5/RAM_reg_3840_4095_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pixel_addr_fish1d_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram5/RAM_reg_3840_4095_6_6/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.569     1.482    clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  pixel_addr_fish1d_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pixel_addr_fish1d_reg[0]_rep__3/Q
                         net (fo=192, routed)         0.230     1.853    ram5/RAM_reg_3840_4095_6_6/A0
    SLICE_X12Y49         RAMS64E                                      r  ram5/RAM_reg_3840_4095_6_6/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.839     1.997    ram5/RAM_reg_3840_4095_6_6/WCLK
    SLICE_X12Y49         RAMS64E                                      r  ram5/RAM_reg_3840_4095_6_6/RAMS64E_D/CLK
                         clock pessimism             -0.502     1.495    
    SLICE_X12Y49         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.805    ram5/RAM_reg_3840_4095_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_fish1d_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram5/RAM_reg_1792_2047_7_7/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  pixel_addr_fish1d_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pixel_addr_fish1d_reg[0]_rep__2/Q
                         net (fo=192, routed)         0.242     1.889    ram5/RAM_reg_1792_2047_7_7/A0
    SLICE_X2Y15          RAMS64E                                      r  ram5/RAM_reg_1792_2047_7_7/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.862     2.020    ram5/RAM_reg_1792_2047_7_7/WCLK
    SLICE_X2Y15          RAMS64E                                      r  ram5/RAM_reg_1792_2047_7_7/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X2Y15          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.829    ram5/RAM_reg_1792_2047_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_fish1d_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram5/RAM_reg_1792_2047_7_7/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  pixel_addr_fish1d_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pixel_addr_fish1d_reg[0]_rep__2/Q
                         net (fo=192, routed)         0.242     1.889    ram5/RAM_reg_1792_2047_7_7/A0
    SLICE_X2Y15          RAMS64E                                      r  ram5/RAM_reg_1792_2047_7_7/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.862     2.020    ram5/RAM_reg_1792_2047_7_7/WCLK
    SLICE_X2Y15          RAMS64E                                      r  ram5/RAM_reg_1792_2047_7_7/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X2Y15          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.829    ram5/RAM_reg_1792_2047_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_fish1d_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram5/RAM_reg_1792_2047_7_7/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  pixel_addr_fish1d_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pixel_addr_fish1d_reg[0]_rep__2/Q
                         net (fo=192, routed)         0.242     1.889    ram5/RAM_reg_1792_2047_7_7/A0
    SLICE_X2Y15          RAMS64E                                      r  ram5/RAM_reg_1792_2047_7_7/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.862     2.020    ram5/RAM_reg_1792_2047_7_7/WCLK
    SLICE_X2Y15          RAMS64E                                      r  ram5/RAM_reg_1792_2047_7_7/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X2Y15          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.829    ram5/RAM_reg_1792_2047_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_fish1d_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram5/RAM_reg_1792_2047_7_7/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  pixel_addr_fish1d_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pixel_addr_fish1d_reg[0]_rep__2/Q
                         net (fo=192, routed)         0.242     1.889    ram5/RAM_reg_1792_2047_7_7/A0
    SLICE_X2Y15          RAMS64E                                      r  ram5/RAM_reg_1792_2047_7_7/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.862     2.020    ram5/RAM_reg_1792_2047_7_7/WCLK
    SLICE_X2Y15          RAMS64E                                      r  ram5/RAM_reg_1792_2047_7_7/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X2Y15          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.829    ram5/RAM_reg_1792_2047_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pixel_addr_fish2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_7680_7935_11_11/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.711%)  route 0.243ns (63.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.562     1.475    clk_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  pixel_addr_fish2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pixel_addr_fish2_reg[0]/Q
                         net (fo=128, routed)         0.243     1.860    ram2/RAM_reg_7680_7935_11_11/A0
    SLICE_X14Y56         RAMS64E                                      r  ram2/RAM_reg_7680_7935_11_11/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.831     1.990    ram2/RAM_reg_7680_7935_11_11/WCLK
    SLICE_X14Y56         RAMS64E                                      r  ram2/RAM_reg_7680_7935_11_11/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.488    
    SLICE_X14Y56         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.798    ram2/RAM_reg_7680_7935_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pixel_addr_fish2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_7680_7935_11_11/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.711%)  route 0.243ns (63.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.562     1.475    clk_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  pixel_addr_fish2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  pixel_addr_fish2_reg[0]/Q
                         net (fo=128, routed)         0.243     1.860    ram2/RAM_reg_7680_7935_11_11/A0
    SLICE_X14Y56         RAMS64E                                      r  ram2/RAM_reg_7680_7935_11_11/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=9359, routed)        0.831     1.990    ram2/RAM_reg_7680_7935_11_11/WCLK
    SLICE_X14Y56         RAMS64E                                      r  ram2/RAM_reg_7680_7935_11_11/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.488    
    SLICE_X14Y56         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.798    ram2/RAM_reg_7680_7935_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   ram0/RAM_reg_1_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram0/RAM_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   ram0/RAM_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram0/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram0/RAM_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ram0/RAM_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ram0/RAM_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y18  ram0/RAM_reg_1_0/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y27  ram1/RAM_reg_7424_7679_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y27  ram1/RAM_reg_7424_7679_10_10/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram2/RAM_reg_2048_2303_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram2/RAM_reg_2048_2303_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram2/RAM_reg_2048_2303_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram2/RAM_reg_2048_2303_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y85  ram4/RAM_reg_1024_1279_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y85  ram4/RAM_reg_1024_1279_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y87  ram4/RAM_reg_3584_3839_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y87  ram4/RAM_reg_3584_3839_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y23  ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y23  ram1/RAM_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y23  ram1/RAM_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y23  ram1/RAM_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y27  ram1/RAM_reg_7424_7679_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y27  ram1/RAM_reg_7424_7679_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y69  ram4/RAM_reg_1024_1279_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y69  ram4/RAM_reg_1024_1279_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y69  ram4/RAM_reg_1024_1279_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y69  ram4/RAM_reg_1024_1279_10_10/RAMS64E_D/CLK



