PPA Report for dynamic_reset_path.v (Module: dynamic_reset_path)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 3
IO Count: 10
Cell Count: 34

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1038.42 MHz
Reg-to-Reg Critical Path Delay: 0.744 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
