
STM32_GPIO_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000063c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080007c4  080007c4  000017c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000804  08000804  0000200c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000804  08000804  0000200c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000804  08000804  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000804  08000804  00001804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000808  08000808  00001808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800080c  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  2000000c  08000818  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08000818  00002038  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001d24  00000000  00000000  0000203c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000783  00000000  00000000  00003d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000258  00000000  00000000  000044e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001a7  00000000  00000000  00004740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023db2  00000000  00000000  000048e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000023fb  00000000  00000000  00028699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000def8f  00000000  00000000  0002aa94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00109a23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000794  00000000  00000000  00109a68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0010a1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080007ac 	.word	0x080007ac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080007ac 	.word	0x080007ac

080001c8 <GPIO_Init>:
uint32_t lastToggle = 0;
volatile uint32_t msTicks = 0;

void GPIO_Init(GPIO_RegDef_t *GPIOx, uint8_t pin, uint8_t mode,
               uint8_t otype, uint8_t speed, uint8_t pupd)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	4608      	mov	r0, r1
 80001d2:	4611      	mov	r1, r2
 80001d4:	461a      	mov	r2, r3
 80001d6:	4603      	mov	r3, r0
 80001d8:	70fb      	strb	r3, [r7, #3]
 80001da:	460b      	mov	r3, r1
 80001dc:	70bb      	strb	r3, [r7, #2]
 80001de:	4613      	mov	r3, r2
 80001e0:	707b      	strb	r3, [r7, #1]
    /* Mode */
    GPIOx->MODER &= ~(3 << (pin * 2));
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	78fa      	ldrb	r2, [r7, #3]
 80001e8:	0052      	lsls	r2, r2, #1
 80001ea:	2103      	movs	r1, #3
 80001ec:	fa01 f202 	lsl.w	r2, r1, r2
 80001f0:	43d2      	mvns	r2, r2
 80001f2:	401a      	ands	r2, r3
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	601a      	str	r2, [r3, #0]
    GPIOx->MODER |= (mode << (pin * 2));
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	78b9      	ldrb	r1, [r7, #2]
 80001fe:	78fa      	ldrb	r2, [r7, #3]
 8000200:	0052      	lsls	r2, r2, #1
 8000202:	fa01 f202 	lsl.w	r2, r1, r2
 8000206:	431a      	orrs	r2, r3
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	601a      	str	r2, [r3, #0]

    /* Output Type */
    GPIOx->OTYPER &= ~(1 << pin);
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	685b      	ldr	r3, [r3, #4]
 8000210:	78fa      	ldrb	r2, [r7, #3]
 8000212:	2101      	movs	r1, #1
 8000214:	fa01 f202 	lsl.w	r2, r1, r2
 8000218:	43d2      	mvns	r2, r2
 800021a:	401a      	ands	r2, r3
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	605a      	str	r2, [r3, #4]
    GPIOx->OTYPER |= (otype << pin);
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	685b      	ldr	r3, [r3, #4]
 8000224:	7879      	ldrb	r1, [r7, #1]
 8000226:	78fa      	ldrb	r2, [r7, #3]
 8000228:	fa01 f202 	lsl.w	r2, r1, r2
 800022c:	431a      	orrs	r2, r3
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	605a      	str	r2, [r3, #4]

    /* Speed */
    GPIOx->OSPEEDR &= ~(3 << (pin * 2));
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	689b      	ldr	r3, [r3, #8]
 8000236:	78fa      	ldrb	r2, [r7, #3]
 8000238:	0052      	lsls	r2, r2, #1
 800023a:	2103      	movs	r1, #3
 800023c:	fa01 f202 	lsl.w	r2, r1, r2
 8000240:	43d2      	mvns	r2, r2
 8000242:	401a      	ands	r2, r3
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	609a      	str	r2, [r3, #8]
    GPIOx->OSPEEDR |= (speed << (pin * 2));
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	689b      	ldr	r3, [r3, #8]
 800024c:	7c39      	ldrb	r1, [r7, #16]
 800024e:	78fa      	ldrb	r2, [r7, #3]
 8000250:	0052      	lsls	r2, r2, #1
 8000252:	fa01 f202 	lsl.w	r2, r1, r2
 8000256:	431a      	orrs	r2, r3
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	609a      	str	r2, [r3, #8]

    /* Pull-up/Pull-down */
    GPIOx->PUPDR &= ~(3 << (pin * 2));
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	78fa      	ldrb	r2, [r7, #3]
 8000262:	0052      	lsls	r2, r2, #1
 8000264:	2103      	movs	r1, #3
 8000266:	fa01 f202 	lsl.w	r2, r1, r2
 800026a:	43d2      	mvns	r2, r2
 800026c:	401a      	ands	r2, r3
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	60da      	str	r2, [r3, #12]
    GPIOx->PUPDR |= (pupd << (pin * 2));
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	68db      	ldr	r3, [r3, #12]
 8000276:	7d39      	ldrb	r1, [r7, #20]
 8000278:	78fa      	ldrb	r2, [r7, #3]
 800027a:	0052      	lsls	r2, r2, #1
 800027c:	fa01 f202 	lsl.w	r2, r1, r2
 8000280:	431a      	orrs	r2, r3
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	60da      	str	r2, [r3, #12]
}
 8000286:	bf00      	nop
 8000288:	370c      	adds	r7, #12
 800028a:	46bd      	mov	sp, r7
 800028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000290:	4770      	bx	lr

08000292 <GPIO_WritePin>:

void GPIO_WritePin(GPIO_RegDef_t *GPIOx, uint8_t pin, uint8_t value)
{
 8000292:	b480      	push	{r7}
 8000294:	b083      	sub	sp, #12
 8000296:	af00      	add	r7, sp, #0
 8000298:	6078      	str	r0, [r7, #4]
 800029a:	460b      	mov	r3, r1
 800029c:	70fb      	strb	r3, [r7, #3]
 800029e:	4613      	mov	r3, r2
 80002a0:	70bb      	strb	r3, [r7, #2]
    if(value)
 80002a2:	78bb      	ldrb	r3, [r7, #2]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d007      	beq.n	80002b8 <GPIO_WritePin+0x26>
        GPIOx->BSRR = (1 << pin);        // Set
 80002a8:	78fb      	ldrb	r3, [r7, #3]
 80002aa:	2201      	movs	r2, #1
 80002ac:	fa02 f303 	lsl.w	r3, r2, r3
 80002b0:	461a      	mov	r2, r3
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	619a      	str	r2, [r3, #24]
    else
        GPIOx->BSRR = (1 << (pin + 16)); // Reset
}
 80002b6:	e007      	b.n	80002c8 <GPIO_WritePin+0x36>
        GPIOx->BSRR = (1 << (pin + 16)); // Reset
 80002b8:	78fb      	ldrb	r3, [r7, #3]
 80002ba:	3310      	adds	r3, #16
 80002bc:	2201      	movs	r2, #1
 80002be:	fa02 f303 	lsl.w	r3, r2, r3
 80002c2:	461a      	mov	r2, r3
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	619a      	str	r2, [r3, #24]
}
 80002c8:	bf00      	nop
 80002ca:	370c      	adds	r7, #12
 80002cc:	46bd      	mov	sp, r7
 80002ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d2:	4770      	bx	lr

080002d4 <GPIO_ReadPin>:
{
    GPIOx->ODR ^= (1 << pin);
}

uint8_t GPIO_ReadPin(GPIO_RegDef_t *GPIOx, uint8_t pin)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b083      	sub	sp, #12
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	460b      	mov	r3, r1
 80002de:	70fb      	strb	r3, [r7, #3]
    return (GPIOx->IDR & (1 << pin)) ? 1 : 0;
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	691b      	ldr	r3, [r3, #16]
 80002e4:	78fa      	ldrb	r2, [r7, #3]
 80002e6:	2101      	movs	r1, #1
 80002e8:	fa01 f202 	lsl.w	r2, r1, r2
 80002ec:	4013      	ands	r3, r2
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	bf14      	ite	ne
 80002f2:	2301      	movne	r3, #1
 80002f4:	2300      	moveq	r3, #0
 80002f6:	b2db      	uxtb	r3, r3
}
 80002f8:	4618      	mov	r0, r3
 80002fa:	370c      	adds	r7, #12
 80002fc:	46bd      	mov	sp, r7
 80002fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000302:	4770      	bx	lr

08000304 <led_task>:

void led_task(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0
    uint32_t interval;

    if(mode == 0) interval = 600;
 800030a:	4b18      	ldr	r3, [pc, #96]	@ (800036c <led_task+0x68>)
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	2b00      	cmp	r3, #0
 8000310:	d103      	bne.n	800031a <led_task+0x16>
 8000312:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000316:	607b      	str	r3, [r7, #4]
 8000318:	e009      	b.n	800032e <led_task+0x2a>
    else if(mode == 1) interval = 300;
 800031a:	4b14      	ldr	r3, [pc, #80]	@ (800036c <led_task+0x68>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	2b01      	cmp	r3, #1
 8000320:	d103      	bne.n	800032a <led_task+0x26>
 8000322:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	e001      	b.n	800032e <led_task+0x2a>
    else interval = 100;
 800032a:	2364      	movs	r3, #100	@ 0x64
 800032c:	607b      	str	r3, [r7, #4]

    if(msTicks - lastToggle >= interval)
 800032e:	4b10      	ldr	r3, [pc, #64]	@ (8000370 <led_task+0x6c>)
 8000330:	681a      	ldr	r2, [r3, #0]
 8000332:	4b10      	ldr	r3, [pc, #64]	@ (8000374 <led_task+0x70>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	1ad3      	subs	r3, r2, r3
 8000338:	687a      	ldr	r2, [r7, #4]
 800033a:	429a      	cmp	r2, r3
 800033c:	d812      	bhi.n	8000364 <led_task+0x60>
    {
        lastToggle = msTicks;
 800033e:	4b0c      	ldr	r3, [pc, #48]	@ (8000370 <led_task+0x6c>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4a0c      	ldr	r2, [pc, #48]	@ (8000374 <led_task+0x70>)
 8000344:	6013      	str	r3, [r2, #0]
        ledState ^= 1;
 8000346:	4b0c      	ldr	r3, [pc, #48]	@ (8000378 <led_task+0x74>)
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	f083 0301 	eor.w	r3, r3, #1
 800034e:	b2da      	uxtb	r2, r3
 8000350:	4b09      	ldr	r3, [pc, #36]	@ (8000378 <led_task+0x74>)
 8000352:	701a      	strb	r2, [r3, #0]
        GPIO_WritePin(GPIOA, 5, ledState);
 8000354:	4b08      	ldr	r3, [pc, #32]	@ (8000378 <led_task+0x74>)
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	461a      	mov	r2, r3
 800035a:	2105      	movs	r1, #5
 800035c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000360:	f7ff ff97 	bl	8000292 <GPIO_WritePin>
    }
//    ledState ^= 1;
//    GPIO_WritePin(GPIOA, 5, ledState);
//    for(int i=0;i<interval;i++);

}
 8000364:	bf00      	nop
 8000366:	3708      	adds	r7, #8
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	20000028 	.word	0x20000028
 8000370:	20000030 	.word	0x20000030
 8000374:	2000002c 	.word	0x2000002c
 8000378:	20000029 	.word	0x20000029

0800037c <check_button>:

void check_button(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
    static uint8_t lastState = 1;
    uint8_t currentState = GPIO_ReadPin(GPIOC, 13);
 8000382:	210d      	movs	r1, #13
 8000384:	4810      	ldr	r0, [pc, #64]	@ (80003c8 <check_button+0x4c>)
 8000386:	f7ff ffa5 	bl	80002d4 <GPIO_ReadPin>
 800038a:	4603      	mov	r3, r0
 800038c:	71fb      	strb	r3, [r7, #7]

    if(lastState == 1 && currentState == 0)
 800038e:	4b0f      	ldr	r3, [pc, #60]	@ (80003cc <check_button+0x50>)
 8000390:	781b      	ldrb	r3, [r3, #0]
 8000392:	2b01      	cmp	r3, #1
 8000394:	d111      	bne.n	80003ba <check_button+0x3e>
 8000396:	79fb      	ldrb	r3, [r7, #7]
 8000398:	2b00      	cmp	r3, #0
 800039a:	d10e      	bne.n	80003ba <check_button+0x3e>
    {
        mode = (mode + 1) % 3;
 800039c:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <check_button+0x54>)
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	1c5a      	adds	r2, r3, #1
 80003a2:	4b0c      	ldr	r3, [pc, #48]	@ (80003d4 <check_button+0x58>)
 80003a4:	fb83 3102 	smull	r3, r1, r3, r2
 80003a8:	17d3      	asrs	r3, r2, #31
 80003aa:	1ac9      	subs	r1, r1, r3
 80003ac:	460b      	mov	r3, r1
 80003ae:	005b      	lsls	r3, r3, #1
 80003b0:	440b      	add	r3, r1
 80003b2:	1ad1      	subs	r1, r2, r3
 80003b4:	b2ca      	uxtb	r2, r1
 80003b6:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <check_button+0x54>)
 80003b8:	701a      	strb	r2, [r3, #0]
    }
    lastState = currentState;
 80003ba:	4a04      	ldr	r2, [pc, #16]	@ (80003cc <check_button+0x50>)
 80003bc:	79fb      	ldrb	r3, [r7, #7]
 80003be:	7013      	strb	r3, [r2, #0]
}
 80003c0:	bf00      	nop
 80003c2:	3708      	adds	r7, #8
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	48000800 	.word	0x48000800
 80003cc:	20000000 	.word	0x20000000
 80003d0:	20000028 	.word	0x20000028
 80003d4:	55555556 	.word	0x55555556

080003d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003d8:	b480      	push	{r7}
 80003da:	b083      	sub	sp, #12
 80003dc:	af00      	add	r7, sp, #0
 80003de:	4603      	mov	r3, r0
 80003e0:	6039      	str	r1, [r7, #0]
 80003e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80003e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	db0a      	blt.n	8000402 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ec:	683b      	ldr	r3, [r7, #0]
 80003ee:	b2da      	uxtb	r2, r3
 80003f0:	490c      	ldr	r1, [pc, #48]	@ (8000424 <__NVIC_SetPriority+0x4c>)
 80003f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003f6:	0112      	lsls	r2, r2, #4
 80003f8:	b2d2      	uxtb	r2, r2
 80003fa:	440b      	add	r3, r1
 80003fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000400:	e00a      	b.n	8000418 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000402:	683b      	ldr	r3, [r7, #0]
 8000404:	b2da      	uxtb	r2, r3
 8000406:	4908      	ldr	r1, [pc, #32]	@ (8000428 <__NVIC_SetPriority+0x50>)
 8000408:	79fb      	ldrb	r3, [r7, #7]
 800040a:	f003 030f 	and.w	r3, r3, #15
 800040e:	3b04      	subs	r3, #4
 8000410:	0112      	lsls	r2, r2, #4
 8000412:	b2d2      	uxtb	r2, r2
 8000414:	440b      	add	r3, r1
 8000416:	761a      	strb	r2, [r3, #24]
}
 8000418:	bf00      	nop
 800041a:	370c      	adds	r7, #12
 800041c:	46bd      	mov	sp, r7
 800041e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000422:	4770      	bx	lr
 8000424:	e000e100 	.word	0xe000e100
 8000428:	e000ed00 	.word	0xe000ed00

0800042c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	3b01      	subs	r3, #1
 8000438:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800043c:	d301      	bcc.n	8000442 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800043e:	2301      	movs	r3, #1
 8000440:	e00f      	b.n	8000462 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000442:	4a0a      	ldr	r2, [pc, #40]	@ (800046c <SysTick_Config+0x40>)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	3b01      	subs	r3, #1
 8000448:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800044a:	210f      	movs	r1, #15
 800044c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000450:	f7ff ffc2 	bl	80003d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000454:	4b05      	ldr	r3, [pc, #20]	@ (800046c <SysTick_Config+0x40>)
 8000456:	2200      	movs	r2, #0
 8000458:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800045a:	4b04      	ldr	r3, [pc, #16]	@ (800046c <SysTick_Config+0x40>)
 800045c:	2207      	movs	r2, #7
 800045e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000460:	2300      	movs	r3, #0
}
 8000462:	4618      	mov	r0, r3
 8000464:	3708      	adds	r7, #8
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	e000e010 	.word	0xe000e010

08000470 <main>:
#include "stm32l4xx.h"
#include "gpio_driver.h"


int main()
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af02      	add	r7, sp, #8
	SystemCoreClockUpdate();
 8000476:	f000 f889 	bl	800058c <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock / 1000);
 800047a:	4b1b      	ldr	r3, [pc, #108]	@ (80004e8 <main+0x78>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	4a1b      	ldr	r2, [pc, #108]	@ (80004ec <main+0x7c>)
 8000480:	fba2 2303 	umull	r2, r3, r2, r3
 8000484:	099b      	lsrs	r3, r3, #6
 8000486:	4618      	mov	r0, r3
 8000488:	f7ff ffd0 	bl	800042c <SysTick_Config>

    GPIOA_CLK_EN();
 800048c:	4b18      	ldr	r3, [pc, #96]	@ (80004f0 <main+0x80>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a17      	ldr	r2, [pc, #92]	@ (80004f0 <main+0x80>)
 8000492:	f043 0301 	orr.w	r3, r3, #1
 8000496:	6013      	str	r3, [r2, #0]
    GPIOC_CLK_EN();
 8000498:	4b15      	ldr	r3, [pc, #84]	@ (80004f0 <main+0x80>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a14      	ldr	r2, [pc, #80]	@ (80004f0 <main+0x80>)
 800049e:	f043 0304 	orr.w	r3, r3, #4
 80004a2:	6013      	str	r3, [r2, #0]

    // LED PA5
    GPIO_Init(GPIOA, 5, GPIO_MODE_OUTPUT,
 80004a4:	2300      	movs	r3, #0
 80004a6:	9301      	str	r3, [sp, #4]
 80004a8:	2300      	movs	r3, #0
 80004aa:	9300      	str	r3, [sp, #0]
 80004ac:	2300      	movs	r3, #0
 80004ae:	2201      	movs	r2, #1
 80004b0:	2105      	movs	r1, #5
 80004b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004b6:	f7ff fe87 	bl	80001c8 <GPIO_Init>
              GPIO_OTYPE_PP, GPIO_SPEED_LOW, GPIO_NO_PUPD);

    // Button PC13
    GPIO_Init(GPIOC, 13, GPIO_MODE_INPUT,
 80004ba:	2300      	movs	r3, #0
 80004bc:	9301      	str	r3, [sp, #4]
 80004be:	2300      	movs	r3, #0
 80004c0:	9300      	str	r3, [sp, #0]
 80004c2:	2300      	movs	r3, #0
 80004c4:	2200      	movs	r2, #0
 80004c6:	210d      	movs	r1, #13
 80004c8:	480a      	ldr	r0, [pc, #40]	@ (80004f4 <main+0x84>)
 80004ca:	f7ff fe7d 	bl	80001c8 <GPIO_Init>
              GPIO_OTYPE_PP, GPIO_SPEED_LOW, GPIO_NO_PUPD);

    GPIO_WritePin(GPIOA, 5, 0);
 80004ce:	2200      	movs	r2, #0
 80004d0:	2105      	movs	r1, #5
 80004d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004d6:	f7ff fedc 	bl	8000292 <GPIO_WritePin>


    while(1)
    {
        check_button();
 80004da:	f7ff ff4f 	bl	800037c <check_button>
        led_task();
 80004de:	f7ff ff11 	bl	8000304 <led_task>
        check_button();
 80004e2:	bf00      	nop
 80004e4:	e7f9      	b.n	80004da <main+0x6a>
 80004e6:	bf00      	nop
 80004e8:	20000004 	.word	0x20000004
 80004ec:	10624dd3 	.word	0x10624dd3
 80004f0:	4002104c 	.word	0x4002104c
 80004f4:	48000800 	.word	0x48000800

080004f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004fc:	bf00      	nop
 80004fe:	e7fd      	b.n	80004fc <NMI_Handler+0x4>

08000500 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000504:	bf00      	nop
 8000506:	e7fd      	b.n	8000504 <HardFault_Handler+0x4>

08000508 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800050c:	bf00      	nop
 800050e:	e7fd      	b.n	800050c <MemManage_Handler+0x4>

08000510 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000514:	bf00      	nop
 8000516:	e7fd      	b.n	8000514 <BusFault_Handler+0x4>

08000518 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800051c:	bf00      	nop
 800051e:	e7fd      	b.n	800051c <UsageFault_Handler+0x4>

08000520 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr

0800052e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800052e:	b480      	push	{r7}
 8000530:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000532:	bf00      	nop
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr

0800053c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
	...

0800054c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000550:	f000 f8f4 	bl	800073c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */

  msTicks++;  //Added for STM32_GPIO-Driver Code
 8000554:	4b03      	ldr	r3, [pc, #12]	@ (8000564 <SysTick_Handler+0x18>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	3301      	adds	r3, #1
 800055a:	4a02      	ldr	r2, [pc, #8]	@ (8000564 <SysTick_Handler+0x18>)
 800055c:	6013      	str	r3, [r2, #0]
}
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	20000030 	.word	0x20000030

08000568 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800056c:	4b06      	ldr	r3, [pc, #24]	@ (8000588 <SystemInit+0x20>)
 800056e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000572:	4a05      	ldr	r2, [pc, #20]	@ (8000588 <SystemInit+0x20>)
 8000574:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000578:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800057c:	bf00      	nop
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	e000ed00 	.word	0xe000ed00

0800058c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800058c:	b480      	push	{r7}
 800058e:	b087      	sub	sp, #28
 8000590:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8000592:	4b4f      	ldr	r3, [pc, #316]	@ (80006d0 <SystemCoreClockUpdate+0x144>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	f003 0308 	and.w	r3, r3, #8
 800059a:	2b00      	cmp	r3, #0
 800059c:	d107      	bne.n	80005ae <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 800059e:	4b4c      	ldr	r3, [pc, #304]	@ (80006d0 <SystemCoreClockUpdate+0x144>)
 80005a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80005a4:	0a1b      	lsrs	r3, r3, #8
 80005a6:	f003 030f 	and.w	r3, r3, #15
 80005aa:	617b      	str	r3, [r7, #20]
 80005ac:	e005      	b.n	80005ba <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 80005ae:	4b48      	ldr	r3, [pc, #288]	@ (80006d0 <SystemCoreClockUpdate+0x144>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	091b      	lsrs	r3, r3, #4
 80005b4:	f003 030f 	and.w	r3, r3, #15
 80005b8:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 80005ba:	4a46      	ldr	r2, [pc, #280]	@ (80006d4 <SystemCoreClockUpdate+0x148>)
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005c2:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80005c4:	4b42      	ldr	r3, [pc, #264]	@ (80006d0 <SystemCoreClockUpdate+0x144>)
 80005c6:	689b      	ldr	r3, [r3, #8]
 80005c8:	f003 030c 	and.w	r3, r3, #12
 80005cc:	2b0c      	cmp	r3, #12
 80005ce:	d866      	bhi.n	800069e <SystemCoreClockUpdate+0x112>
 80005d0:	a201      	add	r2, pc, #4	@ (adr r2, 80005d8 <SystemCoreClockUpdate+0x4c>)
 80005d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005d6:	bf00      	nop
 80005d8:	0800060d 	.word	0x0800060d
 80005dc:	0800069f 	.word	0x0800069f
 80005e0:	0800069f 	.word	0x0800069f
 80005e4:	0800069f 	.word	0x0800069f
 80005e8:	08000615 	.word	0x08000615
 80005ec:	0800069f 	.word	0x0800069f
 80005f0:	0800069f 	.word	0x0800069f
 80005f4:	0800069f 	.word	0x0800069f
 80005f8:	0800061d 	.word	0x0800061d
 80005fc:	0800069f 	.word	0x0800069f
 8000600:	0800069f 	.word	0x0800069f
 8000604:	0800069f 	.word	0x0800069f
 8000608:	08000625 	.word	0x08000625
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 800060c:	4a32      	ldr	r2, [pc, #200]	@ (80006d8 <SystemCoreClockUpdate+0x14c>)
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	6013      	str	r3, [r2, #0]
      break;
 8000612:	e048      	b.n	80006a6 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000614:	4b30      	ldr	r3, [pc, #192]	@ (80006d8 <SystemCoreClockUpdate+0x14c>)
 8000616:	4a31      	ldr	r2, [pc, #196]	@ (80006dc <SystemCoreClockUpdate+0x150>)
 8000618:	601a      	str	r2, [r3, #0]
      break;
 800061a:	e044      	b.n	80006a6 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800061c:	4b2e      	ldr	r3, [pc, #184]	@ (80006d8 <SystemCoreClockUpdate+0x14c>)
 800061e:	4a30      	ldr	r2, [pc, #192]	@ (80006e0 <SystemCoreClockUpdate+0x154>)
 8000620:	601a      	str	r2, [r3, #0]
      break;
 8000622:	e040      	b.n	80006a6 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000624:	4b2a      	ldr	r3, [pc, #168]	@ (80006d0 <SystemCoreClockUpdate+0x144>)
 8000626:	68db      	ldr	r3, [r3, #12]
 8000628:	f003 0303 	and.w	r3, r3, #3
 800062c:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 800062e:	4b28      	ldr	r3, [pc, #160]	@ (80006d0 <SystemCoreClockUpdate+0x144>)
 8000630:	68db      	ldr	r3, [r3, #12]
 8000632:	091b      	lsrs	r3, r3, #4
 8000634:	f003 0307 	and.w	r3, r3, #7
 8000638:	3301      	adds	r3, #1
 800063a:	60bb      	str	r3, [r7, #8]

      switch (pllsource)
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	2b02      	cmp	r3, #2
 8000640:	d003      	beq.n	800064a <SystemCoreClockUpdate+0xbe>
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	2b03      	cmp	r3, #3
 8000646:	d006      	beq.n	8000656 <SystemCoreClockUpdate+0xca>
 8000648:	e00b      	b.n	8000662 <SystemCoreClockUpdate+0xd6>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 800064a:	4a24      	ldr	r2, [pc, #144]	@ (80006dc <SystemCoreClockUpdate+0x150>)
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000652:	613b      	str	r3, [r7, #16]
          break;
 8000654:	e00b      	b.n	800066e <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8000656:	4a22      	ldr	r2, [pc, #136]	@ (80006e0 <SystemCoreClockUpdate+0x154>)
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	fbb2 f3f3 	udiv	r3, r2, r3
 800065e:	613b      	str	r3, [r7, #16]
          break;
 8000660:	e005      	b.n	800066e <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8000662:	697a      	ldr	r2, [r7, #20]
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	fbb2 f3f3 	udiv	r3, r2, r3
 800066a:	613b      	str	r3, [r7, #16]
          break;
 800066c:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 800066e:	4b18      	ldr	r3, [pc, #96]	@ (80006d0 <SystemCoreClockUpdate+0x144>)
 8000670:	68db      	ldr	r3, [r3, #12]
 8000672:	0a1b      	lsrs	r3, r3, #8
 8000674:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8000678:	693b      	ldr	r3, [r7, #16]
 800067a:	fb02 f303 	mul.w	r3, r2, r3
 800067e:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000680:	4b13      	ldr	r3, [pc, #76]	@ (80006d0 <SystemCoreClockUpdate+0x144>)
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	0e5b      	lsrs	r3, r3, #25
 8000686:	f003 0303 	and.w	r3, r3, #3
 800068a:	3301      	adds	r3, #1
 800068c:	005b      	lsls	r3, r3, #1
 800068e:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000690:	693a      	ldr	r2, [r7, #16]
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	fbb2 f3f3 	udiv	r3, r2, r3
 8000698:	4a0f      	ldr	r2, [pc, #60]	@ (80006d8 <SystemCoreClockUpdate+0x14c>)
 800069a:	6013      	str	r3, [r2, #0]
      break;
 800069c:	e003      	b.n	80006a6 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 800069e:	4a0e      	ldr	r2, [pc, #56]	@ (80006d8 <SystemCoreClockUpdate+0x14c>)
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	6013      	str	r3, [r2, #0]
      break;
 80006a4:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80006a6:	4b0a      	ldr	r3, [pc, #40]	@ (80006d0 <SystemCoreClockUpdate+0x144>)
 80006a8:	689b      	ldr	r3, [r3, #8]
 80006aa:	091b      	lsrs	r3, r3, #4
 80006ac:	f003 030f 	and.w	r3, r3, #15
 80006b0:	4a0c      	ldr	r2, [pc, #48]	@ (80006e4 <SystemCoreClockUpdate+0x158>)
 80006b2:	5cd3      	ldrb	r3, [r2, r3]
 80006b4:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80006b6:	4b08      	ldr	r3, [pc, #32]	@ (80006d8 <SystemCoreClockUpdate+0x14c>)
 80006b8:	681a      	ldr	r2, [r3, #0]
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	fa22 f303 	lsr.w	r3, r2, r3
 80006c0:	4a05      	ldr	r2, [pc, #20]	@ (80006d8 <SystemCoreClockUpdate+0x14c>)
 80006c2:	6013      	str	r3, [r2, #0]
}
 80006c4:	bf00      	nop
 80006c6:	371c      	adds	r7, #28
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr
 80006d0:	40021000 	.word	0x40021000
 80006d4:	080007d4 	.word	0x080007d4
 80006d8:	20000004 	.word	0x20000004
 80006dc:	00f42400 	.word	0x00f42400
 80006e0:	007a1200 	.word	0x007a1200
 80006e4:	080007c4 	.word	0x080007c4

080006e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80006e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000720 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006ec:	f7ff ff3c 	bl	8000568 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006f0:	480c      	ldr	r0, [pc, #48]	@ (8000724 <LoopForever+0x6>)
  ldr r1, =_edata
 80006f2:	490d      	ldr	r1, [pc, #52]	@ (8000728 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006f4:	4a0d      	ldr	r2, [pc, #52]	@ (800072c <LoopForever+0xe>)
  movs r3, #0
 80006f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006f8:	e002      	b.n	8000700 <LoopCopyDataInit>

080006fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006fe:	3304      	adds	r3, #4

08000700 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000700:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000702:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000704:	d3f9      	bcc.n	80006fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000706:	4a0a      	ldr	r2, [pc, #40]	@ (8000730 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000708:	4c0a      	ldr	r4, [pc, #40]	@ (8000734 <LoopForever+0x16>)
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800070c:	e001      	b.n	8000712 <LoopFillZerobss>

0800070e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800070e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000710:	3204      	adds	r2, #4

08000712 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000712:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000714:	d3fb      	bcc.n	800070e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000716:	f000 f825 	bl	8000764 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800071a:	f7ff fea9 	bl	8000470 <main>

0800071e <LoopForever>:

LoopForever:
    b LoopForever
 800071e:	e7fe      	b.n	800071e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000720:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000724:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000728:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800072c:	0800080c 	.word	0x0800080c
  ldr r2, =_sbss
 8000730:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000734:	20000038 	.word	0x20000038

08000738 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000738:	e7fe      	b.n	8000738 <ADC1_2_IRQHandler>
	...

0800073c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000740:	4b06      	ldr	r3, [pc, #24]	@ (800075c <HAL_IncTick+0x20>)
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	461a      	mov	r2, r3
 8000746:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <HAL_IncTick+0x24>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4413      	add	r3, r2
 800074c:	4a04      	ldr	r2, [pc, #16]	@ (8000760 <HAL_IncTick+0x24>)
 800074e:	6013      	str	r3, [r2, #0]
}
 8000750:	bf00      	nop
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	20000008 	.word	0x20000008
 8000760:	20000034 	.word	0x20000034

08000764 <__libc_init_array>:
 8000764:	b570      	push	{r4, r5, r6, lr}
 8000766:	4d0d      	ldr	r5, [pc, #52]	@ (800079c <__libc_init_array+0x38>)
 8000768:	4c0d      	ldr	r4, [pc, #52]	@ (80007a0 <__libc_init_array+0x3c>)
 800076a:	1b64      	subs	r4, r4, r5
 800076c:	10a4      	asrs	r4, r4, #2
 800076e:	2600      	movs	r6, #0
 8000770:	42a6      	cmp	r6, r4
 8000772:	d109      	bne.n	8000788 <__libc_init_array+0x24>
 8000774:	4d0b      	ldr	r5, [pc, #44]	@ (80007a4 <__libc_init_array+0x40>)
 8000776:	4c0c      	ldr	r4, [pc, #48]	@ (80007a8 <__libc_init_array+0x44>)
 8000778:	f000 f818 	bl	80007ac <_init>
 800077c:	1b64      	subs	r4, r4, r5
 800077e:	10a4      	asrs	r4, r4, #2
 8000780:	2600      	movs	r6, #0
 8000782:	42a6      	cmp	r6, r4
 8000784:	d105      	bne.n	8000792 <__libc_init_array+0x2e>
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	f855 3b04 	ldr.w	r3, [r5], #4
 800078c:	4798      	blx	r3
 800078e:	3601      	adds	r6, #1
 8000790:	e7ee      	b.n	8000770 <__libc_init_array+0xc>
 8000792:	f855 3b04 	ldr.w	r3, [r5], #4
 8000796:	4798      	blx	r3
 8000798:	3601      	adds	r6, #1
 800079a:	e7f2      	b.n	8000782 <__libc_init_array+0x1e>
 800079c:	08000804 	.word	0x08000804
 80007a0:	08000804 	.word	0x08000804
 80007a4:	08000804 	.word	0x08000804
 80007a8:	08000808 	.word	0x08000808

080007ac <_init>:
 80007ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007ae:	bf00      	nop
 80007b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007b2:	bc08      	pop	{r3}
 80007b4:	469e      	mov	lr, r3
 80007b6:	4770      	bx	lr

080007b8 <_fini>:
 80007b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007ba:	bf00      	nop
 80007bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80007be:	bc08      	pop	{r3}
 80007c0:	469e      	mov	lr, r3
 80007c2:	4770      	bx	lr
