Step 1: List Down the Specifications and classify them,,,,,,,,
,,,,,,,,
,Value,Units,Comments,,,,,
,,,,,,,,
Vin,1.4,V,,,,,,
Vout,1,V,Relaxed,,,,,
PSRR,60,dB,Aggressive,,,,,
Iload|max,10,mA,Moderate,,,,,
Cload,1,uF,Aggressive,,,,,
Iquiescent,50,?A,Moderate,,,,,
,,,,,,,,
Step 2: Evaluate Interim Design Goals,,,,,,,,
,,,,,,,,
Low Freq Loop Gain,1000,V/V,,,,,Keep Loop Gain Margin vs. PSRR (PSRR will degrade),
Drop Out Voltage,0.4,V,,,,,,
,,,,,,,,
Step 3: Power FET Sizing,,,,,,,,
,,,,,,,,
Power FET,,,,,,,,
,Hand/Techplots Calculations,,,Comments,,,,
gm/Id,10,1/V,,Assumption for Vov=200mV; Vov<Vdsat,,,,
Id/W,24.86,A/m,24.86,From Id/W vs. gm/Id plot,,,,
Id,0.01,A,,,,,,
W,0.000402253,m,,,,,,
gmro,73.125,V/V,73.125,,,,,
ft,1.26E+10,Hz,12575424613,,,,,
Length,0.135,?m,0.135,,,,,
gm,1.00E-01,A/V,,,,,,
ro,7.31E+02,Ohm,,,,,,
Cgs+Cgd,1.27E-12,F,,,,,,
,,,,,,,,
Step 4: Revaluate Interim Design Parameters,,,,,,,,
wp1,1.37E+03,,,,,,,
wp2,1.37E+06,rad/s,,,gmpass/Cl,For >45 degrees phase margin,,
fp1,2.18E+02,,,,gmn/Cc,,,
Adiffamp_min,13.67521368,,,,gm*(ron||rop),,,
Adiff_n_min,27.35042735,,,,gmron,,,
rodiff,5.78E+05,,1.37E+06,,1/wp2/Cgg,,,
fp2,2.18E+05,,2.74E+06,2.18E+05,,,,
Step 5: Diffamp Input Pair Sizing (Heavy load error will be higher than light load because we used light load Charts),,,,,,,,
,Hand Calculation.,,,,,,,
gm/Iddiff,1.00E+01,,9.47E-01,,,,We want to make sure that the Bias fet has enough headroom,
Id,0.000025,A,,,,,Taking all budget available and check later,
gmro,27.35042735,,7.30E+01,,,,Vds for heavy load lower,
Length,0.08,um,,,,,Get the length for the desired gain from the techplots (gmro vs. gm/Id),
Id/W,60,A/m,80,,,,,
W,4.16667E-07,um,,,,,,
gm,0.00025,,,,,,,
ro,109401.7094,,,,,,,
,,,,,,,,
Step 6: PMOS Load sizing (Vds assumed to be 0.4 for techplots - which can change),,,,,,,,
Id,0.000025,,,,,,,
gm/Idload,10,,,,,,,
gmro,27.35042735,73,27.35,36.82,73.125,,,
Length,0.09,0.135,0.08,,,,Please simulate for Vds of 0.5 everything and you are good to go,
gm,0.00025,,,,,,,
Id/W,41.38,,36.78,,,,,
W,6.04157E-07,,,,,,,
ro,109401.7094,,,,,,,
,,,,,,,,
rocheck,54700.8547,,,,,,,
,,,,,,,,
,,,,,,,,
Step 7: Performance Results,,,,,,,,
,,Expected,Simulated,,,,,
Low-Frequency Loop Gain,,60 dB,61 dB,,,,,
fp1,,218 Hz,214H z,,,,,
fp2,,218 kHz,214 kHz,,,,,
Phase margin,,>45 deg,50 degrees,?,,,,
