#-----------------------------------------------------------
# Vivado v2013.1 (64-bit)
# Build 245112 by xbuild on Wed Mar 13 19:17:48 MDT 2013
# Start of session at: Sun Mar 17 11:33:05 2013
# Process ID: 9349
# Log file: /home/shep/projects/hotline/vivado/hkp3/hkp3.runs/synth_1/fpgaTop.rds
# Journal file: /home/shep/projects/hotline/vivado/hkp3/hkp3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.1/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.1/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/home/shep/.Xilinx/Vivado/tclapp/manifest.tcl'
INFO: [Common 17-201] Sourcing tcl script '/home/shep/.Xilinx/Vivado/init.tcl'
source "/home/shep/.Xilinx/Vivado/init.tcl"
# load_features ipintegrator
# device_enable -enable xc7z020clg484-1
source fpgaTop.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7k325tffg900-2
# set_property board xilinx.com:kintex7:kc705:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths {
#   /home/shep/projects/hotline/ip/a4ls
#   /home/shep/projects/hotline/ip/l2HCrt
# } [current_fileset]
# add_files /home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/shep/projects/hotline/ip/a4ls'.
INFO: [IP_Flow 19-1700] Loaded user repository '/home/shep/projects/hotline/ip/l2HCrt'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.1/data/ip'.
# set_property used_in_implementation false [get_files -all /home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc]
# set_property is_locked true [get_files /home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog /home/shep/projects/hotline/rtl/fpgaTop.v
# read_xdc /home/shep/projects/hotline/constrs/fpgaTop.xdc
# set_property used_in_implementation false [get_files /home/shep/projects/hotline/constrs/fpgaTop.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/shep/projects/hotline/vivado/hkp3/hkp3.data/wt [current_project]
# set_property parent.project_dir /home/shep/projects/hotline/vivado/hkp3 [current_project]
# synth_design -top fpgaTop -part xc7k325tffg900-2
Command: synth_design -top fpgaTop -part xc7k325tffg900-2

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
Using Xilinx IP Search Path: /opt/Xilinx/Vivado/2013.1/data/ip/xilinx /opt/Xilinx/Vivado/2013.1/data/ip/xilinx /opt/Xilinx/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip /opt/Xilinx/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
WARNING: [Synth 8-2490] overwriting previous definition of module FIFO2 [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
WARNING: [Synth 8-2490] overwriting previous definition of module FIFO2 [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
WARNING: [Synth 8-2490] overwriting previous definition of module mkA4LS [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:448]
starting Rtl Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 217.543 ; gain = 103.082
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/shep/projects/hotline/rtl/fpgaTop.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:11173]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:11173]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:529]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:529]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:12721]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (3#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:12721]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:4]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:3702]
INFO: [Synth 8-256] done synthesizing module 'GND' (4#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:3702]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_1_0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:288]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1HQUX1D' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1032]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1HQUX1D' (5#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1032]
WARNING: [Synth 8-350] instance 'm00_couplers' of module 'm00_couplers_imp_1HQUX1D' requires 74 connections, but only 73 given [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:783]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_CW3EGV' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1290]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_CW3EGV' (6#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1290]
WARNING: [Synth 8-350] instance 'm01_couplers' of module 'm01_couplers_imp_CW3EGV' requires 74 connections, but only 73 given [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:857]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_A5QIOZ' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1548]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_A5QIOZ' (7#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1548]
WARNING: [Synth 8-350] instance 's00_couplers' of module 's00_couplers_imp_A5QIOZ' requires 70 connections, but only 57 given [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:931]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_axi_crossbar' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_crossbar_sasd' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v:78]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000100000000000000001111111111110000000000000000000000000000000000010000000000010000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_arbiter_sasd' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v:64]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_arbiter_sasd' (8#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_decoder' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000100000000000000001111111111110000000000000000000000000000000000010000000000010000111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000100000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_carry_and' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_carry_and' (9#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static' (10#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized0' (10#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_decoder' (11#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_splitter' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_splitter' (12#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_splitter__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_splitter__parameterized0' (12#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc' (13#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized0' (13#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized1' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized1' (13#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:163]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice' (14#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized2' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized2' (14#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_decerr_slave' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_decerr_slave' (15#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_crossbar_sasd' (16#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v:78]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_axi_crossbar' (17#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (18#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_1_0' (19#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:288]
WARNING: [Synth 8-350] instance 'axi_interconnect_1' of module 'design_1_axi_interconnect_1_0' requires 111 connections, but only 80 given [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:125]
INFO: [Synth 8-638] synthesizing module 'design_1_mkA4LS_1_0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'mkA4LS' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:448]
	Parameter hasDebugLogic bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 35 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (20#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 36 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (20#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:967]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:993]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:1027]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:913]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:913]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:913]
INFO: [Synth 8-256] done synthesizing module 'mkA4LS' (21#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:448]
INFO: [Synth 8-256] done synthesizing module 'design_1_mkA4LS_1_0' (22#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'design_1_mkA4LS_2_1' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/synth/design_1_mkA4LS_2_1.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_mkA4LS_2_1' (23#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/synth/design_1_mkA4LS_2_1.v:55]
INFO: [Synth 8-638] synthesizing module 'design_1_mkL2HCrt_1_0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'mkL2HCrt' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v:968]
INFO: [Synth 8-638] synthesizing module 'mkHCrtCompleter2Axi' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:454]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (23#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (23#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (23#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (23#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:58]
	Parameter p1width bound to: 40 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:200]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (24#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:58]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1343]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1369]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1404]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1430]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1465]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1491]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1521]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1623]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1676]
INFO: [Synth 8-3888] merging register 'modFaulted_reg' into 'modActive_reg' in module 'mkHCrtCompleter2Axi' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:952]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1180]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1180]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1180]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1217]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1215]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1192]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1192]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1192]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1202]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1202]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1202]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1225]
INFO: [Synth 8-256] done synthesizing module 'mkHCrtCompleter2Axi' (25#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:454]
INFO: [Synth 8-638] synthesizing module 'mkGMAC' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:385]
INFO: [Synth 8-638] synthesizing module 'SyncBit' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v:42]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit' (26#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v:42]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:718]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (27#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:718]
INFO: [Synth 8-638] synthesizing module 'IODELAY' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:14960]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IODELAY' (28#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:14960]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (29#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:857]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (30#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:857]
INFO: [Synth 8-638] synthesizing module 'mkCRC32' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v:55]
INFO: [Synth 8-256] done synthesizing module 'mkCRC32' (31#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v:55]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (32#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (32#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:21013]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (33#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:21013]
INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (34#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v:30]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter indxWidth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (34#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:1575]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:1507]
INFO: [Synth 8-256] done synthesizing module 'mkGMAC' (35#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:385]
INFO: [Synth 8-638] synthesizing module 'mkL2Proc' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:112]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 10 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (35#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 48 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (35#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:470]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:466]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:466]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:466]
INFO: [Synth 8-256] done synthesizing module 'mkL2Proc' (36#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:112]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:10937]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (37#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:10937]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (37#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'mkL2HCrt' (38#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v:968]
WARNING: [Synth 8-350] instance 'inst' of module 'mkL2HCrt' requires 41 connections, but only 35 given [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:129]
INFO: [Synth 8-256] done synthesizing module 'design_1_mkL2HCrt_1_0' (39#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:4]
WARNING: [Synth 8-350] instance 'd1_i' of module 'design_1' requires 14 connections, but only 12 given [/home/shep/projects/hotline/rtl/fpgaTop.v:349]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/rtl/fpgaTop.v:262]
INFO: [Synth 8-2943] unable to generate logic for unpartitioned construct node [/home/shep/projects/hotline/rtl/fpgaTop.v:245]
WARNING: [Synth 8-3848] Net DDR3_addr in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_ba in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_cas_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_ck_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_ck_p in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_cke in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_cs_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_dm in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_odt in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_ras_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_reset_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_we_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net mdio_mdc in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net led in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_db in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_e in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_rs in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_rw in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net i2c_scl in module/entity fpgaTop does not have driver.
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (41#58) [/home/shep/projects/hotline/rtl/fpgaTop.v:5]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[13]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[12]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[11]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[10]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[9]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[8]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[7]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[6]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[5]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[4]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[3]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[2]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[1]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_addr[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_ba[2]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_ba[1]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_ba[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_cas_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_ck_n[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_ck_p[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_cke[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_cs_n[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dm[7]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dm[6]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dm[5]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dm[4]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dm[3]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dm[2]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dm[1]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dm[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_odt[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_ras_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_reset_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_we_n
WARNING: [Synth 8-3331] design fpgaTop has unconnected port mdio_mdc
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[7]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[6]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[5]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[4]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[3]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[2]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[1]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port led[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_db[3]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_db[2]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_db[1]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_db[0]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_e
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_rs
WARNING: [Synth 8-3331] design fpgaTop has unconnected port lcd_rw
WARNING: [Synth 8-3917] design fpgaTop has port gpix_n driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port gpiy_p driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port gpiy_n driven by constant 0
WARNING: [Synth 8-3331] design fpgaTop has unconnected port i2c_scl
WARNING: [Synth 8-3917] design fpgaTop has port i2c_rstb driven by constant 1
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[63]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[62]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[61]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[60]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[59]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[58]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[57]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[56]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[55]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[54]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[53]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[52]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[51]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[50]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[49]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[48]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[47]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[46]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[45]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[44]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[43]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[42]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[41]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[40]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[39]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[38]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[37]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[36]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[35]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[34]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[33]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[32]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[31]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[30]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[29]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[28]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[27]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[26]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[25]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[24]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[23]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[22]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[21]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[20]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[19]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[18]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[17]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[16]
WARNING: [Synth 8-3331] design fpgaTop has unconnected port DDR3_dq[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
finished Rtl Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 367.230 ; gain = 252.770
-------> Message [Synth 8-3331] suppressed 121 times
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
WARNING: [Synth 8-3295] tying undriven pin inst:gmii_int to constant 0
WARNING: [Synth 8-3295] tying undriven pin d1_i:gmii_col to constant 0
WARNING: [Synth 8-3295] tying undriven pin d1_i:gmii_crs to constant 0
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/kintex7/drc.xml

Processing XDC Constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/home/shep/projects/hotline/constrs/fpgaTop.xdc]
Finished Parsing XDC File [/home/shep/projects/hotline/constrs/fpgaTop.xdc]
WARNING: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shep/projects/hotline/constrs/fpgaTop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/shep/projects/hotline/vivado/hkp3/hkp3.runs/synth_1/.Xil/fpgaTop_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/shep/projects/hotline/vivado/hkp3/hkp3.runs/synth_1/.Xil/fpgaTop_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shep/projects/hotline/vivado/hkp3/hkp3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shep/projects/hotline/vivado/hkp3/hkp3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  IODELAY => IDELAYE2: 1 instances

Phase 0 | Netlist Checksum: 8a4b440a
Using Xilinx IP Search Path: /opt/Xilinx/Vivado/2013.1/data/ip/xilinx /opt/Xilinx/Vivado/2013.1/data/ip/xilinx /opt/Xilinx/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip /opt/Xilinx/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
WARNING: [Synth 8-2490] overwriting previous definition of module FIFO2 [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/FIFO2.v:51]
WARNING: [Synth 8-2490] overwriting previous definition of module FIFO2 [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
WARNING: [Synth 8-2490] overwriting previous definition of module mkA4LS [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:448]
starting synthesize : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 871.195 ; gain = 756.734
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/shep/projects/hotline/rtl/fpgaTop.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:11173]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:11173]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:529]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:529]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:12721]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (3#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:12721]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:4]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:3702]
INFO: [Synth 8-256] done synthesizing module 'GND' (4#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:3702]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_1_0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:288]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1HQUX1D' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1032]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1HQUX1D' (5#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1032]
WARNING: [Synth 8-350] instance 'm00_couplers' of module 'm00_couplers_imp_1HQUX1D' requires 74 connections, but only 73 given [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:783]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_CW3EGV' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1290]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_CW3EGV' (6#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1290]
WARNING: [Synth 8-350] instance 'm01_couplers' of module 'm01_couplers_imp_CW3EGV' requires 74 connections, but only 73 given [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:857]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_A5QIOZ' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1548]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_A5QIOZ' (7#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:1548]
WARNING: [Synth 8-350] instance 's00_couplers' of module 's00_couplers_imp_A5QIOZ' requires 70 connections, but only 57 given [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:931]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_axi_crossbar' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_crossbar_sasd' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v:78]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000100000000000000001111111111110000000000000000000000000000000000010000000000010000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_arbiter_sasd' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v:64]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_arbiter_sasd' (8#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_addr_decoder' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010000000000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000100000000000000001111111111110000000000000000000000000000000000010000000000010000111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000100000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_carry_and' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_carry_and' (9#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_carry_and.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static' (10#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_comparator_static__parameterized0' (10#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_comparator_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_addr_decoder' (11#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_decoder.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_splitter' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_splitter' (12#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_splitter__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_splitter__parameterized0' (12#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_splitter.v:71]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc' (13#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized0' (13#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized1' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized1' (13#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_0_axic_register_slice' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_0_axic_register_slice' (14#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized2' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_0_mux_enc__parameterized2' (14#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/generic_baseblocks_v2_0/hdl/verilog/generic_baseblocks_v2_0_mux_enc.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_0_decerr_slave' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-3888] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' in module 'axi_crossbar_v2_0_decerr_slave' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:135]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_decerr_slave' (15#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_decerr_slave.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_crossbar_sasd' (16#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_crossbar_sasd.v:78]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_0_axi_crossbar' (17#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_axi_crossbar.v:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (18#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_1_0' (19#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:288]
WARNING: [Synth 8-350] instance 'axi_interconnect_1' of module 'design_1_axi_interconnect_1_0' requires 111 connections, but only 80 given [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:125]
INFO: [Synth 8-638] synthesizing module 'design_1_mkA4LS_1_0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'mkA4LS' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:448]
	Parameter hasDebugLogic bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 35 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (20#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 36 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (20#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:967]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:993]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:1027]
INFO: [Synth 8-256] done synthesizing module 'mkA4LS' (21#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/mkA4LS.v:448]
INFO: [Synth 8-256] done synthesizing module 'design_1_mkA4LS_1_0' (22#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_1_0/synth/design_1_mkA4LS_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'design_1_mkA4LS_2_1' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/synth/design_1_mkA4LS_2_1.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_mkA4LS_2_1' (23#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/synth/design_1_mkA4LS_2_1.v:55]
INFO: [Synth 8-638] synthesizing module 'design_1_mkL2HCrt_1_0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:55]
INFO: [Synth 8-638] synthesizing module 'mkL2HCrt' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v:968]
INFO: [Synth 8-638] synthesizing module 'mkHCrtCompleter2Axi' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:454]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 34 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (23#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (23#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (23#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (23#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:58]
	Parameter p1width bound to: 40 - type: integer 
	Parameter p2depth bound to: 16 - type: integer 
	Parameter p3cntr_width bound to: 4 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
	Parameter p2depth2 bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:200]
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (24#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SizedFIFO.v:58]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1343]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1369]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1404]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1430]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1465]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1491]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1521]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1623]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:1676]
INFO: [Synth 8-3888] merging register 'modFaulted_reg' into 'modActive_reg' in module 'mkHCrtCompleter2Axi' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:952]
INFO: [Synth 8-256] done synthesizing module 'mkHCrtCompleter2Axi' (25#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkHCrtCompleter2Axi.v:454]
INFO: [Synth 8-638] synthesizing module 'mkGMAC' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:385]
INFO: [Synth 8-638] synthesizing module 'SyncBit' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v:42]
	Parameter init bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SyncBit' (26#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncBit.v:42]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:718]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (27#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:718]
INFO: [Synth 8-638] synthesizing module 'IODELAY' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:14960]
	Parameter DELAY_SRC bound to: I - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IODELAY' (28#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:14960]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (29#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:857]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (30#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:857]
INFO: [Synth 8-638] synthesizing module 'mkCRC32' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v:55]
INFO: [Synth 8-256] done synthesizing module 'mkCRC32' (31#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkCRC32.v:55]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 8 - type: integer 
	Parameter indxWidth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO' (32#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized0' (32#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:21013]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (33#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:21013]
INFO: [Synth 8-638] synthesizing module 'ResetInverter' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v:30]
INFO: [Synth 8-256] done synthesizing module 'ResetInverter' (34#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/ResetInverter.v:30]
INFO: [Synth 8-638] synthesizing module 'SyncFIFO__parameterized0' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
	Parameter dataWidth bound to: 10 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter indxWidth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncFIFO__parameterized0' (34#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncFIFO.v:47]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:1575]
INFO: [Synth 8-256] done synthesizing module 'mkGMAC' (35#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkGMAC.v:385]
INFO: [Synth 8-638] synthesizing module 'mkL2Proc' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:112]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 10 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (35#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
	Parameter width bound to: 48 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (35#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkA4LS_2_1/work/hdl/FIFO2.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'igSR_reg' and it is trimmed from '48' to '40' bits. [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:558]
INFO: [Synth 8-256] done synthesizing module 'mkL2Proc' (36#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2Proc.v:112]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:10937]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (37#58) [/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v:10937]
INFO: [Synth 8-638] synthesizing module 'SyncResetA__parameterized1' [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA__parameterized1' (37#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/SyncResetA.v:43]
INFO: [Synth 8-256] done synthesizing module 'mkL2HCrt' (38#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/work/hdl/mkL2HCrt.v:968]
WARNING: [Synth 8-350] instance 'inst' of module 'mkL2HCrt' requires 41 connections, but only 35 given [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:129]
INFO: [Synth 8-256] done synthesizing module 'design_1_mkL2HCrt_1_0' (39#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_mkL2HCrt_1_0/synth/design_1_mkL2HCrt_1_0.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1' (40#58) [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/hdl/design_1.v:4]
WARNING: [Synth 8-350] instance 'd1_i' of module 'design_1' requires 14 connections, but only 12 given [/home/shep/projects/hotline/rtl/fpgaTop.v:349]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shep/projects/hotline/rtl/fpgaTop.v:262]
WARNING: [Synth 8-3848] Net DDR3_addr in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_ba in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_cas_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_ck_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_ck_p in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_cke in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_cs_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_dm in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_odt in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_ras_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_reset_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net DDR3_we_n in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net mdio_mdc in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net led in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_db in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_e in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_rs in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net lcd_rw in module/entity fpgaTop does not have driver.
WARNING: [Synth 8-3848] Net i2c_scl in module/entity fpgaTop does not have driver.
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (41#58) [/home/shep/projects/hotline/rtl/fpgaTop.v:5]
finished synthesize : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 871.195 ; gain = 756.734

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------

INFO: [Synth 8-223] decloning instance 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset' (ResetInverter) to 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxData_reset'
INFO: [Synth 8-223] decloning instance 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset' (ResetInverter) to 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxEna_reset'
INFO: [Synth 8-223] decloning instance 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxClk_reset' (ResetInverter) to 'd1_i/mkL2HCrt_1/inst/gmac/txRS_iobTxErr_reset'
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 17    
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 8     
	               40 Bit    Registers := 8     
	               36 Bit    Registers := 8     
	               35 Bit    Registers := 14    
	               34 Bit    Registers := 6     
	               32 Bit    Registers := 12    
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 14    
	                8 Bit    Registers := 11    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 115   
+---RAMs : 
	              600 Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   5 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 3     
	   2 Input     35 Bit        Muxes := 3     
	   4 Input     35 Bit        Muxes := 2     
	   5 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 2     
	   4 Input     34 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 24    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 18    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 134   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpgaTop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
Module m01_couplers_imp_CW3EGV 
Detailed RTL Component Info : 
Module mkL2Proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 5     
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module design_1 
Detailed RTL Component Info : 
Module FIFO2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_0_axi_crossbar 
Detailed RTL Component Info : 
Module mkL2HCrt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SyncFIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 4     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mkHCrtCompleter2Axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 7     
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   4 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 3     
	   5 Input     35 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 2     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SyncBit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mkA4LS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module SyncResetA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module generic_baseblocks_v2_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module design_1_axi_interconnect_1_0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_0_carry_and 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module m00_couplers_imp_1HQUX1D 
Detailed RTL Component Info : 
Module SyncResetA 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FIFO2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_0_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_0_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module FIFO2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ResetInverter 
Detailed RTL Component Info : 
Module SyncResetA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module design_1_xbar_0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_0_comparator_static__parameterized0 
Detailed RTL Component Info : 
Module FIFO2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module s00_couplers_imp_A5QIOZ 
Detailed RTL Component Info : 
Module SyncFIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 4     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module design_1_mkA4LS_2_1 
Detailed RTL Component Info : 
Module FIFO2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module design_1_mkL2HCrt_1_0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_0_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module generic_baseblocks_v2_0_comparator_static 
Detailed RTL Component Info : 
Module FIFO2__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_0_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_0_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module FIFO2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_0_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_0_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mkGMAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module mkCRC32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
Module FIFO2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SizedFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              600 Bit         RAMs := 1     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
Module design_1_mkA4LS_1_0 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_enc_i_reg[0] ) is unused and will be removed from module reg__5.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0] ) is unused and will be removed from module reg__7.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/reg_slice_r/storage_data2_reg[35] ) is unused and will be removed from module reg__13.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/reg_slice_r/storage_data1_reg[35] ) is unused and will be removed from module reg__14.
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg' and it is trimmed from '64' to '49' bits. [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_crossbar_v2_0/hdl/verilog/axi_crossbar_v2_0_addr_arbiter_sasd.v:343]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/storage_data1_reg' and it is trimmed from '36' to '35' bits. [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:143]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/storage_data2_reg' and it is trimmed from '36' to '35' bits. [/home/shep/projects/hotline/vivado/hkp3/hkp3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/axi_register_slice_v2_0/hdl/verilog/axi_register_slice_v2_0_axic_register_slice.v:152]
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0] ) is unused and will be removed from module design_1_xbar_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module reg__246.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module reg__246.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module reg__246.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module reg__245.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module reg__245.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module reg__245.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module reg__242.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module reg__242.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module reg__242.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module reg__241.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module reg__241.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module reg__241.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_1_0.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module reg__220.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module reg__220.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module reg__220.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module reg__219.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module reg__219.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module reg__219.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module reg__24.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module reg__24.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module reg__24.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module reg__25.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module reg__25.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module reg__25.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4rdAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data1_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[34] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[33] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\inst/a4l_a4wrAddr_fifof/data0_reg_reg[32] ) is unused and will be removed from module design_1_mkA4LS_2_1.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[31] ) is unused and will be removed from module reg__71.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[30] ) is unused and will be removed from module reg__71.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[29] ) is unused and will be removed from module reg__71.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[28] ) is unused and will be removed from module reg__71.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[15] ) is unused and will be removed from module reg__71.
WARNING: [Synth 8-3332] Sequential element (\cmdCRH_reg[14] ) is unused and will be removed from module reg__71.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
-------> Message [Synth 8-3332] suppressed 94 times
WARNING: [Synth 8-3917] design fpgaTop has port gpix_n driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port gpiy_p driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port gpiy_n driven by constant 0
WARNING: [Synth 8-3917] design fpgaTop has port i2c_rstb driven by constant 1
-------> Message [Synth 8-3331] suppressed 121 times
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------

INFO: [Synth 8-3967] The signal rxRS_rxF/fifoMem_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
INFO: [Synth 8-3967] The signal txRS_txF/fifoMem_reg was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

Distributed RAM:
|Module Name|RTL Object          |Inference Criteria|Size (depth X width)|Primitives  |Hierarchical Name                                                 |
|-----------|--------------------|------------------|--------------------|------------|------------------------------------------------------------------|
|not found  |rxRS_rxF/fifoMem_reg|Implied           |8 X 10              |RAM32M x 2  |ram__3->mkGMAC->mkL2HCrt->design_1_mkL2HCrt_1_0->design_1->fpgaTop|
|not found  |txRS_txF/fifoMem_reg|Implied           |16 X 10             |RAM32M x 2  |ram__4->mkGMAC->mkL2HCrt->design_1_mkL2HCrt_1_0->design_1->fpgaTop|
|-----------|--------------------|------------------|--------------------|------------|------------------------------------------------------------------|

---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mux_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mux_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hdmir_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hdmir_data_reg[15] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------

info: (0) optimizing 'd1_i/mkL2HCrt_1/inst/l2P/\l2RxF/empty_reg_reg /D' (path group default) @ 3279.0ps(1/1) (0 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
-------> Message [Synth 8-3332] suppressed 50 times
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \hdmir_data_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register hdmir_de_reg to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register hdmir_hs_reg to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register hdmir_vs_reg to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \dipsw_r_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \dipsw_r_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \dipsw_r_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \dipsw_r_reg[0]  to handle IOB=TRUE attribute

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin d1_i:gmii_col to constant 0
WARNING: [Synth 8-3295] tying undriven pin d1_i:gmii_crs to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

Static Shift Register:
|Module Name          |RTL Name             |Length|Width|Reset Signal|Pull out first Reg|Pull out last Reg|SRL16E|SRLC32E|
|---------------------|---------------------|------|-----|------------|------------------|-----------------|------|-------|
|design_1_mkL2HCrt_1_0|inst/l2P/egSA_reg[47]|5     |1    |YES         |NO                |NO               |1     |0      |
|design_1_mkL2HCrt_1_0|inst/l2P/egSA_reg[46]|4     |2    |YES         |NO                |NO               |2     |0      |
|---------------------|---------------------|------|-----|------------|------------------|-----------------|------|-------|

---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+-----------+-----
     |Cell       |Count
-----+-----------+-----
1    |BUFG       |    2
2    |BUFIO      |    1
3    |BUFR_1     |    1
4    |CARRY4     |   25
5    |GND        |    2
6    |IBUFDS_GTE2|    1
7    |IDELAYCTRL |    1
8    |IODELAY    |    1
9    |LUT1       |  194
10   |LUT2       |  124
11   |LUT3       |  130
12   |LUT4       |  246
13   |LUT5       |  652
14   |LUT6       | 1057
15   |MUXF7      |   10
16   |ODDR_1     |   11
17   |RAM32M     |    4
18   |SRL16E     |    3
19   |FDCE       |  110
20   |FDPE       |    8
21   |FDRE       | 2302
22   |FDSE       |  131
23   |IBUF       |   18
24   |IBUFGDS    |    2
25   |OBUF       |   37
-----+-----------+-----
Report Instance Areas: 
-----+----------------------+-----------------------------+-----
     |Instance              |Module                       |Cells
-----+----------------------+-----------------------------+-----
1    |top                   |                             | 5073
2    |  d1_i                |design_1                     | 4825
3    |    axi_interconnect_1|design_1_axi_interconnect_1_0|  323
4    |      xbar            |design_1_xbar_0              |  322
5    |    mkA4LS_1          |design_1_mkA4LS_1_0          |  782
6    |    mkA4LS_2          |design_1_mkA4LS_2_1          |  782
7    |    mkL2HCrt_1        |design_1_mkL2HCrt_1_0        | 2937
-----+----------------------+-----------------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 871.195 ; gain = 756.734
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 702 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 871.195 ; gain = 756.734
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUFGDS => IBUFDS: 2 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

Phase 0 | Netlist Checksum: e0029499
INFO: [Common 17-83] Releasing license: Synthesis
317 Infos, 274 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 977.539 ; gain = 797.176
# write_checkpoint fpgaTop.dcp
# report_utilization -file fpgaTop_utilization_synth.rpt -pb fpgaTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 977.539 ; gain = 0.000
# report_timing_summary -label_reused -file fpgaTop_timing_summary_synth.rpt -pb fpgaTop_timing_summary_synth.pb
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 11:34:32 2013...
