WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Markov branch predictor	Maximum value mode enabled
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500161 heartbeat IPC: 3.99975 cumulative IPC: 3.99975 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500162 cumulative IPC: 3.99975 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500162 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 5938425 heartbeat IPC: 2.90845 cumulative IPC: 2.90845 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 10280895 heartbeat IPC: 2.30284 cumulative IPC: 2.57046 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 14280153 heartbeat IPC: 2.50047 cumulative IPC: 2.5467 (Simulation time: 0 hr 2 min 51 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 18215118 heartbeat IPC: 2.54132 cumulative IPC: 2.54535 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 21723036 heartbeat IPC: 2.8507 cumulative IPC: 2.60107 (Simulation time: 0 hr 4 min 41 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 19222875 cumulative IPC: 2.60107 (Simulation time: 0 hr 4 min 41 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 19222875 (Simulation time: 0 hr 4 min 41 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/600.perlbench_s-1273B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.60107 instructions: 50000003 cycles: 19222875
CPU 0 Branch Prediction Accuracy: 96.6712% MPKI: 4.50514 Average ROB Occupancy at Mispredict: 61.6658
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01212
BRANCH_INDIRECT: 0.37896
BRANCH_CONDITIONAL: 4.1116
BRANCH_DIRECT_CALL: 0.00112
BRANCH_INDIRECT_CALL: 0.00022
BRANCH_RETURN: 0.00112

LLC TOTAL       ACCESS:       2654  HIT:          1  MISS:       2653
LLC LOAD         ACCESS:       2422  HIT:          0  MISS:       2422
LLC RFO          ACCESS:         70  HIT:          0  MISS:         70
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          1  HIT:          1  MISS:          0
LLC TRANSLATION  ACCESS:        161  HIT:          0  MISS:        161
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 160.014 cycles
cpu0_DTLB TOTAL       ACCESS:   12207527  HIT:   12192206  MISS:      15321
cpu0_DTLB LOAD         ACCESS:   12207527  HIT:   12192206  MISS:      15321
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.4509 cycles
cpu0_ITLB TOTAL       ACCESS:      79871  HIT:      79354  MISS:        517
cpu0_ITLB LOAD         ACCESS:      79871  HIT:      79354  MISS:        517
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.67892 cycles
cpu0_L1D TOTAL       ACCESS:   17815272  HIT:   17809810  MISS:       5462
cpu0_L1D LOAD         ACCESS:    6775880  HIT:    6771000  MISS:       4880
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   11039071  HIT:   11038760  MISS:        311
cpu0_L1D TRANSLATION  ACCESS:        321  HIT:         50  MISS:        271
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 87.8589 cycles
cpu0_L1I TOTAL       ACCESS:      87476  HIT:      85815  MISS:       1661
cpu0_L1I LOAD         ACCESS:      87476  HIT:      85815  MISS:       1661
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 25.9501 cycles
cpu0_L2C TOTAL       ACCESS:       4167  HIT:       1514  MISS:       2653
cpu0_L2C LOAD         ACCESS:       3622  HIT:       1200  MISS:       2422
cpu0_L2C RFO          ACCESS:         91  HIT:         21  MISS:         70
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        184  HIT:        184  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        270  HIT:        109  MISS:        161
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 181.014 cycles
cpu0_STLB TOTAL       ACCESS:      12749  HIT:      12453  MISS:        296
cpu0_STLB LOAD         ACCESS:      12749  HIT:      12453  MISS:        296
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 360.426 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        946
  ROW_BUFFER_MISS:       1707
 AVG DBUS CONGESTED CYCLE:    3.73927
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

