INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls_component.hlscompile_summary, at Thu May 30 21:26:52 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component -config /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg -cmdlineconfig /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/tmp/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/tmp/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'franz' on host 'franz-MS-7C02' (Linux_x86_64 version 5.15.0-107-generic) on Thu May 30 21:26:54 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/mnt/tmp/franz/Desktop/dsp_recon/hls_component'
INFO: [HLS 200-2005] Using work_dir /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component 
INFO: [HLS 200-1510] Running: open_project /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=add.cpp' at /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=add.h' at /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=add_test.cpp' at /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=mac' at /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' at /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'clock=10' at /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg(5)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'part=xcvc1902-vsva2197-2MP-e-S' at /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
INFO: [HLS 200-1465] Applying ini 'syn.output.format=xo' at /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_config.cfg(6)
INFO: [HLS 200-1510] Running: apply_ini /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/config.cmdline
INFO: [HLS 200-1465] Applying ini 'ide.compjson=0' at /mnt/tmp/franz/Desktop/dsp_recon/hls_component/hls_component/hls/config.cmdline(4)
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Analyzing design file '/mnt/tmp/franz/Desktop/dsp_recon/hls_component/add.cpp' ... 
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.29 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.15 seconds; current allocated memory: 2.180 MB.
ERROR: Compilation of the preprocessed source 'add' failed
INFO: [HLS 200-112] Total CPU user time: 3.09 seconds. Total CPU system time: 0.76 seconds. Total elapsed time: 7.26 seconds; peak allocated memory: 1.082 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu May 30 21:27:00 2024...
